<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Krishil Gandhi - Computer Architecture & RTL Design</title>
    <link rel="stylesheet" href="styles.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
</head>
<body>
    <!-- Navigation -->
    <nav class="navbar">
        <div class="nav-content">
            <div class="logo">Krishil Gandhi</div>
            <ul class="nav-links">
                <li><a href="#about">About</a></li>
                <li><a href="#projects">Projects</a></li>
                <li><a href="#contact">Contact</a></li>
            </ul>
        </div>
    </nav>

    <!-- About Section -->
    <section id="about" class="about">
        <h2>About Me</h2>
        <div class="about-content">
            <div class="profile-image-container">
                <img src="assets/Krishil.jpg" alt="Krishil Gandhi" class="profile-photo">
            </div>
            <div class="about-text">
                <p>Hello! I'm Krishil Gandhi, a Computer Architecture and RTL Design enthusiast currently pursuing my studies at Georgia Tech. I'm deeply passionate about designing and implementing efficient digital systems through RTL design and computer architecture.</p>
                <p>With a strong foundation in digital logic and hardware description languages, I specialize in creating optimized and reliable digital circuits. My expertise spans across various domains including ASIC design, FPGA development, and deep learning hardware acceleration.</p>
                <div class="skills">
                    <h3>Technical Skills</h3>
                    <ul class="skill-list">
                        <li>Verilog/SystemVerilog</li>
                        <li>VHDL</li>
                        <li>C++</li>
                        <li>Python</li>
                        <li>Computer Architecture</li>
                        <li>ASIC Design</li>
                        <li>FPGA Development</li>
                        <li>Deep Learning</li>
                        <li>Pytorch</li>
                        <li>Tensorflow</li>
                        <li>Xilinx Vivado</li>
                        <li>Cadence Genus</li>
                        <li>Synopsys Design Compiler</li>
                        <li>Cadence Virtuoso</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <!-- Projects Section -->
    <section id="projects" class="projects">
        <h2>My Projects</h2>
        <div class="project-grid">
            <div class="project-card">
                <h3>Hardware-Software Codesign of DNN Accelerators Using Approximate Posit Multiplierse</h3>
                <p>Improved design of hardware accelerator for neural networks (Simba) by improving the design of the MAC unit using Verilog and changing the number system of the chip to a modified Posit number system.Achieved 2.2 speedup, 3.1 lower energy use, and 3.2 smaller area without accuracy loss compared to the baseline using the Timeloop accelerator simulator.</p>
                <div class="project-links">
                    <a href="assets/reports/riscv_report.pdf" class="project-link">View Report</a>
                </div>
            </div>
            
            <div class="project-card">
                <h3>KALAM: toolKit for Automating high-Level synthesis of Analog computing systeMs</h3>
                <p>Developed a tool using Python for generating and simulating analog computing systems using margin propagation (MP)-based circuits.The tool supports generation of the following circuits: Bayesian networks using soft MP based analog gates, LDPC decoders (Minsum), and ANN inference via MP-based MAC circuits.</p>
                <div class="project-links">
                    <a href="assets/reports/memory_hierarchy_report.pdf" class="project-link">View Report</a>
                </div>
            </div>
            
            <div class="project-card">
                <h3>Hardware-Accelerated CNN Engine</h3>
                <p>Architected a specialized hardware engine for convolutional neural networks. Implemented systolic array matrix multiplication for efficient inference.</p>
                <div class="project-links">
                    <a href="assets/reports/cnn_accelerator_report.pdf" class="project-link">View Report</a>
                </div>
            </div>
            
            <div class="project-card">
                <h3>Low-Power IoT SoC Design</h3>
                <p>Designed a system-on-chip tailored for IoT applications with emphasis on power efficiency. Integrated sensors, processing units, and communication interfaces.</p>
                <div class="project-links">
                    <a href="assets/reports/iot_soc_report.pdf" class="project-link">View Report</a>
                </div>
            </div>
            
            <div class="project-card">
                <h3>UART Communication Protocol</h3>
                <p>Implemented a full-duplex UART communication module with configurable baud rates and error detection. Verified functionality through comprehensive testbenches.</p>
                <div class="project-links">
                    <a href="assets/reports/uart_protocol_report.pdf" class="project-link">View Report</a>
                </div>
            </div>
            
            <div class="project-card">
                <h3>FPGA-Based Digital Signal Processing</h3>
                <p>Developed real-time digital filters and signal processing algorithms on FPGA. Implemented FFT accelerators and audio processing pipelines.</p>
                <div class="project-links">
                    <a href="assets/reports/dsp_fpga_report.pdf" class="project-link">View Report</a>
                </div>
            </div>
            
            <div class="project-card">
                <h3>Quantum Computing Simulation Framework</h3>
                <p>Created a digital framework for simulating quantum circuits and algorithms. Implemented core quantum gates and measurement operations.</p>
                <div class="project-links">
                    <a href="assets/reports/quantum_sim_report.pdf" class="project-link">View Report</a>
                </div>
            </div>
        </div>
    </section>

    <!-- Contact Section -->
    <section id="contact" class="contact">
        <h2>Get in Touch</h2>
        <div class="contact-content">
            <div class="contact-info">
                <div class="contact-item">
                    <i class="fas fa-envelope"></i>
                    <a href="kgandhi67@gatech.edu">kgandhi67@gatech.edu</a>
                </div>
                <div class="contact-item">
                    <i class="fab fa-linkedin"></i>
                    <a href="https://www.linkedin.com/in/krishil-gandhi/">LinkedIn</a>
                </div>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer>
        <p>&copy; 2025 Krishil Gandhi. All rights reserved.</p>
    </footer>
</body>
</html>