{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684161675739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684161675741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 16:41:15 2023 " "Processing started: Mon May 15 16:41:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684161675741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684161675741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684161675742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684161676083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ESL_bus_demo/QuadratureEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/ESL_bus_demo/QuadratureEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureEncoder-Behavioral " "Found design unit 1: QuadratureEncoder-Behavioral" {  } { { "ip/ESL_bus_demo/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/ip/ESL_bus_demo/QuadratureEncoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676532 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureEncoder " "Found entity 1: QuadratureEncoder" {  } { { "ip/ESL_bus_demo/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/ip/ESL_bus_demo/QuadratureEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ESL_bus_demo/esl_bus_demo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ip/ESL_bus_demo/esl_bus_demo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_bus_demo-behavior " "Found design unit 1: esl_bus_demo-behavior" {  } { { "ip/ESL_bus_demo/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/ip/ESL_bus_demo/esl_bus_demo.vhdl" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676533 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_bus_demo " "Found entity 1: esl_bus_demo" {  } { { "ip/ESL_bus_demo/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/ip/ESL_bus_demo/esl_bus_demo.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Assignment4_Qsys-rtl " "Found design unit 1: Assignment4_Qsys-rtl" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676536 ""} { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys " "Found entity 1: Assignment4_Qsys" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_irq_mapper " "Found entity 1: Assignment4_Qsys_irq_mapper" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0 " "Found entity 1: Assignment4_Qsys_mm_interconnect_0" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676548 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676561 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Assignment4_Qsys_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684161676565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Assignment4_Qsys_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684161676566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676566 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_mm_interconnect_0_id_router_002 " "Found entity 2: Assignment4_Qsys_mm_interconnect_0_id_router_002" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Assignment4_Qsys_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684161676567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Assignment4_Qsys_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684161676567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_id_router_default_decode " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_id_router_default_decode" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676568 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_mm_interconnect_0_id_router " "Found entity 2: Assignment4_Qsys_mm_interconnect_0_id_router" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684161676568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684161676568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676569 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_mm_interconnect_0_addr_router_001 " "Found entity 2: Assignment4_Qsys_mm_interconnect_0_addr_router_001" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Assignment4_Qsys_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684161676570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Assignment4_Qsys_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684161676570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676571 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_mm_interconnect_0_addr_router " "Found entity 2: Assignment4_Qsys_mm_interconnect_0_addr_router" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_bus_demo-behavior " "Found design unit 1: esl_bus_demo-behavior" {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676580 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_bus_demo " "Found entity 1: esl_bus_demo" {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureEncoder-Behavioral " "Found design unit 1: QuadratureEncoder-Behavioral" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676581 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureEncoder " "Found entity 1: QuadratureEncoder" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_sysid " "Found entity 1: Assignment4_Qsys_sysid" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_sys_clk_timer " "Found entity 1: Assignment4_Qsys_sys_clk_timer" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: Assignment4_Qsys_jtag_uart_sim_scfifo_w" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676586 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_jtag_uart_scfifo_w " "Found entity 2: Assignment4_Qsys_jtag_uart_scfifo_w" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676586 ""} { "Info" "ISGN_ENTITY_NAME" "3 Assignment4_Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: Assignment4_Qsys_jtag_uart_sim_scfifo_r" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676586 ""} { "Info" "ISGN_ENTITY_NAME" "4 Assignment4_Qsys_jtag_uart_scfifo_r " "Found entity 4: Assignment4_Qsys_jtag_uart_scfifo_r" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676586 ""} { "Info" "ISGN_ENTITY_NAME" "5 Assignment4_Qsys_jtag_uart " "Found entity 5: Assignment4_Qsys_jtag_uart" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_oci_test_bench " "Found entity 1: Assignment4_Qsys_cpu_oci_test_bench" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161676587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161676587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_ic_data_module " "Found entity 1: Assignment4_Qsys_cpu_ic_data_module" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_cpu_ic_tag_module " "Found entity 2: Assignment4_Qsys_cpu_ic_tag_module" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "3 Assignment4_Qsys_cpu_register_bank_a_module " "Found entity 3: Assignment4_Qsys_cpu_register_bank_a_module" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "4 Assignment4_Qsys_cpu_register_bank_b_module " "Found entity 4: Assignment4_Qsys_cpu_register_bank_b_module" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "5 Assignment4_Qsys_cpu_nios2_oci_debug " "Found entity 5: Assignment4_Qsys_cpu_nios2_oci_debug" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "6 Assignment4_Qsys_cpu_ociram_sp_ram_module " "Found entity 6: Assignment4_Qsys_cpu_ociram_sp_ram_module" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "7 Assignment4_Qsys_cpu_nios2_ocimem " "Found entity 7: Assignment4_Qsys_cpu_nios2_ocimem" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "8 Assignment4_Qsys_cpu_nios2_avalon_reg " "Found entity 8: Assignment4_Qsys_cpu_nios2_avalon_reg" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "9 Assignment4_Qsys_cpu_nios2_oci_break " "Found entity 9: Assignment4_Qsys_cpu_nios2_oci_break" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "10 Assignment4_Qsys_cpu_nios2_oci_xbrk " "Found entity 10: Assignment4_Qsys_cpu_nios2_oci_xbrk" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "11 Assignment4_Qsys_cpu_nios2_oci_dbrk " "Found entity 11: Assignment4_Qsys_cpu_nios2_oci_dbrk" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "12 Assignment4_Qsys_cpu_nios2_oci_itrace " "Found entity 12: Assignment4_Qsys_cpu_nios2_oci_itrace" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "13 Assignment4_Qsys_cpu_nios2_oci_td_mode " "Found entity 13: Assignment4_Qsys_cpu_nios2_oci_td_mode" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "14 Assignment4_Qsys_cpu_nios2_oci_dtrace " "Found entity 14: Assignment4_Qsys_cpu_nios2_oci_dtrace" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "15 Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "16 Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "17 Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "18 Assignment4_Qsys_cpu_nios2_oci_fifo " "Found entity 18: Assignment4_Qsys_cpu_nios2_oci_fifo" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "19 Assignment4_Qsys_cpu_nios2_oci_pib " "Found entity 19: Assignment4_Qsys_cpu_nios2_oci_pib" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "20 Assignment4_Qsys_cpu_nios2_oci_im " "Found entity 20: Assignment4_Qsys_cpu_nios2_oci_im" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "21 Assignment4_Qsys_cpu_nios2_performance_monitors " "Found entity 21: Assignment4_Qsys_cpu_nios2_performance_monitors" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "22 Assignment4_Qsys_cpu_nios2_oci " "Found entity 22: Assignment4_Qsys_cpu_nios2_oci" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""} { "Info" "ISGN_ENTITY_NAME" "23 Assignment4_Qsys_cpu " "Found entity 23: Assignment4_Qsys_cpu" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161677474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_jtag_debug_module_tck " "Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_tck" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161677477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_jtag_debug_module_wrapper " "Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_wrapper" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161677478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_test_bench " "Found entity 1: Assignment4_Qsys_cpu_test_bench" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161677480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_jtag_debug_module_sysclk " "Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_sysclk" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161677481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_onchip_mem " "Found entity 1: Assignment4_Qsys_onchip_mem" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161677483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_quartus2_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios2_quartus2_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_quartus2_project " "Found entity 1: nios2_quartus2_project" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161677484 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Assignment4_Qsys_cpu.v(1798) " "Verilog HDL or VHDL warning at Assignment4_Qsys_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1684161677514 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Assignment4_Qsys_cpu.v(1800) " "Verilog HDL or VHDL warning at Assignment4_Qsys_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1684161677514 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Assignment4_Qsys_cpu.v(1956) " "Verilog HDL or VHDL warning at Assignment4_Qsys_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1684161677514 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Assignment4_Qsys_cpu.v(2780) " "Verilog HDL or VHDL warning at Assignment4_Qsys_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1684161677518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_quartus2_project " "Elaborating entity \"nios2_quartus2_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684161677617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys Assignment4_Qsys:inst " "Elaborating entity \"Assignment4_Qsys\" for hierarchy \"Assignment4_Qsys:inst\"" {  } { { "nios2_quartus2_project.bdf" "inst" { Schematic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf" { { 320 888 1512 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_onchip_mem Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem " "Elaborating entity \"Assignment4_Qsys_onchip_mem\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "onchip_mem" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Assignment4_Qsys_onchip_mem.hex " "Parameter \"init_file\" = \"Assignment4_Qsys_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677694 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684161677694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mf1 " "Found entity 1: altsyncram_3mf1" {  } { { "db/altsyncram_3mf1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_3mf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161677748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3mf1 Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_3mf1:auto_generated " "Elaborating entity \"altsyncram_3mf1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_3mf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu " "Elaborating entity \"Assignment4_Qsys_cpu\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "cpu" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_test_bench Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_test_bench:the_Assignment4_Qsys_cpu_test_bench " "Elaborating entity \"Assignment4_Qsys_cpu_test_bench\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_test_bench:the_Assignment4_Qsys_cpu_test_bench\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_test_bench" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_ic_data_module Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data " "Elaborating entity \"Assignment4_Qsys_cpu_ic_data_module\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_ic_data" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 5708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677799 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684161677799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkf1 " "Found entity 1: altsyncram_rkf1" {  } { { "db/altsyncram_rkf1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_rkf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161677851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkf1 Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_rkf1:auto_generated " "Elaborating entity \"altsyncram_rkf1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_rkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_ic_tag_module Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag " "Elaborating entity \"Assignment4_Qsys_cpu_ic_tag_module\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_ic_tag" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Assignment4_Qsys_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"Assignment4_Qsys_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677864 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684161677864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_81k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_81k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_81k1 " "Found entity 1: altsyncram_81k1" {  } { { "db/altsyncram_81k1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_81k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161677912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_81k1 Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_81k1:auto_generated " "Elaborating entity \"altsyncram_81k1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_81k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_register_bank_a_module Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a " "Elaborating entity \"Assignment4_Qsys_cpu_register_bank_a_module\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_register_bank_a" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161677928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Assignment4_Qsys_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"Assignment4_Qsys_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677929 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684161677929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqj1 " "Found entity 1: altsyncram_dqj1" {  } { { "db/altsyncram_dqj1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_dqj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161677981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161677981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqj1 Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dqj1:auto_generated " "Elaborating entity \"altsyncram_dqj1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dqj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_register_bank_b_module Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b " "Elaborating entity \"Assignment4_Qsys_cpu_register_bank_b_module\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_register_bank_b" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161677998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 263 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161678002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Assignment4_Qsys_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"Assignment4_Qsys_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678003 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 263 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684161678003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eqj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eqj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eqj1 " "Found entity 1: altsyncram_eqj1" {  } { { "db/altsyncram_eqj1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_eqj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161678064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161678064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eqj1 Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_eqj1:auto_generated " "Elaborating entity \"altsyncram_eqj1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_eqj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_debug Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_debug\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_debug" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altera_std_synchronizer" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 358 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161678092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678092 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 358 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684161678092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_ocimem Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_ocimem\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_ocimem" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_ociram_sp_ram_module Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram " "Elaborating entity \"Assignment4_Qsys_cpu_ociram_sp_ram_module\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_ociram_sp_ram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161678113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Assignment4_Qsys_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"Assignment4_Qsys_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678113 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684161678113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgb1 " "Found entity 1: altsyncram_dgb1" {  } { { "db/altsyncram_dgb1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_dgb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161678170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161678170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgb1 Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dgb1:auto_generated " "Elaborating entity \"altsyncram_dgb1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dgb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_avalon_reg Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_avalon_reg\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_avalon_reg" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_break Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_break\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_break" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_xbrk Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_xbrk:the_Assignment4_Qsys_cpu_nios2_oci_xbrk " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_xbrk\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_xbrk:the_Assignment4_Qsys_cpu_nios2_oci_xbrk\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_xbrk" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_dbrk Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_dbrk\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_dbrk" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_itrace Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_itrace:the_Assignment4_Qsys_cpu_nios2_oci_itrace " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_itrace\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_itrace:the_Assignment4_Qsys_cpu_nios2_oci_itrace\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_itrace" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_dtrace Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_dtrace\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_dtrace" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_td_mode Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace\|Assignment4_Qsys_cpu_nios2_oci_td_mode:Assignment4_Qsys_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_td_mode\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace\|Assignment4_Qsys_cpu_nios2_oci_td_mode:Assignment4_Qsys_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_fifo Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_fifo\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_fifo" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt:the_Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt:the_Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_oci_test_bench Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_oci_test_bench:the_Assignment4_Qsys_cpu_oci_test_bench " "Elaborating entity \"Assignment4_Qsys_cpu_oci_test_bench\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_oci_test_bench:the_Assignment4_Qsys_cpu_oci_test_bench\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_oci_test_bench" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_pib Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_pib:the_Assignment4_Qsys_cpu_nios2_oci_pib " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_pib\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_pib:the_Assignment4_Qsys_cpu_nios2_oci_pib\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_pib" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_im Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_im:the_Assignment4_Qsys_cpu_nios2_oci_im " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_im\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_im:the_Assignment4_Qsys_cpu_nios2_oci_im\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_im" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_jtag_debug_module_wrapper Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper " "Elaborating entity \"Assignment4_Qsys_cpu_jtag_debug_module_wrapper\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_jtag_debug_module_tck Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck " "Elaborating entity \"Assignment4_Qsys_cpu_jtag_debug_module_tck\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "the_Assignment4_Qsys_cpu_jtag_debug_module_tck" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_jtag_debug_module_sysclk Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk " "Elaborating entity \"Assignment4_Qsys_cpu_jtag_debug_module_sysclk\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "Assignment4_Qsys_cpu_jtag_debug_module_phy" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161678228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678228 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684161678228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_jtag_uart Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart " "Elaborating entity \"Assignment4_Qsys_jtag_uart\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "jtag_uart" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_jtag_uart_scfifo_w Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w " "Elaborating entity \"Assignment4_Qsys_jtag_uart_scfifo_w\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "the_Assignment4_Qsys_jtag_uart_scfifo_w" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "wfifo" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161678281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678281 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684161678281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161678325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161678325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161678329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161678329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161678334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161678334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161678378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161678378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161678423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161678423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161678470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161678470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161678515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161678515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_jtag_uart_scfifo_r Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r " "Elaborating entity \"Assignment4_Qsys_jtag_uart_scfifo_r\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "the_Assignment4_Qsys_jtag_uart_scfifo_r" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "Assignment4_Qsys_jtag_uart_alt_jtag_atlantic" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161678633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678633 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684161678633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_sys_clk_timer Assignment4_Qsys:inst\|Assignment4_Qsys_sys_clk_timer:sys_clk_timer " "Elaborating entity \"Assignment4_Qsys_sys_clk_timer\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_sys_clk_timer:sys_clk_timer\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "sys_clk_timer" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_sysid Assignment4_Qsys:inst\|Assignment4_Qsys_sysid:sysid " "Elaborating entity \"Assignment4_Qsys_sysid\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_sysid:sysid\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "sysid" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esl_bus_demo Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0 " "Elaborating entity \"esl_bus_demo\" for hierarchy \"Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "esl_bus_demo_0" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable esl_bus_demo.vhdl(48) " "Verilog HDL or VHDL warning at esl_bus_demo.vhdl(48): object \"enable\" assigned a value but never read" {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684161678644 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_masked esl_bus_demo.vhdl(50) " "Verilog HDL or VHDL warning at esl_bus_demo.vhdl(50): object \"mem_masked\" assigned a value but never read" {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684161678644 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureEncoder Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder " "Elaborating entity \"QuadratureEncoder\" for hierarchy \"Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\"" {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "encoder" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "mm_interconnect_0" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "esl_bus_demo_0_s0_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_addr_router Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_addr_router\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "addr_router" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router\|Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router\|Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_addr_router_001 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_addr_router_001\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "addr_router_001" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001\|Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001\|Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_id_router Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router:id_router " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_id_router\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router:id_router\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "id_router" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_id_router_default_decode Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router:id_router\|Assignment4_Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_id_router_default_decode\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router:id_router\|Assignment4_Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_id_router_002 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_id_router_002\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "id_router_002" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002\|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002\|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "limiter" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_irq_mapper Assignment4_Qsys:inst\|Assignment4_Qsys_irq_mapper:irq_mapper " "Elaborating entity \"Assignment4_Qsys_irq_mapper\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_irq_mapper:irq_mapper\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "irq_mapper" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Assignment4_Qsys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "rst_controller" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161678817 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Assignment4_Qsys_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Assignment4_Qsys_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_itrace" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1684161679829 "|nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_itrace:the_Assignment4_Qsys_cpu_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Add8\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Add8" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6465 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161682477 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1684161682477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6465 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161682507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161682507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161682507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161682507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684161682507 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6465 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684161682507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684161682551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684161682551 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1684161683209 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4764 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 393 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4755 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4477 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4504 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 752 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4796 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6222 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1684161683332 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1684161683332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161684831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1684161686358 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1684161686455 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1684161686455 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684161686525 "|nios2_quartus2_project|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684161686525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161686658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg " "Generated suppressed messages file /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1684161687009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684161687720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684161687720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2915 " "Implemented 2915 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684161688168 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684161688168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2709 " "Implemented 2709 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684161688168 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1684161688168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684161688168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684161688207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 16:41:28 2023 " "Processing ended: Mon May 15 16:41:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684161688207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684161688207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684161688207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684161688207 ""}
