# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do light_wave.do
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:26 on Apr 16,2018
# vlog -reportprogress 300 ./Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1
# -- Compiling module Mux_4w_2_to_1_testbench
# 
# Top level modules:
# 	Mux_4w_2_to_1_testbench
# End time: 10:50:26 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_4w_2_to_1_testbench 
# Start time: 10:50:27 on Apr 16,2018
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.Mux_4w_2_to_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
