Analysis & Synthesis report for FinalProject
Tue Sep 26 13:38:04 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CPU_v2|LCD:inst29|LCD_Display:u1|next_command
  9. State Machine - |CPU_v2|LCD:inst29|LCD_Display:u1|state
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: IMEM:inst|BUSMUX:inst24
 16. Parameter Settings for User Entity Instance: BUSMUX:inst12
 17. Parameter Settings for User Entity Instance: PC:inst5|BUSMUX:inst15
 18. Parameter Settings for User Entity Instance: PC:inst5|BUSMUX:inst16
 19. Parameter Settings for User Entity Instance: PC:inst5|BUSMUX:inst18
 20. Parameter Settings for User Entity Instance: PC:inst5|BUSMUX:inst17
 21. Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst23
 22. Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst6
 23. Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst7
 24. Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst8
 25. Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst9
 26. Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst10
 27. Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst11
 28. Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst12
 29. Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst13
 30. Parameter Settings for User Entity Instance: DMEM:inst33|BUSMUX:inst3
 31. Parameter Settings for User Entity Instance: BUSMUX:WRDMEM
 32. Parameter Settings for User Entity Instance: BUSMUX:inst30
 33. Parameter Settings for User Entity Instance: BUSMUX:inst25
 34. Parameter Settings for User Entity Instance: LCD:inst29|LCD_Display:u1
 35. Port Connectivity Checks: "mainreg:inst7|busmux_4_to_1:opc"
 36. Port Connectivity Checks: "mainreg:inst7|reg_8_bit:IX"
 37. Port Connectivity Checks: "mainreg:inst7|reg_8_bit:C"
 38. Port Connectivity Checks: "mainreg:inst7|reg_8_bit:B"
 39. Port Connectivity Checks: "mainreg:inst7|reg_8_bit:A"
 40. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg15"
 41. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg14"
 42. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg13"
 43. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg12"
 44. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg11"
 45. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg10"
 46. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg9"
 47. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg8"
 48. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg7"
 49. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg6"
 50. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg5"
 51. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg4"
 52. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg3"
 53. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg2"
 54. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg1"
 55. Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg0"
 56. Port Connectivity Checks: "Flags:inst4|register:D"
 57. Port Connectivity Checks: "Flags:inst4|register:C"
 58. Port Connectivity Checks: "Flags:inst4|register:B"
 59. Port Connectivity Checks: "Flags:inst4|register:A"
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 26 13:38:04 2023              ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Standard Edition ;
; Revision Name                      ; FinalProject                                       ;
; Top-level Entity Name              ; CPU_v2                                             ;
; Family                             ; Cyclone IV E                                       ;
; Total logic elements               ; 464                                                ;
;     Total combinational functions  ; 452                                                ;
;     Dedicated logic registers      ; 146                                                ;
; Total registers                    ; 146                                                ;
; Total pins                         ; 112                                                ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 0                                                  ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; CPU_v2             ; FinalProject       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+
; DMEMI.bdf                        ; yes             ; User Block Diagram/Schematic File  ; U:/CPU v2/Final Project/DMEMI.bdf                                   ;         ;
; CPU_v2.bdf                       ; yes             ; User Block Diagram/Schematic File  ; U:/CPU v2/Final Project/CPU_v2.bdf                                  ;         ;
; reset_delay.v                    ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/reset_delay.v                               ;         ;
; LCD_Display.v                    ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/LCD_Display.v                               ;         ;
; LCD.v                            ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/LCD.v                                       ;         ;
; BCD_7_bit.v                      ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/BCD_7_bit.v                                 ;         ;
; debouncer.bdf                    ; yes             ; User Block Diagram/Schematic File  ; U:/CPU v2/Final Project/debouncer.bdf                               ;         ;
; clock_divider_1024.bdf           ; yes             ; User Block Diagram/Schematic File  ; U:/CPU v2/Final Project/clock_divider_1024.bdf                      ;         ;
; Zeros.v                          ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/Zeros.v                                     ;         ;
; XOR_8_bit.v                      ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/XOR_8_bit.v                                 ;         ;
; XOR_3_bit.v                      ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/XOR_3_bit.v                                 ;         ;
; seven_seg_decoder.v              ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/seven_seg_decoder.v                         ;         ;
; register.v                       ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/register.v                                  ;         ;
; reg_16_bit.v                     ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/reg_16_bit.v                                ;         ;
; reg_8_bit.v                      ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/reg_8_bit.v                                 ;         ;
; PC.bdf                           ; yes             ; User Block Diagram/Schematic File  ; U:/CPU v2/Final Project/PC.bdf                                      ;         ;
; OR_8_bit.v                       ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/OR_8_bit.v                                  ;         ;
; OR_7_bit.v                       ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/OR_7_bit.v                                  ;         ;
; OR_5_bit.v                       ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/OR_5_bit.v                                  ;         ;
; Ones.v                           ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/Ones.v                                      ;         ;
; mainreg.v                        ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/mainreg.v                                   ;         ;
; IMEM_PRGM.v                      ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/IMEM_PRGM.v                                 ;         ;
; IMEM.bdf                         ; yes             ; User Block Diagram/Schematic File  ; U:/CPU v2/Final Project/IMEM.bdf                                    ;         ;
; DMEM_PRGM.v                      ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/DMEM_PRGM.v                                 ;         ;
; Decoder3to8.v                    ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/Decoder3to8.v                               ;         ;
; Decoder2to4.v                    ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/Decoder2to4.v                               ;         ;
; CLA_8_bit.bdf                    ; yes             ; User Block Diagram/Schematic File  ; U:/CPU v2/Final Project/CLA_8_bit.bdf                               ;         ;
; busmux_16_to_1.v                 ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/busmux_16_to_1.v                            ;         ;
; busmux_8_to_1.v                  ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/busmux_8_to_1.v                             ;         ;
; busmux_4_to_1.v                  ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/busmux_4_to_1.v                             ;         ;
; bit_1_to_8.v                     ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/bit_1_to_8.v                                ;         ;
; AND_8_bit.v                      ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/AND_8_bit.v                                 ;         ;
; AND_7_bit.v                      ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/AND_7_bit.v                                 ;         ;
; AND_5_bit.v                      ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/AND_5_bit.v                                 ;         ;
; ALU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; U:/CPU v2/Final Project/ALU.bdf                                     ;         ;
; Flags.v                          ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/Flags.v                                     ;         ;
; Control.bdf                      ; yes             ; User Block Diagram/Schematic File  ; U:/CPU v2/Final Project/Control.bdf                                 ;         ;
; Opcode_decoder.bdf               ; yes             ; User Block Diagram/Schematic File  ; U:/CPU v2/Final Project/Opcode_decoder.bdf                          ;         ;
; decoder4to16.v                   ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/decoder4to16.v                              ;         ;
; DMEM.bdf                         ; yes             ; User Block Diagram/Schematic File  ; U:/CPU v2/Final Project/DMEM.bdf                                    ;         ;
; decoder1to2.v                    ; yes             ; User Verilog HDL File              ; U:/CPU v2/Final Project/decoder1to2.v                               ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/busmux.tdf     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_mux.inc    ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf    ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                       ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/aglobal221.inc ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/muxlut.inc     ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/bypassff.inc   ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/altshift.inc   ;         ;
; db/mux_7rc.tdf                   ; yes             ; Auto-Generated Megafunction        ; U:/CPU v2/Final Project/db/mux_7rc.tdf                              ;         ;
; db/mux_erc.tdf                   ; yes             ; Auto-Generated Megafunction        ; U:/CPU v2/Final Project/db/mux_erc.tdf                              ;         ;
; db/mux_9rc.tdf                   ; yes             ; Auto-Generated Megafunction        ; U:/CPU v2/Final Project/db/mux_9rc.tdf                              ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimated Total logic elements              ; 464                              ;
;                                             ;                                  ;
; Total combinational functions               ; 452                              ;
; Logic element usage by number of LUT inputs ;                                  ;
;     -- 4 input functions                    ; 267                              ;
;     -- 3 input functions                    ; 76                               ;
;     -- <=2 input functions                  ; 109                              ;
;                                             ;                                  ;
; Logic elements by mode                      ;                                  ;
;     -- normal mode                          ; 405                              ;
;     -- arithmetic mode                      ; 47                               ;
;                                             ;                                  ;
; Total registers                             ; 146                              ;
;     -- Dedicated logic registers            ; 146                              ;
;     -- I/O registers                        ; 0                                ;
;                                             ;                                  ;
; I/O pins                                    ; 112                              ;
;                                             ;                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; LCD:inst29|Reset_Delay:r0|oRESET ;
; Maximum fan-out                             ; 58                               ;
; Total fan-out                               ; 2174                             ;
; Average fan-out                             ; 2.64                             ;
+---------------------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Entity Name        ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------------+--------------+
; |CPU_v2                                 ; 452 (1)             ; 146 (2)                   ; 0           ; 0            ; 0       ; 0         ; 112  ; 0            ; |CPU_v2                                                                            ; CPU_v2             ; work         ;
;    |ALU:inst3|                          ; 40 (3)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3                                                                  ; ALU                ; work         ;
;       |CLA_8_bit:inst1|                 ; 37 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3|CLA_8_bit:inst1                                                  ; CLA_8_bit          ; work         ;
;          |AND_5_bit:inst61|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3|CLA_8_bit:inst1|AND_5_bit:inst61                                 ; AND_5_bit          ; work         ;
;          |OR_5_bit:inst35|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3|CLA_8_bit:inst1|OR_5_bit:inst35                                  ; OR_5_bit           ; work         ;
;          |OR_7_bit:inst47|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3|CLA_8_bit:inst1|OR_7_bit:inst47                                  ; OR_7_bit           ; work         ;
;          |XOR_3_bit:inst17|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst17                                 ; XOR_3_bit          ; work         ;
;          |XOR_3_bit:inst18|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst18                                 ; XOR_3_bit          ; work         ;
;          |XOR_3_bit:inst19|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst19                                 ; XOR_3_bit          ; work         ;
;          |XOR_3_bit:inst20|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst20                                 ; XOR_3_bit          ; work         ;
;          |XOR_3_bit:inst21|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst21                                 ; XOR_3_bit          ; work         ;
;          |XOR_3_bit:inst22|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst22                                 ; XOR_3_bit          ; work         ;
;          |XOR_3_bit:inst28|             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst28                                 ; XOR_3_bit          ; work         ;
;    |CLA_8_bit:inst27|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|CLA_8_bit:inst27                                                           ; CLA_8_bit          ; work         ;
;       |XOR_3_bit:inst17|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|CLA_8_bit:inst27|XOR_3_bit:inst17                                          ; XOR_3_bit          ; work         ;
;       |XOR_3_bit:inst18|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|CLA_8_bit:inst27|XOR_3_bit:inst18                                          ; XOR_3_bit          ; work         ;
;    |Control:inst9|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|Control:inst9                                                              ; Control            ; work         ;
;    |DMEM:inst33|                        ; 22 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33                                                                ; DMEM               ; work         ;
;       |DMEMI:inst|                      ; 22 (0)              ; 16 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst                                                     ; DMEMI              ; work         ;
;          |busmux:inst12|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst12                                       ; busmux             ; work         ;
;             |lpm_mux:$00000|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst12|lpm_mux:$00000                        ; lpm_mux            ; work         ;
;                |mux_erc:auto_generated| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst12|lpm_mux:$00000|mux_erc:auto_generated ; mux_erc            ; work         ;
;          |busmux:inst6|                 ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst6                                        ; busmux             ; work         ;
;             |lpm_mux:$00000|            ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst6|lpm_mux:$00000                         ; lpm_mux            ; work         ;
;                |mux_erc:auto_generated| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst6|lpm_mux:$00000|mux_erc:auto_generated  ; mux_erc            ; work         ;
;          |busmux:inst7|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst7                                        ; busmux             ; work         ;
;             |lpm_mux:$00000|            ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst7|lpm_mux:$00000                         ; lpm_mux            ; work         ;
;                |mux_erc:auto_generated| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst7|lpm_mux:$00000|mux_erc:auto_generated  ; mux_erc            ; work         ;
;          |busmux:inst8|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst8                                        ; busmux             ; work         ;
;             |lpm_mux:$00000|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst8|lpm_mux:$00000                         ; lpm_mux            ; work         ;
;                |mux_erc:auto_generated| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst8|lpm_mux:$00000|mux_erc:auto_generated  ; mux_erc            ; work         ;
;          |busmux:inst9|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst9                                        ; busmux             ; work         ;
;             |lpm_mux:$00000|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst9|lpm_mux:$00000                         ; lpm_mux            ; work         ;
;                |mux_erc:auto_generated| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux:inst9|lpm_mux:$00000|mux_erc:auto_generated  ; mux_erc            ; work         ;
;          |busmux_8_to_1:inst26|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux_8_to_1:inst26                                ; busmux_8_to_1      ; work         ;
;          |reg_8_bit:inst14|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst14                                    ; reg_8_bit          ; work         ;
;             |register:reg1|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg1                      ; register           ; work         ;
;          |reg_8_bit:inst15|             ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15                                    ; reg_8_bit          ; work         ;
;             |register:reg2|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg2                      ; register           ; work         ;
;             |register:reg3|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg3                      ; register           ; work         ;
;             |register:reg5|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg5                      ; register           ; work         ;
;             |register:reg7|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg7                      ; register           ; work         ;
;          |reg_8_bit:inst16|             ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16                                    ; reg_8_bit          ; work         ;
;             |register:reg0|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg0                      ; register           ; work         ;
;             |register:reg1|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg1                      ; register           ; work         ;
;             |register:reg2|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg2                      ; register           ; work         ;
;             |register:reg3|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg3                      ; register           ; work         ;
;             |register:reg4|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg4                      ; register           ; work         ;
;             |register:reg5|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg5                      ; register           ; work         ;
;             |register:reg6|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg6                      ; register           ; work         ;
;             |register:reg7|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg7                      ; register           ; work         ;
;          |reg_8_bit:inst17|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst17                                    ; reg_8_bit          ; work         ;
;             |register:reg0|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg0                      ; register           ; work         ;
;          |reg_8_bit:inst20|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst20                                    ; reg_8_bit          ; work         ;
;             |register:reg4|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg4                      ; register           ; work         ;
;    |Flags:inst4|                        ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|Flags:inst4                                                                ; Flags              ; work         ;
;       |register:A|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|Flags:inst4|register:A                                                     ; register           ; work         ;
;       |register:B|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|Flags:inst4|register:B                                                     ; register           ; work         ;
;       |register:C|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|Flags:inst4|register:C                                                     ; register           ; work         ;
;       |register:D|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|Flags:inst4|register:D                                                     ; register           ; work         ;
;    |IMEM:inst|                          ; 10 (0)              ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|IMEM:inst                                                                  ; IMEM               ; work         ;
;       |busmux_16_to_1:inst16|           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|IMEM:inst|busmux_16_to_1:inst16                                            ; busmux_16_to_1     ; work         ;
;       |reg_16_bit:inst5|                ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|IMEM:inst|reg_16_bit:inst5                                                 ; reg_16_bit         ; work         ;
;          |register:reg15|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|IMEM:inst|reg_16_bit:inst5|register:reg15                                  ; register           ; work         ;
;    |LCD:inst29|                         ; 196 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|LCD:inst29                                                                 ; LCD                ; work         ;
;       |LCD_Display:u1|                  ; 169 (94)            ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|LCD:inst29|LCD_Display:u1                                                  ; LCD_Display        ; work         ;
;          |BCD_7_bit:bcd1|               ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|LCD:inst29|LCD_Display:u1|BCD_7_bit:bcd1                                   ; BCD_7_bit          ; work         ;
;          |LCD_display_string:u1|        ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|LCD:inst29|LCD_Display:u1|LCD_display_string:u1                            ; LCD_display_string ; work         ;
;       |Reset_Delay:r0|                  ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|LCD:inst29|Reset_Delay:r0                                                  ; Reset_Delay        ; work         ;
;    |Opcode_decoder:inst32|              ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|Opcode_decoder:inst32                                                      ; Opcode_decoder     ; work         ;
;       |Decoder2to4:inst2|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|Opcode_decoder:inst32|Decoder2to4:inst2                                    ; Decoder2to4        ; work         ;
;       |Decoder2to4:inst4|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|Opcode_decoder:inst32|Decoder2to4:inst4                                    ; Decoder2to4        ; work         ;
;       |decoder4to16:decoder|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|Opcode_decoder:inst32|decoder4to16:decoder                                 ; decoder4to16       ; work         ;
;    |PC:inst5|                           ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|PC:inst5                                                                   ; PC                 ; work         ;
;    |busmux:inst12|                      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|busmux:inst12                                                              ; busmux             ; work         ;
;       |lpm_mux:$00000|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|busmux:inst12|lpm_mux:$00000                                               ; lpm_mux            ; work         ;
;          |mux_7rc:auto_generated|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|busmux:inst12|lpm_mux:$00000|mux_7rc:auto_generated                        ; mux_7rc            ; work         ;
;    |busmux:inst25|                      ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|busmux:inst25                                                              ; busmux             ; work         ;
;       |lpm_mux:$00000|                  ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|busmux:inst25|lpm_mux:$00000                                               ; lpm_mux            ; work         ;
;          |mux_erc:auto_generated|       ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|busmux:inst25|lpm_mux:$00000|mux_erc:auto_generated                        ; mux_erc            ; work         ;
;    |busmux_4_to_1:WMR|                  ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|busmux_4_to_1:WMR                                                          ; busmux_4_to_1      ; work         ;
;    |busmux_4_to_1:inst1|                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|busmux_4_to_1:inst1                                                        ; busmux_4_to_1      ; work         ;
;    |busmux_8_to_1:inst13|               ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|busmux_8_to_1:inst13                                                       ; busmux_8_to_1      ; work         ;
;    |busmux_8_to_1:inst22|               ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|busmux_8_to_1:inst22                                                       ; busmux_8_to_1      ; work         ;
;    |debouncer:inst18|                   ; 31 (4)              ; 24 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|debouncer:inst18                                                           ; debouncer          ; work         ;
;       |clock_divider_1024:inst3|        ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|debouncer:inst18|clock_divider_1024:inst3                                  ; clock_divider_1024 ; work         ;
;       |clock_divider_1024:inst4|        ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|debouncer:inst18|clock_divider_1024:inst4                                  ; clock_divider_1024 ; work         ;
;    |mainreg:inst7|                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7                                                              ; mainreg            ; work         ;
;       |reg_8_bit:A|                     ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:A                                                  ; reg_8_bit          ; work         ;
;          |register:reg0|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:A|register:reg0                                    ; register           ; work         ;
;          |register:reg1|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:A|register:reg1                                    ; register           ; work         ;
;          |register:reg2|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:A|register:reg2                                    ; register           ; work         ;
;          |register:reg3|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:A|register:reg3                                    ; register           ; work         ;
;          |register:reg4|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:A|register:reg4                                    ; register           ; work         ;
;          |register:reg5|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:A|register:reg5                                    ; register           ; work         ;
;          |register:reg6|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:A|register:reg6                                    ; register           ; work         ;
;          |register:reg7|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:A|register:reg7                                    ; register           ; work         ;
;       |reg_8_bit:IX|                    ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:IX                                                 ; reg_8_bit          ; work         ;
;          |register:reg0|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:IX|register:reg0                                   ; register           ; work         ;
;          |register:reg1|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:IX|register:reg1                                   ; register           ; work         ;
;          |register:reg2|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:IX|register:reg2                                   ; register           ; work         ;
;          |register:reg3|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:IX|register:reg3                                   ; register           ; work         ;
;          |register:reg4|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:IX|register:reg4                                   ; register           ; work         ;
;          |register:reg5|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:IX|register:reg5                                   ; register           ; work         ;
;          |register:reg6|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:IX|register:reg6                                   ; register           ; work         ;
;          |register:reg7|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|mainreg:inst7|reg_8_bit:IX|register:reg7                                   ; register           ; work         ;
;    |seven_seg_decoder:inst10|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|seven_seg_decoder:inst10                                                   ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:inst11|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|seven_seg_decoder:inst11                                                   ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:inst14|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|seven_seg_decoder:inst14                                                   ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:inst15|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|seven_seg_decoder:inst15                                                   ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:inst16|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|seven_seg_decoder:inst16                                                   ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:inst17|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|seven_seg_decoder:inst17                                                   ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:inst6|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|seven_seg_decoder:inst6                                                    ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:inst8|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_v2|seven_seg_decoder:inst8                                                    ; seven_seg_decoder  ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU_v2|LCD:inst29|LCD_Display:u1|next_command                                                                                                                                                                                                                       ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.RESET2 ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 1                     ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 1                     ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 1                     ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                   ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 1                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU_v2|LCD:inst29|LCD_Display:u1|state                                                                                                                                                                                                ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_E ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_E    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


+-------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                        ;
+---------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                 ;   ;
+---------------------------------------------------------------------------------+---+
; DMEM:inst33|busmux:inst3|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]~1 ;   ;
; DMEM:inst33|busmux:inst3|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]~0 ;   ;
; DMEM:inst33|busmux:inst3|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]~2 ;   ;
; Number of logic cells representing combinational loops                          ; 3 ;
+---------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                                       ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+
; IMEM:inst|reg_16_bit:inst15|register:reg15|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg14|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg13|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg12|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg11|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg10|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg9|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg8|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg7|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg6|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg5|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg4|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg3|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg2|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg1|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst15|register:reg0|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg15|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg14|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg13|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg12|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg11|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg10|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg9|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg8|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg7|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg6|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg5|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg4|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg3|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg2|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg1|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst13|register:reg0|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg15|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg14|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg13|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg12|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg11|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg10|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg9|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg8|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg7|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg6|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg5|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg4|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg3|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg2|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg1|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst11|register:reg0|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg15|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg14|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg13|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg12|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg11|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg10|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg9|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg8|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg7|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg6|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg5|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg4|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg3|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg2|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg1|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst10|register:reg0|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg15|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg14|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg13|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg12|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg11|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg10|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg9|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg8|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg7|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg6|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg5|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg4|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg3|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg2|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg1|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst8|register:reg0|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg15|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg14|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg13|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg12|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg11|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg10|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg9|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg8|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg7|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg6|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg5|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg4|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg3|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg2|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg1|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst6|register:reg0|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg15|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg14|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg13|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg12|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg11|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg10|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg9|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg8|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg7|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg6|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg5|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg4|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg3|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg2|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg1|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst4|register:reg0|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg15|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg14|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg13|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg12|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg11|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg10|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg9|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg8|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg7|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg6|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg5|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg4|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg3|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg2|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg1|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst3|register:reg0|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg15|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg14|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg13|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg12|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg11|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg10|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg9|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg8|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg7|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg6|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg5|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg4|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg3|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg2|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg1|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst2|register:reg0|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg15|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg14|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg13|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg12|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg11|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg10|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg9|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg8|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg7|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg6|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg5|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg4|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg3|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg2|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg1|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst1|register:reg0|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg15|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg14|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg13|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg12|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg11|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg10|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg9|my_dff               ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg8|my_dff               ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg7|my_dff               ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg6|my_dff               ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg5|my_dff               ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg4|my_dff               ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg3|my_dff               ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg2|my_dff               ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg1|my_dff               ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst|register:reg0|my_dff               ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg11|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg10|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg9|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg8|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg7|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg6|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg5|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg4|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg3|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg2|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg1|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst5|register:reg0|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst7|register:reg15|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst7|register:reg14|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst7|register:reg9|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst7|register:reg8|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst7|register:reg7|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst7|register:reg6|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst7|register:reg5|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst7|register:reg4|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst7|register:reg3|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst7|register:reg2|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst7|register:reg0|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg15|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg14|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg13|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg11|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg10|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg7|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg6|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg5|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg4|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg3|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg1|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst9|register:reg0|my_dff              ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg15|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg14|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg13|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg11|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg9|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg8|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg7|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg6|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg5|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg4|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg3|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg2|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg1|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg0|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg15|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg14|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg13|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg12|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg11|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg10|my_dff            ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg9|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg8|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg7|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg6|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg5|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg4|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg3|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg2|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg1|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst14|register:reg0|my_dff             ; Stuck at GND due to stuck port data_in                                   ;
; LCD:inst29|LCD_Display:u1|LCD_RW_INT                         ; Stuck at GND due to stuck port data_in                                   ;
; IMEM:inst|reg_16_bit:inst12|register:reg10|my_dff            ; Merged with IMEM:inst|reg_16_bit:inst12|register:reg12|my_dff            ;
; IMEM:inst|reg_16_bit:inst12|register:reg12|my_dff            ; Merged with IMEM:inst|reg_16_bit:inst9|register:reg2|my_dff              ;
; IMEM:inst|reg_16_bit:inst9|register:reg2|my_dff              ; Merged with IMEM:inst|reg_16_bit:inst9|register:reg8|my_dff              ;
; IMEM:inst|reg_16_bit:inst9|register:reg8|my_dff              ; Merged with IMEM:inst|reg_16_bit:inst9|register:reg9|my_dff              ;
; IMEM:inst|reg_16_bit:inst9|register:reg9|my_dff              ; Merged with IMEM:inst|reg_16_bit:inst9|register:reg12|my_dff             ;
; IMEM:inst|reg_16_bit:inst9|register:reg12|my_dff             ; Merged with IMEM:inst|reg_16_bit:inst7|register:reg1|my_dff              ;
; IMEM:inst|reg_16_bit:inst7|register:reg1|my_dff              ; Merged with IMEM:inst|reg_16_bit:inst7|register:reg10|my_dff             ;
; IMEM:inst|reg_16_bit:inst7|register:reg10|my_dff             ; Merged with IMEM:inst|reg_16_bit:inst7|register:reg11|my_dff             ;
; IMEM:inst|reg_16_bit:inst7|register:reg11|my_dff             ; Merged with IMEM:inst|reg_16_bit:inst7|register:reg12|my_dff             ;
; IMEM:inst|reg_16_bit:inst7|register:reg12|my_dff             ; Merged with IMEM:inst|reg_16_bit:inst7|register:reg13|my_dff             ;
; IMEM:inst|reg_16_bit:inst7|register:reg13|my_dff             ; Merged with IMEM:inst|reg_16_bit:inst5|register:reg12|my_dff             ;
; IMEM:inst|reg_16_bit:inst5|register:reg12|my_dff             ; Merged with IMEM:inst|reg_16_bit:inst5|register:reg13|my_dff             ;
; IMEM:inst|reg_16_bit:inst5|register:reg13|my_dff             ; Merged with IMEM:inst|reg_16_bit:inst5|register:reg14|my_dff             ;
; IMEM:inst|reg_16_bit:inst5|register:reg14|my_dff             ; Merged with IMEM:inst|reg_16_bit:inst5|register:reg15|my_dff             ;
; IMEM:inst|inst25                                             ; Merged with DMEM:inst33|DMEMI:inst|inst                                  ;
; mainreg:inst7|reg_8_bit:C|register:reg7|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:C|register:reg6|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:C|register:reg5|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:C|register:reg4|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:C|register:reg3|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:C|register:reg2|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:C|register:reg1|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:C|register:reg0|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:B|register:reg7|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:B|register:reg6|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:B|register:reg5|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:B|register:reg4|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:B|register:reg3|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:B|register:reg2|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:B|register:reg1|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; mainreg:inst7|reg_8_bit:B|register:reg0|my_dff               ; Stuck at GND due to stuck port clock_enable                              ;
; LCD:inst29|LCD_Display:u1|LCD_E                              ; Lost fanout                                                              ;
; LCD:inst29|LCD_Display:u1|next_command~2                     ; Lost fanout                                                              ;
; LCD:inst29|LCD_Display:u1|next_command~3                     ; Lost fanout                                                              ;
; LCD:inst29|LCD_Display:u1|next_command~4                     ; Lost fanout                                                              ;
; LCD:inst29|LCD_Display:u1|next_command~5                     ; Lost fanout                                                              ;
; LCD:inst29|LCD_Display:u1|state~14                           ; Lost fanout                                                              ;
; LCD:inst29|LCD_Display:u1|state~15                           ; Lost fanout                                                              ;
; LCD:inst29|LCD_Display:u1|state~16                           ; Lost fanout                                                              ;
; LCD:inst29|LCD_Display:u1|state~17                           ; Lost fanout                                                              ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg4|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg4|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg4|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg4|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg4|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg4|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg4|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg4|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg4|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg4|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg4|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg4|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg5|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg5|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg5|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg5|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg5|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg5|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg5|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg5|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg5|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg5|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg5|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg5|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg6|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg6|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg6|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg6|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg6|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg6|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg6|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg6|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg6|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg6|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg6|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg6|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg6|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg6|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg7|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg7|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg7|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg7|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg7|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg7|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg7|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg7|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg7|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg7|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg7|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg7|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg0|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg0|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg0|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg0|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg0|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg0|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg0|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg0|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg0|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg0|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg0|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg0|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg1|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg1|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg1|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg1|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg1|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg1|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg1|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg1|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg1|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg1|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg1|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg1|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg2|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg2|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg2|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg2|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg2|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg2|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg2|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg2|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg2|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg2|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg2|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg2|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg3|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg3|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg3|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg3|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg3|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg3|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg3|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg3|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg3|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg3|my_dff ;
; DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg3|my_dff ; Merged with DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg3|my_dff ;
; Total Number of Removed Registers = 331                      ;                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+---------------------------------------------------+---------------------------+-------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register          ;
+---------------------------------------------------+---------------------------+-------------------------------------------------+
; IMEM:inst|reg_16_bit:inst15|register:reg11|my_dff ; Stuck at GND              ; mainreg:inst7|reg_8_bit:C|register:reg6|my_dff, ;
;                                                   ; due to stuck port data_in ; mainreg:inst7|reg_8_bit:C|register:reg5|my_dff, ;
;                                                   ;                           ; mainreg:inst7|reg_8_bit:C|register:reg4|my_dff, ;
;                                                   ;                           ; mainreg:inst7|reg_8_bit:C|register:reg3|my_dff, ;
;                                                   ;                           ; mainreg:inst7|reg_8_bit:C|register:reg2|my_dff, ;
;                                                   ;                           ; mainreg:inst7|reg_8_bit:C|register:reg1|my_dff, ;
;                                                   ;                           ; mainreg:inst7|reg_8_bit:B|register:reg6|my_dff, ;
;                                                   ;                           ; mainreg:inst7|reg_8_bit:B|register:reg5|my_dff, ;
;                                                   ;                           ; mainreg:inst7|reg_8_bit:B|register:reg4|my_dff, ;
;                                                   ;                           ; mainreg:inst7|reg_8_bit:B|register:reg3|my_dff, ;
;                                                   ;                           ; mainreg:inst7|reg_8_bit:B|register:reg2|my_dff, ;
;                                                   ;                           ; mainreg:inst7|reg_8_bit:B|register:reg1|my_dff  ;
; IMEM:inst|reg_16_bit:inst15|register:reg7|my_dff  ; Stuck at GND              ; mainreg:inst7|reg_8_bit:C|register:reg7|my_dff, ;
;                                                   ; due to stuck port data_in ; mainreg:inst7|reg_8_bit:B|register:reg7|my_dff  ;
; IMEM:inst|reg_16_bit:inst15|register:reg0|my_dff  ; Stuck at GND              ; mainreg:inst7|reg_8_bit:C|register:reg0|my_dff, ;
;                                                   ; due to stuck port data_in ; mainreg:inst7|reg_8_bit:B|register:reg0|my_dff  ;
+---------------------------------------------------+---------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 146   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 75    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 78    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPU_v2|busmux_4_to_1:inst1|Mux6                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CPU_v2|IMEM:inst|busmux_16_to_1:inst16|F[11]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU_v2|ALU:inst3|busmux_4_to_1:inst|Mux5                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU_v2|busmux_4_to_1:WMR|Mux5                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU_v2|DMEM:inst33|busmux:inst3|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CPU_v2|busmux:inst25|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |CPU_v2|busmux_4_to_1:WMR|Mux0                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |CPU_v2|busmux_8_to_1:inst22|F[3]                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |CPU_v2|busmux_8_to_1:inst13|F[6]                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux_8_to_1:inst25|F[1]                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |CPU_v2|DMEM:inst33|DMEMI:inst|busmux_8_to_1:inst26|F[0]                              ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |CPU_v2|busmux:inst25|lpm_mux:$00000|mux_erc:auto_generated|result_node[6]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IMEM:inst|BUSMUX:inst24 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 1     ; Untyped                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst12 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 1     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst5|BUSMUX:inst15 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 1     ; Untyped                                    ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst5|BUSMUX:inst16 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 1     ; Untyped                                    ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst5|BUSMUX:inst18 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 1     ; Untyped                                    ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst5|BUSMUX:inst17 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 1     ; Untyped                                    ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst23 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                  ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst6 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                 ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst7 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                 ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst8 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                 ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst9 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                 ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst10 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                  ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst11 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                  ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst12 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                  ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:inst33|DMEMI:inst|BUSMUX:inst13 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                  ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:inst33|BUSMUX:inst3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 3     ; Untyped                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:WRDMEM ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 3     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst30 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 8     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst25 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 8     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD:inst29|LCD_Display:u1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; HOLD           ; 0000  ; Unsigned Binary                               ;
; FUNC_SET       ; 0001  ; Unsigned Binary                               ;
; DISPLAY_ON     ; 0010  ; Unsigned Binary                               ;
; MODE_SET       ; 0011  ; Unsigned Binary                               ;
; Print_String   ; 0100  ; Unsigned Binary                               ;
; LINE2          ; 0101  ; Unsigned Binary                               ;
; RETURN_HOME    ; 0110  ; Unsigned Binary                               ;
; DROP_LCD_E     ; 0111  ; Unsigned Binary                               ;
; RESET1         ; 1000  ; Unsigned Binary                               ;
; RESET2         ; 1001  ; Unsigned Binary                               ;
; RESET3         ; 1010  ; Unsigned Binary                               ;
; DISPLAY_OFF    ; 1011  ; Unsigned Binary                               ;
; DISPLAY_CLEAR  ; 1100  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainreg:inst7|busmux_4_to_1:opc"                                                                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s1[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainreg:inst7|reg_8_bit:IX"                                                                                                                                                               ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainreg:inst7|reg_8_bit:C"                                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainreg:inst7|reg_8_bit:B"                                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainreg:inst7|reg_8_bit:A"                                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg15"                                                                                                                                               ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg14"                                                                                                                                               ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg13"                                                                                                                                               ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg12"                                                                                                                                               ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg11"                                                                                                                                               ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg10"                                                                                                                                               ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg9"                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg8"                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg7"                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg6"                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg5"                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg4"                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg3"                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg2"                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg1"                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMEM:inst|reg_16_bit:inst14|register:reg0"                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Flags:inst4|register:D"                                                                                                                                                                   ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Flags:inst4|register:C"                                                                                                                                                                   ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Flags:inst4|register:B"                                                                                                                                                                   ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Flags:inst4|register:A"                                                                                                                                                                   ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESET_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PRESET_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; cycloneiii_ff         ; 146                         ;
;     CLR               ; 20                          ;
;     CLR SCLR          ; 20                          ;
;     ENA               ; 38                          ;
;     ENA CLR           ; 35                          ;
;     ENA SLD           ; 5                           ;
;     plain             ; 28                          ;
; cycloneiii_lcell_comb ; 462                         ;
;     arith             ; 47                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 415                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 75                          ;
;         4 data inputs ; 267                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 4.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition
    Info: Processing started: Tue Sep 26 13:37:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dmemi.bdf
    Info (12023): Found entity 1: DMEMI
Info (12021): Found 1 design units, including 1 entities, in source file cpu_v2.bdf
    Info (12023): Found entity 1: CPU_v2
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: U:/CPU v2/Final Project/reset_delay.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file lcd_display.v
    Info (12023): Found entity 1: LCD_Display File: U:/CPU v2/Final Project/LCD_Display.v Line: 41
    Info (12023): Found entity 2: LCD_display_string File: U:/CPU v2/Final Project/LCD_Display.v Line: 265
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: LCD File: U:/CPU v2/Final Project/LCD.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bcd_7_bit.v
    Info (12023): Found entity 1: BCD_7_bit File: U:/CPU v2/Final Project/BCD_7_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.bdf
    Info (12023): Found entity 1: debouncer
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider_1024.bdf
    Info (12023): Found entity 1: clock_divider_1024
Info (12021): Found 1 design units, including 1 entities, in source file zeros.v
    Info (12023): Found entity 1: Zeros File: U:/CPU v2/Final Project/Zeros.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_8_bit.v
    Info (12023): Found entity 1: XOR_8_bit File: U:/CPU v2/Final Project/XOR_8_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_3_bit.v
    Info (12023): Found entity 1: XOR_3_bit File: U:/CPU v2/Final Project/XOR_3_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_decoder.v
    Info (12023): Found entity 1: seven_seg_decoder File: U:/CPU v2/Final Project/seven_seg_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: U:/CPU v2/Final Project/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_16_bit.v
    Info (12023): Found entity 1: reg_16_bit File: U:/CPU v2/Final Project/reg_16_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_8_bit.v
    Info (12023): Found entity 1: reg_8_bit File: U:/CPU v2/Final Project/reg_8_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.bdf
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file or_8_bit.v
    Info (12023): Found entity 1: OR_8_bit File: U:/CPU v2/Final Project/OR_8_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_7_bit.v
    Info (12023): Found entity 1: OR_7_bit File: U:/CPU v2/Final Project/OR_7_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_5_bit.v
    Info (12023): Found entity 1: OR_5_bit File: U:/CPU v2/Final Project/OR_5_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ones.v
    Info (12023): Found entity 1: Ones File: U:/CPU v2/Final Project/Ones.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mainreg.v
    Info (12023): Found entity 1: mainreg File: U:/CPU v2/Final Project/mainreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem_prgm.v
    Info (12023): Found entity 1: IMEM_PRGM File: U:/CPU v2/Final Project/IMEM_PRGM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.bdf
    Info (12023): Found entity 1: IMEM
Info (12021): Found 1 design units, including 1 entities, in source file dmem_prgm.v
    Info (12023): Found entity 1: DMEM_PRGM File: U:/CPU v2/Final Project/DMEM_PRGM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder3to8.v
    Info (12023): Found entity 1: Decoder3to8 File: U:/CPU v2/Final Project/Decoder3to8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder2to4.v
    Info (12023): Found entity 1: Decoder2to4 File: U:/CPU v2/Final Project/Decoder2to4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla_8_bit.bdf
    Info (12023): Found entity 1: CLA_8_bit
Info (12021): Found 1 design units, including 1 entities, in source file busmux_16_to_1.v
    Info (12023): Found entity 1: busmux_16_to_1 File: U:/CPU v2/Final Project/busmux_16_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file busmux_8_to_1.v
    Info (12023): Found entity 1: busmux_8_to_1 File: U:/CPU v2/Final Project/busmux_8_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file busmux_4_to_1.v
    Info (12023): Found entity 1: busmux_4_to_1 File: U:/CPU v2/Final Project/busmux_4_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bit_1_to_8.v
    Info (12023): Found entity 1: bit_1_to_8 File: U:/CPU v2/Final Project/bit_1_to_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_8_bit.v
    Info (12023): Found entity 1: AND_8_bit File: U:/CPU v2/Final Project/AND_8_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_7_bit.v
    Info (12023): Found entity 1: AND_7_bit File: U:/CPU v2/Final Project/AND_7_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_5_bit.v
    Info (12023): Found entity 1: AND_5_bit File: U:/CPU v2/Final Project/AND_5_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file flags.v
    Info (12023): Found entity 1: Flags File: U:/CPU v2/Final Project/Flags.v Line: 1
Warning (12019): Can't analyze file -- file FinalProject.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file control.bdf
    Info (12023): Found entity 1: Control
Info (12021): Found 1 design units, including 1 entities, in source file opcode_decoder.bdf
    Info (12023): Found entity 1: Opcode_decoder
Info (12021): Found 1 design units, including 1 entities, in source file decoder4to16.v
    Info (12023): Found entity 1: decoder4to16 File: U:/CPU v2/Final Project/decoder4to16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.bdf
    Info (12023): Found entity 1: DMEM
Info (12021): Found 1 design units, including 1 entities, in source file decoder1to2.v
    Info (12023): Found entity 1: decoder1to2 File: U:/CPU v2/Final Project/decoder1to2.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at register.v(4): created implicit net for "D" File: U:/CPU v2/Final Project/register.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at mainreg.v(8): created implicit net for "Y0" File: U:/CPU v2/Final Project/mainreg.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at mainreg.v(8): created implicit net for "Y1" File: U:/CPU v2/Final Project/mainreg.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at mainreg.v(8): created implicit net for "Y2" File: U:/CPU v2/Final Project/mainreg.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at mainreg.v(8): created implicit net for "Y3" File: U:/CPU v2/Final Project/mainreg.v Line: 8
Info (12127): Elaborating entity "CPU_v2" for the top level hierarchy
Info (12128): Elaborating entity "Flags" for hierarchy "Flags:inst4"
Info (12128): Elaborating entity "register" for hierarchy "Flags:inst4|register:A" File: U:/CPU v2/Final Project/Flags.v Line: 6
Info (12128): Elaborating entity "Control" for hierarchy "Control:inst9"
Warning (275009): Pin "NOOP" not connected
Warning (275009): Pin "JPE" not connected
Warning (275008): Primitive "AND2" of instance "inst33" not used
Info (12128): Elaborating entity "Opcode_decoder" for hierarchy "Opcode_decoder:inst32"
Info (12128): Elaborating entity "decoder4to16" for hierarchy "Opcode_decoder:inst32|decoder4to16:decoder"
Info (12128): Elaborating entity "Decoder2to4" for hierarchy "Opcode_decoder:inst32|Decoder2to4:inst2"
Info (12128): Elaborating entity "IMEM" for hierarchy "IMEM:inst"
Info (12128): Elaborating entity "busmux_16_to_1" for hierarchy "IMEM:inst|busmux_16_to_1:inst16"
Info (12128): Elaborating entity "reg_16_bit" for hierarchy "IMEM:inst|reg_16_bit:inst14"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "IMEM:inst|BUSMUX:inst24"
Info (12130): Elaborated megafunction instantiation "IMEM:inst|BUSMUX:inst24"
Info (12133): Instantiated megafunction "IMEM:inst|BUSMUX:inst24" with the following parameter:
    Info (12134): Parameter "WIDTH" = "1"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "IMEM:inst|BUSMUX:inst24|lpm_mux:$00000" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "IMEM:inst|BUSMUX:inst24|lpm_mux:$00000", which is child of megafunction instantiation "IMEM:inst|BUSMUX:inst24" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf
    Info (12023): Found entity 1: mux_7rc File: U:/CPU v2/Final Project/db/mux_7rc.tdf Line: 23
Info (12128): Elaborating entity "mux_7rc" for hierarchy "IMEM:inst|BUSMUX:inst24|lpm_mux:$00000|mux_7rc:auto_generated" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "IMEM_PRGM" for hierarchy "IMEM:inst|IMEM_PRGM:inst17"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst12"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst12"
Info (12133): Instantiated megafunction "BUSMUX:inst12" with the following parameter:
    Info (12134): Parameter "WIDTH" = "1"
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:inst18"
Info (12128): Elaborating entity "clock_divider_1024" for hierarchy "debouncer:inst18|clock_divider_1024:inst3"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst5"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst3"
Info (12128): Elaborating entity "CLA_8_bit" for hierarchy "ALU:inst3|CLA_8_bit:inst1"
Warning (275011): Block or symbol "AND2" of instance "inst1" overlaps another block or symbol
Warning (275011): Block or symbol "AND3" of instance "inst23" overlaps another block or symbol
Warning (275011): Block or symbol "AND4" of instance "inst24" overlaps another block or symbol
Warning (275011): Block or symbol "XOR_3_bit" of instance "inst19" overlaps another block or symbol
Warning (275011): Block or symbol "AND4" of instance "inst30" overlaps another block or symbol
Warning (275011): Block or symbol "XOR_3_bit" of instance "inst22" overlaps another block or symbol
Warning (275011): Block or symbol "AND_5_bit" of instance "inst37" overlaps another block or symbol
Warning (275011): Block or symbol "XOR_3_bit" of instance "inst21" overlaps another block or symbol
Warning (275011): Block or symbol "AND6" of instance "inst41" overlaps another block or symbol
Warning (275011): Block or symbol "AND4" of instance "inst44" overlaps another block or symbol
Warning (275011): Block or symbol "XOR_3_bit" of instance "inst28" overlaps another block or symbol
Warning (275011): Block or symbol "AND_7_bit" of instance "inst49" overlaps another block or symbol
Warning (275011): Block or symbol "AND_5_bit" of instance "inst51" overlaps another block or symbol
Warning (275011): Block or symbol "XOR_3_bit" of instance "inst20" overlaps another block or symbol
Warning (275011): Block or symbol "AND8" of instance "inst58" overlaps another block or symbol
Warning (275011): Block or symbol "AND6" of instance "inst60" overlaps another block or symbol
Warning (275011): Block or symbol "AND4" of instance "inst63" overlaps another block or symbol
Info (12128): Elaborating entity "XOR_8_bit" for hierarchy "ALU:inst3|CLA_8_bit:inst1|XOR_8_bit:inst69"
Info (12128): Elaborating entity "bit_1_to_8" for hierarchy "ALU:inst3|CLA_8_bit:inst1|bit_1_to_8:inst68"
Info (12128): Elaborating entity "AND_5_bit" for hierarchy "ALU:inst3|CLA_8_bit:inst1|AND_5_bit:inst61"
Info (12128): Elaborating entity "AND_7_bit" for hierarchy "ALU:inst3|CLA_8_bit:inst1|AND_7_bit:inst59"
Info (12128): Elaborating entity "XOR_3_bit" for hierarchy "ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst16"
Info (12128): Elaborating entity "OR_5_bit" for hierarchy "ALU:inst3|CLA_8_bit:inst1|OR_5_bit:inst35"
Info (12128): Elaborating entity "OR_7_bit" for hierarchy "ALU:inst3|CLA_8_bit:inst1|OR_7_bit:inst47"
Info (12128): Elaborating entity "busmux_4_to_1" for hierarchy "ALU:inst3|busmux_4_to_1:inst"
Info (12128): Elaborating entity "AND_8_bit" for hierarchy "ALU:inst3|AND_8_bit:inst2"
Info (12128): Elaborating entity "OR_8_bit" for hierarchy "ALU:inst3|OR_8_bit:inst3"
Info (12128): Elaborating entity "mainreg" for hierarchy "mainreg:inst7"
Info (12128): Elaborating entity "reg_8_bit" for hierarchy "mainreg:inst7|reg_8_bit:A" File: U:/CPU v2/Final Project/mainreg.v Line: 10
Info (12128): Elaborating entity "Zeros" for hierarchy "mainreg:inst7|Zeros:Z" File: U:/CPU v2/Final Project/mainreg.v Line: 14
Info (12128): Elaborating entity "Ones" for hierarchy "mainreg:inst7|Ones:O" File: U:/CPU v2/Final Project/mainreg.v Line: 15
Info (12128): Elaborating entity "DMEM" for hierarchy "DMEM:inst33"
Info (12128): Elaborating entity "DMEMI" for hierarchy "DMEM:inst33|DMEMI:inst"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "DMEM:inst33|DMEMI:inst|BUSMUX:inst23"
Info (12130): Elaborated megafunction instantiation "DMEM:inst33|DMEMI:inst|BUSMUX:inst23"
Info (12133): Instantiated megafunction "DMEM:inst33|DMEMI:inst|BUSMUX:inst23" with the following parameter:
    Info (12134): Parameter "WIDTH" = "8"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "DMEM:inst33|DMEMI:inst|BUSMUX:inst23|lpm_mux:$00000" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "DMEM:inst33|DMEMI:inst|BUSMUX:inst23|lpm_mux:$00000", which is child of megafunction instantiation "DMEM:inst33|DMEMI:inst|BUSMUX:inst23" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_erc.tdf
    Info (12023): Found entity 1: mux_erc File: U:/CPU v2/Final Project/db/mux_erc.tdf Line: 23
Info (12128): Elaborating entity "mux_erc" for hierarchy "DMEM:inst33|DMEMI:inst|BUSMUX:inst23|lpm_mux:$00000|mux_erc:auto_generated" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "Decoder3to8" for hierarchy "DMEM:inst33|DMEMI:inst|Decoder3to8:inst4"
Info (12128): Elaborating entity "DMEM_PRGM" for hierarchy "DMEM:inst33|DMEMI:inst|DMEM_PRGM:inst24"
Info (12128): Elaborating entity "busmux_8_to_1" for hierarchy "DMEM:inst33|DMEMI:inst|busmux_8_to_1:inst25"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "DMEM:inst33|BUSMUX:inst3"
Info (12130): Elaborated megafunction instantiation "DMEM:inst33|BUSMUX:inst3"
Info (12133): Instantiated megafunction "DMEM:inst33|BUSMUX:inst3" with the following parameter:
    Info (12134): Parameter "WIDTH" = "3"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "DMEM:inst33|BUSMUX:inst3|lpm_mux:$00000" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "DMEM:inst33|BUSMUX:inst3|lpm_mux:$00000", which is child of megafunction instantiation "DMEM:inst33|BUSMUX:inst3" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf
    Info (12023): Found entity 1: mux_9rc File: U:/CPU v2/Final Project/db/mux_9rc.tdf Line: 23
Info (12128): Elaborating entity "mux_9rc" for hierarchy "DMEM:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_9rc:auto_generated" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "decoder1to2" for hierarchy "DMEM:inst33|decoder1to2:inst2"
Info (12128): Elaborating entity "seven_seg_decoder" for hierarchy "seven_seg_decoder:inst10"
Info (12128): Elaborating entity "LCD" for hierarchy "LCD:inst29"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "LCD:inst29|Reset_Delay:r0" File: U:/CPU v2/Final Project/LCD.v Line: 14
Info (12128): Elaborating entity "LCD_Display" for hierarchy "LCD:inst29|LCD_Display:u1" File: U:/CPU v2/Final Project/LCD.v Line: 33
Info (12128): Elaborating entity "BCD_7_bit" for hierarchy "LCD:inst29|LCD_Display:u1|BCD_7_bit:bcd1" File: U:/CPU v2/Final Project/LCD_Display.v Line: 71
Warning (10230): Verilog HDL assignment warning at BCD_7_bit.v(13): truncated value with size 8 to match size of target (7) File: U:/CPU v2/Final Project/BCD_7_bit.v Line: 13
Warning (10230): Verilog HDL assignment warning at BCD_7_bit.v(18): truncated value with size 32 to match size of target (7) File: U:/CPU v2/Final Project/BCD_7_bit.v Line: 18
Info (12128): Elaborating entity "LCD_display_string" for hierarchy "LCD:inst29|LCD_Display:u1|LCD_display_string:u1" File: U:/CPU v2/Final Project/LCD_Display.v Line: 82
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 21
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 20
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 19
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 18
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 17
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 16
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 15
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 14
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 13
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 12
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 11
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 10
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 9
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 8
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 7
Warning (12020): Port "PRESET_N" on the entity instantiation of "reg0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: U:/CPU v2/Final Project/reg_16_bit.v Line: 6
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer busmux:inst12|lpm_mux:$00000|mux_7rc:auto_generated|result_node[0]~0 File: U:/CPU v2/Final Project/db/mux_7rc.tdf Line: 30
Warning (12241): 25 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD:inst29|LCD_Display:u1|DATA_BUS[7]" to the node "LCD_DATA[7]" into a wire File: U:/CPU v2/Final Project/LCD_Display.v Line: 46
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD:inst29|LCD_Display:u1|DATA_BUS[6]" to the node "LCD_DATA[6]" into a wire File: U:/CPU v2/Final Project/LCD_Display.v Line: 46
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD:inst29|LCD_Display:u1|DATA_BUS[5]" to the node "LCD_DATA[5]" into a wire File: U:/CPU v2/Final Project/LCD_Display.v Line: 46
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD:inst29|LCD_Display:u1|DATA_BUS[4]" to the node "LCD_DATA[4]" into a wire File: U:/CPU v2/Final Project/LCD_Display.v Line: 46
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD:inst29|LCD_Display:u1|DATA_BUS[3]" to the node "LCD_DATA[3]" into a wire File: U:/CPU v2/Final Project/LCD_Display.v Line: 46
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD:inst29|LCD_Display:u1|DATA_BUS[2]" to the node "LCD_DATA[2]" into a wire File: U:/CPU v2/Final Project/LCD_Display.v Line: 46
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD:inst29|LCD_Display:u1|DATA_BUS[1]" to the node "LCD_DATA[1]" into a wire File: U:/CPU v2/Final Project/LCD_Display.v Line: 46
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD:inst29|LCD_Display:u1|DATA_BUS[0]" to the node "LCD_DATA[0]" into a wire File: U:/CPU v2/Final Project/LCD_Display.v Line: 46
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "IM[7]" is stuck at GND
    Warning (13410): Pin "IM[6]" is stuck at GND
    Warning (13410): Pin "IM[5]" is stuck at GND
    Warning (13410): Pin "IM[4]" is stuck at GND
    Warning (13410): Pin "IM[3]" is stuck at GND
    Warning (13410): Pin "IM[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file U:/CPU v2/Final Project/output_files/FinalProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "IN[4]"
    Warning (15610): No output dependent on input pin "IN[5]"
    Warning (15610): No output dependent on input pin "IN[6]"
    Warning (15610): No output dependent on input pin "IN[7]"
    Warning (15610): No output dependent on input pin "IN[0]"
    Warning (15610): No output dependent on input pin "IN[1]"
    Warning (15610): No output dependent on input pin "IN[2]"
    Warning (15610): No output dependent on input pin "IN[3]"
Info (21057): Implemented 588 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 92 output pins
    Info (21061): Implemented 476 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 300 warnings
    Info: Peak virtual memory: 4831 megabytes
    Info: Processing ended: Tue Sep 26 13:38:04 2023
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/CPU v2/Final Project/output_files/FinalProject.map.smsg.


