# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../digit_into_array.srcs/sources_1/new/and_gate.vhd" \
"../../../../../Bancomat-vhdl-master/my_types.vhd" \
"../../../../digit_into_array.srcs/sources_1/new/Digit_to_array.vhd" \

# Do not sort compile order
nosort
