#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul  2 14:31:51 2024
# Process ID: 28664
# Current directory: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32016 E:\VIvado\warehouse\EmbededSystemDesign\labs\lab2_3\lab2_3.xpr
# Log file: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/vivado.log
# Journal file: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/lab2_3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.ip_user_files', nor could it be found using path 'C:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/lab2_3/lab2_3.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIvado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_lab2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_lab2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2458] undeclared symbol clkin_100_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:85]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:134]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d90_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:135]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:136]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d90_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:137]
INFO: [VRFC 10-2458] undeclared symbol clkout_100_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:138]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/gen_pat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pat
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/i2c_sender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_sender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/zedboard_hdmi_720p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zedboard_hdmi
INFO: [VRFC 10-2458] undeclared symbol clk_100_d0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/zedboard_hdmi_720p.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sim_1/imports/x/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_lab2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xelab -wto c58737cf90f04f548e13c4514de2d862 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab2_1_behav xil_defaultlib.sim_lab2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/VIvado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c58737cf90f04f548e13c4514de2d862 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab2_1_behav xil_defaultlib.sim_lab2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.i2c_sender
Compiling module xil_defaultlib.gen_pat
Compiling module xil_defaultlib.zedboard_hdmi
Compiling module xil_defaultlib.sim_lab2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_lab2_1_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim/xsim.dir/sim_lab2_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul  2 14:42:03 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_lab2_1_behav -key {Behavioral:sim_1:Functional:sim_lab2_1} -tclbatch {sim_lab2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_lab2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 932.941 ; gain = 0.000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 932.941 ; gain = 19.781
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_lab2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 932.941 ; gain = 19.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_lab2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_lab2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2458] undeclared symbol clkin_100_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:85]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:134]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d90_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:135]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:136]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d90_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:137]
INFO: [VRFC 10-2458] undeclared symbol clkout_100_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:138]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/gen_pat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pat
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/i2c_sender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_sender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/zedboard_hdmi_720p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zedboard_hdmi
INFO: [VRFC 10-2458] undeclared symbol clk_100_d0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/zedboard_hdmi_720p.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sim_1/imports/x/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_lab2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xelab -wto c58737cf90f04f548e13c4514de2d862 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab2_1_behav xil_defaultlib.sim_lab2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/VIvado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c58737cf90f04f548e13c4514de2d862 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab2_1_behav xil_defaultlib.sim_lab2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.i2c_sender
Compiling module xil_defaultlib.gen_pat
Compiling module xil_defaultlib.zedboard_hdmi
Compiling module xil_defaultlib.sim_lab2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_lab2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_lab2_1_behav -key {Behavioral:sim_1:Functional:sim_lab2_1} -tclbatch {sim_lab2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_lab2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:05:17 . Memory (MB): peak = 937.832 ; gain = 4.891
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:05:19 . Memory (MB): peak = 937.832 ; gain = 4.891
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:05:22 . Memory (MB): peak = 937.832 ; gain = 4.891
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jul  2 14:49:46 2024] Launched synth_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1/runme.log
[Tue Jul  2 14:49:46 2024] Launched impl_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8DA2
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jul  2 14:51:13 2024] Launched impl_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8DA2
add_files -fileset constrs_1 -norecurse E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_1/lab2_1.srcs/constrs_1/imports/rtl/zedboard.xdc
import_files -fileset constrs_1 E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_1/lab2_1.srcs/constrs_1/imports/rtl/zedboard.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jul  2 14:53:06 2024] Launched synth_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1/runme.log
[Tue Jul  2 14:53:06 2024] Launched impl_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3582.590 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3582.590 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3582.590 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8DA2
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_lab2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_lab2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2458] undeclared symbol clkin_100_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:85]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:134]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d90_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:135]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:136]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d90_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:137]
INFO: [VRFC 10-2458] undeclared symbol clkout_100_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:138]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/gen_pat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pat
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/i2c_sender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_sender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/zedboard_hdmi_720p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zedboard_hdmi
INFO: [VRFC 10-2458] undeclared symbol clk_100_d0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/zedboard_hdmi_720p.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sim_1/imports/x/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_lab2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xelab -wto c58737cf90f04f548e13c4514de2d862 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab2_1_behav xil_defaultlib.sim_lab2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/VIvado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c58737cf90f04f548e13c4514de2d862 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab2_1_behav xil_defaultlib.sim_lab2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.i2c_sender
Compiling module xil_defaultlib.gen_pat
Compiling module xil_defaultlib.zedboard_hdmi
Compiling module xil_defaultlib.sim_lab2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_lab2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_lab2_1_behav -key {Behavioral:sim_1:Functional:sim_lab2_1} -tclbatch {sim_lab2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_lab2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 3582.590 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 3582.590 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 3582.590 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jul  2 15:02:51 2024] Launched synth_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1/runme.log
[Tue Jul  2 15:02:51 2024] Launched impl_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jul  2 15:14:31 2024] Launched synth_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1/runme.log
[Tue Jul  2 15:14:31 2024] Launched impl_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8DA2
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8DA2
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_lab2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_lab2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2458] undeclared symbol clkin_100_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:85]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:134]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d90_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:135]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:136]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d90_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:137]
INFO: [VRFC 10-2458] undeclared symbol clkout_100_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:138]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/gen_pat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pat
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/i2c_sender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_sender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/zedboard_hdmi_720p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zedboard_hdmi
INFO: [VRFC 10-2458] undeclared symbol clk_100_d0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/zedboard_hdmi_720p.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sim_1/imports/x/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_lab2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xelab -wto c58737cf90f04f548e13c4514de2d862 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab2_1_behav xil_defaultlib.sim_lab2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/VIvado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c58737cf90f04f548e13c4514de2d862 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab2_1_behav xil_defaultlib.sim_lab2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.i2c_sender
Compiling module xil_defaultlib.gen_pat
Compiling module xil_defaultlib.zedboard_hdmi
Compiling module xil_defaultlib.sim_lab2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_lab2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_lab2_1_behav -key {Behavioral:sim_1:Functional:sim_lab2_1} -tclbatch {sim_lab2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_lab2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 3582.590 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 3582.590 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_lab2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 3582.590 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8DA2
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jul  2 15:46:41 2024] Launched synth_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1/runme.log
[Tue Jul  2 15:46:41 2024] Launched impl_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8DA2
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248AC8DA2.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_lab2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_lab2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2458] undeclared symbol clkin_100_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:85]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:134]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d90_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:135]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:136]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d90_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:137]
INFO: [VRFC 10-2458] undeclared symbol clkout_100_d0_clk_wiz_0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/rtl/clk_pll.v:138]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/gen_pat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pat
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/i2c_sender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_sender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/zedboard_hdmi_720p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zedboard_hdmi
INFO: [VRFC 10-2458] undeclared symbol clk_100_d0, assumed default net type wire [E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sources_1/imports/x/zedboard_hdmi_720p.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.srcs/sim_1/imports/x/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_lab2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xelab -wto c58737cf90f04f548e13c4514de2d862 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab2_1_behav xil_defaultlib.sim_lab2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/VIvado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c58737cf90f04f548e13c4514de2d862 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab2_1_behav xil_defaultlib.sim_lab2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.i2c_sender
Compiling module xil_defaultlib.gen_pat
Compiling module xil_defaultlib.zedboard_hdmi
Compiling module xil_defaultlib.sim_lab2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_lab2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_lab2_1_behav -key {Behavioral:sim_1:Functional:sim_lab2_1} -tclbatch {sim_lab2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_lab2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:09 . Memory (MB): peak = 3582.590 ; gain = 0.000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:11 . Memory (MB): peak = 3582.590 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_lab2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 3582.590 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jul  2 16:04:51 2024] Launched synth_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1/runme.log
[Tue Jul  2 16:04:51 2024] Launched impl_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jul  2 16:13:08 2024] Launched synth_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/synth_1/runme.log
[Tue Jul  2 16:13:08 2024] Launched impl_1...
Run output will be captured here: E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VIvado/warehouse/EmbededSystemDesign/labs/lab2_3/lab2_3.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul  2 16:27:37 2024...
