0.7
2020.2
May  7 2023
15:24:31
D:/Github/methane/fpga/src/I2S.sv,1691452233,systemVerilog,,D:/Github/methane/fpga/src/chisel/output/MidiProc.sv,,I2S,,uvm,../../../../methane.ip_user_files/ipstatic,,,,,
D:/Github/methane/fpga/src/Top.sv,1697527398,systemVerilog,,D:/Github/methane/fpga/src/chisel/output/UART_tx.sv,,Top,,uvm,../../../../methane.ip_user_files/ipstatic,,,,,
D:/Github/methane/fpga/src/chisel/output/ADSR.sv,1691983412,systemVerilog,,D:/Github/methane/fpga/src/I2S.sv,,ADSR,,uvm,../../../../methane.ip_user_files/ipstatic,,,,,
D:/Github/methane/fpga/src/chisel/output/MidiProc.sv,1691983412,systemVerilog,,D:/Github/methane/fpga/src/chisel/output/Oscillator.sv,,MidiProc;UART_rx,,uvm,../../../../methane.ip_user_files/ipstatic,,,,,
D:/Github/methane/fpga/src/chisel/output/Oscillator.sv,1691983411,systemVerilog,,D:/Github/methane/fpga/src/Top.sv,,Oscillator,,uvm,../../../../methane.ip_user_files/ipstatic,,,,,
D:/Github/methane/fpga/src/chisel/output/UART_tx.sv,1691983412,systemVerilog,,D:/Github/methane/fpga/src/chisel/output/VCA.sv,,UART_tx,,uvm,../../../../methane.ip_user_files/ipstatic,,,,,
D:/Github/methane/fpga/src/chisel/output/VCA.sv,1691983412,systemVerilog,,D:/Github/methane/fpga/src/sim/Top_tb.sv,,VCA,,uvm,../../../../methane.ip_user_files/ipstatic,,,,,
D:/Github/methane/fpga/src/sim/Top_tb.sv,1697527709,systemVerilog,,,,Top_tb,,uvm,../../../../methane.ip_user_files/ipstatic,,,,,
D:/Github/methane/fpga/vivado_p_2023_1/methane.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1691632266,verilog,,,,clk_wiz_0;clk_wiz_0_clk_wiz;glbl,,uvm,../../../../methane.ip_user_files/ipstatic,,,,,
