// Seed: 2050474482
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign module_1.type_9 = 0;
  assign id_1 = id_1;
  id_3 :
  assert property (@(posedge 1 or 1) id_3)
  else;
  wire id_4 = 1;
  assign id_2 = id_2;
  wire id_5 = id_1++;
  assign id_3 = 1 == 1;
  wire id_6;
  wire id_7;
  wire id_8 = id_5;
  assign id_6 = 1;
  if (1) begin : LABEL_0
    wire id_9;
  end else id_10(.id_0(1));
  wire id_11;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input wand id_2,
    output wire id_3,
    output wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri id_10,
    output tri0 id_11,
    output wor id_12,
    input supply0 id_13
);
  wire id_15;
  id_16 :
  assert property (@(1'h0) 1)
  else;
  module_0 modCall_1 (id_16);
  id_17(
      .id_0(id_3)
  );
  assign id_7 = id_8 / ({1, id_11++});
  assign id_9 = 1'b0;
  tri1 id_18 = 1;
  wire id_19;
endmodule
