#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd7dcc05aa0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fd7dcc05430 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fd7dce5ca50_0 .var "Clk", 0 0;
v0x7fd7dce5cbe0_0 .var "Reset", 0 0;
v0x7fd7dce5cc70_0 .var "Start", 0 0;
v0x7fd7dce5cd00_0 .var/i "counter", 31 0;
v0x7fd7dce5cd90_0 .var/i "flush", 31 0;
v0x7fd7dce5ce20_0 .var/i "i", 31 0;
v0x7fd7dce5ceb0_0 .var/i "outfile", 31 0;
v0x7fd7dce5cf40_0 .var/i "stall", 31 0;
S_0x7fd7dcc05c90 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7fd7dcc05aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "rst_i";
L_0x7fd7dce5d1d0 .functor BUFZ 32, v0x7fd7dcc18eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd7dce5d280 .functor BUFZ 32, v0x7fd7dcc18eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd7dce5d3b0 .functor BUFZ 32, v0x7fd7dcc18eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd7dce5d420 .functor BUFZ 5, v0x7fd7dce54ef0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fd7dce5d490 .functor BUFZ 5, v0x7fd7dcc194f0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fd7dce5d540 .functor BUFZ 1, v0x7fd7dcc196f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fd7dce5d5f0 .functor BUFZ 1, v0x7fd7dce55010_0, C4<0>, C4<0>, C4<0>;
L_0x7fd7dce5d6e0 .functor BUFZ 32, v0x7fd7dce59130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd7dce5d790 .functor BUFZ 32, v0x7fd7dce59130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd7dce5d910 .functor BUFZ 32, L_0x7fd7dce62a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd7dce592e0_0 .net "ALUCtrl_out", 3 0, v0x7fd7dcc16890_0;  1 drivers
v0x7fd7dce593d0_0 .net "ALU_IN1", 31 0, L_0x7fd7dce62620;  1 drivers
v0x7fd7dce594b0_0 .net "ALU_IN2", 31 0, v0x7fd7dce56360_0;  1 drivers
v0x7fd7dce59580_0 .net "ALU_out", 31 0, v0x7fd7dcc16380_0;  1 drivers
v0x7fd7dce59650_0 .net "DM_out", 31 0, L_0x7fd7dce60f00;  1 drivers
v0x7fd7dce59760_0 .net "EXMEM_reg2_in", 31 0, L_0x7fd7dce5d910;  1 drivers
v0x7fd7dce597f0_0 .net "EX_ALUCtrl", 9 0, v0x7fd7dce251a0_0;  1 drivers
v0x7fd7dce598c0_0 .net "EX_ALUOp", 1 0, v0x7fd7dce2a960_0;  1 drivers
v0x7fd7dce59990_0 .net "EX_ALUSrc", 0 0, v0x7fd7dce30520_0;  1 drivers
v0x7fd7dce59aa0_0 .net "EX_MemRead", 0 0, v0x7fd7dce2c880_0;  1 drivers
v0x7fd7dce59b70_0 .net "EX_MemWrite", 0 0, v0x7fd7dce47f30_0;  1 drivers
v0x7fd7dce59c40_0 .net "EX_MemtoReg", 0 0, v0x7fd7dce45400_0;  1 drivers
v0x7fd7dce59d10_0 .net "EX_Rd", 4 0, v0x7fd7dce40bb0_0;  1 drivers
v0x7fd7dce59da0_0 .net "EX_Rdata1", 31 0, v0x7fd7dce264a0_0;  1 drivers
v0x7fd7dce59e70_0 .net "EX_Rdata2", 31 0, v0x7fd7dce25dd0_0;  1 drivers
v0x7fd7dce59f40_0 .net "EX_RegWrite", 0 0, v0x7fd7dce25aa0_0;  1 drivers
v0x7fd7dce5a010_0 .net "EX_Rs1", 4 0, v0x7fd7dce25770_0;  1 drivers
v0x7fd7dce5a1e0_0 .net "EX_Rs2", 4 0, v0x7fd7dce25440_0;  1 drivers
v0x7fd7dce5a270_0 .net "ForwardA", 1 0, L_0x7fd7dce61740;  1 drivers
v0x7fd7dce5a300_0 .net "ForwardB", 1 0, L_0x7fd7dce62080;  1 drivers
v0x7fd7dce5a3d0_0 .net "ID_PC", 31 0, v0x7fd7dce53a50_0;  1 drivers
v0x7fd7dce5a4a0_0 .net "Instruction", 31 0, v0x7fd7dce49490_0;  1 drivers
RS_0x1029f6df8 .resolv tri, L_0x7fd7dce5d280, L_0x7fd7dce5d3b0;
v0x7fd7dce5a570_0 .net8 "MEM_ALU_RES_2_MUXA", 31 0, RS_0x1029f6df8;  2 drivers
o0x1029f7038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd7dce5a600_0 .net "MEM_ALU_RES_2_MUXB", 31 0, o0x1029f7038;  0 drivers
v0x7fd7dce5a690_0 .net "MEM_ALU_RES_AS_ADDRESS", 31 0, v0x7fd7dcc18eb0_0;  1 drivers
v0x7fd7dce5a760_0 .net "MEM_ALU_RES_AS_OUT", 31 0, L_0x7fd7dce5d1d0;  1 drivers
v0x7fd7dce5a7f0_0 .net "MEM_MemRead", 0 0, v0x7fd7dcc190a0_0;  1 drivers
v0x7fd7dce5a880_0 .net "MEM_MemWrite", 0 0, v0x7fd7dcc19200_0;  1 drivers
v0x7fd7dce5a950_0 .net "MEM_MemtoReg", 0 0, v0x7fd7dcc19340_0;  1 drivers
v0x7fd7dce5aa20_0 .net "MEM_RegWrite", 0 0, v0x7fd7dcc196f0_0;  1 drivers
v0x7fd7dce5aaf0_0 .net "MEM_RegWrite_2_FORWARD", 0 0, L_0x7fd7dce5d540;  1 drivers
v0x7fd7dce5ab80_0 .net "MEM_WrData", 31 0, v0x7fd7dcc18f40_0;  1 drivers
v0x7fd7dce5ac50_0 .net "MEM_rd", 4 0, v0x7fd7dcc194f0_0;  1 drivers
v0x7fd7dce5a0e0_0 .net "MEM_rd_2_FORWARD", 4 0, L_0x7fd7dce5d490;  1 drivers
v0x7fd7dce5aee0_0 .net "MUXB_out", 31 0, L_0x7fd7dce62a20;  1 drivers
v0x7fd7dce5afb0_0 .net "PCWrite", 0 0, L_0x7fd7dce5ecb0;  1 drivers
v0x7fd7dce5b080_0 .net "WB_MUX_rs1", 31 0, v0x7fd7dce54b90_0;  1 drivers
v0x7fd7dce5b150_0 .net "WB_MUX_rs2", 31 0, v0x7fd7dce54cb0_0;  1 drivers
v0x7fd7dce5b220_0 .net "WB_MemtoReg", 0 0, v0x7fd7dce54dd0_0;  1 drivers
v0x7fd7dce5b2f0_0 .net "WB_RegWrite", 0 0, v0x7fd7dce55010_0;  1 drivers
v0x7fd7dce5b3c0_0 .net "WB_RegWrite_2_FORWARD", 0 0, L_0x7fd7dce5d5f0;  1 drivers
v0x7fd7dce5b450_0 .net "WB_rd_out", 4 0, v0x7fd7dce54ef0_0;  1 drivers
v0x7fd7dce5b520_0 .net "WB_rd_out_2_FORWARD", 4 0, L_0x7fd7dce5d420;  1 drivers
v0x7fd7dce5b5b0_0 .net "WB_result", 31 0, v0x7fd7dce59130_0;  1 drivers
v0x7fd7dce5b680_0 .net "WB_result_2_MUXA", 31 0, L_0x7fd7dce5d6e0;  1 drivers
v0x7fd7dce5b710_0 .net "WB_result_2_MUXB", 31 0, L_0x7fd7dce5d790;  1 drivers
v0x7fd7dce5b7a0_0 .net "Ze", 0 0, v0x7fd7dcc16170_0;  1 drivers
v0x7fd7dce5b830_0 .net *"_ivl_2", 30 0, L_0x7fd7dce5cfd0;  1 drivers
v0x7fd7dce5b8c0_0 .net *"_ivl_39", 6 0, L_0x7fd7dce606d0;  1 drivers
L_0x102a25008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce5b950_0 .net *"_ivl_4", 0 0, L_0x102a25008;  1 drivers
v0x7fd7dce5b9e0_0 .net *"_ivl_41", 2 0, L_0x7fd7dce60870;  1 drivers
v0x7fd7dce5ba70_0 .net "branch_pc_out", 31 0, L_0x7fd7dce5da80;  1 drivers
v0x7fd7dce5bb40_0 .net "branch_shift_immediates", 31 0, L_0x7fd7dce5d070;  1 drivers
v0x7fd7dce5bbd0_0 .net "clk_i", 0 0, v0x7fd7dce5ca50_0;  1 drivers
v0x7fd7dce5bc60_0 .net "control_2_idex_ALUOp", 1 0, v0x7fd7dcc17790_0;  1 drivers
v0x7fd7dce5bd30_0 .net "control_2_idex_ALUSrc", 0 0, v0x7fd7dcc17850_0;  1 drivers
v0x7fd7dce5be00_0 .net "control_2_idex_MemRead", 0 0, v0x7fd7dcc17980_0;  1 drivers
v0x7fd7dce5bed0_0 .net "control_2_idex_MemWrite", 0 0, v0x7fd7dcc17a20_0;  1 drivers
v0x7fd7dce5bfa0_0 .net "control_2_idex_MemtoReg", 0 0, v0x7fd7dcc17b00_0;  1 drivers
v0x7fd7dce5c070_0 .net "control_2_idex_RegWrite", 0 0, v0x7fd7dcc17c40_0;  1 drivers
v0x7fd7dce5c140_0 .net "extend_res", 31 0, v0x7fd7dce58c90_0;  1 drivers
v0x7fd7dce5c210_0 .net "immediates", 31 0, v0x7fd7dce2e6d0_0;  1 drivers
v0x7fd7dce5c2e0_0 .net "instruction", 31 0, L_0x7fd7dce5f9d0;  1 drivers
v0x7fd7dce5c3b0_0 .net "isBranch", 0 0, v0x7fd7dcc178f0_0;  1 drivers
v0x7fd7dce5c480_0 .net "isStall", 0 0, L_0x7fd7dce5e6c0;  1 drivers
v0x7fd7dce5ad20_0 .net "isZero", 0 0, L_0x7fd7dce5dcc0;  1 drivers
v0x7fd7dce5adf0_0 .net "noOp", 0 0, L_0x7fd7dce5f440;  1 drivers
v0x7fd7dce5c510_0 .net "pc4_adder_out", 31 0, L_0x7fd7dce5d980;  1 drivers
v0x7fd7dce5c5e0_0 .net "pc_in", 31 0, v0x7fd7dce56ff0_0;  1 drivers
v0x7fd7dce5c670_0 .net "pc_mux_select", 0 0, L_0x7fd7dce5e030;  1 drivers
v0x7fd7dce5c700_0 .net "pc_out", 31 0, v0x7fd7dce56960_0;  1 drivers
v0x7fd7dce5c810_0 .net "rd1", 31 0, L_0x7fd7dce5ff30;  1 drivers
v0x7fd7dce5c8a0_0 .net "rd2", 31 0, L_0x7fd7dce60430;  1 drivers
v0x7fd7dce5c930_0 .net "rst_i", 0 0, v0x7fd7dce5cbe0_0;  1 drivers
v0x7fd7dce5c9c0_0 .net "start_i", 0 0, v0x7fd7dce5cc70_0;  1 drivers
L_0x7fd7dce5cfd0 .part v0x7fd7dce58c90_0, 0, 31;
L_0x7fd7dce5d070 .concat [ 1 31 0 0], L_0x102a25008, L_0x7fd7dce5cfd0;
L_0x7fd7dce5f530 .part v0x7fd7dce49490_0, 15, 5;
L_0x7fd7dce5f650 .part v0x7fd7dce49490_0, 20, 5;
L_0x7fd7dce5fa80 .part v0x7fd7dce49490_0, 0, 7;
L_0x7fd7dce60550 .part v0x7fd7dce49490_0, 15, 5;
L_0x7fd7dce605f0 .part v0x7fd7dce49490_0, 20, 5;
L_0x7fd7dce606d0 .part v0x7fd7dce49490_0, 25, 7;
L_0x7fd7dce60870 .part v0x7fd7dce49490_0, 12, 3;
L_0x7fd7dce60910 .concat [ 3 7 0 0], L_0x7fd7dce60870, L_0x7fd7dce606d0;
L_0x7fd7dce609f0 .part v0x7fd7dce49490_0, 15, 5;
L_0x7fd7dce60a90 .part v0x7fd7dce49490_0, 20, 5;
L_0x7fd7dce60b30 .part v0x7fd7dce49490_0, 7, 5;
S_0x7fd7dcc05e00 .scope module, "ALU" "ALU" 3 362, 4 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x7fd7dcc060c0_0 .net "ALUCtrl_i", 3 0, v0x7fd7dcc16890_0;  alias, 1 drivers
v0x7fd7dcc16170_0 .var "Zero_o", 0 0;
v0x7fd7dcc16210_0 .net/s "data1_i", 31 0, L_0x7fd7dce62620;  alias, 1 drivers
v0x7fd7dcc162d0_0 .net/s "data2_i", 31 0, v0x7fd7dce56360_0;  alias, 1 drivers
v0x7fd7dcc16380_0 .var/s "data_o", 31 0;
v0x7fd7dcc16470_0 .var "shift_left_num", 4 0;
v0x7fd7dcc16520_0 .var "shift_right_num", 4 0;
E_0x7fd7dcc06070 .event edge, v0x7fd7dcc060c0_0, v0x7fd7dcc162d0_0, v0x7fd7dcc16210_0;
S_0x7fd7dcc16650 .scope module, "ALU_Control" "ALU_Control" 3 255, 5 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0x7fd7dcc16890_0 .var "ALUCtrl_o", 3 0;
v0x7fd7dcc16950_0 .net "ALUOp_i", 1 0, v0x7fd7dce2a960_0;  alias, 1 drivers
v0x7fd7dcc169f0_0 .net "funct_i", 9 0, v0x7fd7dce251a0_0;  alias, 1 drivers
E_0x7fd7dcc16860 .event edge, v0x7fd7dcc16950_0, v0x7fd7dcc169f0_0;
S_0x7fd7dcc16b00 .scope module, "Add4_2PC" "Adder" 3 133, 6 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fd7dcc16d30_0 .net "data1_in", 31 0, v0x7fd7dce56960_0;  alias, 1 drivers
L_0x102a25050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fd7dcc16de0_0 .net "data2_in", 31 0, L_0x102a25050;  1 drivers
v0x7fd7dcc16e90_0 .net "data_o", 31 0, L_0x7fd7dce5d980;  alias, 1 drivers
L_0x7fd7dce5d980 .arith/sum 32, v0x7fd7dce56960_0, L_0x102a25050;
S_0x7fd7dcc16fa0 .scope module, "Add_PC_Branch" "Adder" 3 139, 6 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fd7dcc171b0_0 .net "data1_in", 31 0, v0x7fd7dce53a50_0;  alias, 1 drivers
v0x7fd7dcc17270_0 .net "data2_in", 31 0, L_0x7fd7dce5d070;  alias, 1 drivers
v0x7fd7dcc17320_0 .net "data_o", 31 0, L_0x7fd7dce5da80;  alias, 1 drivers
L_0x7fd7dce5da80 .arith/sum 32, v0x7fd7dce53a50_0, L_0x7fd7dce5d070;
S_0x7fd7dcc17430 .scope module, "Control" "Control" 3 199, 7 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "NoOp_i";
    .port_info 1 /INPUT 7 "op_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7fd7dcc17790_0 .var "ALUOp_o", 1 0;
v0x7fd7dcc17850_0 .var "ALUSrc_o", 0 0;
v0x7fd7dcc178f0_0 .var "Branch_o", 0 0;
v0x7fd7dcc17980_0 .var "MemRead_o", 0 0;
v0x7fd7dcc17a20_0 .var "MemWrite_o", 0 0;
v0x7fd7dcc17b00_0 .var "MemtoReg_o", 0 0;
v0x7fd7dcc17ba0_0 .net "NoOp_i", 0 0, L_0x7fd7dce5f440;  alias, 1 drivers
v0x7fd7dcc17c40_0 .var "RegWrite_o", 0 0;
v0x7fd7dcc17ce0_0 .net "op_i", 6 0, L_0x7fd7dce5fa80;  1 drivers
E_0x7fd7dcc17760 .event edge, v0x7fd7dcc17ba0_0, v0x7fd7dcc17ce0_0;
S_0x7fd7dcc17ed0 .scope module, "Data_Memory" "Data_Memory" 3 289, 8 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7fd7dcc18110_0 .net "MemRead_i", 0 0, v0x7fd7dcc190a0_0;  alias, 1 drivers
v0x7fd7dcc181c0_0 .net "MemWrite_i", 0 0, v0x7fd7dcc19200_0;  alias, 1 drivers
v0x7fd7dcc18260_0 .net *"_ivl_0", 31 0, L_0x7fd7dce60c40;  1 drivers
v0x7fd7dcc18320_0 .net *"_ivl_2", 31 0, L_0x7fd7dce60dc0;  1 drivers
v0x7fd7dcc183d0_0 .net *"_ivl_4", 29 0, L_0x7fd7dce60ce0;  1 drivers
L_0x102a255a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd7dcc184c0_0 .net *"_ivl_6", 1 0, L_0x102a255a8;  1 drivers
L_0x102a255f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd7dcc18570_0 .net/2u *"_ivl_8", 31 0, L_0x102a255f0;  1 drivers
v0x7fd7dcc18620_0 .net "addr_i", 31 0, v0x7fd7dcc18eb0_0;  alias, 1 drivers
v0x7fd7dcc186d0_0 .net "clk_i", 0 0, v0x7fd7dce5ca50_0;  alias, 1 drivers
v0x7fd7dcc187e0_0 .net "data_i", 31 0, v0x7fd7dcc18f40_0;  alias, 1 drivers
v0x7fd7dcc18880_0 .net "data_o", 31 0, L_0x7fd7dce60f00;  alias, 1 drivers
v0x7fd7dcc18930 .array "memory", 1023 0, 31 0;
E_0x7fd7dcc180d0 .event posedge, v0x7fd7dcc186d0_0;
L_0x7fd7dce60c40 .array/port v0x7fd7dcc18930, L_0x7fd7dce60dc0;
L_0x7fd7dce60ce0 .part v0x7fd7dcc18eb0_0, 2, 30;
L_0x7fd7dce60dc0 .concat [ 30 2 0 0], L_0x7fd7dce60ce0, L_0x102a255a8;
L_0x7fd7dce60f00 .functor MUXZ 32, L_0x102a255f0, L_0x7fd7dce60c40, v0x7fd7dcc190a0_0, C4<>;
S_0x7fd7dcc18a60 .scope module, "EXMEM" "EXMEM" 3 270, 9 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 5 "Rd_i";
    .port_info 6 /INPUT 32 "ALUResult_i";
    .port_info 7 /INPUT 32 "Reg2_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
    .port_info 12 /OUTPUT 5 "Rd_o";
    .port_info 13 /OUTPUT 32 "ALUResult_o";
    .port_info 14 /OUTPUT 32 "DATAWr_o";
    .port_info 15 /NODIR 0 "";
v0x7fd7dcc18e20_0 .net "ALUResult_i", 31 0, v0x7fd7dcc16380_0;  alias, 1 drivers
v0x7fd7dcc18eb0_0 .var "ALUResult_o", 31 0;
v0x7fd7dcc18f40_0 .var "DATAWr_o", 31 0;
v0x7fd7dcc19010_0 .net "MemRead_i", 0 0, v0x7fd7dce2c880_0;  alias, 1 drivers
v0x7fd7dcc190a0_0 .var "MemRead_o", 0 0;
v0x7fd7dcc19170_0 .net "MemWrite_i", 0 0, v0x7fd7dce47f30_0;  alias, 1 drivers
v0x7fd7dcc19200_0 .var "MemWrite_o", 0 0;
v0x7fd7dcc192b0_0 .net "MemtoReg_i", 0 0, v0x7fd7dce45400_0;  alias, 1 drivers
v0x7fd7dcc19340_0 .var "MemtoReg_o", 0 0;
v0x7fd7dcc19450_0 .net "Rd_i", 4 0, v0x7fd7dce40bb0_0;  alias, 1 drivers
v0x7fd7dcc194f0_0 .var "Rd_o", 4 0;
v0x7fd7dcc195a0_0 .net "Reg2_i", 31 0, L_0x7fd7dce5d910;  alias, 1 drivers
v0x7fd7dcc19650_0 .net "RegWrite_i", 0 0, v0x7fd7dce25aa0_0;  alias, 1 drivers
v0x7fd7dcc196f0_0 .var "RegWrite_o", 0 0;
v0x7fd7dcc19790_0 .net "clk_i", 0 0, v0x7fd7dce5ca50_0;  alias, 1 drivers
S_0x7fd7dcc19960 .scope module, "FORWARD_UNIT" "FORWARD" 3 324, 10 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1_i";
    .port_info 1 /INPUT 5 "Rs2_i";
    .port_info 2 /INPUT 5 "MEMRd_i";
    .port_info 3 /INPUT 1 "MEMRegWrite_i";
    .port_info 4 /INPUT 5 "WBRd_i";
    .port_info 5 /INPUT 1 "WBRegWrite_i";
    .port_info 6 /OUTPUT 2 "Forward1_o";
    .port_info 7 /OUTPUT 2 "Forward2_o";
L_0x102a25638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd7dce610c0 .functor XNOR 1, L_0x7fd7dce5d540, L_0x102a25638, C4<0>, C4<0>;
L_0x7fd7dce61170 .functor AND 1, L_0x7fd7dce61020, L_0x7fd7dce610c0, C4<1>, C4<1>;
L_0x102a256c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd7dce613c0 .functor XNOR 1, L_0x7fd7dce5d5f0, L_0x102a256c8, C4<0>, C4<0>;
L_0x7fd7dce61470 .functor AND 1, L_0x7fd7dce61280, L_0x7fd7dce613c0, C4<1>, C4<1>;
L_0x102a257a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd7dce619c0 .functor XNOR 1, L_0x7fd7dce5d540, L_0x102a257a0, C4<0>, C4<0>;
L_0x7fd7dce61ab0 .functor AND 1, L_0x7fd7dce618a0, L_0x7fd7dce619c0, C4<1>, C4<1>;
L_0x102a25830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd7dce61d40 .functor XNOR 1, L_0x7fd7dce5d5f0, L_0x102a25830, C4<0>, C4<0>;
L_0x7fd7dce61e30 .functor AND 1, L_0x7fd7dce61ba0, L_0x7fd7dce61d40, C4<1>, C4<1>;
v0x7fd7dcc19c20_0 .net "Forward1_o", 1 0, L_0x7fd7dce61740;  alias, 1 drivers
v0x7fd7dcc19ce0_0 .net "Forward2_o", 1 0, L_0x7fd7dce62080;  alias, 1 drivers
v0x7fd7dcc19d80_0 .net "MEMRd_i", 4 0, L_0x7fd7dce5d490;  alias, 1 drivers
v0x7fd7dcc19e10_0 .net "MEMRegWrite_i", 0 0, L_0x7fd7dce5d540;  alias, 1 drivers
v0x7fd7dcc19ea0_0 .net "Rs1_i", 4 0, v0x7fd7dce25770_0;  alias, 1 drivers
v0x7fd7dcc19f70_0 .net "Rs2_i", 4 0, v0x7fd7dce25440_0;  alias, 1 drivers
v0x7fd7dcc1a010_0 .net "WBRd_i", 4 0, L_0x7fd7dce5d420;  alias, 1 drivers
v0x7fd7dcc1a0c0_0 .net "WBRegWrite_i", 0 0, L_0x7fd7dce5d5f0;  alias, 1 drivers
v0x7fd7dcc1a160_0 .net *"_ivl_0", 0 0, L_0x7fd7dce61020;  1 drivers
v0x7fd7dcc1a270_0 .net *"_ivl_10", 0 0, L_0x7fd7dce61280;  1 drivers
v0x7fd7dcc1a300_0 .net/2u *"_ivl_12", 0 0, L_0x102a256c8;  1 drivers
v0x7fd7dcc1a3b0_0 .net *"_ivl_14", 0 0, L_0x7fd7dce613c0;  1 drivers
v0x7fd7dcc1a450_0 .net *"_ivl_17", 0 0, L_0x7fd7dce61470;  1 drivers
L_0x102a25710 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd7dcc1a4f0_0 .net/2u *"_ivl_18", 1 0, L_0x102a25710;  1 drivers
v0x7fd7dcc1a5a0_0 .net/2u *"_ivl_2", 0 0, L_0x102a25638;  1 drivers
L_0x102a25758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd7dcc1a650_0 .net/2u *"_ivl_20", 1 0, L_0x102a25758;  1 drivers
v0x7fd7dcc1a700_0 .net *"_ivl_22", 1 0, L_0x7fd7dce615a0;  1 drivers
v0x7fd7dcc1a890_0 .net *"_ivl_26", 0 0, L_0x7fd7dce618a0;  1 drivers
v0x7fd7dcc1a920_0 .net/2u *"_ivl_28", 0 0, L_0x102a257a0;  1 drivers
v0x7fd7dcc1a9c0_0 .net *"_ivl_30", 0 0, L_0x7fd7dce619c0;  1 drivers
v0x7fd7dcc1aa60_0 .net *"_ivl_33", 0 0, L_0x7fd7dce61ab0;  1 drivers
L_0x102a257e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fd7dcc1ab00_0 .net/2u *"_ivl_34", 1 0, L_0x102a257e8;  1 drivers
v0x7fd7dcc1abb0_0 .net *"_ivl_36", 0 0, L_0x7fd7dce61ba0;  1 drivers
v0x7fd7dcc1ac50_0 .net/2u *"_ivl_38", 0 0, L_0x102a25830;  1 drivers
v0x7fd7dcc1ad00_0 .net *"_ivl_4", 0 0, L_0x7fd7dce610c0;  1 drivers
v0x7fd7dcc1ada0_0 .net *"_ivl_40", 0 0, L_0x7fd7dce61d40;  1 drivers
v0x7fd7dcc1ae40_0 .net *"_ivl_43", 0 0, L_0x7fd7dce61e30;  1 drivers
L_0x102a25878 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd7dcc1aee0_0 .net/2u *"_ivl_44", 1 0, L_0x102a25878;  1 drivers
L_0x102a258c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd7dcc1af90_0 .net/2u *"_ivl_46", 1 0, L_0x102a258c0;  1 drivers
v0x7fd7dce309d0_0 .net *"_ivl_48", 1 0, L_0x7fd7dce61f20;  1 drivers
v0x7fd7dce38e20_0 .net *"_ivl_7", 0 0, L_0x7fd7dce61170;  1 drivers
L_0x102a25680 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce420b0_0 .net/2u *"_ivl_8", 1 0, L_0x102a25680;  1 drivers
L_0x7fd7dce61020 .cmp/eq 5, v0x7fd7dce25770_0, L_0x7fd7dce5d490;
L_0x7fd7dce61280 .cmp/eq 5, v0x7fd7dce25770_0, L_0x7fd7dce5d420;
L_0x7fd7dce615a0 .functor MUXZ 2, L_0x102a25758, L_0x102a25710, L_0x7fd7dce61470, C4<>;
L_0x7fd7dce61740 .functor MUXZ 2, L_0x7fd7dce615a0, L_0x102a25680, L_0x7fd7dce61170, C4<>;
L_0x7fd7dce618a0 .cmp/eq 5, v0x7fd7dce25440_0, L_0x7fd7dce5d490;
L_0x7fd7dce61ba0 .cmp/eq 5, v0x7fd7dce25440_0, L_0x7fd7dce5d420;
L_0x7fd7dce61f20 .functor MUXZ 2, L_0x102a258c0, L_0x102a25878, L_0x7fd7dce61e30, C4<>;
L_0x7fd7dce62080 .functor MUXZ 2, L_0x7fd7dce61f20, L_0x102a257e8, L_0x7fd7dce61ab0, C4<>;
S_0x7fd7dce22f20 .scope module, "HAZRD_DETECT_UNIT" "HAZARD" 3 169, 11 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1_i";
    .port_info 1 /INPUT 5 "Rs2_i";
    .port_info 2 /INPUT 5 "EXRd_i";
    .port_info 3 /INPUT 1 "EX_MEMRead_i";
    .port_info 4 /OUTPUT 1 "Stall_o";
    .port_info 5 /OUTPUT 1 "PCWrite_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
L_0x7fd7dce5e390 .functor OR 1, L_0x7fd7dce5e1d0, L_0x7fd7dce5e2f0, C4<0>, C4<0>;
L_0x102a25248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd7dce5e4c0 .functor XNOR 1, v0x7fd7dcc190a0_0, L_0x102a25248, C4<0>, C4<0>;
L_0x7fd7dce5e5d0 .functor AND 1, L_0x7fd7dce5e390, L_0x7fd7dce5e4c0, C4<1>, C4<1>;
L_0x7fd7dce5e9f0 .functor OR 1, L_0x7fd7dce5e840, L_0x7fd7dce5e8e0, C4<0>, C4<0>;
L_0x102a25320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd7dce5eae0 .functor XNOR 1, v0x7fd7dcc190a0_0, L_0x102a25320, C4<0>, C4<0>;
L_0x7fd7dce5ebc0 .functor AND 1, L_0x7fd7dce5e9f0, L_0x7fd7dce5eae0, C4<1>, C4<1>;
L_0x7fd7dce5e270 .functor OR 1, L_0x7fd7dce5ee10, L_0x7fd7dce5eff0, C4<0>, C4<0>;
L_0x102a253f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd7dce5f150 .functor XNOR 1, v0x7fd7dcc190a0_0, L_0x102a253f8, C4<0>, C4<0>;
L_0x7fd7dce5f200 .functor AND 1, L_0x7fd7dce5e270, L_0x7fd7dce5f150, C4<1>, C4<1>;
v0x7fd7dce3aee0_0 .net "EXRd_i", 4 0, v0x7fd7dce40bb0_0;  alias, 1 drivers
v0x7fd7dce3f500_0 .net "EX_MEMRead_i", 0 0, v0x7fd7dcc190a0_0;  alias, 1 drivers
v0x7fd7dce3bff0_0 .net "NoOp_o", 0 0, L_0x7fd7dce5f440;  alias, 1 drivers
v0x7fd7dce3c0e0_0 .net "PCWrite_o", 0 0, L_0x7fd7dce5ecb0;  alias, 1 drivers
v0x7fd7dce3be50_0 .net "Rs1_i", 4 0, L_0x7fd7dce5f530;  1 drivers
v0x7fd7dce39550_0 .net "Rs2_i", 4 0, L_0x7fd7dce5f650;  1 drivers
v0x7fd7dce39240_0 .net "Stall_o", 0 0, L_0x7fd7dce5e6c0;  alias, 1 drivers
v0x7fd7dce35d80_0 .net *"_ivl_0", 0 0, L_0x7fd7dce5e1d0;  1 drivers
v0x7fd7dce30e00_0 .net *"_ivl_11", 0 0, L_0x7fd7dce5e5d0;  1 drivers
L_0x102a25290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce30b30_0 .net/2u *"_ivl_12", 0 0, L_0x102a25290;  1 drivers
L_0x102a252d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce23fa0_0 .net/2u *"_ivl_14", 0 0, L_0x102a252d8;  1 drivers
v0x7fd7dce0d260_0 .net *"_ivl_18", 0 0, L_0x7fd7dce5e840;  1 drivers
v0x7fd7dce27990_0 .net *"_ivl_2", 0 0, L_0x7fd7dce5e2f0;  1 drivers
v0x7fd7dce27680_0 .net *"_ivl_20", 0 0, L_0x7fd7dce5e8e0;  1 drivers
v0x7fd7dce27710_0 .net *"_ivl_23", 0 0, L_0x7fd7dce5e9f0;  1 drivers
v0x7fd7dce31cd0_0 .net/2u *"_ivl_24", 0 0, L_0x102a25320;  1 drivers
v0x7fd7dce31d60_0 .net *"_ivl_26", 0 0, L_0x7fd7dce5eae0;  1 drivers
v0x7fd7dce1ef30_0 .net *"_ivl_29", 0 0, L_0x7fd7dce5ebc0;  1 drivers
L_0x102a25368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce1efc0_0 .net/2u *"_ivl_30", 0 0, L_0x102a25368;  1 drivers
L_0x102a253b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce27120_0 .net/2u *"_ivl_32", 0 0, L_0x102a253b0;  1 drivers
v0x7fd7dce271b0_0 .net *"_ivl_36", 0 0, L_0x7fd7dce5ee10;  1 drivers
v0x7fd7dce3bac0_0 .net *"_ivl_38", 0 0, L_0x7fd7dce5eff0;  1 drivers
v0x7fd7dce3bb50_0 .net *"_ivl_41", 0 0, L_0x7fd7dce5e270;  1 drivers
v0x7fd7dce385d0_0 .net/2u *"_ivl_42", 0 0, L_0x102a253f8;  1 drivers
v0x7fd7dce38660_0 .net *"_ivl_44", 0 0, L_0x7fd7dce5f150;  1 drivers
v0x7fd7dce37140_0 .net *"_ivl_47", 0 0, L_0x7fd7dce5f200;  1 drivers
L_0x102a25440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce371d0_0 .net/2u *"_ivl_48", 0 0, L_0x102a25440;  1 drivers
v0x7fd7dce28ee0_0 .net *"_ivl_5", 0 0, L_0x7fd7dce5e390;  1 drivers
L_0x102a25488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce28f70_0 .net/2u *"_ivl_50", 0 0, L_0x102a25488;  1 drivers
v0x7fd7dce4aab0_0 .net/2u *"_ivl_6", 0 0, L_0x102a25248;  1 drivers
v0x7fd7dce4ab40_0 .net *"_ivl_8", 0 0, L_0x7fd7dce5e4c0;  1 drivers
L_0x7fd7dce5e1d0 .cmp/eq 5, L_0x7fd7dce5f530, v0x7fd7dce40bb0_0;
L_0x7fd7dce5e2f0 .cmp/eq 5, L_0x7fd7dce5f650, v0x7fd7dce40bb0_0;
L_0x7fd7dce5e6c0 .functor MUXZ 1, L_0x102a252d8, L_0x102a25290, L_0x7fd7dce5e5d0, C4<>;
L_0x7fd7dce5e840 .cmp/eq 5, L_0x7fd7dce5f530, v0x7fd7dce40bb0_0;
L_0x7fd7dce5e8e0 .cmp/eq 5, L_0x7fd7dce5f650, v0x7fd7dce40bb0_0;
L_0x7fd7dce5ecb0 .functor MUXZ 1, L_0x102a253b0, L_0x102a25368, L_0x7fd7dce5ebc0, C4<>;
L_0x7fd7dce5ee10 .cmp/eq 5, L_0x7fd7dce5f530, v0x7fd7dce40bb0_0;
L_0x7fd7dce5eff0 .cmp/eq 5, L_0x7fd7dce5f650, v0x7fd7dce40bb0_0;
L_0x7fd7dce5f440 .functor MUXZ 1, L_0x102a25488, L_0x102a25440, L_0x7fd7dce5f200, C4<>;
S_0x7fd7dce24af0 .scope module, "IDEX" "IDEX" 3 223, 12 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 2 "ALUOp_i";
    .port_info 6 /INPUT 1 "ALUSrc_i";
    .port_info 7 /INPUT 32 "Reg1_i";
    .port_info 8 /INPUT 32 "Reg2_i";
    .port_info 9 /INPUT 32 "Imm_i";
    .port_info 10 /INPUT 10 "funct_i";
    .port_info 11 /INPUT 5 "Rs1_i";
    .port_info 12 /INPUT 5 "Rs2_i";
    .port_info 13 /INPUT 5 "Rd_i";
    .port_info 14 /OUTPUT 1 "RegWrite_o";
    .port_info 15 /OUTPUT 1 "MemtoReg_o";
    .port_info 16 /OUTPUT 1 "MemRead_o";
    .port_info 17 /OUTPUT 1 "MemWrite_o";
    .port_info 18 /OUTPUT 2 "ALUOp_o";
    .port_info 19 /OUTPUT 1 "ALUSrc_o";
    .port_info 20 /OUTPUT 32 "Reg1_o";
    .port_info 21 /OUTPUT 32 "Reg2_o";
    .port_info 22 /OUTPUT 32 "Imm_o";
    .port_info 23 /OUTPUT 10 "funct_o";
    .port_info 24 /OUTPUT 5 "Rs1_o";
    .port_info 25 /OUTPUT 5 "Rs2_o";
    .port_info 26 /OUTPUT 5 "Rd_o";
v0x7fd7dce2a8d0_0 .net "ALUOp_i", 1 0, v0x7fd7dcc17790_0;  alias, 1 drivers
v0x7fd7dce2a960_0 .var "ALUOp_o", 1 0;
v0x7fd7dce30490_0 .net "ALUSrc_i", 0 0, v0x7fd7dcc17850_0;  alias, 1 drivers
v0x7fd7dce30520_0 .var "ALUSrc_o", 0 0;
v0x7fd7dce2e640_0 .net "Imm_i", 31 0, v0x7fd7dce58c90_0;  alias, 1 drivers
v0x7fd7dce2e6d0_0 .var "Imm_o", 31 0;
v0x7fd7dce2c7f0_0 .net "MemRead_i", 0 0, v0x7fd7dcc17980_0;  alias, 1 drivers
v0x7fd7dce2c880_0 .var "MemRead_o", 0 0;
v0x7fd7dce47ea0_0 .net "MemWrite_i", 0 0, v0x7fd7dcc17a20_0;  alias, 1 drivers
v0x7fd7dce47f30_0 .var "MemWrite_o", 0 0;
v0x7fd7dce45370_0 .net "MemtoReg_i", 0 0, v0x7fd7dcc17b00_0;  alias, 1 drivers
v0x7fd7dce45400_0 .var "MemtoReg_o", 0 0;
v0x7fd7dce40b20_0 .net "Rd_i", 4 0, L_0x7fd7dce60b30;  1 drivers
v0x7fd7dce40bb0_0 .var "Rd_o", 4 0;
v0x7fd7dce26410_0 .net "Reg1_i", 31 0, L_0x7fd7dce5ff30;  alias, 1 drivers
v0x7fd7dce264a0_0 .var "Reg1_o", 31 0;
v0x7fd7dce260e0_0 .net "Reg2_i", 31 0, L_0x7fd7dce60430;  alias, 1 drivers
v0x7fd7dce25dd0_0 .var "Reg2_o", 31 0;
v0x7fd7dce25e60_0 .net "RegWrite_i", 0 0, v0x7fd7dcc17c40_0;  alias, 1 drivers
v0x7fd7dce25aa0_0 .var "RegWrite_o", 0 0;
v0x7fd7dce25b30_0 .net "Rs1_i", 4 0, L_0x7fd7dce609f0;  1 drivers
v0x7fd7dce25770_0 .var "Rs1_o", 4 0;
v0x7fd7dce25800_0 .net "Rs2_i", 4 0, L_0x7fd7dce60a90;  1 drivers
v0x7fd7dce25440_0 .var "Rs2_o", 4 0;
v0x7fd7dce254d0_0 .net "clk_i", 0 0, v0x7fd7dce5ca50_0;  alias, 1 drivers
v0x7fd7dce25110_0 .net "funct_i", 9 0, L_0x7fd7dce60910;  1 drivers
v0x7fd7dce251a0_0 .var "funct_o", 9 0;
S_0x7fd7dce537c0 .scope module, "IFID" "IFID" 3 188, 13 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "PC_i";
    .port_info 2 /INPUT 1 "Stall_i";
    .port_info 3 /INPUT 1 "Flush_i";
    .port_info 4 /INPUT 32 "Inst_i";
    .port_info 5 /OUTPUT 32 "PC_o";
    .port_info 6 /OUTPUT 32 "Inst_o";
v0x7fd7dce53930_0 .net "Flush_i", 0 0, L_0x7fd7dce5e030;  alias, 1 drivers
v0x7fd7dce539c0_0 .net "Inst_i", 31 0, L_0x7fd7dce5f9d0;  alias, 1 drivers
v0x7fd7dce49490_0 .var "Inst_o", 31 0;
v0x7fd7dce49520_0 .net "PC_i", 31 0, v0x7fd7dce56960_0;  alias, 1 drivers
v0x7fd7dce53a50_0 .var "PC_o", 31 0;
v0x7fd7dce53ae0_0 .net "Stall_i", 0 0, L_0x7fd7dce5e6c0;  alias, 1 drivers
v0x7fd7dce53b70_0 .net "clk_i", 0 0, v0x7fd7dce5ca50_0;  alias, 1 drivers
S_0x7fd7dce53c00 .scope module, "Instruction_Memory" "Instruction_Memory" 3 183, 14 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fd7dce5f9d0 .functor BUFZ 32, L_0x7fd7dce5f7f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd7dce53d70_0 .net *"_ivl_0", 31 0, L_0x7fd7dce5f7f0;  1 drivers
v0x7fd7dce53e00_0 .net *"_ivl_2", 31 0, L_0x7fd7dce5f930;  1 drivers
v0x7fd7dce53e90_0 .net *"_ivl_4", 29 0, L_0x7fd7dce5f890;  1 drivers
L_0x102a254d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce53f20_0 .net *"_ivl_6", 1 0, L_0x102a254d0;  1 drivers
v0x7fd7dce53fb0_0 .net "addr_i", 31 0, v0x7fd7dce56960_0;  alias, 1 drivers
v0x7fd7dce54040_0 .net "instr_o", 31 0, L_0x7fd7dce5f9d0;  alias, 1 drivers
v0x7fd7dce540d0 .array "memory", 255 0, 31 0;
L_0x7fd7dce5f7f0 .array/port v0x7fd7dce540d0, L_0x7fd7dce5f930;
L_0x7fd7dce5f890 .part v0x7fd7dce56960_0, 2, 30;
L_0x7fd7dce5f930 .concat [ 30 2 0 0], L_0x7fd7dce5f890, L_0x102a254d0;
S_0x7fd7dce54160 .scope module, "IsJunp" "AND" 3 161, 15 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_i";
    .port_info 1 /INPUT 1 "equal_i";
    .port_info 2 /OUTPUT 1 "branch_o";
L_0x102a25128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd7dce5dda0 .functor XNOR 1, v0x7fd7dcc178f0_0, L_0x102a25128, C4<0>, C4<0>;
L_0x102a25170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd7dce5de50 .functor XNOR 1, L_0x7fd7dce5dcc0, L_0x102a25170, C4<0>, C4<0>;
L_0x7fd7dce5df40 .functor AND 1, L_0x7fd7dce5dda0, L_0x7fd7dce5de50, C4<1>, C4<1>;
v0x7fd7dce542d0_0 .net/2u *"_ivl_0", 0 0, L_0x102a25128;  1 drivers
L_0x102a251b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce54360_0 .net/2u *"_ivl_10", 0 0, L_0x102a251b8;  1 drivers
L_0x102a25200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce543f0_0 .net/2u *"_ivl_12", 0 0, L_0x102a25200;  1 drivers
v0x7fd7dce54480_0 .net *"_ivl_2", 0 0, L_0x7fd7dce5dda0;  1 drivers
v0x7fd7dce54510_0 .net/2u *"_ivl_4", 0 0, L_0x102a25170;  1 drivers
v0x7fd7dce545a0_0 .net *"_ivl_6", 0 0, L_0x7fd7dce5de50;  1 drivers
v0x7fd7dce54630_0 .net *"_ivl_9", 0 0, L_0x7fd7dce5df40;  1 drivers
v0x7fd7dce546c0_0 .net "branch_i", 0 0, v0x7fd7dcc178f0_0;  alias, 1 drivers
v0x7fd7dce54750_0 .net "branch_o", 0 0, L_0x7fd7dce5e030;  alias, 1 drivers
v0x7fd7dce547e0_0 .net "equal_i", 0 0, L_0x7fd7dce5dcc0;  alias, 1 drivers
L_0x7fd7dce5e030 .functor MUXZ 1, L_0x102a25200, L_0x102a251b8, L_0x7fd7dce5df40, C4<>;
S_0x7fd7dce54870 .scope module, "MEMWB" "MEMWB" 3 300, 16 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALUResult_i";
    .port_info 4 /INPUT 5 "Rd_i";
    .port_info 5 /INPUT 32 "DATARd_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 32 "ALUResult_o";
    .port_info 9 /OUTPUT 5 "Rd_o";
    .port_info 10 /OUTPUT 32 "DATARd_o";
    .port_info 11 /NODIR 0 "";
v0x7fd7dce54b00_0 .net "ALUResult_i", 31 0, L_0x7fd7dce5d1d0;  alias, 1 drivers
v0x7fd7dce54b90_0 .var "ALUResult_o", 31 0;
v0x7fd7dce54c20_0 .net "DATARd_i", 31 0, L_0x7fd7dce60f00;  alias, 1 drivers
v0x7fd7dce54cb0_0 .var "DATARd_o", 31 0;
v0x7fd7dce54d40_0 .net "MemtoReg_i", 0 0, v0x7fd7dcc19340_0;  alias, 1 drivers
v0x7fd7dce54dd0_0 .var "MemtoReg_o", 0 0;
v0x7fd7dce54e60_0 .net "Rd_i", 4 0, v0x7fd7dcc194f0_0;  alias, 1 drivers
v0x7fd7dce54ef0_0 .var "Rd_o", 4 0;
v0x7fd7dce54f80_0 .net "RegWrite_i", 0 0, v0x7fd7dcc196f0_0;  alias, 1 drivers
v0x7fd7dce55010_0 .var "RegWrite_o", 0 0;
v0x7fd7dce550a0_0 .net "clk_i", 0 0, v0x7fd7dce5ca50_0;  alias, 1 drivers
S_0x7fd7dce55130 .scope module, "MUX32_4A" "MUX32_4" 3 337, 17 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "signal_i";
    .port_info 1 /INPUT 32 "ID_i";
    .port_info 2 /INPUT 32 "WB_i";
    .port_info 3 /INPUT 32 "MEM_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fd7dce552a0_0 .net "ID_i", 31 0, v0x7fd7dce264a0_0;  alias, 1 drivers
v0x7fd7dce55330_0 .net8 "MEM_i", 31 0, RS_0x1029f6df8;  alias, 2 drivers
v0x7fd7dce553c0_0 .net "WB_i", 31 0, L_0x7fd7dce5d6e0;  alias, 1 drivers
L_0x102a25908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce55450_0 .net/2u *"_ivl_0", 1 0, L_0x102a25908;  1 drivers
v0x7fd7dce554e0_0 .net *"_ivl_2", 0 0, L_0x7fd7dce5f340;  1 drivers
L_0x102a25950 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce55570_0 .net/2u *"_ivl_4", 1 0, L_0x102a25950;  1 drivers
v0x7fd7dce55600_0 .net *"_ivl_6", 0 0, L_0x7fd7dce62460;  1 drivers
v0x7fd7dce55690_0 .net *"_ivl_8", 31 0, L_0x7fd7dce62500;  1 drivers
v0x7fd7dce55720_0 .net "data_o", 31 0, L_0x7fd7dce62620;  alias, 1 drivers
v0x7fd7dce557b0_0 .net "signal_i", 1 0, L_0x7fd7dce61740;  alias, 1 drivers
L_0x7fd7dce5f340 .cmp/eq 2, L_0x7fd7dce61740, L_0x102a25908;
L_0x7fd7dce62460 .cmp/eq 2, L_0x7fd7dce61740, L_0x102a25950;
L_0x7fd7dce62500 .functor MUXZ 32, RS_0x1029f6df8, L_0x7fd7dce5d6e0, L_0x7fd7dce62460, C4<>;
L_0x7fd7dce62620 .functor MUXZ 32, L_0x7fd7dce62500, v0x7fd7dce264a0_0, L_0x7fd7dce5f340, C4<>;
S_0x7fd7dce55840 .scope module, "MUX32_4B" "MUX32_4" 3 347, 17 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "signal_i";
    .port_info 1 /INPUT 32 "ID_i";
    .port_info 2 /INPUT 32 "WB_i";
    .port_info 3 /INPUT 32 "MEM_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fd7dce559b0_0 .net "ID_i", 31 0, v0x7fd7dce25dd0_0;  alias, 1 drivers
v0x7fd7dce55a40_0 .net "MEM_i", 31 0, o0x1029f7038;  alias, 0 drivers
v0x7fd7dce55ad0_0 .net "WB_i", 31 0, L_0x7fd7dce5d790;  alias, 1 drivers
L_0x102a25998 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce55b60_0 .net/2u *"_ivl_0", 1 0, L_0x102a25998;  1 drivers
v0x7fd7dce55bf0_0 .net *"_ivl_2", 0 0, L_0x7fd7dce62700;  1 drivers
L_0x102a259e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce55c80_0 .net/2u *"_ivl_4", 1 0, L_0x102a259e0;  1 drivers
v0x7fd7dce55d10_0 .net *"_ivl_6", 0 0, L_0x7fd7dce62820;  1 drivers
v0x7fd7dce55da0_0 .net *"_ivl_8", 31 0, L_0x7fd7dce62900;  1 drivers
v0x7fd7dce55e30_0 .net "data_o", 31 0, L_0x7fd7dce62a20;  alias, 1 drivers
v0x7fd7dce55ec0_0 .net "signal_i", 1 0, L_0x7fd7dce62080;  alias, 1 drivers
L_0x7fd7dce62700 .cmp/eq 2, L_0x7fd7dce62080, L_0x102a25998;
L_0x7fd7dce62820 .cmp/eq 2, L_0x7fd7dce62080, L_0x102a259e0;
L_0x7fd7dce62900 .functor MUXZ 32, o0x1029f7038, L_0x7fd7dce5d790, L_0x7fd7dce62820, C4<>;
L_0x7fd7dce62a20 .functor MUXZ 32, L_0x7fd7dce62900, v0x7fd7dce25dd0_0, L_0x7fd7dce62700, C4<>;
S_0x7fd7dce55f50 .scope module, "MUX_ALUSrc" "MUX32" 3 262, 18 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fd7dce56220_0 .net/s "data1_i", 31 0, L_0x7fd7dce62a20;  alias, 1 drivers
v0x7fd7dce562d0_0 .net/s "data2_i", 31 0, v0x7fd7dce2e6d0_0;  alias, 1 drivers
v0x7fd7dce56360_0 .var/s "data_o", 31 0;
v0x7fd7dce563f0_0 .net "select_i", 0 0, v0x7fd7dce30520_0;  alias, 1 drivers
E_0x7fd7dce3c1c0 .event edge, v0x7fd7dce30520_0, v0x7fd7dce2e6d0_0, v0x7fd7dce55e30_0;
S_0x7fd7dce564b0 .scope module, "PC" "PC" 3 122, 19 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7fd7dce56780_0 .net "PCWrite_i", 0 0, L_0x7fd7dce5ecb0;  alias, 1 drivers
v0x7fd7dce56820_0 .net "clk_i", 0 0, v0x7fd7dce5ca50_0;  alias, 1 drivers
v0x7fd7dce568b0_0 .net "pc_i", 31 0, v0x7fd7dce56ff0_0;  alias, 1 drivers
v0x7fd7dce56960_0 .var "pc_o", 31 0;
v0x7fd7dce56a00_0 .net "rst_i", 0 0, v0x7fd7dce5cbe0_0;  alias, 1 drivers
v0x7fd7dce56ae0_0 .net "start_i", 0 0, v0x7fd7dce5cc70_0;  alias, 1 drivers
E_0x7fd7dce56730 .event posedge, v0x7fd7dce56a00_0, v0x7fd7dcc186d0_0;
S_0x7fd7dce56c10 .scope module, "PC_MUX" "MUX32" 3 145, 18 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fd7dce56e60_0 .net/s "data1_i", 31 0, L_0x7fd7dce5d980;  alias, 1 drivers
v0x7fd7dce56f30_0 .net/s "data2_i", 31 0, L_0x7fd7dce5da80;  alias, 1 drivers
v0x7fd7dce56ff0_0 .var/s "data_o", 31 0;
v0x7fd7dce570c0_0 .net "select_i", 0 0, L_0x7fd7dce5e030;  alias, 1 drivers
E_0x7fd7dce56670 .event edge, v0x7fd7dce53930_0, v0x7fd7dcc17320_0, v0x7fd7dcc16e90_0;
S_0x7fd7dce571c0 .scope module, "RS1RS2" "REGEQ" 3 154, 20 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "equal_o";
v0x7fd7dce573d0_0 .net *"_ivl_0", 0 0, L_0x7fd7dce5db20;  1 drivers
L_0x102a25098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce57480_0 .net/2u *"_ivl_2", 0 0, L_0x102a25098;  1 drivers
L_0x102a250e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce57530_0 .net/2u *"_ivl_4", 0 0, L_0x102a250e0;  1 drivers
v0x7fd7dce575f0_0 .net "data1_i", 31 0, L_0x7fd7dce5ff30;  alias, 1 drivers
v0x7fd7dce576b0_0 .net "data2_i", 31 0, L_0x7fd7dce60430;  alias, 1 drivers
v0x7fd7dce57780_0 .net "equal_o", 0 0, L_0x7fd7dce5dcc0;  alias, 1 drivers
L_0x7fd7dce5db20 .cmp/eq 32, L_0x7fd7dce5ff30, L_0x7fd7dce60430;
L_0x7fd7dce5dcc0 .functor MUXZ 1, L_0x102a250e0, L_0x102a25098, L_0x7fd7dce5db20, C4<>;
S_0x7fd7dce57860 .scope module, "Registers" "Registers" 3 212, 21 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fd7dce5fc40 .functor AND 1, L_0x7fd7dce5fb20, v0x7fd7dce55010_0, C4<1>, C4<1>;
L_0x7fd7dce60120 .functor AND 1, L_0x7fd7dce60050, v0x7fd7dce55010_0, C4<1>, C4<1>;
v0x7fd7dce57b20_0 .net "RDaddr_i", 4 0, v0x7fd7dce54ef0_0;  alias, 1 drivers
v0x7fd7dce57bd0_0 .net "RDdata_i", 31 0, v0x7fd7dce59130_0;  alias, 1 drivers
v0x7fd7dce57c70_0 .net "RS1addr_i", 4 0, L_0x7fd7dce60550;  1 drivers
v0x7fd7dce57d30_0 .net "RS1data_o", 31 0, L_0x7fd7dce5ff30;  alias, 1 drivers
v0x7fd7dce57e10_0 .net "RS2addr_i", 4 0, L_0x7fd7dce605f0;  1 drivers
v0x7fd7dce57ee0_0 .net "RS2data_o", 31 0, L_0x7fd7dce60430;  alias, 1 drivers
v0x7fd7dce57fc0_0 .net "RegWrite_i", 0 0, v0x7fd7dce55010_0;  alias, 1 drivers
v0x7fd7dce58050_0 .net *"_ivl_0", 0 0, L_0x7fd7dce5fb20;  1 drivers
v0x7fd7dce580e0_0 .net *"_ivl_12", 0 0, L_0x7fd7dce60050;  1 drivers
v0x7fd7dce581f0_0 .net *"_ivl_15", 0 0, L_0x7fd7dce60120;  1 drivers
v0x7fd7dce58280_0 .net *"_ivl_16", 31 0, L_0x7fd7dce601d0;  1 drivers
v0x7fd7dce58330_0 .net *"_ivl_18", 6 0, L_0x7fd7dce60270;  1 drivers
L_0x102a25560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce583e0_0 .net *"_ivl_21", 1 0, L_0x102a25560;  1 drivers
v0x7fd7dce58490_0 .net *"_ivl_3", 0 0, L_0x7fd7dce5fc40;  1 drivers
v0x7fd7dce58530_0 .net *"_ivl_4", 31 0, L_0x7fd7dce5fd30;  1 drivers
v0x7fd7dce585e0_0 .net *"_ivl_6", 6 0, L_0x7fd7dce5fdd0;  1 drivers
L_0x102a25518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd7dce58690_0 .net *"_ivl_9", 1 0, L_0x102a25518;  1 drivers
v0x7fd7dce58820_0 .net "clk_i", 0 0, v0x7fd7dce5ca50_0;  alias, 1 drivers
v0x7fd7dce588b0 .array/s "register", 31 0, 31 0;
L_0x7fd7dce5fb20 .cmp/eq 5, L_0x7fd7dce60550, v0x7fd7dce54ef0_0;
L_0x7fd7dce5fd30 .array/port v0x7fd7dce588b0, L_0x7fd7dce5fdd0;
L_0x7fd7dce5fdd0 .concat [ 5 2 0 0], L_0x7fd7dce60550, L_0x102a25518;
L_0x7fd7dce5ff30 .functor MUXZ 32, L_0x7fd7dce5fd30, v0x7fd7dce59130_0, L_0x7fd7dce5fc40, C4<>;
L_0x7fd7dce60050 .cmp/eq 5, L_0x7fd7dce605f0, v0x7fd7dce54ef0_0;
L_0x7fd7dce601d0 .array/port v0x7fd7dce588b0, L_0x7fd7dce60270;
L_0x7fd7dce60270 .concat [ 5 2 0 0], L_0x7fd7dce605f0, L_0x102a25560;
L_0x7fd7dce60430 .functor MUXZ 32, L_0x7fd7dce601d0, v0x7fd7dce59130_0, L_0x7fd7dce60120, C4<>;
S_0x7fd7dce589f0 .scope module, "Sign_Extender" "Sign_Extend" 3 356, 22 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fd7dce58bc0_0 .net "data_i", 31 0, v0x7fd7dce49490_0;  alias, 1 drivers
v0x7fd7dce58c90_0 .var/s "data_o", 31 0;
E_0x7fd7dce58b90 .event edge, v0x7fd7dce49490_0;
S_0x7fd7dce58d20 .scope module, "WB_MUX" "MUX32" 3 315, 18 1 0, S_0x7fd7dcc05c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fd7dce58fb0_0 .net/s "data1_i", 31 0, v0x7fd7dce54b90_0;  alias, 1 drivers
v0x7fd7dce59080_0 .net/s "data2_i", 31 0, v0x7fd7dce54cb0_0;  alias, 1 drivers
v0x7fd7dce59130_0 .var/s "data_o", 31 0;
v0x7fd7dce59200_0 .net "select_i", 0 0, v0x7fd7dce54dd0_0;  alias, 1 drivers
E_0x7fd7dce58f60 .event edge, v0x7fd7dce54dd0_0, v0x7fd7dce54cb0_0, v0x7fd7dce54b90_0;
    .scope S_0x7fd7dce564b0;
T_0 ;
    %wait E_0x7fd7dce56730;
    %load/vec4 v0x7fd7dce56a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd7dce56960_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd7dce56780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fd7dce56ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fd7dce568b0_0;
    %assign/vec4 v0x7fd7dce56960_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fd7dce56960_0;
    %assign/vec4 v0x7fd7dce56960_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd7dce56c10;
T_1 ;
    %wait E_0x7fd7dce56670;
    %load/vec4 v0x7fd7dce570c0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x7fd7dce56e60_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x7fd7dce56f30_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x7fd7dce56ff0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd7dce537c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce53a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce49490_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fd7dce537c0;
T_3 ;
    %wait E_0x7fd7dcc180d0;
    %load/vec4 v0x7fd7dce53930_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd7dce49490_0, 0;
    %load/vec4 v0x7fd7dce49520_0;
    %assign/vec4 v0x7fd7dce53a50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd7dce53ae0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fd7dce539c0_0;
    %assign/vec4 v0x7fd7dce49490_0, 0;
    %load/vec4 v0x7fd7dce49520_0;
    %assign/vec4 v0x7fd7dce53a50_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd7dcc17430;
T_4 ;
    %wait E_0x7fd7dcc17760;
    %load/vec4 v0x7fd7dcc17ba0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17850_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd7dcc17790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc178f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17980_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fd7dcc17ce0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc17c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17850_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd7dcc17790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc178f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17980_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc17c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc17850_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fd7dcc17790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc178f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17980_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc17b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc17c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc17850_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd7dcc17790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc178f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc17980_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc17850_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd7dcc17790_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc17a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc178f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17980_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc17850_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd7dcc17790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc178f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc17980_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd7dce57860;
T_5 ;
    %wait E_0x7fd7dcc180d0;
    %load/vec4 v0x7fd7dce57fc0_0;
    %load/vec4 v0x7fd7dce57b20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fd7dce57bd0_0;
    %load/vec4 v0x7fd7dce57b20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd7dce588b0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd7dce24af0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce45400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce2c880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce47f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd7dce2a960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce30520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce264a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce25dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce2e6d0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fd7dce251a0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd7dce25770_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd7dce25440_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd7dce40bb0_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_0x7fd7dce24af0;
T_7 ;
    %wait E_0x7fd7dcc180d0;
    %load/vec4 v0x7fd7dce25e60_0;
    %assign/vec4 v0x7fd7dce25aa0_0, 0;
    %load/vec4 v0x7fd7dce45370_0;
    %assign/vec4 v0x7fd7dce45400_0, 0;
    %load/vec4 v0x7fd7dce2c7f0_0;
    %assign/vec4 v0x7fd7dce2c880_0, 0;
    %load/vec4 v0x7fd7dce47ea0_0;
    %assign/vec4 v0x7fd7dce47f30_0, 0;
    %load/vec4 v0x7fd7dce2a8d0_0;
    %assign/vec4 v0x7fd7dce2a960_0, 0;
    %load/vec4 v0x7fd7dce30490_0;
    %assign/vec4 v0x7fd7dce30520_0, 0;
    %load/vec4 v0x7fd7dce26410_0;
    %assign/vec4 v0x7fd7dce264a0_0, 0;
    %load/vec4 v0x7fd7dce260e0_0;
    %assign/vec4 v0x7fd7dce25dd0_0, 0;
    %load/vec4 v0x7fd7dce2e640_0;
    %assign/vec4 v0x7fd7dce2e6d0_0, 0;
    %load/vec4 v0x7fd7dce25110_0;
    %assign/vec4 v0x7fd7dce251a0_0, 0;
    %load/vec4 v0x7fd7dce25b30_0;
    %assign/vec4 v0x7fd7dce25770_0, 0;
    %load/vec4 v0x7fd7dce25800_0;
    %assign/vec4 v0x7fd7dce25440_0, 0;
    %load/vec4 v0x7fd7dce40b20_0;
    %assign/vec4 v0x7fd7dce40bb0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd7dcc16650;
T_8 ;
    %wait E_0x7fd7dcc16860;
    %load/vec4 v0x7fd7dcc16950_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fd7dcc169f0_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fd7dcc16890_0, 0, 4;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fd7dcc16890_0, 0, 4;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fd7dcc16950_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x7fd7dcc169f0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %jmp T_8.15;
T_8.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd7dcc16890_0, 0, 4;
    %jmp T_8.15;
T_8.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd7dcc16890_0, 0, 4;
    %jmp T_8.15;
T_8.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd7dcc16890_0, 0, 4;
    %jmp T_8.15;
T_8.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fd7dcc16890_0, 0, 4;
    %jmp T_8.15;
T_8.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fd7dcc16890_0, 0, 4;
    %jmp T_8.15;
T_8.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fd7dcc16890_0, 0, 4;
    %jmp T_8.15;
T_8.15 ;
    %pop/vec4 1;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7fd7dcc16950_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fd7dcc16890_0, 0, 4;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fd7dcc16890_0, 0, 4;
T_8.17 ;
T_8.7 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fd7dce55f50;
T_9 ;
    %wait E_0x7fd7dce3c1c0;
    %load/vec4 v0x7fd7dce563f0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x7fd7dce56220_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x7fd7dce562d0_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x7fd7dce56360_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fd7dcc18a60;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc196f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc19340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc190a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc19200_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd7dcc194f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dcc18eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dcc18f40_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fd7dcc18a60;
T_11 ;
    %wait E_0x7fd7dcc180d0;
    %load/vec4 v0x7fd7dcc19650_0;
    %assign/vec4 v0x7fd7dcc196f0_0, 0;
    %load/vec4 v0x7fd7dcc192b0_0;
    %assign/vec4 v0x7fd7dcc19340_0, 0;
    %load/vec4 v0x7fd7dcc19010_0;
    %assign/vec4 v0x7fd7dcc190a0_0, 0;
    %load/vec4 v0x7fd7dcc19170_0;
    %assign/vec4 v0x7fd7dcc19200_0, 0;
    %load/vec4 v0x7fd7dcc19450_0;
    %assign/vec4 v0x7fd7dcc194f0_0, 0;
    %load/vec4 v0x7fd7dcc18e20_0;
    %assign/vec4 v0x7fd7dcc18eb0_0, 0;
    %load/vec4 v0x7fd7dcc195a0_0;
    %assign/vec4 v0x7fd7dcc18f40_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd7dcc17ed0;
T_12 ;
    %wait E_0x7fd7dcc180d0;
    %load/vec4 v0x7fd7dcc181c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fd7dcc187e0_0;
    %load/vec4 v0x7fd7dcc18620_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd7dcc18930, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fd7dce54870;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce55010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce54dd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce54b90_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd7dce54ef0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce54cb0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x7fd7dce54870;
T_14 ;
    %wait E_0x7fd7dcc180d0;
    %load/vec4 v0x7fd7dce54f80_0;
    %assign/vec4 v0x7fd7dce55010_0, 0;
    %load/vec4 v0x7fd7dce54d40_0;
    %assign/vec4 v0x7fd7dce54dd0_0, 0;
    %load/vec4 v0x7fd7dce54b00_0;
    %assign/vec4 v0x7fd7dce54b90_0, 0;
    %load/vec4 v0x7fd7dce54e60_0;
    %assign/vec4 v0x7fd7dce54ef0_0, 0;
    %load/vec4 v0x7fd7dce54c20_0;
    %assign/vec4 v0x7fd7dce54cb0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fd7dce58d20;
T_15 ;
    %wait E_0x7fd7dce58f60;
    %load/vec4 v0x7fd7dce59200_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x7fd7dce58fb0_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x7fd7dce59080_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x7fd7dce59130_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fd7dce589f0;
T_16 ;
    %wait E_0x7fd7dce58b90;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd7dce58c90_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 6, 25, 6;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd7dce58c90_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fd7dce58bc0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd7dce58c90_0, 0, 32;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fd7dcc05e00;
T_17 ;
    %wait E_0x7fd7dcc06070;
    %load/vec4 v0x7fd7dcc060c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.0 ;
    %load/vec4 v0x7fd7dcc16210_0;
    %load/vec4 v0x7fd7dcc162d0_0;
    %and;
    %store/vec4 v0x7fd7dcc16380_0, 0, 32;
    %jmp T_17.10;
T_17.1 ;
    %load/vec4 v0x7fd7dcc16210_0;
    %load/vec4 v0x7fd7dcc162d0_0;
    %xor;
    %store/vec4 v0x7fd7dcc16380_0, 0, 32;
    %jmp T_17.10;
T_17.2 ;
    %load/vec4 v0x7fd7dcc162d0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x7fd7dcc16470_0, 0, 5;
    %load/vec4 v0x7fd7dcc16210_0;
    %ix/getv 4, v0x7fd7dcc16470_0;
    %shiftl 4;
    %store/vec4 v0x7fd7dcc16380_0, 0, 32;
    %jmp T_17.10;
T_17.3 ;
    %load/vec4 v0x7fd7dcc16210_0;
    %load/vec4 v0x7fd7dcc162d0_0;
    %add;
    %store/vec4 v0x7fd7dcc16380_0, 0, 32;
    %jmp T_17.10;
T_17.4 ;
    %load/vec4 v0x7fd7dcc16210_0;
    %load/vec4 v0x7fd7dcc162d0_0;
    %sub;
    %store/vec4 v0x7fd7dcc16380_0, 0, 32;
    %jmp T_17.10;
T_17.5 ;
    %load/vec4 v0x7fd7dcc16210_0;
    %load/vec4 v0x7fd7dcc162d0_0;
    %mul;
    %store/vec4 v0x7fd7dcc16380_0, 0, 32;
    %jmp T_17.10;
T_17.6 ;
    %load/vec4 v0x7fd7dcc16210_0;
    %load/vec4 v0x7fd7dcc162d0_0;
    %add;
    %store/vec4 v0x7fd7dcc16380_0, 0, 32;
    %jmp T_17.10;
T_17.7 ;
    %load/vec4 v0x7fd7dcc162d0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x7fd7dcc16520_0, 0, 5;
    %load/vec4 v0x7fd7dcc16210_0;
    %ix/getv 4, v0x7fd7dcc16520_0;
    %shiftr/s 4;
    %store/vec4 v0x7fd7dcc16380_0, 0, 32;
    %jmp T_17.10;
T_17.8 ;
    %load/vec4 v0x7fd7dcc16210_0;
    %load/vec4 v0x7fd7dcc162d0_0;
    %add;
    %store/vec4 v0x7fd7dcc16380_0, 0, 32;
    %jmp T_17.10;
T_17.9 ;
    %load/vec4 v0x7fd7dcc16210_0;
    %load/vec4 v0x7fd7dcc162d0_0;
    %sub;
    %store/vec4 v0x7fd7dcc16380_0, 0, 32;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %load/vec4 v0x7fd7dcc16380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dcc16170_0, 0, 1;
    %jmp T_17.12;
T_17.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc16170_0, 0, 1;
T_17.12 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fd7dcc05aa0;
T_18 ;
    %delay 25, 0;
    %load/vec4 v0x7fd7dce5ca50_0;
    %inv;
    %store/vec4 v0x7fd7dce5ca50_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fd7dcc05aa0;
T_19 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce5cd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce5cf40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce5cd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce5ce20_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x7fd7dce5ce20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fd7dce5ce20_0;
    %store/vec4a v0x7fd7dce540d0, 4, 0;
    %load/vec4 v0x7fd7dce5ce20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd7dce5ce20_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce5ce20_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x7fd7dce5ce20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fd7dce5ce20_0;
    %store/vec4a v0x7fd7dcc18930, 4, 0;
    %load/vec4 v0x7fd7dce5ce20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd7dce5ce20_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd7dcc18930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce5ce20_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x7fd7dce5ce20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fd7dce5ce20_0;
    %store/vec4a v0x7fd7dce588b0, 4, 0;
    %load/vec4 v0x7fd7dce5ce20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd7dce5ce20_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce56960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce53a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce49490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce45400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce2c880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce47f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce30520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd7dce2a960_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce264a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce25dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce2e6d0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fd7dce251a0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd7dce25770_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd7dce25440_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd7dce40bb0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc196f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc19340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc190a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dcc19200_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd7dcc194f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dcc18eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dcc18f40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce55010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce54dd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce54b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7dce54cb0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd7dce54ef0_0, 0, 5;
    %vpi_call 2 81 "$readmemb", "instruction.txt", v0x7fd7dce540d0 {0 0 0};
    %vpi_func 2 85 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fd7dce5ceb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dce5ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dce5cbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce5cc70_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd7dce5cbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd7dce5cc70_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fd7dcc05aa0;
T_20 ;
    %wait E_0x7fd7dcc180d0;
    %load/vec4 v0x7fd7dce5cd00_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 2 100 "$finish" {0 0 0};
T_20.0 ;
    %load/vec4 v0x7fd7dce39240_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd7dcc178f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fd7dce5cf40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd7dce5cf40_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7fd7dce54750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x7fd7dce5cd90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd7dce5cd90_0, 0, 32;
T_20.4 ;
    %vpi_call 2 108 "$fdisplay", v0x7fd7dce5ceb0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fd7dce5cd00_0, v0x7fd7dce5cc70_0, v0x7fd7dce5cf40_0, v0x7fd7dce5cd90_0, v0x7fd7dce56960_0 {0 0 0};
    %vpi_call 2 109 "$fdisplay", v0x7fd7dce5ceb0_0, "\012PCWrite = %d, Rs1_i = %d, Rs2_i = %d, EXRd = %d, EX_MEMRead_i = %d\012", v0x7fd7dce3c0e0_0, v0x7fd7dce3be50_0, v0x7fd7dce39550_0, v0x7fd7dce3aee0_0, v0x7fd7dce3f500_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fd7dce5ceb0_0, "\012IFID_inst_i = %d, IFID_inst_o = %d, IDEX_Rd_i = %d, IDEX_Rd_o = %d\012", v0x7fd7dce49490_0, v0x7fd7dce49490_0, v0x7fd7dce40b20_0, v0x7fd7dce40bb0_0 {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7fd7dce5ceb0_0, "Registers" {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7fd7dce5ceb0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7fd7dce588b0, 0>, &A<v0x7fd7dce588b0, 8>, &A<v0x7fd7dce588b0, 16>, &A<v0x7fd7dce588b0, 24> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7fd7dce5ceb0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7fd7dce588b0, 1>, &A<v0x7fd7dce588b0, 9>, &A<v0x7fd7dce588b0, 17>, &A<v0x7fd7dce588b0, 25> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7fd7dce5ceb0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7fd7dce588b0, 2>, &A<v0x7fd7dce588b0, 10>, &A<v0x7fd7dce588b0, 18>, &A<v0x7fd7dce588b0, 26> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7fd7dce5ceb0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7fd7dce588b0, 3>, &A<v0x7fd7dce588b0, 11>, &A<v0x7fd7dce588b0, 19>, &A<v0x7fd7dce588b0, 27> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x7fd7dce5ceb0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7fd7dce588b0, 4>, &A<v0x7fd7dce588b0, 12>, &A<v0x7fd7dce588b0, 20>, &A<v0x7fd7dce588b0, 28> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x7fd7dce5ceb0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7fd7dce588b0, 5>, &A<v0x7fd7dce588b0, 13>, &A<v0x7fd7dce588b0, 21>, &A<v0x7fd7dce588b0, 29> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x7fd7dce5ceb0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7fd7dce588b0, 6>, &A<v0x7fd7dce588b0, 14>, &A<v0x7fd7dce588b0, 22>, &A<v0x7fd7dce588b0, 30> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x7fd7dce5ceb0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7fd7dce588b0, 7>, &A<v0x7fd7dce588b0, 15>, &A<v0x7fd7dce588b0, 23>, &A<v0x7fd7dce588b0, 31> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7fd7dce5ceb0_0, "Data Memory: 0x00 = %10d", &A<v0x7fd7dcc18930, 0> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7fd7dce5ceb0_0, "Data Memory: 0x04 = %10d", &A<v0x7fd7dcc18930, 1> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7fd7dce5ceb0_0, "Data Memory: 0x08 = %10d", &A<v0x7fd7dcc18930, 2> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7fd7dce5ceb0_0, "Data Memory: 0x0C = %10d", &A<v0x7fd7dcc18930, 3> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x7fd7dce5ceb0_0, "Data Memory: 0x10 = %10d", &A<v0x7fd7dcc18930, 4> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x7fd7dce5ceb0_0, "Data Memory: 0x14 = %10d", &A<v0x7fd7dcc18930, 5> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x7fd7dce5ceb0_0, "Data Memory: 0x18 = %10d", &A<v0x7fd7dcc18930, 6> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x7fd7dce5ceb0_0, "Data Memory: 0x1C = %10d", &A<v0x7fd7dcc18930, 7> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x7fd7dce5ceb0_0, "\012" {0 0 0};
    %load/vec4 v0x7fd7dce5cd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd7dce5cd00_0, 0, 32;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./CPU.v";
    "./ALU.v";
    "./ALU_Control.v";
    "./Adder.v";
    "./Control.v";
    "./Data_Memory.v";
    "./EXMEM.v";
    "./Forwarding.v";
    "./Hazard.v";
    "./IDEX.v";
    "./IFID.v";
    "./Instruction_Memory.v";
    "./AND.v";
    "./MEMWB.v";
    "./MUX32_4.v";
    "./MUX32.v";
    "./PC.v";
    "./RegEQ.v";
    "./Registers.v";
    "./Sign_Extend.v";
