# Basic-Logic-Gates
<br>
This <b>Repository</b> contains <b>Verilog</b> code and pictures for <b>Basic Logic Gates</b> built using <b>Vivado</b>(v2024.2) and is written in <b>Verilog</b> HDL (Hardware Description Language).
<br>
I hope you find this code really understandable.
<br>
Happy Coding :)
