#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7faea5f0cef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x7faea6009200 .param/l "AluOp_ADD" 1 3 9, C4<00000000000000000000000000000000>;
P_0x7faea6009240 .param/l "AluOp_AND" 1 3 11, C4<00000000000000000000000000000010>;
P_0x7faea6009280 .param/l "AluOp_DIV" 1 3 18, C4<00000000000000000000000000001001>;
P_0x7faea60092c0 .param/l "AluOp_MUL" 1 3 17, C4<00000000000000000000000000001000>;
P_0x7faea6009300 .param/l "AluOp_OR" 1 3 12, C4<00000000000000000000000000000011>;
P_0x7faea6009340 .param/l "AluOp_SLL" 1 3 14, C4<00000000000000000000000000000101>;
P_0x7faea6009380 .param/l "AluOp_SLTI" 1 3 19, C4<00000000000000000000000000001010>;
P_0x7faea60093c0 .param/l "AluOp_SRA" 1 3 16, C4<00000000000000000000000000000111>;
P_0x7faea6009400 .param/l "AluOp_SRL" 1 3 15, C4<00000000000000000000000000000110>;
P_0x7faea6009440 .param/l "AluOp_SUB" 1 3 10, C4<00000000000000000000000000000001>;
P_0x7faea6009480 .param/l "AluOp_XOR" 1 3 13, C4<00000000000000000000000000000100>;
P_0x7faea60094c0 .param/l "InstFormat_I" 1 3 3, C4<001>;
P_0x7faea6009500 .param/l "InstFormat_R" 1 3 2, C4<000>;
P_0x7faea6009540 .param/l "InstFormat_S" 1 3 4, C4<010>;
P_0x7faea6009580 .param/l "InstFormat_SB" 1 3 5, C4<011>;
P_0x7faea60095c0 .param/l "InstFormat_U" 1 3 6, C4<100>;
P_0x7faea6009600 .param/l "InstFormat_UJ" 1 3 7, C4<101>;
S_0x7faea5f0d550 .scope module, "alu_tb" "alu_tb" 4 3;
 .timescale -9 -12;
v0x7faea5f1e680_0 .var "alu_a", 31 0;
v0x7faea5f1e730_0 .var "alu_b", 31 0;
v0x7faea5f1e7e0_0 .net "alu_result", 31 0, v0x7faea5f1e4b0_0;  1 drivers
v0x7faea5f1e8b0_0 .var "aluop", 3 0;
S_0x7faea5f0daf0 .scope module, "uut" "alu" 4 10, 5 1 0, S_0x7faea5f0d550;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "aluop";
    .port_info 1 /INPUT 32 "alu_a";
    .port_info 2 /INPUT 32 "alu_b";
    .port_info 3 /OUTPUT 32 "alu_result";
P_0x7faea6009800 .param/l "AluOp_ADD" 1 6 9, C4<00000000000000000000000000000000>;
P_0x7faea6009840 .param/l "AluOp_AND" 1 6 11, C4<00000000000000000000000000000010>;
P_0x7faea6009880 .param/l "AluOp_DIV" 1 6 18, C4<00000000000000000000000000001001>;
P_0x7faea60098c0 .param/l "AluOp_MUL" 1 6 17, C4<00000000000000000000000000001000>;
P_0x7faea6009900 .param/l "AluOp_OR" 1 6 12, C4<00000000000000000000000000000011>;
P_0x7faea6009940 .param/l "AluOp_SLL" 1 6 14, C4<00000000000000000000000000000101>;
P_0x7faea6009980 .param/l "AluOp_SLTI" 1 6 19, C4<00000000000000000000000000001010>;
P_0x7faea60099c0 .param/l "AluOp_SRA" 1 6 16, C4<00000000000000000000000000000111>;
P_0x7faea6009a00 .param/l "AluOp_SRL" 1 6 15, C4<00000000000000000000000000000110>;
P_0x7faea6009a40 .param/l "AluOp_SUB" 1 6 10, C4<00000000000000000000000000000001>;
P_0x7faea6009a80 .param/l "AluOp_XOR" 1 6 13, C4<00000000000000000000000000000100>;
P_0x7faea6009ac0 .param/l "InstFormat_I" 1 6 3, C4<001>;
P_0x7faea6009b00 .param/l "InstFormat_R" 1 6 2, C4<000>;
P_0x7faea6009b40 .param/l "InstFormat_S" 1 6 4, C4<010>;
P_0x7faea6009b80 .param/l "InstFormat_SB" 1 6 5, C4<011>;
P_0x7faea6009bc0 .param/l "InstFormat_U" 1 6 6, C4<100>;
P_0x7faea6009c00 .param/l "InstFormat_UJ" 1 6 7, C4<101>;
v0x7faea5f0e340_0 .net "alu_a", 31 0, v0x7faea5f1e680_0;  1 drivers
v0x7faea5f1e400_0 .net "alu_b", 31 0, v0x7faea5f1e730_0;  1 drivers
v0x7faea5f1e4b0_0 .var "alu_result", 31 0;
v0x7faea5f1e570_0 .net "aluop", 3 0, v0x7faea5f1e8b0_0;  1 drivers
E_0x7faea5f0e2e0 .event anyedge, v0x7faea5f1e570_0, v0x7faea5f0e340_0, v0x7faea5f1e400_0;
S_0x7faea5f0d6d0 .scope module, "dram" "dram" 7 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "wmem";
    .port_info 5 /INPUT 1 "rmem";
    .port_info 6 /INPUT 2 "memsz";
    .port_info 7 /OUTPUT 32 "rdata";
L_0x7faea5f1fa00 .functor BUFZ 32, L_0x7faea5f1f860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7faea5f1ec30_0 .net *"_ivl_0", 31 0, L_0x7faea5f1f860;  1 drivers
v0x7faea5f1ecf0_0 .net *"_ivl_3", 29 0, L_0x7faea5f1f920;  1 drivers
o0x7fae88008218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7faea5f1eda0_0 .net "addr", 31 0, o0x7fae88008218;  0 drivers
o0x7fae88008248 .functor BUFZ 1, C4<z>; HiZ drive
v0x7faea5f1ee60_0 .net "clk", 0 0, o0x7fae88008248;  0 drivers
v0x7faea5f1ef00 .array "mem", 1023 0, 31 0;
o0x7fae88008278 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7faea5f1efe0_0 .net "memsz", 1 0, o0x7fae88008278;  0 drivers
v0x7faea5f1f090_0 .net "rdata", 31 0, L_0x7faea5f1fa00;  1 drivers
o0x7fae880082d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7faea5f1f140_0 .net "rmem", 0 0, o0x7fae880082d8;  0 drivers
o0x7fae88008308 .functor BUFZ 1, C4<z>; HiZ drive
v0x7faea5f1f1e0_0 .net "rst", 0 0, o0x7fae88008308;  0 drivers
o0x7fae88008338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7faea5f1f2f0_0 .net "wdata", 31 0, o0x7fae88008338;  0 drivers
o0x7fae88008368 .functor BUFZ 1, C4<z>; HiZ drive
v0x7faea5f1f390_0 .net "wmem", 0 0, o0x7fae88008368;  0 drivers
E_0x7faea5f1e960 .event posedge, v0x7faea5f1f1e0_0, v0x7faea5f1ee60_0;
L_0x7faea5f1f860 .array/port v0x7faea5f1ef00, L_0x7faea5f1f920;
L_0x7faea5f1f920 .part o0x7fae88008218, 2, 30;
S_0x7faea5f1e9a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 14, 7 14 0, S_0x7faea5f0d6d0;
 .timescale -9 -12;
v0x7faea5f1eb70_0 .var/i "i", 31 0;
S_0x7faea5f0d950 .scope module, "imem" "imem" 8 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "data";
L_0x7faea5f1fc70 .functor BUFZ 32, L_0x7faea5f1fad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7faea5f1f4b0_0 .net *"_ivl_0", 31 0, L_0x7faea5f1fad0;  1 drivers
v0x7faea5f1f570_0 .net *"_ivl_3", 29 0, L_0x7faea5f1fb90;  1 drivers
o0x7fae88008578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7faea5f1f610_0 .net "addr", 31 0, o0x7fae88008578;  0 drivers
v0x7faea5f1f6a0_0 .net "data", 31 0, L_0x7faea5f1fc70;  1 drivers
v0x7faea5f1f750 .array "mem", 1023 0, 31 0;
L_0x7faea5f1fad0 .array/port v0x7faea5f1f750, L_0x7faea5f1fb90;
L_0x7faea5f1fb90 .part o0x7fae88008578, 2, 30;
    .scope S_0x7faea5f0daf0;
T_0 ;
    %wait E_0x7faea5f0e2e0;
    %load/vec4 v0x7faea5f1e570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.12;
T_0.0 ;
    %load/vec4 v0x7faea5f0e340_0;
    %load/vec4 v0x7faea5f1e400_0;
    %add;
    %store/vec4 v0x7faea5f1e4b0_0, 0, 32;
    %jmp T_0.12;
T_0.1 ;
    %load/vec4 v0x7faea5f0e340_0;
    %load/vec4 v0x7faea5f1e400_0;
    %sub;
    %store/vec4 v0x7faea5f1e4b0_0, 0, 32;
    %jmp T_0.12;
T_0.2 ;
    %load/vec4 v0x7faea5f0e340_0;
    %load/vec4 v0x7faea5f1e400_0;
    %and;
    %store/vec4 v0x7faea5f1e4b0_0, 0, 32;
    %jmp T_0.12;
T_0.3 ;
    %load/vec4 v0x7faea5f0e340_0;
    %load/vec4 v0x7faea5f1e400_0;
    %or;
    %store/vec4 v0x7faea5f1e4b0_0, 0, 32;
    %jmp T_0.12;
T_0.4 ;
    %load/vec4 v0x7faea5f0e340_0;
    %load/vec4 v0x7faea5f1e400_0;
    %xor;
    %store/vec4 v0x7faea5f1e4b0_0, 0, 32;
    %jmp T_0.12;
T_0.5 ;
    %load/vec4 v0x7faea5f0e340_0;
    %ix/getv 4, v0x7faea5f1e400_0;
    %shiftl 4;
    %store/vec4 v0x7faea5f1e4b0_0, 0, 32;
    %jmp T_0.12;
T_0.6 ;
    %load/vec4 v0x7faea5f0e340_0;
    %ix/getv 4, v0x7faea5f1e400_0;
    %shiftr 4;
    %store/vec4 v0x7faea5f1e4b0_0, 0, 32;
    %jmp T_0.12;
T_0.7 ;
    %load/vec4 v0x7faea5f0e340_0;
    %ix/getv 4, v0x7faea5f1e400_0;
    %shiftr/s 4;
    %store/vec4 v0x7faea5f1e4b0_0, 0, 32;
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v0x7faea5f0e340_0;
    %load/vec4 v0x7faea5f1e400_0;
    %mul;
    %store/vec4 v0x7faea5f1e4b0_0, 0, 32;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0x7faea5f0e340_0;
    %load/vec4 v0x7faea5f1e400_0;
    %div;
    %store/vec4 v0x7faea5f1e4b0_0, 0, 32;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0x7faea5f0e340_0;
    %load/vec4 v0x7faea5f1e400_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %store/vec4 v0x7faea5f1e4b0_0, 0, 32;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7faea5f0d550;
T_1 ;
    %vpi_call/w 4 18 "$dumpfile", "out/alu.vcd" {0 0 0};
    %vpi_call/w 4 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7faea5f0d550 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7faea5f1e8b0_0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7faea5f1e680_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7faea5f1e730_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7faea5f1e7e0_0;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call/w 4 26 "$error", "ADD Test Failed: %d + %d != %d", v0x7faea5f1e680_0, v0x7faea5f1e730_0, v0x7faea5f1e7e0_0 {0 0 0};
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7faea5f1e8b0_0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x7faea5f1e680_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7faea5f1e730_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7faea5f1e7e0_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 4 33 "$error", "SUB Test Failed: %d - %d != %d", v0x7faea5f1e680_0, v0x7faea5f1e730_0, v0x7faea5f1e7e0_0 {0 0 0};
T_1.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7faea5f1e8b0_0, 0, 4;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0x7faea5f1e680_0, 0, 32;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0x7faea5f1e730_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7faea5f1e7e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call/w 4 40 "$error", "AND Test Failed: %b & %b != %b", v0x7faea5f1e680_0, v0x7faea5f1e730_0, v0x7faea5f1e7e0_0 {0 0 0};
T_1.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7faea5f1e8b0_0, 0, 4;
    %pushi/vec4 160, 0, 32;
    %store/vec4 v0x7faea5f1e680_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7faea5f1e730_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7faea5f1e7e0_0;
    %cmpi/e 170, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call/w 4 47 "$error", "OR Test Failed: %b | %b != %b", v0x7faea5f1e680_0, v0x7faea5f1e730_0, v0x7faea5f1e7e0_0 {0 0 0};
T_1.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7faea5f1e8b0_0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x7faea5f1e680_0, 0, 32;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0x7faea5f1e730_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7faea5f1e7e0_0;
    %cmpi/e 85, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %jmp T_1.9;
T_1.8 ;
    %vpi_call/w 4 54 "$error", "XOR Test Failed: %b ^ %b != %b", v0x7faea5f1e680_0, v0x7faea5f1e730_0, v0x7faea5f1e7e0_0 {0 0 0};
T_1.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7faea5f1e8b0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7faea5f1e680_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7faea5f1e730_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7faea5f1e7e0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %jmp T_1.11;
T_1.10 ;
    %vpi_call/w 4 61 "$error", "SLL Test Failed: %b << %d != %b", v0x7faea5f1e680_0, v0x7faea5f1e730_0, v0x7faea5f1e7e0_0 {0 0 0};
T_1.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7faea5f1e8b0_0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7faea5f1e680_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7faea5f1e730_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7faea5f1e7e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %jmp T_1.13;
T_1.12 ;
    %vpi_call/w 4 68 "$error", "SRL Test Failed: %b >> %d != %b", v0x7faea5f1e680_0, v0x7faea5f1e730_0, v0x7faea5f1e7e0_0 {0 0 0};
T_1.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7faea5f1e8b0_0, 0, 4;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7faea5f1e680_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7faea5f1e730_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7faea5f1e7e0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %jmp T_1.15;
T_1.14 ;
    %vpi_call/w 4 75 "$error", "SRA Test Failed: %b >>> %d != %b", v0x7faea5f1e680_0, v0x7faea5f1e730_0, v0x7faea5f1e7e0_0 {0 0 0};
T_1.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7faea5f1e8b0_0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7faea5f1e680_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x7faea5f1e730_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7faea5f1e7e0_0;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %jmp T_1.17;
T_1.16 ;
    %vpi_call/w 4 82 "$error", "MUL Test Failed: %d * %d != %d", v0x7faea5f1e680_0, v0x7faea5f1e730_0, v0x7faea5f1e7e0_0 {0 0 0};
T_1.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7faea5f1e8b0_0, 0, 4;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x7faea5f1e680_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7faea5f1e730_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7faea5f1e7e0_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %jmp T_1.19;
T_1.18 ;
    %vpi_call/w 4 89 "$error", "DIV Test Failed: %d / %d != %d", v0x7faea5f1e680_0, v0x7faea5f1e730_0, v0x7faea5f1e7e0_0 {0 0 0};
T_1.19 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7faea5f1e8b0_0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7faea5f1e680_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x7faea5f1e730_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7faea5f1e7e0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %jmp T_1.21;
T_1.20 ;
    %vpi_call/w 4 96 "$error", "SLTI Test Failed: %d < %d != %d", v0x7faea5f1e680_0, v0x7faea5f1e730_0, v0x7faea5f1e7e0_0 {0 0 0};
T_1.21 ;
    %vpi_call/w 4 99 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7faea5f0d6d0;
T_2 ;
    %wait E_0x7faea5f1e960;
    %load/vec4 v0x7faea5f1f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_0x7faea5f1e9a0;
    %jmp t_0;
    .scope S_0x7faea5f1e9a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faea5f1eb70_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7faea5f1eb70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7faea5f1eb70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7faea5f1ef00, 0, 4;
    %load/vec4 v0x7faea5f1eb70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faea5f1eb70_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x7faea5f0d6d0;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7faea5f1f390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7faea5f1f2f0_0;
    %load/vec4 v0x7faea5f1eda0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7faea5f1ef00, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "riscv_def.sv";
    "alu_tb.sv";
    "alu.sv";
    "./riscv_def.sv";
    "dram.sv";
    "imem.sv";
