/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.54
Hash     : 48b2de3
Date     : May 14 2024
Type     : Engineering
Log Time   : Tue May 14 09:40:51 2024 GMT
#Timing report of worst 69 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : out:ready_buf.outpad[0] (.output at (1,4) clocked by virtual_io_clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          2.479     3.373
| (intra 'clb' routing)                                          0.085     3.458
ready_buf.in[1] (.names at (41,38))                              0.000     3.458
| (primitive '.names' combinational delay)                       0.136     3.594
ready_buf.out[0] (.names at (41,38))                             0.000     3.594
| (intra 'clb' routing)                                          0.000     3.594
| (inter-block routing)                                          2.479     6.072
| (intra 'io' routing)                                           0.733     6.805
out:ready_buf.outpad[0] (.output at (1,4))                       0.000     6.805
data arrival time                                                          6.805

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.805
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.805


#Path 2
Startpoint: wait_pll[7].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : out:ready_buf.outpad[0] (.output at (1,4) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[7].C[0] (dffre at (41,38))                                                                    0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.623
wait_pll[7].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.623
| (intra 'clb' routing)                                                                                0.000     1.623
| (inter-block routing)                                                                                0.162     1.784
| (intra 'clb' routing)                                                                                0.367     2.152
ready_buf.in[2] (.names at (41,38))                                                                    0.000     2.152
| (primitive '.names' combinational delay)                                                             0.099     2.251
ready_buf.out[0] (.names at (41,38))                                                                   0.000     2.251
| (intra 'clb' routing)                                                                                0.000     2.251
| (inter-block routing)                                                                                2.479     4.730
| (intra 'io' routing)                                                                                 0.733     5.462
out:ready_buf.outpad[0] (.output at (1,4))                                                             0.000     5.462
data arrival time                                                                                                5.462

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -5.462
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -5.462


#Path 3
Startpoint: data_i_serdes_reg[9].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[9].outpad[0] (.output at (1,3) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[9].C[0] (dffre at (49,43))                                                           0.000     1.539
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.693
data_i_serdes_reg[9].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.693
| (intra 'clb' routing)                                                                                0.000     1.693
| (inter-block routing)                                                                                2.835     4.528
| (intra 'io' routing)                                                                                 0.733     5.261
out:data_i_serdes_reg[9].outpad[0] (.output at (1,3))                                                  0.000     5.261
data arrival time                                                                                                5.261

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -5.261
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -5.261


#Path 4
Startpoint: data_i_serdes_reg[8].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[8].outpad[0] (.output at (1,3) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[8].C[0] (dffre at (49,43))                                                           0.000     1.539
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.693
data_i_serdes_reg[8].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.693
| (intra 'clb' routing)                                                                                0.000     1.693
| (inter-block routing)                                                                                2.835     4.528
| (intra 'io' routing)                                                                                 0.733     5.261
out:data_i_serdes_reg[8].outpad[0] (.output at (1,3))                                                  0.000     5.261
data arrival time                                                                                                5.261

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -5.261
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -5.261


#Path 5
Startpoint: enable_buf_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:enable_buf.outpad[0] (.output at (1,4) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
enable_buf_n.inpad[0] (.input at (48,44))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.342     1.236
| (intra 'clb' routing)                                           0.085     1.321
enable_buf.in[0] (.names at (50,43))                              0.000     1.321
| (primitive '.names' combinational delay)                        0.218     1.539
enable_buf.out[0] (.names at (50,43))                             0.000     1.539
| (intra 'clb' routing)                                           0.000     1.539
| (inter-block routing)                                           2.835     4.375
| (intra 'io' routing)                                            0.733     5.107
out:enable_buf.outpad[0] (.output at (1,4))                       0.000     5.107
data arrival time                                                           5.107

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -5.107
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.107


#Path 6
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:reset_buf_n.outpad[0] (.output at (1,5) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.518     1.413
| (intra 'clb' routing)                                            0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                              0.000     1.498
| (primitive '.names' combinational delay)                         0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                             0.000     1.695
| (intra 'clb' routing)                                            0.000     1.695
| (inter-block routing)                                            2.479     4.173
| (intra 'io' routing)                                             0.733     4.906
out:reset_buf_n.outpad[0] (.output at (1,5))                       0.000     4.906
data arrival time                                                            4.906

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -4.906
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -4.906


#Path 7
Startpoint: data_i_serdes_reg[3].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[3].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[3].C[0] (dffre at (49,43))                                                           0.000     1.539
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.693
data_i_serdes_reg[3].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.693
| (intra 'clb' routing)                                                                                0.000     1.693
| (inter-block routing)                                                                                0.342     2.035
| (intra 'io' routing)                                                                                 0.733     2.767
out:data_i_serdes_reg[3].outpad[0] (.output at (51,44))                                                0.000     2.767
data arrival time                                                                                                2.767

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.767
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.767


#Path 8
Startpoint: data_i_serdes_reg[7].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[7].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[7].C[0] (dffre at (49,43))                                                           0.000     1.539
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.693
data_i_serdes_reg[7].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.693
| (intra 'clb' routing)                                                                                0.000     1.693
| (inter-block routing)                                                                                0.342     2.035
| (intra 'io' routing)                                                                                 0.733     2.767
out:data_i_serdes_reg[7].outpad[0] (.output at (51,44))                                                0.000     2.767
data arrival time                                                                                                2.767

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.767
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.767


#Path 9
Startpoint: data_i_serdes_reg[6].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[6].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[6].C[0] (dffre at (49,43))                                                           0.000     1.539
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.693
data_i_serdes_reg[6].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.693
| (intra 'clb' routing)                                                                                0.000     1.693
| (inter-block routing)                                                                                0.342     2.035
| (intra 'io' routing)                                                                                 0.733     2.767
out:data_i_serdes_reg[6].outpad[0] (.output at (51,44))                                                0.000     2.767
data arrival time                                                                                                2.767

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.767
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.767


#Path 10
Startpoint: data_i_serdes_reg[5].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[5].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[5].C[0] (dffre at (49,43))                                                           0.000     1.539
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.693
data_i_serdes_reg[5].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.693
| (intra 'clb' routing)                                                                                0.000     1.693
| (inter-block routing)                                                                                0.342     2.035
| (intra 'io' routing)                                                                                 0.733     2.767
out:data_i_serdes_reg[5].outpad[0] (.output at (51,44))                                                0.000     2.767
data arrival time                                                                                                2.767

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.767
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.767


#Path 11
Startpoint: data_i_serdes_reg[4].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[4].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[4].C[0] (dffre at (49,43))                                                           0.000     1.539
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.693
data_i_serdes_reg[4].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.693
| (intra 'clb' routing)                                                                                0.000     1.693
| (inter-block routing)                                                                                0.342     2.035
| (intra 'io' routing)                                                                                 0.733     2.767
out:data_i_serdes_reg[4].outpad[0] (.output at (51,44))                                                0.000     2.767
data arrival time                                                                                                2.767

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.767
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.767


#Path 12
Startpoint: data_i_serdes_reg[2].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[2].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[2].C[0] (dffre at (49,43))                                                           0.000     1.539
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.693
data_i_serdes_reg[2].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.693
| (intra 'clb' routing)                                                                                0.000     1.693
| (inter-block routing)                                                                                0.342     2.035
| (intra 'io' routing)                                                                                 0.733     2.767
out:data_i_serdes_reg[2].outpad[0] (.output at (51,44))                                                0.000     2.767
data arrival time                                                                                                2.767

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.767
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.767


#Path 13
Startpoint: data_i_serdes_reg[1].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[1].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[1].C[0] (dffre at (49,43))                                                           0.000     1.539
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.693
data_i_serdes_reg[1].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.693
| (intra 'clb' routing)                                                                                0.000     1.693
| (inter-block routing)                                                                                0.342     2.035
| (intra 'io' routing)                                                                                 0.733     2.767
out:data_i_serdes_reg[1].outpad[0] (.output at (51,44))                                                0.000     2.767
data arrival time                                                                                                2.767

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.767
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.767


#Path 14
Startpoint: data_i_serdes_reg[0].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[0].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[0].C[0] (dffre at (49,43))                                                           0.000     1.539
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.693
data_i_serdes_reg[0].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.693
| (intra 'clb' routing)                                                                                0.000     1.693
| (inter-block routing)                                                                                0.342     2.035
| (intra 'io' routing)                                                                                 0.733     2.767
out:data_i_serdes_reg[0].outpad[0] (.output at (51,44))                                                0.000     2.767
data arrival time                                                                                                2.767

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.767
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.767


#Path 15
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         2.479     3.373
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     3.458
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[2] (.names at (41,38))                        0.000     3.458
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     3.557
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     3.557
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     3.557
| (inter-block routing)                                                                                                                                                                                                         0.576     4.134
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     4.219
data_i_serdes_reg[6].E[0] (dffre at (49,43))                                                                                                                                                                                    0.000     4.219
data arrival time                                                                                                                                                                                                                         4.219

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
| (inter-block routing)                                                                                                                                                                                                         0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
data_i_serdes_reg[6].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.539
clock uncertainty                                                                                                                                                                                                               0.000     1.539
cell setup time                                                                                                                                                                                                                -0.032     1.508
data required time                                                                                                                                                                                                                        1.508
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        1.508
data arrival time                                                                                                                                                                                                                        -4.219
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                         -2.711


#Path 16
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         2.479     3.373
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     3.458
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[2] (.names at (41,38))                        0.000     3.458
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     3.557
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     3.557
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     3.557
| (inter-block routing)                                                                                                                                                                                                         0.576     4.134
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     4.219
data_i_serdes_reg[3].E[0] (dffre at (49,43))                                                                                                                                                                                    0.000     4.219
data arrival time                                                                                                                                                                                                                         4.219

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
| (inter-block routing)                                                                                                                                                                                                         0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
data_i_serdes_reg[3].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.539
clock uncertainty                                                                                                                                                                                                               0.000     1.539
cell setup time                                                                                                                                                                                                                -0.032     1.508
data required time                                                                                                                                                                                                                        1.508
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        1.508
data arrival time                                                                                                                                                                                                                        -4.219
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                         -2.711


#Path 17
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         2.479     3.373
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     3.458
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[2] (.names at (41,38))                        0.000     3.458
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     3.557
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     3.557
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     3.557
| (inter-block routing)                                                                                                                                                                                                         0.576     4.134
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     4.219
data_i_serdes_reg[2].E[0] (dffre at (49,43))                                                                                                                                                                                    0.000     4.219
data arrival time                                                                                                                                                                                                                         4.219

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
| (inter-block routing)                                                                                                                                                                                                         0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
data_i_serdes_reg[2].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.539
clock uncertainty                                                                                                                                                                                                               0.000     1.539
cell setup time                                                                                                                                                                                                                -0.032     1.508
data required time                                                                                                                                                                                                                        1.508
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        1.508
data arrival time                                                                                                                                                                                                                        -4.219
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                         -2.711


#Path 18
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         2.479     3.373
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     3.458
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[2] (.names at (41,38))                        0.000     3.458
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     3.557
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     3.557
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     3.557
| (inter-block routing)                                                                                                                                                                                                         0.576     4.134
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     4.219
data_i_serdes_reg[1].E[0] (dffre at (49,43))                                                                                                                                                                                    0.000     4.219
data arrival time                                                                                                                                                                                                                         4.219

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
| (inter-block routing)                                                                                                                                                                                                         0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
data_i_serdes_reg[1].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.539
clock uncertainty                                                                                                                                                                                                               0.000     1.539
cell setup time                                                                                                                                                                                                                -0.032     1.508
data required time                                                                                                                                                                                                                        1.508
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        1.508
data arrival time                                                                                                                                                                                                                        -4.219
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                         -2.711


#Path 19
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         2.479     3.373
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     3.458
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[2] (.names at (41,38))                        0.000     3.458
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     3.557
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     3.557
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     3.557
| (inter-block routing)                                                                                                                                                                                                         0.576     4.134
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     4.219
data_i_serdes_reg[0].E[0] (dffre at (49,43))                                                                                                                                                                                    0.000     4.219
data arrival time                                                                                                                                                                                                                         4.219

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
| (inter-block routing)                                                                                                                                                                                                         0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
data_i_serdes_reg[0].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.539
clock uncertainty                                                                                                                                                                                                               0.000     1.539
cell setup time                                                                                                                                                                                                                -0.032     1.508
data required time                                                                                                                                                                                                                        1.508
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        1.508
data arrival time                                                                                                                                                                                                                        -4.219
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                         -2.711


#Path 20
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         2.479     3.373
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     3.458
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[2] (.names at (41,38))                        0.000     3.458
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     3.557
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     3.557
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     3.557
| (inter-block routing)                                                                                                                                                                                                         0.576     4.134
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     4.219
data_i_serdes_reg[4].E[0] (dffre at (49,43))                                                                                                                                                                                    0.000     4.219
data arrival time                                                                                                                                                                                                                         4.219

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
| (inter-block routing)                                                                                                                                                                                                         0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
data_i_serdes_reg[4].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.539
clock uncertainty                                                                                                                                                                                                               0.000     1.539
cell setup time                                                                                                                                                                                                                -0.032     1.508
data required time                                                                                                                                                                                                                        1.508
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        1.508
data arrival time                                                                                                                                                                                                                        -4.219
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                         -2.711


#Path 21
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         2.479     3.373
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     3.458
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[2] (.names at (41,38))                        0.000     3.458
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     3.557
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     3.557
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     3.557
| (inter-block routing)                                                                                                                                                                                                         0.576     4.134
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     4.219
data_i_serdes_reg[5].E[0] (dffre at (49,43))                                                                                                                                                                                    0.000     4.219
data arrival time                                                                                                                                                                                                                         4.219

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
| (inter-block routing)                                                                                                                                                                                                         0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
data_i_serdes_reg[5].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.539
clock uncertainty                                                                                                                                                                                                               0.000     1.539
cell setup time                                                                                                                                                                                                                -0.032     1.508
data required time                                                                                                                                                                                                                        1.508
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        1.508
data arrival time                                                                                                                                                                                                                        -4.219
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                         -2.711


#Path 22
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         2.479     3.373
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     3.458
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[2] (.names at (41,38))                        0.000     3.458
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     3.557
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     3.557
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     3.557
| (inter-block routing)                                                                                                                                                                                                         0.576     4.134
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     4.219
data_i_serdes_reg[7].E[0] (dffre at (49,43))                                                                                                                                                                                    0.000     4.219
data arrival time                                                                                                                                                                                                                         4.219

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
| (inter-block routing)                                                                                                                                                                                                         0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
data_i_serdes_reg[7].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.539
clock uncertainty                                                                                                                                                                                                               0.000     1.539
cell setup time                                                                                                                                                                                                                -0.032     1.508
data required time                                                                                                                                                                                                                        1.508
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        1.508
data arrival time                                                                                                                                                                                                                        -4.219
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                         -2.711


#Path 23
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         2.479     3.373
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     3.458
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[2] (.names at (41,38))                        0.000     3.458
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     3.557
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     3.557
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     3.557
| (inter-block routing)                                                                                                                                                                                                         0.576     4.134
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     4.219
data_i_serdes_reg[8].E[0] (dffre at (49,43))                                                                                                                                                                                    0.000     4.219
data arrival time                                                                                                                                                                                                                         4.219

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
| (inter-block routing)                                                                                                                                                                                                         0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
data_i_serdes_reg[8].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.539
clock uncertainty                                                                                                                                                                                                               0.000     1.539
cell setup time                                                                                                                                                                                                                -0.032     1.508
data required time                                                                                                                                                                                                                        1.508
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        1.508
data arrival time                                                                                                                                                                                                                        -4.219
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                         -2.711


#Path 24
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         2.479     3.373
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     3.458
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[2] (.names at (41,38))                        0.000     3.458
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     3.557
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     3.557
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     3.557
| (inter-block routing)                                                                                                                                                                                                         0.576     4.134
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     4.219
data_i_serdes_reg[9].E[0] (dffre at (49,43))                                                                                                                                                                                    0.000     4.219
data arrival time                                                                                                                                                                                                                         4.219

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                                                                                                                         0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                         0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
| (inter-block routing)                                                                                                                                                                                                         0.000     1.539
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.539
data_i_serdes_reg[9].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.539
clock uncertainty                                                                                                                                                                                                               0.000     1.539
cell setup time                                                                                                                                                                                                                -0.032     1.508
data required time                                                                                                                                                                                                                        1.508
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        1.508
data arrival time                                                                                                                                                                                                                        -4.219
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                         -2.711


#Path 25
Startpoint: bitslip_ctrl_n_buf.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : out:bitslip_ctrl.outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
bitslip_ctrl_n_buf.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.342     1.236
| (intra 'clb' routing)                                               0.085     1.321
bitslip_ctrl.in[0] (.names at (50,43))                                0.000     1.321
| (primitive '.names' combinational delay)                            0.197     1.518
bitslip_ctrl.out[0] (.names at (50,43))                               0.000     1.518
| (intra 'clb' routing)                                               0.000     1.518
| (inter-block routing)                                               0.342     1.859
| (intra 'io' routing)                                                0.733     2.592
out:bitslip_ctrl.outpad[0] (.output at (51,44))                       0.000     2.592
data arrival time                                                               2.592

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -2.592
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.592


#Path 26
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[0].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                  0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.623
| (inter-block routing)                                                                                                                                                                                                                                        0.162     1.784
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.870
$abc$1729$new_new_n29__.in[1] (.names at (41,38))                                                                                                                                                                                                              0.000     1.870
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.103     1.972
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.972
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.057
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     2.057
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     2.205
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     2.205
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.205
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.367
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.452
wait_pll[0].E[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     2.452
data arrival time                                                                                                                                                                                                                                                        2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[0].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
clock uncertainty                                                                                                                                                                                                                                              0.000     1.469
cell setup time                                                                                                                                                                                                                                               -0.032     1.437
data required time                                                                                                                                                                                                                                                       1.437
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       1.437
data arrival time                                                                                                                                                                                                                                                       -2.452
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                        -1.015


#Path 27
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[1].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                  0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.623
| (inter-block routing)                                                                                                                                                                                                                                        0.162     1.784
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.870
$abc$1729$new_new_n29__.in[1] (.names at (41,38))                                                                                                                                                                                                              0.000     1.870
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.103     1.972
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.972
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.057
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     2.057
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     2.205
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     2.205
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.205
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.367
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.452
wait_pll[1].E[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     2.452
data arrival time                                                                                                                                                                                                                                                        2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[1].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
clock uncertainty                                                                                                                                                                                                                                              0.000     1.469
cell setup time                                                                                                                                                                                                                                               -0.032     1.437
data required time                                                                                                                                                                                                                                                       1.437
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       1.437
data arrival time                                                                                                                                                                                                                                                       -2.452
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                        -1.015


#Path 28
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[2].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                  0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.623
| (inter-block routing)                                                                                                                                                                                                                                        0.162     1.784
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.870
$abc$1729$new_new_n29__.in[1] (.names at (41,38))                                                                                                                                                                                                              0.000     1.870
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.103     1.972
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.972
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.057
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     2.057
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     2.205
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     2.205
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.205
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.367
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.452
wait_pll[2].E[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     2.452
data arrival time                                                                                                                                                                                                                                                        2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[2].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
clock uncertainty                                                                                                                                                                                                                                              0.000     1.469
cell setup time                                                                                                                                                                                                                                               -0.032     1.437
data required time                                                                                                                                                                                                                                                       1.437
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       1.437
data arrival time                                                                                                                                                                                                                                                       -2.452
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                        -1.015


#Path 29
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[3].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                  0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.623
| (inter-block routing)                                                                                                                                                                                                                                        0.162     1.784
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.870
$abc$1729$new_new_n29__.in[1] (.names at (41,38))                                                                                                                                                                                                              0.000     1.870
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.103     1.972
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.972
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.057
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     2.057
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     2.205
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     2.205
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.205
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.367
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.452
wait_pll[3].E[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     2.452
data arrival time                                                                                                                                                                                                                                                        2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[3].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
clock uncertainty                                                                                                                                                                                                                                              0.000     1.469
cell setup time                                                                                                                                                                                                                                               -0.032     1.437
data required time                                                                                                                                                                                                                                                       1.437
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       1.437
data arrival time                                                                                                                                                                                                                                                       -2.452
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                        -1.015


#Path 30
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[4].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                  0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.623
| (inter-block routing)                                                                                                                                                                                                                                        0.162     1.784
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.870
$abc$1729$new_new_n29__.in[1] (.names at (41,38))                                                                                                                                                                                                              0.000     1.870
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.103     1.972
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.972
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.057
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     2.057
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     2.205
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     2.205
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.205
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.367
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.452
wait_pll[4].E[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     2.452
data arrival time                                                                                                                                                                                                                                                        2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
clock uncertainty                                                                                                                                                                                                                                              0.000     1.469
cell setup time                                                                                                                                                                                                                                               -0.032     1.437
data required time                                                                                                                                                                                                                                                       1.437
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       1.437
data arrival time                                                                                                                                                                                                                                                       -2.452
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                        -1.015


#Path 31
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[5].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                  0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.623
| (inter-block routing)                                                                                                                                                                                                                                        0.162     1.784
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.870
$abc$1729$new_new_n29__.in[1] (.names at (41,38))                                                                                                                                                                                                              0.000     1.870
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.103     1.972
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.972
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.057
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     2.057
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     2.205
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     2.205
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.205
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.367
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.452
wait_pll[5].E[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     2.452
data arrival time                                                                                                                                                                                                                                                        2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[5].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
clock uncertainty                                                                                                                                                                                                                                              0.000     1.469
cell setup time                                                                                                                                                                                                                                               -0.032     1.437
data required time                                                                                                                                                                                                                                                       1.437
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       1.437
data arrival time                                                                                                                                                                                                                                                       -2.452
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                        -1.015


#Path 32
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[6].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                  0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.623
| (inter-block routing)                                                                                                                                                                                                                                        0.162     1.784
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.870
$abc$1729$new_new_n29__.in[1] (.names at (41,38))                                                                                                                                                                                                              0.000     1.870
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.103     1.972
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.972
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.057
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     2.057
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     2.205
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     2.205
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.205
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.367
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.452
wait_pll[6].E[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     2.452
data arrival time                                                                                                                                                                                                                                                        2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[6].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
clock uncertainty                                                                                                                                                                                                                                              0.000     1.469
cell setup time                                                                                                                                                                                                                                               -0.032     1.437
data required time                                                                                                                                                                                                                                                       1.437
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       1.437
data arrival time                                                                                                                                                                                                                                                       -2.452
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                        -1.015


#Path 33
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[7].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                  0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.623
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.623
| (inter-block routing)                                                                                                                                                                                                                                        0.162     1.784
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.870
$abc$1729$new_new_n29__.in[1] (.names at (41,38))                                                                                                                                                                                                              0.000     1.870
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.103     1.972
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.972
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.057
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     2.057
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     2.205
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     2.205
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.205
| (inter-block routing)                                                                                                                                                                                                                                        0.162     2.367
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.452
wait_pll[7].E[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     2.452
data arrival time                                                                                                                                                                                                                                                        2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                        0.342     1.236
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.321
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
| (inter-block routing)                                                                                                                                                                                                                                        0.000     1.469
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.469
wait_pll[7].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.469
clock uncertainty                                                                                                                                                                                                                                              0.000     1.469
cell setup time                                                                                                                                                                                                                                               -0.032     1.437
data required time                                                                                                                                                                                                                                                       1.437
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       1.437
data arrival time                                                                                                                                                                                                                                                       -2.452
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                        -1.015


#Path 34
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.576     2.271
| (intra 'clb' routing)                                                                                0.085     2.356
data_i_serdes_reg[9].R[0] (dffre at (49,43))                                                           0.000     2.356
data arrival time                                                                                                2.356

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[9].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -2.356
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.849


#Path 35
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.576     2.271
| (intra 'clb' routing)                                                                                0.085     2.356
data_i_serdes_reg[4].R[0] (dffre at (49,43))                                                           0.000     2.356
data arrival time                                                                                                2.356

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[4].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -2.356
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.849


#Path 36
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.576     2.271
| (intra 'clb' routing)                                                                                0.085     2.356
data_i_serdes_reg[3].R[0] (dffre at (49,43))                                                           0.000     2.356
data arrival time                                                                                                2.356

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[3].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -2.356
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.849


#Path 37
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.576     2.271
| (intra 'clb' routing)                                                                                0.085     2.356
data_i_serdes_reg[7].R[0] (dffre at (49,43))                                                           0.000     2.356
data arrival time                                                                                                2.356

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[7].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -2.356
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.849


#Path 38
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.576     2.271
| (intra 'clb' routing)                                                                                0.085     2.356
data_i_serdes_reg[2].R[0] (dffre at (49,43))                                                           0.000     2.356
data arrival time                                                                                                2.356

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[2].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -2.356
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.849


#Path 39
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.576     2.271
| (intra 'clb' routing)                                                                                0.085     2.356
data_i_serdes_reg[8].R[0] (dffre at (49,43))                                                           0.000     2.356
data arrival time                                                                                                2.356

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[8].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -2.356
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.849


#Path 40
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.576     2.271
| (intra 'clb' routing)                                                                                0.085     2.356
data_i_serdes_reg[1].R[0] (dffre at (49,43))                                                           0.000     2.356
data arrival time                                                                                                2.356

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[1].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -2.356
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.849


#Path 41
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.576     2.271
| (intra 'clb' routing)                                                                                0.085     2.356
data_i_serdes_reg[0].R[0] (dffre at (49,43))                                                           0.000     2.356
data arrival time                                                                                                2.356

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[0].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -2.356
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.849


#Path 42
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.576     2.271
| (intra 'clb' routing)                                                                                0.085     2.356
data_i_serdes_reg[5].R[0] (dffre at (49,43))                                                           0.000     2.356
data arrival time                                                                                                2.356

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[5].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -2.356
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.849


#Path 43
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.576     2.271
| (intra 'clb' routing)                                                                                0.085     2.356
data_i_serdes_reg[6].R[0] (dffre at (49,43))                                                           0.000     2.356
data arrival time                                                                                                2.356

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[6].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -2.356
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.849


#Path 44
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[7].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                    0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.623
| (intra 'clb' routing)                                                                                0.000     1.623
| (inter-block routing)                                                                                0.162     1.784
| (intra 'clb' routing)                                                                                0.085     1.870
$abc$1729$new_new_n29__.in[1] (.names at (41,38))                                                      0.000     1.870
| (primitive '.names' combinational delay)                                                             0.103     1.972
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                     0.000     1.972
| (intra 'clb' routing)                                                                                0.085     2.057
$abc$1161$abc$702$li7_li7.in[1] (.names at (41,38))                                                    0.000     2.057
| (primitive '.names' combinational delay)                                                             0.148     2.205
$abc$1161$abc$702$li7_li7.out[0] (.names at (41,38))                                                   0.000     2.205
| (intra 'clb' routing)                                                                                0.000     2.205
wait_pll[7].D[0] (dffre at (41,38))                                                                    0.000     2.205
data arrival time                                                                                                2.205

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[7].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -2.205
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.768


#Path 45
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[6].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                    0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.623
| (intra 'clb' routing)                                                                                0.000     1.623
| (inter-block routing)                                                                                0.162     1.784
| (intra 'clb' routing)                                                                                0.085     1.870
$abc$1729$new_new_n29__.in[1] (.names at (41,38))                                                      0.000     1.870
| (primitive '.names' combinational delay)                                                             0.103     1.972
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                     0.000     1.972
| (intra 'clb' routing)                                                                                0.085     2.057
$abc$1161$abc$702$li6_li6.in[0] (.names at (41,38))                                                    0.000     2.057
| (primitive '.names' combinational delay)                                                             0.148     2.205
$abc$1161$abc$702$li6_li6.out[0] (.names at (41,38))                                                   0.000     2.205
| (intra 'clb' routing)                                                                                0.000     2.205
wait_pll[6].D[0] (dffre at (41,38))                                                                    0.000     2.205
data arrival time                                                                                                2.205

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[6].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -2.205
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.768


#Path 46
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[4].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                    0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.623
| (intra 'clb' routing)                                                                                0.000     1.623
| (inter-block routing)                                                                                0.162     1.784
| (intra 'clb' routing)                                                                                0.085     1.870
$abc$1161$abc$702$li4_li4.in[0] (.names at (41,38))                                                    0.000     1.870
| (primitive '.names' combinational delay)                                                             0.148     2.017
$abc$1161$abc$702$li4_li4.out[0] (.names at (41,38))                                                   0.000     2.017
| (intra 'clb' routing)                                                                                0.000     2.017
wait_pll[4].D[0] (dffre at (41,38))                                                                    0.000     2.017
data arrival time                                                                                                2.017

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -2.017
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.580


#Path 47
Startpoint: wait_pll[1].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[3].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[1].C[0] (dffre at (41,38))                                                                    0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.623
wait_pll[1].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.623
| (intra 'clb' routing)                                                                                0.000     1.623
| (inter-block routing)                                                                                0.162     1.784
| (intra 'clb' routing)                                                                                0.085     1.870
$abc$1161$abc$702$li3_li3.in[1] (.names at (41,38))                                                    0.000     1.870
| (primitive '.names' combinational delay)                                                             0.136     2.005
$abc$1161$abc$702$li3_li3.out[0] (.names at (41,38))                                                   0.000     2.005
| (intra 'clb' routing)                                                                                0.000     2.005
wait_pll[3].D[0] (dffre at (41,38))                                                                    0.000     2.005
data arrival time                                                                                                2.005

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[3].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -2.005
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.568


#Path 48
Startpoint: wait_pll[1].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[2].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[1].C[0] (dffre at (41,38))                                                                    0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.623
wait_pll[1].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.623
| (intra 'clb' routing)                                                                                0.000     1.623
| (inter-block routing)                                                                                0.162     1.784
| (intra 'clb' routing)                                                                                0.085     1.870
$abc$1161$abc$702$li2_li2.in[1] (.names at (41,38))                                                    0.000     1.870
| (primitive '.names' combinational delay)                                                             0.136     2.005
$abc$1161$abc$702$li2_li2.out[0] (.names at (41,38))                                                   0.000     2.005
| (intra 'clb' routing)                                                                                0.000     2.005
wait_pll[2].D[0] (dffre at (41,38))                                                                    0.000     2.005
data arrival time                                                                                                2.005

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[2].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -2.005
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.568


#Path 49
Startpoint: wait_pll[1].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[1].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[1].C[0] (dffre at (41,38))                                                                    0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.623
wait_pll[1].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.623
| (intra 'clb' routing)                                                                                0.000     1.623
| (inter-block routing)                                                                                0.162     1.784
| (intra 'clb' routing)                                                                                0.085     1.870
$abc$1161$abc$702$li1_li1.in[0] (.names at (41,38))                                                    0.000     1.870
| (primitive '.names' combinational delay)                                                             0.136     2.005
$abc$1161$abc$702$li1_li1.out[0] (.names at (41,38))                                                   0.000     2.005
| (intra 'clb' routing)                                                                                0.000     2.005
wait_pll[1].D[0] (dffre at (41,38))                                                                    0.000     2.005
data arrival time                                                                                                2.005

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[1].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -2.005
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.568


#Path 50
Startpoint: wait_pll[4].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[5].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                    0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.623
wait_pll[4].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.623
| (intra 'clb' routing)                                                                                0.000     1.623
| (inter-block routing)                                                                                0.162     1.784
| (intra 'clb' routing)                                                                                0.085     1.870
$abc$1161$abc$702$li5_li5.in[1] (.names at (41,38))                                                    0.000     1.870
| (primitive '.names' combinational delay)                                                             0.103     1.972
$abc$1161$abc$702$li5_li5.out[0] (.names at (41,38))                                                   0.000     1.972
| (intra 'clb' routing)                                                                                0.000     1.972
wait_pll[5].D[0] (dffre at (41,38))                                                                    0.000     1.972
data arrival time                                                                                                1.972

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[5].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -1.972
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.535


#Path 51
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[7].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.162     1.856
| (intra 'clb' routing)                                                                                0.085     1.942
wait_pll[7].R[0] (dffre at (41,38))                                                                    0.000     1.942
data arrival time                                                                                                1.942

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[7].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -1.942
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.504


#Path 52
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[6].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.162     1.856
| (intra 'clb' routing)                                                                                0.085     1.942
wait_pll[6].R[0] (dffre at (41,38))                                                                    0.000     1.942
data arrival time                                                                                                1.942

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[6].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -1.942
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.504


#Path 53
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[5].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.162     1.856
| (intra 'clb' routing)                                                                                0.085     1.942
wait_pll[5].R[0] (dffre at (41,38))                                                                    0.000     1.942
data arrival time                                                                                                1.942

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[5].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -1.942
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.504


#Path 54
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[4].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.162     1.856
| (intra 'clb' routing)                                                                                0.085     1.942
wait_pll[4].R[0] (dffre at (41,38))                                                                    0.000     1.942
data arrival time                                                                                                1.942

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[4].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -1.942
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.504


#Path 55
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[3].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.162     1.856
| (intra 'clb' routing)                                                                                0.085     1.942
wait_pll[3].R[0] (dffre at (41,38))                                                                    0.000     1.942
data arrival time                                                                                                1.942

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[3].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -1.942
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.504


#Path 56
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[2].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.162     1.856
| (intra 'clb' routing)                                                                                0.085     1.942
wait_pll[2].R[0] (dffre at (41,38))                                                                    0.000     1.942
data arrival time                                                                                                1.942

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[2].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -1.942
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.504


#Path 57
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[1].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.162     1.856
| (intra 'clb' routing)                                                                                0.085     1.942
wait_pll[1].R[0] (dffre at (41,38))                                                                    0.000     1.942
data arrival time                                                                                                1.942

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[1].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -1.942
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.504


#Path 58
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[0].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.518     1.413
| (intra 'clb' routing)                                                                                0.085     1.498
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.498
| (primitive '.names' combinational delay)                                                             0.197     1.695
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.695
| (intra 'clb' routing)                                                                                0.000     1.695
| (inter-block routing)                                                                                0.162     1.856
| (intra 'clb' routing)                                                                                0.085     1.942
wait_pll[0].R[0] (dffre at (41,38))                                                                    0.000     1.942
data arrival time                                                                                                1.942

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -1.942
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.504


#Path 59
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[0].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.469
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.623
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.623
| (intra 'clb' routing)                                                                                0.085     1.708
$abc$1161$abc$702$li0_li0.in[0] (.names at (41,38))                                                    0.000     1.708
| (primitive '.names' combinational delay)                                                             0.099     1.807
$abc$1161$abc$702$li0_li0.out[0] (.names at (41,38))                                                   0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
wait_pll[0].D[0] (dffre at (41,38))                                                                    0.000     1.807
data arrival time                                                                                                1.807

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.321
| (primitive '.names' combinational delay)                                                             0.148     1.469
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
| (inter-block routing)                                                                                0.000     1.469
| (intra 'clb' routing)                                                                                0.000     1.469
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.469
clock uncertainty                                                                                      0.000     1.469
cell setup time                                                                                       -0.032     1.437
data required time                                                                                               1.437
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.437
data arrival time                                                                                               -1.807
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.370


#Path 60
Startpoint: data_i_serdes[8].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[8].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.303     1.539
data_i_serdes_reg[8].D[0] (dffre at (49,43))                                                           0.000     1.539
data arrival time                                                                                                1.539

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[8].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -1.539
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.032


#Path 61
Startpoint: data_i_serdes[4].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[4].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.282     1.518
data_i_serdes_reg[4].D[0] (dffre at (49,43))                                                           0.000     1.518
data arrival time                                                                                                1.518

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[4].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -1.518
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.010


#Path 62
Startpoint: data_i_serdes[5].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[5].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.282     1.518
data_i_serdes_reg[5].D[0] (dffre at (49,43))                                                           0.000     1.518
data arrival time                                                                                                1.518

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[5].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -1.518
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.010


#Path 63
Startpoint: data_i_serdes[2].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[2].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.233     1.469
data_i_serdes_reg[2].D[0] (dffre at (49,43))                                                           0.000     1.469
data arrival time                                                                                                1.469

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[2].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -1.469
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.039


#Path 64
Startpoint: data_i_serdes[9].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[9].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.233     1.469
data_i_serdes_reg[9].D[0] (dffre at (49,43))                                                           0.000     1.469
data arrival time                                                                                                1.469

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[9].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -1.469
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.039


#Path 65
Startpoint: data_i_serdes[3].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[3].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.221     1.457
data_i_serdes_reg[3].D[0] (dffre at (49,43))                                                           0.000     1.457
data arrival time                                                                                                1.457

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[3].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -1.457
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.051


#Path 66
Startpoint: data_i_serdes[0].inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[0].inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.221     1.457
data_i_serdes_reg[0].D[0] (dffre at (49,43))                                                           0.000     1.457
data arrival time                                                                                                1.457

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[0].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -1.457
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.051


#Path 67
Startpoint: data_i_serdes[7].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[7].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.221     1.457
data_i_serdes_reg[7].D[0] (dffre at (49,43))                                                           0.000     1.457
data arrival time                                                                                                1.457

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[7].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -1.457
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.051


#Path 68
Startpoint: data_i_serdes[6].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[6].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.221     1.457
data_i_serdes_reg[6].D[0] (dffre at (49,43))                                                           0.000     1.457
data arrival time                                                                                                1.457

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[6].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -1.457
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.051


#Path 69
Startpoint: data_i_serdes[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[1].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.184     1.420
data_i_serdes_reg[1].D[0] (dffre at (49,43))                                                           0.000     1.420
data arrival time                                                                                                1.420

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.342     1.236
| (intra 'clb' routing)                                                                                0.085     1.321
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.321
| (primitive '.names' combinational delay)                                                             0.218     1.539
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
| (inter-block routing)                                                                                0.000     1.539
| (intra 'clb' routing)                                                                                0.000     1.539
data_i_serdes_reg[1].C[0] (dffre at (49,43))                                                           0.000     1.539
clock uncertainty                                                                                      0.000     1.539
cell setup time                                                                                       -0.032     1.508
data required time                                                                                               1.508
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.508
data arrival time                                                                                               -1.420
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.087


#End of timing report
