<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Projects | Mohammad Farukh Zafar</title>
  <style>
    body {
      font-family: "Helvetica Neue", Helvetica, Arial, sans-serif;
      margin: 0;
      color: #222;
      background: #fff;
    }
    a { color: #1b9e77; text-decoration: none; }
    a:hover { text-decoration: underline; }

    nav {
      max-width: 1100px;
      margin: 20px auto 0 auto;
      padding: 0 20px;
      display: flex;
      gap: 20px;
      font-size: 0.95em;
    }

    .container {
      max-width: 1100px;
      margin: 0 auto;
      padding: 40px 20px;
      display: grid;
      grid-template-columns: 280px 1fr;
      gap: 60px;
    }

    .sidebar {
      text-align: center;
    }
    .profile-pic {
      width: 180px;
      height: 180px;
      border-radius: 50%;
      object-fit: cover;
      margin-bottom: 20px;
    }
    .name {
      font-size: 1.6em;
      font-weight: 500;
      margin-bottom: 6px;
    }
    .role {
      font-size: 1em;
      color: #555;
      margin-bottom: 16px;
    }
    .affiliation {
      font-size: 0.95em;
      line-height: 1.5;
      color: #333;
      margin-bottom: 18px;
    }
    .links a {
      margin: 0 6px;
      font-size: 0.95em;
    }

    h2 {
      font-size: 1.3em;
      font-weight: 500;
      margin-top: 0;
      margin-bottom: 12px;
    }
    section {
      margin-bottom: 36px;
    }
    p {
      line-height: 1.6;
      margin-top: 0;
    }
    ul {
      padding-left: 18px;
      margin: 6px 0 0 0;
    }
    li {
      margin-bottom: 14px;
    }

    @media (max-width: 900px) {
      .container { grid-template-columns: 1fr; }
      .sidebar { margin-bottom: 20px; }
    }
  </style>
</head>
<body>

  <nav>
    <a href="index.html">Home</a>
    <a href="projects.html">Projects</a>
    <a href="cv.html">CV</a>
    <a href="contact.html">Contact</a>
  </nav>

  <div class="container">

    <!-- Sidebar -->
    <aside class="sidebar">
      <div class="name">Mohammad Farukh Zafar</div>
      <div class="role">M.Tech Student</div>
      <div class="affiliation">
        Electronic Systems Engineering<br />
        Indian Institute of Science, Bangalore
      </div>
      <div class="links">
        <a href="mailto:farukhzafar@iisc.ac.in">Email</a> ·
        <a href="https://github.com/farrukhzaf" target="_blank">GitHub</a> ·
        <a href="CV.pdf" target="_blank">CV</a>
      </div>
    </aside>

    <!-- Main content -->
    <main>

      <section>
        <h2>Research & Academic Projects</h2>
        <p>
          The following projects reflect my academic and research experience in digital and analog VLSI design, 
          computer architecture, FPGA-based systems, and hardware acceleration. My work emphasizes rigorous 
          architecture design, timing analysis, and system-level validation.
        </p>
      </section>

      <section>
        <h2>FPGA-Based Time-to-Digital Converter for Quantum Key Distribution</h2>
        <p>
          <strong>M.Tech Major Project (Ongoing)</strong><br />
          This project focuses on the design of a high-resolution time-to-digital converter (TDC) for quantum key 
          distribution (QKD) receiver systems, where precise photon arrival timing is critical for secure key 
          generation.
        </p>
        <ul>
          <li>Implemented SPI-based interfacing and finite state machine control for the TI TDC7200 on FPGA</li>
          <li>Achieved timing resolution of approximately 55 ps on Basys-3 FPGA platform</li>
          <li>Currently developing a fully FPGA-based tapped delay-line TDC with coarse–fine time combination</li>
          <li>Targeting sub-100 ps resolution with long-term goals of ASIC migration</li>
        </ul>
        <p><em>Technologies:</em> Verilog, FPGA, SPI, Quantum Communication</p>
      </section>

      <section>
        <h2>16-bit Multicycle CISC Processor on FPGA</h2>
        <p>
          Designed and implemented a 16-bit multicycle CISC processor with a custom instruction set supporting 
          arithmetic operations, memory access, shift/rotate functions, and conditional branching.
        </p>
        <ul>
          <li>Implemented unified 32×16-bit memory architecture using distributed RAM</li>
          <li>Validated design using 8-bit unsigned multiplication test programs</li>
          <li>Achieved maximum operating frequency of 138 MHz with efficient resource utilization</li>
        </ul>
        <p><em>Technologies:</em> Verilog, Processor Architecture, FPGA</p>
      </section>

      <section>
        <h2>FPGA–CPU Co-Processor for HDR Image Tone-Mapping</h2>
        <p>
          Developed a hardware–software co-processing system for HDR image tone-mapping, accelerating 
          computationally intensive Gaussian filtering on FPGA while leveraging CPU-based post-processing.
        </p>
        <ul>
          <li>Implemented 2D convolution with a 5×5 Gaussian filter using line-buffer optimization</li>
          <li>Designed UART-based communication between FPGA and host processor</li>
          <li>Achieved tone-mapped image quality comparable to software implementations</li>
        </ul>
        <p><em>Technologies:</em> Verilog, FPGA, Image Processing</p>
      </section>

      <section>
        <h2>16-bit Pipelined Radix-4 Booth Multiplier</h2>
        <p>
          Designed a two-stage pipelined signed/unsigned radix-4 Booth multiplier optimized for high throughput 
          and energy efficiency in digital arithmetic units.
        </p>
        <ul>
          <li>Implemented Wallace tree reduction and carry-skip adders in GPDK45nm technology</li>
          <li>Optimized MOSFET sizing and arithmetic blocks for performance and power</li>
          <li>Achieved high operating frequency with reduced area overhead</li>
        </ul>
        <p><em>Technologies:</em> Cadence Virtuoso, Digital VLSI Design</p>
      </section>

    </main>
  </div>

<
