# ğŸ§  Single-Cycle RISC-V Processor Design

This repository contains the Verilog HDL implementation of a **Single-Cycle RISC-V processor**, designed and simulated using **Xilinx Vivado**. The processor supports essential RISC-V instructions and demonstrates a clear architectural breakdown of a basic CPU pipeline without pipelining stages.

---

## ğŸš€ Features

- Fully modular Verilog-based RISC-V CPU design
- Executes RV32I base integer instruction set (R, I, S, B-types)
- Separate **Instruction** and **Data Memory** modules
- ALU with arithmetic and logical operations
- Register file with read/write access
- Instruction decoding using a custom **Control Unit**
- 32-bit `program_counter` and `sign_extender` modules
- Parameterizable memory size
- Easily testable using `program.mem` file
- Simulated and verified using Vivado testbench (`CPU_tb.v`)

---

## ğŸ› ï¸ Requirements

- **Vivado Design Suite** (tested with Vivado 2020.2 and above)
- Basic knowledge of Verilog and RISC-V ISA

---

## ğŸ“ Directory Structure

```bash
â”œâ”€â”€ .gitignore                                 # Ignores all Vivado-generated files
â”œâ”€â”€ README.md                                  # You're reading it
â”œâ”€â”€ program.mem                                # Memory initialization file (hex instructions)
â”œâ”€â”€ Enhanced_single_cycle_risc-v_processor.xpr # Vivado project file
â”œâ”€â”€ Enhanced_single_cycle_risc-v_processor.srcs/
â”‚   â”œâ”€â”€ sources_1/
â”‚   â”‚   â””â”€â”€ new/
â”‚   â”‚       â”œâ”€â”€ ALU.v
â”‚   â”‚       â”œâ”€â”€ CPU.v
â”‚   â”‚       â”œâ”€â”€ control_unit.v
â”‚   â”‚       â”œâ”€â”€ data_memory.v
â”‚   â”‚       â”œâ”€â”€ instruction_memory.v
â”‚   â”‚       â”œâ”€â”€ program_unit.v
â”‚   â”‚       â”œâ”€â”€ reg_file.v
â”‚   â”‚       â””â”€â”€ sign_extender.v
â”‚   â””â”€â”€ sim_1/
â”‚       â””â”€â”€ new/
â”‚           â””â”€â”€ CPU_tb.v                       # Testbench
