
testebee.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f72c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007f8  0800f7f0  0800f7f0  0001f7f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ffe8  0800ffe8  000202a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ffe8  0800ffe8  0001ffe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fff0  0800fff0  000202a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fff0  0800fff0  0001fff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fff4  0800fff4  0001fff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a4  20000000  0800fff8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000890  200002a4  0801029c  000202a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b34  0801029c  00020b34  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000202a4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015c74  00000000  00000000  0002030f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000303e  00000000  00000000  00035f83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001590  00000000  00000000  00038fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000111e  00000000  00000000  0003a558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015baf  00000000  00000000  0003b676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018c3a  00000000  00000000  00051225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00082567  00000000  00000000  00069e5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006898  00000000  00000000  000ec3c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000f2c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002a4 	.word	0x200002a4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800f7d4 	.word	0x0800f7d4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002a8 	.word	0x200002a8
 8000104:	0800f7d4 	.word	0x0800f7d4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fe5f 	bl	8002100 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fdaf 	bl	8001fb0 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fe51 	bl	8002100 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fe47 	bl	8002100 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fdd7 	bl	8002034 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fdcd 	bl	8002034 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fb43 	bl	8000b3c <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 facf 	bl	8000a64 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fb35 	bl	8000b3c <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fb2b 	bl	8000b3c <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fadb 	bl	8000ab0 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fad1 	bl	8000ab0 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	; (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	; (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f8a4 	bl	8000698 <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			; (mov r8, r8)

0800055c <__aeabi_lmul>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	46ce      	mov	lr, r9
 8000560:	4699      	mov	r9, r3
 8000562:	0c03      	lsrs	r3, r0, #16
 8000564:	469c      	mov	ip, r3
 8000566:	0413      	lsls	r3, r2, #16
 8000568:	4647      	mov	r7, r8
 800056a:	0c1b      	lsrs	r3, r3, #16
 800056c:	001d      	movs	r5, r3
 800056e:	000e      	movs	r6, r1
 8000570:	4661      	mov	r1, ip
 8000572:	0404      	lsls	r4, r0, #16
 8000574:	0c24      	lsrs	r4, r4, #16
 8000576:	b580      	push	{r7, lr}
 8000578:	0007      	movs	r7, r0
 800057a:	0c10      	lsrs	r0, r2, #16
 800057c:	434b      	muls	r3, r1
 800057e:	4365      	muls	r5, r4
 8000580:	4341      	muls	r1, r0
 8000582:	4360      	muls	r0, r4
 8000584:	0c2c      	lsrs	r4, r5, #16
 8000586:	18c0      	adds	r0, r0, r3
 8000588:	1820      	adds	r0, r4, r0
 800058a:	468c      	mov	ip, r1
 800058c:	4283      	cmp	r3, r0
 800058e:	d903      	bls.n	8000598 <__aeabi_lmul+0x3c>
 8000590:	2380      	movs	r3, #128	; 0x80
 8000592:	025b      	lsls	r3, r3, #9
 8000594:	4698      	mov	r8, r3
 8000596:	44c4      	add	ip, r8
 8000598:	4649      	mov	r1, r9
 800059a:	4379      	muls	r1, r7
 800059c:	4356      	muls	r6, r2
 800059e:	0c03      	lsrs	r3, r0, #16
 80005a0:	042d      	lsls	r5, r5, #16
 80005a2:	0c2d      	lsrs	r5, r5, #16
 80005a4:	1989      	adds	r1, r1, r6
 80005a6:	4463      	add	r3, ip
 80005a8:	0400      	lsls	r0, r0, #16
 80005aa:	1940      	adds	r0, r0, r5
 80005ac:	18c9      	adds	r1, r1, r3
 80005ae:	bcc0      	pop	{r6, r7}
 80005b0:	46b9      	mov	r9, r7
 80005b2:	46b0      	mov	r8, r6
 80005b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)

080005b8 <__aeabi_d2uiz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <__aeabi_d2uiz+0x38>)
 80005be:	0004      	movs	r4, r0
 80005c0:	000d      	movs	r5, r1
 80005c2:	f7ff ff67 	bl	8000494 <__aeabi_dcmpge>
 80005c6:	2800      	cmp	r0, #0
 80005c8:	d104      	bne.n	80005d4 <__aeabi_d2uiz+0x1c>
 80005ca:	0020      	movs	r0, r4
 80005cc:	0029      	movs	r1, r5
 80005ce:	f002 fc5d 	bl	8002e8c <__aeabi_d2iz>
 80005d2:	bd70      	pop	{r4, r5, r6, pc}
 80005d4:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <__aeabi_d2uiz+0x38>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	0020      	movs	r0, r4
 80005da:	0029      	movs	r1, r5
 80005dc:	f002 f8b6 	bl	800274c <__aeabi_dsub>
 80005e0:	f002 fc54 	bl	8002e8c <__aeabi_d2iz>
 80005e4:	2380      	movs	r3, #128	; 0x80
 80005e6:	061b      	lsls	r3, r3, #24
 80005e8:	469c      	mov	ip, r3
 80005ea:	4460      	add	r0, ip
 80005ec:	e7f1      	b.n	80005d2 <__aeabi_d2uiz+0x1a>
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	41e00000 	.word	0x41e00000

080005f4 <__aeabi_d2lz>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0005      	movs	r5, r0
 80005f8:	000c      	movs	r4, r1
 80005fa:	2200      	movs	r2, #0
 80005fc:	2300      	movs	r3, #0
 80005fe:	0028      	movs	r0, r5
 8000600:	0021      	movs	r1, r4
 8000602:	f7ff ff29 	bl	8000458 <__aeabi_dcmplt>
 8000606:	2800      	cmp	r0, #0
 8000608:	d108      	bne.n	800061c <__aeabi_d2lz+0x28>
 800060a:	0028      	movs	r0, r5
 800060c:	0021      	movs	r1, r4
 800060e:	f000 f80f 	bl	8000630 <__aeabi_d2ulz>
 8000612:	0002      	movs	r2, r0
 8000614:	000b      	movs	r3, r1
 8000616:	0010      	movs	r0, r2
 8000618:	0019      	movs	r1, r3
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	2380      	movs	r3, #128	; 0x80
 800061e:	061b      	lsls	r3, r3, #24
 8000620:	18e1      	adds	r1, r4, r3
 8000622:	0028      	movs	r0, r5
 8000624:	f000 f804 	bl	8000630 <__aeabi_d2ulz>
 8000628:	2300      	movs	r3, #0
 800062a:	4242      	negs	r2, r0
 800062c:	418b      	sbcs	r3, r1
 800062e:	e7f2      	b.n	8000616 <__aeabi_d2lz+0x22>

08000630 <__aeabi_d2ulz>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	2200      	movs	r2, #0
 8000634:	4b0b      	ldr	r3, [pc, #44]	; (8000664 <__aeabi_d2ulz+0x34>)
 8000636:	000d      	movs	r5, r1
 8000638:	0004      	movs	r4, r0
 800063a:	f001 fdc5 	bl	80021c8 <__aeabi_dmul>
 800063e:	f7ff ffbb 	bl	80005b8 <__aeabi_d2uiz>
 8000642:	0006      	movs	r6, r0
 8000644:	f002 fc88 	bl	8002f58 <__aeabi_ui2d>
 8000648:	2200      	movs	r2, #0
 800064a:	4b07      	ldr	r3, [pc, #28]	; (8000668 <__aeabi_d2ulz+0x38>)
 800064c:	f001 fdbc 	bl	80021c8 <__aeabi_dmul>
 8000650:	0002      	movs	r2, r0
 8000652:	000b      	movs	r3, r1
 8000654:	0020      	movs	r0, r4
 8000656:	0029      	movs	r1, r5
 8000658:	f002 f878 	bl	800274c <__aeabi_dsub>
 800065c:	f7ff ffac 	bl	80005b8 <__aeabi_d2uiz>
 8000660:	0031      	movs	r1, r6
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	3df00000 	.word	0x3df00000
 8000668:	41f00000 	.word	0x41f00000

0800066c <__aeabi_l2d>:
 800066c:	b570      	push	{r4, r5, r6, lr}
 800066e:	0006      	movs	r6, r0
 8000670:	0008      	movs	r0, r1
 8000672:	f002 fc41 	bl	8002ef8 <__aeabi_i2d>
 8000676:	2200      	movs	r2, #0
 8000678:	4b06      	ldr	r3, [pc, #24]	; (8000694 <__aeabi_l2d+0x28>)
 800067a:	f001 fda5 	bl	80021c8 <__aeabi_dmul>
 800067e:	000d      	movs	r5, r1
 8000680:	0004      	movs	r4, r0
 8000682:	0030      	movs	r0, r6
 8000684:	f002 fc68 	bl	8002f58 <__aeabi_ui2d>
 8000688:	002b      	movs	r3, r5
 800068a:	0022      	movs	r2, r4
 800068c:	f000 fe42 	bl	8001314 <__aeabi_dadd>
 8000690:	bd70      	pop	{r4, r5, r6, pc}
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	41f00000 	.word	0x41f00000

08000698 <__udivmoddi4>:
 8000698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800069a:	4657      	mov	r7, sl
 800069c:	464e      	mov	r6, r9
 800069e:	4645      	mov	r5, r8
 80006a0:	46de      	mov	lr, fp
 80006a2:	b5e0      	push	{r5, r6, r7, lr}
 80006a4:	0004      	movs	r4, r0
 80006a6:	000d      	movs	r5, r1
 80006a8:	4692      	mov	sl, r2
 80006aa:	4699      	mov	r9, r3
 80006ac:	b083      	sub	sp, #12
 80006ae:	428b      	cmp	r3, r1
 80006b0:	d830      	bhi.n	8000714 <__udivmoddi4+0x7c>
 80006b2:	d02d      	beq.n	8000710 <__udivmoddi4+0x78>
 80006b4:	4649      	mov	r1, r9
 80006b6:	4650      	mov	r0, sl
 80006b8:	f002 fd60 	bl	800317c <__clzdi2>
 80006bc:	0029      	movs	r1, r5
 80006be:	0006      	movs	r6, r0
 80006c0:	0020      	movs	r0, r4
 80006c2:	f002 fd5b 	bl	800317c <__clzdi2>
 80006c6:	1a33      	subs	r3, r6, r0
 80006c8:	4698      	mov	r8, r3
 80006ca:	3b20      	subs	r3, #32
 80006cc:	d434      	bmi.n	8000738 <__udivmoddi4+0xa0>
 80006ce:	469b      	mov	fp, r3
 80006d0:	4653      	mov	r3, sl
 80006d2:	465a      	mov	r2, fp
 80006d4:	4093      	lsls	r3, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	001f      	movs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d83b      	bhi.n	800075c <__udivmoddi4+0xc4>
 80006e4:	42af      	cmp	r7, r5
 80006e6:	d100      	bne.n	80006ea <__udivmoddi4+0x52>
 80006e8:	e079      	b.n	80007de <__udivmoddi4+0x146>
 80006ea:	465b      	mov	r3, fp
 80006ec:	1ba4      	subs	r4, r4, r6
 80006ee:	41bd      	sbcs	r5, r7
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	da00      	bge.n	80006f6 <__udivmoddi4+0x5e>
 80006f4:	e076      	b.n	80007e4 <__udivmoddi4+0x14c>
 80006f6:	2200      	movs	r2, #0
 80006f8:	2300      	movs	r3, #0
 80006fa:	9200      	str	r2, [sp, #0]
 80006fc:	9301      	str	r3, [sp, #4]
 80006fe:	2301      	movs	r3, #1
 8000700:	465a      	mov	r2, fp
 8000702:	4093      	lsls	r3, r2
 8000704:	9301      	str	r3, [sp, #4]
 8000706:	2301      	movs	r3, #1
 8000708:	4642      	mov	r2, r8
 800070a:	4093      	lsls	r3, r2
 800070c:	9300      	str	r3, [sp, #0]
 800070e:	e029      	b.n	8000764 <__udivmoddi4+0xcc>
 8000710:	4282      	cmp	r2, r0
 8000712:	d9cf      	bls.n	80006b4 <__udivmoddi4+0x1c>
 8000714:	2200      	movs	r2, #0
 8000716:	2300      	movs	r3, #0
 8000718:	9200      	str	r2, [sp, #0]
 800071a:	9301      	str	r3, [sp, #4]
 800071c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <__udivmoddi4+0x8e>
 8000722:	601c      	str	r4, [r3, #0]
 8000724:	605d      	str	r5, [r3, #4]
 8000726:	9800      	ldr	r0, [sp, #0]
 8000728:	9901      	ldr	r1, [sp, #4]
 800072a:	b003      	add	sp, #12
 800072c:	bcf0      	pop	{r4, r5, r6, r7}
 800072e:	46bb      	mov	fp, r7
 8000730:	46b2      	mov	sl, r6
 8000732:	46a9      	mov	r9, r5
 8000734:	46a0      	mov	r8, r4
 8000736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000738:	4642      	mov	r2, r8
 800073a:	469b      	mov	fp, r3
 800073c:	2320      	movs	r3, #32
 800073e:	1a9b      	subs	r3, r3, r2
 8000740:	4652      	mov	r2, sl
 8000742:	40da      	lsrs	r2, r3
 8000744:	4641      	mov	r1, r8
 8000746:	0013      	movs	r3, r2
 8000748:	464a      	mov	r2, r9
 800074a:	408a      	lsls	r2, r1
 800074c:	0017      	movs	r7, r2
 800074e:	4642      	mov	r2, r8
 8000750:	431f      	orrs	r7, r3
 8000752:	4653      	mov	r3, sl
 8000754:	4093      	lsls	r3, r2
 8000756:	001e      	movs	r6, r3
 8000758:	42af      	cmp	r7, r5
 800075a:	d9c3      	bls.n	80006e4 <__udivmoddi4+0x4c>
 800075c:	2200      	movs	r2, #0
 800075e:	2300      	movs	r3, #0
 8000760:	9200      	str	r2, [sp, #0]
 8000762:	9301      	str	r3, [sp, #4]
 8000764:	4643      	mov	r3, r8
 8000766:	2b00      	cmp	r3, #0
 8000768:	d0d8      	beq.n	800071c <__udivmoddi4+0x84>
 800076a:	07fb      	lsls	r3, r7, #31
 800076c:	0872      	lsrs	r2, r6, #1
 800076e:	431a      	orrs	r2, r3
 8000770:	4646      	mov	r6, r8
 8000772:	087b      	lsrs	r3, r7, #1
 8000774:	e00e      	b.n	8000794 <__udivmoddi4+0xfc>
 8000776:	42ab      	cmp	r3, r5
 8000778:	d101      	bne.n	800077e <__udivmoddi4+0xe6>
 800077a:	42a2      	cmp	r2, r4
 800077c:	d80c      	bhi.n	8000798 <__udivmoddi4+0x100>
 800077e:	1aa4      	subs	r4, r4, r2
 8000780:	419d      	sbcs	r5, r3
 8000782:	2001      	movs	r0, #1
 8000784:	1924      	adds	r4, r4, r4
 8000786:	416d      	adcs	r5, r5
 8000788:	2100      	movs	r1, #0
 800078a:	3e01      	subs	r6, #1
 800078c:	1824      	adds	r4, r4, r0
 800078e:	414d      	adcs	r5, r1
 8000790:	2e00      	cmp	r6, #0
 8000792:	d006      	beq.n	80007a2 <__udivmoddi4+0x10a>
 8000794:	42ab      	cmp	r3, r5
 8000796:	d9ee      	bls.n	8000776 <__udivmoddi4+0xde>
 8000798:	3e01      	subs	r6, #1
 800079a:	1924      	adds	r4, r4, r4
 800079c:	416d      	adcs	r5, r5
 800079e:	2e00      	cmp	r6, #0
 80007a0:	d1f8      	bne.n	8000794 <__udivmoddi4+0xfc>
 80007a2:	9800      	ldr	r0, [sp, #0]
 80007a4:	9901      	ldr	r1, [sp, #4]
 80007a6:	465b      	mov	r3, fp
 80007a8:	1900      	adds	r0, r0, r4
 80007aa:	4169      	adcs	r1, r5
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	db24      	blt.n	80007fa <__udivmoddi4+0x162>
 80007b0:	002b      	movs	r3, r5
 80007b2:	465a      	mov	r2, fp
 80007b4:	4644      	mov	r4, r8
 80007b6:	40d3      	lsrs	r3, r2
 80007b8:	002a      	movs	r2, r5
 80007ba:	40e2      	lsrs	r2, r4
 80007bc:	001c      	movs	r4, r3
 80007be:	465b      	mov	r3, fp
 80007c0:	0015      	movs	r5, r2
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	db2a      	blt.n	800081c <__udivmoddi4+0x184>
 80007c6:	0026      	movs	r6, r4
 80007c8:	409e      	lsls	r6, r3
 80007ca:	0033      	movs	r3, r6
 80007cc:	0026      	movs	r6, r4
 80007ce:	4647      	mov	r7, r8
 80007d0:	40be      	lsls	r6, r7
 80007d2:	0032      	movs	r2, r6
 80007d4:	1a80      	subs	r0, r0, r2
 80007d6:	4199      	sbcs	r1, r3
 80007d8:	9000      	str	r0, [sp, #0]
 80007da:	9101      	str	r1, [sp, #4]
 80007dc:	e79e      	b.n	800071c <__udivmoddi4+0x84>
 80007de:	42a3      	cmp	r3, r4
 80007e0:	d8bc      	bhi.n	800075c <__udivmoddi4+0xc4>
 80007e2:	e782      	b.n	80006ea <__udivmoddi4+0x52>
 80007e4:	4642      	mov	r2, r8
 80007e6:	2320      	movs	r3, #32
 80007e8:	2100      	movs	r1, #0
 80007ea:	1a9b      	subs	r3, r3, r2
 80007ec:	2200      	movs	r2, #0
 80007ee:	9100      	str	r1, [sp, #0]
 80007f0:	9201      	str	r2, [sp, #4]
 80007f2:	2201      	movs	r2, #1
 80007f4:	40da      	lsrs	r2, r3
 80007f6:	9201      	str	r2, [sp, #4]
 80007f8:	e785      	b.n	8000706 <__udivmoddi4+0x6e>
 80007fa:	4642      	mov	r2, r8
 80007fc:	2320      	movs	r3, #32
 80007fe:	1a9b      	subs	r3, r3, r2
 8000800:	002a      	movs	r2, r5
 8000802:	4646      	mov	r6, r8
 8000804:	409a      	lsls	r2, r3
 8000806:	0023      	movs	r3, r4
 8000808:	40f3      	lsrs	r3, r6
 800080a:	4644      	mov	r4, r8
 800080c:	4313      	orrs	r3, r2
 800080e:	002a      	movs	r2, r5
 8000810:	40e2      	lsrs	r2, r4
 8000812:	001c      	movs	r4, r3
 8000814:	465b      	mov	r3, fp
 8000816:	0015      	movs	r5, r2
 8000818:	2b00      	cmp	r3, #0
 800081a:	dad4      	bge.n	80007c6 <__udivmoddi4+0x12e>
 800081c:	4642      	mov	r2, r8
 800081e:	002f      	movs	r7, r5
 8000820:	2320      	movs	r3, #32
 8000822:	0026      	movs	r6, r4
 8000824:	4097      	lsls	r7, r2
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	40de      	lsrs	r6, r3
 800082a:	003b      	movs	r3, r7
 800082c:	4333      	orrs	r3, r6
 800082e:	e7cd      	b.n	80007cc <__udivmoddi4+0x134>

08000830 <__aeabi_fdiv>:
 8000830:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000832:	464f      	mov	r7, r9
 8000834:	4646      	mov	r6, r8
 8000836:	46d6      	mov	lr, sl
 8000838:	0245      	lsls	r5, r0, #9
 800083a:	b5c0      	push	{r6, r7, lr}
 800083c:	0047      	lsls	r7, r0, #1
 800083e:	1c0c      	adds	r4, r1, #0
 8000840:	0a6d      	lsrs	r5, r5, #9
 8000842:	0e3f      	lsrs	r7, r7, #24
 8000844:	0fc6      	lsrs	r6, r0, #31
 8000846:	2f00      	cmp	r7, #0
 8000848:	d100      	bne.n	800084c <__aeabi_fdiv+0x1c>
 800084a:	e06f      	b.n	800092c <__aeabi_fdiv+0xfc>
 800084c:	2fff      	cmp	r7, #255	; 0xff
 800084e:	d100      	bne.n	8000852 <__aeabi_fdiv+0x22>
 8000850:	e074      	b.n	800093c <__aeabi_fdiv+0x10c>
 8000852:	2300      	movs	r3, #0
 8000854:	2280      	movs	r2, #128	; 0x80
 8000856:	4699      	mov	r9, r3
 8000858:	469a      	mov	sl, r3
 800085a:	00ed      	lsls	r5, r5, #3
 800085c:	04d2      	lsls	r2, r2, #19
 800085e:	4315      	orrs	r5, r2
 8000860:	3f7f      	subs	r7, #127	; 0x7f
 8000862:	0263      	lsls	r3, r4, #9
 8000864:	0a5b      	lsrs	r3, r3, #9
 8000866:	4698      	mov	r8, r3
 8000868:	0063      	lsls	r3, r4, #1
 800086a:	0e1b      	lsrs	r3, r3, #24
 800086c:	0fe4      	lsrs	r4, r4, #31
 800086e:	2b00      	cmp	r3, #0
 8000870:	d04d      	beq.n	800090e <__aeabi_fdiv+0xde>
 8000872:	2bff      	cmp	r3, #255	; 0xff
 8000874:	d045      	beq.n	8000902 <__aeabi_fdiv+0xd2>
 8000876:	4642      	mov	r2, r8
 8000878:	2180      	movs	r1, #128	; 0x80
 800087a:	00d2      	lsls	r2, r2, #3
 800087c:	04c9      	lsls	r1, r1, #19
 800087e:	4311      	orrs	r1, r2
 8000880:	4688      	mov	r8, r1
 8000882:	2200      	movs	r2, #0
 8000884:	3b7f      	subs	r3, #127	; 0x7f
 8000886:	0031      	movs	r1, r6
 8000888:	1aff      	subs	r7, r7, r3
 800088a:	464b      	mov	r3, r9
 800088c:	4061      	eors	r1, r4
 800088e:	b2c9      	uxtb	r1, r1
 8000890:	2b0f      	cmp	r3, #15
 8000892:	d900      	bls.n	8000896 <__aeabi_fdiv+0x66>
 8000894:	e0b8      	b.n	8000a08 <__aeabi_fdiv+0x1d8>
 8000896:	4870      	ldr	r0, [pc, #448]	; (8000a58 <__aeabi_fdiv+0x228>)
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	58c3      	ldr	r3, [r0, r3]
 800089c:	469f      	mov	pc, r3
 800089e:	2300      	movs	r3, #0
 80008a0:	4698      	mov	r8, r3
 80008a2:	0026      	movs	r6, r4
 80008a4:	4645      	mov	r5, r8
 80008a6:	4692      	mov	sl, r2
 80008a8:	4653      	mov	r3, sl
 80008aa:	2b02      	cmp	r3, #2
 80008ac:	d100      	bne.n	80008b0 <__aeabi_fdiv+0x80>
 80008ae:	e08d      	b.n	80009cc <__aeabi_fdiv+0x19c>
 80008b0:	2b03      	cmp	r3, #3
 80008b2:	d100      	bne.n	80008b6 <__aeabi_fdiv+0x86>
 80008b4:	e0a1      	b.n	80009fa <__aeabi_fdiv+0x1ca>
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d018      	beq.n	80008ec <__aeabi_fdiv+0xbc>
 80008ba:	003b      	movs	r3, r7
 80008bc:	337f      	adds	r3, #127	; 0x7f
 80008be:	2b00      	cmp	r3, #0
 80008c0:	dd6d      	ble.n	800099e <__aeabi_fdiv+0x16e>
 80008c2:	076a      	lsls	r2, r5, #29
 80008c4:	d004      	beq.n	80008d0 <__aeabi_fdiv+0xa0>
 80008c6:	220f      	movs	r2, #15
 80008c8:	402a      	ands	r2, r5
 80008ca:	2a04      	cmp	r2, #4
 80008cc:	d000      	beq.n	80008d0 <__aeabi_fdiv+0xa0>
 80008ce:	3504      	adds	r5, #4
 80008d0:	012a      	lsls	r2, r5, #4
 80008d2:	d503      	bpl.n	80008dc <__aeabi_fdiv+0xac>
 80008d4:	4b61      	ldr	r3, [pc, #388]	; (8000a5c <__aeabi_fdiv+0x22c>)
 80008d6:	401d      	ands	r5, r3
 80008d8:	003b      	movs	r3, r7
 80008da:	3380      	adds	r3, #128	; 0x80
 80008dc:	2bfe      	cmp	r3, #254	; 0xfe
 80008de:	dd00      	ble.n	80008e2 <__aeabi_fdiv+0xb2>
 80008e0:	e074      	b.n	80009cc <__aeabi_fdiv+0x19c>
 80008e2:	01aa      	lsls	r2, r5, #6
 80008e4:	0a52      	lsrs	r2, r2, #9
 80008e6:	b2d8      	uxtb	r0, r3
 80008e8:	e002      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 80008ea:	000e      	movs	r6, r1
 80008ec:	2000      	movs	r0, #0
 80008ee:	2200      	movs	r2, #0
 80008f0:	05c0      	lsls	r0, r0, #23
 80008f2:	07f6      	lsls	r6, r6, #31
 80008f4:	4310      	orrs	r0, r2
 80008f6:	4330      	orrs	r0, r6
 80008f8:	bce0      	pop	{r5, r6, r7}
 80008fa:	46ba      	mov	sl, r7
 80008fc:	46b1      	mov	r9, r6
 80008fe:	46a8      	mov	r8, r5
 8000900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000902:	4643      	mov	r3, r8
 8000904:	2b00      	cmp	r3, #0
 8000906:	d13f      	bne.n	8000988 <__aeabi_fdiv+0x158>
 8000908:	2202      	movs	r2, #2
 800090a:	3fff      	subs	r7, #255	; 0xff
 800090c:	e003      	b.n	8000916 <__aeabi_fdiv+0xe6>
 800090e:	4643      	mov	r3, r8
 8000910:	2b00      	cmp	r3, #0
 8000912:	d12d      	bne.n	8000970 <__aeabi_fdiv+0x140>
 8000914:	2201      	movs	r2, #1
 8000916:	0031      	movs	r1, r6
 8000918:	464b      	mov	r3, r9
 800091a:	4061      	eors	r1, r4
 800091c:	b2c9      	uxtb	r1, r1
 800091e:	4313      	orrs	r3, r2
 8000920:	2b0f      	cmp	r3, #15
 8000922:	d838      	bhi.n	8000996 <__aeabi_fdiv+0x166>
 8000924:	484e      	ldr	r0, [pc, #312]	; (8000a60 <__aeabi_fdiv+0x230>)
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	58c3      	ldr	r3, [r0, r3]
 800092a:	469f      	mov	pc, r3
 800092c:	2d00      	cmp	r5, #0
 800092e:	d113      	bne.n	8000958 <__aeabi_fdiv+0x128>
 8000930:	2304      	movs	r3, #4
 8000932:	4699      	mov	r9, r3
 8000934:	3b03      	subs	r3, #3
 8000936:	2700      	movs	r7, #0
 8000938:	469a      	mov	sl, r3
 800093a:	e792      	b.n	8000862 <__aeabi_fdiv+0x32>
 800093c:	2d00      	cmp	r5, #0
 800093e:	d105      	bne.n	800094c <__aeabi_fdiv+0x11c>
 8000940:	2308      	movs	r3, #8
 8000942:	4699      	mov	r9, r3
 8000944:	3b06      	subs	r3, #6
 8000946:	27ff      	movs	r7, #255	; 0xff
 8000948:	469a      	mov	sl, r3
 800094a:	e78a      	b.n	8000862 <__aeabi_fdiv+0x32>
 800094c:	230c      	movs	r3, #12
 800094e:	4699      	mov	r9, r3
 8000950:	3b09      	subs	r3, #9
 8000952:	27ff      	movs	r7, #255	; 0xff
 8000954:	469a      	mov	sl, r3
 8000956:	e784      	b.n	8000862 <__aeabi_fdiv+0x32>
 8000958:	0028      	movs	r0, r5
 800095a:	f002 fbf1 	bl	8003140 <__clzsi2>
 800095e:	2776      	movs	r7, #118	; 0x76
 8000960:	1f43      	subs	r3, r0, #5
 8000962:	409d      	lsls	r5, r3
 8000964:	2300      	movs	r3, #0
 8000966:	427f      	negs	r7, r7
 8000968:	4699      	mov	r9, r3
 800096a:	469a      	mov	sl, r3
 800096c:	1a3f      	subs	r7, r7, r0
 800096e:	e778      	b.n	8000862 <__aeabi_fdiv+0x32>
 8000970:	4640      	mov	r0, r8
 8000972:	f002 fbe5 	bl	8003140 <__clzsi2>
 8000976:	4642      	mov	r2, r8
 8000978:	1f43      	subs	r3, r0, #5
 800097a:	409a      	lsls	r2, r3
 800097c:	2376      	movs	r3, #118	; 0x76
 800097e:	425b      	negs	r3, r3
 8000980:	4690      	mov	r8, r2
 8000982:	1a1b      	subs	r3, r3, r0
 8000984:	2200      	movs	r2, #0
 8000986:	e77e      	b.n	8000886 <__aeabi_fdiv+0x56>
 8000988:	2303      	movs	r3, #3
 800098a:	464a      	mov	r2, r9
 800098c:	431a      	orrs	r2, r3
 800098e:	4691      	mov	r9, r2
 8000990:	33fc      	adds	r3, #252	; 0xfc
 8000992:	2203      	movs	r2, #3
 8000994:	e777      	b.n	8000886 <__aeabi_fdiv+0x56>
 8000996:	000e      	movs	r6, r1
 8000998:	20ff      	movs	r0, #255	; 0xff
 800099a:	2200      	movs	r2, #0
 800099c:	e7a8      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 800099e:	2201      	movs	r2, #1
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	2b1b      	cmp	r3, #27
 80009a4:	dca2      	bgt.n	80008ec <__aeabi_fdiv+0xbc>
 80009a6:	379e      	adds	r7, #158	; 0x9e
 80009a8:	002a      	movs	r2, r5
 80009aa:	40bd      	lsls	r5, r7
 80009ac:	40da      	lsrs	r2, r3
 80009ae:	1e6b      	subs	r3, r5, #1
 80009b0:	419d      	sbcs	r5, r3
 80009b2:	4315      	orrs	r5, r2
 80009b4:	076a      	lsls	r2, r5, #29
 80009b6:	d004      	beq.n	80009c2 <__aeabi_fdiv+0x192>
 80009b8:	220f      	movs	r2, #15
 80009ba:	402a      	ands	r2, r5
 80009bc:	2a04      	cmp	r2, #4
 80009be:	d000      	beq.n	80009c2 <__aeabi_fdiv+0x192>
 80009c0:	3504      	adds	r5, #4
 80009c2:	016a      	lsls	r2, r5, #5
 80009c4:	d544      	bpl.n	8000a50 <__aeabi_fdiv+0x220>
 80009c6:	2001      	movs	r0, #1
 80009c8:	2200      	movs	r2, #0
 80009ca:	e791      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 80009cc:	20ff      	movs	r0, #255	; 0xff
 80009ce:	2200      	movs	r2, #0
 80009d0:	e78e      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 80009d2:	2280      	movs	r2, #128	; 0x80
 80009d4:	2600      	movs	r6, #0
 80009d6:	20ff      	movs	r0, #255	; 0xff
 80009d8:	03d2      	lsls	r2, r2, #15
 80009da:	e789      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 80009dc:	2300      	movs	r3, #0
 80009de:	4698      	mov	r8, r3
 80009e0:	2280      	movs	r2, #128	; 0x80
 80009e2:	03d2      	lsls	r2, r2, #15
 80009e4:	4215      	tst	r5, r2
 80009e6:	d008      	beq.n	80009fa <__aeabi_fdiv+0x1ca>
 80009e8:	4643      	mov	r3, r8
 80009ea:	4213      	tst	r3, r2
 80009ec:	d105      	bne.n	80009fa <__aeabi_fdiv+0x1ca>
 80009ee:	431a      	orrs	r2, r3
 80009f0:	0252      	lsls	r2, r2, #9
 80009f2:	0026      	movs	r6, r4
 80009f4:	20ff      	movs	r0, #255	; 0xff
 80009f6:	0a52      	lsrs	r2, r2, #9
 80009f8:	e77a      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 80009fa:	2280      	movs	r2, #128	; 0x80
 80009fc:	03d2      	lsls	r2, r2, #15
 80009fe:	432a      	orrs	r2, r5
 8000a00:	0252      	lsls	r2, r2, #9
 8000a02:	20ff      	movs	r0, #255	; 0xff
 8000a04:	0a52      	lsrs	r2, r2, #9
 8000a06:	e773      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 8000a08:	4642      	mov	r2, r8
 8000a0a:	016b      	lsls	r3, r5, #5
 8000a0c:	0155      	lsls	r5, r2, #5
 8000a0e:	42ab      	cmp	r3, r5
 8000a10:	d21a      	bcs.n	8000a48 <__aeabi_fdiv+0x218>
 8000a12:	201b      	movs	r0, #27
 8000a14:	2200      	movs	r2, #0
 8000a16:	3f01      	subs	r7, #1
 8000a18:	2601      	movs	r6, #1
 8000a1a:	001c      	movs	r4, r3
 8000a1c:	0052      	lsls	r2, r2, #1
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	2c00      	cmp	r4, #0
 8000a22:	db01      	blt.n	8000a28 <__aeabi_fdiv+0x1f8>
 8000a24:	429d      	cmp	r5, r3
 8000a26:	d801      	bhi.n	8000a2c <__aeabi_fdiv+0x1fc>
 8000a28:	1b5b      	subs	r3, r3, r5
 8000a2a:	4332      	orrs	r2, r6
 8000a2c:	3801      	subs	r0, #1
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	d1f3      	bne.n	8000a1a <__aeabi_fdiv+0x1ea>
 8000a32:	1e58      	subs	r0, r3, #1
 8000a34:	4183      	sbcs	r3, r0
 8000a36:	4313      	orrs	r3, r2
 8000a38:	001d      	movs	r5, r3
 8000a3a:	003b      	movs	r3, r7
 8000a3c:	337f      	adds	r3, #127	; 0x7f
 8000a3e:	000e      	movs	r6, r1
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	dd00      	ble.n	8000a46 <__aeabi_fdiv+0x216>
 8000a44:	e73d      	b.n	80008c2 <__aeabi_fdiv+0x92>
 8000a46:	e7aa      	b.n	800099e <__aeabi_fdiv+0x16e>
 8000a48:	201a      	movs	r0, #26
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	1b5b      	subs	r3, r3, r5
 8000a4e:	e7e3      	b.n	8000a18 <__aeabi_fdiv+0x1e8>
 8000a50:	01aa      	lsls	r2, r5, #6
 8000a52:	2000      	movs	r0, #0
 8000a54:	0a52      	lsrs	r2, r2, #9
 8000a56:	e74b      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 8000a58:	0800f978 	.word	0x0800f978
 8000a5c:	f7ffffff 	.word	0xf7ffffff
 8000a60:	0800f9b8 	.word	0x0800f9b8

08000a64 <__eqsf2>:
 8000a64:	b570      	push	{r4, r5, r6, lr}
 8000a66:	0042      	lsls	r2, r0, #1
 8000a68:	0245      	lsls	r5, r0, #9
 8000a6a:	024e      	lsls	r6, r1, #9
 8000a6c:	004c      	lsls	r4, r1, #1
 8000a6e:	0fc3      	lsrs	r3, r0, #31
 8000a70:	0a6d      	lsrs	r5, r5, #9
 8000a72:	2001      	movs	r0, #1
 8000a74:	0e12      	lsrs	r2, r2, #24
 8000a76:	0a76      	lsrs	r6, r6, #9
 8000a78:	0e24      	lsrs	r4, r4, #24
 8000a7a:	0fc9      	lsrs	r1, r1, #31
 8000a7c:	2aff      	cmp	r2, #255	; 0xff
 8000a7e:	d006      	beq.n	8000a8e <__eqsf2+0x2a>
 8000a80:	2cff      	cmp	r4, #255	; 0xff
 8000a82:	d003      	beq.n	8000a8c <__eqsf2+0x28>
 8000a84:	42a2      	cmp	r2, r4
 8000a86:	d101      	bne.n	8000a8c <__eqsf2+0x28>
 8000a88:	42b5      	cmp	r5, r6
 8000a8a:	d006      	beq.n	8000a9a <__eqsf2+0x36>
 8000a8c:	bd70      	pop	{r4, r5, r6, pc}
 8000a8e:	2d00      	cmp	r5, #0
 8000a90:	d1fc      	bne.n	8000a8c <__eqsf2+0x28>
 8000a92:	2cff      	cmp	r4, #255	; 0xff
 8000a94:	d1fa      	bne.n	8000a8c <__eqsf2+0x28>
 8000a96:	2e00      	cmp	r6, #0
 8000a98:	d1f8      	bne.n	8000a8c <__eqsf2+0x28>
 8000a9a:	428b      	cmp	r3, r1
 8000a9c:	d006      	beq.n	8000aac <__eqsf2+0x48>
 8000a9e:	2001      	movs	r0, #1
 8000aa0:	2a00      	cmp	r2, #0
 8000aa2:	d1f3      	bne.n	8000a8c <__eqsf2+0x28>
 8000aa4:	0028      	movs	r0, r5
 8000aa6:	1e43      	subs	r3, r0, #1
 8000aa8:	4198      	sbcs	r0, r3
 8000aaa:	e7ef      	b.n	8000a8c <__eqsf2+0x28>
 8000aac:	2000      	movs	r0, #0
 8000aae:	e7ed      	b.n	8000a8c <__eqsf2+0x28>

08000ab0 <__gesf2>:
 8000ab0:	b570      	push	{r4, r5, r6, lr}
 8000ab2:	0042      	lsls	r2, r0, #1
 8000ab4:	0245      	lsls	r5, r0, #9
 8000ab6:	024e      	lsls	r6, r1, #9
 8000ab8:	004c      	lsls	r4, r1, #1
 8000aba:	0fc3      	lsrs	r3, r0, #31
 8000abc:	0a6d      	lsrs	r5, r5, #9
 8000abe:	0e12      	lsrs	r2, r2, #24
 8000ac0:	0a76      	lsrs	r6, r6, #9
 8000ac2:	0e24      	lsrs	r4, r4, #24
 8000ac4:	0fc8      	lsrs	r0, r1, #31
 8000ac6:	2aff      	cmp	r2, #255	; 0xff
 8000ac8:	d01b      	beq.n	8000b02 <__gesf2+0x52>
 8000aca:	2cff      	cmp	r4, #255	; 0xff
 8000acc:	d00e      	beq.n	8000aec <__gesf2+0x3c>
 8000ace:	2a00      	cmp	r2, #0
 8000ad0:	d11b      	bne.n	8000b0a <__gesf2+0x5a>
 8000ad2:	2c00      	cmp	r4, #0
 8000ad4:	d101      	bne.n	8000ada <__gesf2+0x2a>
 8000ad6:	2e00      	cmp	r6, #0
 8000ad8:	d01c      	beq.n	8000b14 <__gesf2+0x64>
 8000ada:	2d00      	cmp	r5, #0
 8000adc:	d00c      	beq.n	8000af8 <__gesf2+0x48>
 8000ade:	4283      	cmp	r3, r0
 8000ae0:	d01c      	beq.n	8000b1c <__gesf2+0x6c>
 8000ae2:	2102      	movs	r1, #2
 8000ae4:	1e58      	subs	r0, r3, #1
 8000ae6:	4008      	ands	r0, r1
 8000ae8:	3801      	subs	r0, #1
 8000aea:	bd70      	pop	{r4, r5, r6, pc}
 8000aec:	2e00      	cmp	r6, #0
 8000aee:	d122      	bne.n	8000b36 <__gesf2+0x86>
 8000af0:	2a00      	cmp	r2, #0
 8000af2:	d1f4      	bne.n	8000ade <__gesf2+0x2e>
 8000af4:	2d00      	cmp	r5, #0
 8000af6:	d1f2      	bne.n	8000ade <__gesf2+0x2e>
 8000af8:	2800      	cmp	r0, #0
 8000afa:	d1f6      	bne.n	8000aea <__gesf2+0x3a>
 8000afc:	2001      	movs	r0, #1
 8000afe:	4240      	negs	r0, r0
 8000b00:	e7f3      	b.n	8000aea <__gesf2+0x3a>
 8000b02:	2d00      	cmp	r5, #0
 8000b04:	d117      	bne.n	8000b36 <__gesf2+0x86>
 8000b06:	2cff      	cmp	r4, #255	; 0xff
 8000b08:	d0f0      	beq.n	8000aec <__gesf2+0x3c>
 8000b0a:	2c00      	cmp	r4, #0
 8000b0c:	d1e7      	bne.n	8000ade <__gesf2+0x2e>
 8000b0e:	2e00      	cmp	r6, #0
 8000b10:	d1e5      	bne.n	8000ade <__gesf2+0x2e>
 8000b12:	e7e6      	b.n	8000ae2 <__gesf2+0x32>
 8000b14:	2000      	movs	r0, #0
 8000b16:	2d00      	cmp	r5, #0
 8000b18:	d0e7      	beq.n	8000aea <__gesf2+0x3a>
 8000b1a:	e7e2      	b.n	8000ae2 <__gesf2+0x32>
 8000b1c:	42a2      	cmp	r2, r4
 8000b1e:	dc05      	bgt.n	8000b2c <__gesf2+0x7c>
 8000b20:	dbea      	blt.n	8000af8 <__gesf2+0x48>
 8000b22:	42b5      	cmp	r5, r6
 8000b24:	d802      	bhi.n	8000b2c <__gesf2+0x7c>
 8000b26:	d3e7      	bcc.n	8000af8 <__gesf2+0x48>
 8000b28:	2000      	movs	r0, #0
 8000b2a:	e7de      	b.n	8000aea <__gesf2+0x3a>
 8000b2c:	4243      	negs	r3, r0
 8000b2e:	4158      	adcs	r0, r3
 8000b30:	0040      	lsls	r0, r0, #1
 8000b32:	3801      	subs	r0, #1
 8000b34:	e7d9      	b.n	8000aea <__gesf2+0x3a>
 8000b36:	2002      	movs	r0, #2
 8000b38:	4240      	negs	r0, r0
 8000b3a:	e7d6      	b.n	8000aea <__gesf2+0x3a>

08000b3c <__lesf2>:
 8000b3c:	b570      	push	{r4, r5, r6, lr}
 8000b3e:	0042      	lsls	r2, r0, #1
 8000b40:	0245      	lsls	r5, r0, #9
 8000b42:	024e      	lsls	r6, r1, #9
 8000b44:	004c      	lsls	r4, r1, #1
 8000b46:	0fc3      	lsrs	r3, r0, #31
 8000b48:	0a6d      	lsrs	r5, r5, #9
 8000b4a:	0e12      	lsrs	r2, r2, #24
 8000b4c:	0a76      	lsrs	r6, r6, #9
 8000b4e:	0e24      	lsrs	r4, r4, #24
 8000b50:	0fc8      	lsrs	r0, r1, #31
 8000b52:	2aff      	cmp	r2, #255	; 0xff
 8000b54:	d00b      	beq.n	8000b6e <__lesf2+0x32>
 8000b56:	2cff      	cmp	r4, #255	; 0xff
 8000b58:	d00d      	beq.n	8000b76 <__lesf2+0x3a>
 8000b5a:	2a00      	cmp	r2, #0
 8000b5c:	d11f      	bne.n	8000b9e <__lesf2+0x62>
 8000b5e:	2c00      	cmp	r4, #0
 8000b60:	d116      	bne.n	8000b90 <__lesf2+0x54>
 8000b62:	2e00      	cmp	r6, #0
 8000b64:	d114      	bne.n	8000b90 <__lesf2+0x54>
 8000b66:	2000      	movs	r0, #0
 8000b68:	2d00      	cmp	r5, #0
 8000b6a:	d010      	beq.n	8000b8e <__lesf2+0x52>
 8000b6c:	e009      	b.n	8000b82 <__lesf2+0x46>
 8000b6e:	2d00      	cmp	r5, #0
 8000b70:	d10c      	bne.n	8000b8c <__lesf2+0x50>
 8000b72:	2cff      	cmp	r4, #255	; 0xff
 8000b74:	d113      	bne.n	8000b9e <__lesf2+0x62>
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	d108      	bne.n	8000b8c <__lesf2+0x50>
 8000b7a:	2a00      	cmp	r2, #0
 8000b7c:	d008      	beq.n	8000b90 <__lesf2+0x54>
 8000b7e:	4283      	cmp	r3, r0
 8000b80:	d012      	beq.n	8000ba8 <__lesf2+0x6c>
 8000b82:	2102      	movs	r1, #2
 8000b84:	1e58      	subs	r0, r3, #1
 8000b86:	4008      	ands	r0, r1
 8000b88:	3801      	subs	r0, #1
 8000b8a:	e000      	b.n	8000b8e <__lesf2+0x52>
 8000b8c:	2002      	movs	r0, #2
 8000b8e:	bd70      	pop	{r4, r5, r6, pc}
 8000b90:	2d00      	cmp	r5, #0
 8000b92:	d1f4      	bne.n	8000b7e <__lesf2+0x42>
 8000b94:	2800      	cmp	r0, #0
 8000b96:	d1fa      	bne.n	8000b8e <__lesf2+0x52>
 8000b98:	2001      	movs	r0, #1
 8000b9a:	4240      	negs	r0, r0
 8000b9c:	e7f7      	b.n	8000b8e <__lesf2+0x52>
 8000b9e:	2c00      	cmp	r4, #0
 8000ba0:	d1ed      	bne.n	8000b7e <__lesf2+0x42>
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d1eb      	bne.n	8000b7e <__lesf2+0x42>
 8000ba6:	e7ec      	b.n	8000b82 <__lesf2+0x46>
 8000ba8:	42a2      	cmp	r2, r4
 8000baa:	dc05      	bgt.n	8000bb8 <__lesf2+0x7c>
 8000bac:	dbf2      	blt.n	8000b94 <__lesf2+0x58>
 8000bae:	42b5      	cmp	r5, r6
 8000bb0:	d802      	bhi.n	8000bb8 <__lesf2+0x7c>
 8000bb2:	d3ef      	bcc.n	8000b94 <__lesf2+0x58>
 8000bb4:	2000      	movs	r0, #0
 8000bb6:	e7ea      	b.n	8000b8e <__lesf2+0x52>
 8000bb8:	4243      	negs	r3, r0
 8000bba:	4158      	adcs	r0, r3
 8000bbc:	0040      	lsls	r0, r0, #1
 8000bbe:	3801      	subs	r0, #1
 8000bc0:	e7e5      	b.n	8000b8e <__lesf2+0x52>
 8000bc2:	46c0      	nop			; (mov r8, r8)

08000bc4 <__aeabi_fmul>:
 8000bc4:	0243      	lsls	r3, r0, #9
 8000bc6:	0a5b      	lsrs	r3, r3, #9
 8000bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bca:	464f      	mov	r7, r9
 8000bcc:	4646      	mov	r6, r8
 8000bce:	4699      	mov	r9, r3
 8000bd0:	46d6      	mov	lr, sl
 8000bd2:	0fc3      	lsrs	r3, r0, #31
 8000bd4:	0045      	lsls	r5, r0, #1
 8000bd6:	4698      	mov	r8, r3
 8000bd8:	b5c0      	push	{r6, r7, lr}
 8000bda:	464b      	mov	r3, r9
 8000bdc:	1c0f      	adds	r7, r1, #0
 8000bde:	0e2d      	lsrs	r5, r5, #24
 8000be0:	d100      	bne.n	8000be4 <__aeabi_fmul+0x20>
 8000be2:	e0cb      	b.n	8000d7c <__aeabi_fmul+0x1b8>
 8000be4:	2dff      	cmp	r5, #255	; 0xff
 8000be6:	d100      	bne.n	8000bea <__aeabi_fmul+0x26>
 8000be8:	e0cf      	b.n	8000d8a <__aeabi_fmul+0x1c6>
 8000bea:	2280      	movs	r2, #128	; 0x80
 8000bec:	00db      	lsls	r3, r3, #3
 8000bee:	04d2      	lsls	r2, r2, #19
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	4691      	mov	r9, r2
 8000bf6:	2600      	movs	r6, #0
 8000bf8:	469a      	mov	sl, r3
 8000bfa:	3d7f      	subs	r5, #127	; 0x7f
 8000bfc:	027c      	lsls	r4, r7, #9
 8000bfe:	007b      	lsls	r3, r7, #1
 8000c00:	0a64      	lsrs	r4, r4, #9
 8000c02:	0e1b      	lsrs	r3, r3, #24
 8000c04:	0fff      	lsrs	r7, r7, #31
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d100      	bne.n	8000c0c <__aeabi_fmul+0x48>
 8000c0a:	e0a9      	b.n	8000d60 <__aeabi_fmul+0x19c>
 8000c0c:	2bff      	cmp	r3, #255	; 0xff
 8000c0e:	d011      	beq.n	8000c34 <__aeabi_fmul+0x70>
 8000c10:	2280      	movs	r2, #128	; 0x80
 8000c12:	00e4      	lsls	r4, r4, #3
 8000c14:	04d2      	lsls	r2, r2, #19
 8000c16:	4314      	orrs	r4, r2
 8000c18:	4642      	mov	r2, r8
 8000c1a:	3b7f      	subs	r3, #127	; 0x7f
 8000c1c:	195b      	adds	r3, r3, r5
 8000c1e:	407a      	eors	r2, r7
 8000c20:	2000      	movs	r0, #0
 8000c22:	b2d2      	uxtb	r2, r2
 8000c24:	1c5d      	adds	r5, r3, #1
 8000c26:	2e0a      	cmp	r6, #10
 8000c28:	dd13      	ble.n	8000c52 <__aeabi_fmul+0x8e>
 8000c2a:	003a      	movs	r2, r7
 8000c2c:	2e0b      	cmp	r6, #11
 8000c2e:	d047      	beq.n	8000cc0 <__aeabi_fmul+0xfc>
 8000c30:	4647      	mov	r7, r8
 8000c32:	e03f      	b.n	8000cb4 <__aeabi_fmul+0xf0>
 8000c34:	002b      	movs	r3, r5
 8000c36:	33ff      	adds	r3, #255	; 0xff
 8000c38:	2c00      	cmp	r4, #0
 8000c3a:	d11e      	bne.n	8000c7a <__aeabi_fmul+0xb6>
 8000c3c:	2202      	movs	r2, #2
 8000c3e:	4316      	orrs	r6, r2
 8000c40:	4642      	mov	r2, r8
 8000c42:	3501      	adds	r5, #1
 8000c44:	407a      	eors	r2, r7
 8000c46:	b2d2      	uxtb	r2, r2
 8000c48:	35ff      	adds	r5, #255	; 0xff
 8000c4a:	2e0a      	cmp	r6, #10
 8000c4c:	dd00      	ble.n	8000c50 <__aeabi_fmul+0x8c>
 8000c4e:	e0e4      	b.n	8000e1a <__aeabi_fmul+0x256>
 8000c50:	2002      	movs	r0, #2
 8000c52:	2e02      	cmp	r6, #2
 8000c54:	dc1c      	bgt.n	8000c90 <__aeabi_fmul+0xcc>
 8000c56:	3e01      	subs	r6, #1
 8000c58:	2e01      	cmp	r6, #1
 8000c5a:	d842      	bhi.n	8000ce2 <__aeabi_fmul+0x11e>
 8000c5c:	2802      	cmp	r0, #2
 8000c5e:	d03d      	beq.n	8000cdc <__aeabi_fmul+0x118>
 8000c60:	2801      	cmp	r0, #1
 8000c62:	d166      	bne.n	8000d32 <__aeabi_fmul+0x16e>
 8000c64:	2000      	movs	r0, #0
 8000c66:	2100      	movs	r1, #0
 8000c68:	05c0      	lsls	r0, r0, #23
 8000c6a:	4308      	orrs	r0, r1
 8000c6c:	07d2      	lsls	r2, r2, #31
 8000c6e:	4310      	orrs	r0, r2
 8000c70:	bce0      	pop	{r5, r6, r7}
 8000c72:	46ba      	mov	sl, r7
 8000c74:	46b1      	mov	r9, r6
 8000c76:	46a8      	mov	r8, r5
 8000c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c7a:	2203      	movs	r2, #3
 8000c7c:	4316      	orrs	r6, r2
 8000c7e:	4642      	mov	r2, r8
 8000c80:	3501      	adds	r5, #1
 8000c82:	407a      	eors	r2, r7
 8000c84:	b2d2      	uxtb	r2, r2
 8000c86:	35ff      	adds	r5, #255	; 0xff
 8000c88:	2e0a      	cmp	r6, #10
 8000c8a:	dd00      	ble.n	8000c8e <__aeabi_fmul+0xca>
 8000c8c:	e0e4      	b.n	8000e58 <__aeabi_fmul+0x294>
 8000c8e:	2003      	movs	r0, #3
 8000c90:	2101      	movs	r1, #1
 8000c92:	40b1      	lsls	r1, r6
 8000c94:	26a6      	movs	r6, #166	; 0xa6
 8000c96:	00f6      	lsls	r6, r6, #3
 8000c98:	4231      	tst	r1, r6
 8000c9a:	d10a      	bne.n	8000cb2 <__aeabi_fmul+0xee>
 8000c9c:	2690      	movs	r6, #144	; 0x90
 8000c9e:	00b6      	lsls	r6, r6, #2
 8000ca0:	4231      	tst	r1, r6
 8000ca2:	d116      	bne.n	8000cd2 <__aeabi_fmul+0x10e>
 8000ca4:	3eb9      	subs	r6, #185	; 0xb9
 8000ca6:	3eff      	subs	r6, #255	; 0xff
 8000ca8:	420e      	tst	r6, r1
 8000caa:	d01a      	beq.n	8000ce2 <__aeabi_fmul+0x11e>
 8000cac:	46a1      	mov	r9, r4
 8000cae:	4682      	mov	sl, r0
 8000cb0:	e000      	b.n	8000cb4 <__aeabi_fmul+0xf0>
 8000cb2:	0017      	movs	r7, r2
 8000cb4:	4653      	mov	r3, sl
 8000cb6:	003a      	movs	r2, r7
 8000cb8:	2b02      	cmp	r3, #2
 8000cba:	d00f      	beq.n	8000cdc <__aeabi_fmul+0x118>
 8000cbc:	464c      	mov	r4, r9
 8000cbe:	4650      	mov	r0, sl
 8000cc0:	2803      	cmp	r0, #3
 8000cc2:	d1cd      	bne.n	8000c60 <__aeabi_fmul+0x9c>
 8000cc4:	2180      	movs	r1, #128	; 0x80
 8000cc6:	03c9      	lsls	r1, r1, #15
 8000cc8:	4321      	orrs	r1, r4
 8000cca:	0249      	lsls	r1, r1, #9
 8000ccc:	20ff      	movs	r0, #255	; 0xff
 8000cce:	0a49      	lsrs	r1, r1, #9
 8000cd0:	e7ca      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000cd2:	2180      	movs	r1, #128	; 0x80
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	20ff      	movs	r0, #255	; 0xff
 8000cd8:	03c9      	lsls	r1, r1, #15
 8000cda:	e7c5      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000cdc:	20ff      	movs	r0, #255	; 0xff
 8000cde:	2100      	movs	r1, #0
 8000ce0:	e7c2      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000ce2:	0c20      	lsrs	r0, r4, #16
 8000ce4:	4649      	mov	r1, r9
 8000ce6:	0424      	lsls	r4, r4, #16
 8000ce8:	0c24      	lsrs	r4, r4, #16
 8000cea:	0027      	movs	r7, r4
 8000cec:	0c0e      	lsrs	r6, r1, #16
 8000cee:	0409      	lsls	r1, r1, #16
 8000cf0:	0c09      	lsrs	r1, r1, #16
 8000cf2:	4374      	muls	r4, r6
 8000cf4:	434f      	muls	r7, r1
 8000cf6:	4346      	muls	r6, r0
 8000cf8:	4348      	muls	r0, r1
 8000cfa:	0c39      	lsrs	r1, r7, #16
 8000cfc:	1900      	adds	r0, r0, r4
 8000cfe:	1809      	adds	r1, r1, r0
 8000d00:	428c      	cmp	r4, r1
 8000d02:	d903      	bls.n	8000d0c <__aeabi_fmul+0x148>
 8000d04:	2080      	movs	r0, #128	; 0x80
 8000d06:	0240      	lsls	r0, r0, #9
 8000d08:	4684      	mov	ip, r0
 8000d0a:	4466      	add	r6, ip
 8000d0c:	043f      	lsls	r7, r7, #16
 8000d0e:	0408      	lsls	r0, r1, #16
 8000d10:	0c3f      	lsrs	r7, r7, #16
 8000d12:	19c0      	adds	r0, r0, r7
 8000d14:	0184      	lsls	r4, r0, #6
 8000d16:	1e67      	subs	r7, r4, #1
 8000d18:	41bc      	sbcs	r4, r7
 8000d1a:	0c09      	lsrs	r1, r1, #16
 8000d1c:	0e80      	lsrs	r0, r0, #26
 8000d1e:	1989      	adds	r1, r1, r6
 8000d20:	4304      	orrs	r4, r0
 8000d22:	0189      	lsls	r1, r1, #6
 8000d24:	430c      	orrs	r4, r1
 8000d26:	0109      	lsls	r1, r1, #4
 8000d28:	d571      	bpl.n	8000e0e <__aeabi_fmul+0x24a>
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	0861      	lsrs	r1, r4, #1
 8000d2e:	401c      	ands	r4, r3
 8000d30:	430c      	orrs	r4, r1
 8000d32:	002b      	movs	r3, r5
 8000d34:	337f      	adds	r3, #127	; 0x7f
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	dd51      	ble.n	8000dde <__aeabi_fmul+0x21a>
 8000d3a:	0761      	lsls	r1, r4, #29
 8000d3c:	d004      	beq.n	8000d48 <__aeabi_fmul+0x184>
 8000d3e:	210f      	movs	r1, #15
 8000d40:	4021      	ands	r1, r4
 8000d42:	2904      	cmp	r1, #4
 8000d44:	d000      	beq.n	8000d48 <__aeabi_fmul+0x184>
 8000d46:	3404      	adds	r4, #4
 8000d48:	0121      	lsls	r1, r4, #4
 8000d4a:	d503      	bpl.n	8000d54 <__aeabi_fmul+0x190>
 8000d4c:	4b43      	ldr	r3, [pc, #268]	; (8000e5c <__aeabi_fmul+0x298>)
 8000d4e:	401c      	ands	r4, r3
 8000d50:	002b      	movs	r3, r5
 8000d52:	3380      	adds	r3, #128	; 0x80
 8000d54:	2bfe      	cmp	r3, #254	; 0xfe
 8000d56:	dcc1      	bgt.n	8000cdc <__aeabi_fmul+0x118>
 8000d58:	01a1      	lsls	r1, r4, #6
 8000d5a:	0a49      	lsrs	r1, r1, #9
 8000d5c:	b2d8      	uxtb	r0, r3
 8000d5e:	e783      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000d60:	2c00      	cmp	r4, #0
 8000d62:	d12c      	bne.n	8000dbe <__aeabi_fmul+0x1fa>
 8000d64:	2301      	movs	r3, #1
 8000d66:	4642      	mov	r2, r8
 8000d68:	431e      	orrs	r6, r3
 8000d6a:	002b      	movs	r3, r5
 8000d6c:	407a      	eors	r2, r7
 8000d6e:	2001      	movs	r0, #1
 8000d70:	b2d2      	uxtb	r2, r2
 8000d72:	1c5d      	adds	r5, r3, #1
 8000d74:	2e0a      	cmp	r6, #10
 8000d76:	dd00      	ble.n	8000d7a <__aeabi_fmul+0x1b6>
 8000d78:	e757      	b.n	8000c2a <__aeabi_fmul+0x66>
 8000d7a:	e76a      	b.n	8000c52 <__aeabi_fmul+0x8e>
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d110      	bne.n	8000da2 <__aeabi_fmul+0x1de>
 8000d80:	2301      	movs	r3, #1
 8000d82:	2604      	movs	r6, #4
 8000d84:	2500      	movs	r5, #0
 8000d86:	469a      	mov	sl, r3
 8000d88:	e738      	b.n	8000bfc <__aeabi_fmul+0x38>
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d104      	bne.n	8000d98 <__aeabi_fmul+0x1d4>
 8000d8e:	2302      	movs	r3, #2
 8000d90:	2608      	movs	r6, #8
 8000d92:	25ff      	movs	r5, #255	; 0xff
 8000d94:	469a      	mov	sl, r3
 8000d96:	e731      	b.n	8000bfc <__aeabi_fmul+0x38>
 8000d98:	2303      	movs	r3, #3
 8000d9a:	260c      	movs	r6, #12
 8000d9c:	25ff      	movs	r5, #255	; 0xff
 8000d9e:	469a      	mov	sl, r3
 8000da0:	e72c      	b.n	8000bfc <__aeabi_fmul+0x38>
 8000da2:	4648      	mov	r0, r9
 8000da4:	f002 f9cc 	bl	8003140 <__clzsi2>
 8000da8:	464a      	mov	r2, r9
 8000daa:	1f43      	subs	r3, r0, #5
 8000dac:	2576      	movs	r5, #118	; 0x76
 8000dae:	409a      	lsls	r2, r3
 8000db0:	2300      	movs	r3, #0
 8000db2:	426d      	negs	r5, r5
 8000db4:	4691      	mov	r9, r2
 8000db6:	2600      	movs	r6, #0
 8000db8:	469a      	mov	sl, r3
 8000dba:	1a2d      	subs	r5, r5, r0
 8000dbc:	e71e      	b.n	8000bfc <__aeabi_fmul+0x38>
 8000dbe:	0020      	movs	r0, r4
 8000dc0:	f002 f9be 	bl	8003140 <__clzsi2>
 8000dc4:	4642      	mov	r2, r8
 8000dc6:	1f43      	subs	r3, r0, #5
 8000dc8:	409c      	lsls	r4, r3
 8000dca:	1a2b      	subs	r3, r5, r0
 8000dcc:	3b76      	subs	r3, #118	; 0x76
 8000dce:	407a      	eors	r2, r7
 8000dd0:	2000      	movs	r0, #0
 8000dd2:	b2d2      	uxtb	r2, r2
 8000dd4:	1c5d      	adds	r5, r3, #1
 8000dd6:	2e0a      	cmp	r6, #10
 8000dd8:	dd00      	ble.n	8000ddc <__aeabi_fmul+0x218>
 8000dda:	e726      	b.n	8000c2a <__aeabi_fmul+0x66>
 8000ddc:	e739      	b.n	8000c52 <__aeabi_fmul+0x8e>
 8000dde:	2101      	movs	r1, #1
 8000de0:	1acb      	subs	r3, r1, r3
 8000de2:	2b1b      	cmp	r3, #27
 8000de4:	dd00      	ble.n	8000de8 <__aeabi_fmul+0x224>
 8000de6:	e73d      	b.n	8000c64 <__aeabi_fmul+0xa0>
 8000de8:	359e      	adds	r5, #158	; 0x9e
 8000dea:	0021      	movs	r1, r4
 8000dec:	40ac      	lsls	r4, r5
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	1e63      	subs	r3, r4, #1
 8000df2:	419c      	sbcs	r4, r3
 8000df4:	4321      	orrs	r1, r4
 8000df6:	074b      	lsls	r3, r1, #29
 8000df8:	d004      	beq.n	8000e04 <__aeabi_fmul+0x240>
 8000dfa:	230f      	movs	r3, #15
 8000dfc:	400b      	ands	r3, r1
 8000dfe:	2b04      	cmp	r3, #4
 8000e00:	d000      	beq.n	8000e04 <__aeabi_fmul+0x240>
 8000e02:	3104      	adds	r1, #4
 8000e04:	014b      	lsls	r3, r1, #5
 8000e06:	d504      	bpl.n	8000e12 <__aeabi_fmul+0x24e>
 8000e08:	2001      	movs	r0, #1
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	e72c      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000e0e:	001d      	movs	r5, r3
 8000e10:	e78f      	b.n	8000d32 <__aeabi_fmul+0x16e>
 8000e12:	0189      	lsls	r1, r1, #6
 8000e14:	2000      	movs	r0, #0
 8000e16:	0a49      	lsrs	r1, r1, #9
 8000e18:	e726      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	2e0f      	cmp	r6, #15
 8000e1e:	d10c      	bne.n	8000e3a <__aeabi_fmul+0x276>
 8000e20:	2180      	movs	r1, #128	; 0x80
 8000e22:	464b      	mov	r3, r9
 8000e24:	03c9      	lsls	r1, r1, #15
 8000e26:	420b      	tst	r3, r1
 8000e28:	d00d      	beq.n	8000e46 <__aeabi_fmul+0x282>
 8000e2a:	420c      	tst	r4, r1
 8000e2c:	d10b      	bne.n	8000e46 <__aeabi_fmul+0x282>
 8000e2e:	4321      	orrs	r1, r4
 8000e30:	0249      	lsls	r1, r1, #9
 8000e32:	003a      	movs	r2, r7
 8000e34:	20ff      	movs	r0, #255	; 0xff
 8000e36:	0a49      	lsrs	r1, r1, #9
 8000e38:	e716      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000e3a:	2e0b      	cmp	r6, #11
 8000e3c:	d000      	beq.n	8000e40 <__aeabi_fmul+0x27c>
 8000e3e:	e6f7      	b.n	8000c30 <__aeabi_fmul+0x6c>
 8000e40:	46a1      	mov	r9, r4
 8000e42:	469a      	mov	sl, r3
 8000e44:	e736      	b.n	8000cb4 <__aeabi_fmul+0xf0>
 8000e46:	2180      	movs	r1, #128	; 0x80
 8000e48:	464b      	mov	r3, r9
 8000e4a:	03c9      	lsls	r1, r1, #15
 8000e4c:	4319      	orrs	r1, r3
 8000e4e:	0249      	lsls	r1, r1, #9
 8000e50:	4642      	mov	r2, r8
 8000e52:	20ff      	movs	r0, #255	; 0xff
 8000e54:	0a49      	lsrs	r1, r1, #9
 8000e56:	e707      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000e58:	2303      	movs	r3, #3
 8000e5a:	e7df      	b.n	8000e1c <__aeabi_fmul+0x258>
 8000e5c:	f7ffffff 	.word	0xf7ffffff

08000e60 <__aeabi_fsub>:
 8000e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e62:	46c6      	mov	lr, r8
 8000e64:	0243      	lsls	r3, r0, #9
 8000e66:	0a5b      	lsrs	r3, r3, #9
 8000e68:	0045      	lsls	r5, r0, #1
 8000e6a:	00da      	lsls	r2, r3, #3
 8000e6c:	0fc4      	lsrs	r4, r0, #31
 8000e6e:	0248      	lsls	r0, r1, #9
 8000e70:	004f      	lsls	r7, r1, #1
 8000e72:	4694      	mov	ip, r2
 8000e74:	0a42      	lsrs	r2, r0, #9
 8000e76:	001e      	movs	r6, r3
 8000e78:	4690      	mov	r8, r2
 8000e7a:	b500      	push	{lr}
 8000e7c:	0e2d      	lsrs	r5, r5, #24
 8000e7e:	0e3f      	lsrs	r7, r7, #24
 8000e80:	0fc9      	lsrs	r1, r1, #31
 8000e82:	0980      	lsrs	r0, r0, #6
 8000e84:	2fff      	cmp	r7, #255	; 0xff
 8000e86:	d059      	beq.n	8000f3c <__aeabi_fsub+0xdc>
 8000e88:	2201      	movs	r2, #1
 8000e8a:	4051      	eors	r1, r2
 8000e8c:	428c      	cmp	r4, r1
 8000e8e:	d039      	beq.n	8000f04 <__aeabi_fsub+0xa4>
 8000e90:	1bea      	subs	r2, r5, r7
 8000e92:	2a00      	cmp	r2, #0
 8000e94:	dd58      	ble.n	8000f48 <__aeabi_fsub+0xe8>
 8000e96:	2f00      	cmp	r7, #0
 8000e98:	d068      	beq.n	8000f6c <__aeabi_fsub+0x10c>
 8000e9a:	2dff      	cmp	r5, #255	; 0xff
 8000e9c:	d100      	bne.n	8000ea0 <__aeabi_fsub+0x40>
 8000e9e:	e0d1      	b.n	8001044 <__aeabi_fsub+0x1e4>
 8000ea0:	2380      	movs	r3, #128	; 0x80
 8000ea2:	04db      	lsls	r3, r3, #19
 8000ea4:	4318      	orrs	r0, r3
 8000ea6:	2a1b      	cmp	r2, #27
 8000ea8:	dc00      	bgt.n	8000eac <__aeabi_fsub+0x4c>
 8000eaa:	e0e3      	b.n	8001074 <__aeabi_fsub+0x214>
 8000eac:	2301      	movs	r3, #1
 8000eae:	4662      	mov	r2, ip
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	015a      	lsls	r2, r3, #5
 8000eb4:	d400      	bmi.n	8000eb8 <__aeabi_fsub+0x58>
 8000eb6:	e0ac      	b.n	8001012 <__aeabi_fsub+0x1b2>
 8000eb8:	019b      	lsls	r3, r3, #6
 8000eba:	099e      	lsrs	r6, r3, #6
 8000ebc:	0030      	movs	r0, r6
 8000ebe:	f002 f93f 	bl	8003140 <__clzsi2>
 8000ec2:	0033      	movs	r3, r6
 8000ec4:	3805      	subs	r0, #5
 8000ec6:	4083      	lsls	r3, r0
 8000ec8:	4285      	cmp	r5, r0
 8000eca:	dc00      	bgt.n	8000ece <__aeabi_fsub+0x6e>
 8000ecc:	e0c6      	b.n	800105c <__aeabi_fsub+0x1fc>
 8000ece:	4ab2      	ldr	r2, [pc, #712]	; (8001198 <__aeabi_fsub+0x338>)
 8000ed0:	1a2d      	subs	r5, r5, r0
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	075a      	lsls	r2, r3, #29
 8000ed6:	d004      	beq.n	8000ee2 <__aeabi_fsub+0x82>
 8000ed8:	220f      	movs	r2, #15
 8000eda:	401a      	ands	r2, r3
 8000edc:	2a04      	cmp	r2, #4
 8000ede:	d000      	beq.n	8000ee2 <__aeabi_fsub+0x82>
 8000ee0:	3304      	adds	r3, #4
 8000ee2:	015a      	lsls	r2, r3, #5
 8000ee4:	d400      	bmi.n	8000ee8 <__aeabi_fsub+0x88>
 8000ee6:	e097      	b.n	8001018 <__aeabi_fsub+0x1b8>
 8000ee8:	1c6a      	adds	r2, r5, #1
 8000eea:	2dfe      	cmp	r5, #254	; 0xfe
 8000eec:	d100      	bne.n	8000ef0 <__aeabi_fsub+0x90>
 8000eee:	e084      	b.n	8000ffa <__aeabi_fsub+0x19a>
 8000ef0:	019b      	lsls	r3, r3, #6
 8000ef2:	0a5e      	lsrs	r6, r3, #9
 8000ef4:	b2d2      	uxtb	r2, r2
 8000ef6:	05d0      	lsls	r0, r2, #23
 8000ef8:	4330      	orrs	r0, r6
 8000efa:	07e4      	lsls	r4, r4, #31
 8000efc:	4320      	orrs	r0, r4
 8000efe:	bc80      	pop	{r7}
 8000f00:	46b8      	mov	r8, r7
 8000f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f04:	1bea      	subs	r2, r5, r7
 8000f06:	2a00      	cmp	r2, #0
 8000f08:	dd41      	ble.n	8000f8e <__aeabi_fsub+0x12e>
 8000f0a:	2f00      	cmp	r7, #0
 8000f0c:	d06b      	beq.n	8000fe6 <__aeabi_fsub+0x186>
 8000f0e:	2dff      	cmp	r5, #255	; 0xff
 8000f10:	d100      	bne.n	8000f14 <__aeabi_fsub+0xb4>
 8000f12:	e097      	b.n	8001044 <__aeabi_fsub+0x1e4>
 8000f14:	2380      	movs	r3, #128	; 0x80
 8000f16:	04db      	lsls	r3, r3, #19
 8000f18:	4318      	orrs	r0, r3
 8000f1a:	2a1b      	cmp	r2, #27
 8000f1c:	dc00      	bgt.n	8000f20 <__aeabi_fsub+0xc0>
 8000f1e:	e0cc      	b.n	80010ba <__aeabi_fsub+0x25a>
 8000f20:	2301      	movs	r3, #1
 8000f22:	4463      	add	r3, ip
 8000f24:	015a      	lsls	r2, r3, #5
 8000f26:	d574      	bpl.n	8001012 <__aeabi_fsub+0x1b2>
 8000f28:	3501      	adds	r5, #1
 8000f2a:	2dff      	cmp	r5, #255	; 0xff
 8000f2c:	d065      	beq.n	8000ffa <__aeabi_fsub+0x19a>
 8000f2e:	2201      	movs	r2, #1
 8000f30:	499a      	ldr	r1, [pc, #616]	; (800119c <__aeabi_fsub+0x33c>)
 8000f32:	401a      	ands	r2, r3
 8000f34:	085b      	lsrs	r3, r3, #1
 8000f36:	400b      	ands	r3, r1
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	e7cb      	b.n	8000ed4 <__aeabi_fsub+0x74>
 8000f3c:	2800      	cmp	r0, #0
 8000f3e:	d01f      	beq.n	8000f80 <__aeabi_fsub+0x120>
 8000f40:	428c      	cmp	r4, r1
 8000f42:	d022      	beq.n	8000f8a <__aeabi_fsub+0x12a>
 8000f44:	002a      	movs	r2, r5
 8000f46:	3aff      	subs	r2, #255	; 0xff
 8000f48:	2a00      	cmp	r2, #0
 8000f4a:	d035      	beq.n	8000fb8 <__aeabi_fsub+0x158>
 8000f4c:	1b7a      	subs	r2, r7, r5
 8000f4e:	2d00      	cmp	r5, #0
 8000f50:	d000      	beq.n	8000f54 <__aeabi_fsub+0xf4>
 8000f52:	e099      	b.n	8001088 <__aeabi_fsub+0x228>
 8000f54:	4663      	mov	r3, ip
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d100      	bne.n	8000f5c <__aeabi_fsub+0xfc>
 8000f5a:	e0dd      	b.n	8001118 <__aeabi_fsub+0x2b8>
 8000f5c:	1e53      	subs	r3, r2, #1
 8000f5e:	2a01      	cmp	r2, #1
 8000f60:	d100      	bne.n	8000f64 <__aeabi_fsub+0x104>
 8000f62:	e105      	b.n	8001170 <__aeabi_fsub+0x310>
 8000f64:	2aff      	cmp	r2, #255	; 0xff
 8000f66:	d06b      	beq.n	8001040 <__aeabi_fsub+0x1e0>
 8000f68:	001a      	movs	r2, r3
 8000f6a:	e094      	b.n	8001096 <__aeabi_fsub+0x236>
 8000f6c:	2800      	cmp	r0, #0
 8000f6e:	d073      	beq.n	8001058 <__aeabi_fsub+0x1f8>
 8000f70:	1e51      	subs	r1, r2, #1
 8000f72:	2a01      	cmp	r2, #1
 8000f74:	d100      	bne.n	8000f78 <__aeabi_fsub+0x118>
 8000f76:	e0df      	b.n	8001138 <__aeabi_fsub+0x2d8>
 8000f78:	2aff      	cmp	r2, #255	; 0xff
 8000f7a:	d063      	beq.n	8001044 <__aeabi_fsub+0x1e4>
 8000f7c:	000a      	movs	r2, r1
 8000f7e:	e792      	b.n	8000ea6 <__aeabi_fsub+0x46>
 8000f80:	2201      	movs	r2, #1
 8000f82:	4051      	eors	r1, r2
 8000f84:	42a1      	cmp	r1, r4
 8000f86:	d000      	beq.n	8000f8a <__aeabi_fsub+0x12a>
 8000f88:	e782      	b.n	8000e90 <__aeabi_fsub+0x30>
 8000f8a:	002a      	movs	r2, r5
 8000f8c:	3aff      	subs	r2, #255	; 0xff
 8000f8e:	2a00      	cmp	r2, #0
 8000f90:	d036      	beq.n	8001000 <__aeabi_fsub+0x1a0>
 8000f92:	1b7a      	subs	r2, r7, r5
 8000f94:	2d00      	cmp	r5, #0
 8000f96:	d100      	bne.n	8000f9a <__aeabi_fsub+0x13a>
 8000f98:	e0aa      	b.n	80010f0 <__aeabi_fsub+0x290>
 8000f9a:	2fff      	cmp	r7, #255	; 0xff
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_fsub+0x140>
 8000f9e:	e0da      	b.n	8001156 <__aeabi_fsub+0x2f6>
 8000fa0:	2380      	movs	r3, #128	; 0x80
 8000fa2:	4661      	mov	r1, ip
 8000fa4:	04db      	lsls	r3, r3, #19
 8000fa6:	4319      	orrs	r1, r3
 8000fa8:	468c      	mov	ip, r1
 8000faa:	2a1b      	cmp	r2, #27
 8000fac:	dc00      	bgt.n	8000fb0 <__aeabi_fsub+0x150>
 8000fae:	e0d4      	b.n	800115a <__aeabi_fsub+0x2fa>
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	003d      	movs	r5, r7
 8000fb4:	181b      	adds	r3, r3, r0
 8000fb6:	e7b5      	b.n	8000f24 <__aeabi_fsub+0xc4>
 8000fb8:	27fe      	movs	r7, #254	; 0xfe
 8000fba:	1c6a      	adds	r2, r5, #1
 8000fbc:	4217      	tst	r7, r2
 8000fbe:	d171      	bne.n	80010a4 <__aeabi_fsub+0x244>
 8000fc0:	2d00      	cmp	r5, #0
 8000fc2:	d000      	beq.n	8000fc6 <__aeabi_fsub+0x166>
 8000fc4:	e09e      	b.n	8001104 <__aeabi_fsub+0x2a4>
 8000fc6:	4663      	mov	r3, ip
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d100      	bne.n	8000fce <__aeabi_fsub+0x16e>
 8000fcc:	e0d5      	b.n	800117a <__aeabi_fsub+0x31a>
 8000fce:	2200      	movs	r2, #0
 8000fd0:	2800      	cmp	r0, #0
 8000fd2:	d100      	bne.n	8000fd6 <__aeabi_fsub+0x176>
 8000fd4:	e78f      	b.n	8000ef6 <__aeabi_fsub+0x96>
 8000fd6:	1a1b      	subs	r3, r3, r0
 8000fd8:	015e      	lsls	r6, r3, #5
 8000fda:	d400      	bmi.n	8000fde <__aeabi_fsub+0x17e>
 8000fdc:	e0d6      	b.n	800118c <__aeabi_fsub+0x32c>
 8000fde:	4663      	mov	r3, ip
 8000fe0:	000c      	movs	r4, r1
 8000fe2:	1ac3      	subs	r3, r0, r3
 8000fe4:	e776      	b.n	8000ed4 <__aeabi_fsub+0x74>
 8000fe6:	2800      	cmp	r0, #0
 8000fe8:	d036      	beq.n	8001058 <__aeabi_fsub+0x1f8>
 8000fea:	1e51      	subs	r1, r2, #1
 8000fec:	2a01      	cmp	r2, #1
 8000fee:	d100      	bne.n	8000ff2 <__aeabi_fsub+0x192>
 8000ff0:	e09a      	b.n	8001128 <__aeabi_fsub+0x2c8>
 8000ff2:	2aff      	cmp	r2, #255	; 0xff
 8000ff4:	d026      	beq.n	8001044 <__aeabi_fsub+0x1e4>
 8000ff6:	000a      	movs	r2, r1
 8000ff8:	e78f      	b.n	8000f1a <__aeabi_fsub+0xba>
 8000ffa:	22ff      	movs	r2, #255	; 0xff
 8000ffc:	2600      	movs	r6, #0
 8000ffe:	e77a      	b.n	8000ef6 <__aeabi_fsub+0x96>
 8001000:	27fe      	movs	r7, #254	; 0xfe
 8001002:	1c6a      	adds	r2, r5, #1
 8001004:	4217      	tst	r7, r2
 8001006:	d062      	beq.n	80010ce <__aeabi_fsub+0x26e>
 8001008:	2aff      	cmp	r2, #255	; 0xff
 800100a:	d0f6      	beq.n	8000ffa <__aeabi_fsub+0x19a>
 800100c:	0015      	movs	r5, r2
 800100e:	4460      	add	r0, ip
 8001010:	0843      	lsrs	r3, r0, #1
 8001012:	075a      	lsls	r2, r3, #29
 8001014:	d000      	beq.n	8001018 <__aeabi_fsub+0x1b8>
 8001016:	e75f      	b.n	8000ed8 <__aeabi_fsub+0x78>
 8001018:	08db      	lsrs	r3, r3, #3
 800101a:	2dff      	cmp	r5, #255	; 0xff
 800101c:	d012      	beq.n	8001044 <__aeabi_fsub+0x1e4>
 800101e:	025b      	lsls	r3, r3, #9
 8001020:	0a5e      	lsrs	r6, r3, #9
 8001022:	b2ea      	uxtb	r2, r5
 8001024:	e767      	b.n	8000ef6 <__aeabi_fsub+0x96>
 8001026:	4662      	mov	r2, ip
 8001028:	2a00      	cmp	r2, #0
 800102a:	d100      	bne.n	800102e <__aeabi_fsub+0x1ce>
 800102c:	e093      	b.n	8001156 <__aeabi_fsub+0x2f6>
 800102e:	2800      	cmp	r0, #0
 8001030:	d008      	beq.n	8001044 <__aeabi_fsub+0x1e4>
 8001032:	2280      	movs	r2, #128	; 0x80
 8001034:	03d2      	lsls	r2, r2, #15
 8001036:	4213      	tst	r3, r2
 8001038:	d004      	beq.n	8001044 <__aeabi_fsub+0x1e4>
 800103a:	4640      	mov	r0, r8
 800103c:	4210      	tst	r0, r2
 800103e:	d101      	bne.n	8001044 <__aeabi_fsub+0x1e4>
 8001040:	000c      	movs	r4, r1
 8001042:	4643      	mov	r3, r8
 8001044:	2b00      	cmp	r3, #0
 8001046:	d0d8      	beq.n	8000ffa <__aeabi_fsub+0x19a>
 8001048:	2680      	movs	r6, #128	; 0x80
 800104a:	03f6      	lsls	r6, r6, #15
 800104c:	431e      	orrs	r6, r3
 800104e:	0276      	lsls	r6, r6, #9
 8001050:	22ff      	movs	r2, #255	; 0xff
 8001052:	0a76      	lsrs	r6, r6, #9
 8001054:	e74f      	b.n	8000ef6 <__aeabi_fsub+0x96>
 8001056:	4643      	mov	r3, r8
 8001058:	0015      	movs	r5, r2
 800105a:	e7de      	b.n	800101a <__aeabi_fsub+0x1ba>
 800105c:	2220      	movs	r2, #32
 800105e:	1b40      	subs	r0, r0, r5
 8001060:	3001      	adds	r0, #1
 8001062:	1a12      	subs	r2, r2, r0
 8001064:	0019      	movs	r1, r3
 8001066:	4093      	lsls	r3, r2
 8001068:	40c1      	lsrs	r1, r0
 800106a:	1e5a      	subs	r2, r3, #1
 800106c:	4193      	sbcs	r3, r2
 800106e:	2500      	movs	r5, #0
 8001070:	430b      	orrs	r3, r1
 8001072:	e72f      	b.n	8000ed4 <__aeabi_fsub+0x74>
 8001074:	2320      	movs	r3, #32
 8001076:	1a9b      	subs	r3, r3, r2
 8001078:	0001      	movs	r1, r0
 800107a:	4098      	lsls	r0, r3
 800107c:	0003      	movs	r3, r0
 800107e:	40d1      	lsrs	r1, r2
 8001080:	1e5a      	subs	r2, r3, #1
 8001082:	4193      	sbcs	r3, r2
 8001084:	430b      	orrs	r3, r1
 8001086:	e712      	b.n	8000eae <__aeabi_fsub+0x4e>
 8001088:	2fff      	cmp	r7, #255	; 0xff
 800108a:	d0d9      	beq.n	8001040 <__aeabi_fsub+0x1e0>
 800108c:	2380      	movs	r3, #128	; 0x80
 800108e:	4664      	mov	r4, ip
 8001090:	04db      	lsls	r3, r3, #19
 8001092:	431c      	orrs	r4, r3
 8001094:	46a4      	mov	ip, r4
 8001096:	2a1b      	cmp	r2, #27
 8001098:	dd52      	ble.n	8001140 <__aeabi_fsub+0x2e0>
 800109a:	2301      	movs	r3, #1
 800109c:	000c      	movs	r4, r1
 800109e:	003d      	movs	r5, r7
 80010a0:	1ac3      	subs	r3, r0, r3
 80010a2:	e706      	b.n	8000eb2 <__aeabi_fsub+0x52>
 80010a4:	4663      	mov	r3, ip
 80010a6:	1a1e      	subs	r6, r3, r0
 80010a8:	0173      	lsls	r3, r6, #5
 80010aa:	d439      	bmi.n	8001120 <__aeabi_fsub+0x2c0>
 80010ac:	2e00      	cmp	r6, #0
 80010ae:	d000      	beq.n	80010b2 <__aeabi_fsub+0x252>
 80010b0:	e704      	b.n	8000ebc <__aeabi_fsub+0x5c>
 80010b2:	2400      	movs	r4, #0
 80010b4:	2200      	movs	r2, #0
 80010b6:	2600      	movs	r6, #0
 80010b8:	e71d      	b.n	8000ef6 <__aeabi_fsub+0x96>
 80010ba:	2320      	movs	r3, #32
 80010bc:	1a9b      	subs	r3, r3, r2
 80010be:	0001      	movs	r1, r0
 80010c0:	4098      	lsls	r0, r3
 80010c2:	0003      	movs	r3, r0
 80010c4:	40d1      	lsrs	r1, r2
 80010c6:	1e5a      	subs	r2, r3, #1
 80010c8:	4193      	sbcs	r3, r2
 80010ca:	430b      	orrs	r3, r1
 80010cc:	e729      	b.n	8000f22 <__aeabi_fsub+0xc2>
 80010ce:	2d00      	cmp	r5, #0
 80010d0:	d1a9      	bne.n	8001026 <__aeabi_fsub+0x1c6>
 80010d2:	4663      	mov	r3, ip
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d056      	beq.n	8001186 <__aeabi_fsub+0x326>
 80010d8:	2200      	movs	r2, #0
 80010da:	2800      	cmp	r0, #0
 80010dc:	d100      	bne.n	80010e0 <__aeabi_fsub+0x280>
 80010de:	e70a      	b.n	8000ef6 <__aeabi_fsub+0x96>
 80010e0:	0003      	movs	r3, r0
 80010e2:	4463      	add	r3, ip
 80010e4:	015a      	lsls	r2, r3, #5
 80010e6:	d594      	bpl.n	8001012 <__aeabi_fsub+0x1b2>
 80010e8:	4a2b      	ldr	r2, [pc, #172]	; (8001198 <__aeabi_fsub+0x338>)
 80010ea:	3501      	adds	r5, #1
 80010ec:	4013      	ands	r3, r2
 80010ee:	e790      	b.n	8001012 <__aeabi_fsub+0x1b2>
 80010f0:	4663      	mov	r3, ip
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d0af      	beq.n	8001056 <__aeabi_fsub+0x1f6>
 80010f6:	1e53      	subs	r3, r2, #1
 80010f8:	2a01      	cmp	r2, #1
 80010fa:	d015      	beq.n	8001128 <__aeabi_fsub+0x2c8>
 80010fc:	2aff      	cmp	r2, #255	; 0xff
 80010fe:	d02a      	beq.n	8001156 <__aeabi_fsub+0x2f6>
 8001100:	001a      	movs	r2, r3
 8001102:	e752      	b.n	8000faa <__aeabi_fsub+0x14a>
 8001104:	4662      	mov	r2, ip
 8001106:	2a00      	cmp	r2, #0
 8001108:	d191      	bne.n	800102e <__aeabi_fsub+0x1ce>
 800110a:	2800      	cmp	r0, #0
 800110c:	d198      	bne.n	8001040 <__aeabi_fsub+0x1e0>
 800110e:	2680      	movs	r6, #128	; 0x80
 8001110:	2400      	movs	r4, #0
 8001112:	22ff      	movs	r2, #255	; 0xff
 8001114:	03f6      	lsls	r6, r6, #15
 8001116:	e6ee      	b.n	8000ef6 <__aeabi_fsub+0x96>
 8001118:	000c      	movs	r4, r1
 800111a:	4643      	mov	r3, r8
 800111c:	0015      	movs	r5, r2
 800111e:	e77c      	b.n	800101a <__aeabi_fsub+0x1ba>
 8001120:	4663      	mov	r3, ip
 8001122:	000c      	movs	r4, r1
 8001124:	1ac6      	subs	r6, r0, r3
 8001126:	e6c9      	b.n	8000ebc <__aeabi_fsub+0x5c>
 8001128:	0003      	movs	r3, r0
 800112a:	4463      	add	r3, ip
 800112c:	2501      	movs	r5, #1
 800112e:	015a      	lsls	r2, r3, #5
 8001130:	d400      	bmi.n	8001134 <__aeabi_fsub+0x2d4>
 8001132:	e76e      	b.n	8001012 <__aeabi_fsub+0x1b2>
 8001134:	2502      	movs	r5, #2
 8001136:	e6fa      	b.n	8000f2e <__aeabi_fsub+0xce>
 8001138:	4663      	mov	r3, ip
 800113a:	2501      	movs	r5, #1
 800113c:	1a1b      	subs	r3, r3, r0
 800113e:	e6b8      	b.n	8000eb2 <__aeabi_fsub+0x52>
 8001140:	4664      	mov	r4, ip
 8001142:	2320      	movs	r3, #32
 8001144:	40d4      	lsrs	r4, r2
 8001146:	1a9b      	subs	r3, r3, r2
 8001148:	4662      	mov	r2, ip
 800114a:	409a      	lsls	r2, r3
 800114c:	0013      	movs	r3, r2
 800114e:	1e5a      	subs	r2, r3, #1
 8001150:	4193      	sbcs	r3, r2
 8001152:	4323      	orrs	r3, r4
 8001154:	e7a2      	b.n	800109c <__aeabi_fsub+0x23c>
 8001156:	4643      	mov	r3, r8
 8001158:	e774      	b.n	8001044 <__aeabi_fsub+0x1e4>
 800115a:	4661      	mov	r1, ip
 800115c:	2320      	movs	r3, #32
 800115e:	40d1      	lsrs	r1, r2
 8001160:	1a9b      	subs	r3, r3, r2
 8001162:	4662      	mov	r2, ip
 8001164:	409a      	lsls	r2, r3
 8001166:	0013      	movs	r3, r2
 8001168:	1e5a      	subs	r2, r3, #1
 800116a:	4193      	sbcs	r3, r2
 800116c:	430b      	orrs	r3, r1
 800116e:	e720      	b.n	8000fb2 <__aeabi_fsub+0x152>
 8001170:	4663      	mov	r3, ip
 8001172:	000c      	movs	r4, r1
 8001174:	2501      	movs	r5, #1
 8001176:	1ac3      	subs	r3, r0, r3
 8001178:	e69b      	b.n	8000eb2 <__aeabi_fsub+0x52>
 800117a:	2800      	cmp	r0, #0
 800117c:	d099      	beq.n	80010b2 <__aeabi_fsub+0x252>
 800117e:	000c      	movs	r4, r1
 8001180:	4646      	mov	r6, r8
 8001182:	2200      	movs	r2, #0
 8001184:	e6b7      	b.n	8000ef6 <__aeabi_fsub+0x96>
 8001186:	4646      	mov	r6, r8
 8001188:	2200      	movs	r2, #0
 800118a:	e6b4      	b.n	8000ef6 <__aeabi_fsub+0x96>
 800118c:	2b00      	cmp	r3, #0
 800118e:	d000      	beq.n	8001192 <__aeabi_fsub+0x332>
 8001190:	e73f      	b.n	8001012 <__aeabi_fsub+0x1b2>
 8001192:	2400      	movs	r4, #0
 8001194:	2600      	movs	r6, #0
 8001196:	e6ae      	b.n	8000ef6 <__aeabi_fsub+0x96>
 8001198:	fbffffff 	.word	0xfbffffff
 800119c:	7dffffff 	.word	0x7dffffff

080011a0 <__aeabi_f2iz>:
 80011a0:	0241      	lsls	r1, r0, #9
 80011a2:	0042      	lsls	r2, r0, #1
 80011a4:	0fc3      	lsrs	r3, r0, #31
 80011a6:	0a49      	lsrs	r1, r1, #9
 80011a8:	2000      	movs	r0, #0
 80011aa:	0e12      	lsrs	r2, r2, #24
 80011ac:	2a7e      	cmp	r2, #126	; 0x7e
 80011ae:	dd03      	ble.n	80011b8 <__aeabi_f2iz+0x18>
 80011b0:	2a9d      	cmp	r2, #157	; 0x9d
 80011b2:	dd02      	ble.n	80011ba <__aeabi_f2iz+0x1a>
 80011b4:	4a09      	ldr	r2, [pc, #36]	; (80011dc <__aeabi_f2iz+0x3c>)
 80011b6:	1898      	adds	r0, r3, r2
 80011b8:	4770      	bx	lr
 80011ba:	2080      	movs	r0, #128	; 0x80
 80011bc:	0400      	lsls	r0, r0, #16
 80011be:	4301      	orrs	r1, r0
 80011c0:	2a95      	cmp	r2, #149	; 0x95
 80011c2:	dc07      	bgt.n	80011d4 <__aeabi_f2iz+0x34>
 80011c4:	2096      	movs	r0, #150	; 0x96
 80011c6:	1a82      	subs	r2, r0, r2
 80011c8:	40d1      	lsrs	r1, r2
 80011ca:	4248      	negs	r0, r1
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d1f3      	bne.n	80011b8 <__aeabi_f2iz+0x18>
 80011d0:	0008      	movs	r0, r1
 80011d2:	e7f1      	b.n	80011b8 <__aeabi_f2iz+0x18>
 80011d4:	3a96      	subs	r2, #150	; 0x96
 80011d6:	4091      	lsls	r1, r2
 80011d8:	e7f7      	b.n	80011ca <__aeabi_f2iz+0x2a>
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	7fffffff 	.word	0x7fffffff

080011e0 <__aeabi_i2f>:
 80011e0:	b570      	push	{r4, r5, r6, lr}
 80011e2:	2800      	cmp	r0, #0
 80011e4:	d013      	beq.n	800120e <__aeabi_i2f+0x2e>
 80011e6:	17c3      	asrs	r3, r0, #31
 80011e8:	18c5      	adds	r5, r0, r3
 80011ea:	405d      	eors	r5, r3
 80011ec:	0fc4      	lsrs	r4, r0, #31
 80011ee:	0028      	movs	r0, r5
 80011f0:	f001 ffa6 	bl	8003140 <__clzsi2>
 80011f4:	239e      	movs	r3, #158	; 0x9e
 80011f6:	0001      	movs	r1, r0
 80011f8:	1a1b      	subs	r3, r3, r0
 80011fa:	2b96      	cmp	r3, #150	; 0x96
 80011fc:	dc0f      	bgt.n	800121e <__aeabi_i2f+0x3e>
 80011fe:	2808      	cmp	r0, #8
 8001200:	d031      	beq.n	8001266 <__aeabi_i2f+0x86>
 8001202:	3908      	subs	r1, #8
 8001204:	408d      	lsls	r5, r1
 8001206:	026d      	lsls	r5, r5, #9
 8001208:	0a6d      	lsrs	r5, r5, #9
 800120a:	b2d8      	uxtb	r0, r3
 800120c:	e002      	b.n	8001214 <__aeabi_i2f+0x34>
 800120e:	2400      	movs	r4, #0
 8001210:	2000      	movs	r0, #0
 8001212:	2500      	movs	r5, #0
 8001214:	05c0      	lsls	r0, r0, #23
 8001216:	4328      	orrs	r0, r5
 8001218:	07e4      	lsls	r4, r4, #31
 800121a:	4320      	orrs	r0, r4
 800121c:	bd70      	pop	{r4, r5, r6, pc}
 800121e:	2b99      	cmp	r3, #153	; 0x99
 8001220:	dd0c      	ble.n	800123c <__aeabi_i2f+0x5c>
 8001222:	2205      	movs	r2, #5
 8001224:	1a12      	subs	r2, r2, r0
 8001226:	0028      	movs	r0, r5
 8001228:	40d0      	lsrs	r0, r2
 800122a:	0002      	movs	r2, r0
 800122c:	0008      	movs	r0, r1
 800122e:	301b      	adds	r0, #27
 8001230:	4085      	lsls	r5, r0
 8001232:	0028      	movs	r0, r5
 8001234:	1e45      	subs	r5, r0, #1
 8001236:	41a8      	sbcs	r0, r5
 8001238:	4302      	orrs	r2, r0
 800123a:	0015      	movs	r5, r2
 800123c:	2905      	cmp	r1, #5
 800123e:	dc16      	bgt.n	800126e <__aeabi_i2f+0x8e>
 8001240:	002a      	movs	r2, r5
 8001242:	480f      	ldr	r0, [pc, #60]	; (8001280 <__aeabi_i2f+0xa0>)
 8001244:	4002      	ands	r2, r0
 8001246:	076e      	lsls	r6, r5, #29
 8001248:	d009      	beq.n	800125e <__aeabi_i2f+0x7e>
 800124a:	260f      	movs	r6, #15
 800124c:	4035      	ands	r5, r6
 800124e:	2d04      	cmp	r5, #4
 8001250:	d005      	beq.n	800125e <__aeabi_i2f+0x7e>
 8001252:	3204      	adds	r2, #4
 8001254:	0155      	lsls	r5, r2, #5
 8001256:	d502      	bpl.n	800125e <__aeabi_i2f+0x7e>
 8001258:	239f      	movs	r3, #159	; 0x9f
 800125a:	4002      	ands	r2, r0
 800125c:	1a5b      	subs	r3, r3, r1
 800125e:	0192      	lsls	r2, r2, #6
 8001260:	0a55      	lsrs	r5, r2, #9
 8001262:	b2d8      	uxtb	r0, r3
 8001264:	e7d6      	b.n	8001214 <__aeabi_i2f+0x34>
 8001266:	026d      	lsls	r5, r5, #9
 8001268:	2096      	movs	r0, #150	; 0x96
 800126a:	0a6d      	lsrs	r5, r5, #9
 800126c:	e7d2      	b.n	8001214 <__aeabi_i2f+0x34>
 800126e:	1f4a      	subs	r2, r1, #5
 8001270:	4095      	lsls	r5, r2
 8001272:	002a      	movs	r2, r5
 8001274:	4802      	ldr	r0, [pc, #8]	; (8001280 <__aeabi_i2f+0xa0>)
 8001276:	4002      	ands	r2, r0
 8001278:	076e      	lsls	r6, r5, #29
 800127a:	d0f0      	beq.n	800125e <__aeabi_i2f+0x7e>
 800127c:	e7e5      	b.n	800124a <__aeabi_i2f+0x6a>
 800127e:	46c0      	nop			; (mov r8, r8)
 8001280:	fbffffff 	.word	0xfbffffff

08001284 <__aeabi_ui2f>:
 8001284:	b570      	push	{r4, r5, r6, lr}
 8001286:	1e04      	subs	r4, r0, #0
 8001288:	d00e      	beq.n	80012a8 <__aeabi_ui2f+0x24>
 800128a:	f001 ff59 	bl	8003140 <__clzsi2>
 800128e:	239e      	movs	r3, #158	; 0x9e
 8001290:	0001      	movs	r1, r0
 8001292:	1a1b      	subs	r3, r3, r0
 8001294:	2b96      	cmp	r3, #150	; 0x96
 8001296:	dc0c      	bgt.n	80012b2 <__aeabi_ui2f+0x2e>
 8001298:	2808      	cmp	r0, #8
 800129a:	d02c      	beq.n	80012f6 <__aeabi_ui2f+0x72>
 800129c:	3908      	subs	r1, #8
 800129e:	408c      	lsls	r4, r1
 80012a0:	0264      	lsls	r4, r4, #9
 80012a2:	0a64      	lsrs	r4, r4, #9
 80012a4:	b2d8      	uxtb	r0, r3
 80012a6:	e001      	b.n	80012ac <__aeabi_ui2f+0x28>
 80012a8:	2000      	movs	r0, #0
 80012aa:	2400      	movs	r4, #0
 80012ac:	05c0      	lsls	r0, r0, #23
 80012ae:	4320      	orrs	r0, r4
 80012b0:	bd70      	pop	{r4, r5, r6, pc}
 80012b2:	2b99      	cmp	r3, #153	; 0x99
 80012b4:	dd0a      	ble.n	80012cc <__aeabi_ui2f+0x48>
 80012b6:	0002      	movs	r2, r0
 80012b8:	0020      	movs	r0, r4
 80012ba:	321b      	adds	r2, #27
 80012bc:	4090      	lsls	r0, r2
 80012be:	0002      	movs	r2, r0
 80012c0:	1e50      	subs	r0, r2, #1
 80012c2:	4182      	sbcs	r2, r0
 80012c4:	2005      	movs	r0, #5
 80012c6:	1a40      	subs	r0, r0, r1
 80012c8:	40c4      	lsrs	r4, r0
 80012ca:	4314      	orrs	r4, r2
 80012cc:	2905      	cmp	r1, #5
 80012ce:	dc16      	bgt.n	80012fe <__aeabi_ui2f+0x7a>
 80012d0:	0022      	movs	r2, r4
 80012d2:	480f      	ldr	r0, [pc, #60]	; (8001310 <__aeabi_ui2f+0x8c>)
 80012d4:	4002      	ands	r2, r0
 80012d6:	0765      	lsls	r5, r4, #29
 80012d8:	d009      	beq.n	80012ee <__aeabi_ui2f+0x6a>
 80012da:	250f      	movs	r5, #15
 80012dc:	402c      	ands	r4, r5
 80012de:	2c04      	cmp	r4, #4
 80012e0:	d005      	beq.n	80012ee <__aeabi_ui2f+0x6a>
 80012e2:	3204      	adds	r2, #4
 80012e4:	0154      	lsls	r4, r2, #5
 80012e6:	d502      	bpl.n	80012ee <__aeabi_ui2f+0x6a>
 80012e8:	239f      	movs	r3, #159	; 0x9f
 80012ea:	4002      	ands	r2, r0
 80012ec:	1a5b      	subs	r3, r3, r1
 80012ee:	0192      	lsls	r2, r2, #6
 80012f0:	0a54      	lsrs	r4, r2, #9
 80012f2:	b2d8      	uxtb	r0, r3
 80012f4:	e7da      	b.n	80012ac <__aeabi_ui2f+0x28>
 80012f6:	0264      	lsls	r4, r4, #9
 80012f8:	2096      	movs	r0, #150	; 0x96
 80012fa:	0a64      	lsrs	r4, r4, #9
 80012fc:	e7d6      	b.n	80012ac <__aeabi_ui2f+0x28>
 80012fe:	1f4a      	subs	r2, r1, #5
 8001300:	4094      	lsls	r4, r2
 8001302:	0022      	movs	r2, r4
 8001304:	4802      	ldr	r0, [pc, #8]	; (8001310 <__aeabi_ui2f+0x8c>)
 8001306:	4002      	ands	r2, r0
 8001308:	0765      	lsls	r5, r4, #29
 800130a:	d0f0      	beq.n	80012ee <__aeabi_ui2f+0x6a>
 800130c:	e7e5      	b.n	80012da <__aeabi_ui2f+0x56>
 800130e:	46c0      	nop			; (mov r8, r8)
 8001310:	fbffffff 	.word	0xfbffffff

08001314 <__aeabi_dadd>:
 8001314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001316:	464f      	mov	r7, r9
 8001318:	4646      	mov	r6, r8
 800131a:	46d6      	mov	lr, sl
 800131c:	0004      	movs	r4, r0
 800131e:	b5c0      	push	{r6, r7, lr}
 8001320:	001f      	movs	r7, r3
 8001322:	030b      	lsls	r3, r1, #12
 8001324:	0010      	movs	r0, r2
 8001326:	004e      	lsls	r6, r1, #1
 8001328:	0a5b      	lsrs	r3, r3, #9
 800132a:	0fcd      	lsrs	r5, r1, #31
 800132c:	0f61      	lsrs	r1, r4, #29
 800132e:	007a      	lsls	r2, r7, #1
 8001330:	4319      	orrs	r1, r3
 8001332:	00e3      	lsls	r3, r4, #3
 8001334:	033c      	lsls	r4, r7, #12
 8001336:	0fff      	lsrs	r7, r7, #31
 8001338:	46bc      	mov	ip, r7
 800133a:	0a64      	lsrs	r4, r4, #9
 800133c:	0f47      	lsrs	r7, r0, #29
 800133e:	4327      	orrs	r7, r4
 8001340:	0d76      	lsrs	r6, r6, #21
 8001342:	0d52      	lsrs	r2, r2, #21
 8001344:	00c0      	lsls	r0, r0, #3
 8001346:	46b9      	mov	r9, r7
 8001348:	4680      	mov	r8, r0
 800134a:	1ab7      	subs	r7, r6, r2
 800134c:	4565      	cmp	r5, ip
 800134e:	d100      	bne.n	8001352 <__aeabi_dadd+0x3e>
 8001350:	e09b      	b.n	800148a <__aeabi_dadd+0x176>
 8001352:	2f00      	cmp	r7, #0
 8001354:	dc00      	bgt.n	8001358 <__aeabi_dadd+0x44>
 8001356:	e084      	b.n	8001462 <__aeabi_dadd+0x14e>
 8001358:	2a00      	cmp	r2, #0
 800135a:	d100      	bne.n	800135e <__aeabi_dadd+0x4a>
 800135c:	e0be      	b.n	80014dc <__aeabi_dadd+0x1c8>
 800135e:	4ac8      	ldr	r2, [pc, #800]	; (8001680 <__aeabi_dadd+0x36c>)
 8001360:	4296      	cmp	r6, r2
 8001362:	d100      	bne.n	8001366 <__aeabi_dadd+0x52>
 8001364:	e124      	b.n	80015b0 <__aeabi_dadd+0x29c>
 8001366:	2280      	movs	r2, #128	; 0x80
 8001368:	464c      	mov	r4, r9
 800136a:	0412      	lsls	r2, r2, #16
 800136c:	4314      	orrs	r4, r2
 800136e:	46a1      	mov	r9, r4
 8001370:	2f38      	cmp	r7, #56	; 0x38
 8001372:	dd00      	ble.n	8001376 <__aeabi_dadd+0x62>
 8001374:	e167      	b.n	8001646 <__aeabi_dadd+0x332>
 8001376:	2f1f      	cmp	r7, #31
 8001378:	dd00      	ble.n	800137c <__aeabi_dadd+0x68>
 800137a:	e1d6      	b.n	800172a <__aeabi_dadd+0x416>
 800137c:	2220      	movs	r2, #32
 800137e:	464c      	mov	r4, r9
 8001380:	1bd2      	subs	r2, r2, r7
 8001382:	4094      	lsls	r4, r2
 8001384:	46a2      	mov	sl, r4
 8001386:	4644      	mov	r4, r8
 8001388:	40fc      	lsrs	r4, r7
 800138a:	0020      	movs	r0, r4
 800138c:	4654      	mov	r4, sl
 800138e:	4304      	orrs	r4, r0
 8001390:	4640      	mov	r0, r8
 8001392:	4090      	lsls	r0, r2
 8001394:	1e42      	subs	r2, r0, #1
 8001396:	4190      	sbcs	r0, r2
 8001398:	464a      	mov	r2, r9
 800139a:	40fa      	lsrs	r2, r7
 800139c:	4304      	orrs	r4, r0
 800139e:	1a89      	subs	r1, r1, r2
 80013a0:	1b1c      	subs	r4, r3, r4
 80013a2:	42a3      	cmp	r3, r4
 80013a4:	4192      	sbcs	r2, r2
 80013a6:	4252      	negs	r2, r2
 80013a8:	1a8b      	subs	r3, r1, r2
 80013aa:	469a      	mov	sl, r3
 80013ac:	4653      	mov	r3, sl
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	d400      	bmi.n	80013b4 <__aeabi_dadd+0xa0>
 80013b2:	e0d4      	b.n	800155e <__aeabi_dadd+0x24a>
 80013b4:	4653      	mov	r3, sl
 80013b6:	025a      	lsls	r2, r3, #9
 80013b8:	0a53      	lsrs	r3, r2, #9
 80013ba:	469a      	mov	sl, r3
 80013bc:	4653      	mov	r3, sl
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d100      	bne.n	80013c4 <__aeabi_dadd+0xb0>
 80013c2:	e104      	b.n	80015ce <__aeabi_dadd+0x2ba>
 80013c4:	4650      	mov	r0, sl
 80013c6:	f001 febb 	bl	8003140 <__clzsi2>
 80013ca:	0003      	movs	r3, r0
 80013cc:	3b08      	subs	r3, #8
 80013ce:	2220      	movs	r2, #32
 80013d0:	0020      	movs	r0, r4
 80013d2:	1ad2      	subs	r2, r2, r3
 80013d4:	4651      	mov	r1, sl
 80013d6:	40d0      	lsrs	r0, r2
 80013d8:	4099      	lsls	r1, r3
 80013da:	0002      	movs	r2, r0
 80013dc:	409c      	lsls	r4, r3
 80013de:	430a      	orrs	r2, r1
 80013e0:	42b3      	cmp	r3, r6
 80013e2:	da00      	bge.n	80013e6 <__aeabi_dadd+0xd2>
 80013e4:	e102      	b.n	80015ec <__aeabi_dadd+0x2d8>
 80013e6:	1b9b      	subs	r3, r3, r6
 80013e8:	1c59      	adds	r1, r3, #1
 80013ea:	291f      	cmp	r1, #31
 80013ec:	dd00      	ble.n	80013f0 <__aeabi_dadd+0xdc>
 80013ee:	e0a7      	b.n	8001540 <__aeabi_dadd+0x22c>
 80013f0:	2320      	movs	r3, #32
 80013f2:	0010      	movs	r0, r2
 80013f4:	0026      	movs	r6, r4
 80013f6:	1a5b      	subs	r3, r3, r1
 80013f8:	409c      	lsls	r4, r3
 80013fa:	4098      	lsls	r0, r3
 80013fc:	40ce      	lsrs	r6, r1
 80013fe:	40ca      	lsrs	r2, r1
 8001400:	1e63      	subs	r3, r4, #1
 8001402:	419c      	sbcs	r4, r3
 8001404:	4330      	orrs	r0, r6
 8001406:	4692      	mov	sl, r2
 8001408:	2600      	movs	r6, #0
 800140a:	4304      	orrs	r4, r0
 800140c:	0763      	lsls	r3, r4, #29
 800140e:	d009      	beq.n	8001424 <__aeabi_dadd+0x110>
 8001410:	230f      	movs	r3, #15
 8001412:	4023      	ands	r3, r4
 8001414:	2b04      	cmp	r3, #4
 8001416:	d005      	beq.n	8001424 <__aeabi_dadd+0x110>
 8001418:	1d23      	adds	r3, r4, #4
 800141a:	42a3      	cmp	r3, r4
 800141c:	41a4      	sbcs	r4, r4
 800141e:	4264      	negs	r4, r4
 8001420:	44a2      	add	sl, r4
 8001422:	001c      	movs	r4, r3
 8001424:	4653      	mov	r3, sl
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	d400      	bmi.n	800142c <__aeabi_dadd+0x118>
 800142a:	e09b      	b.n	8001564 <__aeabi_dadd+0x250>
 800142c:	4b94      	ldr	r3, [pc, #592]	; (8001680 <__aeabi_dadd+0x36c>)
 800142e:	3601      	adds	r6, #1
 8001430:	429e      	cmp	r6, r3
 8001432:	d100      	bne.n	8001436 <__aeabi_dadd+0x122>
 8001434:	e0b8      	b.n	80015a8 <__aeabi_dadd+0x294>
 8001436:	4653      	mov	r3, sl
 8001438:	4992      	ldr	r1, [pc, #584]	; (8001684 <__aeabi_dadd+0x370>)
 800143a:	08e4      	lsrs	r4, r4, #3
 800143c:	400b      	ands	r3, r1
 800143e:	0019      	movs	r1, r3
 8001440:	075b      	lsls	r3, r3, #29
 8001442:	4323      	orrs	r3, r4
 8001444:	0572      	lsls	r2, r6, #21
 8001446:	024c      	lsls	r4, r1, #9
 8001448:	0b24      	lsrs	r4, r4, #12
 800144a:	0d52      	lsrs	r2, r2, #21
 800144c:	0512      	lsls	r2, r2, #20
 800144e:	07ed      	lsls	r5, r5, #31
 8001450:	4322      	orrs	r2, r4
 8001452:	432a      	orrs	r2, r5
 8001454:	0018      	movs	r0, r3
 8001456:	0011      	movs	r1, r2
 8001458:	bce0      	pop	{r5, r6, r7}
 800145a:	46ba      	mov	sl, r7
 800145c:	46b1      	mov	r9, r6
 800145e:	46a8      	mov	r8, r5
 8001460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001462:	2f00      	cmp	r7, #0
 8001464:	d048      	beq.n	80014f8 <__aeabi_dadd+0x1e4>
 8001466:	1b97      	subs	r7, r2, r6
 8001468:	2e00      	cmp	r6, #0
 800146a:	d000      	beq.n	800146e <__aeabi_dadd+0x15a>
 800146c:	e10e      	b.n	800168c <__aeabi_dadd+0x378>
 800146e:	000c      	movs	r4, r1
 8001470:	431c      	orrs	r4, r3
 8001472:	d100      	bne.n	8001476 <__aeabi_dadd+0x162>
 8001474:	e1b7      	b.n	80017e6 <__aeabi_dadd+0x4d2>
 8001476:	1e7c      	subs	r4, r7, #1
 8001478:	2f01      	cmp	r7, #1
 800147a:	d100      	bne.n	800147e <__aeabi_dadd+0x16a>
 800147c:	e226      	b.n	80018cc <__aeabi_dadd+0x5b8>
 800147e:	4d80      	ldr	r5, [pc, #512]	; (8001680 <__aeabi_dadd+0x36c>)
 8001480:	42af      	cmp	r7, r5
 8001482:	d100      	bne.n	8001486 <__aeabi_dadd+0x172>
 8001484:	e1d5      	b.n	8001832 <__aeabi_dadd+0x51e>
 8001486:	0027      	movs	r7, r4
 8001488:	e107      	b.n	800169a <__aeabi_dadd+0x386>
 800148a:	2f00      	cmp	r7, #0
 800148c:	dc00      	bgt.n	8001490 <__aeabi_dadd+0x17c>
 800148e:	e0b2      	b.n	80015f6 <__aeabi_dadd+0x2e2>
 8001490:	2a00      	cmp	r2, #0
 8001492:	d047      	beq.n	8001524 <__aeabi_dadd+0x210>
 8001494:	4a7a      	ldr	r2, [pc, #488]	; (8001680 <__aeabi_dadd+0x36c>)
 8001496:	4296      	cmp	r6, r2
 8001498:	d100      	bne.n	800149c <__aeabi_dadd+0x188>
 800149a:	e089      	b.n	80015b0 <__aeabi_dadd+0x29c>
 800149c:	2280      	movs	r2, #128	; 0x80
 800149e:	464c      	mov	r4, r9
 80014a0:	0412      	lsls	r2, r2, #16
 80014a2:	4314      	orrs	r4, r2
 80014a4:	46a1      	mov	r9, r4
 80014a6:	2f38      	cmp	r7, #56	; 0x38
 80014a8:	dc6b      	bgt.n	8001582 <__aeabi_dadd+0x26e>
 80014aa:	2f1f      	cmp	r7, #31
 80014ac:	dc00      	bgt.n	80014b0 <__aeabi_dadd+0x19c>
 80014ae:	e16e      	b.n	800178e <__aeabi_dadd+0x47a>
 80014b0:	003a      	movs	r2, r7
 80014b2:	4648      	mov	r0, r9
 80014b4:	3a20      	subs	r2, #32
 80014b6:	40d0      	lsrs	r0, r2
 80014b8:	4684      	mov	ip, r0
 80014ba:	2f20      	cmp	r7, #32
 80014bc:	d007      	beq.n	80014ce <__aeabi_dadd+0x1ba>
 80014be:	2240      	movs	r2, #64	; 0x40
 80014c0:	4648      	mov	r0, r9
 80014c2:	1bd2      	subs	r2, r2, r7
 80014c4:	4090      	lsls	r0, r2
 80014c6:	0002      	movs	r2, r0
 80014c8:	4640      	mov	r0, r8
 80014ca:	4310      	orrs	r0, r2
 80014cc:	4680      	mov	r8, r0
 80014ce:	4640      	mov	r0, r8
 80014d0:	1e42      	subs	r2, r0, #1
 80014d2:	4190      	sbcs	r0, r2
 80014d4:	4662      	mov	r2, ip
 80014d6:	0004      	movs	r4, r0
 80014d8:	4314      	orrs	r4, r2
 80014da:	e057      	b.n	800158c <__aeabi_dadd+0x278>
 80014dc:	464a      	mov	r2, r9
 80014de:	4302      	orrs	r2, r0
 80014e0:	d100      	bne.n	80014e4 <__aeabi_dadd+0x1d0>
 80014e2:	e103      	b.n	80016ec <__aeabi_dadd+0x3d8>
 80014e4:	1e7a      	subs	r2, r7, #1
 80014e6:	2f01      	cmp	r7, #1
 80014e8:	d100      	bne.n	80014ec <__aeabi_dadd+0x1d8>
 80014ea:	e193      	b.n	8001814 <__aeabi_dadd+0x500>
 80014ec:	4c64      	ldr	r4, [pc, #400]	; (8001680 <__aeabi_dadd+0x36c>)
 80014ee:	42a7      	cmp	r7, r4
 80014f0:	d100      	bne.n	80014f4 <__aeabi_dadd+0x1e0>
 80014f2:	e18a      	b.n	800180a <__aeabi_dadd+0x4f6>
 80014f4:	0017      	movs	r7, r2
 80014f6:	e73b      	b.n	8001370 <__aeabi_dadd+0x5c>
 80014f8:	4c63      	ldr	r4, [pc, #396]	; (8001688 <__aeabi_dadd+0x374>)
 80014fa:	1c72      	adds	r2, r6, #1
 80014fc:	4222      	tst	r2, r4
 80014fe:	d000      	beq.n	8001502 <__aeabi_dadd+0x1ee>
 8001500:	e0e0      	b.n	80016c4 <__aeabi_dadd+0x3b0>
 8001502:	000a      	movs	r2, r1
 8001504:	431a      	orrs	r2, r3
 8001506:	2e00      	cmp	r6, #0
 8001508:	d000      	beq.n	800150c <__aeabi_dadd+0x1f8>
 800150a:	e174      	b.n	80017f6 <__aeabi_dadd+0x4e2>
 800150c:	2a00      	cmp	r2, #0
 800150e:	d100      	bne.n	8001512 <__aeabi_dadd+0x1fe>
 8001510:	e1d0      	b.n	80018b4 <__aeabi_dadd+0x5a0>
 8001512:	464a      	mov	r2, r9
 8001514:	4302      	orrs	r2, r0
 8001516:	d000      	beq.n	800151a <__aeabi_dadd+0x206>
 8001518:	e1e3      	b.n	80018e2 <__aeabi_dadd+0x5ce>
 800151a:	074a      	lsls	r2, r1, #29
 800151c:	08db      	lsrs	r3, r3, #3
 800151e:	4313      	orrs	r3, r2
 8001520:	08c9      	lsrs	r1, r1, #3
 8001522:	e029      	b.n	8001578 <__aeabi_dadd+0x264>
 8001524:	464a      	mov	r2, r9
 8001526:	4302      	orrs	r2, r0
 8001528:	d100      	bne.n	800152c <__aeabi_dadd+0x218>
 800152a:	e17d      	b.n	8001828 <__aeabi_dadd+0x514>
 800152c:	1e7a      	subs	r2, r7, #1
 800152e:	2f01      	cmp	r7, #1
 8001530:	d100      	bne.n	8001534 <__aeabi_dadd+0x220>
 8001532:	e0e0      	b.n	80016f6 <__aeabi_dadd+0x3e2>
 8001534:	4c52      	ldr	r4, [pc, #328]	; (8001680 <__aeabi_dadd+0x36c>)
 8001536:	42a7      	cmp	r7, r4
 8001538:	d100      	bne.n	800153c <__aeabi_dadd+0x228>
 800153a:	e166      	b.n	800180a <__aeabi_dadd+0x4f6>
 800153c:	0017      	movs	r7, r2
 800153e:	e7b2      	b.n	80014a6 <__aeabi_dadd+0x192>
 8001540:	0010      	movs	r0, r2
 8001542:	3b1f      	subs	r3, #31
 8001544:	40d8      	lsrs	r0, r3
 8001546:	2920      	cmp	r1, #32
 8001548:	d003      	beq.n	8001552 <__aeabi_dadd+0x23e>
 800154a:	2340      	movs	r3, #64	; 0x40
 800154c:	1a5b      	subs	r3, r3, r1
 800154e:	409a      	lsls	r2, r3
 8001550:	4314      	orrs	r4, r2
 8001552:	1e63      	subs	r3, r4, #1
 8001554:	419c      	sbcs	r4, r3
 8001556:	2300      	movs	r3, #0
 8001558:	2600      	movs	r6, #0
 800155a:	469a      	mov	sl, r3
 800155c:	4304      	orrs	r4, r0
 800155e:	0763      	lsls	r3, r4, #29
 8001560:	d000      	beq.n	8001564 <__aeabi_dadd+0x250>
 8001562:	e755      	b.n	8001410 <__aeabi_dadd+0xfc>
 8001564:	4652      	mov	r2, sl
 8001566:	08e3      	lsrs	r3, r4, #3
 8001568:	0752      	lsls	r2, r2, #29
 800156a:	4313      	orrs	r3, r2
 800156c:	4652      	mov	r2, sl
 800156e:	0037      	movs	r7, r6
 8001570:	08d1      	lsrs	r1, r2, #3
 8001572:	4a43      	ldr	r2, [pc, #268]	; (8001680 <__aeabi_dadd+0x36c>)
 8001574:	4297      	cmp	r7, r2
 8001576:	d01f      	beq.n	80015b8 <__aeabi_dadd+0x2a4>
 8001578:	0309      	lsls	r1, r1, #12
 800157a:	057a      	lsls	r2, r7, #21
 800157c:	0b0c      	lsrs	r4, r1, #12
 800157e:	0d52      	lsrs	r2, r2, #21
 8001580:	e764      	b.n	800144c <__aeabi_dadd+0x138>
 8001582:	4642      	mov	r2, r8
 8001584:	464c      	mov	r4, r9
 8001586:	4314      	orrs	r4, r2
 8001588:	1e62      	subs	r2, r4, #1
 800158a:	4194      	sbcs	r4, r2
 800158c:	18e4      	adds	r4, r4, r3
 800158e:	429c      	cmp	r4, r3
 8001590:	4192      	sbcs	r2, r2
 8001592:	4252      	negs	r2, r2
 8001594:	4692      	mov	sl, r2
 8001596:	448a      	add	sl, r1
 8001598:	4653      	mov	r3, sl
 800159a:	021b      	lsls	r3, r3, #8
 800159c:	d5df      	bpl.n	800155e <__aeabi_dadd+0x24a>
 800159e:	4b38      	ldr	r3, [pc, #224]	; (8001680 <__aeabi_dadd+0x36c>)
 80015a0:	3601      	adds	r6, #1
 80015a2:	429e      	cmp	r6, r3
 80015a4:	d000      	beq.n	80015a8 <__aeabi_dadd+0x294>
 80015a6:	e0b3      	b.n	8001710 <__aeabi_dadd+0x3fc>
 80015a8:	0032      	movs	r2, r6
 80015aa:	2400      	movs	r4, #0
 80015ac:	2300      	movs	r3, #0
 80015ae:	e74d      	b.n	800144c <__aeabi_dadd+0x138>
 80015b0:	074a      	lsls	r2, r1, #29
 80015b2:	08db      	lsrs	r3, r3, #3
 80015b4:	4313      	orrs	r3, r2
 80015b6:	08c9      	lsrs	r1, r1, #3
 80015b8:	001a      	movs	r2, r3
 80015ba:	430a      	orrs	r2, r1
 80015bc:	d100      	bne.n	80015c0 <__aeabi_dadd+0x2ac>
 80015be:	e200      	b.n	80019c2 <__aeabi_dadd+0x6ae>
 80015c0:	2480      	movs	r4, #128	; 0x80
 80015c2:	0324      	lsls	r4, r4, #12
 80015c4:	430c      	orrs	r4, r1
 80015c6:	0324      	lsls	r4, r4, #12
 80015c8:	4a2d      	ldr	r2, [pc, #180]	; (8001680 <__aeabi_dadd+0x36c>)
 80015ca:	0b24      	lsrs	r4, r4, #12
 80015cc:	e73e      	b.n	800144c <__aeabi_dadd+0x138>
 80015ce:	0020      	movs	r0, r4
 80015d0:	f001 fdb6 	bl	8003140 <__clzsi2>
 80015d4:	0003      	movs	r3, r0
 80015d6:	3318      	adds	r3, #24
 80015d8:	2b1f      	cmp	r3, #31
 80015da:	dc00      	bgt.n	80015de <__aeabi_dadd+0x2ca>
 80015dc:	e6f7      	b.n	80013ce <__aeabi_dadd+0xba>
 80015de:	0022      	movs	r2, r4
 80015e0:	3808      	subs	r0, #8
 80015e2:	4082      	lsls	r2, r0
 80015e4:	2400      	movs	r4, #0
 80015e6:	42b3      	cmp	r3, r6
 80015e8:	db00      	blt.n	80015ec <__aeabi_dadd+0x2d8>
 80015ea:	e6fc      	b.n	80013e6 <__aeabi_dadd+0xd2>
 80015ec:	1af6      	subs	r6, r6, r3
 80015ee:	4b25      	ldr	r3, [pc, #148]	; (8001684 <__aeabi_dadd+0x370>)
 80015f0:	401a      	ands	r2, r3
 80015f2:	4692      	mov	sl, r2
 80015f4:	e70a      	b.n	800140c <__aeabi_dadd+0xf8>
 80015f6:	2f00      	cmp	r7, #0
 80015f8:	d02b      	beq.n	8001652 <__aeabi_dadd+0x33e>
 80015fa:	1b97      	subs	r7, r2, r6
 80015fc:	2e00      	cmp	r6, #0
 80015fe:	d100      	bne.n	8001602 <__aeabi_dadd+0x2ee>
 8001600:	e0b8      	b.n	8001774 <__aeabi_dadd+0x460>
 8001602:	4c1f      	ldr	r4, [pc, #124]	; (8001680 <__aeabi_dadd+0x36c>)
 8001604:	42a2      	cmp	r2, r4
 8001606:	d100      	bne.n	800160a <__aeabi_dadd+0x2f6>
 8001608:	e11c      	b.n	8001844 <__aeabi_dadd+0x530>
 800160a:	2480      	movs	r4, #128	; 0x80
 800160c:	0424      	lsls	r4, r4, #16
 800160e:	4321      	orrs	r1, r4
 8001610:	2f38      	cmp	r7, #56	; 0x38
 8001612:	dd00      	ble.n	8001616 <__aeabi_dadd+0x302>
 8001614:	e11e      	b.n	8001854 <__aeabi_dadd+0x540>
 8001616:	2f1f      	cmp	r7, #31
 8001618:	dd00      	ble.n	800161c <__aeabi_dadd+0x308>
 800161a:	e19e      	b.n	800195a <__aeabi_dadd+0x646>
 800161c:	2620      	movs	r6, #32
 800161e:	000c      	movs	r4, r1
 8001620:	1bf6      	subs	r6, r6, r7
 8001622:	0018      	movs	r0, r3
 8001624:	40b3      	lsls	r3, r6
 8001626:	40b4      	lsls	r4, r6
 8001628:	40f8      	lsrs	r0, r7
 800162a:	1e5e      	subs	r6, r3, #1
 800162c:	41b3      	sbcs	r3, r6
 800162e:	40f9      	lsrs	r1, r7
 8001630:	4304      	orrs	r4, r0
 8001632:	431c      	orrs	r4, r3
 8001634:	4489      	add	r9, r1
 8001636:	4444      	add	r4, r8
 8001638:	4544      	cmp	r4, r8
 800163a:	419b      	sbcs	r3, r3
 800163c:	425b      	negs	r3, r3
 800163e:	444b      	add	r3, r9
 8001640:	469a      	mov	sl, r3
 8001642:	0016      	movs	r6, r2
 8001644:	e7a8      	b.n	8001598 <__aeabi_dadd+0x284>
 8001646:	4642      	mov	r2, r8
 8001648:	464c      	mov	r4, r9
 800164a:	4314      	orrs	r4, r2
 800164c:	1e62      	subs	r2, r4, #1
 800164e:	4194      	sbcs	r4, r2
 8001650:	e6a6      	b.n	80013a0 <__aeabi_dadd+0x8c>
 8001652:	4c0d      	ldr	r4, [pc, #52]	; (8001688 <__aeabi_dadd+0x374>)
 8001654:	1c72      	adds	r2, r6, #1
 8001656:	4222      	tst	r2, r4
 8001658:	d000      	beq.n	800165c <__aeabi_dadd+0x348>
 800165a:	e0a8      	b.n	80017ae <__aeabi_dadd+0x49a>
 800165c:	000a      	movs	r2, r1
 800165e:	431a      	orrs	r2, r3
 8001660:	2e00      	cmp	r6, #0
 8001662:	d000      	beq.n	8001666 <__aeabi_dadd+0x352>
 8001664:	e10a      	b.n	800187c <__aeabi_dadd+0x568>
 8001666:	2a00      	cmp	r2, #0
 8001668:	d100      	bne.n	800166c <__aeabi_dadd+0x358>
 800166a:	e15e      	b.n	800192a <__aeabi_dadd+0x616>
 800166c:	464a      	mov	r2, r9
 800166e:	4302      	orrs	r2, r0
 8001670:	d000      	beq.n	8001674 <__aeabi_dadd+0x360>
 8001672:	e161      	b.n	8001938 <__aeabi_dadd+0x624>
 8001674:	074a      	lsls	r2, r1, #29
 8001676:	08db      	lsrs	r3, r3, #3
 8001678:	4313      	orrs	r3, r2
 800167a:	08c9      	lsrs	r1, r1, #3
 800167c:	e77c      	b.n	8001578 <__aeabi_dadd+0x264>
 800167e:	46c0      	nop			; (mov r8, r8)
 8001680:	000007ff 	.word	0x000007ff
 8001684:	ff7fffff 	.word	0xff7fffff
 8001688:	000007fe 	.word	0x000007fe
 800168c:	4ccf      	ldr	r4, [pc, #828]	; (80019cc <__aeabi_dadd+0x6b8>)
 800168e:	42a2      	cmp	r2, r4
 8001690:	d100      	bne.n	8001694 <__aeabi_dadd+0x380>
 8001692:	e0ce      	b.n	8001832 <__aeabi_dadd+0x51e>
 8001694:	2480      	movs	r4, #128	; 0x80
 8001696:	0424      	lsls	r4, r4, #16
 8001698:	4321      	orrs	r1, r4
 800169a:	2f38      	cmp	r7, #56	; 0x38
 800169c:	dc5b      	bgt.n	8001756 <__aeabi_dadd+0x442>
 800169e:	2f1f      	cmp	r7, #31
 80016a0:	dd00      	ble.n	80016a4 <__aeabi_dadd+0x390>
 80016a2:	e0dc      	b.n	800185e <__aeabi_dadd+0x54a>
 80016a4:	2520      	movs	r5, #32
 80016a6:	000c      	movs	r4, r1
 80016a8:	1bed      	subs	r5, r5, r7
 80016aa:	001e      	movs	r6, r3
 80016ac:	40ab      	lsls	r3, r5
 80016ae:	40ac      	lsls	r4, r5
 80016b0:	40fe      	lsrs	r6, r7
 80016b2:	1e5d      	subs	r5, r3, #1
 80016b4:	41ab      	sbcs	r3, r5
 80016b6:	4334      	orrs	r4, r6
 80016b8:	40f9      	lsrs	r1, r7
 80016ba:	431c      	orrs	r4, r3
 80016bc:	464b      	mov	r3, r9
 80016be:	1a5b      	subs	r3, r3, r1
 80016c0:	4699      	mov	r9, r3
 80016c2:	e04c      	b.n	800175e <__aeabi_dadd+0x44a>
 80016c4:	464a      	mov	r2, r9
 80016c6:	1a1c      	subs	r4, r3, r0
 80016c8:	1a88      	subs	r0, r1, r2
 80016ca:	42a3      	cmp	r3, r4
 80016cc:	4192      	sbcs	r2, r2
 80016ce:	4252      	negs	r2, r2
 80016d0:	4692      	mov	sl, r2
 80016d2:	0002      	movs	r2, r0
 80016d4:	4650      	mov	r0, sl
 80016d6:	1a12      	subs	r2, r2, r0
 80016d8:	4692      	mov	sl, r2
 80016da:	0212      	lsls	r2, r2, #8
 80016dc:	d478      	bmi.n	80017d0 <__aeabi_dadd+0x4bc>
 80016de:	4653      	mov	r3, sl
 80016e0:	4323      	orrs	r3, r4
 80016e2:	d000      	beq.n	80016e6 <__aeabi_dadd+0x3d2>
 80016e4:	e66a      	b.n	80013bc <__aeabi_dadd+0xa8>
 80016e6:	2100      	movs	r1, #0
 80016e8:	2500      	movs	r5, #0
 80016ea:	e745      	b.n	8001578 <__aeabi_dadd+0x264>
 80016ec:	074a      	lsls	r2, r1, #29
 80016ee:	08db      	lsrs	r3, r3, #3
 80016f0:	4313      	orrs	r3, r2
 80016f2:	08c9      	lsrs	r1, r1, #3
 80016f4:	e73d      	b.n	8001572 <__aeabi_dadd+0x25e>
 80016f6:	181c      	adds	r4, r3, r0
 80016f8:	429c      	cmp	r4, r3
 80016fa:	419b      	sbcs	r3, r3
 80016fc:	4449      	add	r1, r9
 80016fe:	468a      	mov	sl, r1
 8001700:	425b      	negs	r3, r3
 8001702:	449a      	add	sl, r3
 8001704:	4653      	mov	r3, sl
 8001706:	2601      	movs	r6, #1
 8001708:	021b      	lsls	r3, r3, #8
 800170a:	d400      	bmi.n	800170e <__aeabi_dadd+0x3fa>
 800170c:	e727      	b.n	800155e <__aeabi_dadd+0x24a>
 800170e:	2602      	movs	r6, #2
 8001710:	4652      	mov	r2, sl
 8001712:	4baf      	ldr	r3, [pc, #700]	; (80019d0 <__aeabi_dadd+0x6bc>)
 8001714:	2101      	movs	r1, #1
 8001716:	401a      	ands	r2, r3
 8001718:	0013      	movs	r3, r2
 800171a:	4021      	ands	r1, r4
 800171c:	0862      	lsrs	r2, r4, #1
 800171e:	430a      	orrs	r2, r1
 8001720:	07dc      	lsls	r4, r3, #31
 8001722:	085b      	lsrs	r3, r3, #1
 8001724:	469a      	mov	sl, r3
 8001726:	4314      	orrs	r4, r2
 8001728:	e670      	b.n	800140c <__aeabi_dadd+0xf8>
 800172a:	003a      	movs	r2, r7
 800172c:	464c      	mov	r4, r9
 800172e:	3a20      	subs	r2, #32
 8001730:	40d4      	lsrs	r4, r2
 8001732:	46a4      	mov	ip, r4
 8001734:	2f20      	cmp	r7, #32
 8001736:	d007      	beq.n	8001748 <__aeabi_dadd+0x434>
 8001738:	2240      	movs	r2, #64	; 0x40
 800173a:	4648      	mov	r0, r9
 800173c:	1bd2      	subs	r2, r2, r7
 800173e:	4090      	lsls	r0, r2
 8001740:	0002      	movs	r2, r0
 8001742:	4640      	mov	r0, r8
 8001744:	4310      	orrs	r0, r2
 8001746:	4680      	mov	r8, r0
 8001748:	4640      	mov	r0, r8
 800174a:	1e42      	subs	r2, r0, #1
 800174c:	4190      	sbcs	r0, r2
 800174e:	4662      	mov	r2, ip
 8001750:	0004      	movs	r4, r0
 8001752:	4314      	orrs	r4, r2
 8001754:	e624      	b.n	80013a0 <__aeabi_dadd+0x8c>
 8001756:	4319      	orrs	r1, r3
 8001758:	000c      	movs	r4, r1
 800175a:	1e63      	subs	r3, r4, #1
 800175c:	419c      	sbcs	r4, r3
 800175e:	4643      	mov	r3, r8
 8001760:	1b1c      	subs	r4, r3, r4
 8001762:	45a0      	cmp	r8, r4
 8001764:	419b      	sbcs	r3, r3
 8001766:	4649      	mov	r1, r9
 8001768:	425b      	negs	r3, r3
 800176a:	1acb      	subs	r3, r1, r3
 800176c:	469a      	mov	sl, r3
 800176e:	4665      	mov	r5, ip
 8001770:	0016      	movs	r6, r2
 8001772:	e61b      	b.n	80013ac <__aeabi_dadd+0x98>
 8001774:	000c      	movs	r4, r1
 8001776:	431c      	orrs	r4, r3
 8001778:	d100      	bne.n	800177c <__aeabi_dadd+0x468>
 800177a:	e0c7      	b.n	800190c <__aeabi_dadd+0x5f8>
 800177c:	1e7c      	subs	r4, r7, #1
 800177e:	2f01      	cmp	r7, #1
 8001780:	d100      	bne.n	8001784 <__aeabi_dadd+0x470>
 8001782:	e0f9      	b.n	8001978 <__aeabi_dadd+0x664>
 8001784:	4e91      	ldr	r6, [pc, #580]	; (80019cc <__aeabi_dadd+0x6b8>)
 8001786:	42b7      	cmp	r7, r6
 8001788:	d05c      	beq.n	8001844 <__aeabi_dadd+0x530>
 800178a:	0027      	movs	r7, r4
 800178c:	e740      	b.n	8001610 <__aeabi_dadd+0x2fc>
 800178e:	2220      	movs	r2, #32
 8001790:	464c      	mov	r4, r9
 8001792:	4640      	mov	r0, r8
 8001794:	1bd2      	subs	r2, r2, r7
 8001796:	4094      	lsls	r4, r2
 8001798:	40f8      	lsrs	r0, r7
 800179a:	4304      	orrs	r4, r0
 800179c:	4640      	mov	r0, r8
 800179e:	4090      	lsls	r0, r2
 80017a0:	1e42      	subs	r2, r0, #1
 80017a2:	4190      	sbcs	r0, r2
 80017a4:	464a      	mov	r2, r9
 80017a6:	40fa      	lsrs	r2, r7
 80017a8:	4304      	orrs	r4, r0
 80017aa:	1889      	adds	r1, r1, r2
 80017ac:	e6ee      	b.n	800158c <__aeabi_dadd+0x278>
 80017ae:	4c87      	ldr	r4, [pc, #540]	; (80019cc <__aeabi_dadd+0x6b8>)
 80017b0:	42a2      	cmp	r2, r4
 80017b2:	d100      	bne.n	80017b6 <__aeabi_dadd+0x4a2>
 80017b4:	e6f9      	b.n	80015aa <__aeabi_dadd+0x296>
 80017b6:	1818      	adds	r0, r3, r0
 80017b8:	4298      	cmp	r0, r3
 80017ba:	419b      	sbcs	r3, r3
 80017bc:	4449      	add	r1, r9
 80017be:	425b      	negs	r3, r3
 80017c0:	18cb      	adds	r3, r1, r3
 80017c2:	07dc      	lsls	r4, r3, #31
 80017c4:	0840      	lsrs	r0, r0, #1
 80017c6:	085b      	lsrs	r3, r3, #1
 80017c8:	469a      	mov	sl, r3
 80017ca:	0016      	movs	r6, r2
 80017cc:	4304      	orrs	r4, r0
 80017ce:	e6c6      	b.n	800155e <__aeabi_dadd+0x24a>
 80017d0:	4642      	mov	r2, r8
 80017d2:	1ad4      	subs	r4, r2, r3
 80017d4:	45a0      	cmp	r8, r4
 80017d6:	4180      	sbcs	r0, r0
 80017d8:	464b      	mov	r3, r9
 80017da:	4240      	negs	r0, r0
 80017dc:	1a59      	subs	r1, r3, r1
 80017de:	1a0b      	subs	r3, r1, r0
 80017e0:	469a      	mov	sl, r3
 80017e2:	4665      	mov	r5, ip
 80017e4:	e5ea      	b.n	80013bc <__aeabi_dadd+0xa8>
 80017e6:	464b      	mov	r3, r9
 80017e8:	464a      	mov	r2, r9
 80017ea:	08c0      	lsrs	r0, r0, #3
 80017ec:	075b      	lsls	r3, r3, #29
 80017ee:	4665      	mov	r5, ip
 80017f0:	4303      	orrs	r3, r0
 80017f2:	08d1      	lsrs	r1, r2, #3
 80017f4:	e6bd      	b.n	8001572 <__aeabi_dadd+0x25e>
 80017f6:	2a00      	cmp	r2, #0
 80017f8:	d000      	beq.n	80017fc <__aeabi_dadd+0x4e8>
 80017fa:	e08e      	b.n	800191a <__aeabi_dadd+0x606>
 80017fc:	464b      	mov	r3, r9
 80017fe:	4303      	orrs	r3, r0
 8001800:	d117      	bne.n	8001832 <__aeabi_dadd+0x51e>
 8001802:	2180      	movs	r1, #128	; 0x80
 8001804:	2500      	movs	r5, #0
 8001806:	0309      	lsls	r1, r1, #12
 8001808:	e6da      	b.n	80015c0 <__aeabi_dadd+0x2ac>
 800180a:	074a      	lsls	r2, r1, #29
 800180c:	08db      	lsrs	r3, r3, #3
 800180e:	4313      	orrs	r3, r2
 8001810:	08c9      	lsrs	r1, r1, #3
 8001812:	e6d1      	b.n	80015b8 <__aeabi_dadd+0x2a4>
 8001814:	1a1c      	subs	r4, r3, r0
 8001816:	464a      	mov	r2, r9
 8001818:	42a3      	cmp	r3, r4
 800181a:	419b      	sbcs	r3, r3
 800181c:	1a89      	subs	r1, r1, r2
 800181e:	425b      	negs	r3, r3
 8001820:	1acb      	subs	r3, r1, r3
 8001822:	469a      	mov	sl, r3
 8001824:	2601      	movs	r6, #1
 8001826:	e5c1      	b.n	80013ac <__aeabi_dadd+0x98>
 8001828:	074a      	lsls	r2, r1, #29
 800182a:	08db      	lsrs	r3, r3, #3
 800182c:	4313      	orrs	r3, r2
 800182e:	08c9      	lsrs	r1, r1, #3
 8001830:	e69f      	b.n	8001572 <__aeabi_dadd+0x25e>
 8001832:	4643      	mov	r3, r8
 8001834:	08d8      	lsrs	r0, r3, #3
 8001836:	464b      	mov	r3, r9
 8001838:	464a      	mov	r2, r9
 800183a:	075b      	lsls	r3, r3, #29
 800183c:	4665      	mov	r5, ip
 800183e:	4303      	orrs	r3, r0
 8001840:	08d1      	lsrs	r1, r2, #3
 8001842:	e6b9      	b.n	80015b8 <__aeabi_dadd+0x2a4>
 8001844:	4643      	mov	r3, r8
 8001846:	08d8      	lsrs	r0, r3, #3
 8001848:	464b      	mov	r3, r9
 800184a:	464a      	mov	r2, r9
 800184c:	075b      	lsls	r3, r3, #29
 800184e:	4303      	orrs	r3, r0
 8001850:	08d1      	lsrs	r1, r2, #3
 8001852:	e6b1      	b.n	80015b8 <__aeabi_dadd+0x2a4>
 8001854:	4319      	orrs	r1, r3
 8001856:	000c      	movs	r4, r1
 8001858:	1e63      	subs	r3, r4, #1
 800185a:	419c      	sbcs	r4, r3
 800185c:	e6eb      	b.n	8001636 <__aeabi_dadd+0x322>
 800185e:	003c      	movs	r4, r7
 8001860:	000d      	movs	r5, r1
 8001862:	3c20      	subs	r4, #32
 8001864:	40e5      	lsrs	r5, r4
 8001866:	2f20      	cmp	r7, #32
 8001868:	d003      	beq.n	8001872 <__aeabi_dadd+0x55e>
 800186a:	2440      	movs	r4, #64	; 0x40
 800186c:	1be4      	subs	r4, r4, r7
 800186e:	40a1      	lsls	r1, r4
 8001870:	430b      	orrs	r3, r1
 8001872:	001c      	movs	r4, r3
 8001874:	1e63      	subs	r3, r4, #1
 8001876:	419c      	sbcs	r4, r3
 8001878:	432c      	orrs	r4, r5
 800187a:	e770      	b.n	800175e <__aeabi_dadd+0x44a>
 800187c:	2a00      	cmp	r2, #0
 800187e:	d0e1      	beq.n	8001844 <__aeabi_dadd+0x530>
 8001880:	464a      	mov	r2, r9
 8001882:	4302      	orrs	r2, r0
 8001884:	d0c1      	beq.n	800180a <__aeabi_dadd+0x4f6>
 8001886:	074a      	lsls	r2, r1, #29
 8001888:	08db      	lsrs	r3, r3, #3
 800188a:	4313      	orrs	r3, r2
 800188c:	2280      	movs	r2, #128	; 0x80
 800188e:	08c9      	lsrs	r1, r1, #3
 8001890:	0312      	lsls	r2, r2, #12
 8001892:	4211      	tst	r1, r2
 8001894:	d008      	beq.n	80018a8 <__aeabi_dadd+0x594>
 8001896:	4648      	mov	r0, r9
 8001898:	08c4      	lsrs	r4, r0, #3
 800189a:	4214      	tst	r4, r2
 800189c:	d104      	bne.n	80018a8 <__aeabi_dadd+0x594>
 800189e:	4643      	mov	r3, r8
 80018a0:	0021      	movs	r1, r4
 80018a2:	08db      	lsrs	r3, r3, #3
 80018a4:	0742      	lsls	r2, r0, #29
 80018a6:	4313      	orrs	r3, r2
 80018a8:	0f5a      	lsrs	r2, r3, #29
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	0752      	lsls	r2, r2, #29
 80018ae:	08db      	lsrs	r3, r3, #3
 80018b0:	4313      	orrs	r3, r2
 80018b2:	e681      	b.n	80015b8 <__aeabi_dadd+0x2a4>
 80018b4:	464b      	mov	r3, r9
 80018b6:	4303      	orrs	r3, r0
 80018b8:	d100      	bne.n	80018bc <__aeabi_dadd+0x5a8>
 80018ba:	e714      	b.n	80016e6 <__aeabi_dadd+0x3d2>
 80018bc:	464b      	mov	r3, r9
 80018be:	464a      	mov	r2, r9
 80018c0:	08c0      	lsrs	r0, r0, #3
 80018c2:	075b      	lsls	r3, r3, #29
 80018c4:	4665      	mov	r5, ip
 80018c6:	4303      	orrs	r3, r0
 80018c8:	08d1      	lsrs	r1, r2, #3
 80018ca:	e655      	b.n	8001578 <__aeabi_dadd+0x264>
 80018cc:	1ac4      	subs	r4, r0, r3
 80018ce:	45a0      	cmp	r8, r4
 80018d0:	4180      	sbcs	r0, r0
 80018d2:	464b      	mov	r3, r9
 80018d4:	4240      	negs	r0, r0
 80018d6:	1a59      	subs	r1, r3, r1
 80018d8:	1a0b      	subs	r3, r1, r0
 80018da:	469a      	mov	sl, r3
 80018dc:	4665      	mov	r5, ip
 80018de:	2601      	movs	r6, #1
 80018e0:	e564      	b.n	80013ac <__aeabi_dadd+0x98>
 80018e2:	1a1c      	subs	r4, r3, r0
 80018e4:	464a      	mov	r2, r9
 80018e6:	42a3      	cmp	r3, r4
 80018e8:	4180      	sbcs	r0, r0
 80018ea:	1a8a      	subs	r2, r1, r2
 80018ec:	4240      	negs	r0, r0
 80018ee:	1a12      	subs	r2, r2, r0
 80018f0:	4692      	mov	sl, r2
 80018f2:	0212      	lsls	r2, r2, #8
 80018f4:	d549      	bpl.n	800198a <__aeabi_dadd+0x676>
 80018f6:	4642      	mov	r2, r8
 80018f8:	1ad4      	subs	r4, r2, r3
 80018fa:	45a0      	cmp	r8, r4
 80018fc:	4180      	sbcs	r0, r0
 80018fe:	464b      	mov	r3, r9
 8001900:	4240      	negs	r0, r0
 8001902:	1a59      	subs	r1, r3, r1
 8001904:	1a0b      	subs	r3, r1, r0
 8001906:	469a      	mov	sl, r3
 8001908:	4665      	mov	r5, ip
 800190a:	e57f      	b.n	800140c <__aeabi_dadd+0xf8>
 800190c:	464b      	mov	r3, r9
 800190e:	464a      	mov	r2, r9
 8001910:	08c0      	lsrs	r0, r0, #3
 8001912:	075b      	lsls	r3, r3, #29
 8001914:	4303      	orrs	r3, r0
 8001916:	08d1      	lsrs	r1, r2, #3
 8001918:	e62b      	b.n	8001572 <__aeabi_dadd+0x25e>
 800191a:	464a      	mov	r2, r9
 800191c:	08db      	lsrs	r3, r3, #3
 800191e:	4302      	orrs	r2, r0
 8001920:	d138      	bne.n	8001994 <__aeabi_dadd+0x680>
 8001922:	074a      	lsls	r2, r1, #29
 8001924:	4313      	orrs	r3, r2
 8001926:	08c9      	lsrs	r1, r1, #3
 8001928:	e646      	b.n	80015b8 <__aeabi_dadd+0x2a4>
 800192a:	464b      	mov	r3, r9
 800192c:	464a      	mov	r2, r9
 800192e:	08c0      	lsrs	r0, r0, #3
 8001930:	075b      	lsls	r3, r3, #29
 8001932:	4303      	orrs	r3, r0
 8001934:	08d1      	lsrs	r1, r2, #3
 8001936:	e61f      	b.n	8001578 <__aeabi_dadd+0x264>
 8001938:	181c      	adds	r4, r3, r0
 800193a:	429c      	cmp	r4, r3
 800193c:	419b      	sbcs	r3, r3
 800193e:	4449      	add	r1, r9
 8001940:	468a      	mov	sl, r1
 8001942:	425b      	negs	r3, r3
 8001944:	449a      	add	sl, r3
 8001946:	4653      	mov	r3, sl
 8001948:	021b      	lsls	r3, r3, #8
 800194a:	d400      	bmi.n	800194e <__aeabi_dadd+0x63a>
 800194c:	e607      	b.n	800155e <__aeabi_dadd+0x24a>
 800194e:	4652      	mov	r2, sl
 8001950:	4b1f      	ldr	r3, [pc, #124]	; (80019d0 <__aeabi_dadd+0x6bc>)
 8001952:	2601      	movs	r6, #1
 8001954:	401a      	ands	r2, r3
 8001956:	4692      	mov	sl, r2
 8001958:	e601      	b.n	800155e <__aeabi_dadd+0x24a>
 800195a:	003c      	movs	r4, r7
 800195c:	000e      	movs	r6, r1
 800195e:	3c20      	subs	r4, #32
 8001960:	40e6      	lsrs	r6, r4
 8001962:	2f20      	cmp	r7, #32
 8001964:	d003      	beq.n	800196e <__aeabi_dadd+0x65a>
 8001966:	2440      	movs	r4, #64	; 0x40
 8001968:	1be4      	subs	r4, r4, r7
 800196a:	40a1      	lsls	r1, r4
 800196c:	430b      	orrs	r3, r1
 800196e:	001c      	movs	r4, r3
 8001970:	1e63      	subs	r3, r4, #1
 8001972:	419c      	sbcs	r4, r3
 8001974:	4334      	orrs	r4, r6
 8001976:	e65e      	b.n	8001636 <__aeabi_dadd+0x322>
 8001978:	4443      	add	r3, r8
 800197a:	4283      	cmp	r3, r0
 800197c:	4180      	sbcs	r0, r0
 800197e:	4449      	add	r1, r9
 8001980:	468a      	mov	sl, r1
 8001982:	4240      	negs	r0, r0
 8001984:	001c      	movs	r4, r3
 8001986:	4482      	add	sl, r0
 8001988:	e6bc      	b.n	8001704 <__aeabi_dadd+0x3f0>
 800198a:	4653      	mov	r3, sl
 800198c:	4323      	orrs	r3, r4
 800198e:	d100      	bne.n	8001992 <__aeabi_dadd+0x67e>
 8001990:	e6a9      	b.n	80016e6 <__aeabi_dadd+0x3d2>
 8001992:	e5e4      	b.n	800155e <__aeabi_dadd+0x24a>
 8001994:	074a      	lsls	r2, r1, #29
 8001996:	4313      	orrs	r3, r2
 8001998:	2280      	movs	r2, #128	; 0x80
 800199a:	08c9      	lsrs	r1, r1, #3
 800199c:	0312      	lsls	r2, r2, #12
 800199e:	4211      	tst	r1, r2
 80019a0:	d009      	beq.n	80019b6 <__aeabi_dadd+0x6a2>
 80019a2:	4648      	mov	r0, r9
 80019a4:	08c4      	lsrs	r4, r0, #3
 80019a6:	4214      	tst	r4, r2
 80019a8:	d105      	bne.n	80019b6 <__aeabi_dadd+0x6a2>
 80019aa:	4643      	mov	r3, r8
 80019ac:	4665      	mov	r5, ip
 80019ae:	0021      	movs	r1, r4
 80019b0:	08db      	lsrs	r3, r3, #3
 80019b2:	0742      	lsls	r2, r0, #29
 80019b4:	4313      	orrs	r3, r2
 80019b6:	0f5a      	lsrs	r2, r3, #29
 80019b8:	00db      	lsls	r3, r3, #3
 80019ba:	08db      	lsrs	r3, r3, #3
 80019bc:	0752      	lsls	r2, r2, #29
 80019be:	4313      	orrs	r3, r2
 80019c0:	e5fa      	b.n	80015b8 <__aeabi_dadd+0x2a4>
 80019c2:	2300      	movs	r3, #0
 80019c4:	4a01      	ldr	r2, [pc, #4]	; (80019cc <__aeabi_dadd+0x6b8>)
 80019c6:	001c      	movs	r4, r3
 80019c8:	e540      	b.n	800144c <__aeabi_dadd+0x138>
 80019ca:	46c0      	nop			; (mov r8, r8)
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	ff7fffff 	.word	0xff7fffff

080019d4 <__aeabi_ddiv>:
 80019d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019d6:	4657      	mov	r7, sl
 80019d8:	464e      	mov	r6, r9
 80019da:	4645      	mov	r5, r8
 80019dc:	46de      	mov	lr, fp
 80019de:	b5e0      	push	{r5, r6, r7, lr}
 80019e0:	030c      	lsls	r4, r1, #12
 80019e2:	001f      	movs	r7, r3
 80019e4:	004b      	lsls	r3, r1, #1
 80019e6:	4681      	mov	r9, r0
 80019e8:	4692      	mov	sl, r2
 80019ea:	0005      	movs	r5, r0
 80019ec:	b085      	sub	sp, #20
 80019ee:	0b24      	lsrs	r4, r4, #12
 80019f0:	0d5b      	lsrs	r3, r3, #21
 80019f2:	0fce      	lsrs	r6, r1, #31
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d100      	bne.n	80019fa <__aeabi_ddiv+0x26>
 80019f8:	e152      	b.n	8001ca0 <__aeabi_ddiv+0x2cc>
 80019fa:	4ad2      	ldr	r2, [pc, #840]	; (8001d44 <__aeabi_ddiv+0x370>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d100      	bne.n	8001a02 <__aeabi_ddiv+0x2e>
 8001a00:	e16e      	b.n	8001ce0 <__aeabi_ddiv+0x30c>
 8001a02:	0f42      	lsrs	r2, r0, #29
 8001a04:	00e4      	lsls	r4, r4, #3
 8001a06:	4314      	orrs	r4, r2
 8001a08:	2280      	movs	r2, #128	; 0x80
 8001a0a:	0412      	lsls	r2, r2, #16
 8001a0c:	4322      	orrs	r2, r4
 8001a0e:	4690      	mov	r8, r2
 8001a10:	4acd      	ldr	r2, [pc, #820]	; (8001d48 <__aeabi_ddiv+0x374>)
 8001a12:	00c5      	lsls	r5, r0, #3
 8001a14:	4693      	mov	fp, r2
 8001a16:	449b      	add	fp, r3
 8001a18:	2300      	movs	r3, #0
 8001a1a:	4699      	mov	r9, r3
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	033c      	lsls	r4, r7, #12
 8001a20:	007b      	lsls	r3, r7, #1
 8001a22:	4650      	mov	r0, sl
 8001a24:	0b24      	lsrs	r4, r4, #12
 8001a26:	0d5b      	lsrs	r3, r3, #21
 8001a28:	0fff      	lsrs	r7, r7, #31
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d100      	bne.n	8001a30 <__aeabi_ddiv+0x5c>
 8001a2e:	e11a      	b.n	8001c66 <__aeabi_ddiv+0x292>
 8001a30:	4ac4      	ldr	r2, [pc, #784]	; (8001d44 <__aeabi_ddiv+0x370>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d100      	bne.n	8001a38 <__aeabi_ddiv+0x64>
 8001a36:	e15e      	b.n	8001cf6 <__aeabi_ddiv+0x322>
 8001a38:	0f42      	lsrs	r2, r0, #29
 8001a3a:	00e4      	lsls	r4, r4, #3
 8001a3c:	4322      	orrs	r2, r4
 8001a3e:	2480      	movs	r4, #128	; 0x80
 8001a40:	0424      	lsls	r4, r4, #16
 8001a42:	4314      	orrs	r4, r2
 8001a44:	4ac0      	ldr	r2, [pc, #768]	; (8001d48 <__aeabi_ddiv+0x374>)
 8001a46:	00c1      	lsls	r1, r0, #3
 8001a48:	4694      	mov	ip, r2
 8001a4a:	465a      	mov	r2, fp
 8001a4c:	4463      	add	r3, ip
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	469b      	mov	fp, r3
 8001a52:	2000      	movs	r0, #0
 8001a54:	0033      	movs	r3, r6
 8001a56:	407b      	eors	r3, r7
 8001a58:	469a      	mov	sl, r3
 8001a5a:	464b      	mov	r3, r9
 8001a5c:	2b0f      	cmp	r3, #15
 8001a5e:	d827      	bhi.n	8001ab0 <__aeabi_ddiv+0xdc>
 8001a60:	4aba      	ldr	r2, [pc, #744]	; (8001d4c <__aeabi_ddiv+0x378>)
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	58d3      	ldr	r3, [r2, r3]
 8001a66:	469f      	mov	pc, r3
 8001a68:	46b2      	mov	sl, r6
 8001a6a:	9b00      	ldr	r3, [sp, #0]
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d016      	beq.n	8001a9e <__aeabi_ddiv+0xca>
 8001a70:	2b03      	cmp	r3, #3
 8001a72:	d100      	bne.n	8001a76 <__aeabi_ddiv+0xa2>
 8001a74:	e287      	b.n	8001f86 <__aeabi_ddiv+0x5b2>
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d000      	beq.n	8001a7c <__aeabi_ddiv+0xa8>
 8001a7a:	e0d5      	b.n	8001c28 <__aeabi_ddiv+0x254>
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2500      	movs	r5, #0
 8001a82:	051b      	lsls	r3, r3, #20
 8001a84:	4313      	orrs	r3, r2
 8001a86:	4652      	mov	r2, sl
 8001a88:	07d2      	lsls	r2, r2, #31
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	0028      	movs	r0, r5
 8001a8e:	0019      	movs	r1, r3
 8001a90:	b005      	add	sp, #20
 8001a92:	bcf0      	pop	{r4, r5, r6, r7}
 8001a94:	46bb      	mov	fp, r7
 8001a96:	46b2      	mov	sl, r6
 8001a98:	46a9      	mov	r9, r5
 8001a9a:	46a0      	mov	r8, r4
 8001a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2500      	movs	r5, #0
 8001aa2:	4ba8      	ldr	r3, [pc, #672]	; (8001d44 <__aeabi_ddiv+0x370>)
 8001aa4:	e7ed      	b.n	8001a82 <__aeabi_ddiv+0xae>
 8001aa6:	46ba      	mov	sl, r7
 8001aa8:	46a0      	mov	r8, r4
 8001aaa:	000d      	movs	r5, r1
 8001aac:	9000      	str	r0, [sp, #0]
 8001aae:	e7dc      	b.n	8001a6a <__aeabi_ddiv+0x96>
 8001ab0:	4544      	cmp	r4, r8
 8001ab2:	d200      	bcs.n	8001ab6 <__aeabi_ddiv+0xe2>
 8001ab4:	e1c4      	b.n	8001e40 <__aeabi_ddiv+0x46c>
 8001ab6:	d100      	bne.n	8001aba <__aeabi_ddiv+0xe6>
 8001ab8:	e1bf      	b.n	8001e3a <__aeabi_ddiv+0x466>
 8001aba:	2301      	movs	r3, #1
 8001abc:	425b      	negs	r3, r3
 8001abe:	469c      	mov	ip, r3
 8001ac0:	002e      	movs	r6, r5
 8001ac2:	4640      	mov	r0, r8
 8001ac4:	2500      	movs	r5, #0
 8001ac6:	44e3      	add	fp, ip
 8001ac8:	0223      	lsls	r3, r4, #8
 8001aca:	0e0c      	lsrs	r4, r1, #24
 8001acc:	431c      	orrs	r4, r3
 8001ace:	0c1b      	lsrs	r3, r3, #16
 8001ad0:	4699      	mov	r9, r3
 8001ad2:	0423      	lsls	r3, r4, #16
 8001ad4:	020a      	lsls	r2, r1, #8
 8001ad6:	0c1f      	lsrs	r7, r3, #16
 8001ad8:	4649      	mov	r1, r9
 8001ada:	9200      	str	r2, [sp, #0]
 8001adc:	9701      	str	r7, [sp, #4]
 8001ade:	f7fe fbb5 	bl	800024c <__aeabi_uidivmod>
 8001ae2:	0002      	movs	r2, r0
 8001ae4:	437a      	muls	r2, r7
 8001ae6:	040b      	lsls	r3, r1, #16
 8001ae8:	0c31      	lsrs	r1, r6, #16
 8001aea:	4680      	mov	r8, r0
 8001aec:	4319      	orrs	r1, r3
 8001aee:	428a      	cmp	r2, r1
 8001af0:	d907      	bls.n	8001b02 <__aeabi_ddiv+0x12e>
 8001af2:	2301      	movs	r3, #1
 8001af4:	425b      	negs	r3, r3
 8001af6:	469c      	mov	ip, r3
 8001af8:	1909      	adds	r1, r1, r4
 8001afa:	44e0      	add	r8, ip
 8001afc:	428c      	cmp	r4, r1
 8001afe:	d800      	bhi.n	8001b02 <__aeabi_ddiv+0x12e>
 8001b00:	e201      	b.n	8001f06 <__aeabi_ddiv+0x532>
 8001b02:	1a88      	subs	r0, r1, r2
 8001b04:	4649      	mov	r1, r9
 8001b06:	f7fe fba1 	bl	800024c <__aeabi_uidivmod>
 8001b0a:	9a01      	ldr	r2, [sp, #4]
 8001b0c:	0436      	lsls	r6, r6, #16
 8001b0e:	4342      	muls	r2, r0
 8001b10:	0409      	lsls	r1, r1, #16
 8001b12:	0c36      	lsrs	r6, r6, #16
 8001b14:	0003      	movs	r3, r0
 8001b16:	430e      	orrs	r6, r1
 8001b18:	42b2      	cmp	r2, r6
 8001b1a:	d904      	bls.n	8001b26 <__aeabi_ddiv+0x152>
 8001b1c:	1936      	adds	r6, r6, r4
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	42b4      	cmp	r4, r6
 8001b22:	d800      	bhi.n	8001b26 <__aeabi_ddiv+0x152>
 8001b24:	e1e9      	b.n	8001efa <__aeabi_ddiv+0x526>
 8001b26:	1ab0      	subs	r0, r6, r2
 8001b28:	4642      	mov	r2, r8
 8001b2a:	9e00      	ldr	r6, [sp, #0]
 8001b2c:	0412      	lsls	r2, r2, #16
 8001b2e:	431a      	orrs	r2, r3
 8001b30:	0c33      	lsrs	r3, r6, #16
 8001b32:	001f      	movs	r7, r3
 8001b34:	0c11      	lsrs	r1, r2, #16
 8001b36:	4690      	mov	r8, r2
 8001b38:	9302      	str	r3, [sp, #8]
 8001b3a:	0413      	lsls	r3, r2, #16
 8001b3c:	0432      	lsls	r2, r6, #16
 8001b3e:	0c16      	lsrs	r6, r2, #16
 8001b40:	0032      	movs	r2, r6
 8001b42:	0c1b      	lsrs	r3, r3, #16
 8001b44:	435a      	muls	r2, r3
 8001b46:	9603      	str	r6, [sp, #12]
 8001b48:	437b      	muls	r3, r7
 8001b4a:	434e      	muls	r6, r1
 8001b4c:	4379      	muls	r1, r7
 8001b4e:	0c17      	lsrs	r7, r2, #16
 8001b50:	46bc      	mov	ip, r7
 8001b52:	199b      	adds	r3, r3, r6
 8001b54:	4463      	add	r3, ip
 8001b56:	429e      	cmp	r6, r3
 8001b58:	d903      	bls.n	8001b62 <__aeabi_ddiv+0x18e>
 8001b5a:	2680      	movs	r6, #128	; 0x80
 8001b5c:	0276      	lsls	r6, r6, #9
 8001b5e:	46b4      	mov	ip, r6
 8001b60:	4461      	add	r1, ip
 8001b62:	0c1e      	lsrs	r6, r3, #16
 8001b64:	1871      	adds	r1, r6, r1
 8001b66:	0416      	lsls	r6, r2, #16
 8001b68:	041b      	lsls	r3, r3, #16
 8001b6a:	0c36      	lsrs	r6, r6, #16
 8001b6c:	199e      	adds	r6, r3, r6
 8001b6e:	4288      	cmp	r0, r1
 8001b70:	d302      	bcc.n	8001b78 <__aeabi_ddiv+0x1a4>
 8001b72:	d112      	bne.n	8001b9a <__aeabi_ddiv+0x1c6>
 8001b74:	42b5      	cmp	r5, r6
 8001b76:	d210      	bcs.n	8001b9a <__aeabi_ddiv+0x1c6>
 8001b78:	4643      	mov	r3, r8
 8001b7a:	1e5a      	subs	r2, r3, #1
 8001b7c:	9b00      	ldr	r3, [sp, #0]
 8001b7e:	469c      	mov	ip, r3
 8001b80:	4465      	add	r5, ip
 8001b82:	001f      	movs	r7, r3
 8001b84:	429d      	cmp	r5, r3
 8001b86:	419b      	sbcs	r3, r3
 8001b88:	425b      	negs	r3, r3
 8001b8a:	191b      	adds	r3, r3, r4
 8001b8c:	18c0      	adds	r0, r0, r3
 8001b8e:	4284      	cmp	r4, r0
 8001b90:	d200      	bcs.n	8001b94 <__aeabi_ddiv+0x1c0>
 8001b92:	e19e      	b.n	8001ed2 <__aeabi_ddiv+0x4fe>
 8001b94:	d100      	bne.n	8001b98 <__aeabi_ddiv+0x1c4>
 8001b96:	e199      	b.n	8001ecc <__aeabi_ddiv+0x4f8>
 8001b98:	4690      	mov	r8, r2
 8001b9a:	1bae      	subs	r6, r5, r6
 8001b9c:	42b5      	cmp	r5, r6
 8001b9e:	41ad      	sbcs	r5, r5
 8001ba0:	1a40      	subs	r0, r0, r1
 8001ba2:	426d      	negs	r5, r5
 8001ba4:	1b40      	subs	r0, r0, r5
 8001ba6:	4284      	cmp	r4, r0
 8001ba8:	d100      	bne.n	8001bac <__aeabi_ddiv+0x1d8>
 8001baa:	e1d2      	b.n	8001f52 <__aeabi_ddiv+0x57e>
 8001bac:	4649      	mov	r1, r9
 8001bae:	f7fe fb4d 	bl	800024c <__aeabi_uidivmod>
 8001bb2:	9a01      	ldr	r2, [sp, #4]
 8001bb4:	040b      	lsls	r3, r1, #16
 8001bb6:	4342      	muls	r2, r0
 8001bb8:	0c31      	lsrs	r1, r6, #16
 8001bba:	0005      	movs	r5, r0
 8001bbc:	4319      	orrs	r1, r3
 8001bbe:	428a      	cmp	r2, r1
 8001bc0:	d900      	bls.n	8001bc4 <__aeabi_ddiv+0x1f0>
 8001bc2:	e16c      	b.n	8001e9e <__aeabi_ddiv+0x4ca>
 8001bc4:	1a88      	subs	r0, r1, r2
 8001bc6:	4649      	mov	r1, r9
 8001bc8:	f7fe fb40 	bl	800024c <__aeabi_uidivmod>
 8001bcc:	9a01      	ldr	r2, [sp, #4]
 8001bce:	0436      	lsls	r6, r6, #16
 8001bd0:	4342      	muls	r2, r0
 8001bd2:	0409      	lsls	r1, r1, #16
 8001bd4:	0c36      	lsrs	r6, r6, #16
 8001bd6:	0003      	movs	r3, r0
 8001bd8:	430e      	orrs	r6, r1
 8001bda:	42b2      	cmp	r2, r6
 8001bdc:	d900      	bls.n	8001be0 <__aeabi_ddiv+0x20c>
 8001bde:	e153      	b.n	8001e88 <__aeabi_ddiv+0x4b4>
 8001be0:	9803      	ldr	r0, [sp, #12]
 8001be2:	1ab6      	subs	r6, r6, r2
 8001be4:	0002      	movs	r2, r0
 8001be6:	042d      	lsls	r5, r5, #16
 8001be8:	431d      	orrs	r5, r3
 8001bea:	9f02      	ldr	r7, [sp, #8]
 8001bec:	042b      	lsls	r3, r5, #16
 8001bee:	0c1b      	lsrs	r3, r3, #16
 8001bf0:	435a      	muls	r2, r3
 8001bf2:	437b      	muls	r3, r7
 8001bf4:	469c      	mov	ip, r3
 8001bf6:	0c29      	lsrs	r1, r5, #16
 8001bf8:	4348      	muls	r0, r1
 8001bfa:	0c13      	lsrs	r3, r2, #16
 8001bfc:	4484      	add	ip, r0
 8001bfe:	4463      	add	r3, ip
 8001c00:	4379      	muls	r1, r7
 8001c02:	4298      	cmp	r0, r3
 8001c04:	d903      	bls.n	8001c0e <__aeabi_ddiv+0x23a>
 8001c06:	2080      	movs	r0, #128	; 0x80
 8001c08:	0240      	lsls	r0, r0, #9
 8001c0a:	4684      	mov	ip, r0
 8001c0c:	4461      	add	r1, ip
 8001c0e:	0c18      	lsrs	r0, r3, #16
 8001c10:	0412      	lsls	r2, r2, #16
 8001c12:	041b      	lsls	r3, r3, #16
 8001c14:	0c12      	lsrs	r2, r2, #16
 8001c16:	1840      	adds	r0, r0, r1
 8001c18:	189b      	adds	r3, r3, r2
 8001c1a:	4286      	cmp	r6, r0
 8001c1c:	d200      	bcs.n	8001c20 <__aeabi_ddiv+0x24c>
 8001c1e:	e100      	b.n	8001e22 <__aeabi_ddiv+0x44e>
 8001c20:	d100      	bne.n	8001c24 <__aeabi_ddiv+0x250>
 8001c22:	e0fb      	b.n	8001e1c <__aeabi_ddiv+0x448>
 8001c24:	2301      	movs	r3, #1
 8001c26:	431d      	orrs	r5, r3
 8001c28:	4b49      	ldr	r3, [pc, #292]	; (8001d50 <__aeabi_ddiv+0x37c>)
 8001c2a:	445b      	add	r3, fp
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	dc00      	bgt.n	8001c32 <__aeabi_ddiv+0x25e>
 8001c30:	e0aa      	b.n	8001d88 <__aeabi_ddiv+0x3b4>
 8001c32:	076a      	lsls	r2, r5, #29
 8001c34:	d000      	beq.n	8001c38 <__aeabi_ddiv+0x264>
 8001c36:	e13d      	b.n	8001eb4 <__aeabi_ddiv+0x4e0>
 8001c38:	08e9      	lsrs	r1, r5, #3
 8001c3a:	4642      	mov	r2, r8
 8001c3c:	01d2      	lsls	r2, r2, #7
 8001c3e:	d506      	bpl.n	8001c4e <__aeabi_ddiv+0x27a>
 8001c40:	4642      	mov	r2, r8
 8001c42:	4b44      	ldr	r3, [pc, #272]	; (8001d54 <__aeabi_ddiv+0x380>)
 8001c44:	401a      	ands	r2, r3
 8001c46:	2380      	movs	r3, #128	; 0x80
 8001c48:	4690      	mov	r8, r2
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	445b      	add	r3, fp
 8001c4e:	4a42      	ldr	r2, [pc, #264]	; (8001d58 <__aeabi_ddiv+0x384>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	dd00      	ble.n	8001c56 <__aeabi_ddiv+0x282>
 8001c54:	e723      	b.n	8001a9e <__aeabi_ddiv+0xca>
 8001c56:	4642      	mov	r2, r8
 8001c58:	055b      	lsls	r3, r3, #21
 8001c5a:	0755      	lsls	r5, r2, #29
 8001c5c:	0252      	lsls	r2, r2, #9
 8001c5e:	430d      	orrs	r5, r1
 8001c60:	0b12      	lsrs	r2, r2, #12
 8001c62:	0d5b      	lsrs	r3, r3, #21
 8001c64:	e70d      	b.n	8001a82 <__aeabi_ddiv+0xae>
 8001c66:	4651      	mov	r1, sl
 8001c68:	4321      	orrs	r1, r4
 8001c6a:	d100      	bne.n	8001c6e <__aeabi_ddiv+0x29a>
 8001c6c:	e07c      	b.n	8001d68 <__aeabi_ddiv+0x394>
 8001c6e:	2c00      	cmp	r4, #0
 8001c70:	d100      	bne.n	8001c74 <__aeabi_ddiv+0x2a0>
 8001c72:	e0fb      	b.n	8001e6c <__aeabi_ddiv+0x498>
 8001c74:	0020      	movs	r0, r4
 8001c76:	f001 fa63 	bl	8003140 <__clzsi2>
 8001c7a:	0002      	movs	r2, r0
 8001c7c:	3a0b      	subs	r2, #11
 8001c7e:	231d      	movs	r3, #29
 8001c80:	1a9b      	subs	r3, r3, r2
 8001c82:	4652      	mov	r2, sl
 8001c84:	0001      	movs	r1, r0
 8001c86:	40da      	lsrs	r2, r3
 8001c88:	4653      	mov	r3, sl
 8001c8a:	3908      	subs	r1, #8
 8001c8c:	408b      	lsls	r3, r1
 8001c8e:	408c      	lsls	r4, r1
 8001c90:	0019      	movs	r1, r3
 8001c92:	4314      	orrs	r4, r2
 8001c94:	4b31      	ldr	r3, [pc, #196]	; (8001d5c <__aeabi_ddiv+0x388>)
 8001c96:	4458      	add	r0, fp
 8001c98:	469b      	mov	fp, r3
 8001c9a:	4483      	add	fp, r0
 8001c9c:	2000      	movs	r0, #0
 8001c9e:	e6d9      	b.n	8001a54 <__aeabi_ddiv+0x80>
 8001ca0:	0003      	movs	r3, r0
 8001ca2:	4323      	orrs	r3, r4
 8001ca4:	4698      	mov	r8, r3
 8001ca6:	d044      	beq.n	8001d32 <__aeabi_ddiv+0x35e>
 8001ca8:	2c00      	cmp	r4, #0
 8001caa:	d100      	bne.n	8001cae <__aeabi_ddiv+0x2da>
 8001cac:	e0cf      	b.n	8001e4e <__aeabi_ddiv+0x47a>
 8001cae:	0020      	movs	r0, r4
 8001cb0:	f001 fa46 	bl	8003140 <__clzsi2>
 8001cb4:	0001      	movs	r1, r0
 8001cb6:	0002      	movs	r2, r0
 8001cb8:	390b      	subs	r1, #11
 8001cba:	231d      	movs	r3, #29
 8001cbc:	1a5b      	subs	r3, r3, r1
 8001cbe:	4649      	mov	r1, r9
 8001cc0:	0010      	movs	r0, r2
 8001cc2:	40d9      	lsrs	r1, r3
 8001cc4:	3808      	subs	r0, #8
 8001cc6:	4084      	lsls	r4, r0
 8001cc8:	000b      	movs	r3, r1
 8001cca:	464d      	mov	r5, r9
 8001ccc:	4323      	orrs	r3, r4
 8001cce:	4698      	mov	r8, r3
 8001cd0:	4085      	lsls	r5, r0
 8001cd2:	4b23      	ldr	r3, [pc, #140]	; (8001d60 <__aeabi_ddiv+0x38c>)
 8001cd4:	1a9b      	subs	r3, r3, r2
 8001cd6:	469b      	mov	fp, r3
 8001cd8:	2300      	movs	r3, #0
 8001cda:	4699      	mov	r9, r3
 8001cdc:	9300      	str	r3, [sp, #0]
 8001cde:	e69e      	b.n	8001a1e <__aeabi_ddiv+0x4a>
 8001ce0:	0002      	movs	r2, r0
 8001ce2:	4322      	orrs	r2, r4
 8001ce4:	4690      	mov	r8, r2
 8001ce6:	d11d      	bne.n	8001d24 <__aeabi_ddiv+0x350>
 8001ce8:	2208      	movs	r2, #8
 8001cea:	469b      	mov	fp, r3
 8001cec:	2302      	movs	r3, #2
 8001cee:	2500      	movs	r5, #0
 8001cf0:	4691      	mov	r9, r2
 8001cf2:	9300      	str	r3, [sp, #0]
 8001cf4:	e693      	b.n	8001a1e <__aeabi_ddiv+0x4a>
 8001cf6:	4651      	mov	r1, sl
 8001cf8:	4321      	orrs	r1, r4
 8001cfa:	d109      	bne.n	8001d10 <__aeabi_ddiv+0x33c>
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	464a      	mov	r2, r9
 8001d00:	431a      	orrs	r2, r3
 8001d02:	4b18      	ldr	r3, [pc, #96]	; (8001d64 <__aeabi_ddiv+0x390>)
 8001d04:	4691      	mov	r9, r2
 8001d06:	469c      	mov	ip, r3
 8001d08:	2400      	movs	r4, #0
 8001d0a:	2002      	movs	r0, #2
 8001d0c:	44e3      	add	fp, ip
 8001d0e:	e6a1      	b.n	8001a54 <__aeabi_ddiv+0x80>
 8001d10:	2303      	movs	r3, #3
 8001d12:	464a      	mov	r2, r9
 8001d14:	431a      	orrs	r2, r3
 8001d16:	4b13      	ldr	r3, [pc, #76]	; (8001d64 <__aeabi_ddiv+0x390>)
 8001d18:	4691      	mov	r9, r2
 8001d1a:	469c      	mov	ip, r3
 8001d1c:	4651      	mov	r1, sl
 8001d1e:	2003      	movs	r0, #3
 8001d20:	44e3      	add	fp, ip
 8001d22:	e697      	b.n	8001a54 <__aeabi_ddiv+0x80>
 8001d24:	220c      	movs	r2, #12
 8001d26:	469b      	mov	fp, r3
 8001d28:	2303      	movs	r3, #3
 8001d2a:	46a0      	mov	r8, r4
 8001d2c:	4691      	mov	r9, r2
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	e675      	b.n	8001a1e <__aeabi_ddiv+0x4a>
 8001d32:	2304      	movs	r3, #4
 8001d34:	4699      	mov	r9, r3
 8001d36:	2300      	movs	r3, #0
 8001d38:	469b      	mov	fp, r3
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	2500      	movs	r5, #0
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	e66d      	b.n	8001a1e <__aeabi_ddiv+0x4a>
 8001d42:	46c0      	nop			; (mov r8, r8)
 8001d44:	000007ff 	.word	0x000007ff
 8001d48:	fffffc01 	.word	0xfffffc01
 8001d4c:	0800f9f8 	.word	0x0800f9f8
 8001d50:	000003ff 	.word	0x000003ff
 8001d54:	feffffff 	.word	0xfeffffff
 8001d58:	000007fe 	.word	0x000007fe
 8001d5c:	000003f3 	.word	0x000003f3
 8001d60:	fffffc0d 	.word	0xfffffc0d
 8001d64:	fffff801 	.word	0xfffff801
 8001d68:	464a      	mov	r2, r9
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	431a      	orrs	r2, r3
 8001d6e:	4691      	mov	r9, r2
 8001d70:	2400      	movs	r4, #0
 8001d72:	2001      	movs	r0, #1
 8001d74:	e66e      	b.n	8001a54 <__aeabi_ddiv+0x80>
 8001d76:	2300      	movs	r3, #0
 8001d78:	2280      	movs	r2, #128	; 0x80
 8001d7a:	469a      	mov	sl, r3
 8001d7c:	2500      	movs	r5, #0
 8001d7e:	4b88      	ldr	r3, [pc, #544]	; (8001fa0 <__aeabi_ddiv+0x5cc>)
 8001d80:	0312      	lsls	r2, r2, #12
 8001d82:	e67e      	b.n	8001a82 <__aeabi_ddiv+0xae>
 8001d84:	2501      	movs	r5, #1
 8001d86:	426d      	negs	r5, r5
 8001d88:	2201      	movs	r2, #1
 8001d8a:	1ad2      	subs	r2, r2, r3
 8001d8c:	2a38      	cmp	r2, #56	; 0x38
 8001d8e:	dd00      	ble.n	8001d92 <__aeabi_ddiv+0x3be>
 8001d90:	e674      	b.n	8001a7c <__aeabi_ddiv+0xa8>
 8001d92:	2a1f      	cmp	r2, #31
 8001d94:	dc00      	bgt.n	8001d98 <__aeabi_ddiv+0x3c4>
 8001d96:	e0bd      	b.n	8001f14 <__aeabi_ddiv+0x540>
 8001d98:	211f      	movs	r1, #31
 8001d9a:	4249      	negs	r1, r1
 8001d9c:	1acb      	subs	r3, r1, r3
 8001d9e:	4641      	mov	r1, r8
 8001da0:	40d9      	lsrs	r1, r3
 8001da2:	000b      	movs	r3, r1
 8001da4:	2a20      	cmp	r2, #32
 8001da6:	d004      	beq.n	8001db2 <__aeabi_ddiv+0x3de>
 8001da8:	4641      	mov	r1, r8
 8001daa:	4a7e      	ldr	r2, [pc, #504]	; (8001fa4 <__aeabi_ddiv+0x5d0>)
 8001dac:	445a      	add	r2, fp
 8001dae:	4091      	lsls	r1, r2
 8001db0:	430d      	orrs	r5, r1
 8001db2:	0029      	movs	r1, r5
 8001db4:	1e4a      	subs	r2, r1, #1
 8001db6:	4191      	sbcs	r1, r2
 8001db8:	4319      	orrs	r1, r3
 8001dba:	2307      	movs	r3, #7
 8001dbc:	001d      	movs	r5, r3
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	400d      	ands	r5, r1
 8001dc2:	420b      	tst	r3, r1
 8001dc4:	d100      	bne.n	8001dc8 <__aeabi_ddiv+0x3f4>
 8001dc6:	e0d0      	b.n	8001f6a <__aeabi_ddiv+0x596>
 8001dc8:	220f      	movs	r2, #15
 8001dca:	2300      	movs	r3, #0
 8001dcc:	400a      	ands	r2, r1
 8001dce:	2a04      	cmp	r2, #4
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_ddiv+0x400>
 8001dd2:	e0c7      	b.n	8001f64 <__aeabi_ddiv+0x590>
 8001dd4:	1d0a      	adds	r2, r1, #4
 8001dd6:	428a      	cmp	r2, r1
 8001dd8:	4189      	sbcs	r1, r1
 8001dda:	4249      	negs	r1, r1
 8001ddc:	185b      	adds	r3, r3, r1
 8001dde:	0011      	movs	r1, r2
 8001de0:	021a      	lsls	r2, r3, #8
 8001de2:	d400      	bmi.n	8001de6 <__aeabi_ddiv+0x412>
 8001de4:	e0be      	b.n	8001f64 <__aeabi_ddiv+0x590>
 8001de6:	2301      	movs	r3, #1
 8001de8:	2200      	movs	r2, #0
 8001dea:	2500      	movs	r5, #0
 8001dec:	e649      	b.n	8001a82 <__aeabi_ddiv+0xae>
 8001dee:	2280      	movs	r2, #128	; 0x80
 8001df0:	4643      	mov	r3, r8
 8001df2:	0312      	lsls	r2, r2, #12
 8001df4:	4213      	tst	r3, r2
 8001df6:	d008      	beq.n	8001e0a <__aeabi_ddiv+0x436>
 8001df8:	4214      	tst	r4, r2
 8001dfa:	d106      	bne.n	8001e0a <__aeabi_ddiv+0x436>
 8001dfc:	4322      	orrs	r2, r4
 8001dfe:	0312      	lsls	r2, r2, #12
 8001e00:	46ba      	mov	sl, r7
 8001e02:	000d      	movs	r5, r1
 8001e04:	4b66      	ldr	r3, [pc, #408]	; (8001fa0 <__aeabi_ddiv+0x5cc>)
 8001e06:	0b12      	lsrs	r2, r2, #12
 8001e08:	e63b      	b.n	8001a82 <__aeabi_ddiv+0xae>
 8001e0a:	2280      	movs	r2, #128	; 0x80
 8001e0c:	4643      	mov	r3, r8
 8001e0e:	0312      	lsls	r2, r2, #12
 8001e10:	431a      	orrs	r2, r3
 8001e12:	0312      	lsls	r2, r2, #12
 8001e14:	46b2      	mov	sl, r6
 8001e16:	4b62      	ldr	r3, [pc, #392]	; (8001fa0 <__aeabi_ddiv+0x5cc>)
 8001e18:	0b12      	lsrs	r2, r2, #12
 8001e1a:	e632      	b.n	8001a82 <__aeabi_ddiv+0xae>
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_ddiv+0x44e>
 8001e20:	e702      	b.n	8001c28 <__aeabi_ddiv+0x254>
 8001e22:	19a6      	adds	r6, r4, r6
 8001e24:	1e6a      	subs	r2, r5, #1
 8001e26:	42a6      	cmp	r6, r4
 8001e28:	d200      	bcs.n	8001e2c <__aeabi_ddiv+0x458>
 8001e2a:	e089      	b.n	8001f40 <__aeabi_ddiv+0x56c>
 8001e2c:	4286      	cmp	r6, r0
 8001e2e:	d200      	bcs.n	8001e32 <__aeabi_ddiv+0x45e>
 8001e30:	e09f      	b.n	8001f72 <__aeabi_ddiv+0x59e>
 8001e32:	d100      	bne.n	8001e36 <__aeabi_ddiv+0x462>
 8001e34:	e0af      	b.n	8001f96 <__aeabi_ddiv+0x5c2>
 8001e36:	0015      	movs	r5, r2
 8001e38:	e6f4      	b.n	8001c24 <__aeabi_ddiv+0x250>
 8001e3a:	42a9      	cmp	r1, r5
 8001e3c:	d900      	bls.n	8001e40 <__aeabi_ddiv+0x46c>
 8001e3e:	e63c      	b.n	8001aba <__aeabi_ddiv+0xe6>
 8001e40:	4643      	mov	r3, r8
 8001e42:	07de      	lsls	r6, r3, #31
 8001e44:	0858      	lsrs	r0, r3, #1
 8001e46:	086b      	lsrs	r3, r5, #1
 8001e48:	431e      	orrs	r6, r3
 8001e4a:	07ed      	lsls	r5, r5, #31
 8001e4c:	e63c      	b.n	8001ac8 <__aeabi_ddiv+0xf4>
 8001e4e:	f001 f977 	bl	8003140 <__clzsi2>
 8001e52:	0001      	movs	r1, r0
 8001e54:	0002      	movs	r2, r0
 8001e56:	3115      	adds	r1, #21
 8001e58:	3220      	adds	r2, #32
 8001e5a:	291c      	cmp	r1, #28
 8001e5c:	dc00      	bgt.n	8001e60 <__aeabi_ddiv+0x48c>
 8001e5e:	e72c      	b.n	8001cba <__aeabi_ddiv+0x2e6>
 8001e60:	464b      	mov	r3, r9
 8001e62:	3808      	subs	r0, #8
 8001e64:	4083      	lsls	r3, r0
 8001e66:	2500      	movs	r5, #0
 8001e68:	4698      	mov	r8, r3
 8001e6a:	e732      	b.n	8001cd2 <__aeabi_ddiv+0x2fe>
 8001e6c:	f001 f968 	bl	8003140 <__clzsi2>
 8001e70:	0003      	movs	r3, r0
 8001e72:	001a      	movs	r2, r3
 8001e74:	3215      	adds	r2, #21
 8001e76:	3020      	adds	r0, #32
 8001e78:	2a1c      	cmp	r2, #28
 8001e7a:	dc00      	bgt.n	8001e7e <__aeabi_ddiv+0x4aa>
 8001e7c:	e6ff      	b.n	8001c7e <__aeabi_ddiv+0x2aa>
 8001e7e:	4654      	mov	r4, sl
 8001e80:	3b08      	subs	r3, #8
 8001e82:	2100      	movs	r1, #0
 8001e84:	409c      	lsls	r4, r3
 8001e86:	e705      	b.n	8001c94 <__aeabi_ddiv+0x2c0>
 8001e88:	1936      	adds	r6, r6, r4
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	42b4      	cmp	r4, r6
 8001e8e:	d900      	bls.n	8001e92 <__aeabi_ddiv+0x4be>
 8001e90:	e6a6      	b.n	8001be0 <__aeabi_ddiv+0x20c>
 8001e92:	42b2      	cmp	r2, r6
 8001e94:	d800      	bhi.n	8001e98 <__aeabi_ddiv+0x4c4>
 8001e96:	e6a3      	b.n	8001be0 <__aeabi_ddiv+0x20c>
 8001e98:	1e83      	subs	r3, r0, #2
 8001e9a:	1936      	adds	r6, r6, r4
 8001e9c:	e6a0      	b.n	8001be0 <__aeabi_ddiv+0x20c>
 8001e9e:	1909      	adds	r1, r1, r4
 8001ea0:	3d01      	subs	r5, #1
 8001ea2:	428c      	cmp	r4, r1
 8001ea4:	d900      	bls.n	8001ea8 <__aeabi_ddiv+0x4d4>
 8001ea6:	e68d      	b.n	8001bc4 <__aeabi_ddiv+0x1f0>
 8001ea8:	428a      	cmp	r2, r1
 8001eaa:	d800      	bhi.n	8001eae <__aeabi_ddiv+0x4da>
 8001eac:	e68a      	b.n	8001bc4 <__aeabi_ddiv+0x1f0>
 8001eae:	1e85      	subs	r5, r0, #2
 8001eb0:	1909      	adds	r1, r1, r4
 8001eb2:	e687      	b.n	8001bc4 <__aeabi_ddiv+0x1f0>
 8001eb4:	220f      	movs	r2, #15
 8001eb6:	402a      	ands	r2, r5
 8001eb8:	2a04      	cmp	r2, #4
 8001eba:	d100      	bne.n	8001ebe <__aeabi_ddiv+0x4ea>
 8001ebc:	e6bc      	b.n	8001c38 <__aeabi_ddiv+0x264>
 8001ebe:	1d29      	adds	r1, r5, #4
 8001ec0:	42a9      	cmp	r1, r5
 8001ec2:	41ad      	sbcs	r5, r5
 8001ec4:	426d      	negs	r5, r5
 8001ec6:	08c9      	lsrs	r1, r1, #3
 8001ec8:	44a8      	add	r8, r5
 8001eca:	e6b6      	b.n	8001c3a <__aeabi_ddiv+0x266>
 8001ecc:	42af      	cmp	r7, r5
 8001ece:	d900      	bls.n	8001ed2 <__aeabi_ddiv+0x4fe>
 8001ed0:	e662      	b.n	8001b98 <__aeabi_ddiv+0x1c4>
 8001ed2:	4281      	cmp	r1, r0
 8001ed4:	d804      	bhi.n	8001ee0 <__aeabi_ddiv+0x50c>
 8001ed6:	d000      	beq.n	8001eda <__aeabi_ddiv+0x506>
 8001ed8:	e65e      	b.n	8001b98 <__aeabi_ddiv+0x1c4>
 8001eda:	42ae      	cmp	r6, r5
 8001edc:	d800      	bhi.n	8001ee0 <__aeabi_ddiv+0x50c>
 8001ede:	e65b      	b.n	8001b98 <__aeabi_ddiv+0x1c4>
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	425b      	negs	r3, r3
 8001ee4:	469c      	mov	ip, r3
 8001ee6:	9b00      	ldr	r3, [sp, #0]
 8001ee8:	44e0      	add	r8, ip
 8001eea:	469c      	mov	ip, r3
 8001eec:	4465      	add	r5, ip
 8001eee:	429d      	cmp	r5, r3
 8001ef0:	419b      	sbcs	r3, r3
 8001ef2:	425b      	negs	r3, r3
 8001ef4:	191b      	adds	r3, r3, r4
 8001ef6:	18c0      	adds	r0, r0, r3
 8001ef8:	e64f      	b.n	8001b9a <__aeabi_ddiv+0x1c6>
 8001efa:	42b2      	cmp	r2, r6
 8001efc:	d800      	bhi.n	8001f00 <__aeabi_ddiv+0x52c>
 8001efe:	e612      	b.n	8001b26 <__aeabi_ddiv+0x152>
 8001f00:	1e83      	subs	r3, r0, #2
 8001f02:	1936      	adds	r6, r6, r4
 8001f04:	e60f      	b.n	8001b26 <__aeabi_ddiv+0x152>
 8001f06:	428a      	cmp	r2, r1
 8001f08:	d800      	bhi.n	8001f0c <__aeabi_ddiv+0x538>
 8001f0a:	e5fa      	b.n	8001b02 <__aeabi_ddiv+0x12e>
 8001f0c:	1e83      	subs	r3, r0, #2
 8001f0e:	4698      	mov	r8, r3
 8001f10:	1909      	adds	r1, r1, r4
 8001f12:	e5f6      	b.n	8001b02 <__aeabi_ddiv+0x12e>
 8001f14:	4b24      	ldr	r3, [pc, #144]	; (8001fa8 <__aeabi_ddiv+0x5d4>)
 8001f16:	0028      	movs	r0, r5
 8001f18:	445b      	add	r3, fp
 8001f1a:	4641      	mov	r1, r8
 8001f1c:	409d      	lsls	r5, r3
 8001f1e:	4099      	lsls	r1, r3
 8001f20:	40d0      	lsrs	r0, r2
 8001f22:	1e6b      	subs	r3, r5, #1
 8001f24:	419d      	sbcs	r5, r3
 8001f26:	4643      	mov	r3, r8
 8001f28:	4301      	orrs	r1, r0
 8001f2a:	4329      	orrs	r1, r5
 8001f2c:	40d3      	lsrs	r3, r2
 8001f2e:	074a      	lsls	r2, r1, #29
 8001f30:	d100      	bne.n	8001f34 <__aeabi_ddiv+0x560>
 8001f32:	e755      	b.n	8001de0 <__aeabi_ddiv+0x40c>
 8001f34:	220f      	movs	r2, #15
 8001f36:	400a      	ands	r2, r1
 8001f38:	2a04      	cmp	r2, #4
 8001f3a:	d000      	beq.n	8001f3e <__aeabi_ddiv+0x56a>
 8001f3c:	e74a      	b.n	8001dd4 <__aeabi_ddiv+0x400>
 8001f3e:	e74f      	b.n	8001de0 <__aeabi_ddiv+0x40c>
 8001f40:	0015      	movs	r5, r2
 8001f42:	4286      	cmp	r6, r0
 8001f44:	d000      	beq.n	8001f48 <__aeabi_ddiv+0x574>
 8001f46:	e66d      	b.n	8001c24 <__aeabi_ddiv+0x250>
 8001f48:	9a00      	ldr	r2, [sp, #0]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d000      	beq.n	8001f50 <__aeabi_ddiv+0x57c>
 8001f4e:	e669      	b.n	8001c24 <__aeabi_ddiv+0x250>
 8001f50:	e66a      	b.n	8001c28 <__aeabi_ddiv+0x254>
 8001f52:	4b16      	ldr	r3, [pc, #88]	; (8001fac <__aeabi_ddiv+0x5d8>)
 8001f54:	445b      	add	r3, fp
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	dc00      	bgt.n	8001f5c <__aeabi_ddiv+0x588>
 8001f5a:	e713      	b.n	8001d84 <__aeabi_ddiv+0x3b0>
 8001f5c:	2501      	movs	r5, #1
 8001f5e:	2100      	movs	r1, #0
 8001f60:	44a8      	add	r8, r5
 8001f62:	e66a      	b.n	8001c3a <__aeabi_ddiv+0x266>
 8001f64:	075d      	lsls	r5, r3, #29
 8001f66:	025b      	lsls	r3, r3, #9
 8001f68:	0b1a      	lsrs	r2, r3, #12
 8001f6a:	08c9      	lsrs	r1, r1, #3
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	430d      	orrs	r5, r1
 8001f70:	e587      	b.n	8001a82 <__aeabi_ddiv+0xae>
 8001f72:	9900      	ldr	r1, [sp, #0]
 8001f74:	3d02      	subs	r5, #2
 8001f76:	004a      	lsls	r2, r1, #1
 8001f78:	428a      	cmp	r2, r1
 8001f7a:	41bf      	sbcs	r7, r7
 8001f7c:	427f      	negs	r7, r7
 8001f7e:	193f      	adds	r7, r7, r4
 8001f80:	19f6      	adds	r6, r6, r7
 8001f82:	9200      	str	r2, [sp, #0]
 8001f84:	e7dd      	b.n	8001f42 <__aeabi_ddiv+0x56e>
 8001f86:	2280      	movs	r2, #128	; 0x80
 8001f88:	4643      	mov	r3, r8
 8001f8a:	0312      	lsls	r2, r2, #12
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	0312      	lsls	r2, r2, #12
 8001f90:	4b03      	ldr	r3, [pc, #12]	; (8001fa0 <__aeabi_ddiv+0x5cc>)
 8001f92:	0b12      	lsrs	r2, r2, #12
 8001f94:	e575      	b.n	8001a82 <__aeabi_ddiv+0xae>
 8001f96:	9900      	ldr	r1, [sp, #0]
 8001f98:	4299      	cmp	r1, r3
 8001f9a:	d3ea      	bcc.n	8001f72 <__aeabi_ddiv+0x59e>
 8001f9c:	0015      	movs	r5, r2
 8001f9e:	e7d3      	b.n	8001f48 <__aeabi_ddiv+0x574>
 8001fa0:	000007ff 	.word	0x000007ff
 8001fa4:	0000043e 	.word	0x0000043e
 8001fa8:	0000041e 	.word	0x0000041e
 8001fac:	000003ff 	.word	0x000003ff

08001fb0 <__eqdf2>:
 8001fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fb2:	464e      	mov	r6, r9
 8001fb4:	4645      	mov	r5, r8
 8001fb6:	46de      	mov	lr, fp
 8001fb8:	4657      	mov	r7, sl
 8001fba:	4690      	mov	r8, r2
 8001fbc:	b5e0      	push	{r5, r6, r7, lr}
 8001fbe:	0017      	movs	r7, r2
 8001fc0:	031a      	lsls	r2, r3, #12
 8001fc2:	0b12      	lsrs	r2, r2, #12
 8001fc4:	0005      	movs	r5, r0
 8001fc6:	4684      	mov	ip, r0
 8001fc8:	4819      	ldr	r0, [pc, #100]	; (8002030 <__eqdf2+0x80>)
 8001fca:	030e      	lsls	r6, r1, #12
 8001fcc:	004c      	lsls	r4, r1, #1
 8001fce:	4691      	mov	r9, r2
 8001fd0:	005a      	lsls	r2, r3, #1
 8001fd2:	0fdb      	lsrs	r3, r3, #31
 8001fd4:	469b      	mov	fp, r3
 8001fd6:	0b36      	lsrs	r6, r6, #12
 8001fd8:	0d64      	lsrs	r4, r4, #21
 8001fda:	0fc9      	lsrs	r1, r1, #31
 8001fdc:	0d52      	lsrs	r2, r2, #21
 8001fde:	4284      	cmp	r4, r0
 8001fe0:	d019      	beq.n	8002016 <__eqdf2+0x66>
 8001fe2:	4282      	cmp	r2, r0
 8001fe4:	d010      	beq.n	8002008 <__eqdf2+0x58>
 8001fe6:	2001      	movs	r0, #1
 8001fe8:	4294      	cmp	r4, r2
 8001fea:	d10e      	bne.n	800200a <__eqdf2+0x5a>
 8001fec:	454e      	cmp	r6, r9
 8001fee:	d10c      	bne.n	800200a <__eqdf2+0x5a>
 8001ff0:	2001      	movs	r0, #1
 8001ff2:	45c4      	cmp	ip, r8
 8001ff4:	d109      	bne.n	800200a <__eqdf2+0x5a>
 8001ff6:	4559      	cmp	r1, fp
 8001ff8:	d017      	beq.n	800202a <__eqdf2+0x7a>
 8001ffa:	2c00      	cmp	r4, #0
 8001ffc:	d105      	bne.n	800200a <__eqdf2+0x5a>
 8001ffe:	0030      	movs	r0, r6
 8002000:	4328      	orrs	r0, r5
 8002002:	1e43      	subs	r3, r0, #1
 8002004:	4198      	sbcs	r0, r3
 8002006:	e000      	b.n	800200a <__eqdf2+0x5a>
 8002008:	2001      	movs	r0, #1
 800200a:	bcf0      	pop	{r4, r5, r6, r7}
 800200c:	46bb      	mov	fp, r7
 800200e:	46b2      	mov	sl, r6
 8002010:	46a9      	mov	r9, r5
 8002012:	46a0      	mov	r8, r4
 8002014:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002016:	0033      	movs	r3, r6
 8002018:	2001      	movs	r0, #1
 800201a:	432b      	orrs	r3, r5
 800201c:	d1f5      	bne.n	800200a <__eqdf2+0x5a>
 800201e:	42a2      	cmp	r2, r4
 8002020:	d1f3      	bne.n	800200a <__eqdf2+0x5a>
 8002022:	464b      	mov	r3, r9
 8002024:	433b      	orrs	r3, r7
 8002026:	d1f0      	bne.n	800200a <__eqdf2+0x5a>
 8002028:	e7e2      	b.n	8001ff0 <__eqdf2+0x40>
 800202a:	2000      	movs	r0, #0
 800202c:	e7ed      	b.n	800200a <__eqdf2+0x5a>
 800202e:	46c0      	nop			; (mov r8, r8)
 8002030:	000007ff 	.word	0x000007ff

08002034 <__gedf2>:
 8002034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002036:	4647      	mov	r7, r8
 8002038:	46ce      	mov	lr, r9
 800203a:	0004      	movs	r4, r0
 800203c:	0018      	movs	r0, r3
 800203e:	0016      	movs	r6, r2
 8002040:	031b      	lsls	r3, r3, #12
 8002042:	0b1b      	lsrs	r3, r3, #12
 8002044:	4d2d      	ldr	r5, [pc, #180]	; (80020fc <__gedf2+0xc8>)
 8002046:	004a      	lsls	r2, r1, #1
 8002048:	4699      	mov	r9, r3
 800204a:	b580      	push	{r7, lr}
 800204c:	0043      	lsls	r3, r0, #1
 800204e:	030f      	lsls	r7, r1, #12
 8002050:	46a4      	mov	ip, r4
 8002052:	46b0      	mov	r8, r6
 8002054:	0b3f      	lsrs	r7, r7, #12
 8002056:	0d52      	lsrs	r2, r2, #21
 8002058:	0fc9      	lsrs	r1, r1, #31
 800205a:	0d5b      	lsrs	r3, r3, #21
 800205c:	0fc0      	lsrs	r0, r0, #31
 800205e:	42aa      	cmp	r2, r5
 8002060:	d021      	beq.n	80020a6 <__gedf2+0x72>
 8002062:	42ab      	cmp	r3, r5
 8002064:	d013      	beq.n	800208e <__gedf2+0x5a>
 8002066:	2a00      	cmp	r2, #0
 8002068:	d122      	bne.n	80020b0 <__gedf2+0x7c>
 800206a:	433c      	orrs	r4, r7
 800206c:	2b00      	cmp	r3, #0
 800206e:	d102      	bne.n	8002076 <__gedf2+0x42>
 8002070:	464d      	mov	r5, r9
 8002072:	432e      	orrs	r6, r5
 8002074:	d022      	beq.n	80020bc <__gedf2+0x88>
 8002076:	2c00      	cmp	r4, #0
 8002078:	d010      	beq.n	800209c <__gedf2+0x68>
 800207a:	4281      	cmp	r1, r0
 800207c:	d022      	beq.n	80020c4 <__gedf2+0x90>
 800207e:	2002      	movs	r0, #2
 8002080:	3901      	subs	r1, #1
 8002082:	4008      	ands	r0, r1
 8002084:	3801      	subs	r0, #1
 8002086:	bcc0      	pop	{r6, r7}
 8002088:	46b9      	mov	r9, r7
 800208a:	46b0      	mov	r8, r6
 800208c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800208e:	464d      	mov	r5, r9
 8002090:	432e      	orrs	r6, r5
 8002092:	d129      	bne.n	80020e8 <__gedf2+0xb4>
 8002094:	2a00      	cmp	r2, #0
 8002096:	d1f0      	bne.n	800207a <__gedf2+0x46>
 8002098:	433c      	orrs	r4, r7
 800209a:	d1ee      	bne.n	800207a <__gedf2+0x46>
 800209c:	2800      	cmp	r0, #0
 800209e:	d1f2      	bne.n	8002086 <__gedf2+0x52>
 80020a0:	2001      	movs	r0, #1
 80020a2:	4240      	negs	r0, r0
 80020a4:	e7ef      	b.n	8002086 <__gedf2+0x52>
 80020a6:	003d      	movs	r5, r7
 80020a8:	4325      	orrs	r5, r4
 80020aa:	d11d      	bne.n	80020e8 <__gedf2+0xb4>
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d0ee      	beq.n	800208e <__gedf2+0x5a>
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d1e2      	bne.n	800207a <__gedf2+0x46>
 80020b4:	464c      	mov	r4, r9
 80020b6:	4326      	orrs	r6, r4
 80020b8:	d1df      	bne.n	800207a <__gedf2+0x46>
 80020ba:	e7e0      	b.n	800207e <__gedf2+0x4a>
 80020bc:	2000      	movs	r0, #0
 80020be:	2c00      	cmp	r4, #0
 80020c0:	d0e1      	beq.n	8002086 <__gedf2+0x52>
 80020c2:	e7dc      	b.n	800207e <__gedf2+0x4a>
 80020c4:	429a      	cmp	r2, r3
 80020c6:	dc0a      	bgt.n	80020de <__gedf2+0xaa>
 80020c8:	dbe8      	blt.n	800209c <__gedf2+0x68>
 80020ca:	454f      	cmp	r7, r9
 80020cc:	d8d7      	bhi.n	800207e <__gedf2+0x4a>
 80020ce:	d00e      	beq.n	80020ee <__gedf2+0xba>
 80020d0:	2000      	movs	r0, #0
 80020d2:	454f      	cmp	r7, r9
 80020d4:	d2d7      	bcs.n	8002086 <__gedf2+0x52>
 80020d6:	2900      	cmp	r1, #0
 80020d8:	d0e2      	beq.n	80020a0 <__gedf2+0x6c>
 80020da:	0008      	movs	r0, r1
 80020dc:	e7d3      	b.n	8002086 <__gedf2+0x52>
 80020de:	4243      	negs	r3, r0
 80020e0:	4158      	adcs	r0, r3
 80020e2:	0040      	lsls	r0, r0, #1
 80020e4:	3801      	subs	r0, #1
 80020e6:	e7ce      	b.n	8002086 <__gedf2+0x52>
 80020e8:	2002      	movs	r0, #2
 80020ea:	4240      	negs	r0, r0
 80020ec:	e7cb      	b.n	8002086 <__gedf2+0x52>
 80020ee:	45c4      	cmp	ip, r8
 80020f0:	d8c5      	bhi.n	800207e <__gedf2+0x4a>
 80020f2:	2000      	movs	r0, #0
 80020f4:	45c4      	cmp	ip, r8
 80020f6:	d2c6      	bcs.n	8002086 <__gedf2+0x52>
 80020f8:	e7ed      	b.n	80020d6 <__gedf2+0xa2>
 80020fa:	46c0      	nop			; (mov r8, r8)
 80020fc:	000007ff 	.word	0x000007ff

08002100 <__ledf2>:
 8002100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002102:	4647      	mov	r7, r8
 8002104:	46ce      	mov	lr, r9
 8002106:	0004      	movs	r4, r0
 8002108:	0018      	movs	r0, r3
 800210a:	0016      	movs	r6, r2
 800210c:	031b      	lsls	r3, r3, #12
 800210e:	0b1b      	lsrs	r3, r3, #12
 8002110:	4d2c      	ldr	r5, [pc, #176]	; (80021c4 <__ledf2+0xc4>)
 8002112:	004a      	lsls	r2, r1, #1
 8002114:	4699      	mov	r9, r3
 8002116:	b580      	push	{r7, lr}
 8002118:	0043      	lsls	r3, r0, #1
 800211a:	030f      	lsls	r7, r1, #12
 800211c:	46a4      	mov	ip, r4
 800211e:	46b0      	mov	r8, r6
 8002120:	0b3f      	lsrs	r7, r7, #12
 8002122:	0d52      	lsrs	r2, r2, #21
 8002124:	0fc9      	lsrs	r1, r1, #31
 8002126:	0d5b      	lsrs	r3, r3, #21
 8002128:	0fc0      	lsrs	r0, r0, #31
 800212a:	42aa      	cmp	r2, r5
 800212c:	d00d      	beq.n	800214a <__ledf2+0x4a>
 800212e:	42ab      	cmp	r3, r5
 8002130:	d010      	beq.n	8002154 <__ledf2+0x54>
 8002132:	2a00      	cmp	r2, #0
 8002134:	d127      	bne.n	8002186 <__ledf2+0x86>
 8002136:	433c      	orrs	r4, r7
 8002138:	2b00      	cmp	r3, #0
 800213a:	d111      	bne.n	8002160 <__ledf2+0x60>
 800213c:	464d      	mov	r5, r9
 800213e:	432e      	orrs	r6, r5
 8002140:	d10e      	bne.n	8002160 <__ledf2+0x60>
 8002142:	2000      	movs	r0, #0
 8002144:	2c00      	cmp	r4, #0
 8002146:	d015      	beq.n	8002174 <__ledf2+0x74>
 8002148:	e00e      	b.n	8002168 <__ledf2+0x68>
 800214a:	003d      	movs	r5, r7
 800214c:	4325      	orrs	r5, r4
 800214e:	d110      	bne.n	8002172 <__ledf2+0x72>
 8002150:	4293      	cmp	r3, r2
 8002152:	d118      	bne.n	8002186 <__ledf2+0x86>
 8002154:	464d      	mov	r5, r9
 8002156:	432e      	orrs	r6, r5
 8002158:	d10b      	bne.n	8002172 <__ledf2+0x72>
 800215a:	2a00      	cmp	r2, #0
 800215c:	d102      	bne.n	8002164 <__ledf2+0x64>
 800215e:	433c      	orrs	r4, r7
 8002160:	2c00      	cmp	r4, #0
 8002162:	d00b      	beq.n	800217c <__ledf2+0x7c>
 8002164:	4281      	cmp	r1, r0
 8002166:	d014      	beq.n	8002192 <__ledf2+0x92>
 8002168:	2002      	movs	r0, #2
 800216a:	3901      	subs	r1, #1
 800216c:	4008      	ands	r0, r1
 800216e:	3801      	subs	r0, #1
 8002170:	e000      	b.n	8002174 <__ledf2+0x74>
 8002172:	2002      	movs	r0, #2
 8002174:	bcc0      	pop	{r6, r7}
 8002176:	46b9      	mov	r9, r7
 8002178:	46b0      	mov	r8, r6
 800217a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800217c:	2800      	cmp	r0, #0
 800217e:	d1f9      	bne.n	8002174 <__ledf2+0x74>
 8002180:	2001      	movs	r0, #1
 8002182:	4240      	negs	r0, r0
 8002184:	e7f6      	b.n	8002174 <__ledf2+0x74>
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1ec      	bne.n	8002164 <__ledf2+0x64>
 800218a:	464c      	mov	r4, r9
 800218c:	4326      	orrs	r6, r4
 800218e:	d1e9      	bne.n	8002164 <__ledf2+0x64>
 8002190:	e7ea      	b.n	8002168 <__ledf2+0x68>
 8002192:	429a      	cmp	r2, r3
 8002194:	dd04      	ble.n	80021a0 <__ledf2+0xa0>
 8002196:	4243      	negs	r3, r0
 8002198:	4158      	adcs	r0, r3
 800219a:	0040      	lsls	r0, r0, #1
 800219c:	3801      	subs	r0, #1
 800219e:	e7e9      	b.n	8002174 <__ledf2+0x74>
 80021a0:	429a      	cmp	r2, r3
 80021a2:	dbeb      	blt.n	800217c <__ledf2+0x7c>
 80021a4:	454f      	cmp	r7, r9
 80021a6:	d8df      	bhi.n	8002168 <__ledf2+0x68>
 80021a8:	d006      	beq.n	80021b8 <__ledf2+0xb8>
 80021aa:	2000      	movs	r0, #0
 80021ac:	454f      	cmp	r7, r9
 80021ae:	d2e1      	bcs.n	8002174 <__ledf2+0x74>
 80021b0:	2900      	cmp	r1, #0
 80021b2:	d0e5      	beq.n	8002180 <__ledf2+0x80>
 80021b4:	0008      	movs	r0, r1
 80021b6:	e7dd      	b.n	8002174 <__ledf2+0x74>
 80021b8:	45c4      	cmp	ip, r8
 80021ba:	d8d5      	bhi.n	8002168 <__ledf2+0x68>
 80021bc:	2000      	movs	r0, #0
 80021be:	45c4      	cmp	ip, r8
 80021c0:	d2d8      	bcs.n	8002174 <__ledf2+0x74>
 80021c2:	e7f5      	b.n	80021b0 <__ledf2+0xb0>
 80021c4:	000007ff 	.word	0x000007ff

080021c8 <__aeabi_dmul>:
 80021c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ca:	4645      	mov	r5, r8
 80021cc:	46de      	mov	lr, fp
 80021ce:	4657      	mov	r7, sl
 80021d0:	464e      	mov	r6, r9
 80021d2:	b5e0      	push	{r5, r6, r7, lr}
 80021d4:	001f      	movs	r7, r3
 80021d6:	030b      	lsls	r3, r1, #12
 80021d8:	0b1b      	lsrs	r3, r3, #12
 80021da:	469b      	mov	fp, r3
 80021dc:	004d      	lsls	r5, r1, #1
 80021de:	0fcb      	lsrs	r3, r1, #31
 80021e0:	0004      	movs	r4, r0
 80021e2:	4691      	mov	r9, r2
 80021e4:	4698      	mov	r8, r3
 80021e6:	b087      	sub	sp, #28
 80021e8:	0d6d      	lsrs	r5, r5, #21
 80021ea:	d100      	bne.n	80021ee <__aeabi_dmul+0x26>
 80021ec:	e1cd      	b.n	800258a <__aeabi_dmul+0x3c2>
 80021ee:	4bce      	ldr	r3, [pc, #824]	; (8002528 <__aeabi_dmul+0x360>)
 80021f0:	429d      	cmp	r5, r3
 80021f2:	d100      	bne.n	80021f6 <__aeabi_dmul+0x2e>
 80021f4:	e1e9      	b.n	80025ca <__aeabi_dmul+0x402>
 80021f6:	465a      	mov	r2, fp
 80021f8:	0f43      	lsrs	r3, r0, #29
 80021fa:	00d2      	lsls	r2, r2, #3
 80021fc:	4313      	orrs	r3, r2
 80021fe:	2280      	movs	r2, #128	; 0x80
 8002200:	0412      	lsls	r2, r2, #16
 8002202:	431a      	orrs	r2, r3
 8002204:	00c3      	lsls	r3, r0, #3
 8002206:	469a      	mov	sl, r3
 8002208:	4bc8      	ldr	r3, [pc, #800]	; (800252c <__aeabi_dmul+0x364>)
 800220a:	4693      	mov	fp, r2
 800220c:	469c      	mov	ip, r3
 800220e:	2300      	movs	r3, #0
 8002210:	2600      	movs	r6, #0
 8002212:	4465      	add	r5, ip
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	033c      	lsls	r4, r7, #12
 8002218:	007b      	lsls	r3, r7, #1
 800221a:	4648      	mov	r0, r9
 800221c:	0b24      	lsrs	r4, r4, #12
 800221e:	0d5b      	lsrs	r3, r3, #21
 8002220:	0fff      	lsrs	r7, r7, #31
 8002222:	2b00      	cmp	r3, #0
 8002224:	d100      	bne.n	8002228 <__aeabi_dmul+0x60>
 8002226:	e189      	b.n	800253c <__aeabi_dmul+0x374>
 8002228:	4abf      	ldr	r2, [pc, #764]	; (8002528 <__aeabi_dmul+0x360>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d019      	beq.n	8002262 <__aeabi_dmul+0x9a>
 800222e:	0f42      	lsrs	r2, r0, #29
 8002230:	00e4      	lsls	r4, r4, #3
 8002232:	4322      	orrs	r2, r4
 8002234:	2480      	movs	r4, #128	; 0x80
 8002236:	0424      	lsls	r4, r4, #16
 8002238:	4314      	orrs	r4, r2
 800223a:	4abc      	ldr	r2, [pc, #752]	; (800252c <__aeabi_dmul+0x364>)
 800223c:	2100      	movs	r1, #0
 800223e:	4694      	mov	ip, r2
 8002240:	4642      	mov	r2, r8
 8002242:	4463      	add	r3, ip
 8002244:	195b      	adds	r3, r3, r5
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	9b01      	ldr	r3, [sp, #4]
 800224a:	407a      	eors	r2, r7
 800224c:	3301      	adds	r3, #1
 800224e:	00c0      	lsls	r0, r0, #3
 8002250:	b2d2      	uxtb	r2, r2
 8002252:	9302      	str	r3, [sp, #8]
 8002254:	2e0a      	cmp	r6, #10
 8002256:	dd1c      	ble.n	8002292 <__aeabi_dmul+0xca>
 8002258:	003a      	movs	r2, r7
 800225a:	2e0b      	cmp	r6, #11
 800225c:	d05e      	beq.n	800231c <__aeabi_dmul+0x154>
 800225e:	4647      	mov	r7, r8
 8002260:	e056      	b.n	8002310 <__aeabi_dmul+0x148>
 8002262:	4649      	mov	r1, r9
 8002264:	4bb0      	ldr	r3, [pc, #704]	; (8002528 <__aeabi_dmul+0x360>)
 8002266:	4321      	orrs	r1, r4
 8002268:	18eb      	adds	r3, r5, r3
 800226a:	9301      	str	r3, [sp, #4]
 800226c:	2900      	cmp	r1, #0
 800226e:	d12a      	bne.n	80022c6 <__aeabi_dmul+0xfe>
 8002270:	2080      	movs	r0, #128	; 0x80
 8002272:	2202      	movs	r2, #2
 8002274:	0100      	lsls	r0, r0, #4
 8002276:	002b      	movs	r3, r5
 8002278:	4684      	mov	ip, r0
 800227a:	4316      	orrs	r6, r2
 800227c:	4642      	mov	r2, r8
 800227e:	4463      	add	r3, ip
 8002280:	407a      	eors	r2, r7
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	9302      	str	r3, [sp, #8]
 8002286:	2e0a      	cmp	r6, #10
 8002288:	dd00      	ble.n	800228c <__aeabi_dmul+0xc4>
 800228a:	e231      	b.n	80026f0 <__aeabi_dmul+0x528>
 800228c:	2000      	movs	r0, #0
 800228e:	2400      	movs	r4, #0
 8002290:	2102      	movs	r1, #2
 8002292:	2e02      	cmp	r6, #2
 8002294:	dc26      	bgt.n	80022e4 <__aeabi_dmul+0x11c>
 8002296:	3e01      	subs	r6, #1
 8002298:	2e01      	cmp	r6, #1
 800229a:	d852      	bhi.n	8002342 <__aeabi_dmul+0x17a>
 800229c:	2902      	cmp	r1, #2
 800229e:	d04c      	beq.n	800233a <__aeabi_dmul+0x172>
 80022a0:	2901      	cmp	r1, #1
 80022a2:	d000      	beq.n	80022a6 <__aeabi_dmul+0xde>
 80022a4:	e118      	b.n	80024d8 <__aeabi_dmul+0x310>
 80022a6:	2300      	movs	r3, #0
 80022a8:	2400      	movs	r4, #0
 80022aa:	2500      	movs	r5, #0
 80022ac:	051b      	lsls	r3, r3, #20
 80022ae:	4323      	orrs	r3, r4
 80022b0:	07d2      	lsls	r2, r2, #31
 80022b2:	4313      	orrs	r3, r2
 80022b4:	0028      	movs	r0, r5
 80022b6:	0019      	movs	r1, r3
 80022b8:	b007      	add	sp, #28
 80022ba:	bcf0      	pop	{r4, r5, r6, r7}
 80022bc:	46bb      	mov	fp, r7
 80022be:	46b2      	mov	sl, r6
 80022c0:	46a9      	mov	r9, r5
 80022c2:	46a0      	mov	r8, r4
 80022c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022c6:	2180      	movs	r1, #128	; 0x80
 80022c8:	2203      	movs	r2, #3
 80022ca:	0109      	lsls	r1, r1, #4
 80022cc:	002b      	movs	r3, r5
 80022ce:	468c      	mov	ip, r1
 80022d0:	4316      	orrs	r6, r2
 80022d2:	4642      	mov	r2, r8
 80022d4:	4463      	add	r3, ip
 80022d6:	407a      	eors	r2, r7
 80022d8:	b2d2      	uxtb	r2, r2
 80022da:	9302      	str	r3, [sp, #8]
 80022dc:	2e0a      	cmp	r6, #10
 80022de:	dd00      	ble.n	80022e2 <__aeabi_dmul+0x11a>
 80022e0:	e228      	b.n	8002734 <__aeabi_dmul+0x56c>
 80022e2:	2103      	movs	r1, #3
 80022e4:	2501      	movs	r5, #1
 80022e6:	40b5      	lsls	r5, r6
 80022e8:	46ac      	mov	ip, r5
 80022ea:	26a6      	movs	r6, #166	; 0xa6
 80022ec:	4663      	mov	r3, ip
 80022ee:	00f6      	lsls	r6, r6, #3
 80022f0:	4035      	ands	r5, r6
 80022f2:	4233      	tst	r3, r6
 80022f4:	d10b      	bne.n	800230e <__aeabi_dmul+0x146>
 80022f6:	2690      	movs	r6, #144	; 0x90
 80022f8:	00b6      	lsls	r6, r6, #2
 80022fa:	4233      	tst	r3, r6
 80022fc:	d118      	bne.n	8002330 <__aeabi_dmul+0x168>
 80022fe:	3eb9      	subs	r6, #185	; 0xb9
 8002300:	3eff      	subs	r6, #255	; 0xff
 8002302:	421e      	tst	r6, r3
 8002304:	d01d      	beq.n	8002342 <__aeabi_dmul+0x17a>
 8002306:	46a3      	mov	fp, r4
 8002308:	4682      	mov	sl, r0
 800230a:	9100      	str	r1, [sp, #0]
 800230c:	e000      	b.n	8002310 <__aeabi_dmul+0x148>
 800230e:	0017      	movs	r7, r2
 8002310:	9900      	ldr	r1, [sp, #0]
 8002312:	003a      	movs	r2, r7
 8002314:	2902      	cmp	r1, #2
 8002316:	d010      	beq.n	800233a <__aeabi_dmul+0x172>
 8002318:	465c      	mov	r4, fp
 800231a:	4650      	mov	r0, sl
 800231c:	2903      	cmp	r1, #3
 800231e:	d1bf      	bne.n	80022a0 <__aeabi_dmul+0xd8>
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	031b      	lsls	r3, r3, #12
 8002324:	431c      	orrs	r4, r3
 8002326:	0324      	lsls	r4, r4, #12
 8002328:	0005      	movs	r5, r0
 800232a:	4b7f      	ldr	r3, [pc, #508]	; (8002528 <__aeabi_dmul+0x360>)
 800232c:	0b24      	lsrs	r4, r4, #12
 800232e:	e7bd      	b.n	80022ac <__aeabi_dmul+0xe4>
 8002330:	2480      	movs	r4, #128	; 0x80
 8002332:	2200      	movs	r2, #0
 8002334:	4b7c      	ldr	r3, [pc, #496]	; (8002528 <__aeabi_dmul+0x360>)
 8002336:	0324      	lsls	r4, r4, #12
 8002338:	e7b8      	b.n	80022ac <__aeabi_dmul+0xe4>
 800233a:	2400      	movs	r4, #0
 800233c:	2500      	movs	r5, #0
 800233e:	4b7a      	ldr	r3, [pc, #488]	; (8002528 <__aeabi_dmul+0x360>)
 8002340:	e7b4      	b.n	80022ac <__aeabi_dmul+0xe4>
 8002342:	4653      	mov	r3, sl
 8002344:	041e      	lsls	r6, r3, #16
 8002346:	0c36      	lsrs	r6, r6, #16
 8002348:	0c1f      	lsrs	r7, r3, #16
 800234a:	0033      	movs	r3, r6
 800234c:	0c01      	lsrs	r1, r0, #16
 800234e:	0400      	lsls	r0, r0, #16
 8002350:	0c00      	lsrs	r0, r0, #16
 8002352:	4343      	muls	r3, r0
 8002354:	4698      	mov	r8, r3
 8002356:	0003      	movs	r3, r0
 8002358:	437b      	muls	r3, r7
 800235a:	4699      	mov	r9, r3
 800235c:	0033      	movs	r3, r6
 800235e:	434b      	muls	r3, r1
 8002360:	469c      	mov	ip, r3
 8002362:	4643      	mov	r3, r8
 8002364:	000d      	movs	r5, r1
 8002366:	0c1b      	lsrs	r3, r3, #16
 8002368:	469a      	mov	sl, r3
 800236a:	437d      	muls	r5, r7
 800236c:	44cc      	add	ip, r9
 800236e:	44d4      	add	ip, sl
 8002370:	9500      	str	r5, [sp, #0]
 8002372:	45e1      	cmp	r9, ip
 8002374:	d904      	bls.n	8002380 <__aeabi_dmul+0x1b8>
 8002376:	2380      	movs	r3, #128	; 0x80
 8002378:	025b      	lsls	r3, r3, #9
 800237a:	4699      	mov	r9, r3
 800237c:	444d      	add	r5, r9
 800237e:	9500      	str	r5, [sp, #0]
 8002380:	4663      	mov	r3, ip
 8002382:	0c1b      	lsrs	r3, r3, #16
 8002384:	001d      	movs	r5, r3
 8002386:	4663      	mov	r3, ip
 8002388:	041b      	lsls	r3, r3, #16
 800238a:	469c      	mov	ip, r3
 800238c:	4643      	mov	r3, r8
 800238e:	041b      	lsls	r3, r3, #16
 8002390:	0c1b      	lsrs	r3, r3, #16
 8002392:	4698      	mov	r8, r3
 8002394:	4663      	mov	r3, ip
 8002396:	4443      	add	r3, r8
 8002398:	9303      	str	r3, [sp, #12]
 800239a:	0c23      	lsrs	r3, r4, #16
 800239c:	4698      	mov	r8, r3
 800239e:	0033      	movs	r3, r6
 80023a0:	0424      	lsls	r4, r4, #16
 80023a2:	0c24      	lsrs	r4, r4, #16
 80023a4:	4363      	muls	r3, r4
 80023a6:	469c      	mov	ip, r3
 80023a8:	0023      	movs	r3, r4
 80023aa:	437b      	muls	r3, r7
 80023ac:	4699      	mov	r9, r3
 80023ae:	4643      	mov	r3, r8
 80023b0:	435e      	muls	r6, r3
 80023b2:	435f      	muls	r7, r3
 80023b4:	444e      	add	r6, r9
 80023b6:	4663      	mov	r3, ip
 80023b8:	46b2      	mov	sl, r6
 80023ba:	0c1e      	lsrs	r6, r3, #16
 80023bc:	4456      	add	r6, sl
 80023be:	45b1      	cmp	r9, r6
 80023c0:	d903      	bls.n	80023ca <__aeabi_dmul+0x202>
 80023c2:	2380      	movs	r3, #128	; 0x80
 80023c4:	025b      	lsls	r3, r3, #9
 80023c6:	4699      	mov	r9, r3
 80023c8:	444f      	add	r7, r9
 80023ca:	0c33      	lsrs	r3, r6, #16
 80023cc:	4699      	mov	r9, r3
 80023ce:	003b      	movs	r3, r7
 80023d0:	444b      	add	r3, r9
 80023d2:	9305      	str	r3, [sp, #20]
 80023d4:	4663      	mov	r3, ip
 80023d6:	46ac      	mov	ip, r5
 80023d8:	041f      	lsls	r7, r3, #16
 80023da:	0c3f      	lsrs	r7, r7, #16
 80023dc:	0436      	lsls	r6, r6, #16
 80023de:	19f6      	adds	r6, r6, r7
 80023e0:	44b4      	add	ip, r6
 80023e2:	4663      	mov	r3, ip
 80023e4:	9304      	str	r3, [sp, #16]
 80023e6:	465b      	mov	r3, fp
 80023e8:	0c1b      	lsrs	r3, r3, #16
 80023ea:	469c      	mov	ip, r3
 80023ec:	465b      	mov	r3, fp
 80023ee:	041f      	lsls	r7, r3, #16
 80023f0:	0c3f      	lsrs	r7, r7, #16
 80023f2:	003b      	movs	r3, r7
 80023f4:	4343      	muls	r3, r0
 80023f6:	4699      	mov	r9, r3
 80023f8:	4663      	mov	r3, ip
 80023fa:	4343      	muls	r3, r0
 80023fc:	469a      	mov	sl, r3
 80023fe:	464b      	mov	r3, r9
 8002400:	4660      	mov	r0, ip
 8002402:	0c1b      	lsrs	r3, r3, #16
 8002404:	469b      	mov	fp, r3
 8002406:	4348      	muls	r0, r1
 8002408:	4379      	muls	r1, r7
 800240a:	4451      	add	r1, sl
 800240c:	4459      	add	r1, fp
 800240e:	458a      	cmp	sl, r1
 8002410:	d903      	bls.n	800241a <__aeabi_dmul+0x252>
 8002412:	2380      	movs	r3, #128	; 0x80
 8002414:	025b      	lsls	r3, r3, #9
 8002416:	469a      	mov	sl, r3
 8002418:	4450      	add	r0, sl
 800241a:	0c0b      	lsrs	r3, r1, #16
 800241c:	469a      	mov	sl, r3
 800241e:	464b      	mov	r3, r9
 8002420:	041b      	lsls	r3, r3, #16
 8002422:	0c1b      	lsrs	r3, r3, #16
 8002424:	4699      	mov	r9, r3
 8002426:	003b      	movs	r3, r7
 8002428:	4363      	muls	r3, r4
 800242a:	0409      	lsls	r1, r1, #16
 800242c:	4645      	mov	r5, r8
 800242e:	4449      	add	r1, r9
 8002430:	4699      	mov	r9, r3
 8002432:	4663      	mov	r3, ip
 8002434:	435c      	muls	r4, r3
 8002436:	436b      	muls	r3, r5
 8002438:	469c      	mov	ip, r3
 800243a:	464b      	mov	r3, r9
 800243c:	0c1b      	lsrs	r3, r3, #16
 800243e:	4698      	mov	r8, r3
 8002440:	436f      	muls	r7, r5
 8002442:	193f      	adds	r7, r7, r4
 8002444:	4447      	add	r7, r8
 8002446:	4450      	add	r0, sl
 8002448:	42bc      	cmp	r4, r7
 800244a:	d903      	bls.n	8002454 <__aeabi_dmul+0x28c>
 800244c:	2380      	movs	r3, #128	; 0x80
 800244e:	025b      	lsls	r3, r3, #9
 8002450:	4698      	mov	r8, r3
 8002452:	44c4      	add	ip, r8
 8002454:	9b04      	ldr	r3, [sp, #16]
 8002456:	9d00      	ldr	r5, [sp, #0]
 8002458:	4698      	mov	r8, r3
 800245a:	4445      	add	r5, r8
 800245c:	42b5      	cmp	r5, r6
 800245e:	41b6      	sbcs	r6, r6
 8002460:	4273      	negs	r3, r6
 8002462:	4698      	mov	r8, r3
 8002464:	464b      	mov	r3, r9
 8002466:	041e      	lsls	r6, r3, #16
 8002468:	9b05      	ldr	r3, [sp, #20]
 800246a:	043c      	lsls	r4, r7, #16
 800246c:	4699      	mov	r9, r3
 800246e:	0c36      	lsrs	r6, r6, #16
 8002470:	19a4      	adds	r4, r4, r6
 8002472:	444c      	add	r4, r9
 8002474:	46a1      	mov	r9, r4
 8002476:	4683      	mov	fp, r0
 8002478:	186e      	adds	r6, r5, r1
 800247a:	44c1      	add	r9, r8
 800247c:	428e      	cmp	r6, r1
 800247e:	4189      	sbcs	r1, r1
 8002480:	44cb      	add	fp, r9
 8002482:	465d      	mov	r5, fp
 8002484:	4249      	negs	r1, r1
 8002486:	186d      	adds	r5, r5, r1
 8002488:	429c      	cmp	r4, r3
 800248a:	41a4      	sbcs	r4, r4
 800248c:	45c1      	cmp	r9, r8
 800248e:	419b      	sbcs	r3, r3
 8002490:	4583      	cmp	fp, r0
 8002492:	4180      	sbcs	r0, r0
 8002494:	428d      	cmp	r5, r1
 8002496:	4189      	sbcs	r1, r1
 8002498:	425b      	negs	r3, r3
 800249a:	4264      	negs	r4, r4
 800249c:	431c      	orrs	r4, r3
 800249e:	4240      	negs	r0, r0
 80024a0:	9b03      	ldr	r3, [sp, #12]
 80024a2:	4249      	negs	r1, r1
 80024a4:	4301      	orrs	r1, r0
 80024a6:	0270      	lsls	r0, r6, #9
 80024a8:	0c3f      	lsrs	r7, r7, #16
 80024aa:	4318      	orrs	r0, r3
 80024ac:	19e4      	adds	r4, r4, r7
 80024ae:	1e47      	subs	r7, r0, #1
 80024b0:	41b8      	sbcs	r0, r7
 80024b2:	1864      	adds	r4, r4, r1
 80024b4:	4464      	add	r4, ip
 80024b6:	0df6      	lsrs	r6, r6, #23
 80024b8:	0261      	lsls	r1, r4, #9
 80024ba:	4330      	orrs	r0, r6
 80024bc:	0dec      	lsrs	r4, r5, #23
 80024be:	026e      	lsls	r6, r5, #9
 80024c0:	430c      	orrs	r4, r1
 80024c2:	4330      	orrs	r0, r6
 80024c4:	01c9      	lsls	r1, r1, #7
 80024c6:	d400      	bmi.n	80024ca <__aeabi_dmul+0x302>
 80024c8:	e0f1      	b.n	80026ae <__aeabi_dmul+0x4e6>
 80024ca:	2101      	movs	r1, #1
 80024cc:	0843      	lsrs	r3, r0, #1
 80024ce:	4001      	ands	r1, r0
 80024d0:	430b      	orrs	r3, r1
 80024d2:	07e0      	lsls	r0, r4, #31
 80024d4:	4318      	orrs	r0, r3
 80024d6:	0864      	lsrs	r4, r4, #1
 80024d8:	4915      	ldr	r1, [pc, #84]	; (8002530 <__aeabi_dmul+0x368>)
 80024da:	9b02      	ldr	r3, [sp, #8]
 80024dc:	468c      	mov	ip, r1
 80024de:	4463      	add	r3, ip
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	dc00      	bgt.n	80024e6 <__aeabi_dmul+0x31e>
 80024e4:	e097      	b.n	8002616 <__aeabi_dmul+0x44e>
 80024e6:	0741      	lsls	r1, r0, #29
 80024e8:	d009      	beq.n	80024fe <__aeabi_dmul+0x336>
 80024ea:	210f      	movs	r1, #15
 80024ec:	4001      	ands	r1, r0
 80024ee:	2904      	cmp	r1, #4
 80024f0:	d005      	beq.n	80024fe <__aeabi_dmul+0x336>
 80024f2:	1d01      	adds	r1, r0, #4
 80024f4:	4281      	cmp	r1, r0
 80024f6:	4180      	sbcs	r0, r0
 80024f8:	4240      	negs	r0, r0
 80024fa:	1824      	adds	r4, r4, r0
 80024fc:	0008      	movs	r0, r1
 80024fe:	01e1      	lsls	r1, r4, #7
 8002500:	d506      	bpl.n	8002510 <__aeabi_dmul+0x348>
 8002502:	2180      	movs	r1, #128	; 0x80
 8002504:	00c9      	lsls	r1, r1, #3
 8002506:	468c      	mov	ip, r1
 8002508:	4b0a      	ldr	r3, [pc, #40]	; (8002534 <__aeabi_dmul+0x36c>)
 800250a:	401c      	ands	r4, r3
 800250c:	9b02      	ldr	r3, [sp, #8]
 800250e:	4463      	add	r3, ip
 8002510:	4909      	ldr	r1, [pc, #36]	; (8002538 <__aeabi_dmul+0x370>)
 8002512:	428b      	cmp	r3, r1
 8002514:	dd00      	ble.n	8002518 <__aeabi_dmul+0x350>
 8002516:	e710      	b.n	800233a <__aeabi_dmul+0x172>
 8002518:	0761      	lsls	r1, r4, #29
 800251a:	08c5      	lsrs	r5, r0, #3
 800251c:	0264      	lsls	r4, r4, #9
 800251e:	055b      	lsls	r3, r3, #21
 8002520:	430d      	orrs	r5, r1
 8002522:	0b24      	lsrs	r4, r4, #12
 8002524:	0d5b      	lsrs	r3, r3, #21
 8002526:	e6c1      	b.n	80022ac <__aeabi_dmul+0xe4>
 8002528:	000007ff 	.word	0x000007ff
 800252c:	fffffc01 	.word	0xfffffc01
 8002530:	000003ff 	.word	0x000003ff
 8002534:	feffffff 	.word	0xfeffffff
 8002538:	000007fe 	.word	0x000007fe
 800253c:	464b      	mov	r3, r9
 800253e:	4323      	orrs	r3, r4
 8002540:	d059      	beq.n	80025f6 <__aeabi_dmul+0x42e>
 8002542:	2c00      	cmp	r4, #0
 8002544:	d100      	bne.n	8002548 <__aeabi_dmul+0x380>
 8002546:	e0a3      	b.n	8002690 <__aeabi_dmul+0x4c8>
 8002548:	0020      	movs	r0, r4
 800254a:	f000 fdf9 	bl	8003140 <__clzsi2>
 800254e:	0001      	movs	r1, r0
 8002550:	0003      	movs	r3, r0
 8002552:	390b      	subs	r1, #11
 8002554:	221d      	movs	r2, #29
 8002556:	1a52      	subs	r2, r2, r1
 8002558:	4649      	mov	r1, r9
 800255a:	0018      	movs	r0, r3
 800255c:	40d1      	lsrs	r1, r2
 800255e:	464a      	mov	r2, r9
 8002560:	3808      	subs	r0, #8
 8002562:	4082      	lsls	r2, r0
 8002564:	4084      	lsls	r4, r0
 8002566:	0010      	movs	r0, r2
 8002568:	430c      	orrs	r4, r1
 800256a:	4a74      	ldr	r2, [pc, #464]	; (800273c <__aeabi_dmul+0x574>)
 800256c:	1aeb      	subs	r3, r5, r3
 800256e:	4694      	mov	ip, r2
 8002570:	4642      	mov	r2, r8
 8002572:	4463      	add	r3, ip
 8002574:	9301      	str	r3, [sp, #4]
 8002576:	9b01      	ldr	r3, [sp, #4]
 8002578:	407a      	eors	r2, r7
 800257a:	3301      	adds	r3, #1
 800257c:	2100      	movs	r1, #0
 800257e:	b2d2      	uxtb	r2, r2
 8002580:	9302      	str	r3, [sp, #8]
 8002582:	2e0a      	cmp	r6, #10
 8002584:	dd00      	ble.n	8002588 <__aeabi_dmul+0x3c0>
 8002586:	e667      	b.n	8002258 <__aeabi_dmul+0x90>
 8002588:	e683      	b.n	8002292 <__aeabi_dmul+0xca>
 800258a:	465b      	mov	r3, fp
 800258c:	4303      	orrs	r3, r0
 800258e:	469a      	mov	sl, r3
 8002590:	d02a      	beq.n	80025e8 <__aeabi_dmul+0x420>
 8002592:	465b      	mov	r3, fp
 8002594:	2b00      	cmp	r3, #0
 8002596:	d06d      	beq.n	8002674 <__aeabi_dmul+0x4ac>
 8002598:	4658      	mov	r0, fp
 800259a:	f000 fdd1 	bl	8003140 <__clzsi2>
 800259e:	0001      	movs	r1, r0
 80025a0:	0003      	movs	r3, r0
 80025a2:	390b      	subs	r1, #11
 80025a4:	221d      	movs	r2, #29
 80025a6:	1a52      	subs	r2, r2, r1
 80025a8:	0021      	movs	r1, r4
 80025aa:	0018      	movs	r0, r3
 80025ac:	465d      	mov	r5, fp
 80025ae:	40d1      	lsrs	r1, r2
 80025b0:	3808      	subs	r0, #8
 80025b2:	4085      	lsls	r5, r0
 80025b4:	000a      	movs	r2, r1
 80025b6:	4084      	lsls	r4, r0
 80025b8:	432a      	orrs	r2, r5
 80025ba:	4693      	mov	fp, r2
 80025bc:	46a2      	mov	sl, r4
 80025be:	4d5f      	ldr	r5, [pc, #380]	; (800273c <__aeabi_dmul+0x574>)
 80025c0:	2600      	movs	r6, #0
 80025c2:	1aed      	subs	r5, r5, r3
 80025c4:	2300      	movs	r3, #0
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	e625      	b.n	8002216 <__aeabi_dmul+0x4e>
 80025ca:	465b      	mov	r3, fp
 80025cc:	4303      	orrs	r3, r0
 80025ce:	469a      	mov	sl, r3
 80025d0:	d105      	bne.n	80025de <__aeabi_dmul+0x416>
 80025d2:	2300      	movs	r3, #0
 80025d4:	469b      	mov	fp, r3
 80025d6:	3302      	adds	r3, #2
 80025d8:	2608      	movs	r6, #8
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	e61b      	b.n	8002216 <__aeabi_dmul+0x4e>
 80025de:	2303      	movs	r3, #3
 80025e0:	4682      	mov	sl, r0
 80025e2:	260c      	movs	r6, #12
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	e616      	b.n	8002216 <__aeabi_dmul+0x4e>
 80025e8:	2300      	movs	r3, #0
 80025ea:	469b      	mov	fp, r3
 80025ec:	3301      	adds	r3, #1
 80025ee:	2604      	movs	r6, #4
 80025f0:	2500      	movs	r5, #0
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	e60f      	b.n	8002216 <__aeabi_dmul+0x4e>
 80025f6:	4642      	mov	r2, r8
 80025f8:	3301      	adds	r3, #1
 80025fa:	9501      	str	r5, [sp, #4]
 80025fc:	431e      	orrs	r6, r3
 80025fe:	9b01      	ldr	r3, [sp, #4]
 8002600:	407a      	eors	r2, r7
 8002602:	3301      	adds	r3, #1
 8002604:	2400      	movs	r4, #0
 8002606:	2000      	movs	r0, #0
 8002608:	2101      	movs	r1, #1
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	9302      	str	r3, [sp, #8]
 800260e:	2e0a      	cmp	r6, #10
 8002610:	dd00      	ble.n	8002614 <__aeabi_dmul+0x44c>
 8002612:	e621      	b.n	8002258 <__aeabi_dmul+0x90>
 8002614:	e63d      	b.n	8002292 <__aeabi_dmul+0xca>
 8002616:	2101      	movs	r1, #1
 8002618:	1ac9      	subs	r1, r1, r3
 800261a:	2938      	cmp	r1, #56	; 0x38
 800261c:	dd00      	ble.n	8002620 <__aeabi_dmul+0x458>
 800261e:	e642      	b.n	80022a6 <__aeabi_dmul+0xde>
 8002620:	291f      	cmp	r1, #31
 8002622:	dd47      	ble.n	80026b4 <__aeabi_dmul+0x4ec>
 8002624:	261f      	movs	r6, #31
 8002626:	0025      	movs	r5, r4
 8002628:	4276      	negs	r6, r6
 800262a:	1af3      	subs	r3, r6, r3
 800262c:	40dd      	lsrs	r5, r3
 800262e:	002b      	movs	r3, r5
 8002630:	2920      	cmp	r1, #32
 8002632:	d005      	beq.n	8002640 <__aeabi_dmul+0x478>
 8002634:	4942      	ldr	r1, [pc, #264]	; (8002740 <__aeabi_dmul+0x578>)
 8002636:	9d02      	ldr	r5, [sp, #8]
 8002638:	468c      	mov	ip, r1
 800263a:	4465      	add	r5, ip
 800263c:	40ac      	lsls	r4, r5
 800263e:	4320      	orrs	r0, r4
 8002640:	1e41      	subs	r1, r0, #1
 8002642:	4188      	sbcs	r0, r1
 8002644:	4318      	orrs	r0, r3
 8002646:	2307      	movs	r3, #7
 8002648:	001d      	movs	r5, r3
 800264a:	2400      	movs	r4, #0
 800264c:	4005      	ands	r5, r0
 800264e:	4203      	tst	r3, r0
 8002650:	d04a      	beq.n	80026e8 <__aeabi_dmul+0x520>
 8002652:	230f      	movs	r3, #15
 8002654:	2400      	movs	r4, #0
 8002656:	4003      	ands	r3, r0
 8002658:	2b04      	cmp	r3, #4
 800265a:	d042      	beq.n	80026e2 <__aeabi_dmul+0x51a>
 800265c:	1d03      	adds	r3, r0, #4
 800265e:	4283      	cmp	r3, r0
 8002660:	4180      	sbcs	r0, r0
 8002662:	4240      	negs	r0, r0
 8002664:	1824      	adds	r4, r4, r0
 8002666:	0018      	movs	r0, r3
 8002668:	0223      	lsls	r3, r4, #8
 800266a:	d53a      	bpl.n	80026e2 <__aeabi_dmul+0x51a>
 800266c:	2301      	movs	r3, #1
 800266e:	2400      	movs	r4, #0
 8002670:	2500      	movs	r5, #0
 8002672:	e61b      	b.n	80022ac <__aeabi_dmul+0xe4>
 8002674:	f000 fd64 	bl	8003140 <__clzsi2>
 8002678:	0001      	movs	r1, r0
 800267a:	0003      	movs	r3, r0
 800267c:	3115      	adds	r1, #21
 800267e:	3320      	adds	r3, #32
 8002680:	291c      	cmp	r1, #28
 8002682:	dd8f      	ble.n	80025a4 <__aeabi_dmul+0x3dc>
 8002684:	3808      	subs	r0, #8
 8002686:	2200      	movs	r2, #0
 8002688:	4084      	lsls	r4, r0
 800268a:	4692      	mov	sl, r2
 800268c:	46a3      	mov	fp, r4
 800268e:	e796      	b.n	80025be <__aeabi_dmul+0x3f6>
 8002690:	f000 fd56 	bl	8003140 <__clzsi2>
 8002694:	0001      	movs	r1, r0
 8002696:	0003      	movs	r3, r0
 8002698:	3115      	adds	r1, #21
 800269a:	3320      	adds	r3, #32
 800269c:	291c      	cmp	r1, #28
 800269e:	dc00      	bgt.n	80026a2 <__aeabi_dmul+0x4da>
 80026a0:	e758      	b.n	8002554 <__aeabi_dmul+0x38c>
 80026a2:	0002      	movs	r2, r0
 80026a4:	464c      	mov	r4, r9
 80026a6:	3a08      	subs	r2, #8
 80026a8:	2000      	movs	r0, #0
 80026aa:	4094      	lsls	r4, r2
 80026ac:	e75d      	b.n	800256a <__aeabi_dmul+0x3a2>
 80026ae:	9b01      	ldr	r3, [sp, #4]
 80026b0:	9302      	str	r3, [sp, #8]
 80026b2:	e711      	b.n	80024d8 <__aeabi_dmul+0x310>
 80026b4:	4b23      	ldr	r3, [pc, #140]	; (8002744 <__aeabi_dmul+0x57c>)
 80026b6:	0026      	movs	r6, r4
 80026b8:	469c      	mov	ip, r3
 80026ba:	0003      	movs	r3, r0
 80026bc:	9d02      	ldr	r5, [sp, #8]
 80026be:	40cb      	lsrs	r3, r1
 80026c0:	4465      	add	r5, ip
 80026c2:	40ae      	lsls	r6, r5
 80026c4:	431e      	orrs	r6, r3
 80026c6:	0003      	movs	r3, r0
 80026c8:	40ab      	lsls	r3, r5
 80026ca:	1e58      	subs	r0, r3, #1
 80026cc:	4183      	sbcs	r3, r0
 80026ce:	0030      	movs	r0, r6
 80026d0:	4318      	orrs	r0, r3
 80026d2:	40cc      	lsrs	r4, r1
 80026d4:	0743      	lsls	r3, r0, #29
 80026d6:	d0c7      	beq.n	8002668 <__aeabi_dmul+0x4a0>
 80026d8:	230f      	movs	r3, #15
 80026da:	4003      	ands	r3, r0
 80026dc:	2b04      	cmp	r3, #4
 80026de:	d1bd      	bne.n	800265c <__aeabi_dmul+0x494>
 80026e0:	e7c2      	b.n	8002668 <__aeabi_dmul+0x4a0>
 80026e2:	0765      	lsls	r5, r4, #29
 80026e4:	0264      	lsls	r4, r4, #9
 80026e6:	0b24      	lsrs	r4, r4, #12
 80026e8:	08c0      	lsrs	r0, r0, #3
 80026ea:	2300      	movs	r3, #0
 80026ec:	4305      	orrs	r5, r0
 80026ee:	e5dd      	b.n	80022ac <__aeabi_dmul+0xe4>
 80026f0:	2500      	movs	r5, #0
 80026f2:	2302      	movs	r3, #2
 80026f4:	2e0f      	cmp	r6, #15
 80026f6:	d10c      	bne.n	8002712 <__aeabi_dmul+0x54a>
 80026f8:	2480      	movs	r4, #128	; 0x80
 80026fa:	465b      	mov	r3, fp
 80026fc:	0324      	lsls	r4, r4, #12
 80026fe:	4223      	tst	r3, r4
 8002700:	d00e      	beq.n	8002720 <__aeabi_dmul+0x558>
 8002702:	4221      	tst	r1, r4
 8002704:	d10c      	bne.n	8002720 <__aeabi_dmul+0x558>
 8002706:	430c      	orrs	r4, r1
 8002708:	0324      	lsls	r4, r4, #12
 800270a:	003a      	movs	r2, r7
 800270c:	4b0e      	ldr	r3, [pc, #56]	; (8002748 <__aeabi_dmul+0x580>)
 800270e:	0b24      	lsrs	r4, r4, #12
 8002710:	e5cc      	b.n	80022ac <__aeabi_dmul+0xe4>
 8002712:	2e0b      	cmp	r6, #11
 8002714:	d000      	beq.n	8002718 <__aeabi_dmul+0x550>
 8002716:	e5a2      	b.n	800225e <__aeabi_dmul+0x96>
 8002718:	468b      	mov	fp, r1
 800271a:	46aa      	mov	sl, r5
 800271c:	9300      	str	r3, [sp, #0]
 800271e:	e5f7      	b.n	8002310 <__aeabi_dmul+0x148>
 8002720:	2480      	movs	r4, #128	; 0x80
 8002722:	465b      	mov	r3, fp
 8002724:	0324      	lsls	r4, r4, #12
 8002726:	431c      	orrs	r4, r3
 8002728:	0324      	lsls	r4, r4, #12
 800272a:	4642      	mov	r2, r8
 800272c:	4655      	mov	r5, sl
 800272e:	4b06      	ldr	r3, [pc, #24]	; (8002748 <__aeabi_dmul+0x580>)
 8002730:	0b24      	lsrs	r4, r4, #12
 8002732:	e5bb      	b.n	80022ac <__aeabi_dmul+0xe4>
 8002734:	464d      	mov	r5, r9
 8002736:	0021      	movs	r1, r4
 8002738:	2303      	movs	r3, #3
 800273a:	e7db      	b.n	80026f4 <__aeabi_dmul+0x52c>
 800273c:	fffffc0d 	.word	0xfffffc0d
 8002740:	0000043e 	.word	0x0000043e
 8002744:	0000041e 	.word	0x0000041e
 8002748:	000007ff 	.word	0x000007ff

0800274c <__aeabi_dsub>:
 800274c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800274e:	4657      	mov	r7, sl
 8002750:	464e      	mov	r6, r9
 8002752:	4645      	mov	r5, r8
 8002754:	46de      	mov	lr, fp
 8002756:	b5e0      	push	{r5, r6, r7, lr}
 8002758:	000d      	movs	r5, r1
 800275a:	0004      	movs	r4, r0
 800275c:	0019      	movs	r1, r3
 800275e:	0010      	movs	r0, r2
 8002760:	032b      	lsls	r3, r5, #12
 8002762:	0a5b      	lsrs	r3, r3, #9
 8002764:	0f62      	lsrs	r2, r4, #29
 8002766:	431a      	orrs	r2, r3
 8002768:	00e3      	lsls	r3, r4, #3
 800276a:	030c      	lsls	r4, r1, #12
 800276c:	0a64      	lsrs	r4, r4, #9
 800276e:	0f47      	lsrs	r7, r0, #29
 8002770:	4327      	orrs	r7, r4
 8002772:	4cd0      	ldr	r4, [pc, #832]	; (8002ab4 <__aeabi_dsub+0x368>)
 8002774:	006e      	lsls	r6, r5, #1
 8002776:	4691      	mov	r9, r2
 8002778:	b083      	sub	sp, #12
 800277a:	004a      	lsls	r2, r1, #1
 800277c:	00c0      	lsls	r0, r0, #3
 800277e:	4698      	mov	r8, r3
 8002780:	46a2      	mov	sl, r4
 8002782:	0d76      	lsrs	r6, r6, #21
 8002784:	0fed      	lsrs	r5, r5, #31
 8002786:	0d52      	lsrs	r2, r2, #21
 8002788:	0fc9      	lsrs	r1, r1, #31
 800278a:	9001      	str	r0, [sp, #4]
 800278c:	42a2      	cmp	r2, r4
 800278e:	d100      	bne.n	8002792 <__aeabi_dsub+0x46>
 8002790:	e0b9      	b.n	8002906 <__aeabi_dsub+0x1ba>
 8002792:	2401      	movs	r4, #1
 8002794:	4061      	eors	r1, r4
 8002796:	468b      	mov	fp, r1
 8002798:	428d      	cmp	r5, r1
 800279a:	d100      	bne.n	800279e <__aeabi_dsub+0x52>
 800279c:	e08d      	b.n	80028ba <__aeabi_dsub+0x16e>
 800279e:	1ab4      	subs	r4, r6, r2
 80027a0:	46a4      	mov	ip, r4
 80027a2:	2c00      	cmp	r4, #0
 80027a4:	dc00      	bgt.n	80027a8 <__aeabi_dsub+0x5c>
 80027a6:	e0b7      	b.n	8002918 <__aeabi_dsub+0x1cc>
 80027a8:	2a00      	cmp	r2, #0
 80027aa:	d100      	bne.n	80027ae <__aeabi_dsub+0x62>
 80027ac:	e0cb      	b.n	8002946 <__aeabi_dsub+0x1fa>
 80027ae:	4ac1      	ldr	r2, [pc, #772]	; (8002ab4 <__aeabi_dsub+0x368>)
 80027b0:	4296      	cmp	r6, r2
 80027b2:	d100      	bne.n	80027b6 <__aeabi_dsub+0x6a>
 80027b4:	e186      	b.n	8002ac4 <__aeabi_dsub+0x378>
 80027b6:	2280      	movs	r2, #128	; 0x80
 80027b8:	0412      	lsls	r2, r2, #16
 80027ba:	4317      	orrs	r7, r2
 80027bc:	4662      	mov	r2, ip
 80027be:	2a38      	cmp	r2, #56	; 0x38
 80027c0:	dd00      	ble.n	80027c4 <__aeabi_dsub+0x78>
 80027c2:	e1a4      	b.n	8002b0e <__aeabi_dsub+0x3c2>
 80027c4:	2a1f      	cmp	r2, #31
 80027c6:	dd00      	ble.n	80027ca <__aeabi_dsub+0x7e>
 80027c8:	e21d      	b.n	8002c06 <__aeabi_dsub+0x4ba>
 80027ca:	4661      	mov	r1, ip
 80027cc:	2220      	movs	r2, #32
 80027ce:	003c      	movs	r4, r7
 80027d0:	1a52      	subs	r2, r2, r1
 80027d2:	0001      	movs	r1, r0
 80027d4:	4090      	lsls	r0, r2
 80027d6:	4094      	lsls	r4, r2
 80027d8:	1e42      	subs	r2, r0, #1
 80027da:	4190      	sbcs	r0, r2
 80027dc:	4662      	mov	r2, ip
 80027de:	46a0      	mov	r8, r4
 80027e0:	4664      	mov	r4, ip
 80027e2:	40d7      	lsrs	r7, r2
 80027e4:	464a      	mov	r2, r9
 80027e6:	40e1      	lsrs	r1, r4
 80027e8:	4644      	mov	r4, r8
 80027ea:	1bd2      	subs	r2, r2, r7
 80027ec:	4691      	mov	r9, r2
 80027ee:	430c      	orrs	r4, r1
 80027f0:	4304      	orrs	r4, r0
 80027f2:	1b1c      	subs	r4, r3, r4
 80027f4:	42a3      	cmp	r3, r4
 80027f6:	4192      	sbcs	r2, r2
 80027f8:	464b      	mov	r3, r9
 80027fa:	4252      	negs	r2, r2
 80027fc:	1a9b      	subs	r3, r3, r2
 80027fe:	469a      	mov	sl, r3
 8002800:	4653      	mov	r3, sl
 8002802:	021b      	lsls	r3, r3, #8
 8002804:	d400      	bmi.n	8002808 <__aeabi_dsub+0xbc>
 8002806:	e12b      	b.n	8002a60 <__aeabi_dsub+0x314>
 8002808:	4653      	mov	r3, sl
 800280a:	025a      	lsls	r2, r3, #9
 800280c:	0a53      	lsrs	r3, r2, #9
 800280e:	469a      	mov	sl, r3
 8002810:	4653      	mov	r3, sl
 8002812:	2b00      	cmp	r3, #0
 8002814:	d100      	bne.n	8002818 <__aeabi_dsub+0xcc>
 8002816:	e166      	b.n	8002ae6 <__aeabi_dsub+0x39a>
 8002818:	4650      	mov	r0, sl
 800281a:	f000 fc91 	bl	8003140 <__clzsi2>
 800281e:	0003      	movs	r3, r0
 8002820:	3b08      	subs	r3, #8
 8002822:	2220      	movs	r2, #32
 8002824:	0020      	movs	r0, r4
 8002826:	1ad2      	subs	r2, r2, r3
 8002828:	4651      	mov	r1, sl
 800282a:	40d0      	lsrs	r0, r2
 800282c:	4099      	lsls	r1, r3
 800282e:	0002      	movs	r2, r0
 8002830:	409c      	lsls	r4, r3
 8002832:	430a      	orrs	r2, r1
 8002834:	429e      	cmp	r6, r3
 8002836:	dd00      	ble.n	800283a <__aeabi_dsub+0xee>
 8002838:	e164      	b.n	8002b04 <__aeabi_dsub+0x3b8>
 800283a:	1b9b      	subs	r3, r3, r6
 800283c:	1c59      	adds	r1, r3, #1
 800283e:	291f      	cmp	r1, #31
 8002840:	dd00      	ble.n	8002844 <__aeabi_dsub+0xf8>
 8002842:	e0fe      	b.n	8002a42 <__aeabi_dsub+0x2f6>
 8002844:	2320      	movs	r3, #32
 8002846:	0010      	movs	r0, r2
 8002848:	0026      	movs	r6, r4
 800284a:	1a5b      	subs	r3, r3, r1
 800284c:	409c      	lsls	r4, r3
 800284e:	4098      	lsls	r0, r3
 8002850:	40ce      	lsrs	r6, r1
 8002852:	40ca      	lsrs	r2, r1
 8002854:	1e63      	subs	r3, r4, #1
 8002856:	419c      	sbcs	r4, r3
 8002858:	4330      	orrs	r0, r6
 800285a:	4692      	mov	sl, r2
 800285c:	2600      	movs	r6, #0
 800285e:	4304      	orrs	r4, r0
 8002860:	0763      	lsls	r3, r4, #29
 8002862:	d009      	beq.n	8002878 <__aeabi_dsub+0x12c>
 8002864:	230f      	movs	r3, #15
 8002866:	4023      	ands	r3, r4
 8002868:	2b04      	cmp	r3, #4
 800286a:	d005      	beq.n	8002878 <__aeabi_dsub+0x12c>
 800286c:	1d23      	adds	r3, r4, #4
 800286e:	42a3      	cmp	r3, r4
 8002870:	41a4      	sbcs	r4, r4
 8002872:	4264      	negs	r4, r4
 8002874:	44a2      	add	sl, r4
 8002876:	001c      	movs	r4, r3
 8002878:	4653      	mov	r3, sl
 800287a:	021b      	lsls	r3, r3, #8
 800287c:	d400      	bmi.n	8002880 <__aeabi_dsub+0x134>
 800287e:	e0f2      	b.n	8002a66 <__aeabi_dsub+0x31a>
 8002880:	4b8c      	ldr	r3, [pc, #560]	; (8002ab4 <__aeabi_dsub+0x368>)
 8002882:	3601      	adds	r6, #1
 8002884:	429e      	cmp	r6, r3
 8002886:	d100      	bne.n	800288a <__aeabi_dsub+0x13e>
 8002888:	e10f      	b.n	8002aaa <__aeabi_dsub+0x35e>
 800288a:	4653      	mov	r3, sl
 800288c:	498a      	ldr	r1, [pc, #552]	; (8002ab8 <__aeabi_dsub+0x36c>)
 800288e:	08e4      	lsrs	r4, r4, #3
 8002890:	400b      	ands	r3, r1
 8002892:	0019      	movs	r1, r3
 8002894:	075b      	lsls	r3, r3, #29
 8002896:	4323      	orrs	r3, r4
 8002898:	0572      	lsls	r2, r6, #21
 800289a:	024c      	lsls	r4, r1, #9
 800289c:	0b24      	lsrs	r4, r4, #12
 800289e:	0d52      	lsrs	r2, r2, #21
 80028a0:	0512      	lsls	r2, r2, #20
 80028a2:	4322      	orrs	r2, r4
 80028a4:	07ed      	lsls	r5, r5, #31
 80028a6:	432a      	orrs	r2, r5
 80028a8:	0018      	movs	r0, r3
 80028aa:	0011      	movs	r1, r2
 80028ac:	b003      	add	sp, #12
 80028ae:	bcf0      	pop	{r4, r5, r6, r7}
 80028b0:	46bb      	mov	fp, r7
 80028b2:	46b2      	mov	sl, r6
 80028b4:	46a9      	mov	r9, r5
 80028b6:	46a0      	mov	r8, r4
 80028b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028ba:	1ab4      	subs	r4, r6, r2
 80028bc:	46a4      	mov	ip, r4
 80028be:	2c00      	cmp	r4, #0
 80028c0:	dd59      	ble.n	8002976 <__aeabi_dsub+0x22a>
 80028c2:	2a00      	cmp	r2, #0
 80028c4:	d100      	bne.n	80028c8 <__aeabi_dsub+0x17c>
 80028c6:	e0b0      	b.n	8002a2a <__aeabi_dsub+0x2de>
 80028c8:	4556      	cmp	r6, sl
 80028ca:	d100      	bne.n	80028ce <__aeabi_dsub+0x182>
 80028cc:	e0fa      	b.n	8002ac4 <__aeabi_dsub+0x378>
 80028ce:	2280      	movs	r2, #128	; 0x80
 80028d0:	0412      	lsls	r2, r2, #16
 80028d2:	4317      	orrs	r7, r2
 80028d4:	4662      	mov	r2, ip
 80028d6:	2a38      	cmp	r2, #56	; 0x38
 80028d8:	dd00      	ble.n	80028dc <__aeabi_dsub+0x190>
 80028da:	e0d4      	b.n	8002a86 <__aeabi_dsub+0x33a>
 80028dc:	2a1f      	cmp	r2, #31
 80028de:	dc00      	bgt.n	80028e2 <__aeabi_dsub+0x196>
 80028e0:	e1c0      	b.n	8002c64 <__aeabi_dsub+0x518>
 80028e2:	0039      	movs	r1, r7
 80028e4:	3a20      	subs	r2, #32
 80028e6:	40d1      	lsrs	r1, r2
 80028e8:	4662      	mov	r2, ip
 80028ea:	2a20      	cmp	r2, #32
 80028ec:	d006      	beq.n	80028fc <__aeabi_dsub+0x1b0>
 80028ee:	4664      	mov	r4, ip
 80028f0:	2240      	movs	r2, #64	; 0x40
 80028f2:	1b12      	subs	r2, r2, r4
 80028f4:	003c      	movs	r4, r7
 80028f6:	4094      	lsls	r4, r2
 80028f8:	4304      	orrs	r4, r0
 80028fa:	9401      	str	r4, [sp, #4]
 80028fc:	9c01      	ldr	r4, [sp, #4]
 80028fe:	1e62      	subs	r2, r4, #1
 8002900:	4194      	sbcs	r4, r2
 8002902:	430c      	orrs	r4, r1
 8002904:	e0c3      	b.n	8002a8e <__aeabi_dsub+0x342>
 8002906:	003c      	movs	r4, r7
 8002908:	4304      	orrs	r4, r0
 800290a:	d02b      	beq.n	8002964 <__aeabi_dsub+0x218>
 800290c:	468b      	mov	fp, r1
 800290e:	428d      	cmp	r5, r1
 8002910:	d02e      	beq.n	8002970 <__aeabi_dsub+0x224>
 8002912:	4c6a      	ldr	r4, [pc, #424]	; (8002abc <__aeabi_dsub+0x370>)
 8002914:	46a4      	mov	ip, r4
 8002916:	44b4      	add	ip, r6
 8002918:	4664      	mov	r4, ip
 800291a:	2c00      	cmp	r4, #0
 800291c:	d05f      	beq.n	80029de <__aeabi_dsub+0x292>
 800291e:	1b94      	subs	r4, r2, r6
 8002920:	46a4      	mov	ip, r4
 8002922:	2e00      	cmp	r6, #0
 8002924:	d000      	beq.n	8002928 <__aeabi_dsub+0x1dc>
 8002926:	e120      	b.n	8002b6a <__aeabi_dsub+0x41e>
 8002928:	464c      	mov	r4, r9
 800292a:	431c      	orrs	r4, r3
 800292c:	d100      	bne.n	8002930 <__aeabi_dsub+0x1e4>
 800292e:	e1c7      	b.n	8002cc0 <__aeabi_dsub+0x574>
 8002930:	4661      	mov	r1, ip
 8002932:	1e4c      	subs	r4, r1, #1
 8002934:	2901      	cmp	r1, #1
 8002936:	d100      	bne.n	800293a <__aeabi_dsub+0x1ee>
 8002938:	e223      	b.n	8002d82 <__aeabi_dsub+0x636>
 800293a:	4d5e      	ldr	r5, [pc, #376]	; (8002ab4 <__aeabi_dsub+0x368>)
 800293c:	45ac      	cmp	ip, r5
 800293e:	d100      	bne.n	8002942 <__aeabi_dsub+0x1f6>
 8002940:	e1d8      	b.n	8002cf4 <__aeabi_dsub+0x5a8>
 8002942:	46a4      	mov	ip, r4
 8002944:	e11a      	b.n	8002b7c <__aeabi_dsub+0x430>
 8002946:	003a      	movs	r2, r7
 8002948:	4302      	orrs	r2, r0
 800294a:	d100      	bne.n	800294e <__aeabi_dsub+0x202>
 800294c:	e0e4      	b.n	8002b18 <__aeabi_dsub+0x3cc>
 800294e:	0022      	movs	r2, r4
 8002950:	3a01      	subs	r2, #1
 8002952:	2c01      	cmp	r4, #1
 8002954:	d100      	bne.n	8002958 <__aeabi_dsub+0x20c>
 8002956:	e1c3      	b.n	8002ce0 <__aeabi_dsub+0x594>
 8002958:	4956      	ldr	r1, [pc, #344]	; (8002ab4 <__aeabi_dsub+0x368>)
 800295a:	428c      	cmp	r4, r1
 800295c:	d100      	bne.n	8002960 <__aeabi_dsub+0x214>
 800295e:	e0b1      	b.n	8002ac4 <__aeabi_dsub+0x378>
 8002960:	4694      	mov	ip, r2
 8002962:	e72b      	b.n	80027bc <__aeabi_dsub+0x70>
 8002964:	2401      	movs	r4, #1
 8002966:	4061      	eors	r1, r4
 8002968:	468b      	mov	fp, r1
 800296a:	428d      	cmp	r5, r1
 800296c:	d000      	beq.n	8002970 <__aeabi_dsub+0x224>
 800296e:	e716      	b.n	800279e <__aeabi_dsub+0x52>
 8002970:	4952      	ldr	r1, [pc, #328]	; (8002abc <__aeabi_dsub+0x370>)
 8002972:	468c      	mov	ip, r1
 8002974:	44b4      	add	ip, r6
 8002976:	4664      	mov	r4, ip
 8002978:	2c00      	cmp	r4, #0
 800297a:	d100      	bne.n	800297e <__aeabi_dsub+0x232>
 800297c:	e0d3      	b.n	8002b26 <__aeabi_dsub+0x3da>
 800297e:	1b91      	subs	r1, r2, r6
 8002980:	468c      	mov	ip, r1
 8002982:	2e00      	cmp	r6, #0
 8002984:	d100      	bne.n	8002988 <__aeabi_dsub+0x23c>
 8002986:	e15e      	b.n	8002c46 <__aeabi_dsub+0x4fa>
 8002988:	494a      	ldr	r1, [pc, #296]	; (8002ab4 <__aeabi_dsub+0x368>)
 800298a:	428a      	cmp	r2, r1
 800298c:	d100      	bne.n	8002990 <__aeabi_dsub+0x244>
 800298e:	e1be      	b.n	8002d0e <__aeabi_dsub+0x5c2>
 8002990:	2180      	movs	r1, #128	; 0x80
 8002992:	464c      	mov	r4, r9
 8002994:	0409      	lsls	r1, r1, #16
 8002996:	430c      	orrs	r4, r1
 8002998:	46a1      	mov	r9, r4
 800299a:	4661      	mov	r1, ip
 800299c:	2938      	cmp	r1, #56	; 0x38
 800299e:	dd00      	ble.n	80029a2 <__aeabi_dsub+0x256>
 80029a0:	e1ba      	b.n	8002d18 <__aeabi_dsub+0x5cc>
 80029a2:	291f      	cmp	r1, #31
 80029a4:	dd00      	ble.n	80029a8 <__aeabi_dsub+0x25c>
 80029a6:	e227      	b.n	8002df8 <__aeabi_dsub+0x6ac>
 80029a8:	2420      	movs	r4, #32
 80029aa:	1a64      	subs	r4, r4, r1
 80029ac:	4649      	mov	r1, r9
 80029ae:	40a1      	lsls	r1, r4
 80029b0:	001e      	movs	r6, r3
 80029b2:	4688      	mov	r8, r1
 80029b4:	4661      	mov	r1, ip
 80029b6:	40a3      	lsls	r3, r4
 80029b8:	40ce      	lsrs	r6, r1
 80029ba:	4641      	mov	r1, r8
 80029bc:	1e5c      	subs	r4, r3, #1
 80029be:	41a3      	sbcs	r3, r4
 80029c0:	4331      	orrs	r1, r6
 80029c2:	4319      	orrs	r1, r3
 80029c4:	000c      	movs	r4, r1
 80029c6:	4663      	mov	r3, ip
 80029c8:	4649      	mov	r1, r9
 80029ca:	40d9      	lsrs	r1, r3
 80029cc:	187f      	adds	r7, r7, r1
 80029ce:	1824      	adds	r4, r4, r0
 80029d0:	4284      	cmp	r4, r0
 80029d2:	419b      	sbcs	r3, r3
 80029d4:	425b      	negs	r3, r3
 80029d6:	469a      	mov	sl, r3
 80029d8:	0016      	movs	r6, r2
 80029da:	44ba      	add	sl, r7
 80029dc:	e05d      	b.n	8002a9a <__aeabi_dsub+0x34e>
 80029de:	4c38      	ldr	r4, [pc, #224]	; (8002ac0 <__aeabi_dsub+0x374>)
 80029e0:	1c72      	adds	r2, r6, #1
 80029e2:	4222      	tst	r2, r4
 80029e4:	d000      	beq.n	80029e8 <__aeabi_dsub+0x29c>
 80029e6:	e0df      	b.n	8002ba8 <__aeabi_dsub+0x45c>
 80029e8:	464a      	mov	r2, r9
 80029ea:	431a      	orrs	r2, r3
 80029ec:	2e00      	cmp	r6, #0
 80029ee:	d000      	beq.n	80029f2 <__aeabi_dsub+0x2a6>
 80029f0:	e15c      	b.n	8002cac <__aeabi_dsub+0x560>
 80029f2:	2a00      	cmp	r2, #0
 80029f4:	d100      	bne.n	80029f8 <__aeabi_dsub+0x2ac>
 80029f6:	e1cf      	b.n	8002d98 <__aeabi_dsub+0x64c>
 80029f8:	003a      	movs	r2, r7
 80029fa:	4302      	orrs	r2, r0
 80029fc:	d100      	bne.n	8002a00 <__aeabi_dsub+0x2b4>
 80029fe:	e17f      	b.n	8002d00 <__aeabi_dsub+0x5b4>
 8002a00:	1a1c      	subs	r4, r3, r0
 8002a02:	464a      	mov	r2, r9
 8002a04:	42a3      	cmp	r3, r4
 8002a06:	4189      	sbcs	r1, r1
 8002a08:	1bd2      	subs	r2, r2, r7
 8002a0a:	4249      	negs	r1, r1
 8002a0c:	1a52      	subs	r2, r2, r1
 8002a0e:	4692      	mov	sl, r2
 8002a10:	0212      	lsls	r2, r2, #8
 8002a12:	d400      	bmi.n	8002a16 <__aeabi_dsub+0x2ca>
 8002a14:	e20a      	b.n	8002e2c <__aeabi_dsub+0x6e0>
 8002a16:	1ac4      	subs	r4, r0, r3
 8002a18:	42a0      	cmp	r0, r4
 8002a1a:	4180      	sbcs	r0, r0
 8002a1c:	464b      	mov	r3, r9
 8002a1e:	4240      	negs	r0, r0
 8002a20:	1aff      	subs	r7, r7, r3
 8002a22:	1a3b      	subs	r3, r7, r0
 8002a24:	469a      	mov	sl, r3
 8002a26:	465d      	mov	r5, fp
 8002a28:	e71a      	b.n	8002860 <__aeabi_dsub+0x114>
 8002a2a:	003a      	movs	r2, r7
 8002a2c:	4302      	orrs	r2, r0
 8002a2e:	d073      	beq.n	8002b18 <__aeabi_dsub+0x3cc>
 8002a30:	0022      	movs	r2, r4
 8002a32:	3a01      	subs	r2, #1
 8002a34:	2c01      	cmp	r4, #1
 8002a36:	d100      	bne.n	8002a3a <__aeabi_dsub+0x2ee>
 8002a38:	e0cb      	b.n	8002bd2 <__aeabi_dsub+0x486>
 8002a3a:	4554      	cmp	r4, sl
 8002a3c:	d042      	beq.n	8002ac4 <__aeabi_dsub+0x378>
 8002a3e:	4694      	mov	ip, r2
 8002a40:	e748      	b.n	80028d4 <__aeabi_dsub+0x188>
 8002a42:	0010      	movs	r0, r2
 8002a44:	3b1f      	subs	r3, #31
 8002a46:	40d8      	lsrs	r0, r3
 8002a48:	2920      	cmp	r1, #32
 8002a4a:	d003      	beq.n	8002a54 <__aeabi_dsub+0x308>
 8002a4c:	2340      	movs	r3, #64	; 0x40
 8002a4e:	1a5b      	subs	r3, r3, r1
 8002a50:	409a      	lsls	r2, r3
 8002a52:	4314      	orrs	r4, r2
 8002a54:	1e63      	subs	r3, r4, #1
 8002a56:	419c      	sbcs	r4, r3
 8002a58:	2300      	movs	r3, #0
 8002a5a:	2600      	movs	r6, #0
 8002a5c:	469a      	mov	sl, r3
 8002a5e:	4304      	orrs	r4, r0
 8002a60:	0763      	lsls	r3, r4, #29
 8002a62:	d000      	beq.n	8002a66 <__aeabi_dsub+0x31a>
 8002a64:	e6fe      	b.n	8002864 <__aeabi_dsub+0x118>
 8002a66:	4652      	mov	r2, sl
 8002a68:	08e3      	lsrs	r3, r4, #3
 8002a6a:	0752      	lsls	r2, r2, #29
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	4652      	mov	r2, sl
 8002a70:	46b4      	mov	ip, r6
 8002a72:	08d2      	lsrs	r2, r2, #3
 8002a74:	490f      	ldr	r1, [pc, #60]	; (8002ab4 <__aeabi_dsub+0x368>)
 8002a76:	458c      	cmp	ip, r1
 8002a78:	d02a      	beq.n	8002ad0 <__aeabi_dsub+0x384>
 8002a7a:	0312      	lsls	r2, r2, #12
 8002a7c:	0b14      	lsrs	r4, r2, #12
 8002a7e:	4662      	mov	r2, ip
 8002a80:	0552      	lsls	r2, r2, #21
 8002a82:	0d52      	lsrs	r2, r2, #21
 8002a84:	e70c      	b.n	80028a0 <__aeabi_dsub+0x154>
 8002a86:	003c      	movs	r4, r7
 8002a88:	4304      	orrs	r4, r0
 8002a8a:	1e62      	subs	r2, r4, #1
 8002a8c:	4194      	sbcs	r4, r2
 8002a8e:	18e4      	adds	r4, r4, r3
 8002a90:	429c      	cmp	r4, r3
 8002a92:	4192      	sbcs	r2, r2
 8002a94:	4252      	negs	r2, r2
 8002a96:	444a      	add	r2, r9
 8002a98:	4692      	mov	sl, r2
 8002a9a:	4653      	mov	r3, sl
 8002a9c:	021b      	lsls	r3, r3, #8
 8002a9e:	d5df      	bpl.n	8002a60 <__aeabi_dsub+0x314>
 8002aa0:	4b04      	ldr	r3, [pc, #16]	; (8002ab4 <__aeabi_dsub+0x368>)
 8002aa2:	3601      	adds	r6, #1
 8002aa4:	429e      	cmp	r6, r3
 8002aa6:	d000      	beq.n	8002aaa <__aeabi_dsub+0x35e>
 8002aa8:	e0a0      	b.n	8002bec <__aeabi_dsub+0x4a0>
 8002aaa:	0032      	movs	r2, r6
 8002aac:	2400      	movs	r4, #0
 8002aae:	2300      	movs	r3, #0
 8002ab0:	e6f6      	b.n	80028a0 <__aeabi_dsub+0x154>
 8002ab2:	46c0      	nop			; (mov r8, r8)
 8002ab4:	000007ff 	.word	0x000007ff
 8002ab8:	ff7fffff 	.word	0xff7fffff
 8002abc:	fffff801 	.word	0xfffff801
 8002ac0:	000007fe 	.word	0x000007fe
 8002ac4:	08db      	lsrs	r3, r3, #3
 8002ac6:	464a      	mov	r2, r9
 8002ac8:	0752      	lsls	r2, r2, #29
 8002aca:	4313      	orrs	r3, r2
 8002acc:	464a      	mov	r2, r9
 8002ace:	08d2      	lsrs	r2, r2, #3
 8002ad0:	0019      	movs	r1, r3
 8002ad2:	4311      	orrs	r1, r2
 8002ad4:	d100      	bne.n	8002ad8 <__aeabi_dsub+0x38c>
 8002ad6:	e1b5      	b.n	8002e44 <__aeabi_dsub+0x6f8>
 8002ad8:	2480      	movs	r4, #128	; 0x80
 8002ada:	0324      	lsls	r4, r4, #12
 8002adc:	4314      	orrs	r4, r2
 8002ade:	0324      	lsls	r4, r4, #12
 8002ae0:	4ad5      	ldr	r2, [pc, #852]	; (8002e38 <__aeabi_dsub+0x6ec>)
 8002ae2:	0b24      	lsrs	r4, r4, #12
 8002ae4:	e6dc      	b.n	80028a0 <__aeabi_dsub+0x154>
 8002ae6:	0020      	movs	r0, r4
 8002ae8:	f000 fb2a 	bl	8003140 <__clzsi2>
 8002aec:	0003      	movs	r3, r0
 8002aee:	3318      	adds	r3, #24
 8002af0:	2b1f      	cmp	r3, #31
 8002af2:	dc00      	bgt.n	8002af6 <__aeabi_dsub+0x3aa>
 8002af4:	e695      	b.n	8002822 <__aeabi_dsub+0xd6>
 8002af6:	0022      	movs	r2, r4
 8002af8:	3808      	subs	r0, #8
 8002afa:	4082      	lsls	r2, r0
 8002afc:	2400      	movs	r4, #0
 8002afe:	429e      	cmp	r6, r3
 8002b00:	dc00      	bgt.n	8002b04 <__aeabi_dsub+0x3b8>
 8002b02:	e69a      	b.n	800283a <__aeabi_dsub+0xee>
 8002b04:	1af6      	subs	r6, r6, r3
 8002b06:	4bcd      	ldr	r3, [pc, #820]	; (8002e3c <__aeabi_dsub+0x6f0>)
 8002b08:	401a      	ands	r2, r3
 8002b0a:	4692      	mov	sl, r2
 8002b0c:	e6a8      	b.n	8002860 <__aeabi_dsub+0x114>
 8002b0e:	003c      	movs	r4, r7
 8002b10:	4304      	orrs	r4, r0
 8002b12:	1e62      	subs	r2, r4, #1
 8002b14:	4194      	sbcs	r4, r2
 8002b16:	e66c      	b.n	80027f2 <__aeabi_dsub+0xa6>
 8002b18:	464a      	mov	r2, r9
 8002b1a:	08db      	lsrs	r3, r3, #3
 8002b1c:	0752      	lsls	r2, r2, #29
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	464a      	mov	r2, r9
 8002b22:	08d2      	lsrs	r2, r2, #3
 8002b24:	e7a6      	b.n	8002a74 <__aeabi_dsub+0x328>
 8002b26:	4cc6      	ldr	r4, [pc, #792]	; (8002e40 <__aeabi_dsub+0x6f4>)
 8002b28:	1c72      	adds	r2, r6, #1
 8002b2a:	4222      	tst	r2, r4
 8002b2c:	d000      	beq.n	8002b30 <__aeabi_dsub+0x3e4>
 8002b2e:	e0ac      	b.n	8002c8a <__aeabi_dsub+0x53e>
 8002b30:	464a      	mov	r2, r9
 8002b32:	431a      	orrs	r2, r3
 8002b34:	2e00      	cmp	r6, #0
 8002b36:	d000      	beq.n	8002b3a <__aeabi_dsub+0x3ee>
 8002b38:	e105      	b.n	8002d46 <__aeabi_dsub+0x5fa>
 8002b3a:	2a00      	cmp	r2, #0
 8002b3c:	d100      	bne.n	8002b40 <__aeabi_dsub+0x3f4>
 8002b3e:	e156      	b.n	8002dee <__aeabi_dsub+0x6a2>
 8002b40:	003a      	movs	r2, r7
 8002b42:	4302      	orrs	r2, r0
 8002b44:	d100      	bne.n	8002b48 <__aeabi_dsub+0x3fc>
 8002b46:	e0db      	b.n	8002d00 <__aeabi_dsub+0x5b4>
 8002b48:	181c      	adds	r4, r3, r0
 8002b4a:	429c      	cmp	r4, r3
 8002b4c:	419b      	sbcs	r3, r3
 8002b4e:	444f      	add	r7, r9
 8002b50:	46ba      	mov	sl, r7
 8002b52:	425b      	negs	r3, r3
 8002b54:	449a      	add	sl, r3
 8002b56:	4653      	mov	r3, sl
 8002b58:	021b      	lsls	r3, r3, #8
 8002b5a:	d400      	bmi.n	8002b5e <__aeabi_dsub+0x412>
 8002b5c:	e780      	b.n	8002a60 <__aeabi_dsub+0x314>
 8002b5e:	4652      	mov	r2, sl
 8002b60:	4bb6      	ldr	r3, [pc, #728]	; (8002e3c <__aeabi_dsub+0x6f0>)
 8002b62:	2601      	movs	r6, #1
 8002b64:	401a      	ands	r2, r3
 8002b66:	4692      	mov	sl, r2
 8002b68:	e77a      	b.n	8002a60 <__aeabi_dsub+0x314>
 8002b6a:	4cb3      	ldr	r4, [pc, #716]	; (8002e38 <__aeabi_dsub+0x6ec>)
 8002b6c:	42a2      	cmp	r2, r4
 8002b6e:	d100      	bne.n	8002b72 <__aeabi_dsub+0x426>
 8002b70:	e0c0      	b.n	8002cf4 <__aeabi_dsub+0x5a8>
 8002b72:	2480      	movs	r4, #128	; 0x80
 8002b74:	464d      	mov	r5, r9
 8002b76:	0424      	lsls	r4, r4, #16
 8002b78:	4325      	orrs	r5, r4
 8002b7a:	46a9      	mov	r9, r5
 8002b7c:	4664      	mov	r4, ip
 8002b7e:	2c38      	cmp	r4, #56	; 0x38
 8002b80:	dc53      	bgt.n	8002c2a <__aeabi_dsub+0x4de>
 8002b82:	4661      	mov	r1, ip
 8002b84:	2c1f      	cmp	r4, #31
 8002b86:	dd00      	ble.n	8002b8a <__aeabi_dsub+0x43e>
 8002b88:	e0cd      	b.n	8002d26 <__aeabi_dsub+0x5da>
 8002b8a:	2520      	movs	r5, #32
 8002b8c:	001e      	movs	r6, r3
 8002b8e:	1b2d      	subs	r5, r5, r4
 8002b90:	464c      	mov	r4, r9
 8002b92:	40ab      	lsls	r3, r5
 8002b94:	40ac      	lsls	r4, r5
 8002b96:	40ce      	lsrs	r6, r1
 8002b98:	1e5d      	subs	r5, r3, #1
 8002b9a:	41ab      	sbcs	r3, r5
 8002b9c:	4334      	orrs	r4, r6
 8002b9e:	4323      	orrs	r3, r4
 8002ba0:	464c      	mov	r4, r9
 8002ba2:	40cc      	lsrs	r4, r1
 8002ba4:	1b3f      	subs	r7, r7, r4
 8002ba6:	e045      	b.n	8002c34 <__aeabi_dsub+0x4e8>
 8002ba8:	464a      	mov	r2, r9
 8002baa:	1a1c      	subs	r4, r3, r0
 8002bac:	1bd1      	subs	r1, r2, r7
 8002bae:	42a3      	cmp	r3, r4
 8002bb0:	4192      	sbcs	r2, r2
 8002bb2:	4252      	negs	r2, r2
 8002bb4:	4692      	mov	sl, r2
 8002bb6:	000a      	movs	r2, r1
 8002bb8:	4651      	mov	r1, sl
 8002bba:	1a52      	subs	r2, r2, r1
 8002bbc:	4692      	mov	sl, r2
 8002bbe:	0212      	lsls	r2, r2, #8
 8002bc0:	d500      	bpl.n	8002bc4 <__aeabi_dsub+0x478>
 8002bc2:	e083      	b.n	8002ccc <__aeabi_dsub+0x580>
 8002bc4:	4653      	mov	r3, sl
 8002bc6:	4323      	orrs	r3, r4
 8002bc8:	d000      	beq.n	8002bcc <__aeabi_dsub+0x480>
 8002bca:	e621      	b.n	8002810 <__aeabi_dsub+0xc4>
 8002bcc:	2200      	movs	r2, #0
 8002bce:	2500      	movs	r5, #0
 8002bd0:	e753      	b.n	8002a7a <__aeabi_dsub+0x32e>
 8002bd2:	181c      	adds	r4, r3, r0
 8002bd4:	429c      	cmp	r4, r3
 8002bd6:	419b      	sbcs	r3, r3
 8002bd8:	444f      	add	r7, r9
 8002bda:	46ba      	mov	sl, r7
 8002bdc:	425b      	negs	r3, r3
 8002bde:	449a      	add	sl, r3
 8002be0:	4653      	mov	r3, sl
 8002be2:	2601      	movs	r6, #1
 8002be4:	021b      	lsls	r3, r3, #8
 8002be6:	d400      	bmi.n	8002bea <__aeabi_dsub+0x49e>
 8002be8:	e73a      	b.n	8002a60 <__aeabi_dsub+0x314>
 8002bea:	2602      	movs	r6, #2
 8002bec:	4652      	mov	r2, sl
 8002bee:	4b93      	ldr	r3, [pc, #588]	; (8002e3c <__aeabi_dsub+0x6f0>)
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	401a      	ands	r2, r3
 8002bf4:	0013      	movs	r3, r2
 8002bf6:	4021      	ands	r1, r4
 8002bf8:	0862      	lsrs	r2, r4, #1
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	07dc      	lsls	r4, r3, #31
 8002bfe:	085b      	lsrs	r3, r3, #1
 8002c00:	469a      	mov	sl, r3
 8002c02:	4314      	orrs	r4, r2
 8002c04:	e62c      	b.n	8002860 <__aeabi_dsub+0x114>
 8002c06:	0039      	movs	r1, r7
 8002c08:	3a20      	subs	r2, #32
 8002c0a:	40d1      	lsrs	r1, r2
 8002c0c:	4662      	mov	r2, ip
 8002c0e:	2a20      	cmp	r2, #32
 8002c10:	d006      	beq.n	8002c20 <__aeabi_dsub+0x4d4>
 8002c12:	4664      	mov	r4, ip
 8002c14:	2240      	movs	r2, #64	; 0x40
 8002c16:	1b12      	subs	r2, r2, r4
 8002c18:	003c      	movs	r4, r7
 8002c1a:	4094      	lsls	r4, r2
 8002c1c:	4304      	orrs	r4, r0
 8002c1e:	9401      	str	r4, [sp, #4]
 8002c20:	9c01      	ldr	r4, [sp, #4]
 8002c22:	1e62      	subs	r2, r4, #1
 8002c24:	4194      	sbcs	r4, r2
 8002c26:	430c      	orrs	r4, r1
 8002c28:	e5e3      	b.n	80027f2 <__aeabi_dsub+0xa6>
 8002c2a:	4649      	mov	r1, r9
 8002c2c:	4319      	orrs	r1, r3
 8002c2e:	000b      	movs	r3, r1
 8002c30:	1e5c      	subs	r4, r3, #1
 8002c32:	41a3      	sbcs	r3, r4
 8002c34:	1ac4      	subs	r4, r0, r3
 8002c36:	42a0      	cmp	r0, r4
 8002c38:	419b      	sbcs	r3, r3
 8002c3a:	425b      	negs	r3, r3
 8002c3c:	1afb      	subs	r3, r7, r3
 8002c3e:	469a      	mov	sl, r3
 8002c40:	465d      	mov	r5, fp
 8002c42:	0016      	movs	r6, r2
 8002c44:	e5dc      	b.n	8002800 <__aeabi_dsub+0xb4>
 8002c46:	4649      	mov	r1, r9
 8002c48:	4319      	orrs	r1, r3
 8002c4a:	d100      	bne.n	8002c4e <__aeabi_dsub+0x502>
 8002c4c:	e0ae      	b.n	8002dac <__aeabi_dsub+0x660>
 8002c4e:	4661      	mov	r1, ip
 8002c50:	4664      	mov	r4, ip
 8002c52:	3901      	subs	r1, #1
 8002c54:	2c01      	cmp	r4, #1
 8002c56:	d100      	bne.n	8002c5a <__aeabi_dsub+0x50e>
 8002c58:	e0e0      	b.n	8002e1c <__aeabi_dsub+0x6d0>
 8002c5a:	4c77      	ldr	r4, [pc, #476]	; (8002e38 <__aeabi_dsub+0x6ec>)
 8002c5c:	45a4      	cmp	ip, r4
 8002c5e:	d056      	beq.n	8002d0e <__aeabi_dsub+0x5c2>
 8002c60:	468c      	mov	ip, r1
 8002c62:	e69a      	b.n	800299a <__aeabi_dsub+0x24e>
 8002c64:	4661      	mov	r1, ip
 8002c66:	2220      	movs	r2, #32
 8002c68:	003c      	movs	r4, r7
 8002c6a:	1a52      	subs	r2, r2, r1
 8002c6c:	4094      	lsls	r4, r2
 8002c6e:	0001      	movs	r1, r0
 8002c70:	4090      	lsls	r0, r2
 8002c72:	46a0      	mov	r8, r4
 8002c74:	4664      	mov	r4, ip
 8002c76:	1e42      	subs	r2, r0, #1
 8002c78:	4190      	sbcs	r0, r2
 8002c7a:	4662      	mov	r2, ip
 8002c7c:	40e1      	lsrs	r1, r4
 8002c7e:	4644      	mov	r4, r8
 8002c80:	40d7      	lsrs	r7, r2
 8002c82:	430c      	orrs	r4, r1
 8002c84:	4304      	orrs	r4, r0
 8002c86:	44b9      	add	r9, r7
 8002c88:	e701      	b.n	8002a8e <__aeabi_dsub+0x342>
 8002c8a:	496b      	ldr	r1, [pc, #428]	; (8002e38 <__aeabi_dsub+0x6ec>)
 8002c8c:	428a      	cmp	r2, r1
 8002c8e:	d100      	bne.n	8002c92 <__aeabi_dsub+0x546>
 8002c90:	e70c      	b.n	8002aac <__aeabi_dsub+0x360>
 8002c92:	1818      	adds	r0, r3, r0
 8002c94:	4298      	cmp	r0, r3
 8002c96:	419b      	sbcs	r3, r3
 8002c98:	444f      	add	r7, r9
 8002c9a:	425b      	negs	r3, r3
 8002c9c:	18fb      	adds	r3, r7, r3
 8002c9e:	07dc      	lsls	r4, r3, #31
 8002ca0:	0840      	lsrs	r0, r0, #1
 8002ca2:	085b      	lsrs	r3, r3, #1
 8002ca4:	469a      	mov	sl, r3
 8002ca6:	0016      	movs	r6, r2
 8002ca8:	4304      	orrs	r4, r0
 8002caa:	e6d9      	b.n	8002a60 <__aeabi_dsub+0x314>
 8002cac:	2a00      	cmp	r2, #0
 8002cae:	d000      	beq.n	8002cb2 <__aeabi_dsub+0x566>
 8002cb0:	e081      	b.n	8002db6 <__aeabi_dsub+0x66a>
 8002cb2:	003b      	movs	r3, r7
 8002cb4:	4303      	orrs	r3, r0
 8002cb6:	d11d      	bne.n	8002cf4 <__aeabi_dsub+0x5a8>
 8002cb8:	2280      	movs	r2, #128	; 0x80
 8002cba:	2500      	movs	r5, #0
 8002cbc:	0312      	lsls	r2, r2, #12
 8002cbe:	e70b      	b.n	8002ad8 <__aeabi_dsub+0x38c>
 8002cc0:	08c0      	lsrs	r0, r0, #3
 8002cc2:	077b      	lsls	r3, r7, #29
 8002cc4:	465d      	mov	r5, fp
 8002cc6:	4303      	orrs	r3, r0
 8002cc8:	08fa      	lsrs	r2, r7, #3
 8002cca:	e6d3      	b.n	8002a74 <__aeabi_dsub+0x328>
 8002ccc:	1ac4      	subs	r4, r0, r3
 8002cce:	42a0      	cmp	r0, r4
 8002cd0:	4180      	sbcs	r0, r0
 8002cd2:	464b      	mov	r3, r9
 8002cd4:	4240      	negs	r0, r0
 8002cd6:	1aff      	subs	r7, r7, r3
 8002cd8:	1a3b      	subs	r3, r7, r0
 8002cda:	469a      	mov	sl, r3
 8002cdc:	465d      	mov	r5, fp
 8002cde:	e597      	b.n	8002810 <__aeabi_dsub+0xc4>
 8002ce0:	1a1c      	subs	r4, r3, r0
 8002ce2:	464a      	mov	r2, r9
 8002ce4:	42a3      	cmp	r3, r4
 8002ce6:	419b      	sbcs	r3, r3
 8002ce8:	1bd7      	subs	r7, r2, r7
 8002cea:	425b      	negs	r3, r3
 8002cec:	1afb      	subs	r3, r7, r3
 8002cee:	469a      	mov	sl, r3
 8002cf0:	2601      	movs	r6, #1
 8002cf2:	e585      	b.n	8002800 <__aeabi_dsub+0xb4>
 8002cf4:	08c0      	lsrs	r0, r0, #3
 8002cf6:	077b      	lsls	r3, r7, #29
 8002cf8:	465d      	mov	r5, fp
 8002cfa:	4303      	orrs	r3, r0
 8002cfc:	08fa      	lsrs	r2, r7, #3
 8002cfe:	e6e7      	b.n	8002ad0 <__aeabi_dsub+0x384>
 8002d00:	464a      	mov	r2, r9
 8002d02:	08db      	lsrs	r3, r3, #3
 8002d04:	0752      	lsls	r2, r2, #29
 8002d06:	4313      	orrs	r3, r2
 8002d08:	464a      	mov	r2, r9
 8002d0a:	08d2      	lsrs	r2, r2, #3
 8002d0c:	e6b5      	b.n	8002a7a <__aeabi_dsub+0x32e>
 8002d0e:	08c0      	lsrs	r0, r0, #3
 8002d10:	077b      	lsls	r3, r7, #29
 8002d12:	4303      	orrs	r3, r0
 8002d14:	08fa      	lsrs	r2, r7, #3
 8002d16:	e6db      	b.n	8002ad0 <__aeabi_dsub+0x384>
 8002d18:	4649      	mov	r1, r9
 8002d1a:	4319      	orrs	r1, r3
 8002d1c:	000b      	movs	r3, r1
 8002d1e:	1e59      	subs	r1, r3, #1
 8002d20:	418b      	sbcs	r3, r1
 8002d22:	001c      	movs	r4, r3
 8002d24:	e653      	b.n	80029ce <__aeabi_dsub+0x282>
 8002d26:	464d      	mov	r5, r9
 8002d28:	3c20      	subs	r4, #32
 8002d2a:	40e5      	lsrs	r5, r4
 8002d2c:	2920      	cmp	r1, #32
 8002d2e:	d005      	beq.n	8002d3c <__aeabi_dsub+0x5f0>
 8002d30:	2440      	movs	r4, #64	; 0x40
 8002d32:	1a64      	subs	r4, r4, r1
 8002d34:	4649      	mov	r1, r9
 8002d36:	40a1      	lsls	r1, r4
 8002d38:	430b      	orrs	r3, r1
 8002d3a:	4698      	mov	r8, r3
 8002d3c:	4643      	mov	r3, r8
 8002d3e:	1e5c      	subs	r4, r3, #1
 8002d40:	41a3      	sbcs	r3, r4
 8002d42:	432b      	orrs	r3, r5
 8002d44:	e776      	b.n	8002c34 <__aeabi_dsub+0x4e8>
 8002d46:	2a00      	cmp	r2, #0
 8002d48:	d0e1      	beq.n	8002d0e <__aeabi_dsub+0x5c2>
 8002d4a:	003a      	movs	r2, r7
 8002d4c:	08db      	lsrs	r3, r3, #3
 8002d4e:	4302      	orrs	r2, r0
 8002d50:	d100      	bne.n	8002d54 <__aeabi_dsub+0x608>
 8002d52:	e6b8      	b.n	8002ac6 <__aeabi_dsub+0x37a>
 8002d54:	464a      	mov	r2, r9
 8002d56:	0752      	lsls	r2, r2, #29
 8002d58:	2480      	movs	r4, #128	; 0x80
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	464a      	mov	r2, r9
 8002d5e:	0324      	lsls	r4, r4, #12
 8002d60:	08d2      	lsrs	r2, r2, #3
 8002d62:	4222      	tst	r2, r4
 8002d64:	d007      	beq.n	8002d76 <__aeabi_dsub+0x62a>
 8002d66:	08fe      	lsrs	r6, r7, #3
 8002d68:	4226      	tst	r6, r4
 8002d6a:	d104      	bne.n	8002d76 <__aeabi_dsub+0x62a>
 8002d6c:	465d      	mov	r5, fp
 8002d6e:	0032      	movs	r2, r6
 8002d70:	08c3      	lsrs	r3, r0, #3
 8002d72:	077f      	lsls	r7, r7, #29
 8002d74:	433b      	orrs	r3, r7
 8002d76:	0f59      	lsrs	r1, r3, #29
 8002d78:	00db      	lsls	r3, r3, #3
 8002d7a:	0749      	lsls	r1, r1, #29
 8002d7c:	08db      	lsrs	r3, r3, #3
 8002d7e:	430b      	orrs	r3, r1
 8002d80:	e6a6      	b.n	8002ad0 <__aeabi_dsub+0x384>
 8002d82:	1ac4      	subs	r4, r0, r3
 8002d84:	42a0      	cmp	r0, r4
 8002d86:	4180      	sbcs	r0, r0
 8002d88:	464b      	mov	r3, r9
 8002d8a:	4240      	negs	r0, r0
 8002d8c:	1aff      	subs	r7, r7, r3
 8002d8e:	1a3b      	subs	r3, r7, r0
 8002d90:	469a      	mov	sl, r3
 8002d92:	465d      	mov	r5, fp
 8002d94:	2601      	movs	r6, #1
 8002d96:	e533      	b.n	8002800 <__aeabi_dsub+0xb4>
 8002d98:	003b      	movs	r3, r7
 8002d9a:	4303      	orrs	r3, r0
 8002d9c:	d100      	bne.n	8002da0 <__aeabi_dsub+0x654>
 8002d9e:	e715      	b.n	8002bcc <__aeabi_dsub+0x480>
 8002da0:	08c0      	lsrs	r0, r0, #3
 8002da2:	077b      	lsls	r3, r7, #29
 8002da4:	465d      	mov	r5, fp
 8002da6:	4303      	orrs	r3, r0
 8002da8:	08fa      	lsrs	r2, r7, #3
 8002daa:	e666      	b.n	8002a7a <__aeabi_dsub+0x32e>
 8002dac:	08c0      	lsrs	r0, r0, #3
 8002dae:	077b      	lsls	r3, r7, #29
 8002db0:	4303      	orrs	r3, r0
 8002db2:	08fa      	lsrs	r2, r7, #3
 8002db4:	e65e      	b.n	8002a74 <__aeabi_dsub+0x328>
 8002db6:	003a      	movs	r2, r7
 8002db8:	08db      	lsrs	r3, r3, #3
 8002dba:	4302      	orrs	r2, r0
 8002dbc:	d100      	bne.n	8002dc0 <__aeabi_dsub+0x674>
 8002dbe:	e682      	b.n	8002ac6 <__aeabi_dsub+0x37a>
 8002dc0:	464a      	mov	r2, r9
 8002dc2:	0752      	lsls	r2, r2, #29
 8002dc4:	2480      	movs	r4, #128	; 0x80
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	464a      	mov	r2, r9
 8002dca:	0324      	lsls	r4, r4, #12
 8002dcc:	08d2      	lsrs	r2, r2, #3
 8002dce:	4222      	tst	r2, r4
 8002dd0:	d007      	beq.n	8002de2 <__aeabi_dsub+0x696>
 8002dd2:	08fe      	lsrs	r6, r7, #3
 8002dd4:	4226      	tst	r6, r4
 8002dd6:	d104      	bne.n	8002de2 <__aeabi_dsub+0x696>
 8002dd8:	465d      	mov	r5, fp
 8002dda:	0032      	movs	r2, r6
 8002ddc:	08c3      	lsrs	r3, r0, #3
 8002dde:	077f      	lsls	r7, r7, #29
 8002de0:	433b      	orrs	r3, r7
 8002de2:	0f59      	lsrs	r1, r3, #29
 8002de4:	00db      	lsls	r3, r3, #3
 8002de6:	08db      	lsrs	r3, r3, #3
 8002de8:	0749      	lsls	r1, r1, #29
 8002dea:	430b      	orrs	r3, r1
 8002dec:	e670      	b.n	8002ad0 <__aeabi_dsub+0x384>
 8002dee:	08c0      	lsrs	r0, r0, #3
 8002df0:	077b      	lsls	r3, r7, #29
 8002df2:	4303      	orrs	r3, r0
 8002df4:	08fa      	lsrs	r2, r7, #3
 8002df6:	e640      	b.n	8002a7a <__aeabi_dsub+0x32e>
 8002df8:	464c      	mov	r4, r9
 8002dfa:	3920      	subs	r1, #32
 8002dfc:	40cc      	lsrs	r4, r1
 8002dfe:	4661      	mov	r1, ip
 8002e00:	2920      	cmp	r1, #32
 8002e02:	d006      	beq.n	8002e12 <__aeabi_dsub+0x6c6>
 8002e04:	4666      	mov	r6, ip
 8002e06:	2140      	movs	r1, #64	; 0x40
 8002e08:	1b89      	subs	r1, r1, r6
 8002e0a:	464e      	mov	r6, r9
 8002e0c:	408e      	lsls	r6, r1
 8002e0e:	4333      	orrs	r3, r6
 8002e10:	4698      	mov	r8, r3
 8002e12:	4643      	mov	r3, r8
 8002e14:	1e59      	subs	r1, r3, #1
 8002e16:	418b      	sbcs	r3, r1
 8002e18:	431c      	orrs	r4, r3
 8002e1a:	e5d8      	b.n	80029ce <__aeabi_dsub+0x282>
 8002e1c:	181c      	adds	r4, r3, r0
 8002e1e:	4284      	cmp	r4, r0
 8002e20:	4180      	sbcs	r0, r0
 8002e22:	444f      	add	r7, r9
 8002e24:	46ba      	mov	sl, r7
 8002e26:	4240      	negs	r0, r0
 8002e28:	4482      	add	sl, r0
 8002e2a:	e6d9      	b.n	8002be0 <__aeabi_dsub+0x494>
 8002e2c:	4653      	mov	r3, sl
 8002e2e:	4323      	orrs	r3, r4
 8002e30:	d100      	bne.n	8002e34 <__aeabi_dsub+0x6e8>
 8002e32:	e6cb      	b.n	8002bcc <__aeabi_dsub+0x480>
 8002e34:	e614      	b.n	8002a60 <__aeabi_dsub+0x314>
 8002e36:	46c0      	nop			; (mov r8, r8)
 8002e38:	000007ff 	.word	0x000007ff
 8002e3c:	ff7fffff 	.word	0xff7fffff
 8002e40:	000007fe 	.word	0x000007fe
 8002e44:	2300      	movs	r3, #0
 8002e46:	4a01      	ldr	r2, [pc, #4]	; (8002e4c <__aeabi_dsub+0x700>)
 8002e48:	001c      	movs	r4, r3
 8002e4a:	e529      	b.n	80028a0 <__aeabi_dsub+0x154>
 8002e4c:	000007ff 	.word	0x000007ff

08002e50 <__aeabi_dcmpun>:
 8002e50:	b570      	push	{r4, r5, r6, lr}
 8002e52:	0005      	movs	r5, r0
 8002e54:	480c      	ldr	r0, [pc, #48]	; (8002e88 <__aeabi_dcmpun+0x38>)
 8002e56:	031c      	lsls	r4, r3, #12
 8002e58:	0016      	movs	r6, r2
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	030a      	lsls	r2, r1, #12
 8002e5e:	0049      	lsls	r1, r1, #1
 8002e60:	0b12      	lsrs	r2, r2, #12
 8002e62:	0d49      	lsrs	r1, r1, #21
 8002e64:	0b24      	lsrs	r4, r4, #12
 8002e66:	0d5b      	lsrs	r3, r3, #21
 8002e68:	4281      	cmp	r1, r0
 8002e6a:	d008      	beq.n	8002e7e <__aeabi_dcmpun+0x2e>
 8002e6c:	4a06      	ldr	r2, [pc, #24]	; (8002e88 <__aeabi_dcmpun+0x38>)
 8002e6e:	2000      	movs	r0, #0
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d103      	bne.n	8002e7c <__aeabi_dcmpun+0x2c>
 8002e74:	0020      	movs	r0, r4
 8002e76:	4330      	orrs	r0, r6
 8002e78:	1e43      	subs	r3, r0, #1
 8002e7a:	4198      	sbcs	r0, r3
 8002e7c:	bd70      	pop	{r4, r5, r6, pc}
 8002e7e:	2001      	movs	r0, #1
 8002e80:	432a      	orrs	r2, r5
 8002e82:	d1fb      	bne.n	8002e7c <__aeabi_dcmpun+0x2c>
 8002e84:	e7f2      	b.n	8002e6c <__aeabi_dcmpun+0x1c>
 8002e86:	46c0      	nop			; (mov r8, r8)
 8002e88:	000007ff 	.word	0x000007ff

08002e8c <__aeabi_d2iz>:
 8002e8c:	000a      	movs	r2, r1
 8002e8e:	b530      	push	{r4, r5, lr}
 8002e90:	4c13      	ldr	r4, [pc, #76]	; (8002ee0 <__aeabi_d2iz+0x54>)
 8002e92:	0053      	lsls	r3, r2, #1
 8002e94:	0309      	lsls	r1, r1, #12
 8002e96:	0005      	movs	r5, r0
 8002e98:	0b09      	lsrs	r1, r1, #12
 8002e9a:	2000      	movs	r0, #0
 8002e9c:	0d5b      	lsrs	r3, r3, #21
 8002e9e:	0fd2      	lsrs	r2, r2, #31
 8002ea0:	42a3      	cmp	r3, r4
 8002ea2:	dd04      	ble.n	8002eae <__aeabi_d2iz+0x22>
 8002ea4:	480f      	ldr	r0, [pc, #60]	; (8002ee4 <__aeabi_d2iz+0x58>)
 8002ea6:	4283      	cmp	r3, r0
 8002ea8:	dd02      	ble.n	8002eb0 <__aeabi_d2iz+0x24>
 8002eaa:	4b0f      	ldr	r3, [pc, #60]	; (8002ee8 <__aeabi_d2iz+0x5c>)
 8002eac:	18d0      	adds	r0, r2, r3
 8002eae:	bd30      	pop	{r4, r5, pc}
 8002eb0:	2080      	movs	r0, #128	; 0x80
 8002eb2:	0340      	lsls	r0, r0, #13
 8002eb4:	4301      	orrs	r1, r0
 8002eb6:	480d      	ldr	r0, [pc, #52]	; (8002eec <__aeabi_d2iz+0x60>)
 8002eb8:	1ac0      	subs	r0, r0, r3
 8002eba:	281f      	cmp	r0, #31
 8002ebc:	dd08      	ble.n	8002ed0 <__aeabi_d2iz+0x44>
 8002ebe:	480c      	ldr	r0, [pc, #48]	; (8002ef0 <__aeabi_d2iz+0x64>)
 8002ec0:	1ac3      	subs	r3, r0, r3
 8002ec2:	40d9      	lsrs	r1, r3
 8002ec4:	000b      	movs	r3, r1
 8002ec6:	4258      	negs	r0, r3
 8002ec8:	2a00      	cmp	r2, #0
 8002eca:	d1f0      	bne.n	8002eae <__aeabi_d2iz+0x22>
 8002ecc:	0018      	movs	r0, r3
 8002ece:	e7ee      	b.n	8002eae <__aeabi_d2iz+0x22>
 8002ed0:	4c08      	ldr	r4, [pc, #32]	; (8002ef4 <__aeabi_d2iz+0x68>)
 8002ed2:	40c5      	lsrs	r5, r0
 8002ed4:	46a4      	mov	ip, r4
 8002ed6:	4463      	add	r3, ip
 8002ed8:	4099      	lsls	r1, r3
 8002eda:	000b      	movs	r3, r1
 8002edc:	432b      	orrs	r3, r5
 8002ede:	e7f2      	b.n	8002ec6 <__aeabi_d2iz+0x3a>
 8002ee0:	000003fe 	.word	0x000003fe
 8002ee4:	0000041d 	.word	0x0000041d
 8002ee8:	7fffffff 	.word	0x7fffffff
 8002eec:	00000433 	.word	0x00000433
 8002ef0:	00000413 	.word	0x00000413
 8002ef4:	fffffbed 	.word	0xfffffbed

08002ef8 <__aeabi_i2d>:
 8002ef8:	b570      	push	{r4, r5, r6, lr}
 8002efa:	2800      	cmp	r0, #0
 8002efc:	d016      	beq.n	8002f2c <__aeabi_i2d+0x34>
 8002efe:	17c3      	asrs	r3, r0, #31
 8002f00:	18c5      	adds	r5, r0, r3
 8002f02:	405d      	eors	r5, r3
 8002f04:	0fc4      	lsrs	r4, r0, #31
 8002f06:	0028      	movs	r0, r5
 8002f08:	f000 f91a 	bl	8003140 <__clzsi2>
 8002f0c:	4b11      	ldr	r3, [pc, #68]	; (8002f54 <__aeabi_i2d+0x5c>)
 8002f0e:	1a1b      	subs	r3, r3, r0
 8002f10:	280a      	cmp	r0, #10
 8002f12:	dc16      	bgt.n	8002f42 <__aeabi_i2d+0x4a>
 8002f14:	0002      	movs	r2, r0
 8002f16:	002e      	movs	r6, r5
 8002f18:	3215      	adds	r2, #21
 8002f1a:	4096      	lsls	r6, r2
 8002f1c:	220b      	movs	r2, #11
 8002f1e:	1a12      	subs	r2, r2, r0
 8002f20:	40d5      	lsrs	r5, r2
 8002f22:	055b      	lsls	r3, r3, #21
 8002f24:	032d      	lsls	r5, r5, #12
 8002f26:	0b2d      	lsrs	r5, r5, #12
 8002f28:	0d5b      	lsrs	r3, r3, #21
 8002f2a:	e003      	b.n	8002f34 <__aeabi_i2d+0x3c>
 8002f2c:	2400      	movs	r4, #0
 8002f2e:	2300      	movs	r3, #0
 8002f30:	2500      	movs	r5, #0
 8002f32:	2600      	movs	r6, #0
 8002f34:	051b      	lsls	r3, r3, #20
 8002f36:	432b      	orrs	r3, r5
 8002f38:	07e4      	lsls	r4, r4, #31
 8002f3a:	4323      	orrs	r3, r4
 8002f3c:	0030      	movs	r0, r6
 8002f3e:	0019      	movs	r1, r3
 8002f40:	bd70      	pop	{r4, r5, r6, pc}
 8002f42:	380b      	subs	r0, #11
 8002f44:	4085      	lsls	r5, r0
 8002f46:	055b      	lsls	r3, r3, #21
 8002f48:	032d      	lsls	r5, r5, #12
 8002f4a:	2600      	movs	r6, #0
 8002f4c:	0b2d      	lsrs	r5, r5, #12
 8002f4e:	0d5b      	lsrs	r3, r3, #21
 8002f50:	e7f0      	b.n	8002f34 <__aeabi_i2d+0x3c>
 8002f52:	46c0      	nop			; (mov r8, r8)
 8002f54:	0000041e 	.word	0x0000041e

08002f58 <__aeabi_ui2d>:
 8002f58:	b510      	push	{r4, lr}
 8002f5a:	1e04      	subs	r4, r0, #0
 8002f5c:	d010      	beq.n	8002f80 <__aeabi_ui2d+0x28>
 8002f5e:	f000 f8ef 	bl	8003140 <__clzsi2>
 8002f62:	4b0f      	ldr	r3, [pc, #60]	; (8002fa0 <__aeabi_ui2d+0x48>)
 8002f64:	1a1b      	subs	r3, r3, r0
 8002f66:	280a      	cmp	r0, #10
 8002f68:	dc11      	bgt.n	8002f8e <__aeabi_ui2d+0x36>
 8002f6a:	220b      	movs	r2, #11
 8002f6c:	0021      	movs	r1, r4
 8002f6e:	1a12      	subs	r2, r2, r0
 8002f70:	40d1      	lsrs	r1, r2
 8002f72:	3015      	adds	r0, #21
 8002f74:	030a      	lsls	r2, r1, #12
 8002f76:	055b      	lsls	r3, r3, #21
 8002f78:	4084      	lsls	r4, r0
 8002f7a:	0b12      	lsrs	r2, r2, #12
 8002f7c:	0d5b      	lsrs	r3, r3, #21
 8002f7e:	e001      	b.n	8002f84 <__aeabi_ui2d+0x2c>
 8002f80:	2300      	movs	r3, #0
 8002f82:	2200      	movs	r2, #0
 8002f84:	051b      	lsls	r3, r3, #20
 8002f86:	4313      	orrs	r3, r2
 8002f88:	0020      	movs	r0, r4
 8002f8a:	0019      	movs	r1, r3
 8002f8c:	bd10      	pop	{r4, pc}
 8002f8e:	0022      	movs	r2, r4
 8002f90:	380b      	subs	r0, #11
 8002f92:	4082      	lsls	r2, r0
 8002f94:	055b      	lsls	r3, r3, #21
 8002f96:	0312      	lsls	r2, r2, #12
 8002f98:	2400      	movs	r4, #0
 8002f9a:	0b12      	lsrs	r2, r2, #12
 8002f9c:	0d5b      	lsrs	r3, r3, #21
 8002f9e:	e7f1      	b.n	8002f84 <__aeabi_ui2d+0x2c>
 8002fa0:	0000041e 	.word	0x0000041e

08002fa4 <__aeabi_f2d>:
 8002fa4:	b570      	push	{r4, r5, r6, lr}
 8002fa6:	0242      	lsls	r2, r0, #9
 8002fa8:	0043      	lsls	r3, r0, #1
 8002faa:	0fc4      	lsrs	r4, r0, #31
 8002fac:	20fe      	movs	r0, #254	; 0xfe
 8002fae:	0e1b      	lsrs	r3, r3, #24
 8002fb0:	1c59      	adds	r1, r3, #1
 8002fb2:	0a55      	lsrs	r5, r2, #9
 8002fb4:	4208      	tst	r0, r1
 8002fb6:	d00c      	beq.n	8002fd2 <__aeabi_f2d+0x2e>
 8002fb8:	21e0      	movs	r1, #224	; 0xe0
 8002fba:	0089      	lsls	r1, r1, #2
 8002fbc:	468c      	mov	ip, r1
 8002fbe:	076d      	lsls	r5, r5, #29
 8002fc0:	0b12      	lsrs	r2, r2, #12
 8002fc2:	4463      	add	r3, ip
 8002fc4:	051b      	lsls	r3, r3, #20
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	07e4      	lsls	r4, r4, #31
 8002fca:	4323      	orrs	r3, r4
 8002fcc:	0028      	movs	r0, r5
 8002fce:	0019      	movs	r1, r3
 8002fd0:	bd70      	pop	{r4, r5, r6, pc}
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d114      	bne.n	8003000 <__aeabi_f2d+0x5c>
 8002fd6:	2d00      	cmp	r5, #0
 8002fd8:	d01b      	beq.n	8003012 <__aeabi_f2d+0x6e>
 8002fda:	0028      	movs	r0, r5
 8002fdc:	f000 f8b0 	bl	8003140 <__clzsi2>
 8002fe0:	280a      	cmp	r0, #10
 8002fe2:	dc1c      	bgt.n	800301e <__aeabi_f2d+0x7a>
 8002fe4:	230b      	movs	r3, #11
 8002fe6:	002a      	movs	r2, r5
 8002fe8:	1a1b      	subs	r3, r3, r0
 8002fea:	40da      	lsrs	r2, r3
 8002fec:	0003      	movs	r3, r0
 8002fee:	3315      	adds	r3, #21
 8002ff0:	409d      	lsls	r5, r3
 8002ff2:	4b0e      	ldr	r3, [pc, #56]	; (800302c <__aeabi_f2d+0x88>)
 8002ff4:	0312      	lsls	r2, r2, #12
 8002ff6:	1a1b      	subs	r3, r3, r0
 8002ff8:	055b      	lsls	r3, r3, #21
 8002ffa:	0b12      	lsrs	r2, r2, #12
 8002ffc:	0d5b      	lsrs	r3, r3, #21
 8002ffe:	e7e1      	b.n	8002fc4 <__aeabi_f2d+0x20>
 8003000:	2d00      	cmp	r5, #0
 8003002:	d009      	beq.n	8003018 <__aeabi_f2d+0x74>
 8003004:	0b13      	lsrs	r3, r2, #12
 8003006:	2280      	movs	r2, #128	; 0x80
 8003008:	0312      	lsls	r2, r2, #12
 800300a:	431a      	orrs	r2, r3
 800300c:	076d      	lsls	r5, r5, #29
 800300e:	4b08      	ldr	r3, [pc, #32]	; (8003030 <__aeabi_f2d+0x8c>)
 8003010:	e7d8      	b.n	8002fc4 <__aeabi_f2d+0x20>
 8003012:	2300      	movs	r3, #0
 8003014:	2200      	movs	r2, #0
 8003016:	e7d5      	b.n	8002fc4 <__aeabi_f2d+0x20>
 8003018:	2200      	movs	r2, #0
 800301a:	4b05      	ldr	r3, [pc, #20]	; (8003030 <__aeabi_f2d+0x8c>)
 800301c:	e7d2      	b.n	8002fc4 <__aeabi_f2d+0x20>
 800301e:	0003      	movs	r3, r0
 8003020:	002a      	movs	r2, r5
 8003022:	3b0b      	subs	r3, #11
 8003024:	409a      	lsls	r2, r3
 8003026:	2500      	movs	r5, #0
 8003028:	e7e3      	b.n	8002ff2 <__aeabi_f2d+0x4e>
 800302a:	46c0      	nop			; (mov r8, r8)
 800302c:	00000389 	.word	0x00000389
 8003030:	000007ff 	.word	0x000007ff

08003034 <__aeabi_d2f>:
 8003034:	0002      	movs	r2, r0
 8003036:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003038:	004b      	lsls	r3, r1, #1
 800303a:	030d      	lsls	r5, r1, #12
 800303c:	0f40      	lsrs	r0, r0, #29
 800303e:	0d5b      	lsrs	r3, r3, #21
 8003040:	0fcc      	lsrs	r4, r1, #31
 8003042:	0a6d      	lsrs	r5, r5, #9
 8003044:	493a      	ldr	r1, [pc, #232]	; (8003130 <__aeabi_d2f+0xfc>)
 8003046:	4305      	orrs	r5, r0
 8003048:	1c58      	adds	r0, r3, #1
 800304a:	00d7      	lsls	r7, r2, #3
 800304c:	4208      	tst	r0, r1
 800304e:	d00a      	beq.n	8003066 <__aeabi_d2f+0x32>
 8003050:	4938      	ldr	r1, [pc, #224]	; (8003134 <__aeabi_d2f+0x100>)
 8003052:	1859      	adds	r1, r3, r1
 8003054:	29fe      	cmp	r1, #254	; 0xfe
 8003056:	dd16      	ble.n	8003086 <__aeabi_d2f+0x52>
 8003058:	20ff      	movs	r0, #255	; 0xff
 800305a:	2200      	movs	r2, #0
 800305c:	05c0      	lsls	r0, r0, #23
 800305e:	4310      	orrs	r0, r2
 8003060:	07e4      	lsls	r4, r4, #31
 8003062:	4320      	orrs	r0, r4
 8003064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003066:	2b00      	cmp	r3, #0
 8003068:	d106      	bne.n	8003078 <__aeabi_d2f+0x44>
 800306a:	433d      	orrs	r5, r7
 800306c:	d026      	beq.n	80030bc <__aeabi_d2f+0x88>
 800306e:	2205      	movs	r2, #5
 8003070:	0192      	lsls	r2, r2, #6
 8003072:	0a52      	lsrs	r2, r2, #9
 8003074:	b2d8      	uxtb	r0, r3
 8003076:	e7f1      	b.n	800305c <__aeabi_d2f+0x28>
 8003078:	432f      	orrs	r7, r5
 800307a:	d0ed      	beq.n	8003058 <__aeabi_d2f+0x24>
 800307c:	2280      	movs	r2, #128	; 0x80
 800307e:	03d2      	lsls	r2, r2, #15
 8003080:	20ff      	movs	r0, #255	; 0xff
 8003082:	432a      	orrs	r2, r5
 8003084:	e7ea      	b.n	800305c <__aeabi_d2f+0x28>
 8003086:	2900      	cmp	r1, #0
 8003088:	dd1b      	ble.n	80030c2 <__aeabi_d2f+0x8e>
 800308a:	0192      	lsls	r2, r2, #6
 800308c:	1e50      	subs	r0, r2, #1
 800308e:	4182      	sbcs	r2, r0
 8003090:	00ed      	lsls	r5, r5, #3
 8003092:	0f7f      	lsrs	r7, r7, #29
 8003094:	432a      	orrs	r2, r5
 8003096:	433a      	orrs	r2, r7
 8003098:	0753      	lsls	r3, r2, #29
 800309a:	d047      	beq.n	800312c <__aeabi_d2f+0xf8>
 800309c:	230f      	movs	r3, #15
 800309e:	4013      	ands	r3, r2
 80030a0:	2b04      	cmp	r3, #4
 80030a2:	d000      	beq.n	80030a6 <__aeabi_d2f+0x72>
 80030a4:	3204      	adds	r2, #4
 80030a6:	2380      	movs	r3, #128	; 0x80
 80030a8:	04db      	lsls	r3, r3, #19
 80030aa:	4013      	ands	r3, r2
 80030ac:	d03e      	beq.n	800312c <__aeabi_d2f+0xf8>
 80030ae:	1c48      	adds	r0, r1, #1
 80030b0:	29fe      	cmp	r1, #254	; 0xfe
 80030b2:	d0d1      	beq.n	8003058 <__aeabi_d2f+0x24>
 80030b4:	0192      	lsls	r2, r2, #6
 80030b6:	0a52      	lsrs	r2, r2, #9
 80030b8:	b2c0      	uxtb	r0, r0
 80030ba:	e7cf      	b.n	800305c <__aeabi_d2f+0x28>
 80030bc:	2000      	movs	r0, #0
 80030be:	2200      	movs	r2, #0
 80030c0:	e7cc      	b.n	800305c <__aeabi_d2f+0x28>
 80030c2:	000a      	movs	r2, r1
 80030c4:	3217      	adds	r2, #23
 80030c6:	db2f      	blt.n	8003128 <__aeabi_d2f+0xf4>
 80030c8:	2680      	movs	r6, #128	; 0x80
 80030ca:	0436      	lsls	r6, r6, #16
 80030cc:	432e      	orrs	r6, r5
 80030ce:	251e      	movs	r5, #30
 80030d0:	1a6d      	subs	r5, r5, r1
 80030d2:	2d1f      	cmp	r5, #31
 80030d4:	dd11      	ble.n	80030fa <__aeabi_d2f+0xc6>
 80030d6:	2202      	movs	r2, #2
 80030d8:	4252      	negs	r2, r2
 80030da:	1a52      	subs	r2, r2, r1
 80030dc:	0031      	movs	r1, r6
 80030de:	40d1      	lsrs	r1, r2
 80030e0:	2d20      	cmp	r5, #32
 80030e2:	d004      	beq.n	80030ee <__aeabi_d2f+0xba>
 80030e4:	4a14      	ldr	r2, [pc, #80]	; (8003138 <__aeabi_d2f+0x104>)
 80030e6:	4694      	mov	ip, r2
 80030e8:	4463      	add	r3, ip
 80030ea:	409e      	lsls	r6, r3
 80030ec:	4337      	orrs	r7, r6
 80030ee:	003a      	movs	r2, r7
 80030f0:	1e53      	subs	r3, r2, #1
 80030f2:	419a      	sbcs	r2, r3
 80030f4:	430a      	orrs	r2, r1
 80030f6:	2100      	movs	r1, #0
 80030f8:	e7ce      	b.n	8003098 <__aeabi_d2f+0x64>
 80030fa:	4a10      	ldr	r2, [pc, #64]	; (800313c <__aeabi_d2f+0x108>)
 80030fc:	0038      	movs	r0, r7
 80030fe:	4694      	mov	ip, r2
 8003100:	4463      	add	r3, ip
 8003102:	4098      	lsls	r0, r3
 8003104:	003a      	movs	r2, r7
 8003106:	1e41      	subs	r1, r0, #1
 8003108:	4188      	sbcs	r0, r1
 800310a:	409e      	lsls	r6, r3
 800310c:	40ea      	lsrs	r2, r5
 800310e:	4330      	orrs	r0, r6
 8003110:	4302      	orrs	r2, r0
 8003112:	2100      	movs	r1, #0
 8003114:	0753      	lsls	r3, r2, #29
 8003116:	d1c1      	bne.n	800309c <__aeabi_d2f+0x68>
 8003118:	2180      	movs	r1, #128	; 0x80
 800311a:	0013      	movs	r3, r2
 800311c:	04c9      	lsls	r1, r1, #19
 800311e:	2001      	movs	r0, #1
 8003120:	400b      	ands	r3, r1
 8003122:	420a      	tst	r2, r1
 8003124:	d1c6      	bne.n	80030b4 <__aeabi_d2f+0x80>
 8003126:	e7a3      	b.n	8003070 <__aeabi_d2f+0x3c>
 8003128:	2300      	movs	r3, #0
 800312a:	e7a0      	b.n	800306e <__aeabi_d2f+0x3a>
 800312c:	000b      	movs	r3, r1
 800312e:	e79f      	b.n	8003070 <__aeabi_d2f+0x3c>
 8003130:	000007fe 	.word	0x000007fe
 8003134:	fffffc80 	.word	0xfffffc80
 8003138:	fffffca2 	.word	0xfffffca2
 800313c:	fffffc82 	.word	0xfffffc82

08003140 <__clzsi2>:
 8003140:	211c      	movs	r1, #28
 8003142:	2301      	movs	r3, #1
 8003144:	041b      	lsls	r3, r3, #16
 8003146:	4298      	cmp	r0, r3
 8003148:	d301      	bcc.n	800314e <__clzsi2+0xe>
 800314a:	0c00      	lsrs	r0, r0, #16
 800314c:	3910      	subs	r1, #16
 800314e:	0a1b      	lsrs	r3, r3, #8
 8003150:	4298      	cmp	r0, r3
 8003152:	d301      	bcc.n	8003158 <__clzsi2+0x18>
 8003154:	0a00      	lsrs	r0, r0, #8
 8003156:	3908      	subs	r1, #8
 8003158:	091b      	lsrs	r3, r3, #4
 800315a:	4298      	cmp	r0, r3
 800315c:	d301      	bcc.n	8003162 <__clzsi2+0x22>
 800315e:	0900      	lsrs	r0, r0, #4
 8003160:	3904      	subs	r1, #4
 8003162:	a202      	add	r2, pc, #8	; (adr r2, 800316c <__clzsi2+0x2c>)
 8003164:	5c10      	ldrb	r0, [r2, r0]
 8003166:	1840      	adds	r0, r0, r1
 8003168:	4770      	bx	lr
 800316a:	46c0      	nop			; (mov r8, r8)
 800316c:	02020304 	.word	0x02020304
 8003170:	01010101 	.word	0x01010101
	...

0800317c <__clzdi2>:
 800317c:	b510      	push	{r4, lr}
 800317e:	2900      	cmp	r1, #0
 8003180:	d103      	bne.n	800318a <__clzdi2+0xe>
 8003182:	f7ff ffdd 	bl	8003140 <__clzsi2>
 8003186:	3020      	adds	r0, #32
 8003188:	e002      	b.n	8003190 <__clzdi2+0x14>
 800318a:	0008      	movs	r0, r1
 800318c:	f7ff ffd8 	bl	8003140 <__clzsi2>
 8003190:	bd10      	pop	{r4, pc}
 8003192:	46c0      	nop			; (mov r8, r8)

08003194 <cJSON_strdup>:

static internal_hooks global_hooks = { internal_malloc, internal_free,
internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char *string,
		const internal_hooks *const hooks) {
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
	size_t length = 0;
 800319e:	2300      	movs	r3, #0
 80031a0:	60fb      	str	r3, [r7, #12]
	unsigned char *copy = NULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	60bb      	str	r3, [r7, #8]

	if (string == NULL) {
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <cJSON_strdup+0x1c>
		return NULL;
 80031ac:	2300      	movs	r3, #0
 80031ae:	e019      	b.n	80031e4 <cJSON_strdup+0x50>
	}

	length = strlen((const char*) string) + sizeof("");
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	0018      	movs	r0, r3
 80031b4:	f7fc ffa8 	bl	8000108 <strlen>
 80031b8:	0003      	movs	r3, r0
 80031ba:	3301      	adds	r3, #1
 80031bc:	60fb      	str	r3, [r7, #12]
	copy = (unsigned char*) hooks->allocate(length);
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	0010      	movs	r0, r2
 80031c6:	4798      	blx	r3
 80031c8:	0003      	movs	r3, r0
 80031ca:	60bb      	str	r3, [r7, #8]
	if (copy == NULL) {
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <cJSON_strdup+0x42>
		return NULL;
 80031d2:	2300      	movs	r3, #0
 80031d4:	e006      	b.n	80031e4 <cJSON_strdup+0x50>
	}
	memcpy(copy, string, length);
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	6879      	ldr	r1, [r7, #4]
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	0018      	movs	r0, r3
 80031de:	f009 fa93 	bl	800c708 <memcpy>

	return copy;
 80031e2:	68bb      	ldr	r3, [r7, #8]
}
 80031e4:	0018      	movs	r0, r3
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b004      	add	sp, #16
 80031ea:	bd80      	pop	{r7, pc}

080031ec <cJSON_New_Item>:
		global_hooks.reallocate = realloc;
	}
}

/* Internal constructor. */
static cJSON* cJSON_New_Item(const internal_hooks *const hooks) {
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
	cJSON *node = (cJSON*) hooks->allocate(sizeof(cJSON));
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2028      	movs	r0, #40	; 0x28
 80031fa:	4798      	blx	r3
 80031fc:	0003      	movs	r3, r0
 80031fe:	60fb      	str	r3, [r7, #12]
	if (node) {
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d005      	beq.n	8003212 <cJSON_New_Item+0x26>
		memset(node, '\0', sizeof(cJSON));
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2228      	movs	r2, #40	; 0x28
 800320a:	2100      	movs	r1, #0
 800320c:	0018      	movs	r0, r3
 800320e:	f009 f9af 	bl	800c570 <memset>
	}

	return node;
 8003212:	68fb      	ldr	r3, [r7, #12]
}
 8003214:	0018      	movs	r0, r3
 8003216:	46bd      	mov	sp, r7
 8003218:	b004      	add	sp, #16
 800321a:	bd80      	pop	{r7, pc}

0800321c <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item) {
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
	cJSON *next = NULL;
 8003224:	2300      	movs	r3, #0
 8003226:	60fb      	str	r3, [r7, #12]
	while (item != NULL) {
 8003228:	e03e      	b.n	80032a8 <cJSON_Delete+0x8c>
		next = item->next;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	60fb      	str	r3, [r7, #12]
		if (!(item->type & cJSON_IsReference) && (item->child != NULL)) {
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	68da      	ldr	r2, [r3, #12]
 8003234:	2380      	movs	r3, #128	; 0x80
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	4013      	ands	r3, r2
 800323a:	d108      	bne.n	800324e <cJSON_Delete+0x32>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d004      	beq.n	800324e <cJSON_Delete+0x32>
			cJSON_Delete(item->child);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	0018      	movs	r0, r3
 800324a:	f7ff ffe7 	bl	800321c <cJSON_Delete>
		}
		if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL)) {
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	68da      	ldr	r2, [r3, #12]
 8003252:	2380      	movs	r3, #128	; 0x80
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	4013      	ands	r3, r2
 8003258:	d10c      	bne.n	8003274 <cJSON_Delete+0x58>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d008      	beq.n	8003274 <cJSON_Delete+0x58>
			global_hooks.deallocate(item->valuestring);
 8003262:	4b15      	ldr	r3, [pc, #84]	; (80032b8 <cJSON_Delete+0x9c>)
 8003264:	685a      	ldr	r2, [r3, #4]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	0018      	movs	r0, r3
 800326c:	4790      	blx	r2
			item->valuestring = NULL;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	611a      	str	r2, [r3, #16]
		}
		if (!(item->type & cJSON_StringIsConst) && (item->string != NULL)) {
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	68da      	ldr	r2, [r3, #12]
 8003278:	2380      	movs	r3, #128	; 0x80
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	4013      	ands	r3, r2
 800327e:	d10c      	bne.n	800329a <cJSON_Delete+0x7e>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d008      	beq.n	800329a <cJSON_Delete+0x7e>
			global_hooks.deallocate(item->string);
 8003288:	4b0b      	ldr	r3, [pc, #44]	; (80032b8 <cJSON_Delete+0x9c>)
 800328a:	685a      	ldr	r2, [r3, #4]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	0018      	movs	r0, r3
 8003292:	4790      	blx	r2
			item->string = NULL;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	621a      	str	r2, [r3, #32]
		}
		global_hooks.deallocate(item);
 800329a:	4b07      	ldr	r3, [pc, #28]	; (80032b8 <cJSON_Delete+0x9c>)
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	0010      	movs	r0, r2
 80032a2:	4798      	blx	r3
		item = next;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	607b      	str	r3, [r7, #4]
	while (item != NULL) {
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1bd      	bne.n	800322a <cJSON_Delete+0xe>
	}
}
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	46c0      	nop			; (mov r8, r8)
 80032b2:	46bd      	mov	sp, r7
 80032b4:	b004      	add	sp, #16
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	20000000 	.word	0x20000000

080032bc <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void) {
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
	return '.';
 80032c0:	232e      	movs	r3, #46	; 0x2e
#endif
}
 80032c2:	0018      	movs	r0, r3
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <ensure>:
	cJSON_bool format; /* is this print a formatted print */
	internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer *const p, size_t needed) {
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
	unsigned char *newbuffer = NULL;
 80032d2:	2300      	movs	r3, #0
 80032d4:	60fb      	str	r3, [r7, #12]
	size_t newsize = 0;
 80032d6:	2300      	movs	r3, #0
 80032d8:	60bb      	str	r3, [r7, #8]

	if ((p == NULL) || (p->buffer == NULL)) {
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d003      	beq.n	80032e8 <ensure+0x20>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d101      	bne.n	80032ec <ensure+0x24>
		return NULL;
 80032e8:	2300      	movs	r3, #0
 80032ea:	e086      	b.n	80033fa <ensure+0x132>
	}

	if ((p->length > 0) && (p->offset >= p->length)) {
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d007      	beq.n	8003304 <ensure+0x3c>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689a      	ldr	r2, [r3, #8]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d301      	bcc.n	8003304 <ensure+0x3c>
		/* make sure that offset is valid */
		return NULL;
 8003300:	2300      	movs	r3, #0
 8003302:	e07a      	b.n	80033fa <ensure+0x132>
	}

	if (needed > INT_MAX) {
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	2b00      	cmp	r3, #0
 8003308:	da01      	bge.n	800330e <ensure+0x46>
		/* sizes bigger than INT_MAX are currently not supported */
		return NULL;
 800330a:	2300      	movs	r3, #0
 800330c:	e075      	b.n	80033fa <ensure+0x132>
	}

	needed += p->offset + 1;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689a      	ldr	r2, [r3, #8]
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	18d3      	adds	r3, r2, r3
 8003316:	3301      	adds	r3, #1
 8003318:	603b      	str	r3, [r7, #0]
	if (needed <= p->length) {
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	429a      	cmp	r2, r3
 8003322:	d805      	bhi.n	8003330 <ensure+0x68>
		return p->buffer + p->offset;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	18d3      	adds	r3, r2, r3
 800332e:	e064      	b.n	80033fa <ensure+0x132>
	}

	if (p->noalloc) {
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	691b      	ldr	r3, [r3, #16]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <ensure+0x74>
		return NULL;
 8003338:	2300      	movs	r3, #0
 800333a:	e05e      	b.n	80033fa <ensure+0x132>
	}

	/* calculate new buffer size */
	if (needed > (INT_MAX / 2)) {
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	2380      	movs	r3, #128	; 0x80
 8003340:	05db      	lsls	r3, r3, #23
 8003342:	429a      	cmp	r2, r3
 8003344:	d307      	bcc.n	8003356 <ensure+0x8e>
		/* overflow of int, use INT_MAX if possible */
		if (needed <= INT_MAX) {
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	db02      	blt.n	8003352 <ensure+0x8a>
			newsize = INT_MAX;
 800334c:	4b2d      	ldr	r3, [pc, #180]	; (8003404 <ensure+0x13c>)
 800334e:	60bb      	str	r3, [r7, #8]
 8003350:	e004      	b.n	800335c <ensure+0x94>
		} else {
			return NULL;
 8003352:	2300      	movs	r3, #0
 8003354:	e051      	b.n	80033fa <ensure+0x132>
		}
	} else {
		newsize = needed * 2;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	60bb      	str	r3, [r7, #8]
	}

	if (p->hooks.reallocate != NULL) {
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a1b      	ldr	r3, [r3, #32]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d019      	beq.n	8003398 <ensure+0xd0>
		/* reallocate with realloc if available */
		newbuffer = (unsigned char*) p->hooks.reallocate(p->buffer, newsize);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a1a      	ldr	r2, [r3, #32]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68b9      	ldr	r1, [r7, #8]
 800336e:	0018      	movs	r0, r3
 8003370:	4790      	blx	r2
 8003372:	0003      	movs	r3, r0
 8003374:	60fb      	str	r3, [r7, #12]
		if (newbuffer == NULL) {
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d134      	bne.n	80033e6 <ensure+0x11e>
			p->hooks.deallocate(p->buffer);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	69da      	ldr	r2, [r3, #28]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	0018      	movs	r0, r3
 8003386:	4790      	blx	r2
			p->length = 0;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	605a      	str	r2, [r3, #4]
			p->buffer = NULL;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	601a      	str	r2, [r3, #0]

			return NULL;
 8003394:	2300      	movs	r3, #0
 8003396:	e030      	b.n	80033fa <ensure+0x132>
		}
	} else {
		/* otherwise reallocate manually */
		newbuffer = (unsigned char*) p->hooks.allocate(newsize);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	0010      	movs	r0, r2
 80033a0:	4798      	blx	r3
 80033a2:	0003      	movs	r3, r0
 80033a4:	60fb      	str	r3, [r7, #12]
		if (!newbuffer) {
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10d      	bne.n	80033c8 <ensure+0x100>
			p->hooks.deallocate(p->buffer);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69da      	ldr	r2, [r3, #28]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	0018      	movs	r0, r3
 80033b6:	4790      	blx	r2
			p->length = 0;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	605a      	str	r2, [r3, #4]
			p->buffer = NULL;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	601a      	str	r2, [r3, #0]

			return NULL;
 80033c4:	2300      	movs	r3, #0
 80033c6:	e018      	b.n	80033fa <ensure+0x132>
		}

		memcpy(newbuffer, p->buffer, p->offset + 1);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6819      	ldr	r1, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	1c5a      	adds	r2, r3, #1
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	0018      	movs	r0, r3
 80033d6:	f009 f997 	bl	800c708 <memcpy>
		p->hooks.deallocate(p->buffer);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	69da      	ldr	r2, [r3, #28]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	0018      	movs	r0, r3
 80033e4:	4790      	blx	r2
	}
	p->length = newsize;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	605a      	str	r2, [r3, #4]
	p->buffer = newbuffer;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	601a      	str	r2, [r3, #0]

	return newbuffer + p->offset;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	18d3      	adds	r3, r2, r3
}
 80033fa:	0018      	movs	r0, r3
 80033fc:	46bd      	mov	sp, r7
 80033fe:	b004      	add	sp, #16
 8003400:	bd80      	pop	{r7, pc}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	7fffffff 	.word	0x7fffffff

08003408 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer *const buffer) {
 8003408:	b590      	push	{r4, r7, lr}
 800340a:	b085      	sub	sp, #20
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
	const unsigned char *buffer_pointer = NULL;
 8003410:	2300      	movs	r3, #0
 8003412:	60fb      	str	r3, [r7, #12]
	if ((buffer == NULL) || (buffer->buffer == NULL)) {
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d014      	beq.n	8003444 <update_offset+0x3c>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d010      	beq.n	8003444 <update_offset+0x3c>
		return;
	}
	buffer_pointer = buffer->buffer + buffer->offset;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	18d3      	adds	r3, r2, r3
 800342c:	60fb      	str	r3, [r7, #12]

	buffer->offset += strlen((const char*) buffer_pointer);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689c      	ldr	r4, [r3, #8]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	0018      	movs	r0, r3
 8003436:	f7fc fe67 	bl	8000108 <strlen>
 800343a:	0003      	movs	r3, r0
 800343c:	18e2      	adds	r2, r4, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	609a      	str	r2, [r3, #8]
 8003442:	e000      	b.n	8003446 <update_offset+0x3e>
		return;
 8003444:	46c0      	nop			; (mov r8, r8)
}
 8003446:	46bd      	mov	sp, r7
 8003448:	b005      	add	sp, #20
 800344a:	bd90      	pop	{r4, r7, pc}

0800344c <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b) {
 800344c:	b5b0      	push	{r4, r5, r7, lr}
 800344e:	b08c      	sub	sp, #48	; 0x30
 8003450:	af00      	add	r7, sp, #0
 8003452:	6238      	str	r0, [r7, #32]
 8003454:	6279      	str	r1, [r7, #36]	; 0x24
 8003456:	61ba      	str	r2, [r7, #24]
 8003458:	61fb      	str	r3, [r7, #28]
	double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 800345a:	6a3b      	ldr	r3, [r7, #32]
 800345c:	613b      	str	r3, [r7, #16]
 800345e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	085b      	lsrs	r3, r3, #1
 8003464:	617b      	str	r3, [r7, #20]
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	60bb      	str	r3, [r7, #8]
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	085b      	lsrs	r3, r3, #1
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	68ba      	ldr	r2, [r7, #8]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6938      	ldr	r0, [r7, #16]
 8003478:	6979      	ldr	r1, [r7, #20]
 800347a:	f7fd f801 	bl	8000480 <__aeabi_dcmpgt>
 800347e:	1e03      	subs	r3, r0, #0
 8003480:	d005      	beq.n	800348e <compare_double+0x42>
 8003482:	6a3b      	ldr	r3, [r7, #32]
 8003484:	001c      	movs	r4, r3
 8003486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003488:	005b      	lsls	r3, r3, #1
 800348a:	085d      	lsrs	r5, r3, #1
 800348c:	e004      	b.n	8003498 <compare_double+0x4c>
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	001c      	movs	r4, r3
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	085d      	lsrs	r5, r3, #1
 8003498:	62bc      	str	r4, [r7, #40]	; 0x28
 800349a:	62fd      	str	r5, [r7, #44]	; 0x2c
	return (fabs(a - b) <= maxVal * DBL_EPSILON);
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	6a38      	ldr	r0, [r7, #32]
 80034a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034a4:	f7ff f952 	bl	800274c <__aeabi_dsub>
 80034a8:	0002      	movs	r2, r0
 80034aa:	000b      	movs	r3, r1
 80034ac:	0011      	movs	r1, r2
 80034ae:	6039      	str	r1, [r7, #0]
 80034b0:	005b      	lsls	r3, r3, #1
 80034b2:	085b      	lsrs	r3, r3, #1
 80034b4:	607b      	str	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	4b0a      	ldr	r3, [pc, #40]	; (80034e4 <compare_double+0x98>)
 80034ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034bc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80034be:	f7fe fe83 	bl	80021c8 <__aeabi_dmul>
 80034c2:	0002      	movs	r2, r0
 80034c4:	000b      	movs	r3, r1
 80034c6:	2101      	movs	r1, #1
 80034c8:	1c0c      	adds	r4, r1, #0
 80034ca:	6838      	ldr	r0, [r7, #0]
 80034cc:	6879      	ldr	r1, [r7, #4]
 80034ce:	f7fc ffcd 	bl	800046c <__aeabi_dcmple>
 80034d2:	1e03      	subs	r3, r0, #0
 80034d4:	d101      	bne.n	80034da <compare_double+0x8e>
 80034d6:	2300      	movs	r3, #0
 80034d8:	1c1c      	adds	r4, r3, #0
 80034da:	b2e3      	uxtb	r3, r4
}
 80034dc:	0018      	movs	r0, r3
 80034de:	46bd      	mov	sp, r7
 80034e0:	b00c      	add	sp, #48	; 0x30
 80034e2:	bdb0      	pop	{r4, r5, r7, pc}
 80034e4:	3cb00000 	.word	0x3cb00000

080034e8 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON *const item,
		printbuffer *const output_buffer) {
 80034e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034ea:	b093      	sub	sp, #76	; 0x4c
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
	unsigned char *output_pointer = NULL;
 80034f2:	2300      	movs	r3, #0
 80034f4:	63fb      	str	r3, [r7, #60]	; 0x3c
	double d = item->valuedouble;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	699a      	ldr	r2, [r3, #24]
 80034fa:	69db      	ldr	r3, [r3, #28]
 80034fc:	633a      	str	r2, [r7, #48]	; 0x30
 80034fe:	637b      	str	r3, [r7, #52]	; 0x34
	int length = 0;
 8003500:	2300      	movs	r3, #0
 8003502:	647b      	str	r3, [r7, #68]	; 0x44
	size_t i = 0;
 8003504:	2300      	movs	r3, #0
 8003506:	643b      	str	r3, [r7, #64]	; 0x40
	unsigned char number_buffer[26] = { 0 }; /* temporary buffer to print the number into */
 8003508:	2314      	movs	r3, #20
 800350a:	18fb      	adds	r3, r7, r3
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	3304      	adds	r3, #4
 8003512:	2216      	movs	r2, #22
 8003514:	2100      	movs	r1, #0
 8003516:	0018      	movs	r0, r3
 8003518:	f009 f82a 	bl	800c570 <memset>
	unsigned char decimal_point = get_decimal_point();
 800351c:	232f      	movs	r3, #47	; 0x2f
 800351e:	18fe      	adds	r6, r7, r3
 8003520:	f7ff fecc 	bl	80032bc <get_decimal_point>
 8003524:	0003      	movs	r3, r0
 8003526:	7033      	strb	r3, [r6, #0]
	double test = 0.0;
 8003528:	2200      	movs	r2, #0
 800352a:	2300      	movs	r3, #0
 800352c:	60ba      	str	r2, [r7, #8]
 800352e:	60fb      	str	r3, [r7, #12]

	if (output_buffer == NULL) {
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <print_number+0x52>
		return false;
 8003536:	2300      	movs	r3, #0
 8003538:	e0b3      	b.n	80036a2 <print_number+0x1ba>
	}

	/* This checks for NaN and Infinity */
	if (isnan(d) || isinf(d)) {
 800353a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800353c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800353e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003540:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003542:	f7ff fc85 	bl	8002e50 <__aeabi_dcmpun>
 8003546:	1e03      	subs	r3, r0, #0
 8003548:	d120      	bne.n	800358c <print_number+0xa4>
 800354a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800354c:	001c      	movs	r4, r3
 800354e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	085d      	lsrs	r5, r3, #1
 8003554:	2301      	movs	r3, #1
 8003556:	1c1e      	adds	r6, r3, #0
 8003558:	2201      	movs	r2, #1
 800355a:	4252      	negs	r2, r2
 800355c:	4b53      	ldr	r3, [pc, #332]	; (80036ac <print_number+0x1c4>)
 800355e:	0020      	movs	r0, r4
 8003560:	0029      	movs	r1, r5
 8003562:	f7ff fc75 	bl	8002e50 <__aeabi_dcmpun>
 8003566:	1e03      	subs	r3, r0, #0
 8003568:	d10a      	bne.n	8003580 <print_number+0x98>
 800356a:	2201      	movs	r2, #1
 800356c:	4252      	negs	r2, r2
 800356e:	4b4f      	ldr	r3, [pc, #316]	; (80036ac <print_number+0x1c4>)
 8003570:	0020      	movs	r0, r4
 8003572:	0029      	movs	r1, r5
 8003574:	f7fc ff7a 	bl	800046c <__aeabi_dcmple>
 8003578:	1e03      	subs	r3, r0, #0
 800357a:	d101      	bne.n	8003580 <print_number+0x98>
 800357c:	2300      	movs	r3, #0
 800357e:	1c1e      	adds	r6, r3, #0
 8003580:	b2f3      	uxtb	r3, r6
 8003582:	2201      	movs	r2, #1
 8003584:	4053      	eors	r3, r2
 8003586:	b2db      	uxtb	r3, r3
 8003588:	2b00      	cmp	r3, #0
 800358a:	d009      	beq.n	80035a0 <print_number+0xb8>
		length = sprintf((char*) number_buffer, "null");
 800358c:	4a48      	ldr	r2, [pc, #288]	; (80036b0 <print_number+0x1c8>)
 800358e:	2314      	movs	r3, #20
 8003590:	18fb      	adds	r3, r7, r3
 8003592:	0011      	movs	r1, r2
 8003594:	0018      	movs	r0, r3
 8003596:	f008 feaf 	bl	800c2f8 <siprintf>
 800359a:	0003      	movs	r3, r0
 800359c:	647b      	str	r3, [r7, #68]	; 0x44
 800359e:	e03b      	b.n	8003618 <print_number+0x130>
	} else if (d == (double) item->valueint) {
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	0018      	movs	r0, r3
 80035a6:	f7ff fca7 	bl	8002ef8 <__aeabi_i2d>
 80035aa:	0002      	movs	r2, r0
 80035ac:	000b      	movs	r3, r1
 80035ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80035b0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80035b2:	f7fc ff4b 	bl	800044c <__aeabi_dcmpeq>
 80035b6:	1e03      	subs	r3, r0, #0
 80035b8:	d00a      	beq.n	80035d0 <print_number+0xe8>
		length = sprintf((char*) number_buffer, "%d", item->valueint);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	695a      	ldr	r2, [r3, #20]
 80035be:	493d      	ldr	r1, [pc, #244]	; (80036b4 <print_number+0x1cc>)
 80035c0:	2314      	movs	r3, #20
 80035c2:	18fb      	adds	r3, r7, r3
 80035c4:	0018      	movs	r0, r3
 80035c6:	f008 fe97 	bl	800c2f8 <siprintf>
 80035ca:	0003      	movs	r3, r0
 80035cc:	647b      	str	r3, [r7, #68]	; 0x44
 80035ce:	e023      	b.n	8003618 <print_number+0x130>
	} else {
		/* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
		length = sprintf((char*) number_buffer, "%1.15g", d);
 80035d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035d4:	4938      	ldr	r1, [pc, #224]	; (80036b8 <print_number+0x1d0>)
 80035d6:	2414      	movs	r4, #20
 80035d8:	1938      	adds	r0, r7, r4
 80035da:	f008 fe8d 	bl	800c2f8 <siprintf>
 80035de:	0003      	movs	r3, r0
 80035e0:	647b      	str	r3, [r7, #68]	; 0x44

		/* Check whether the original double can be recovered */
		if ((sscanf((char*) number_buffer, "%lg", &test) != 1)
 80035e2:	2308      	movs	r3, #8
 80035e4:	18fa      	adds	r2, r7, r3
 80035e6:	4935      	ldr	r1, [pc, #212]	; (80036bc <print_number+0x1d4>)
 80035e8:	193b      	adds	r3, r7, r4
 80035ea:	0018      	movs	r0, r3
 80035ec:	f008 fea4 	bl	800c338 <siscanf>
 80035f0:	0003      	movs	r3, r0
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d107      	bne.n	8003606 <print_number+0x11e>
				|| !compare_double((double) test, d)) {
 80035f6:	68b8      	ldr	r0, [r7, #8]
 80035f8:	68f9      	ldr	r1, [r7, #12]
 80035fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035fe:	f7ff ff25 	bl	800344c <compare_double>
 8003602:	1e03      	subs	r3, r0, #0
 8003604:	d108      	bne.n	8003618 <print_number+0x130>
			/* If not, print with 17 decimal places of precision */
			length = sprintf((char*) number_buffer, "%1.17g", d);
 8003606:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800360a:	492d      	ldr	r1, [pc, #180]	; (80036c0 <print_number+0x1d8>)
 800360c:	2014      	movs	r0, #20
 800360e:	1838      	adds	r0, r7, r0
 8003610:	f008 fe72 	bl	800c2f8 <siprintf>
 8003614:	0003      	movs	r3, r0
 8003616:	647b      	str	r3, [r7, #68]	; 0x44
		}
	}

	/* sprintf failed or buffer overrun occurred */
	if ((length < 0) || (length > (int) (sizeof(number_buffer) - 1))) {
 8003618:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800361a:	2b00      	cmp	r3, #0
 800361c:	db02      	blt.n	8003624 <print_number+0x13c>
 800361e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003620:	2b19      	cmp	r3, #25
 8003622:	dd01      	ble.n	8003628 <print_number+0x140>
		return false;
 8003624:	2300      	movs	r3, #0
 8003626:	e03c      	b.n	80036a2 <print_number+0x1ba>
	}

	/* reserve appropriate space in the output */
	output_pointer = ensure(output_buffer, (size_t) length + sizeof(""));
 8003628:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800362a:	1c5a      	adds	r2, r3, #1
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	0011      	movs	r1, r2
 8003630:	0018      	movs	r0, r3
 8003632:	f7ff fe49 	bl	80032c8 <ensure>
 8003636:	0003      	movs	r3, r0
 8003638:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (output_pointer == NULL) {
 800363a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800363c:	2b00      	cmp	r3, #0
 800363e:	d101      	bne.n	8003644 <print_number+0x15c>
		return false;
 8003640:	2300      	movs	r3, #0
 8003642:	e02e      	b.n	80036a2 <print_number+0x1ba>
	}

	/* copy the printed number to the output and replace locale
	 * dependent decimal point with '.' */
	for (i = 0; i < ((size_t) length); i++) {
 8003644:	2300      	movs	r3, #0
 8003646:	643b      	str	r3, [r7, #64]	; 0x40
 8003648:	e01b      	b.n	8003682 <print_number+0x19a>
		if (number_buffer[i] == decimal_point) {
 800364a:	2314      	movs	r3, #20
 800364c:	18fa      	adds	r2, r7, r3
 800364e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003650:	18d3      	adds	r3, r2, r3
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	222f      	movs	r2, #47	; 0x2f
 8003656:	18ba      	adds	r2, r7, r2
 8003658:	7812      	ldrb	r2, [r2, #0]
 800365a:	429a      	cmp	r2, r3
 800365c:	d105      	bne.n	800366a <print_number+0x182>
			output_pointer[i] = '.';
 800365e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003660:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003662:	18d3      	adds	r3, r2, r3
 8003664:	222e      	movs	r2, #46	; 0x2e
 8003666:	701a      	strb	r2, [r3, #0]
			continue;
 8003668:	e008      	b.n	800367c <print_number+0x194>
		}

		output_pointer[i] = number_buffer[i];
 800366a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800366c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800366e:	18d3      	adds	r3, r2, r3
 8003670:	2214      	movs	r2, #20
 8003672:	18b9      	adds	r1, r7, r2
 8003674:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003676:	188a      	adds	r2, r1, r2
 8003678:	7812      	ldrb	r2, [r2, #0]
 800367a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < ((size_t) length); i++) {
 800367c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800367e:	3301      	adds	r3, #1
 8003680:	643b      	str	r3, [r7, #64]	; 0x40
 8003682:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003684:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003686:	429a      	cmp	r2, r3
 8003688:	d3df      	bcc.n	800364a <print_number+0x162>
	}
	output_pointer[i] = '\0';
 800368a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800368c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800368e:	18d3      	adds	r3, r2, r3
 8003690:	2200      	movs	r2, #0
 8003692:	701a      	strb	r2, [r3, #0]

	output_buffer->offset += (size_t) length;
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800369a:	18d2      	adds	r2, r2, r3
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	609a      	str	r2, [r3, #8]

	return true;
 80036a0:	2301      	movs	r3, #1
}
 80036a2:	0018      	movs	r0, r3
 80036a4:	46bd      	mov	sp, r7
 80036a6:	b013      	add	sp, #76	; 0x4c
 80036a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036aa:	46c0      	nop			; (mov r8, r8)
 80036ac:	7fefffff 	.word	0x7fefffff
 80036b0:	0800f7fc 	.word	0x0800f7fc
 80036b4:	0800f804 	.word	0x0800f804
 80036b8:	0800f808 	.word	0x0800f808
 80036bc:	0800f810 	.word	0x0800f810
 80036c0:	0800f814 	.word	0x0800f814

080036c4 <print_string_ptr>:
	return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char *const input,
		printbuffer *const output_buffer) {
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b088      	sub	sp, #32
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
	const unsigned char *input_pointer = NULL;
 80036ce:	2300      	movs	r3, #0
 80036d0:	61fb      	str	r3, [r7, #28]
	unsigned char *output = NULL;
 80036d2:	2300      	movs	r3, #0
 80036d4:	613b      	str	r3, [r7, #16]
	unsigned char *output_pointer = NULL;
 80036d6:	2300      	movs	r3, #0
 80036d8:	61bb      	str	r3, [r7, #24]
	size_t output_length = 0;
 80036da:	2300      	movs	r3, #0
 80036dc:	60fb      	str	r3, [r7, #12]
	/* numbers of additional characters needed for escaping */
	size_t escape_characters = 0;
 80036de:	2300      	movs	r3, #0
 80036e0:	617b      	str	r3, [r7, #20]

	if (output_buffer == NULL) {
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d101      	bne.n	80036ec <print_string_ptr+0x28>
		return false;
 80036e8:	2300      	movs	r3, #0
 80036ea:	e0e0      	b.n	80038ae <print_string_ptr+0x1ea>
	}

	/* empty string */
	if (input == NULL) {
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d115      	bne.n	800371e <print_string_ptr+0x5a>
		output = ensure(output_buffer, sizeof("\"\""));
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	2103      	movs	r1, #3
 80036f6:	0018      	movs	r0, r3
 80036f8:	f7ff fde6 	bl	80032c8 <ensure>
 80036fc:	0003      	movs	r3, r0
 80036fe:	613b      	str	r3, [r7, #16]
		if (output == NULL) {
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <print_string_ptr+0x46>
			return false;
 8003706:	2300      	movs	r3, #0
 8003708:	e0d1      	b.n	80038ae <print_string_ptr+0x1ea>
		}
		strcpy((char*) output, "\"\"");
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	4b6a      	ldr	r3, [pc, #424]	; (80038b8 <print_string_ptr+0x1f4>)
 800370e:	0010      	movs	r0, r2
 8003710:	0019      	movs	r1, r3
 8003712:	2303      	movs	r3, #3
 8003714:	001a      	movs	r2, r3
 8003716:	f008 fff7 	bl	800c708 <memcpy>

		return true;
 800371a:	2301      	movs	r3, #1
 800371c:	e0c7      	b.n	80038ae <print_string_ptr+0x1ea>
	}

	/* set "flag" to 1 if something needs to be escaped */
	for (input_pointer = input; *input_pointer; input_pointer++) {
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	61fb      	str	r3, [r7, #28]
 8003722:	e022      	b.n	800376a <print_string_ptr+0xa6>
		switch (*input_pointer) {
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	2b22      	cmp	r3, #34	; 0x22
 800372a:	dc0d      	bgt.n	8003748 <print_string_ptr+0x84>
 800372c:	2b08      	cmp	r3, #8
 800372e:	db11      	blt.n	8003754 <print_string_ptr+0x90>
 8003730:	3b08      	subs	r3, #8
 8003732:	4a62      	ldr	r2, [pc, #392]	; (80038bc <print_string_ptr+0x1f8>)
 8003734:	40da      	lsrs	r2, r3
 8003736:	0013      	movs	r3, r2
 8003738:	2201      	movs	r2, #1
 800373a:	4013      	ands	r3, r2
 800373c:	1e5a      	subs	r2, r3, #1
 800373e:	4193      	sbcs	r3, r2
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d102      	bne.n	800374c <print_string_ptr+0x88>
 8003746:	e005      	b.n	8003754 <print_string_ptr+0x90>
 8003748:	2b5c      	cmp	r3, #92	; 0x5c
 800374a:	d103      	bne.n	8003754 <print_string_ptr+0x90>
		case '\f':
		case '\n':
		case '\r':
		case '\t':
			/* one character escape sequence */
			escape_characters++;
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	3301      	adds	r3, #1
 8003750:	617b      	str	r3, [r7, #20]
			break;
 8003752:	e007      	b.n	8003764 <print_string_ptr+0xa0>
		default:
			if (*input_pointer < 32) {
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	2b1f      	cmp	r3, #31
 800375a:	d802      	bhi.n	8003762 <print_string_ptr+0x9e>
				/* UTF-16 escape sequence uXXXX */
				escape_characters += 5;
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	3305      	adds	r3, #5
 8003760:	617b      	str	r3, [r7, #20]
			}
			break;
 8003762:	46c0      	nop			; (mov r8, r8)
	for (input_pointer = input; *input_pointer; input_pointer++) {
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	3301      	adds	r3, #1
 8003768:	61fb      	str	r3, [r7, #28]
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1d8      	bne.n	8003724 <print_string_ptr+0x60>
		}
	}
	output_length = (size_t) (input_pointer - input) + escape_characters;
 8003772:	69fa      	ldr	r2, [r7, #28]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	001a      	movs	r2, r3
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	189b      	adds	r3, r3, r2
 800377e:	60fb      	str	r3, [r7, #12]

	output = ensure(output_buffer, output_length + sizeof("\"\""));
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	1cda      	adds	r2, r3, #3
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	0011      	movs	r1, r2
 8003788:	0018      	movs	r0, r3
 800378a:	f7ff fd9d 	bl	80032c8 <ensure>
 800378e:	0003      	movs	r3, r0
 8003790:	613b      	str	r3, [r7, #16]
	if (output == NULL) {
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <print_string_ptr+0xd8>
		return false;
 8003798:	2300      	movs	r3, #0
 800379a:	e088      	b.n	80038ae <print_string_ptr+0x1ea>
	}

	/* no characters have to be escaped */
	if (escape_characters == 0) {
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d117      	bne.n	80037d2 <print_string_ptr+0x10e>
		output[0] = '\"';
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	2222      	movs	r2, #34	; 0x22
 80037a6:	701a      	strb	r2, [r3, #0]
		memcpy(output + 1, input, output_length);
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	3301      	adds	r3, #1
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	6879      	ldr	r1, [r7, #4]
 80037b0:	0018      	movs	r0, r3
 80037b2:	f008 ffa9 	bl	800c708 <memcpy>
		output[output_length + 1] = '\"';
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	3301      	adds	r3, #1
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	18d3      	adds	r3, r2, r3
 80037be:	2222      	movs	r2, #34	; 0x22
 80037c0:	701a      	strb	r2, [r3, #0]
		output[output_length + 2] = '\0';
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	3302      	adds	r3, #2
 80037c6:	693a      	ldr	r2, [r7, #16]
 80037c8:	18d3      	adds	r3, r2, r3
 80037ca:	2200      	movs	r2, #0
 80037cc:	701a      	strb	r2, [r3, #0]

		return true;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e06d      	b.n	80038ae <print_string_ptr+0x1ea>
	}

	output[0] = '\"';
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	2222      	movs	r2, #34	; 0x22
 80037d6:	701a      	strb	r2, [r3, #0]
	output_pointer = output + 1;
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	3301      	adds	r3, #1
 80037dc:	61bb      	str	r3, [r7, #24]
	/* copy the string */
	for (input_pointer = input; *input_pointer != '\0';
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	61fb      	str	r3, [r7, #28]
 80037e2:	e053      	b.n	800388c <print_string_ptr+0x1c8>
			(void) input_pointer++, output_pointer++) {
		if ((*input_pointer > 31) && (*input_pointer != '\"')
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	2b1f      	cmp	r3, #31
 80037ea:	d90c      	bls.n	8003806 <print_string_ptr+0x142>
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	2b22      	cmp	r3, #34	; 0x22
 80037f2:	d008      	beq.n	8003806 <print_string_ptr+0x142>
				&& (*input_pointer != '\\')) {
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	2b5c      	cmp	r3, #92	; 0x5c
 80037fa:	d004      	beq.n	8003806 <print_string_ptr+0x142>
			/* normal character, copy */
			*output_pointer = *input_pointer;
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	781a      	ldrb	r2, [r3, #0]
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	701a      	strb	r2, [r3, #0]
 8003804:	e03c      	b.n	8003880 <print_string_ptr+0x1bc>
		} else {
			/* character needs to be escaped */
			*output_pointer++ = '\\';
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	1c5a      	adds	r2, r3, #1
 800380a:	61ba      	str	r2, [r7, #24]
 800380c:	225c      	movs	r2, #92	; 0x5c
 800380e:	701a      	strb	r2, [r3, #0]
			switch (*input_pointer) {
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	2b22      	cmp	r3, #34	; 0x22
 8003816:	dc09      	bgt.n	800382c <print_string_ptr+0x168>
 8003818:	2b08      	cmp	r3, #8
 800381a:	db25      	blt.n	8003868 <print_string_ptr+0x1a4>
 800381c:	3b08      	subs	r3, #8
 800381e:	2b1a      	cmp	r3, #26
 8003820:	d822      	bhi.n	8003868 <print_string_ptr+0x1a4>
 8003822:	009a      	lsls	r2, r3, #2
 8003824:	4b26      	ldr	r3, [pc, #152]	; (80038c0 <print_string_ptr+0x1fc>)
 8003826:	18d3      	adds	r3, r2, r3
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	469f      	mov	pc, r3
 800382c:	2b5c      	cmp	r3, #92	; 0x5c
 800382e:	d11b      	bne.n	8003868 <print_string_ptr+0x1a4>
			case '\\':
				*output_pointer = '\\';
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	225c      	movs	r2, #92	; 0x5c
 8003834:	701a      	strb	r2, [r3, #0]
				break;
 8003836:	e023      	b.n	8003880 <print_string_ptr+0x1bc>
			case '\"':
				*output_pointer = '\"';
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	2222      	movs	r2, #34	; 0x22
 800383c:	701a      	strb	r2, [r3, #0]
				break;
 800383e:	e01f      	b.n	8003880 <print_string_ptr+0x1bc>
			case '\b':
				*output_pointer = 'b';
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	2262      	movs	r2, #98	; 0x62
 8003844:	701a      	strb	r2, [r3, #0]
				break;
 8003846:	e01b      	b.n	8003880 <print_string_ptr+0x1bc>
			case '\f':
				*output_pointer = 'f';
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	2266      	movs	r2, #102	; 0x66
 800384c:	701a      	strb	r2, [r3, #0]
				break;
 800384e:	e017      	b.n	8003880 <print_string_ptr+0x1bc>
			case '\n':
				*output_pointer = 'n';
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	226e      	movs	r2, #110	; 0x6e
 8003854:	701a      	strb	r2, [r3, #0]
				break;
 8003856:	e013      	b.n	8003880 <print_string_ptr+0x1bc>
			case '\r':
				*output_pointer = 'r';
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	2272      	movs	r2, #114	; 0x72
 800385c:	701a      	strb	r2, [r3, #0]
				break;
 800385e:	e00f      	b.n	8003880 <print_string_ptr+0x1bc>
			case '\t':
				*output_pointer = 't';
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	2274      	movs	r2, #116	; 0x74
 8003864:	701a      	strb	r2, [r3, #0]
				break;
 8003866:	e00b      	b.n	8003880 <print_string_ptr+0x1bc>
			default:
				/* escape and print as unicode codepoint */
				sprintf((char*) output_pointer, "u%04x", *input_pointer);
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	001a      	movs	r2, r3
 800386e:	4915      	ldr	r1, [pc, #84]	; (80038c4 <print_string_ptr+0x200>)
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	0018      	movs	r0, r3
 8003874:	f008 fd40 	bl	800c2f8 <siprintf>
				output_pointer += 4;
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	3304      	adds	r3, #4
 800387c:	61bb      	str	r3, [r7, #24]
				break;
 800387e:	46c0      	nop			; (mov r8, r8)
			(void) input_pointer++, output_pointer++) {
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	3301      	adds	r3, #1
 8003884:	61fb      	str	r3, [r7, #28]
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	3301      	adds	r3, #1
 800388a:	61bb      	str	r3, [r7, #24]
	for (input_pointer = input; *input_pointer != '\0';
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d1a7      	bne.n	80037e4 <print_string_ptr+0x120>
			}
		}
	}
	output[output_length + 1] = '\"';
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	3301      	adds	r3, #1
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	18d3      	adds	r3, r2, r3
 800389c:	2222      	movs	r2, #34	; 0x22
 800389e:	701a      	strb	r2, [r3, #0]
	output[output_length + 2] = '\0';
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	3302      	adds	r3, #2
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	18d3      	adds	r3, r2, r3
 80038a8:	2200      	movs	r2, #0
 80038aa:	701a      	strb	r2, [r3, #0]

	return true;
 80038ac:	2301      	movs	r3, #1
}
 80038ae:	0018      	movs	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	b008      	add	sp, #32
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	46c0      	nop			; (mov r8, r8)
 80038b8:	0800f81c 	.word	0x0800f81c
 80038bc:	04000037 	.word	0x04000037
 80038c0:	0800fa38 	.word	0x0800fa38
 80038c4:	0800f820 	.word	0x0800f820

080038c8 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON *const item, printbuffer *const p) {
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
	return print_string_ptr((unsigned char*) item->valuestring, p);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	0011      	movs	r1, r2
 80038da:	0018      	movs	r0, r3
 80038dc:	f7ff fef2 	bl	80036c4 <print_string_ptr>
 80038e0:	0003      	movs	r3, r0
}
 80038e2:	0018      	movs	r0, r3
 80038e4:	46bd      	mov	sp, r7
 80038e6:	b002      	add	sp, #8
 80038e8:	bd80      	pop	{r7, pc}
	...

080038ec <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char* print(const cJSON *const item, cJSON_bool format,
		const internal_hooks *const hooks) {
 80038ec:	b5b0      	push	{r4, r5, r7, lr}
 80038ee:	b08e      	sub	sp, #56	; 0x38
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
	static const size_t default_buffer_size = 256;
	printbuffer buffer[1];
	unsigned char *printed = NULL;
 80038f8:	2300      	movs	r3, #0
 80038fa:	637b      	str	r3, [r7, #52]	; 0x34

	memset(buffer, 0, sizeof(buffer));
 80038fc:	2410      	movs	r4, #16
 80038fe:	193b      	adds	r3, r7, r4
 8003900:	2224      	movs	r2, #36	; 0x24
 8003902:	2100      	movs	r1, #0
 8003904:	0018      	movs	r0, r3
 8003906:	f008 fe33 	bl	800c570 <memset>

	/* create buffer */
	buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	4b47      	ldr	r3, [pc, #284]	; (8003a2c <print+0x140>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	0018      	movs	r0, r3
 8003914:	4790      	blx	r2
 8003916:	0002      	movs	r2, r0
 8003918:	193b      	adds	r3, r7, r4
 800391a:	601a      	str	r2, [r3, #0]
	buffer->length = default_buffer_size;
 800391c:	4b43      	ldr	r3, [pc, #268]	; (8003a2c <print+0x140>)
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	193b      	adds	r3, r7, r4
 8003922:	605a      	str	r2, [r3, #4]
	buffer->format = format;
 8003924:	0025      	movs	r5, r4
 8003926:	193b      	adds	r3, r7, r4
 8003928:	68ba      	ldr	r2, [r7, #8]
 800392a:	615a      	str	r2, [r3, #20]
	buffer->hooks = *hooks;
 800392c:	197b      	adds	r3, r7, r5
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	3318      	adds	r3, #24
 8003932:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003934:	c313      	stmia	r3!, {r0, r1, r4}
	if (buffer->buffer == NULL) {
 8003936:	002c      	movs	r4, r5
 8003938:	193b      	adds	r3, r7, r4
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d050      	beq.n	80039e2 <print+0xf6>
		goto fail;
	}

	/* print the value */
	if (!print_value(item, buffer)) {
 8003940:	193a      	adds	r2, r7, r4
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	0011      	movs	r1, r2
 8003946:	0018      	movs	r0, r3
 8003948:	f000 f884 	bl	8003a54 <print_value>
 800394c:	1e03      	subs	r3, r0, #0
 800394e:	d04a      	beq.n	80039e6 <print+0xfa>
		goto fail;
	}
	update_offset(buffer);
 8003950:	193b      	adds	r3, r7, r4
 8003952:	0018      	movs	r0, r3
 8003954:	f7ff fd58 	bl	8003408 <update_offset>

	/* check if reallocate is available */
	if (hooks->reallocate != NULL) {
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d011      	beq.n	8003984 <print+0x98>
		printed = (unsigned char*) hooks->reallocate(buffer->buffer,
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	689a      	ldr	r2, [r3, #8]
 8003964:	193b      	adds	r3, r7, r4
 8003966:	6818      	ldr	r0, [r3, #0]
				buffer->offset + 1);
 8003968:	193b      	adds	r3, r7, r4
 800396a:	689b      	ldr	r3, [r3, #8]
		printed = (unsigned char*) hooks->reallocate(buffer->buffer,
 800396c:	3301      	adds	r3, #1
 800396e:	0019      	movs	r1, r3
 8003970:	4790      	blx	r2
 8003972:	0003      	movs	r3, r0
 8003974:	637b      	str	r3, [r7, #52]	; 0x34
		if (printed == NULL) {
 8003976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003978:	2b00      	cmp	r3, #0
 800397a:	d036      	beq.n	80039ea <print+0xfe>
			goto fail;
		}
		buffer->buffer = NULL;
 800397c:	193b      	adds	r3, r7, r4
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
 8003982:	e02c      	b.n	80039de <print+0xf2>
	} else /* otherwise copy the JSON over to a new buffer */
	{
		printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	2410      	movs	r4, #16
 800398a:	193b      	adds	r3, r7, r4
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	3301      	adds	r3, #1
 8003990:	0018      	movs	r0, r3
 8003992:	4790      	blx	r2
 8003994:	0003      	movs	r3, r0
 8003996:	637b      	str	r3, [r7, #52]	; 0x34
		if (printed == NULL) {
 8003998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800399a:	2b00      	cmp	r3, #0
 800399c:	d027      	beq.n	80039ee <print+0x102>
			goto fail;
		}
		memcpy(printed, buffer->buffer,
 800399e:	193b      	adds	r3, r7, r4
 80039a0:	6819      	ldr	r1, [r3, #0]
				cjson_min(buffer->length, buffer->offset + 1));
 80039a2:	193b      	adds	r3, r7, r4
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	1c58      	adds	r0, r3, #1
 80039a8:	193b      	adds	r3, r7, r4
 80039aa:	685a      	ldr	r2, [r3, #4]
		memcpy(printed, buffer->buffer,
 80039ac:	0003      	movs	r3, r0
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d900      	bls.n	80039b4 <print+0xc8>
 80039b2:	0013      	movs	r3, r2
 80039b4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039b6:	001a      	movs	r2, r3
 80039b8:	f008 fea6 	bl	800c708 <memcpy>
		printed[buffer->offset] = '\0'; /* just to be sure */
 80039bc:	2110      	movs	r1, #16
 80039be:	187b      	adds	r3, r7, r1
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039c4:	18d3      	adds	r3, r2, r3
 80039c6:	2200      	movs	r2, #0
 80039c8:	701a      	strb	r2, [r3, #0]

		/* free the buffer */
		hooks->deallocate(buffer->buffer);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685a      	ldr	r2, [r3, #4]
 80039ce:	000c      	movs	r4, r1
 80039d0:	187b      	adds	r3, r7, r1
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	0018      	movs	r0, r3
 80039d6:	4790      	blx	r2
		buffer->buffer = NULL;
 80039d8:	193b      	adds	r3, r7, r4
 80039da:	2200      	movs	r2, #0
 80039dc:	601a      	str	r2, [r3, #0]
	}

	return printed;
 80039de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039e0:	e020      	b.n	8003a24 <print+0x138>
		goto fail;
 80039e2:	46c0      	nop			; (mov r8, r8)
 80039e4:	e004      	b.n	80039f0 <print+0x104>
		goto fail;
 80039e6:	46c0      	nop			; (mov r8, r8)
 80039e8:	e002      	b.n	80039f0 <print+0x104>
			goto fail;
 80039ea:	46c0      	nop			; (mov r8, r8)
 80039ec:	e000      	b.n	80039f0 <print+0x104>
			goto fail;
 80039ee:	46c0      	nop			; (mov r8, r8)

	fail: if (buffer->buffer != NULL) {
 80039f0:	2110      	movs	r1, #16
 80039f2:	187b      	adds	r3, r7, r1
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d009      	beq.n	8003a0e <print+0x122>
		hooks->deallocate(buffer->buffer);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685a      	ldr	r2, [r3, #4]
 80039fe:	000c      	movs	r4, r1
 8003a00:	187b      	adds	r3, r7, r1
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	0018      	movs	r0, r3
 8003a06:	4790      	blx	r2
		buffer->buffer = NULL;
 8003a08:	193b      	adds	r3, r7, r4
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	601a      	str	r2, [r3, #0]
	}

	if (printed != NULL) {
 8003a0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d006      	beq.n	8003a22 <print+0x136>
		hooks->deallocate(printed);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a1a:	0010      	movs	r0, r2
 8003a1c:	4798      	blx	r3
		printed = NULL;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	637b      	str	r3, [r7, #52]	; 0x34
	}

	return NULL;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	0018      	movs	r0, r3
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b00e      	add	sp, #56	; 0x38
 8003a2a:	bdb0      	pop	{r4, r5, r7, pc}
 8003a2c:	0800fb28 	.word	0x0800fb28

08003a30 <cJSON_Print>:

/* Render a cJSON item/entity/structure to text. */
CJSON_PUBLIC(char *) cJSON_Print(const cJSON *item) {
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
	return (char*) print(item, true, &global_hooks);
 8003a38:	4a05      	ldr	r2, [pc, #20]	; (8003a50 <cJSON_Print+0x20>)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2101      	movs	r1, #1
 8003a3e:	0018      	movs	r0, r3
 8003a40:	f7ff ff54 	bl	80038ec <print>
 8003a44:	0003      	movs	r3, r0
}
 8003a46:	0018      	movs	r0, r3
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	b002      	add	sp, #8
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	46c0      	nop			; (mov r8, r8)
 8003a50:	20000000 	.word	0x20000000

08003a54 <print_value>:
	return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON *const item,
		printbuffer *const output_buffer) {
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
	unsigned char *output = NULL;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	60fb      	str	r3, [r7, #12]

	if ((item == NULL) || (output_buffer == NULL)) {
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d002      	beq.n	8003a6e <print_value+0x1a>
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <print_value+0x1e>
		return false;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	e0a1      	b.n	8003bb6 <print_value+0x162>
	}

	switch ((item->type) & 0xFF) {
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	22ff      	movs	r2, #255	; 0xff
 8003a78:	4013      	ands	r3, r2
 8003a7a:	2b80      	cmp	r3, #128	; 0x80
 8003a7c:	d05c      	beq.n	8003b38 <print_value+0xe4>
 8003a7e:	dd00      	ble.n	8003a82 <print_value+0x2e>
 8003a80:	e098      	b.n	8003bb4 <print_value+0x160>
 8003a82:	2b20      	cmp	r3, #32
 8003a84:	dc0a      	bgt.n	8003a9c <print_value+0x48>
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	dc00      	bgt.n	8003a8c <print_value+0x38>
 8003a8a:	e093      	b.n	8003bb4 <print_value+0x160>
 8003a8c:	2b20      	cmp	r3, #32
 8003a8e:	d900      	bls.n	8003a92 <print_value+0x3e>
 8003a90:	e090      	b.n	8003bb4 <print_value+0x160>
 8003a92:	009a      	lsls	r2, r3, #2
 8003a94:	4b4a      	ldr	r3, [pc, #296]	; (8003bc0 <print_value+0x16c>)
 8003a96:	18d3      	adds	r3, r2, r3
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	469f      	mov	pc, r3
 8003a9c:	2b40      	cmp	r3, #64	; 0x40
 8003a9e:	d100      	bne.n	8003aa2 <print_value+0x4e>
 8003aa0:	e080      	b.n	8003ba4 <print_value+0x150>
 8003aa2:	e087      	b.n	8003bb4 <print_value+0x160>
	case cJSON_NULL:
		output = ensure(output_buffer, 5);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	2105      	movs	r1, #5
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	f7ff fc0d 	bl	80032c8 <ensure>
 8003aae:	0003      	movs	r3, r0
 8003ab0:	60fb      	str	r3, [r7, #12]
		if (output == NULL) {
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d101      	bne.n	8003abc <print_value+0x68>
			return false;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	e07c      	b.n	8003bb6 <print_value+0x162>
		}
		strcpy((char*) output, "null");
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	4b41      	ldr	r3, [pc, #260]	; (8003bc4 <print_value+0x170>)
 8003ac0:	0010      	movs	r0, r2
 8003ac2:	0019      	movs	r1, r3
 8003ac4:	2305      	movs	r3, #5
 8003ac6:	001a      	movs	r2, r3
 8003ac8:	f008 fe1e 	bl	800c708 <memcpy>
		return true;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e072      	b.n	8003bb6 <print_value+0x162>

	case cJSON_False:
		output = ensure(output_buffer, 6);
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	2106      	movs	r1, #6
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	f7ff fbf7 	bl	80032c8 <ensure>
 8003ada:	0003      	movs	r3, r0
 8003adc:	60fb      	str	r3, [r7, #12]
		if (output == NULL) {
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d101      	bne.n	8003ae8 <print_value+0x94>
			return false;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	e066      	b.n	8003bb6 <print_value+0x162>
		}
		strcpy((char*) output, "false");
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	4b37      	ldr	r3, [pc, #220]	; (8003bc8 <print_value+0x174>)
 8003aec:	0010      	movs	r0, r2
 8003aee:	0019      	movs	r1, r3
 8003af0:	2306      	movs	r3, #6
 8003af2:	001a      	movs	r2, r3
 8003af4:	f008 fe08 	bl	800c708 <memcpy>
		return true;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e05c      	b.n	8003bb6 <print_value+0x162>

	case cJSON_True:
		output = ensure(output_buffer, 5);
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	2105      	movs	r1, #5
 8003b00:	0018      	movs	r0, r3
 8003b02:	f7ff fbe1 	bl	80032c8 <ensure>
 8003b06:	0003      	movs	r3, r0
 8003b08:	60fb      	str	r3, [r7, #12]
		if (output == NULL) {
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d101      	bne.n	8003b14 <print_value+0xc0>
			return false;
 8003b10:	2300      	movs	r3, #0
 8003b12:	e050      	b.n	8003bb6 <print_value+0x162>
		}
		strcpy((char*) output, "true");
 8003b14:	68fa      	ldr	r2, [r7, #12]
 8003b16:	4b2d      	ldr	r3, [pc, #180]	; (8003bcc <print_value+0x178>)
 8003b18:	0010      	movs	r0, r2
 8003b1a:	0019      	movs	r1, r3
 8003b1c:	2305      	movs	r3, #5
 8003b1e:	001a      	movs	r2, r3
 8003b20:	f008 fdf2 	bl	800c708 <memcpy>
		return true;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e046      	b.n	8003bb6 <print_value+0x162>

	case cJSON_Number:
		return print_number(item, output_buffer);
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	0011      	movs	r1, r2
 8003b2e:	0018      	movs	r0, r3
 8003b30:	f7ff fcda 	bl	80034e8 <print_number>
 8003b34:	0003      	movs	r3, r0
 8003b36:	e03e      	b.n	8003bb6 <print_value+0x162>

	case cJSON_Raw: {
		size_t raw_length = 0;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	60bb      	str	r3, [r7, #8]
		if (item->valuestring == NULL) {
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d101      	bne.n	8003b48 <print_value+0xf4>
			return false;
 8003b44:	2300      	movs	r3, #0
 8003b46:	e036      	b.n	8003bb6 <print_value+0x162>
		}

		raw_length = strlen(item->valuestring) + sizeof("");
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	f7fc fadb 	bl	8000108 <strlen>
 8003b52:	0003      	movs	r3, r0
 8003b54:	3301      	adds	r3, #1
 8003b56:	60bb      	str	r3, [r7, #8]
		output = ensure(output_buffer, raw_length);
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	0011      	movs	r1, r2
 8003b5e:	0018      	movs	r0, r3
 8003b60:	f7ff fbb2 	bl	80032c8 <ensure>
 8003b64:	0003      	movs	r3, r0
 8003b66:	60fb      	str	r3, [r7, #12]
		if (output == NULL) {
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d101      	bne.n	8003b72 <print_value+0x11e>
			return false;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	e021      	b.n	8003bb6 <print_value+0x162>
		}
		memcpy(output, item->valuestring, raw_length);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6919      	ldr	r1, [r3, #16]
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	f008 fdc4 	bl	800c708 <memcpy>
		return true;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e018      	b.n	8003bb6 <print_value+0x162>
	}

	case cJSON_String:
		return print_string(item, output_buffer);
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	0011      	movs	r1, r2
 8003b8a:	0018      	movs	r0, r3
 8003b8c:	f7ff fe9c 	bl	80038c8 <print_string>
 8003b90:	0003      	movs	r3, r0
 8003b92:	e010      	b.n	8003bb6 <print_value+0x162>

	case cJSON_Array:
		return print_array(item, output_buffer);
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	0011      	movs	r1, r2
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	f000 f818 	bl	8003bd0 <print_array>
 8003ba0:	0003      	movs	r3, r0
 8003ba2:	e008      	b.n	8003bb6 <print_value+0x162>

	case cJSON_Object:
		return print_object(item, output_buffer);
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	0011      	movs	r1, r2
 8003baa:	0018      	movs	r0, r3
 8003bac:	f000 f89e 	bl	8003cec <print_object>
 8003bb0:	0003      	movs	r3, r0
 8003bb2:	e000      	b.n	8003bb6 <print_value+0x162>

	default:
		return false;
 8003bb4:	2300      	movs	r3, #0
	}
}
 8003bb6:	0018      	movs	r0, r3
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	b004      	add	sp, #16
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	46c0      	nop			; (mov r8, r8)
 8003bc0:	0800faa4 	.word	0x0800faa4
 8003bc4:	0800f7fc 	.word	0x0800f7fc
 8003bc8:	0800f82c 	.word	0x0800f82c
 8003bcc:	0800f834 	.word	0x0800f834

08003bd0 <print_array>:
	return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON *const item,
		printbuffer *const output_buffer) {
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
	unsigned char *output_pointer = NULL;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	617b      	str	r3, [r7, #20]
	size_t length = 0;
 8003bde:	2300      	movs	r3, #0
 8003be0:	60fb      	str	r3, [r7, #12]
	cJSON *current_element = item->child;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	613b      	str	r3, [r7, #16]

	if (output_buffer == NULL) {
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <print_array+0x22>
		return false;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e078      	b.n	8003ce4 <print_array+0x114>
	}

	/* Compose the output array. */
	/* opening square bracket */
	output_pointer = ensure(output_buffer, 1);
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	0018      	movs	r0, r3
 8003bf8:	f7ff fb66 	bl	80032c8 <ensure>
 8003bfc:	0003      	movs	r3, r0
 8003bfe:	617b      	str	r3, [r7, #20]
	if (output_pointer == NULL) {
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <print_array+0x3a>
		return false;
 8003c06:	2300      	movs	r3, #0
 8003c08:	e06c      	b.n	8003ce4 <print_array+0x114>
	}

	*output_pointer = '[';
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	225b      	movs	r2, #91	; 0x5b
 8003c0e:	701a      	strb	r2, [r3, #0]
	output_buffer->offset++;
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	1c5a      	adds	r2, r3, #1
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	609a      	str	r2, [r3, #8]
	output_buffer->depth++;
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	1c5a      	adds	r2, r3, #1
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	60da      	str	r2, [r3, #12]

	while (current_element != NULL) {
 8003c24:	e041      	b.n	8003caa <print_array+0xda>
		if (!print_value(current_element, output_buffer)) {
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	0011      	movs	r1, r2
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	f7ff ff11 	bl	8003a54 <print_value>
 8003c32:	1e03      	subs	r3, r0, #0
 8003c34:	d101      	bne.n	8003c3a <print_array+0x6a>
			return false;
 8003c36:	2300      	movs	r3, #0
 8003c38:	e054      	b.n	8003ce4 <print_array+0x114>
		}
		update_offset(output_buffer);
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	f7ff fbe3 	bl	8003408 <update_offset>
		if (current_element->next) {
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d02c      	beq.n	8003ca4 <print_array+0xd4>
			length = (size_t) (output_buffer->format ? 2 : 1);
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <print_array+0x86>
 8003c52:	2302      	movs	r3, #2
 8003c54:	e000      	b.n	8003c58 <print_array+0x88>
 8003c56:	2301      	movs	r3, #1
 8003c58:	60fb      	str	r3, [r7, #12]
			output_pointer = ensure(output_buffer, length + 1);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	1c5a      	adds	r2, r3, #1
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	0011      	movs	r1, r2
 8003c62:	0018      	movs	r0, r3
 8003c64:	f7ff fb30 	bl	80032c8 <ensure>
 8003c68:	0003      	movs	r3, r0
 8003c6a:	617b      	str	r3, [r7, #20]
			if (output_pointer == NULL) {
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d101      	bne.n	8003c76 <print_array+0xa6>
				return false;
 8003c72:	2300      	movs	r3, #0
 8003c74:	e036      	b.n	8003ce4 <print_array+0x114>
			}
			*output_pointer++ = ',';
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	1c5a      	adds	r2, r3, #1
 8003c7a:	617a      	str	r2, [r7, #20]
 8003c7c:	222c      	movs	r2, #44	; 0x2c
 8003c7e:	701a      	strb	r2, [r3, #0]
			if (output_buffer->format) {
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	695b      	ldr	r3, [r3, #20]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d004      	beq.n	8003c92 <print_array+0xc2>
				*output_pointer++ = ' ';
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	1c5a      	adds	r2, r3, #1
 8003c8c:	617a      	str	r2, [r7, #20]
 8003c8e:	2220      	movs	r2, #32
 8003c90:	701a      	strb	r2, [r3, #0]
			}
			*output_pointer = '\0';
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	2200      	movs	r2, #0
 8003c96:	701a      	strb	r2, [r3, #0]
			output_buffer->offset += length;
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	18d2      	adds	r2, r2, r3
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	609a      	str	r2, [r3, #8]
		}
		current_element = current_element->next;
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	613b      	str	r3, [r7, #16]
	while (current_element != NULL) {
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d1ba      	bne.n	8003c26 <print_array+0x56>
	}

	output_pointer = ensure(output_buffer, 2);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	2102      	movs	r1, #2
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f7ff fb07 	bl	80032c8 <ensure>
 8003cba:	0003      	movs	r3, r0
 8003cbc:	617b      	str	r3, [r7, #20]
	if (output_pointer == NULL) {
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d101      	bne.n	8003cc8 <print_array+0xf8>
		return false;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	e00d      	b.n	8003ce4 <print_array+0x114>
	}
	*output_pointer++ = ']';
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	1c5a      	adds	r2, r3, #1
 8003ccc:	617a      	str	r2, [r7, #20]
 8003cce:	225d      	movs	r2, #93	; 0x5d
 8003cd0:	701a      	strb	r2, [r3, #0]
	*output_pointer = '\0';
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	701a      	strb	r2, [r3, #0]
	output_buffer->depth--;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	1e5a      	subs	r2, r3, #1
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	60da      	str	r2, [r3, #12]

	return true;
 8003ce2:	2301      	movs	r3, #1
}
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	b006      	add	sp, #24
 8003cea:	bd80      	pop	{r7, pc}

08003cec <print_object>:
	return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON *const item,
		printbuffer *const output_buffer) {
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b088      	sub	sp, #32
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
	unsigned char *output_pointer = NULL;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	61fb      	str	r3, [r7, #28]
	size_t length = 0;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	60fb      	str	r3, [r7, #12]
	cJSON *current_item = item->child;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	61bb      	str	r3, [r7, #24]

	if (output_buffer == NULL) {
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <print_object+0x22>
		return false;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	e116      	b.n	8003f3c <print_object+0x250>
	}

	/* Compose the output: */
	length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d001      	beq.n	8003d1a <print_object+0x2e>
 8003d16:	2302      	movs	r3, #2
 8003d18:	e000      	b.n	8003d1c <print_object+0x30>
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	60fb      	str	r3, [r7, #12]
	output_pointer = ensure(output_buffer, length + 1);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	1c5a      	adds	r2, r3, #1
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	0011      	movs	r1, r2
 8003d26:	0018      	movs	r0, r3
 8003d28:	f7ff face 	bl	80032c8 <ensure>
 8003d2c:	0003      	movs	r3, r0
 8003d2e:	61fb      	str	r3, [r7, #28]
	if (output_pointer == NULL) {
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <print_object+0x4e>
		return false;
 8003d36:	2300      	movs	r3, #0
 8003d38:	e100      	b.n	8003f3c <print_object+0x250>
	}

	*output_pointer++ = '{';
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	1c5a      	adds	r2, r3, #1
 8003d3e:	61fa      	str	r2, [r7, #28]
 8003d40:	227b      	movs	r2, #123	; 0x7b
 8003d42:	701a      	strb	r2, [r3, #0]
	output_buffer->depth++;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	1c5a      	adds	r2, r3, #1
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	60da      	str	r2, [r3, #12]
	if (output_buffer->format) {
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d004      	beq.n	8003d60 <print_object+0x74>
		*output_pointer++ = '\n';
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	1c5a      	adds	r2, r3, #1
 8003d5a:	61fa      	str	r2, [r7, #28]
 8003d5c:	220a      	movs	r2, #10
 8003d5e:	701a      	strb	r2, [r3, #0]
	}
	output_buffer->offset += length;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	18d2      	adds	r2, r2, r3
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	609a      	str	r2, [r3, #8]

	while (current_item) {
 8003d6c:	e0aa      	b.n	8003ec4 <print_object+0x1d8>
		if (output_buffer->format) {
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	695b      	ldr	r3, [r3, #20]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d024      	beq.n	8003dc0 <print_object+0xd4>
			size_t i;
			output_pointer = ensure(output_buffer, output_buffer->depth);
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	0011      	movs	r1, r2
 8003d7e:	0018      	movs	r0, r3
 8003d80:	f7ff faa2 	bl	80032c8 <ensure>
 8003d84:	0003      	movs	r3, r0
 8003d86:	61fb      	str	r3, [r7, #28]
			if (output_pointer == NULL) {
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d101      	bne.n	8003d92 <print_object+0xa6>
				return false;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	e0d4      	b.n	8003f3c <print_object+0x250>
			}
			for (i = 0; i < output_buffer->depth; i++) {
 8003d92:	2300      	movs	r3, #0
 8003d94:	617b      	str	r3, [r7, #20]
 8003d96:	e007      	b.n	8003da8 <print_object+0xbc>
				*output_pointer++ = '\t';
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	1c5a      	adds	r2, r3, #1
 8003d9c:	61fa      	str	r2, [r7, #28]
 8003d9e:	2209      	movs	r2, #9
 8003da0:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < output_buffer->depth; i++) {
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	3301      	adds	r3, #1
 8003da6:	617b      	str	r3, [r7, #20]
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d3f2      	bcc.n	8003d98 <print_object+0xac>
			}
			output_buffer->offset += output_buffer->depth;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	689a      	ldr	r2, [r3, #8]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	18d2      	adds	r2, r2, r3
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	609a      	str	r2, [r3, #8]
		}

		/* print key */
		if (!print_string_ptr((unsigned char*) current_item->string,
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	6a1b      	ldr	r3, [r3, #32]
 8003dc4:	683a      	ldr	r2, [r7, #0]
 8003dc6:	0011      	movs	r1, r2
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f7ff fc7b 	bl	80036c4 <print_string_ptr>
 8003dce:	1e03      	subs	r3, r0, #0
 8003dd0:	d101      	bne.n	8003dd6 <print_object+0xea>
				output_buffer)) {
			return false;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	e0b2      	b.n	8003f3c <print_object+0x250>
		}
		update_offset(output_buffer);
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	0018      	movs	r0, r3
 8003dda:	f7ff fb15 	bl	8003408 <update_offset>

		length = (size_t) (output_buffer->format ? 2 : 1);
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <print_object+0xfe>
 8003de6:	2302      	movs	r3, #2
 8003de8:	e000      	b.n	8003dec <print_object+0x100>
 8003dea:	2301      	movs	r3, #1
 8003dec:	60fb      	str	r3, [r7, #12]
		output_pointer = ensure(output_buffer, length);
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	0011      	movs	r1, r2
 8003df4:	0018      	movs	r0, r3
 8003df6:	f7ff fa67 	bl	80032c8 <ensure>
 8003dfa:	0003      	movs	r3, r0
 8003dfc:	61fb      	str	r3, [r7, #28]
		if (output_pointer == NULL) {
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d101      	bne.n	8003e08 <print_object+0x11c>
			return false;
 8003e04:	2300      	movs	r3, #0
 8003e06:	e099      	b.n	8003f3c <print_object+0x250>
		}
		*output_pointer++ = ':';
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	1c5a      	adds	r2, r3, #1
 8003e0c:	61fa      	str	r2, [r7, #28]
 8003e0e:	223a      	movs	r2, #58	; 0x3a
 8003e10:	701a      	strb	r2, [r3, #0]
		if (output_buffer->format) {
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d004      	beq.n	8003e24 <print_object+0x138>
			*output_pointer++ = '\t';
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	61fa      	str	r2, [r7, #28]
 8003e20:	2209      	movs	r2, #9
 8003e22:	701a      	strb	r2, [r3, #0]
		}
		output_buffer->offset += length;
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	689a      	ldr	r2, [r3, #8]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	18d2      	adds	r2, r2, r3
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	609a      	str	r2, [r3, #8]

		/* print value */
		if (!print_value(current_item, output_buffer)) {
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	0011      	movs	r1, r2
 8003e36:	0018      	movs	r0, r3
 8003e38:	f7ff fe0c 	bl	8003a54 <print_value>
 8003e3c:	1e03      	subs	r3, r0, #0
 8003e3e:	d101      	bne.n	8003e44 <print_object+0x158>
			return false;
 8003e40:	2300      	movs	r3, #0
 8003e42:	e07b      	b.n	8003f3c <print_object+0x250>
		}
		update_offset(output_buffer);
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	0018      	movs	r0, r3
 8003e48:	f7ff fade 	bl	8003408 <update_offset>

		/* print comma if not last */
		length = ((size_t) (output_buffer->format ? 1 : 0)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	695b      	ldr	r3, [r3, #20]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <print_object+0x16c>
 8003e54:	2201      	movs	r2, #1
 8003e56:	e000      	b.n	8003e5a <print_object+0x16e>
 8003e58:	2200      	movs	r2, #0
				+ (size_t) (current_item->next ? 1 : 0));
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <print_object+0x17a>
 8003e62:	2301      	movs	r3, #1
 8003e64:	e000      	b.n	8003e68 <print_object+0x17c>
 8003e66:	2300      	movs	r3, #0
		length = ((size_t) (output_buffer->format ? 1 : 0)
 8003e68:	18d3      	adds	r3, r2, r3
 8003e6a:	60fb      	str	r3, [r7, #12]
		output_pointer = ensure(output_buffer, length + 1);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	1c5a      	adds	r2, r3, #1
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	0011      	movs	r1, r2
 8003e74:	0018      	movs	r0, r3
 8003e76:	f7ff fa27 	bl	80032c8 <ensure>
 8003e7a:	0003      	movs	r3, r0
 8003e7c:	61fb      	str	r3, [r7, #28]
		if (output_pointer == NULL) {
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d101      	bne.n	8003e88 <print_object+0x19c>
			return false;
 8003e84:	2300      	movs	r3, #0
 8003e86:	e059      	b.n	8003f3c <print_object+0x250>
		}
		if (current_item->next) {
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d004      	beq.n	8003e9a <print_object+0x1ae>
			*output_pointer++ = ',';
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	1c5a      	adds	r2, r3, #1
 8003e94:	61fa      	str	r2, [r7, #28]
 8003e96:	222c      	movs	r2, #44	; 0x2c
 8003e98:	701a      	strb	r2, [r3, #0]
		}

		if (output_buffer->format) {
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d004      	beq.n	8003eac <print_object+0x1c0>
			*output_pointer++ = '\n';
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	1c5a      	adds	r2, r3, #1
 8003ea6:	61fa      	str	r2, [r7, #28]
 8003ea8:	220a      	movs	r2, #10
 8003eaa:	701a      	strb	r2, [r3, #0]
		}
		*output_pointer = '\0';
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	701a      	strb	r2, [r3, #0]
		output_buffer->offset += length;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	689a      	ldr	r2, [r3, #8]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	18d2      	adds	r2, r2, r3
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	609a      	str	r2, [r3, #8]

		current_item = current_item->next;
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	61bb      	str	r3, [r7, #24]
	while (current_item) {
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d000      	beq.n	8003ecc <print_object+0x1e0>
 8003eca:	e750      	b.n	8003d6e <print_object+0x82>
	}

	output_pointer = ensure(output_buffer,
			output_buffer->format ? (output_buffer->depth + 1) : 2);
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	695b      	ldr	r3, [r3, #20]
	output_pointer = ensure(output_buffer,
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d003      	beq.n	8003edc <print_object+0x1f0>
			output_buffer->format ? (output_buffer->depth + 1) : 2);
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	68db      	ldr	r3, [r3, #12]
	output_pointer = ensure(output_buffer,
 8003ed8:	3301      	adds	r3, #1
 8003eda:	e000      	b.n	8003ede <print_object+0x1f2>
 8003edc:	2302      	movs	r3, #2
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	0019      	movs	r1, r3
 8003ee2:	0010      	movs	r0, r2
 8003ee4:	f7ff f9f0 	bl	80032c8 <ensure>
 8003ee8:	0003      	movs	r3, r0
 8003eea:	61fb      	str	r3, [r7, #28]
	if (output_pointer == NULL) {
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d101      	bne.n	8003ef6 <print_object+0x20a>
		return false;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	e022      	b.n	8003f3c <print_object+0x250>
	}
	if (output_buffer->format) {
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d010      	beq.n	8003f20 <print_object+0x234>
		size_t i;
		for (i = 0; i < (output_buffer->depth - 1); i++) {
 8003efe:	2300      	movs	r3, #0
 8003f00:	613b      	str	r3, [r7, #16]
 8003f02:	e007      	b.n	8003f14 <print_object+0x228>
			*output_pointer++ = '\t';
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	1c5a      	adds	r2, r3, #1
 8003f08:	61fa      	str	r2, [r7, #28]
 8003f0a:	2209      	movs	r2, #9
 8003f0c:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < (output_buffer->depth - 1); i++) {
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	3301      	adds	r3, #1
 8003f12:	613b      	str	r3, [r7, #16]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	693a      	ldr	r2, [r7, #16]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d3f1      	bcc.n	8003f04 <print_object+0x218>
		}
	}
	*output_pointer++ = '}';
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	1c5a      	adds	r2, r3, #1
 8003f24:	61fa      	str	r2, [r7, #28]
 8003f26:	227d      	movs	r2, #125	; 0x7d
 8003f28:	701a      	strb	r2, [r3, #0]
	*output_pointer = '\0';
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	701a      	strb	r2, [r3, #0]
	output_buffer->depth--;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	1e5a      	subs	r2, r3, #1
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	60da      	str	r2, [r3, #12]

	return true;
 8003f3a:	2301      	movs	r3, #1
}
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	b008      	add	sp, #32
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <suffix_object>:
		const char *string) {
	return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item) {
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
	prev->next = item;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	601a      	str	r2, [r3, #0]
	item->prev = prev;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	605a      	str	r2, [r3, #4]
}
 8003f5a:	46c0      	nop			; (mov r8, r8)
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	b002      	add	sp, #8
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <add_item_to_array>:
	reference->type |= cJSON_IsReference;
	reference->next = reference->prev = NULL;
	return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item) {
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b084      	sub	sp, #16
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
 8003f6a:	6039      	str	r1, [r7, #0]
	cJSON *child = NULL;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	60fb      	str	r3, [r7, #12]

	if ((item == NULL) || (array == NULL) || (array == item)) {
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d006      	beq.n	8003f84 <add_item_to_array+0x22>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d003      	beq.n	8003f84 <add_item_to_array+0x22>
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d101      	bne.n	8003f88 <add_item_to_array+0x26>
		return false;
 8003f84:	2300      	movs	r3, #0
 8003f86:	e01f      	b.n	8003fc8 <add_item_to_array+0x66>
	}

	child = array->child;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	60fb      	str	r3, [r7, #12]
	/*
	 * To find the last item in array quickly, we use prev in array
	 */
	if (child == NULL) {
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d109      	bne.n	8003fa8 <add_item_to_array+0x46>
		/* list is empty, start new one */
		array->child = item;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	609a      	str	r2, [r3, #8]
		item->prev = item;
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	605a      	str	r2, [r3, #4]
		item->next = NULL;
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	601a      	str	r2, [r3, #0]
 8003fa6:	e00e      	b.n	8003fc6 <add_item_to_array+0x64>
	} else {
		/* append to the end */
		if (child->prev) {
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00a      	beq.n	8003fc6 <add_item_to_array+0x64>
			suffix_object(child->prev, item);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	683a      	ldr	r2, [r7, #0]
 8003fb6:	0011      	movs	r1, r2
 8003fb8:	0018      	movs	r0, r3
 8003fba:	f7ff ffc3 	bl	8003f44 <suffix_object>
			array->child->prev = item;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	605a      	str	r2, [r3, #4]
		}
	}

	return true;
 8003fc6:	2301      	movs	r3, #1
}
 8003fc8:	0018      	movs	r0, r3
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b004      	add	sp, #16
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <cast_away_const>:
#endif
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void *string) {
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
	return (void*) string;
 8003fd8:	687b      	ldr	r3, [r7, #4]
}
 8003fda:	0018      	movs	r0, r3
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	b002      	add	sp, #8
 8003fe0:	bd80      	pop	{r7, pc}
	...

08003fe4 <add_item_to_object>:
#pragma GCC diagnostic pop
#endif

static cJSON_bool add_item_to_object(cJSON *const object,
		const char *const string, cJSON *const item,
		const internal_hooks *const hooks, const cJSON_bool constant_key) {
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b086      	sub	sp, #24
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
 8003ff0:	603b      	str	r3, [r7, #0]
	char *new_key = NULL;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	617b      	str	r3, [r7, #20]
	int new_type = cJSON_Invalid;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	613b      	str	r3, [r7, #16]

	if ((object == NULL) || (string == NULL) || (item == NULL)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d009      	beq.n	8004014 <add_item_to_object+0x30>
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d006      	beq.n	8004014 <add_item_to_object+0x30>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <add_item_to_object+0x30>
			|| (object == item)) {
 800400c:	68fa      	ldr	r2, [r7, #12]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	429a      	cmp	r2, r3
 8004012:	d101      	bne.n	8004018 <add_item_to_object+0x34>
		return false;
 8004014:	2300      	movs	r3, #0
 8004016:	e03e      	b.n	8004096 <add_item_to_object+0xb2>
	}

	if (constant_key) {
 8004018:	6a3b      	ldr	r3, [r7, #32]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00c      	beq.n	8004038 <add_item_to_object+0x54>
		new_key = (char*) cast_away_const(string);
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	0018      	movs	r0, r3
 8004022:	f7ff ffd5 	bl	8003fd0 <cast_away_const>
 8004026:	0003      	movs	r3, r0
 8004028:	617b      	str	r3, [r7, #20]
		new_type = item->type | cJSON_StringIsConst;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	2280      	movs	r2, #128	; 0x80
 8004030:	0092      	lsls	r2, r2, #2
 8004032:	4313      	orrs	r3, r2
 8004034:	613b      	str	r3, [r7, #16]
 8004036:	e011      	b.n	800405c <add_item_to_object+0x78>
	} else {
		new_key = (char*) cJSON_strdup((const unsigned char*) string, hooks);
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	0011      	movs	r1, r2
 800403e:	0018      	movs	r0, r3
 8004040:	f7ff f8a8 	bl	8003194 <cJSON_strdup>
 8004044:	0003      	movs	r3, r0
 8004046:	617b      	str	r3, [r7, #20]
		if (new_key == NULL) {
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d101      	bne.n	8004052 <add_item_to_object+0x6e>
			return false;
 800404e:	2300      	movs	r3, #0
 8004050:	e021      	b.n	8004096 <add_item_to_object+0xb2>
		}

		new_type = item->type & ~cJSON_StringIsConst;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	4a12      	ldr	r2, [pc, #72]	; (80040a0 <add_item_to_object+0xbc>)
 8004058:	4013      	ands	r3, r2
 800405a:	613b      	str	r3, [r7, #16]
	}

	if (!(item->type & cJSON_StringIsConst) && (item->string != NULL)) {
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	68da      	ldr	r2, [r3, #12]
 8004060:	2380      	movs	r3, #128	; 0x80
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	4013      	ands	r3, r2
 8004066:	d109      	bne.n	800407c <add_item_to_object+0x98>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d005      	beq.n	800407c <add_item_to_object+0x98>
		hooks->deallocate(item->string);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685a      	ldr	r2, [r3, #4]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a1b      	ldr	r3, [r3, #32]
 8004078:	0018      	movs	r0, r3
 800407a:	4790      	blx	r2
	}

	item->string = new_key;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	621a      	str	r2, [r3, #32]
	item->type = new_type;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	60da      	str	r2, [r3, #12]

	return add_item_to_array(object, item);
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	0011      	movs	r1, r2
 800408e:	0018      	movs	r0, r3
 8004090:	f7ff ff67 	bl	8003f62 <add_item_to_array>
 8004094:	0003      	movs	r3, r0
}
 8004096:	0018      	movs	r0, r3
 8004098:	46bd      	mov	sp, r7
 800409a:	b006      	add	sp, #24
 800409c:	bd80      	pop	{r7, pc}
 800409e:	46c0      	nop			; (mov r8, r8)
 80040a0:	fffffdff 	.word	0xfffffdff

080040a4 <cJSON_AddNumberToObject>:
	cJSON_Delete(bool_item);
	return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON *const object,
		const char *const name, const double number) {
 80040a4:	b590      	push	{r4, r7, lr}
 80040a6:	b089      	sub	sp, #36	; 0x24
 80040a8:	af02      	add	r7, sp, #8
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	603a      	str	r2, [r7, #0]
 80040b0:	607b      	str	r3, [r7, #4]
	cJSON *number_item = cJSON_CreateNumber(number);
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	0010      	movs	r0, r2
 80040b8:	0019      	movs	r1, r3
 80040ba:	f000 f819 	bl	80040f0 <cJSON_CreateNumber>
 80040be:	0003      	movs	r3, r0
 80040c0:	617b      	str	r3, [r7, #20]
	if (add_item_to_object(object, name, number_item, &global_hooks, false)) {
 80040c2:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <cJSON_AddNumberToObject+0x48>)
 80040c4:	697a      	ldr	r2, [r7, #20]
 80040c6:	68b9      	ldr	r1, [r7, #8]
 80040c8:	68f8      	ldr	r0, [r7, #12]
 80040ca:	2400      	movs	r4, #0
 80040cc:	9400      	str	r4, [sp, #0]
 80040ce:	f7ff ff89 	bl	8003fe4 <add_item_to_object>
 80040d2:	1e03      	subs	r3, r0, #0
 80040d4:	d001      	beq.n	80040da <cJSON_AddNumberToObject+0x36>
		return number_item;
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	e004      	b.n	80040e4 <cJSON_AddNumberToObject+0x40>
	}

	cJSON_Delete(number_item);
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	0018      	movs	r0, r3
 80040de:	f7ff f89d 	bl	800321c <cJSON_Delete>
	return NULL;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	0018      	movs	r0, r3
 80040e6:	46bd      	mov	sp, r7
 80040e8:	b007      	add	sp, #28
 80040ea:	bd90      	pop	{r4, r7, pc}
 80040ec:	20000000 	.word	0x20000000

080040f0 <cJSON_CreateNumber>:
	}

	return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num) {
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6038      	str	r0, [r7, #0]
 80040f8:	6079      	str	r1, [r7, #4]
	cJSON *item = cJSON_New_Item(&global_hooks);
 80040fa:	4b1b      	ldr	r3, [pc, #108]	; (8004168 <cJSON_CreateNumber+0x78>)
 80040fc:	0018      	movs	r0, r3
 80040fe:	f7ff f875 	bl	80031ec <cJSON_New_Item>
 8004102:	0003      	movs	r3, r0
 8004104:	60fb      	str	r3, [r7, #12]
	if (item) {
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d027      	beq.n	800415c <cJSON_CreateNumber+0x6c>
		item->type = cJSON_Number;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2208      	movs	r2, #8
 8004110:	60da      	str	r2, [r3, #12]
		item->valuedouble = num;
 8004112:	68f9      	ldr	r1, [r7, #12]
 8004114:	683a      	ldr	r2, [r7, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	618a      	str	r2, [r1, #24]
 800411a:	61cb      	str	r3, [r1, #28]

		/* use saturation in case of overflow */
		if (num >= INT_MAX) {
 800411c:	4a13      	ldr	r2, [pc, #76]	; (800416c <cJSON_CreateNumber+0x7c>)
 800411e:	4b14      	ldr	r3, [pc, #80]	; (8004170 <cJSON_CreateNumber+0x80>)
 8004120:	6838      	ldr	r0, [r7, #0]
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	f7fc f9b6 	bl	8000494 <__aeabi_dcmpge>
 8004128:	1e03      	subs	r3, r0, #0
 800412a:	d003      	beq.n	8004134 <cJSON_CreateNumber+0x44>
			item->valueint = INT_MAX;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	4a11      	ldr	r2, [pc, #68]	; (8004174 <cJSON_CreateNumber+0x84>)
 8004130:	615a      	str	r2, [r3, #20]
 8004132:	e013      	b.n	800415c <cJSON_CreateNumber+0x6c>
		} else if (num <= (double) INT_MIN) {
 8004134:	2200      	movs	r2, #0
 8004136:	4b10      	ldr	r3, [pc, #64]	; (8004178 <cJSON_CreateNumber+0x88>)
 8004138:	6838      	ldr	r0, [r7, #0]
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	f7fc f996 	bl	800046c <__aeabi_dcmple>
 8004140:	1e03      	subs	r3, r0, #0
 8004142:	d004      	beq.n	800414e <cJSON_CreateNumber+0x5e>
			item->valueint = INT_MIN;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2280      	movs	r2, #128	; 0x80
 8004148:	0612      	lsls	r2, r2, #24
 800414a:	615a      	str	r2, [r3, #20]
 800414c:	e006      	b.n	800415c <cJSON_CreateNumber+0x6c>
		} else {
			item->valueint = (int) num;
 800414e:	6838      	ldr	r0, [r7, #0]
 8004150:	6879      	ldr	r1, [r7, #4]
 8004152:	f7fe fe9b 	bl	8002e8c <__aeabi_d2iz>
 8004156:	0002      	movs	r2, r0
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	615a      	str	r2, [r3, #20]
		}
	}

	return item;
 800415c:	68fb      	ldr	r3, [r7, #12]
}
 800415e:	0018      	movs	r0, r3
 8004160:	46bd      	mov	sp, r7
 8004162:	b004      	add	sp, #16
 8004164:	bd80      	pop	{r7, pc}
 8004166:	46c0      	nop			; (mov r8, r8)
 8004168:	20000000 	.word	0x20000000
 800416c:	ffc00000 	.word	0xffc00000
 8004170:	41dfffff 	.word	0x41dfffff
 8004174:	7fffffff 	.word	0x7fffffff
 8004178:	c1e00000 	.word	0xc1e00000

0800417c <cJSON_CreateObject>:
	}

	return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void) {
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
	cJSON *item = cJSON_New_Item(&global_hooks);
 8004182:	4b08      	ldr	r3, [pc, #32]	; (80041a4 <cJSON_CreateObject+0x28>)
 8004184:	0018      	movs	r0, r3
 8004186:	f7ff f831 	bl	80031ec <cJSON_New_Item>
 800418a:	0003      	movs	r3, r0
 800418c:	607b      	str	r3, [r7, #4]
	if (item) {
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d002      	beq.n	800419a <cJSON_CreateObject+0x1e>
		item->type = cJSON_Object;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2240      	movs	r2, #64	; 0x40
 8004198:	60da      	str	r2, [r3, #12]
	}

	return item;
 800419a:	687b      	ldr	r3, [r7, #4]
}
 800419c:	0018      	movs	r0, r3
 800419e:	46bd      	mov	sp, r7
 80041a0:	b002      	add	sp, #8
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	20000000 	.word	0x20000000

080041a8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80041ac:	f3bf 8f4f 	dsb	sy
}
 80041b0:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041b2:	4b04      	ldr	r3, [pc, #16]	; (80041c4 <__NVIC_SystemReset+0x1c>)
 80041b4:	4a04      	ldr	r2, [pc, #16]	; (80041c8 <__NVIC_SystemReset+0x20>)
 80041b6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80041b8:	f3bf 8f4f 	dsb	sy
}
 80041bc:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80041be:	46c0      	nop			; (mov r8, r8)
 80041c0:	e7fd      	b.n	80041be <__NVIC_SystemReset+0x16>
 80041c2:	46c0      	nop			; (mov r8, r8)
 80041c4:	e000ed00 	.word	0xe000ed00
 80041c8:	05fa0004 	.word	0x05fa0004

080041cc <sendingToSimcomA76xx>:
	HAL_UART_Transmit(&huart4, data_npk, 8, 2000);
}
void write_co2(uint8_t *data_co2) {
	HAL_UART_Transmit(&huart2, data_co2, 9, 1000);
}
void sendingToSimcomA76xx(char *cmd) {
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) cmd, strlen(cmd), 1000);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	0018      	movs	r0, r3
 80041d8:	f7fb ff96 	bl	8000108 <strlen>
 80041dc:	0003      	movs	r3, r0
 80041de:	b29a      	uxth	r2, r3
 80041e0:	23fa      	movs	r3, #250	; 0xfa
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	6879      	ldr	r1, [r7, #4]
 80041e6:	4803      	ldr	r0, [pc, #12]	; (80041f4 <sendingToSimcomA76xx+0x28>)
 80041e8:	f004 fdd0 	bl	8008d8c <HAL_UART_Transmit>
}
 80041ec:	46c0      	nop			; (mov r8, r8)
 80041ee:	46bd      	mov	sp, r7
 80041f0:	b002      	add	sp, #8
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	20000404 	.word	0x20000404

080041f8 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	000a      	movs	r2, r1
 8004202:	1cbb      	adds	r3, r7, #2
 8004204:	801a      	strh	r2, [r3, #0]
	if (huart->Instance == USART1) {
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a0c      	ldr	r2, [pc, #48]	; (800423c <HAL_UARTEx_RxEventCallback+0x44>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d105      	bne.n	800421c <HAL_UARTEx_RxEventCallback+0x24>
		HAL_UARTEx_ReceiveToIdle_IT(huart, (uint8_t*) rxBuffer, 50);
 8004210:	490b      	ldr	r1, [pc, #44]	; (8004240 <HAL_UARTEx_RxEventCallback+0x48>)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2232      	movs	r2, #50	; 0x32
 8004216:	0018      	movs	r0, r3
 8004218:	f006 f8f2 	bl	800a400 <HAL_UARTEx_ReceiveToIdle_IT>
	}
	if (huart->Instance == USART4) {
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a08      	ldr	r2, [pc, #32]	; (8004244 <HAL_UARTEx_RxEventCallback+0x4c>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d105      	bne.n	8004232 <HAL_UARTEx_RxEventCallback+0x3a>
			soilPH = (sensorResponseData[3] << 8 | sensorResponseData[4])
					/ 100.0;
			respone_rk500_02 = true;
		}
#endif
		HAL_UARTEx_ReceiveToIdle_IT(&huart4, (uint8_t*) sensorResponseData, 20);
 8004226:	4908      	ldr	r1, [pc, #32]	; (8004248 <HAL_UARTEx_RxEventCallback+0x50>)
 8004228:	4b08      	ldr	r3, [pc, #32]	; (800424c <HAL_UARTEx_RxEventCallback+0x54>)
 800422a:	2214      	movs	r2, #20
 800422c:	0018      	movs	r0, r3
 800422e:	f006 f8e7 	bl	800a400 <HAL_UARTEx_ReceiveToIdle_IT>
		carbonic = (rx_co2[2] * 256 + rx_co2[3]);
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, (uint8_t*) rx_co2, 8);
		#endif
	}
	//HAL_UARTEx_ReceiveToIdle_IT(huart, (uint8_t *) sensorResponseData, 9);
}
 8004232:	46c0      	nop			; (mov r8, r8)
 8004234:	46bd      	mov	sp, r7
 8004236:	b002      	add	sp, #8
 8004238:	bd80      	pop	{r7, pc}
 800423a:	46c0      	nop			; (mov r8, r8)
 800423c:	40013800 	.word	0x40013800
 8004240:	2000059c 	.word	0x2000059c
 8004244:	40004c00 	.word	0x40004c00
 8004248:	200009c8 	.word	0x200009c8
 800424c:	20000514 	.word	0x20000514

08004250 <turnOnA76XX>:

void turnOnA76XX(void) {
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ENABLE_A76XX_GPIO_Port, ENABLE_A76XX_Pin, RESET);
 8004254:	2380      	movs	r3, #128	; 0x80
 8004256:	0119      	lsls	r1, r3, #4
 8004258:	23a0      	movs	r3, #160	; 0xa0
 800425a:	05db      	lsls	r3, r3, #23
 800425c:	2200      	movs	r2, #0
 800425e:	0018      	movs	r0, r3
 8004260:	f002 fbf8 	bl	8006a54 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 8004264:	4b15      	ldr	r3, [pc, #84]	; (80042bc <turnOnA76XX+0x6c>)
 8004266:	0018      	movs	r0, r3
 8004268:	f001 fc5e 	bl	8005b28 <HAL_Delay>
	HAL_GPIO_WritePin(ENABLE_A76XX_GPIO_Port, ENABLE_A76XX_Pin, SET);
 800426c:	2380      	movs	r3, #128	; 0x80
 800426e:	0119      	lsls	r1, r3, #4
 8004270:	23a0      	movs	r3, #160	; 0xa0
 8004272:	05db      	lsls	r3, r3, #23
 8004274:	2201      	movs	r2, #1
 8004276:	0018      	movs	r0, r3
 8004278:	f002 fbec 	bl	8006a54 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 800427c:	4b0f      	ldr	r3, [pc, #60]	; (80042bc <turnOnA76XX+0x6c>)
 800427e:	0018      	movs	r0, r3
 8004280:	f001 fc52 	bl	8005b28 <HAL_Delay>
	HAL_GPIO_WritePin(ENABLE_A76XX_GPIO_Port, ENABLE_A76XX_Pin, RESET);
 8004284:	2380      	movs	r3, #128	; 0x80
 8004286:	0119      	lsls	r1, r3, #4
 8004288:	23a0      	movs	r3, #160	; 0xa0
 800428a:	05db      	lsls	r3, r3, #23
 800428c:	2200      	movs	r2, #0
 800428e:	0018      	movs	r0, r3
 8004290:	f002 fbe0 	bl	8006a54 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8004294:	20c8      	movs	r0, #200	; 0xc8
 8004296:	f001 fc47 	bl	8005b28 <HAL_Delay>
	HAL_GPIO_WritePin(ENABLE_A76XX_GPIO_Port, ENABLE_A76XX_Pin, SET);
 800429a:	2380      	movs	r3, #128	; 0x80
 800429c:	0119      	lsls	r1, r3, #4
 800429e:	23a0      	movs	r3, #160	; 0xa0
 80042a0:	05db      	lsls	r3, r3, #23
 80042a2:	2201      	movs	r2, #1
 80042a4:	0018      	movs	r0, r3
 80042a6:	f002 fbd5 	bl	8006a54 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 80042aa:	23fa      	movs	r3, #250	; 0xfa
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	0018      	movs	r0, r3
 80042b0:	f001 fc3a 	bl	8005b28 <HAL_Delay>
}
 80042b4:	46c0      	nop			; (mov r8, r8)
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	46c0      	nop			; (mov r8, r8)
 80042bc:	00000bb8 	.word	0x00000bb8

080042c0 <connectSimcomA76xx>:

int connectSimcomA76xx() {
 80042c0:	b5b0      	push	{r4, r5, r7, lr}
 80042c2:	b082      	sub	sp, #8
 80042c4:	af00      	add	r7, sp, #0
	//HAL_TIM_Base_Stop_IT(&htim6);
	previousTick = HAL_GetTick();
 80042c6:	f001 fc25 	bl	8005b14 <HAL_GetTick>
 80042ca:	0003      	movs	r3, r0
 80042cc:	001a      	movs	r2, r3
 80042ce:	4b55      	ldr	r3, [pc, #340]	; (8004424 <connectSimcomA76xx+0x164>)
 80042d0:	601a      	str	r2, [r3, #0]
	while ((isConnectSimcomA76xx == 0)
 80042d2:	e08a      	b.n	80043ea <connectSimcomA76xx+0x12a>
			&& (previousTick + timeOutConnectA76XX) > HAL_GetTick()) {
//	while(isConnectSimcomA76xx == 0){

		if (strstr((char*) rxBuffer, "PB DONE")) {
 80042d4:	4a54      	ldr	r2, [pc, #336]	; (8004428 <connectSimcomA76xx+0x168>)
 80042d6:	4b55      	ldr	r3, [pc, #340]	; (800442c <connectSimcomA76xx+0x16c>)
 80042d8:	0011      	movs	r1, r2
 80042da:	0018      	movs	r0, r3
 80042dc:	f008 f961 	bl	800c5a2 <strstr>
 80042e0:	1e03      	subs	r3, r0, #0
 80042e2:	d007      	beq.n	80042f4 <connectSimcomA76xx+0x34>
			HAL_Delay(1000);
 80042e4:	23fa      	movs	r3, #250	; 0xfa
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	0018      	movs	r0, r3
 80042ea:	f001 fc1d 	bl	8005b28 <HAL_Delay>
			isPBDONE = 1;
 80042ee:	4b50      	ldr	r3, [pc, #320]	; (8004430 <connectSimcomA76xx+0x170>)
 80042f0:	2201      	movs	r2, #1
 80042f2:	601a      	str	r2, [r3, #0]
		}
//		if (strstr((char*) rxBuffer, "PDN ACT 1")) {
//			HAL_Delay(5000);
//			isPBDONE = 1;
//		}
		if (isPBDONE == 1) {
 80042f4:	4b4e      	ldr	r3, [pc, #312]	; (8004430 <connectSimcomA76xx+0x170>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d176      	bne.n	80043ea <connectSimcomA76xx+0x12a>
			sendingToSimcomA76xx(ATE0);
 80042fc:	4b4d      	ldr	r3, [pc, #308]	; (8004434 <connectSimcomA76xx+0x174>)
 80042fe:	0018      	movs	r0, r3
 8004300:	f7ff ff64 	bl	80041cc <sendingToSimcomA76xx>
			HAL_Delay(200);
 8004304:	20c8      	movs	r0, #200	; 0xc8
 8004306:	f001 fc0f 	bl	8005b28 <HAL_Delay>
			sendingToSimcomA76xx(AT_SIGNAL_SIM);
 800430a:	4b4b      	ldr	r3, [pc, #300]	; (8004438 <connectSimcomA76xx+0x178>)
 800430c:	0018      	movs	r0, r3
 800430e:	f7ff ff5d 	bl	80041cc <sendingToSimcomA76xx>
			HAL_Delay(1000);
 8004312:	23fa      	movs	r3, #250	; 0xfa
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	0018      	movs	r0, r3
 8004318:	f001 fc06 	bl	8005b28 <HAL_Delay>
			uint8_t SignalStrength1;
			SignalStrength = (rxBuffer[8] - 48) * 10 + (rxBuffer[9] - 48)
 800431c:	4b43      	ldr	r3, [pc, #268]	; (800442c <connectSimcomA76xx+0x16c>)
 800431e:	7a1b      	ldrb	r3, [r3, #8]
 8004320:	3b30      	subs	r3, #48	; 0x30
 8004322:	001a      	movs	r2, r3
 8004324:	0013      	movs	r3, r2
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	189b      	adds	r3, r3, r2
 800432a:	005b      	lsls	r3, r3, #1
 800432c:	001a      	movs	r2, r3
 800432e:	4b3f      	ldr	r3, [pc, #252]	; (800442c <connectSimcomA76xx+0x16c>)
 8004330:	7a5b      	ldrb	r3, [r3, #9]
 8004332:	3b30      	subs	r3, #48	; 0x30
 8004334:	18d3      	adds	r3, r2, r3
					+ (rxBuffer[11] - 48) * 0.1 + (rxBuffer[12] - 48) * 0.01;
 8004336:	0018      	movs	r0, r3
 8004338:	f7fe fdde 	bl	8002ef8 <__aeabi_i2d>
 800433c:	0004      	movs	r4, r0
 800433e:	000d      	movs	r5, r1
 8004340:	4b3a      	ldr	r3, [pc, #232]	; (800442c <connectSimcomA76xx+0x16c>)
 8004342:	7adb      	ldrb	r3, [r3, #11]
 8004344:	3b30      	subs	r3, #48	; 0x30
 8004346:	0018      	movs	r0, r3
 8004348:	f7fe fdd6 	bl	8002ef8 <__aeabi_i2d>
 800434c:	4a3b      	ldr	r2, [pc, #236]	; (800443c <connectSimcomA76xx+0x17c>)
 800434e:	4b3c      	ldr	r3, [pc, #240]	; (8004440 <connectSimcomA76xx+0x180>)
 8004350:	f7fd ff3a 	bl	80021c8 <__aeabi_dmul>
 8004354:	0002      	movs	r2, r0
 8004356:	000b      	movs	r3, r1
 8004358:	0020      	movs	r0, r4
 800435a:	0029      	movs	r1, r5
 800435c:	f7fc ffda 	bl	8001314 <__aeabi_dadd>
 8004360:	0002      	movs	r2, r0
 8004362:	000b      	movs	r3, r1
 8004364:	0014      	movs	r4, r2
 8004366:	001d      	movs	r5, r3
 8004368:	4b30      	ldr	r3, [pc, #192]	; (800442c <connectSimcomA76xx+0x16c>)
 800436a:	7b1b      	ldrb	r3, [r3, #12]
 800436c:	3b30      	subs	r3, #48	; 0x30
 800436e:	0018      	movs	r0, r3
 8004370:	f7fe fdc2 	bl	8002ef8 <__aeabi_i2d>
 8004374:	4a33      	ldr	r2, [pc, #204]	; (8004444 <connectSimcomA76xx+0x184>)
 8004376:	4b34      	ldr	r3, [pc, #208]	; (8004448 <connectSimcomA76xx+0x188>)
 8004378:	f7fd ff26 	bl	80021c8 <__aeabi_dmul>
 800437c:	0002      	movs	r2, r0
 800437e:	000b      	movs	r3, r1
 8004380:	0020      	movs	r0, r4
 8004382:	0029      	movs	r1, r5
 8004384:	f7fc ffc6 	bl	8001314 <__aeabi_dadd>
 8004388:	0002      	movs	r2, r0
 800438a:	000b      	movs	r3, r1
 800438c:	0010      	movs	r0, r2
 800438e:	0019      	movs	r1, r3
 8004390:	f7fe fe50 	bl	8003034 <__aeabi_d2f>
 8004394:	1c02      	adds	r2, r0, #0
			SignalStrength = (rxBuffer[8] - 48) * 10 + (rxBuffer[9] - 48)
 8004396:	4b2d      	ldr	r3, [pc, #180]	; (800444c <connectSimcomA76xx+0x18c>)
 8004398:	601a      	str	r2, [r3, #0]
			SignalStrength1 = (rxBuffer[8] - 48) * 10 + (rxBuffer[9] - 48);
 800439a:	4b24      	ldr	r3, [pc, #144]	; (800442c <connectSimcomA76xx+0x16c>)
 800439c:	7a1b      	ldrb	r3, [r3, #8]
 800439e:	3b30      	subs	r3, #48	; 0x30
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	1c1a      	adds	r2, r3, #0
 80043a4:	0092      	lsls	r2, r2, #2
 80043a6:	18d3      	adds	r3, r2, r3
 80043a8:	18db      	adds	r3, r3, r3
 80043aa:	b2da      	uxtb	r2, r3
 80043ac:	4b1f      	ldr	r3, [pc, #124]	; (800442c <connectSimcomA76xx+0x16c>)
 80043ae:	7a5b      	ldrb	r3, [r3, #9]
 80043b0:	18d3      	adds	r3, r2, r3
 80043b2:	b2da      	uxtb	r2, r3
 80043b4:	1dfb      	adds	r3, r7, #7
 80043b6:	3a30      	subs	r2, #48	; 0x30
 80043b8:	701a      	strb	r2, [r3, #0]
			if(SignalStrength1>=31)
 80043ba:	1dfb      	adds	r3, r7, #7
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	2b1e      	cmp	r3, #30
 80043c0:	d904      	bls.n	80043cc <connectSimcomA76xx+0x10c>
			{
				rssi=-51;
 80043c2:	4b23      	ldr	r3, [pc, #140]	; (8004450 <connectSimcomA76xx+0x190>)
 80043c4:	2233      	movs	r2, #51	; 0x33
 80043c6:	4252      	negs	r2, r2
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	e006      	b.n	80043da <connectSimcomA76xx+0x11a>
			}else rssi = SignalStrength1 * 2 - 113;
 80043cc:	1dfb      	adds	r3, r7, #7
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	3b71      	subs	r3, #113	; 0x71
 80043d4:	001a      	movs	r2, r3
 80043d6:	4b1e      	ldr	r3, [pc, #120]	; (8004450 <connectSimcomA76xx+0x190>)
 80043d8:	601a      	str	r2, [r3, #0]
			isConnectSimcomA76xx = 1;
 80043da:	4b1e      	ldr	r3, [pc, #120]	; (8004454 <connectSimcomA76xx+0x194>)
 80043dc:	2201      	movs	r2, #1
 80043de:	601a      	str	r2, [r3, #0]
			HAL_Delay(1000);
 80043e0:	23fa      	movs	r3, #250	; 0xfa
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	0018      	movs	r0, r3
 80043e6:	f001 fb9f 	bl	8005b28 <HAL_Delay>
	while ((isConnectSimcomA76xx == 0)
 80043ea:	4b1a      	ldr	r3, [pc, #104]	; (8004454 <connectSimcomA76xx+0x194>)
 80043ec:	681b      	ldr	r3, [r3, #0]
			&& (previousTick + timeOutConnectA76XX) > HAL_GetTick()) {
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10b      	bne.n	800440a <connectSimcomA76xx+0x14a>
 80043f2:	4b0c      	ldr	r3, [pc, #48]	; (8004424 <connectSimcomA76xx+0x164>)
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	4b18      	ldr	r3, [pc, #96]	; (8004458 <connectSimcomA76xx+0x198>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	18d3      	adds	r3, r2, r3
 80043fc:	001c      	movs	r4, r3
 80043fe:	f001 fb89 	bl	8005b14 <HAL_GetTick>
 8004402:	0003      	movs	r3, r0
 8004404:	429c      	cmp	r4, r3
 8004406:	d900      	bls.n	800440a <connectSimcomA76xx+0x14a>
 8004408:	e764      	b.n	80042d4 <connectSimcomA76xx+0x14>
		}
	}
	if (isConnectSimcomA76xx == 0) {
 800440a:	4b12      	ldr	r3, [pc, #72]	; (8004454 <connectSimcomA76xx+0x194>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d101      	bne.n	8004416 <connectSimcomA76xx+0x156>
		NVIC_SystemReset();
 8004412:	f7ff fec9 	bl	80041a8 <__NVIC_SystemReset>
	}
	return isConnectSimcomA76xx;
 8004416:	4b0f      	ldr	r3, [pc, #60]	; (8004454 <connectSimcomA76xx+0x194>)
 8004418:	681b      	ldr	r3, [r3, #0]
}
 800441a:	0018      	movs	r0, r3
 800441c:	46bd      	mov	sp, r7
 800441e:	b002      	add	sp, #8
 8004420:	bdb0      	pop	{r4, r5, r7, pc}
 8004422:	46c0      	nop			; (mov r8, r8)
 8004424:	200005d0 	.word	0x200005d0
 8004428:	0800f83c 	.word	0x0800f83c
 800442c:	2000059c 	.word	0x2000059c
 8004430:	200005e4 	.word	0x200005e4
 8004434:	20000014 	.word	0x20000014
 8004438:	2000001c 	.word	0x2000001c
 800443c:	9999999a 	.word	0x9999999a
 8004440:	3fb99999 	.word	0x3fb99999
 8004444:	47ae147b 	.word	0x47ae147b
 8004448:	3f847ae1 	.word	0x3f847ae1
 800444c:	200005e0 	.word	0x200005e0
 8004450:	200000c4 	.word	0x200000c4
 8004454:	200005d4 	.word	0x200005d4
 8004458:	2000000c 	.word	0x2000000c

0800445c <Read_BH1750>:
#if bh1750
int32_t Read_BH1750() {
 800445c:	b590      	push	{r4, r7, lr}
 800445e:	b085      	sub	sp, #20
 8004460:	af02      	add	r7, sp, #8
	HAL_StatusTypeDef result;
	result = HAL_I2C_Master_Transmit(&hi2c2, DS1307_I2C_ADDR << 1,
 8004462:	1dfc      	adds	r4, r7, #7
 8004464:	4a20      	ldr	r2, [pc, #128]	; (80044e8 <Read_BH1750+0x8c>)
 8004466:	4821      	ldr	r0, [pc, #132]	; (80044ec <Read_BH1750+0x90>)
 8004468:	2396      	movs	r3, #150	; 0x96
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	2301      	movs	r3, #1
 8004470:	2146      	movs	r1, #70	; 0x46
 8004472:	f002 fba3 	bl	8006bbc <HAL_I2C_Master_Transmit>
 8004476:	0003      	movs	r3, r0
 8004478:	7023      	strb	r3, [r4, #0]
			&address_bh1750, 1, 300);
	if (result == HAL_OK) {
 800447a:	1dfb      	adds	r3, r7, #7
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d102      	bne.n	8004488 <Read_BH1750+0x2c>
		response_bh1750 = true;
 8004482:	4b1b      	ldr	r3, [pc, #108]	; (80044f0 <Read_BH1750+0x94>)
 8004484:	2201      	movs	r2, #1
 8004486:	701a      	strb	r2, [r3, #0]
	}
	HAL_Delay(200);
 8004488:	20c8      	movs	r0, #200	; 0xc8
 800448a:	f001 fb4d 	bl	8005b28 <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c2, DS1307_I2C_ADDR << 1, rx_bh1750, 2, 300);
 800448e:	4a19      	ldr	r2, [pc, #100]	; (80044f4 <Read_BH1750+0x98>)
 8004490:	4816      	ldr	r0, [pc, #88]	; (80044ec <Read_BH1750+0x90>)
 8004492:	2396      	movs	r3, #150	; 0x96
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	9300      	str	r3, [sp, #0]
 8004498:	2302      	movs	r3, #2
 800449a:	2146      	movs	r1, #70	; 0x46
 800449c:	f002 fc96 	bl	8006dcc <HAL_I2C_Master_Receive>
	data_bh1750 = ((rx_bh1750[0] << 8) | rx_bh1750[1]) / 1.2;
 80044a0:	4b14      	ldr	r3, [pc, #80]	; (80044f4 <Read_BH1750+0x98>)
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	4a13      	ldr	r2, [pc, #76]	; (80044f4 <Read_BH1750+0x98>)
 80044a8:	7852      	ldrb	r2, [r2, #1]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	0018      	movs	r0, r3
 80044ae:	f7fe fd23 	bl	8002ef8 <__aeabi_i2d>
 80044b2:	4a11      	ldr	r2, [pc, #68]	; (80044f8 <Read_BH1750+0x9c>)
 80044b4:	4b11      	ldr	r3, [pc, #68]	; (80044fc <Read_BH1750+0xa0>)
 80044b6:	f7fd fa8d 	bl	80019d4 <__aeabi_ddiv>
 80044ba:	0002      	movs	r2, r0
 80044bc:	000b      	movs	r3, r1
 80044be:	0010      	movs	r0, r2
 80044c0:	0019      	movs	r1, r3
 80044c2:	f7fe fdb7 	bl	8003034 <__aeabi_d2f>
 80044c6:	1c02      	adds	r2, r0, #0
 80044c8:	4b0d      	ldr	r3, [pc, #52]	; (8004500 <Read_BH1750+0xa4>)
 80044ca:	601a      	str	r2, [r3, #0]
	HAL_Delay(200);
 80044cc:	20c8      	movs	r0, #200	; 0xc8
 80044ce:	f001 fb2b 	bl	8005b28 <HAL_Delay>
	return data_bh1750;
 80044d2:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <Read_BH1750+0xa4>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	1c18      	adds	r0, r3, #0
 80044d8:	f7fc fe62 	bl	80011a0 <__aeabi_f2iz>
 80044dc:	0003      	movs	r3, r0
}
 80044de:	0018      	movs	r0, r3
 80044e0:	46bd      	mov	sp, r7
 80044e2:	b003      	add	sp, #12
 80044e4:	bd90      	pop	{r4, r7, pc}
 80044e6:	46c0      	nop			; (mov r8, r8)
 80044e8:	200000c1 	.word	0x200000c1
 80044ec:	20000370 	.word	0x20000370
 80044f0:	20000898 	.word	0x20000898
 80044f4:	2000088c 	.word	0x2000088c
 80044f8:	33333333 	.word	0x33333333
 80044fc:	3ff33333 	.word	0x3ff33333
 8004500:	20000888 	.word	0x20000888

08004504 <BH1750_Init>:
#endif

void BH1750_Init(void) {
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af02      	add	r7, sp, #8
	uint8_t cmd = BH1750_POWER_ON;
 800450a:	1dfb      	adds	r3, r7, #7
 800450c:	2201      	movs	r2, #1
 800450e:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c2, BH1750_ADDRESS, &cmd, 1, HAL_MAX_DELAY);
 8004510:	1dfa      	adds	r2, r7, #7
 8004512:	4812      	ldr	r0, [pc, #72]	; (800455c <BH1750_Init+0x58>)
 8004514:	2301      	movs	r3, #1
 8004516:	425b      	negs	r3, r3
 8004518:	9300      	str	r3, [sp, #0]
 800451a:	2301      	movs	r3, #1
 800451c:	2146      	movs	r1, #70	; 0x46
 800451e:	f002 fb4d 	bl	8006bbc <HAL_I2C_Master_Transmit>
	cmd = BH1750_RESET;
 8004522:	1dfb      	adds	r3, r7, #7
 8004524:	2207      	movs	r2, #7
 8004526:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c2, BH1750_ADDRESS, &cmd, 1, HAL_MAX_DELAY);
 8004528:	1dfa      	adds	r2, r7, #7
 800452a:	480c      	ldr	r0, [pc, #48]	; (800455c <BH1750_Init+0x58>)
 800452c:	2301      	movs	r3, #1
 800452e:	425b      	negs	r3, r3
 8004530:	9300      	str	r3, [sp, #0]
 8004532:	2301      	movs	r3, #1
 8004534:	2146      	movs	r1, #70	; 0x46
 8004536:	f002 fb41 	bl	8006bbc <HAL_I2C_Master_Transmit>
	cmd = BH1750_CONTINUOUS_HIGH_RES_MODE;
 800453a:	1dfb      	adds	r3, r7, #7
 800453c:	2210      	movs	r2, #16
 800453e:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c2, BH1750_ADDRESS, &cmd, 1, HAL_MAX_DELAY);
 8004540:	1dfa      	adds	r2, r7, #7
 8004542:	4806      	ldr	r0, [pc, #24]	; (800455c <BH1750_Init+0x58>)
 8004544:	2301      	movs	r3, #1
 8004546:	425b      	negs	r3, r3
 8004548:	9300      	str	r3, [sp, #0]
 800454a:	2301      	movs	r3, #1
 800454c:	2146      	movs	r1, #70	; 0x46
 800454e:	f002 fb35 	bl	8006bbc <HAL_I2C_Master_Transmit>
}
 8004552:	46c0      	nop			; (mov r8, r8)
 8004554:	46bd      	mov	sp, r7
 8004556:	b002      	add	sp, #8
 8004558:	bd80      	pop	{r7, pc}
 800455a:	46c0      	nop			; (mov r8, r8)
 800455c:	20000370 	.word	0x20000370

08004560 <readSensors>:
	HAL_I2C_Master_Receive(&hi2c2, BH1750_ADDRESS, buf, 2, HAL_MAX_DELAY);
	uint16_t lux = (buf[0] << 8) | buf[1];
	return lux / 1.2; // Convert to lux
}

void readSensors(void) {
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
	//rs485
	//lux = Read_BH1750();
	for (int i = 1; i <= 2; i++) {
 8004566:	2301      	movs	r3, #1
 8004568:	607b      	str	r3, [r7, #4]
 800456a:	e034      	b.n	80045d6 <readSensors+0x76>
#if sht30
		sht3x_read_temperature_and_humidity(&handle, &temperature, &humidity);
 800456c:	4a21      	ldr	r2, [pc, #132]	; (80045f4 <readSensors+0x94>)
 800456e:	4922      	ldr	r1, [pc, #136]	; (80045f8 <readSensors+0x98>)
 8004570:	4b22      	ldr	r3, [pc, #136]	; (80045fc <readSensors+0x9c>)
 8004572:	0018      	movs	r0, r3
 8004574:	f000 feb0 	bl	80052d8 <sht3x_read_temperature_and_humidity>
		//printf("Initial temperature: %.2fC, humidity: %.2f%%RH\n\r", temperature, humidity);
		// Enable heater for two seconds.
		sht3x_set_header_enable(&handle, true);
 8004578:	4b20      	ldr	r3, [pc, #128]	; (80045fc <readSensors+0x9c>)
 800457a:	2101      	movs	r1, #1
 800457c:	0018      	movs	r0, r3
 800457e:	f000 ff43 	bl	8005408 <sht3x_set_header_enable>
		HAL_Delay(1000);
 8004582:	23fa      	movs	r3, #250	; 0xfa
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	0018      	movs	r0, r3
 8004588:	f001 face 	bl	8005b28 <HAL_Delay>
		sht3x_set_header_enable(&handle, false);
 800458c:	4b1b      	ldr	r3, [pc, #108]	; (80045fc <readSensors+0x9c>)
 800458e:	2100      	movs	r1, #0
 8004590:	0018      	movs	r0, r3
 8004592:	f000 ff39 	bl	8005408 <sht3x_set_header_enable>
		// Read temperature and humidity again.
		respone_sht30 = sht3x_read_temperature_and_humidity(&handle,
 8004596:	4a17      	ldr	r2, [pc, #92]	; (80045f4 <readSensors+0x94>)
 8004598:	4917      	ldr	r1, [pc, #92]	; (80045f8 <readSensors+0x98>)
 800459a:	4b18      	ldr	r3, [pc, #96]	; (80045fc <readSensors+0x9c>)
 800459c:	0018      	movs	r0, r3
 800459e:	f000 fe9b 	bl	80052d8 <sht3x_read_temperature_and_humidity>
 80045a2:	0003      	movs	r3, r0
 80045a4:	001a      	movs	r2, r3
 80045a6:	4b16      	ldr	r3, [pc, #88]	; (8004600 <readSensors+0xa0>)
 80045a8:	701a      	strb	r2, [r3, #0]
				&temperature, &humidity);
		HAL_Delay(1000);
 80045aa:	23fa      	movs	r3, #250	; 0xfa
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	0018      	movs	r0, r3
 80045b0:	f001 faba 	bl	8005b28 <HAL_Delay>
#endif
#if bh1750
		lux = Read_BH1750();
 80045b4:	f7ff ff52 	bl	800445c <Read_BH1750>
 80045b8:	0003      	movs	r3, r0
 80045ba:	0018      	movs	r0, r3
 80045bc:	f7fc fe10 	bl	80011e0 <__aeabi_i2f>
 80045c0:	1c02      	adds	r2, r0, #0
 80045c2:	4b10      	ldr	r3, [pc, #64]	; (8004604 <readSensors+0xa4>)
 80045c4:	601a      	str	r2, [r3, #0]
		HAL_Delay(1000);
 80045c6:	23fa      	movs	r3, #250	; 0xfa
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	0018      	movs	r0, r3
 80045cc:	f001 faac 	bl	8005b28 <HAL_Delay>
	for (int i = 1; i <= 2; i++) {
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	3301      	adds	r3, #1
 80045d4:	607b      	str	r3, [r7, #4]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b02      	cmp	r3, #2
 80045da:	ddc7      	ble.n	800456c <readSensors+0xc>
				write_co2(data_co2);
				HAL_Delay(1000);
		#endif
	}
	//HAL_GPIO_WritePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(ENABLE_SENSOR_GPIO_Port, ENABLE_SENSOR_Pin, GPIO_PIN_RESET);
 80045dc:	2380      	movs	r3, #128	; 0x80
 80045de:	005b      	lsls	r3, r3, #1
 80045e0:	4809      	ldr	r0, [pc, #36]	; (8004608 <readSensors+0xa8>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	0019      	movs	r1, r3
 80045e6:	f002 fa35 	bl	8006a54 <HAL_GPIO_WritePin>
}
 80045ea:	46c0      	nop			; (mov r8, r8)
 80045ec:	46bd      	mov	sp, r7
 80045ee:	b002      	add	sp, #8
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	200005f4 	.word	0x200005f4
 80045f8:	200005f0 	.word	0x200005f0
 80045fc:	200000c8 	.word	0x200000c8
 8004600:	20000899 	.word	0x20000899
 8004604:	20000894 	.word	0x20000894
 8004608:	50000400 	.word	0x50000400

0800460c <connectMQTT>:

int connectMQTT(void) {
 800460c:	b590      	push	{r4, r7, lr}
 800460e:	b083      	sub	sp, #12
 8004610:	af02      	add	r7, sp, #8
	//readSensors();
	sendingToSimcomA76xx(ATE0);
 8004612:	4b54      	ldr	r3, [pc, #336]	; (8004764 <connectMQTT+0x158>)
 8004614:	0018      	movs	r0, r3
 8004616:	f7ff fdd9 	bl	80041cc <sendingToSimcomA76xx>
	HAL_Delay(200);
 800461a:	20c8      	movs	r0, #200	; 0xc8
 800461c:	f001 fa84 	bl	8005b28 <HAL_Delay>
	sendingToSimcomA76xx(AT_START_MQTT);
 8004620:	4b51      	ldr	r3, [pc, #324]	; (8004768 <connectMQTT+0x15c>)
 8004622:	0018      	movs	r0, r3
 8004624:	f7ff fdd2 	bl	80041cc <sendingToSimcomA76xx>
	HAL_Delay(500);
 8004628:	23fa      	movs	r3, #250	; 0xfa
 800462a:	005b      	lsls	r3, r3, #1
 800462c:	0018      	movs	r0, r3
 800462e:	f001 fa7b 	bl	8005b28 <HAL_Delay>
	sprintf(AT_COMMAND, AT_ACQUIRE_CLIENT, MQTT_CLIENT_ID);
 8004632:	4a4e      	ldr	r2, [pc, #312]	; (800476c <connectMQTT+0x160>)
 8004634:	494e      	ldr	r1, [pc, #312]	; (8004770 <connectMQTT+0x164>)
 8004636:	4b4f      	ldr	r3, [pc, #316]	; (8004774 <connectMQTT+0x168>)
 8004638:	0018      	movs	r0, r3
 800463a:	f007 fe5d 	bl	800c2f8 <siprintf>
	sendingToSimcomA76xx(AT_COMMAND);
 800463e:	4b4d      	ldr	r3, [pc, #308]	; (8004774 <connectMQTT+0x168>)
 8004640:	0018      	movs	r0, r3
 8004642:	f7ff fdc3 	bl	80041cc <sendingToSimcomA76xx>
	HAL_Delay(500);
 8004646:	23fa      	movs	r3, #250	; 0xfa
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	0018      	movs	r0, r3
 800464c:	f001 fa6c 	bl	8005b28 <HAL_Delay>
	sprintf(AT_COMMAND, AT_CONNECT_MQTT, MQTT_HOST, MQTT_PORT, MQTT_USER,
 8004650:	4c49      	ldr	r4, [pc, #292]	; (8004778 <connectMQTT+0x16c>)
 8004652:	4a4a      	ldr	r2, [pc, #296]	; (800477c <connectMQTT+0x170>)
 8004654:	494a      	ldr	r1, [pc, #296]	; (8004780 <connectMQTT+0x174>)
 8004656:	4847      	ldr	r0, [pc, #284]	; (8004774 <connectMQTT+0x168>)
 8004658:	4b4a      	ldr	r3, [pc, #296]	; (8004784 <connectMQTT+0x178>)
 800465a:	9301      	str	r3, [sp, #4]
 800465c:	4b4a      	ldr	r3, [pc, #296]	; (8004788 <connectMQTT+0x17c>)
 800465e:	9300      	str	r3, [sp, #0]
 8004660:	0023      	movs	r3, r4
 8004662:	f007 fe49 	bl	800c2f8 <siprintf>
	MQTT_PASS);
	sendingToSimcomA76xx(AT_COMMAND);
 8004666:	4b43      	ldr	r3, [pc, #268]	; (8004774 <connectMQTT+0x168>)
 8004668:	0018      	movs	r0, r3
 800466a:	f7ff fdaf 	bl	80041cc <sendingToSimcomA76xx>
	HAL_Delay(700);
 800466e:	23af      	movs	r3, #175	; 0xaf
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	0018      	movs	r0, r3
 8004674:	f001 fa58 	bl	8005b28 <HAL_Delay>
	// Start Sensor
	sprintf(BUFFER_TOPPIC_MQTT, "%s/sn/%s", FARM, MQTT_CLIENT_ID);
 8004678:	4b3c      	ldr	r3, [pc, #240]	; (800476c <connectMQTT+0x160>)
 800467a:	4a44      	ldr	r2, [pc, #272]	; (800478c <connectMQTT+0x180>)
 800467c:	4944      	ldr	r1, [pc, #272]	; (8004790 <connectMQTT+0x184>)
 800467e:	4845      	ldr	r0, [pc, #276]	; (8004794 <connectMQTT+0x188>)
 8004680:	f007 fe3a 	bl	800c2f8 <siprintf>
	sprintf(AT_COMMAND, AT_SET_PUBLISH_TOPIC, (int) strlen(BUFFER_TOPPIC_MQTT));
 8004684:	4b43      	ldr	r3, [pc, #268]	; (8004794 <connectMQTT+0x188>)
 8004686:	0018      	movs	r0, r3
 8004688:	f7fb fd3e 	bl	8000108 <strlen>
 800468c:	0003      	movs	r3, r0
 800468e:	001a      	movs	r2, r3
 8004690:	4941      	ldr	r1, [pc, #260]	; (8004798 <connectMQTT+0x18c>)
 8004692:	4b38      	ldr	r3, [pc, #224]	; (8004774 <connectMQTT+0x168>)
 8004694:	0018      	movs	r0, r3
 8004696:	f007 fe2f 	bl	800c2f8 <siprintf>
	sendingToSimcomA76xx(AT_COMMAND);
 800469a:	4b36      	ldr	r3, [pc, #216]	; (8004774 <connectMQTT+0x168>)
 800469c:	0018      	movs	r0, r3
 800469e:	f7ff fd95 	bl	80041cc <sendingToSimcomA76xx>
	HAL_Delay(500);
 80046a2:	23fa      	movs	r3, #250	; 0xfa
 80046a4:	005b      	lsls	r3, r3, #1
 80046a6:	0018      	movs	r0, r3
 80046a8:	f001 fa3e 	bl	8005b28 <HAL_Delay>
	sendingToSimcomA76xx(BUFFER_TOPPIC_MQTT);
 80046ac:	4b39      	ldr	r3, [pc, #228]	; (8004794 <connectMQTT+0x188>)
 80046ae:	0018      	movs	r0, r3
 80046b0:	f7ff fd8c 	bl	80041cc <sendingToSimcomA76xx>
	HAL_Delay(500);
 80046b4:	23fa      	movs	r3, #250	; 0xfa
 80046b6:	005b      	lsls	r3, r3, #1
 80046b8:	0018      	movs	r0, r3
 80046ba:	f001 fa35 	bl	8005b28 <HAL_Delay>
	// test json
	sprintf(BUFFER_TOPPIC_MQTT, "%s/sn/%s", FARM, MQTT_CLIENT_ID);
 80046be:	4b2b      	ldr	r3, [pc, #172]	; (800476c <connectMQTT+0x160>)
 80046c0:	4a32      	ldr	r2, [pc, #200]	; (800478c <connectMQTT+0x180>)
 80046c2:	4933      	ldr	r1, [pc, #204]	; (8004790 <connectMQTT+0x184>)
 80046c4:	4833      	ldr	r0, [pc, #204]	; (8004794 <connectMQTT+0x188>)
 80046c6:	f007 fe17 	bl	800c2f8 <siprintf>
	sprintf(AT_COMMAND, AT_SET_PUBLISH_TOPIC, (int) strlen(BUFFER_TOPPIC_MQTT));
 80046ca:	4b32      	ldr	r3, [pc, #200]	; (8004794 <connectMQTT+0x188>)
 80046cc:	0018      	movs	r0, r3
 80046ce:	f7fb fd1b 	bl	8000108 <strlen>
 80046d2:	0003      	movs	r3, r0
 80046d4:	001a      	movs	r2, r3
 80046d6:	4930      	ldr	r1, [pc, #192]	; (8004798 <connectMQTT+0x18c>)
 80046d8:	4b26      	ldr	r3, [pc, #152]	; (8004774 <connectMQTT+0x168>)
 80046da:	0018      	movs	r0, r3
 80046dc:	f007 fe0c 	bl	800c2f8 <siprintf>
	sendingToSimcomA76xx(AT_COMMAND);
 80046e0:	4b24      	ldr	r3, [pc, #144]	; (8004774 <connectMQTT+0x168>)
 80046e2:	0018      	movs	r0, r3
 80046e4:	f7ff fd72 	bl	80041cc <sendingToSimcomA76xx>
	HAL_Delay(500);
 80046e8:	23fa      	movs	r3, #250	; 0xfa
 80046ea:	005b      	lsls	r3, r3, #1
 80046ec:	0018      	movs	r0, r3
 80046ee:	f001 fa1b 	bl	8005b28 <HAL_Delay>
	sendingToSimcomA76xx(BUFFER_TOPPIC_MQTT);
 80046f2:	4b28      	ldr	r3, [pc, #160]	; (8004794 <connectMQTT+0x188>)
 80046f4:	0018      	movs	r0, r3
 80046f6:	f7ff fd69 	bl	80041cc <sendingToSimcomA76xx>
	HAL_Delay(500);
 80046fa:	23fa      	movs	r3, #250	; 0xfa
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	0018      	movs	r0, r3
 8004700:	f001 fa12 	bl	8005b28 <HAL_Delay>
	sprintf(AT_COMMAND, AT_SET_PUBLISH_PAYLOAD, (int) strlen(testjson));
 8004704:	4b25      	ldr	r3, [pc, #148]	; (800479c <connectMQTT+0x190>)
 8004706:	0018      	movs	r0, r3
 8004708:	f7fb fcfe 	bl	8000108 <strlen>
 800470c:	0003      	movs	r3, r0
 800470e:	001a      	movs	r2, r3
 8004710:	4923      	ldr	r1, [pc, #140]	; (80047a0 <connectMQTT+0x194>)
 8004712:	4b18      	ldr	r3, [pc, #96]	; (8004774 <connectMQTT+0x168>)
 8004714:	0018      	movs	r0, r3
 8004716:	f007 fdef 	bl	800c2f8 <siprintf>
	sendingToSimcomA76xx(AT_COMMAND);
 800471a:	4b16      	ldr	r3, [pc, #88]	; (8004774 <connectMQTT+0x168>)
 800471c:	0018      	movs	r0, r3
 800471e:	f7ff fd55 	bl	80041cc <sendingToSimcomA76xx>
	HAL_Delay(500);
 8004722:	23fa      	movs	r3, #250	; 0xfa
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	0018      	movs	r0, r3
 8004728:	f001 f9fe 	bl	8005b28 <HAL_Delay>
	sendingToSimcomA76xx(testjson);
 800472c:	4b1b      	ldr	r3, [pc, #108]	; (800479c <connectMQTT+0x190>)
 800472e:	0018      	movs	r0, r3
 8004730:	f7ff fd4c 	bl	80041cc <sendingToSimcomA76xx>
	HAL_Delay(500);
 8004734:	23fa      	movs	r3, #250	; 0xfa
 8004736:	005b      	lsls	r3, r3, #1
 8004738:	0018      	movs	r0, r3
 800473a:	f001 f9f5 	bl	8005b28 <HAL_Delay>
	sendingToSimcomA76xx(AT_PUBLISH);
 800473e:	4b19      	ldr	r3, [pc, #100]	; (80047a4 <connectMQTT+0x198>)
 8004740:	0018      	movs	r0, r3
 8004742:	f7ff fd43 	bl	80041cc <sendingToSimcomA76xx>
	HAL_Delay(500);
 8004746:	23fa      	movs	r3, #250	; 0xfa
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	0018      	movs	r0, r3
 800474c:	f001 f9ec 	bl	8005b28 <HAL_Delay>

	isConnectMQTT = 1;
 8004750:	4b15      	ldr	r3, [pc, #84]	; (80047a8 <connectMQTT+0x19c>)
 8004752:	2201      	movs	r2, #1
 8004754:	601a      	str	r2, [r3, #0]
	return isConnectMQTT;
 8004756:	4b14      	ldr	r3, [pc, #80]	; (80047a8 <connectMQTT+0x19c>)
 8004758:	681b      	ldr	r3, [r3, #0]
}
 800475a:	0018      	movs	r0, r3
 800475c:	46bd      	mov	sp, r7
 800475e:	b001      	add	sp, #4
 8004760:	bd90      	pop	{r4, r7, pc}
 8004762:	46c0      	nop			; (mov r8, r8)
 8004764:	20000014 	.word	0x20000014
 8004768:	20000028 	.word	0x20000028
 800476c:	0800f844 	.word	0x0800f844
 8004770:	20000038 	.word	0x20000038
 8004774:	20000630 	.word	0x20000630
 8004778:	0000075b 	.word	0x0000075b
 800477c:	0800f850 	.word	0x0800f850
 8004780:	20000050 	.word	0x20000050
 8004784:	0800f86c 	.word	0x0800f86c
 8004788:	0800f874 	.word	0x0800f874
 800478c:	0800f880 	.word	0x0800f880
 8004790:	0800f894 	.word	0x0800f894
 8004794:	2000075c 	.word	0x2000075c
 8004798:	2000007c 	.word	0x2000007c
 800479c:	2000089c 	.word	0x2000089c
 80047a0:	20000094 	.word	0x20000094
 80047a4:	200000ac 	.word	0x200000ac
 80047a8:	200005d8 	.word	0x200005d8

080047ac <Sleep_Stm32_A7672S>:

int Sleep_Stm32_A7672S() {
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0
	//Sleep Simcom A7672S

	HAL_GPIO_WritePin(ENABLE_A76XX_GPIO_Port, ENABLE_A76XX_Pin, GPIO_PIN_RESET);
 80047b0:	2380      	movs	r3, #128	; 0x80
 80047b2:	0119      	lsls	r1, r3, #4
 80047b4:	23a0      	movs	r3, #160	; 0xa0
 80047b6:	05db      	lsls	r3, r3, #23
 80047b8:	2200      	movs	r2, #0
 80047ba:	0018      	movs	r0, r3
 80047bc:	f002 f94a 	bl	8006a54 <HAL_GPIO_WritePin>
	HAL_Delay(5000);
 80047c0:	4b11      	ldr	r3, [pc, #68]	; (8004808 <Sleep_Stm32_A7672S+0x5c>)
 80047c2:	0018      	movs	r0, r3
 80047c4:	f001 f9b0 	bl	8005b28 <HAL_Delay>
	//sendingToSimcomA76xx("AT+CPOF");
	HAL_GPIO_WritePin(ENABLE_A76XX_GPIO_Port, ENABLE_A76XX_Pin, GPIO_PIN_SET);
 80047c8:	2380      	movs	r3, #128	; 0x80
 80047ca:	0119      	lsls	r1, r3, #4
 80047cc:	23a0      	movs	r3, #160	; 0xa0
 80047ce:	05db      	lsls	r3, r3, #23
 80047d0:	2201      	movs	r2, #1
 80047d2:	0018      	movs	r0, r3
 80047d4:	f002 f93e 	bl	8006a54 <HAL_GPIO_WritePin>
	HAL_Delay(6000);
 80047d8:	4b0c      	ldr	r3, [pc, #48]	; (800480c <Sleep_Stm32_A7672S+0x60>)
 80047da:	0018      	movs	r0, r3
 80047dc:	f001 f9a4 	bl	8005b28 <HAL_Delay>
	//CLose sensor
	HAL_GPIO_WritePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin, GPIO_PIN_RESET);
 80047e0:	4b0b      	ldr	r3, [pc, #44]	; (8004810 <Sleep_Stm32_A7672S+0x64>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	2104      	movs	r1, #4
 80047e6:	0018      	movs	r0, r3
 80047e8:	f002 f934 	bl	8006a54 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start_IT(&htim6);
 80047ec:	4b09      	ldr	r3, [pc, #36]	; (8004814 <Sleep_Stm32_A7672S+0x68>)
 80047ee:	0018      	movs	r0, r3
 80047f0:	f004 f85a 	bl	80088a8 <HAL_TIM_Base_Start_IT>
	HAL_SuspendTick();
 80047f4:	f001 f9bc 	bl	8005b70 <HAL_SuspendTick>
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFE);
 80047f8:	2102      	movs	r1, #2
 80047fa:	2000      	movs	r0, #0
 80047fc:	f003 f8d2 	bl	80079a4 <HAL_PWR_EnterSLEEPMode>
	HAL_ResumeTick();
 8004800:	f001 f9c4 	bl	8005b8c <HAL_ResumeTick>
	NVIC_SystemReset();
 8004804:	f7ff fcd0 	bl	80041a8 <__NVIC_SystemReset>
 8004808:	00001388 	.word	0x00001388
 800480c:	00001770 	.word	0x00001770
 8004810:	50000400 	.word	0x50000400
 8004814:	200003c4 	.word	0x200003c4

08004818 <Filter_Baterry_Values>:
	isSleepMode = 1;

	return isSleepMode;
}
int Filter_Baterry_Values(){
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
	for(int i=0;i<times;i++)
 800481e:	2300      	movs	r3, #0
 8004820:	607b      	str	r3, [r7, #4]
 8004822:	e019      	b.n	8004858 <Filter_Baterry_Values+0x40>
	{
		HAL_ADC_Start(&hadc);
 8004824:	4b3d      	ldr	r3, [pc, #244]	; (800491c <Filter_Baterry_Values+0x104>)
 8004826:	0018      	movs	r0, r3
 8004828:	f001 fb32 	bl	8005e90 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc,HAL_MAX_DELAY);
 800482c:	2301      	movs	r3, #1
 800482e:	425a      	negs	r2, r3
 8004830:	4b3a      	ldr	r3, [pc, #232]	; (800491c <Filter_Baterry_Values+0x104>)
 8004832:	0011      	movs	r1, r2
 8004834:	0018      	movs	r0, r3
 8004836:	f001 fbbf 	bl	8005fb8 <HAL_ADC_PollForConversion>
		HAL_Delay(100);
 800483a:	2064      	movs	r0, #100	; 0x64
 800483c:	f001 f974 	bl	8005b28 <HAL_Delay>
		arrayBattery[i]=HAL_ADC_GetValue(&hadc);
 8004840:	4b36      	ldr	r3, [pc, #216]	; (800491c <Filter_Baterry_Values+0x104>)
 8004842:	0018      	movs	r0, r3
 8004844:	f001 fc54 	bl	80060f0 <HAL_ADC_GetValue>
 8004848:	0001      	movs	r1, r0
 800484a:	4b35      	ldr	r3, [pc, #212]	; (8004920 <Filter_Baterry_Values+0x108>)
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	0092      	lsls	r2, r2, #2
 8004850:	50d1      	str	r1, [r2, r3]
	for(int i=0;i<times;i++)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	3301      	adds	r3, #1
 8004856:	607b      	str	r3, [r7, #4]
 8004858:	4b32      	ldr	r3, [pc, #200]	; (8004924 <Filter_Baterry_Values+0x10c>)
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	001a      	movs	r2, r3
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4293      	cmp	r3, r2
 8004862:	dbdf      	blt.n	8004824 <Filter_Baterry_Values+0xc>
	}
	adcValue=MediumBattery();
 8004864:	f000 f874 	bl	8004950 <MediumBattery>
 8004868:	0003      	movs	r3, r0
 800486a:	001a      	movs	r2, r3
 800486c:	4b2e      	ldr	r3, [pc, #184]	; (8004928 <Filter_Baterry_Values+0x110>)
 800486e:	601a      	str	r2, [r3, #0]
	BatteryLevel=((adcValue/4095.0)*3.3);
 8004870:	4b2d      	ldr	r3, [pc, #180]	; (8004928 <Filter_Baterry_Values+0x110>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	0018      	movs	r0, r3
 8004876:	f7fe fb6f 	bl	8002f58 <__aeabi_ui2d>
 800487a:	2200      	movs	r2, #0
 800487c:	4b2b      	ldr	r3, [pc, #172]	; (800492c <Filter_Baterry_Values+0x114>)
 800487e:	f7fd f8a9 	bl	80019d4 <__aeabi_ddiv>
 8004882:	0002      	movs	r2, r0
 8004884:	000b      	movs	r3, r1
 8004886:	0010      	movs	r0, r2
 8004888:	0019      	movs	r1, r3
 800488a:	4a29      	ldr	r2, [pc, #164]	; (8004930 <Filter_Baterry_Values+0x118>)
 800488c:	4b29      	ldr	r3, [pc, #164]	; (8004934 <Filter_Baterry_Values+0x11c>)
 800488e:	f7fd fc9b 	bl	80021c8 <__aeabi_dmul>
 8004892:	0002      	movs	r2, r0
 8004894:	000b      	movs	r3, r1
 8004896:	0010      	movs	r0, r2
 8004898:	0019      	movs	r1, r3
 800489a:	f7fe fbcb 	bl	8003034 <__aeabi_d2f>
 800489e:	1c02      	adds	r2, r0, #0
 80048a0:	4b25      	ldr	r3, [pc, #148]	; (8004938 <Filter_Baterry_Values+0x120>)
 80048a2:	601a      	str	r2, [r3, #0]
	PercentageBattery=((BatteryLevel-2.5)/0.5)*100;
 80048a4:	4b24      	ldr	r3, [pc, #144]	; (8004938 <Filter_Baterry_Values+0x120>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	1c18      	adds	r0, r3, #0
 80048aa:	f7fe fb7b 	bl	8002fa4 <__aeabi_f2d>
 80048ae:	2200      	movs	r2, #0
 80048b0:	4b22      	ldr	r3, [pc, #136]	; (800493c <Filter_Baterry_Values+0x124>)
 80048b2:	f7fd ff4b 	bl	800274c <__aeabi_dsub>
 80048b6:	0002      	movs	r2, r0
 80048b8:	000b      	movs	r3, r1
 80048ba:	0010      	movs	r0, r2
 80048bc:	0019      	movs	r1, r3
 80048be:	2200      	movs	r2, #0
 80048c0:	4b1f      	ldr	r3, [pc, #124]	; (8004940 <Filter_Baterry_Values+0x128>)
 80048c2:	f7fd f887 	bl	80019d4 <__aeabi_ddiv>
 80048c6:	0002      	movs	r2, r0
 80048c8:	000b      	movs	r3, r1
 80048ca:	0010      	movs	r0, r2
 80048cc:	0019      	movs	r1, r3
 80048ce:	2200      	movs	r2, #0
 80048d0:	4b1c      	ldr	r3, [pc, #112]	; (8004944 <Filter_Baterry_Values+0x12c>)
 80048d2:	f7fd fc79 	bl	80021c8 <__aeabi_dmul>
 80048d6:	0002      	movs	r2, r0
 80048d8:	000b      	movs	r3, r1
 80048da:	0010      	movs	r0, r2
 80048dc:	0019      	movs	r1, r3
 80048de:	f7fe fba9 	bl	8003034 <__aeabi_d2f>
 80048e2:	1c02      	adds	r2, r0, #0
 80048e4:	4b18      	ldr	r3, [pc, #96]	; (8004948 <Filter_Baterry_Values+0x130>)
 80048e6:	601a      	str	r2, [r3, #0]
	if(PercentageBattery>100)
 80048e8:	4b17      	ldr	r3, [pc, #92]	; (8004948 <Filter_Baterry_Values+0x130>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4917      	ldr	r1, [pc, #92]	; (800494c <Filter_Baterry_Values+0x134>)
 80048ee:	1c18      	adds	r0, r3, #0
 80048f0:	f7fb fe00 	bl	80004f4 <__aeabi_fcmpgt>
 80048f4:	1e03      	subs	r3, r0, #0
 80048f6:	d002      	beq.n	80048fe <Filter_Baterry_Values+0xe6>
	{
		PercentageBattery=100;
 80048f8:	4b13      	ldr	r3, [pc, #76]	; (8004948 <Filter_Baterry_Values+0x130>)
 80048fa:	4a14      	ldr	r2, [pc, #80]	; (800494c <Filter_Baterry_Values+0x134>)
 80048fc:	601a      	str	r2, [r3, #0]
	}
	HAL_ADC_Stop(&hadc);
 80048fe:	4b07      	ldr	r3, [pc, #28]	; (800491c <Filter_Baterry_Values+0x104>)
 8004900:	0018      	movs	r0, r3
 8004902:	f001 fb19 	bl	8005f38 <HAL_ADC_Stop>
	return PercentageBattery ;
 8004906:	4b10      	ldr	r3, [pc, #64]	; (8004948 <Filter_Baterry_Values+0x130>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	1c18      	adds	r0, r3, #0
 800490c:	f7fc fc48 	bl	80011a0 <__aeabi_f2iz>
 8004910:	0003      	movs	r3, r0
}
 8004912:	0018      	movs	r0, r3
 8004914:	46bd      	mov	sp, r7
 8004916:	b002      	add	sp, #8
 8004918:	bd80      	pop	{r7, pc}
 800491a:	46c0      	nop			; (mov r8, r8)
 800491c:	200002c0 	.word	0x200002c0
 8004920:	20000604 	.word	0x20000604
 8004924:	20000010 	.word	0x20000010
 8004928:	200005f8 	.word	0x200005f8
 800492c:	40affe00 	.word	0x40affe00
 8004930:	66666666 	.word	0x66666666
 8004934:	400a6666 	.word	0x400a6666
 8004938:	200005fc 	.word	0x200005fc
 800493c:	40040000 	.word	0x40040000
 8004940:	3fe00000 	.word	0x3fe00000
 8004944:	40590000 	.word	0x40590000
 8004948:	20000600 	.word	0x20000600
 800494c:	42c80000 	.word	0x42c80000

08004950 <MediumBattery>:
int MediumBattery(){
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
	for(int i=0; i<times-1; i++)
 8004956:	2300      	movs	r3, #0
 8004958:	607b      	str	r3, [r7, #4]
 800495a:	e02d      	b.n	80049b8 <MediumBattery+0x68>
	{
		for(int j=i+1;j<times;j++)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	3301      	adds	r3, #1
 8004960:	603b      	str	r3, [r7, #0]
 8004962:	e020      	b.n	80049a6 <MediumBattery+0x56>
		{
			if(arrayBattery[i]>arrayBattery[j])
 8004964:	4b1d      	ldr	r3, [pc, #116]	; (80049dc <MediumBattery+0x8c>)
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	0092      	lsls	r2, r2, #2
 800496a:	58d2      	ldr	r2, [r2, r3]
 800496c:	4b1b      	ldr	r3, [pc, #108]	; (80049dc <MediumBattery+0x8c>)
 800496e:	6839      	ldr	r1, [r7, #0]
 8004970:	0089      	lsls	r1, r1, #2
 8004972:	58cb      	ldr	r3, [r1, r3]
 8004974:	429a      	cmp	r2, r3
 8004976:	d913      	bls.n	80049a0 <MediumBattery+0x50>
			{

			  temp=arrayBattery[i];
 8004978:	4b18      	ldr	r3, [pc, #96]	; (80049dc <MediumBattery+0x8c>)
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	0092      	lsls	r2, r2, #2
 800497e:	58d2      	ldr	r2, [r2, r3]
 8004980:	4b17      	ldr	r3, [pc, #92]	; (80049e0 <MediumBattery+0x90>)
 8004982:	601a      	str	r2, [r3, #0]

			  arrayBattery[i]=arrayBattery[j];
 8004984:	4b15      	ldr	r3, [pc, #84]	; (80049dc <MediumBattery+0x8c>)
 8004986:	683a      	ldr	r2, [r7, #0]
 8004988:	0092      	lsls	r2, r2, #2
 800498a:	58d1      	ldr	r1, [r2, r3]
 800498c:	4b13      	ldr	r3, [pc, #76]	; (80049dc <MediumBattery+0x8c>)
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	0092      	lsls	r2, r2, #2
 8004992:	50d1      	str	r1, [r2, r3]

			  arrayBattery[j]=temp;
 8004994:	4b12      	ldr	r3, [pc, #72]	; (80049e0 <MediumBattery+0x90>)
 8004996:	6819      	ldr	r1, [r3, #0]
 8004998:	4b10      	ldr	r3, [pc, #64]	; (80049dc <MediumBattery+0x8c>)
 800499a:	683a      	ldr	r2, [r7, #0]
 800499c:	0092      	lsls	r2, r2, #2
 800499e:	50d1      	str	r1, [r2, r3]
		for(int j=i+1;j<times;j++)
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	3301      	adds	r3, #1
 80049a4:	603b      	str	r3, [r7, #0]
 80049a6:	4b0f      	ldr	r3, [pc, #60]	; (80049e4 <MediumBattery+0x94>)
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	001a      	movs	r2, r3
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	4293      	cmp	r3, r2
 80049b0:	dbd8      	blt.n	8004964 <MediumBattery+0x14>
	for(int i=0; i<times-1; i++)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	3301      	adds	r3, #1
 80049b6:	607b      	str	r3, [r7, #4]
 80049b8:	4b0a      	ldr	r3, [pc, #40]	; (80049e4 <MediumBattery+0x94>)
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	3b01      	subs	r3, #1
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	dbcb      	blt.n	800495c <MediumBattery+0xc>

			}
		}
	}
	return arrayBattery[times/2];
 80049c4:	4b07      	ldr	r3, [pc, #28]	; (80049e4 <MediumBattery+0x94>)
 80049c6:	781b      	ldrb	r3, [r3, #0]
 80049c8:	085b      	lsrs	r3, r3, #1
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	001a      	movs	r2, r3
 80049ce:	4b03      	ldr	r3, [pc, #12]	; (80049dc <MediumBattery+0x8c>)
 80049d0:	0092      	lsls	r2, r2, #2
 80049d2:	58d3      	ldr	r3, [r2, r3]
}
 80049d4:	0018      	movs	r0, r3
 80049d6:	46bd      	mov	sp, r7
 80049d8:	b002      	add	sp, #8
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	20000604 	.word	0x20000604
 80049e0:	2000062c 	.word	0x2000062c
 80049e4:	20000010 	.word	0x20000010

080049e8 <exampleFunction>:
void exampleFunction(void) {
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af00      	add	r7, sp, #0
//    int age = 30;
//    double score = 85.5;
//    const char *hobbies[] = {"reading", "swimming", "coding"};
//    int hobbies_count = sizeof(hobbies) / sizeof(hobbies[0]);
	// To mt i tng JSON
	cJSON *json = cJSON_CreateObject();
 80049ee:	f7ff fbc5 	bl	800417c <cJSON_CreateObject>
 80049f2:	0003      	movs	r3, r0
 80049f4:	607b      	str	r3, [r7, #4]
	// Thm cc gi tr vo i tng JSON
#if sht30
	if (respone_sht30 == true) {
 80049f6:	4b42      	ldr	r3, [pc, #264]	; (8004b00 <exampleFunction+0x118>)
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d133      	bne.n	8004a66 <exampleFunction+0x7e>
		airT = (temperature * 100) / 100;
 80049fe:	4b41      	ldr	r3, [pc, #260]	; (8004b04 <exampleFunction+0x11c>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4941      	ldr	r1, [pc, #260]	; (8004b08 <exampleFunction+0x120>)
 8004a04:	1c18      	adds	r0, r3, #0
 8004a06:	f7fc f8dd 	bl	8000bc4 <__aeabi_fmul>
 8004a0a:	1c03      	adds	r3, r0, #0
 8004a0c:	493e      	ldr	r1, [pc, #248]	; (8004b08 <exampleFunction+0x120>)
 8004a0e:	1c18      	adds	r0, r3, #0
 8004a10:	f7fb ff0e 	bl	8000830 <__aeabi_fdiv>
 8004a14:	1c03      	adds	r3, r0, #0
 8004a16:	1c1a      	adds	r2, r3, #0
 8004a18:	4b3c      	ldr	r3, [pc, #240]	; (8004b0c <exampleFunction+0x124>)
 8004a1a:	601a      	str	r2, [r3, #0]
		airH = (humidity * 100) / 100;
 8004a1c:	4b3c      	ldr	r3, [pc, #240]	; (8004b10 <exampleFunction+0x128>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4939      	ldr	r1, [pc, #228]	; (8004b08 <exampleFunction+0x120>)
 8004a22:	1c18      	adds	r0, r3, #0
 8004a24:	f7fc f8ce 	bl	8000bc4 <__aeabi_fmul>
 8004a28:	1c03      	adds	r3, r0, #0
 8004a2a:	4937      	ldr	r1, [pc, #220]	; (8004b08 <exampleFunction+0x120>)
 8004a2c:	1c18      	adds	r0, r3, #0
 8004a2e:	f7fb feff 	bl	8000830 <__aeabi_fdiv>
 8004a32:	1c03      	adds	r3, r0, #0
 8004a34:	1c1a      	adds	r2, r3, #0
 8004a36:	4b37      	ldr	r3, [pc, #220]	; (8004b14 <exampleFunction+0x12c>)
 8004a38:	601a      	str	r2, [r3, #0]
		cJSON_AddNumberToObject(json, "airT", airT);
 8004a3a:	4b34      	ldr	r3, [pc, #208]	; (8004b0c <exampleFunction+0x124>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	1c18      	adds	r0, r3, #0
 8004a40:	f7fe fab0 	bl	8002fa4 <__aeabi_f2d>
 8004a44:	0002      	movs	r2, r0
 8004a46:	000b      	movs	r3, r1
 8004a48:	4933      	ldr	r1, [pc, #204]	; (8004b18 <exampleFunction+0x130>)
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f7ff fb2a 	bl	80040a4 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(json, "airRH", airH);
 8004a50:	4b30      	ldr	r3, [pc, #192]	; (8004b14 <exampleFunction+0x12c>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	1c18      	adds	r0, r3, #0
 8004a56:	f7fe faa5 	bl	8002fa4 <__aeabi_f2d>
 8004a5a:	0002      	movs	r2, r0
 8004a5c:	000b      	movs	r3, r1
 8004a5e:	492f      	ldr	r1, [pc, #188]	; (8004b1c <exampleFunction+0x134>)
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f7ff fb1f 	bl	80040a4 <cJSON_AddNumberToObject>
		respone_NBL_S_TMC_7 = false;
	}

#endif
#if bh1750
	if (response_bh1750) {
 8004a66:	4b2e      	ldr	r3, [pc, #184]	; (8004b20 <exampleFunction+0x138>)
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00a      	beq.n	8004a84 <exampleFunction+0x9c>
		cJSON_AddNumberToObject(json, "Light", lux);
 8004a6e:	4b2d      	ldr	r3, [pc, #180]	; (8004b24 <exampleFunction+0x13c>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	1c18      	adds	r0, r3, #0
 8004a74:	f7fe fa96 	bl	8002fa4 <__aeabi_f2d>
 8004a78:	0002      	movs	r2, r0
 8004a7a:	000b      	movs	r3, r1
 8004a7c:	492a      	ldr	r1, [pc, #168]	; (8004b28 <exampleFunction+0x140>)
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f7ff fb10 	bl	80040a4 <cJSON_AddNumberToObject>
	}
#endif
#if co2
	cJSON_AddNumberToObject(json, "Carbonic", carbonic);
#endif
	cJSON_AddNumberToObject(json, "_gsm_signal_strength", rssi);
 8004a84:	4b29      	ldr	r3, [pc, #164]	; (8004b2c <exampleFunction+0x144>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	0018      	movs	r0, r3
 8004a8a:	f7fe fa35 	bl	8002ef8 <__aeabi_i2d>
 8004a8e:	0002      	movs	r2, r0
 8004a90:	000b      	movs	r3, r1
 8004a92:	4927      	ldr	r1, [pc, #156]	; (8004b30 <exampleFunction+0x148>)
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f7ff fb05 	bl	80040a4 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(json, "_battery_level", PercentageBattery);
 8004a9a:	4b26      	ldr	r3, [pc, #152]	; (8004b34 <exampleFunction+0x14c>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	1c18      	adds	r0, r3, #0
 8004aa0:	f7fe fa80 	bl	8002fa4 <__aeabi_f2d>
 8004aa4:	0002      	movs	r2, r0
 8004aa6:	000b      	movs	r3, r1
 8004aa8:	4923      	ldr	r1, [pc, #140]	; (8004b38 <exampleFunction+0x150>)
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7ff fafa 	bl	80040a4 <cJSON_AddNumberToObject>
//        cJSON_AddItemToArray(json_hobbies, cJSON_CreateString(hobbies[i]));
//    }
//    cJSON_AddItemToObject(json, "hobbies", json_hobbies);

	// Chuyn i i tng JSON thnh chui
	char *json_string = cJSON_Print(json);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	0018      	movs	r0, r3
 8004ab4:	f7fe ffbc 	bl	8003a30 <cJSON_Print>
 8004ab8:	0003      	movs	r3, r0
 8004aba:	603b      	str	r3, [r7, #0]
	if (json_string == NULL) {
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d108      	bne.n	8004ad4 <exampleFunction+0xec>
		printf("Li to chui JSON\n");
 8004ac2:	4b1e      	ldr	r3, [pc, #120]	; (8004b3c <exampleFunction+0x154>)
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f007 fc0d 	bl	800c2e4 <puts>
		cJSON_Delete(json);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	0018      	movs	r0, r3
 8004ace:	f7fe fba5 	bl	800321c <cJSON_Delete>
		return;
 8004ad2:	e011      	b.n	8004af8 <exampleFunction+0x110>
	}

	// In chui JSON
	printf("%s\n", json_string);
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	f007 fc04 	bl	800c2e4 <puts>
	sprintf(testjson, "%s", json_string);
 8004adc:	683a      	ldr	r2, [r7, #0]
 8004ade:	4918      	ldr	r1, [pc, #96]	; (8004b40 <exampleFunction+0x158>)
 8004ae0:	4b18      	ldr	r3, [pc, #96]	; (8004b44 <exampleFunction+0x15c>)
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	f007 fc08 	bl	800c2f8 <siprintf>

	// Gii phng b nh
	free(json_string);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	0018      	movs	r0, r3
 8004aec:	f005 fd18 	bl	800a520 <free>
	cJSON_Delete(json);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	0018      	movs	r0, r3
 8004af4:	f7fe fb92 	bl	800321c <cJSON_Delete>
}
 8004af8:	46bd      	mov	sp, r7
 8004afa:	b002      	add	sp, #8
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	46c0      	nop			; (mov r8, r8)
 8004b00:	20000899 	.word	0x20000899
 8004b04:	200005f0 	.word	0x200005f0
 8004b08:	42c80000 	.word	0x42c80000
 8004b0c:	200005e8 	.word	0x200005e8
 8004b10:	200005f4 	.word	0x200005f4
 8004b14:	200005ec 	.word	0x200005ec
 8004b18:	0800f8a0 	.word	0x0800f8a0
 8004b1c:	0800f8a8 	.word	0x0800f8a8
 8004b20:	20000898 	.word	0x20000898
 8004b24:	20000894 	.word	0x20000894
 8004b28:	0800f8b0 	.word	0x0800f8b0
 8004b2c:	200000c4 	.word	0x200000c4
 8004b30:	0800f8b8 	.word	0x0800f8b8
 8004b34:	20000600 	.word	0x20000600
 8004b38:	0800f8d0 	.word	0x0800f8d0
 8004b3c:	0800f8e0 	.word	0x0800f8e0
 8004b40:	0800f8fc 	.word	0x0800f8fc
 8004b44:	2000089c 	.word	0x2000089c

08004b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004b4c:	f000 ff7c 	bl	8005a48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004b50:	f000 f86c 	bl	8004c2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004b54:	f000 fa86 	bl	8005064 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8004b58:	f000 f9f4 	bl	8004f44 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8004b5c:	f000 f938 	bl	8004dd0 <MX_I2C1_Init>
  MX_TIM6_Init();
 8004b60:	f000 f9b2 	bl	8004ec8 <MX_TIM6_Init>
  MX_I2C2_Init();
 8004b64:	f000 f972 	bl	8004e4c <MX_I2C2_Init>
  MX_USART4_UART_Init();
 8004b68:	f000 fa4c 	bl	8005004 <MX_USART4_UART_Init>
  MX_USART2_UART_Init();
 8004b6c:	f000 fa1a 	bl	8004fa4 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8004b70:	f000 f8c8 	bl	8004d04 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t*) rxBuffer, 50);
 8004b74:	4923      	ldr	r1, [pc, #140]	; (8004c04 <main+0xbc>)
 8004b76:	4b24      	ldr	r3, [pc, #144]	; (8004c08 <main+0xc0>)
 8004b78:	2232      	movs	r2, #50	; 0x32
 8004b7a:	0018      	movs	r0, r3
 8004b7c:	f005 fc40 	bl	800a400 <HAL_UARTEx_ReceiveToIdle_IT>
	HAL_UARTEx_ReceiveToIdle_IT(&huart4, (uint8_t*) sensorResponseData, 20);
 8004b80:	4922      	ldr	r1, [pc, #136]	; (8004c0c <main+0xc4>)
 8004b82:	4b23      	ldr	r3, [pc, #140]	; (8004c10 <main+0xc8>)
 8004b84:	2214      	movs	r2, #20
 8004b86:	0018      	movs	r0, r3
 8004b88:	f005 fc3a 	bl	800a400 <HAL_UARTEx_ReceiveToIdle_IT>
#if co2
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, (uint8_t*) rx_co2, 8);
	#endif

	HAL_GPIO_WritePin(ENABLE_SENSOR_GPIO_Port, ENABLE_SENSOR_Pin, SET);
 8004b8c:	2380      	movs	r3, #128	; 0x80
 8004b8e:	005b      	lsls	r3, r3, #1
 8004b90:	4820      	ldr	r0, [pc, #128]	; (8004c14 <main+0xcc>)
 8004b92:	2201      	movs	r2, #1
 8004b94:	0019      	movs	r1, r3
 8004b96:	f001 ff5d 	bl	8006a54 <HAL_GPIO_WritePin>
	turnOnA76XX();
 8004b9a:	f7ff fb59 	bl	8004250 <turnOnA76XX>
	BH1750_Init();
 8004b9e:	f7ff fcb1 	bl	8004504 <BH1750_Init>
#if sht30
	if (!sht3x_init(&handle)) {
 8004ba2:	4b1d      	ldr	r3, [pc, #116]	; (8004c18 <main+0xd0>)
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	f000 fb53 	bl	8005250 <sht3x_init>
 8004baa:	0003      	movs	r3, r0
 8004bac:	001a      	movs	r2, r3
 8004bae:	2301      	movs	r3, #1
 8004bb0:	4053      	eors	r3, r2
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d003      	beq.n	8004bc0 <main+0x78>
		printf("SHT3x access failed.\n\r");
 8004bb8:	4b18      	ldr	r3, [pc, #96]	; (8004c1c <main+0xd4>)
 8004bba:	0018      	movs	r0, r3
 8004bbc:	f007 fb2c 	bl	800c218 <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		if (!isConnectSimcomA76xx) {
 8004bc0:	4b17      	ldr	r3, [pc, #92]	; (8004c20 <main+0xd8>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d104      	bne.n	8004bd2 <main+0x8a>
			isConnectSimcomA76xx = connectSimcomA76xx();
 8004bc8:	f7ff fb7a 	bl	80042c0 <connectSimcomA76xx>
 8004bcc:	0002      	movs	r2, r0
 8004bce:	4b14      	ldr	r3, [pc, #80]	; (8004c20 <main+0xd8>)
 8004bd0:	601a      	str	r2, [r3, #0]
		}
		readSensors();
 8004bd2:	f7ff fcc5 	bl	8004560 <readSensors>
		Filter_Baterry_Values();
 8004bd6:	f7ff fe1f 	bl	8004818 <Filter_Baterry_Values>
		exampleFunction();
 8004bda:	f7ff ff05 	bl	80049e8 <exampleFunction>
		if (!isConnectMQTT) {
 8004bde:	4b11      	ldr	r3, [pc, #68]	; (8004c24 <main+0xdc>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d104      	bne.n	8004bf0 <main+0xa8>
			isConnectMQTT = connectMQTT();
 8004be6:	f7ff fd11 	bl	800460c <connectMQTT>
 8004bea:	0002      	movs	r2, r0
 8004bec:	4b0d      	ldr	r3, [pc, #52]	; (8004c24 <main+0xdc>)
 8004bee:	601a      	str	r2, [r3, #0]
		}
		if (!isSleepMode) {
 8004bf0:	4b0d      	ldr	r3, [pc, #52]	; (8004c28 <main+0xe0>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1e3      	bne.n	8004bc0 <main+0x78>
			isSleepMode = Sleep_Stm32_A7672S();
 8004bf8:	f7ff fdd8 	bl	80047ac <Sleep_Stm32_A7672S>
 8004bfc:	0002      	movs	r2, r0
 8004bfe:	4b0a      	ldr	r3, [pc, #40]	; (8004c28 <main+0xe0>)
 8004c00:	601a      	str	r2, [r3, #0]
		if (!isConnectSimcomA76xx) {
 8004c02:	e7dd      	b.n	8004bc0 <main+0x78>
 8004c04:	2000059c 	.word	0x2000059c
 8004c08:	20000404 	.word	0x20000404
 8004c0c:	200009c8 	.word	0x200009c8
 8004c10:	20000514 	.word	0x20000514
 8004c14:	50000400 	.word	0x50000400
 8004c18:	200000c8 	.word	0x200000c8
 8004c1c:	0800f900 	.word	0x0800f900
 8004c20:	200005d4 	.word	0x200005d4
 8004c24:	200005d8 	.word	0x200005d8
 8004c28:	200005dc 	.word	0x200005dc

08004c2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004c2c:	b590      	push	{r4, r7, lr}
 8004c2e:	b09b      	sub	sp, #108	; 0x6c
 8004c30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004c32:	2434      	movs	r4, #52	; 0x34
 8004c34:	193b      	adds	r3, r7, r4
 8004c36:	0018      	movs	r0, r3
 8004c38:	2334      	movs	r3, #52	; 0x34
 8004c3a:	001a      	movs	r2, r3
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	f007 fc97 	bl	800c570 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004c42:	2320      	movs	r3, #32
 8004c44:	18fb      	adds	r3, r7, r3
 8004c46:	0018      	movs	r0, r3
 8004c48:	2314      	movs	r3, #20
 8004c4a:	001a      	movs	r2, r3
 8004c4c:	2100      	movs	r1, #0
 8004c4e:	f007 fc8f 	bl	800c570 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c52:	003b      	movs	r3, r7
 8004c54:	0018      	movs	r0, r3
 8004c56:	2320      	movs	r3, #32
 8004c58:	001a      	movs	r2, r3
 8004c5a:	2100      	movs	r1, #0
 8004c5c:	f007 fc88 	bl	800c570 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c60:	4b26      	ldr	r3, [pc, #152]	; (8004cfc <SystemClock_Config+0xd0>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a26      	ldr	r2, [pc, #152]	; (8004d00 <SystemClock_Config+0xd4>)
 8004c66:	401a      	ands	r2, r3
 8004c68:	4b24      	ldr	r3, [pc, #144]	; (8004cfc <SystemClock_Config+0xd0>)
 8004c6a:	2180      	movs	r1, #128	; 0x80
 8004c6c:	0109      	lsls	r1, r1, #4
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004c72:	193b      	adds	r3, r7, r4
 8004c74:	2201      	movs	r2, #1
 8004c76:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004c78:	193b      	adds	r3, r7, r4
 8004c7a:	2280      	movs	r2, #128	; 0x80
 8004c7c:	0252      	lsls	r2, r2, #9
 8004c7e:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004c80:	193b      	adds	r3, r7, r4
 8004c82:	2200      	movs	r2, #0
 8004c84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004c86:	193b      	adds	r3, r7, r4
 8004c88:	0018      	movs	r0, r3
 8004c8a:	f002 fee3 	bl	8007a54 <HAL_RCC_OscConfig>
 8004c8e:	1e03      	subs	r3, r0, #0
 8004c90:	d001      	beq.n	8004c96 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8004c92:	f000 fa55 	bl	8005140 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004c96:	2120      	movs	r1, #32
 8004c98:	187b      	adds	r3, r7, r1
 8004c9a:	220f      	movs	r2, #15
 8004c9c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8004c9e:	187b      	adds	r3, r7, r1
 8004ca0:	2202      	movs	r2, #2
 8004ca2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004ca4:	187b      	adds	r3, r7, r1
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8004caa:	187b      	adds	r3, r7, r1
 8004cac:	22e0      	movs	r2, #224	; 0xe0
 8004cae:	00d2      	lsls	r2, r2, #3
 8004cb0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004cb2:	187b      	adds	r3, r7, r1
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004cb8:	187b      	adds	r3, r7, r1
 8004cba:	2100      	movs	r1, #0
 8004cbc:	0018      	movs	r0, r3
 8004cbe:	f003 fa45 	bl	800814c <HAL_RCC_ClockConfig>
 8004cc2:	1e03      	subs	r3, r0, #0
 8004cc4:	d001      	beq.n	8004cca <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8004cc6:	f000 fa3b 	bl	8005140 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8004cca:	003b      	movs	r3, r7
 8004ccc:	220b      	movs	r2, #11
 8004cce:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004cd0:	003b      	movs	r3, r7
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004cd6:	003b      	movs	r3, r7
 8004cd8:	2200      	movs	r2, #0
 8004cda:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004cdc:	003b      	movs	r3, r7
 8004cde:	2200      	movs	r2, #0
 8004ce0:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ce2:	003b      	movs	r3, r7
 8004ce4:	0018      	movs	r0, r3
 8004ce6:	f003 fc55 	bl	8008594 <HAL_RCCEx_PeriphCLKConfig>
 8004cea:	1e03      	subs	r3, r0, #0
 8004cec:	d001      	beq.n	8004cf2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8004cee:	f000 fa27 	bl	8005140 <Error_Handler>
  }
}
 8004cf2:	46c0      	nop			; (mov r8, r8)
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	b01b      	add	sp, #108	; 0x6c
 8004cf8:	bd90      	pop	{r4, r7, pc}
 8004cfa:	46c0      	nop			; (mov r8, r8)
 8004cfc:	40007000 	.word	0x40007000
 8004d00:	ffffe7ff 	.word	0xffffe7ff

08004d04 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004d0a:	003b      	movs	r3, r7
 8004d0c:	0018      	movs	r0, r3
 8004d0e:	2308      	movs	r3, #8
 8004d10:	001a      	movs	r2, r3
 8004d12:	2100      	movs	r1, #0
 8004d14:	f007 fc2c 	bl	800c570 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8004d18:	4b2a      	ldr	r3, [pc, #168]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d1a:	4a2b      	ldr	r2, [pc, #172]	; (8004dc8 <MX_ADC_Init+0xc4>)
 8004d1c:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8004d1e:	4b29      	ldr	r3, [pc, #164]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004d24:	4b27      	ldr	r3, [pc, #156]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d26:	2280      	movs	r2, #128	; 0x80
 8004d28:	0612      	lsls	r2, r2, #24
 8004d2a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8004d2c:	4b25      	ldr	r3, [pc, #148]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d2e:	2200      	movs	r2, #0
 8004d30:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004d32:	4b24      	ldr	r3, [pc, #144]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8004d38:	4b22      	ldr	r3, [pc, #136]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004d3e:	4b21      	ldr	r3, [pc, #132]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d40:	2200      	movs	r2, #0
 8004d42:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8004d44:	4b1f      	ldr	r3, [pc, #124]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d46:	2220      	movs	r2, #32
 8004d48:	2101      	movs	r1, #1
 8004d4a:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8004d4c:	4b1d      	ldr	r3, [pc, #116]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d4e:	2221      	movs	r2, #33	; 0x21
 8004d50:	2100      	movs	r1, #0
 8004d52:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004d54:	4b1b      	ldr	r3, [pc, #108]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004d5a:	4b1a      	ldr	r3, [pc, #104]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d5c:	22c2      	movs	r2, #194	; 0xc2
 8004d5e:	32ff      	adds	r2, #255	; 0xff
 8004d60:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8004d62:	4b18      	ldr	r3, [pc, #96]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d64:	222c      	movs	r2, #44	; 0x2c
 8004d66:	2100      	movs	r1, #0
 8004d68:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004d6a:	4b16      	ldr	r3, [pc, #88]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d6c:	2204      	movs	r2, #4
 8004d6e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004d70:	4b14      	ldr	r3, [pc, #80]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d72:	2200      	movs	r2, #0
 8004d74:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8004d76:	4b13      	ldr	r3, [pc, #76]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8004d7c:	4b11      	ldr	r3, [pc, #68]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d7e:	2201      	movs	r2, #1
 8004d80:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8004d82:	4b10      	ldr	r3, [pc, #64]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8004d88:	4b0e      	ldr	r3, [pc, #56]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004d8a:	0018      	movs	r0, r3
 8004d8c:	f000 ff0c 	bl	8005ba8 <HAL_ADC_Init>
 8004d90:	1e03      	subs	r3, r0, #0
 8004d92:	d001      	beq.n	8004d98 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8004d94:	f000 f9d4 	bl	8005140 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004d98:	003b      	movs	r3, r7
 8004d9a:	4a0c      	ldr	r2, [pc, #48]	; (8004dcc <MX_ADC_Init+0xc8>)
 8004d9c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004d9e:	003b      	movs	r3, r7
 8004da0:	2280      	movs	r2, #128	; 0x80
 8004da2:	0152      	lsls	r2, r2, #5
 8004da4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004da6:	003a      	movs	r2, r7
 8004da8:	4b06      	ldr	r3, [pc, #24]	; (8004dc4 <MX_ADC_Init+0xc0>)
 8004daa:	0011      	movs	r1, r2
 8004dac:	0018      	movs	r0, r3
 8004dae:	f001 f9ab 	bl	8006108 <HAL_ADC_ConfigChannel>
 8004db2:	1e03      	subs	r3, r0, #0
 8004db4:	d001      	beq.n	8004dba <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8004db6:	f000 f9c3 	bl	8005140 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8004dba:	46c0      	nop			; (mov r8, r8)
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	b002      	add	sp, #8
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	46c0      	nop			; (mov r8, r8)
 8004dc4:	200002c0 	.word	0x200002c0
 8004dc8:	40012400 	.word	0x40012400
 8004dcc:	10000010 	.word	0x10000010

08004dd0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004dd4:	4b1b      	ldr	r3, [pc, #108]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004dd6:	4a1c      	ldr	r2, [pc, #112]	; (8004e48 <MX_I2C1_Init+0x78>)
 8004dd8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000000;
 8004dda:	4b1a      	ldr	r3, [pc, #104]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004de0:	4b18      	ldr	r3, [pc, #96]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004de2:	2200      	movs	r2, #0
 8004de4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004de6:	4b17      	ldr	r3, [pc, #92]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004de8:	2201      	movs	r2, #1
 8004dea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004dec:	4b15      	ldr	r3, [pc, #84]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004df2:	4b14      	ldr	r3, [pc, #80]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004df8:	4b12      	ldr	r3, [pc, #72]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004dfe:	4b11      	ldr	r3, [pc, #68]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004e00:	2200      	movs	r2, #0
 8004e02:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004e04:	4b0f      	ldr	r3, [pc, #60]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004e06:	2200      	movs	r2, #0
 8004e08:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004e0a:	4b0e      	ldr	r3, [pc, #56]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004e0c:	0018      	movs	r0, r3
 8004e0e:	f001 fe3f 	bl	8006a90 <HAL_I2C_Init>
 8004e12:	1e03      	subs	r3, r0, #0
 8004e14:	d001      	beq.n	8004e1a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004e16:	f000 f993 	bl	8005140 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004e1a:	4b0a      	ldr	r3, [pc, #40]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	0018      	movs	r0, r3
 8004e20:	f002 fd28 	bl	8007874 <HAL_I2CEx_ConfigAnalogFilter>
 8004e24:	1e03      	subs	r3, r0, #0
 8004e26:	d001      	beq.n	8004e2c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004e28:	f000 f98a 	bl	8005140 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004e2c:	4b05      	ldr	r3, [pc, #20]	; (8004e44 <MX_I2C1_Init+0x74>)
 8004e2e:	2100      	movs	r1, #0
 8004e30:	0018      	movs	r0, r3
 8004e32:	f002 fd6b 	bl	800790c <HAL_I2CEx_ConfigDigitalFilter>
 8004e36:	1e03      	subs	r3, r0, #0
 8004e38:	d001      	beq.n	8004e3e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004e3a:	f000 f981 	bl	8005140 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004e3e:	46c0      	nop			; (mov r8, r8)
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	2000031c 	.word	0x2000031c
 8004e48:	40005400 	.word	0x40005400

08004e4c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004e50:	4b1b      	ldr	r3, [pc, #108]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004e52:	4a1c      	ldr	r2, [pc, #112]	; (8004ec4 <MX_I2C2_Init+0x78>)
 8004e54:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000000;
 8004e56:	4b1a      	ldr	r3, [pc, #104]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004e58:	2200      	movs	r2, #0
 8004e5a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8004e5c:	4b18      	ldr	r3, [pc, #96]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004e5e:	2200      	movs	r2, #0
 8004e60:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004e62:	4b17      	ldr	r3, [pc, #92]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004e64:	2201      	movs	r2, #1
 8004e66:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004e68:	4b15      	ldr	r3, [pc, #84]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8004e6e:	4b14      	ldr	r3, [pc, #80]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004e70:	2200      	movs	r2, #0
 8004e72:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004e74:	4b12      	ldr	r3, [pc, #72]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004e7a:	4b11      	ldr	r3, [pc, #68]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004e80:	4b0f      	ldr	r3, [pc, #60]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004e86:	4b0e      	ldr	r3, [pc, #56]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004e88:	0018      	movs	r0, r3
 8004e8a:	f001 fe01 	bl	8006a90 <HAL_I2C_Init>
 8004e8e:	1e03      	subs	r3, r0, #0
 8004e90:	d001      	beq.n	8004e96 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8004e92:	f000 f955 	bl	8005140 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004e96:	4b0a      	ldr	r3, [pc, #40]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004e98:	2100      	movs	r1, #0
 8004e9a:	0018      	movs	r0, r3
 8004e9c:	f002 fcea 	bl	8007874 <HAL_I2CEx_ConfigAnalogFilter>
 8004ea0:	1e03      	subs	r3, r0, #0
 8004ea2:	d001      	beq.n	8004ea8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8004ea4:	f000 f94c 	bl	8005140 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004ea8:	4b05      	ldr	r3, [pc, #20]	; (8004ec0 <MX_I2C2_Init+0x74>)
 8004eaa:	2100      	movs	r1, #0
 8004eac:	0018      	movs	r0, r3
 8004eae:	f002 fd2d 	bl	800790c <HAL_I2CEx_ConfigDigitalFilter>
 8004eb2:	1e03      	subs	r3, r0, #0
 8004eb4:	d001      	beq.n	8004eba <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8004eb6:	f000 f943 	bl	8005140 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004eba:	46c0      	nop			; (mov r8, r8)
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	20000370 	.word	0x20000370
 8004ec4:	40005800 	.word	0x40005800

08004ec8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ece:	003b      	movs	r3, r7
 8004ed0:	0018      	movs	r0, r3
 8004ed2:	2308      	movs	r3, #8
 8004ed4:	001a      	movs	r2, r3
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	f007 fb4a 	bl	800c570 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004edc:	4b15      	ldr	r3, [pc, #84]	; (8004f34 <MX_TIM6_Init+0x6c>)
 8004ede:	4a16      	ldr	r2, [pc, #88]	; (8004f38 <MX_TIM6_Init+0x70>)
 8004ee0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 59999;
 8004ee2:	4b14      	ldr	r3, [pc, #80]	; (8004f34 <MX_TIM6_Init+0x6c>)
 8004ee4:	4a15      	ldr	r2, [pc, #84]	; (8004f3c <MX_TIM6_Init+0x74>)
 8004ee6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ee8:	4b12      	ldr	r3, [pc, #72]	; (8004f34 <MX_TIM6_Init+0x6c>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = time_Period;
 8004eee:	4b11      	ldr	r3, [pc, #68]	; (8004f34 <MX_TIM6_Init+0x6c>)
 8004ef0:	4a13      	ldr	r2, [pc, #76]	; (8004f40 <MX_TIM6_Init+0x78>)
 8004ef2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ef4:	4b0f      	ldr	r3, [pc, #60]	; (8004f34 <MX_TIM6_Init+0x6c>)
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004efa:	4b0e      	ldr	r3, [pc, #56]	; (8004f34 <MX_TIM6_Init+0x6c>)
 8004efc:	0018      	movs	r0, r3
 8004efe:	f003 fc93 	bl	8008828 <HAL_TIM_Base_Init>
 8004f02:	1e03      	subs	r3, r0, #0
 8004f04:	d001      	beq.n	8004f0a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8004f06:	f000 f91b 	bl	8005140 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f0a:	003b      	movs	r3, r7
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f10:	003b      	movs	r3, r7
 8004f12:	2200      	movs	r2, #0
 8004f14:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004f16:	003a      	movs	r2, r7
 8004f18:	4b06      	ldr	r3, [pc, #24]	; (8004f34 <MX_TIM6_Init+0x6c>)
 8004f1a:	0011      	movs	r1, r2
 8004f1c:	0018      	movs	r0, r3
 8004f1e:	f003 fe83 	bl	8008c28 <HAL_TIMEx_MasterConfigSynchronization>
 8004f22:	1e03      	subs	r3, r0, #0
 8004f24:	d001      	beq.n	8004f2a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8004f26:	f000 f90b 	bl	8005140 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004f2a:	46c0      	nop			; (mov r8, r8)
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	b002      	add	sp, #8
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	46c0      	nop			; (mov r8, r8)
 8004f34:	200003c4 	.word	0x200003c4
 8004f38:	40001000 	.word	0x40001000
 8004f3c:	0000ea5f 	.word	0x0000ea5f
 8004f40:	00000bb7 	.word	0x00000bb7

08004f44 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004f48:	4b14      	ldr	r3, [pc, #80]	; (8004f9c <MX_USART1_UART_Init+0x58>)
 8004f4a:	4a15      	ldr	r2, [pc, #84]	; (8004fa0 <MX_USART1_UART_Init+0x5c>)
 8004f4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004f4e:	4b13      	ldr	r3, [pc, #76]	; (8004f9c <MX_USART1_UART_Init+0x58>)
 8004f50:	22e1      	movs	r2, #225	; 0xe1
 8004f52:	0252      	lsls	r2, r2, #9
 8004f54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004f56:	4b11      	ldr	r3, [pc, #68]	; (8004f9c <MX_USART1_UART_Init+0x58>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004f5c:	4b0f      	ldr	r3, [pc, #60]	; (8004f9c <MX_USART1_UART_Init+0x58>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004f62:	4b0e      	ldr	r3, [pc, #56]	; (8004f9c <MX_USART1_UART_Init+0x58>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004f68:	4b0c      	ldr	r3, [pc, #48]	; (8004f9c <MX_USART1_UART_Init+0x58>)
 8004f6a:	220c      	movs	r2, #12
 8004f6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004f6e:	4b0b      	ldr	r3, [pc, #44]	; (8004f9c <MX_USART1_UART_Init+0x58>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004f74:	4b09      	ldr	r3, [pc, #36]	; (8004f9c <MX_USART1_UART_Init+0x58>)
 8004f76:	2200      	movs	r2, #0
 8004f78:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004f7a:	4b08      	ldr	r3, [pc, #32]	; (8004f9c <MX_USART1_UART_Init+0x58>)
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004f80:	4b06      	ldr	r3, [pc, #24]	; (8004f9c <MX_USART1_UART_Init+0x58>)
 8004f82:	2200      	movs	r2, #0
 8004f84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004f86:	4b05      	ldr	r3, [pc, #20]	; (8004f9c <MX_USART1_UART_Init+0x58>)
 8004f88:	0018      	movs	r0, r3
 8004f8a:	f003 feab 	bl	8008ce4 <HAL_UART_Init>
 8004f8e:	1e03      	subs	r3, r0, #0
 8004f90:	d001      	beq.n	8004f96 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004f92:	f000 f8d5 	bl	8005140 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004f96:	46c0      	nop			; (mov r8, r8)
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	20000404 	.word	0x20000404
 8004fa0:	40013800 	.word	0x40013800

08004fa4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004fa8:	4b14      	ldr	r3, [pc, #80]	; (8004ffc <MX_USART2_UART_Init+0x58>)
 8004faa:	4a15      	ldr	r2, [pc, #84]	; (8005000 <MX_USART2_UART_Init+0x5c>)
 8004fac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8004fae:	4b13      	ldr	r3, [pc, #76]	; (8004ffc <MX_USART2_UART_Init+0x58>)
 8004fb0:	2296      	movs	r2, #150	; 0x96
 8004fb2:	0192      	lsls	r2, r2, #6
 8004fb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004fb6:	4b11      	ldr	r3, [pc, #68]	; (8004ffc <MX_USART2_UART_Init+0x58>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004fbc:	4b0f      	ldr	r3, [pc, #60]	; (8004ffc <MX_USART2_UART_Init+0x58>)
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004fc2:	4b0e      	ldr	r3, [pc, #56]	; (8004ffc <MX_USART2_UART_Init+0x58>)
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004fc8:	4b0c      	ldr	r3, [pc, #48]	; (8004ffc <MX_USART2_UART_Init+0x58>)
 8004fca:	220c      	movs	r2, #12
 8004fcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004fce:	4b0b      	ldr	r3, [pc, #44]	; (8004ffc <MX_USART2_UART_Init+0x58>)
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004fd4:	4b09      	ldr	r3, [pc, #36]	; (8004ffc <MX_USART2_UART_Init+0x58>)
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004fda:	4b08      	ldr	r3, [pc, #32]	; (8004ffc <MX_USART2_UART_Init+0x58>)
 8004fdc:	2200      	movs	r2, #0
 8004fde:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004fe0:	4b06      	ldr	r3, [pc, #24]	; (8004ffc <MX_USART2_UART_Init+0x58>)
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004fe6:	4b05      	ldr	r3, [pc, #20]	; (8004ffc <MX_USART2_UART_Init+0x58>)
 8004fe8:	0018      	movs	r0, r3
 8004fea:	f003 fe7b 	bl	8008ce4 <HAL_UART_Init>
 8004fee:	1e03      	subs	r3, r0, #0
 8004ff0:	d001      	beq.n	8004ff6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004ff2:	f000 f8a5 	bl	8005140 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004ff6:	46c0      	nop			; (mov r8, r8)
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	2000048c 	.word	0x2000048c
 8005000:	40004400 	.word	0x40004400

08005004 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8005008:	4b14      	ldr	r3, [pc, #80]	; (800505c <MX_USART4_UART_Init+0x58>)
 800500a:	4a15      	ldr	r2, [pc, #84]	; (8005060 <MX_USART4_UART_Init+0x5c>)
 800500c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800500e:	4b13      	ldr	r3, [pc, #76]	; (800505c <MX_USART4_UART_Init+0x58>)
 8005010:	2296      	movs	r2, #150	; 0x96
 8005012:	0192      	lsls	r2, r2, #6
 8005014:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005016:	4b11      	ldr	r3, [pc, #68]	; (800505c <MX_USART4_UART_Init+0x58>)
 8005018:	2200      	movs	r2, #0
 800501a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800501c:	4b0f      	ldr	r3, [pc, #60]	; (800505c <MX_USART4_UART_Init+0x58>)
 800501e:	2200      	movs	r2, #0
 8005020:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005022:	4b0e      	ldr	r3, [pc, #56]	; (800505c <MX_USART4_UART_Init+0x58>)
 8005024:	2200      	movs	r2, #0
 8005026:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005028:	4b0c      	ldr	r3, [pc, #48]	; (800505c <MX_USART4_UART_Init+0x58>)
 800502a:	220c      	movs	r2, #12
 800502c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800502e:	4b0b      	ldr	r3, [pc, #44]	; (800505c <MX_USART4_UART_Init+0x58>)
 8005030:	2200      	movs	r2, #0
 8005032:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005034:	4b09      	ldr	r3, [pc, #36]	; (800505c <MX_USART4_UART_Init+0x58>)
 8005036:	2200      	movs	r2, #0
 8005038:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800503a:	4b08      	ldr	r3, [pc, #32]	; (800505c <MX_USART4_UART_Init+0x58>)
 800503c:	2200      	movs	r2, #0
 800503e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005040:	4b06      	ldr	r3, [pc, #24]	; (800505c <MX_USART4_UART_Init+0x58>)
 8005042:	2200      	movs	r2, #0
 8005044:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005046:	4b05      	ldr	r3, [pc, #20]	; (800505c <MX_USART4_UART_Init+0x58>)
 8005048:	0018      	movs	r0, r3
 800504a:	f003 fe4b 	bl	8008ce4 <HAL_UART_Init>
 800504e:	1e03      	subs	r3, r0, #0
 8005050:	d001      	beq.n	8005056 <MX_USART4_UART_Init+0x52>
  {
    Error_Handler();
 8005052:	f000 f875 	bl	8005140 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8005056:	46c0      	nop			; (mov r8, r8)
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	20000514 	.word	0x20000514
 8005060:	40004c00 	.word	0x40004c00

08005064 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005064:	b590      	push	{r4, r7, lr}
 8005066:	b089      	sub	sp, #36	; 0x24
 8005068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800506a:	240c      	movs	r4, #12
 800506c:	193b      	adds	r3, r7, r4
 800506e:	0018      	movs	r0, r3
 8005070:	2314      	movs	r3, #20
 8005072:	001a      	movs	r2, r3
 8005074:	2100      	movs	r1, #0
 8005076:	f007 fa7b 	bl	800c570 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800507a:	4b2f      	ldr	r3, [pc, #188]	; (8005138 <MX_GPIO_Init+0xd4>)
 800507c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800507e:	4b2e      	ldr	r3, [pc, #184]	; (8005138 <MX_GPIO_Init+0xd4>)
 8005080:	2180      	movs	r1, #128	; 0x80
 8005082:	430a      	orrs	r2, r1
 8005084:	62da      	str	r2, [r3, #44]	; 0x2c
 8005086:	4b2c      	ldr	r3, [pc, #176]	; (8005138 <MX_GPIO_Init+0xd4>)
 8005088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800508a:	2280      	movs	r2, #128	; 0x80
 800508c:	4013      	ands	r3, r2
 800508e:	60bb      	str	r3, [r7, #8]
 8005090:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005092:	4b29      	ldr	r3, [pc, #164]	; (8005138 <MX_GPIO_Init+0xd4>)
 8005094:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005096:	4b28      	ldr	r3, [pc, #160]	; (8005138 <MX_GPIO_Init+0xd4>)
 8005098:	2101      	movs	r1, #1
 800509a:	430a      	orrs	r2, r1
 800509c:	62da      	str	r2, [r3, #44]	; 0x2c
 800509e:	4b26      	ldr	r3, [pc, #152]	; (8005138 <MX_GPIO_Init+0xd4>)
 80050a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050a2:	2201      	movs	r2, #1
 80050a4:	4013      	ands	r3, r2
 80050a6:	607b      	str	r3, [r7, #4]
 80050a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80050aa:	4b23      	ldr	r3, [pc, #140]	; (8005138 <MX_GPIO_Init+0xd4>)
 80050ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ae:	4b22      	ldr	r3, [pc, #136]	; (8005138 <MX_GPIO_Init+0xd4>)
 80050b0:	2102      	movs	r1, #2
 80050b2:	430a      	orrs	r2, r1
 80050b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80050b6:	4b20      	ldr	r3, [pc, #128]	; (8005138 <MX_GPIO_Init+0xd4>)
 80050b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ba:	2202      	movs	r2, #2
 80050bc:	4013      	ands	r3, r2
 80050be:	603b      	str	r3, [r7, #0]
 80050c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_STATUS_Pin|ENABLE_SENSOR_Pin, GPIO_PIN_RESET);
 80050c2:	2382      	movs	r3, #130	; 0x82
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	481d      	ldr	r0, [pc, #116]	; (800513c <MX_GPIO_Init+0xd8>)
 80050c8:	2200      	movs	r2, #0
 80050ca:	0019      	movs	r1, r3
 80050cc:	f001 fcc2 	bl	8006a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_A76XX_GPIO_Port, ENABLE_A76XX_Pin, GPIO_PIN_RESET);
 80050d0:	2380      	movs	r3, #128	; 0x80
 80050d2:	0119      	lsls	r1, r3, #4
 80050d4:	23a0      	movs	r3, #160	; 0xa0
 80050d6:	05db      	lsls	r3, r3, #23
 80050d8:	2200      	movs	r2, #0
 80050da:	0018      	movs	r0, r3
 80050dc:	f001 fcba 	bl	8006a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_STATUS_Pin ENABLE_SENSOR_Pin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin|ENABLE_SENSOR_Pin;
 80050e0:	193b      	adds	r3, r7, r4
 80050e2:	2282      	movs	r2, #130	; 0x82
 80050e4:	0052      	lsls	r2, r2, #1
 80050e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80050e8:	193b      	adds	r3, r7, r4
 80050ea:	2201      	movs	r2, #1
 80050ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050ee:	193b      	adds	r3, r7, r4
 80050f0:	2200      	movs	r2, #0
 80050f2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050f4:	193b      	adds	r3, r7, r4
 80050f6:	2200      	movs	r2, #0
 80050f8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80050fa:	193b      	adds	r3, r7, r4
 80050fc:	4a0f      	ldr	r2, [pc, #60]	; (800513c <MX_GPIO_Init+0xd8>)
 80050fe:	0019      	movs	r1, r3
 8005100:	0010      	movs	r0, r2
 8005102:	f001 fb29 	bl	8006758 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_A76XX_Pin */
  GPIO_InitStruct.Pin = ENABLE_A76XX_Pin;
 8005106:	0021      	movs	r1, r4
 8005108:	187b      	adds	r3, r7, r1
 800510a:	2280      	movs	r2, #128	; 0x80
 800510c:	0112      	lsls	r2, r2, #4
 800510e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005110:	187b      	adds	r3, r7, r1
 8005112:	2201      	movs	r2, #1
 8005114:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005116:	187b      	adds	r3, r7, r1
 8005118:	2200      	movs	r2, #0
 800511a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800511c:	187b      	adds	r3, r7, r1
 800511e:	2200      	movs	r2, #0
 8005120:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ENABLE_A76XX_GPIO_Port, &GPIO_InitStruct);
 8005122:	187a      	adds	r2, r7, r1
 8005124:	23a0      	movs	r3, #160	; 0xa0
 8005126:	05db      	lsls	r3, r3, #23
 8005128:	0011      	movs	r1, r2
 800512a:	0018      	movs	r0, r3
 800512c:	f001 fb14 	bl	8006758 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8005130:	46c0      	nop			; (mov r8, r8)
 8005132:	46bd      	mov	sp, r7
 8005134:	b009      	add	sp, #36	; 0x24
 8005136:	bd90      	pop	{r4, r7, pc}
 8005138:	40021000 	.word	0x40021000
 800513c:	50000400 	.word	0x50000400

08005140 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005144:	b672      	cpsid	i
}
 8005146:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8005148:	e7fe      	b.n	8005148 <Error_Handler+0x8>

0800514a <calculate_crc>:
	SHT3X_COMMAND_MEASURE_HIGHREP_10HZ = 0x2737,
	SHT3X_COMMAND_MEASURE_LOWREP_10HZ = 0x272a
} sht3x_command_t;

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 800514a:	b580      	push	{r7, lr}
 800514c:	b086      	sub	sp, #24
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
 8005152:	6039      	str	r1, [r7, #0]
	uint8_t crc = 0xff;
 8005154:	2317      	movs	r3, #23
 8005156:	18fb      	adds	r3, r7, r3
 8005158:	22ff      	movs	r2, #255	; 0xff
 800515a:	701a      	strb	r2, [r3, #0]
	for (size_t i = 0; i < length; i++) {
 800515c:	2300      	movs	r3, #0
 800515e:	613b      	str	r3, [r7, #16]
 8005160:	e02a      	b.n	80051b8 <calculate_crc+0x6e>
		crc ^= data[i];
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	18d3      	adds	r3, r2, r3
 8005168:	7819      	ldrb	r1, [r3, #0]
 800516a:	2217      	movs	r2, #23
 800516c:	18bb      	adds	r3, r7, r2
 800516e:	18ba      	adds	r2, r7, r2
 8005170:	7812      	ldrb	r2, [r2, #0]
 8005172:	404a      	eors	r2, r1
 8005174:	701a      	strb	r2, [r3, #0]
		for (size_t j = 0; j < 8; j++) {
 8005176:	2300      	movs	r3, #0
 8005178:	60fb      	str	r3, [r7, #12]
 800517a:	e017      	b.n	80051ac <calculate_crc+0x62>
			if ((crc & 0x80u) != 0) {
 800517c:	2117      	movs	r1, #23
 800517e:	187b      	adds	r3, r7, r1
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	b25b      	sxtb	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	da08      	bge.n	800519a <calculate_crc+0x50>
				crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8005188:	187b      	adds	r3, r7, r1
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	18db      	adds	r3, r3, r3
 800518e:	b2da      	uxtb	r2, r3
 8005190:	187b      	adds	r3, r7, r1
 8005192:	2131      	movs	r1, #49	; 0x31
 8005194:	404a      	eors	r2, r1
 8005196:	701a      	strb	r2, [r3, #0]
 8005198:	e005      	b.n	80051a6 <calculate_crc+0x5c>
			} else {
				crc <<= 1u;
 800519a:	2317      	movs	r3, #23
 800519c:	18fa      	adds	r2, r7, r3
 800519e:	18fb      	adds	r3, r7, r3
 80051a0:	781b      	ldrb	r3, [r3, #0]
 80051a2:	18db      	adds	r3, r3, r3
 80051a4:	7013      	strb	r3, [r2, #0]
		for (size_t j = 0; j < 8; j++) {
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	3301      	adds	r3, #1
 80051aa:	60fb      	str	r3, [r7, #12]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2b07      	cmp	r3, #7
 80051b0:	d9e4      	bls.n	800517c <calculate_crc+0x32>
	for (size_t i = 0; i < length; i++) {
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	3301      	adds	r3, #1
 80051b6:	613b      	str	r3, [r7, #16]
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d3d0      	bcc.n	8005162 <calculate_crc+0x18>
			}
		}
	}
	return crc;
 80051c0:	2317      	movs	r3, #23
 80051c2:	18fb      	adds	r3, r7, r3
 80051c4:	781b      	ldrb	r3, [r3, #0]
}
 80051c6:	0018      	movs	r0, r3
 80051c8:	46bd      	mov	sp, r7
 80051ca:	b006      	add	sp, #24
 80051cc:	bd80      	pop	{r7, pc}

080051ce <sht3x_send_command>:

static bool sht3x_send_command(sht3x_handle_t *handle, sht3x_command_t command)
{
 80051ce:	b590      	push	{r4, r7, lr}
 80051d0:	b087      	sub	sp, #28
 80051d2:	af02      	add	r7, sp, #8
 80051d4:	6078      	str	r0, [r7, #4]
 80051d6:	000a      	movs	r2, r1
 80051d8:	1cbb      	adds	r3, r7, #2
 80051da:	801a      	strh	r2, [r3, #0]
	uint8_t command_buffer[2] = {(command & 0xff00u) >> 8u, command & 0xffu};
 80051dc:	1cbb      	adds	r3, r7, #2
 80051de:	881b      	ldrh	r3, [r3, #0]
 80051e0:	0a1b      	lsrs	r3, r3, #8
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	b2da      	uxtb	r2, r3
 80051e6:	240c      	movs	r4, #12
 80051e8:	193b      	adds	r3, r7, r4
 80051ea:	701a      	strb	r2, [r3, #0]
 80051ec:	1cbb      	adds	r3, r7, #2
 80051ee:	881b      	ldrh	r3, [r3, #0]
 80051f0:	b2da      	uxtb	r2, r3
 80051f2:	193b      	adds	r3, r7, r4
 80051f4:	705a      	strb	r2, [r3, #1]

	if (HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address << 1u, command_buffer, sizeof(command_buffer),
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6818      	ldr	r0, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	889b      	ldrh	r3, [r3, #4]
 80051fe:	18db      	adds	r3, r3, r3
 8005200:	b299      	uxth	r1, r3
 8005202:	193a      	adds	r2, r7, r4
 8005204:	231e      	movs	r3, #30
 8005206:	9300      	str	r3, [sp, #0]
 8005208:	2302      	movs	r3, #2
 800520a:	f001 fcd7 	bl	8006bbc <HAL_I2C_Master_Transmit>
 800520e:	1e03      	subs	r3, r0, #0
 8005210:	d001      	beq.n	8005216 <sht3x_send_command+0x48>
	                            SHT3X_I2C_TIMEOUT) != HAL_OK) {
		return false;
 8005212:	2300      	movs	r3, #0
 8005214:	e000      	b.n	8005218 <sht3x_send_command+0x4a>
	}

	return true;
 8005216:	2301      	movs	r3, #1
}
 8005218:	0018      	movs	r0, r3
 800521a:	46bd      	mov	sp, r7
 800521c:	b005      	add	sp, #20
 800521e:	bd90      	pop	{r4, r7, pc}

08005220 <uint8_to_uint16>:

static uint16_t uint8_to_uint16(uint8_t msb, uint8_t lsb)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
 8005226:	0002      	movs	r2, r0
 8005228:	1dfb      	adds	r3, r7, #7
 800522a:	701a      	strb	r2, [r3, #0]
 800522c:	1dbb      	adds	r3, r7, #6
 800522e:	1c0a      	adds	r2, r1, #0
 8005230:	701a      	strb	r2, [r3, #0]
	return (uint16_t)((uint16_t)msb << 8u) | lsb;
 8005232:	1dfb      	adds	r3, r7, #7
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	b29b      	uxth	r3, r3
 8005238:	021b      	lsls	r3, r3, #8
 800523a:	b29a      	uxth	r2, r3
 800523c:	1dbb      	adds	r3, r7, #6
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	b29b      	uxth	r3, r3
 8005242:	4313      	orrs	r3, r2
 8005244:	b29b      	uxth	r3, r3
}
 8005246:	0018      	movs	r0, r3
 8005248:	46bd      	mov	sp, r7
 800524a:	b002      	add	sp, #8
 800524c:	bd80      	pop	{r7, pc}
	...

08005250 <sht3x_init>:

bool sht3x_init(sht3x_handle_t *handle)
{
 8005250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005252:	b089      	sub	sp, #36	; 0x24
 8005254:	af04      	add	r7, sp, #16
 8005256:	6078      	str	r0, [r7, #4]
	assert(handle->i2c_handle->Init.NoStretchMode == I2C_NOSTRETCH_DISABLE);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d005      	beq.n	800526e <sht3x_init+0x1e>
 8005262:	4b19      	ldr	r3, [pc, #100]	; (80052c8 <sht3x_init+0x78>)
 8005264:	4a19      	ldr	r2, [pc, #100]	; (80052cc <sht3x_init+0x7c>)
 8005266:	481a      	ldr	r0, [pc, #104]	; (80052d0 <sht3x_init+0x80>)
 8005268:	2137      	movs	r1, #55	; 0x37
 800526a:	f005 f931 	bl	800a4d0 <__assert_func>
	// TODO: Assert i2c frequency is not too high

	uint8_t status_reg_and_checksum[3];
	if (HAL_I2C_Mem_Read(handle->i2c_handle, handle->device_address << 1u, SHT3X_COMMAND_READ_STATUS, 2, (uint8_t*)&status_reg_and_checksum,
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6818      	ldr	r0, [r3, #0]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	889b      	ldrh	r3, [r3, #4]
 8005276:	18db      	adds	r3, r3, r3
 8005278:	b299      	uxth	r1, r3
 800527a:	4a16      	ldr	r2, [pc, #88]	; (80052d4 <sht3x_init+0x84>)
 800527c:	231e      	movs	r3, #30
 800527e:	9302      	str	r3, [sp, #8]
 8005280:	2303      	movs	r3, #3
 8005282:	9301      	str	r3, [sp, #4]
 8005284:	230c      	movs	r3, #12
 8005286:	18fb      	adds	r3, r7, r3
 8005288:	9300      	str	r3, [sp, #0]
 800528a:	2302      	movs	r3, #2
 800528c:	f001 fea6 	bl	8006fdc <HAL_I2C_Mem_Read>
 8005290:	1e03      	subs	r3, r0, #0
 8005292:	d001      	beq.n	8005298 <sht3x_init+0x48>
					  sizeof(status_reg_and_checksum), SHT3X_I2C_TIMEOUT) != HAL_OK) {
		return false;
 8005294:	2300      	movs	r3, #0
 8005296:	e012      	b.n	80052be <sht3x_init+0x6e>
	}

	uint8_t calculated_crc = calculate_crc(status_reg_and_checksum, 2);
 8005298:	250f      	movs	r5, #15
 800529a:	197c      	adds	r4, r7, r5
 800529c:	260c      	movs	r6, #12
 800529e:	19bb      	adds	r3, r7, r6
 80052a0:	2102      	movs	r1, #2
 80052a2:	0018      	movs	r0, r3
 80052a4:	f7ff ff51 	bl	800514a <calculate_crc>
 80052a8:	0003      	movs	r3, r0
 80052aa:	7023      	strb	r3, [r4, #0]

	if (calculated_crc != status_reg_and_checksum[2]) {
 80052ac:	19bb      	adds	r3, r7, r6
 80052ae:	789b      	ldrb	r3, [r3, #2]
 80052b0:	197a      	adds	r2, r7, r5
 80052b2:	7812      	ldrb	r2, [r2, #0]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d001      	beq.n	80052bc <sht3x_init+0x6c>
		return false;
 80052b8:	2300      	movs	r3, #0
 80052ba:	e000      	b.n	80052be <sht3x_init+0x6e>
	}

	return true;
 80052bc:	2301      	movs	r3, #1
}
 80052be:	0018      	movs	r0, r3
 80052c0:	46bd      	mov	sp, r7
 80052c2:	b005      	add	sp, #20
 80052c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052c6:	46c0      	nop			; (mov r8, r8)
 80052c8:	0800f918 	.word	0x0800f918
 80052cc:	0800fb2c 	.word	0x0800fb2c
 80052d0:	0800f958 	.word	0x0800f958
 80052d4:	0000f32d 	.word	0x0000f32d

080052d8 <sht3x_read_temperature_and_humidity>:

bool sht3x_read_temperature_and_humidity(sht3x_handle_t *handle, float *temperature, float *humidity)
{
 80052d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052da:	b08b      	sub	sp, #44	; 0x2c
 80052dc:	af02      	add	r7, sp, #8
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]
	sht3x_send_command(handle, SHT3X_COMMAND_MEASURE_HIGHREP_STRETCH);
 80052e4:	4a43      	ldr	r2, [pc, #268]	; (80053f4 <sht3x_read_temperature_and_humidity+0x11c>)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	0011      	movs	r1, r2
 80052ea:	0018      	movs	r0, r3
 80052ec:	f7ff ff6f 	bl	80051ce <sht3x_send_command>

	HAL_Delay(1);
 80052f0:	2001      	movs	r0, #1
 80052f2:	f000 fc19 	bl	8005b28 <HAL_Delay>

	uint8_t buffer[6];
	if (HAL_I2C_Master_Receive(handle->i2c_handle, handle->device_address << 1u, buffer, sizeof(buffer), SHT3X_I2C_TIMEOUT) != HAL_OK) {
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6818      	ldr	r0, [r3, #0]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	889b      	ldrh	r3, [r3, #4]
 80052fe:	18db      	adds	r3, r3, r3
 8005300:	b299      	uxth	r1, r3
 8005302:	2314      	movs	r3, #20
 8005304:	18fa      	adds	r2, r7, r3
 8005306:	231e      	movs	r3, #30
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	2306      	movs	r3, #6
 800530c:	f001 fd5e 	bl	8006dcc <HAL_I2C_Master_Receive>
 8005310:	1e03      	subs	r3, r0, #0
 8005312:	d001      	beq.n	8005318 <sht3x_read_temperature_and_humidity+0x40>
		return false;
 8005314:	2300      	movs	r3, #0
 8005316:	e068      	b.n	80053ea <sht3x_read_temperature_and_humidity+0x112>
	}

	uint8_t temperature_crc = calculate_crc(buffer, 2);
 8005318:	261f      	movs	r6, #31
 800531a:	19bc      	adds	r4, r7, r6
 800531c:	2514      	movs	r5, #20
 800531e:	197b      	adds	r3, r7, r5
 8005320:	2102      	movs	r1, #2
 8005322:	0018      	movs	r0, r3
 8005324:	f7ff ff11 	bl	800514a <calculate_crc>
 8005328:	0003      	movs	r3, r0
 800532a:	7023      	strb	r3, [r4, #0]
	uint8_t humidity_crc = calculate_crc(buffer + 3, 2);
 800532c:	197b      	adds	r3, r7, r5
 800532e:	3303      	adds	r3, #3
 8005330:	221e      	movs	r2, #30
 8005332:	18bc      	adds	r4, r7, r2
 8005334:	2102      	movs	r1, #2
 8005336:	0018      	movs	r0, r3
 8005338:	f7ff ff07 	bl	800514a <calculate_crc>
 800533c:	0003      	movs	r3, r0
 800533e:	7023      	strb	r3, [r4, #0]
	if (temperature_crc != buffer[2] || humidity_crc != buffer[5]) {
 8005340:	0029      	movs	r1, r5
 8005342:	187b      	adds	r3, r7, r1
 8005344:	789b      	ldrb	r3, [r3, #2]
 8005346:	19ba      	adds	r2, r7, r6
 8005348:	7812      	ldrb	r2, [r2, #0]
 800534a:	429a      	cmp	r2, r3
 800534c:	d106      	bne.n	800535c <sht3x_read_temperature_and_humidity+0x84>
 800534e:	187b      	adds	r3, r7, r1
 8005350:	795b      	ldrb	r3, [r3, #5]
 8005352:	221e      	movs	r2, #30
 8005354:	18ba      	adds	r2, r7, r2
 8005356:	7812      	ldrb	r2, [r2, #0]
 8005358:	429a      	cmp	r2, r3
 800535a:	d001      	beq.n	8005360 <sht3x_read_temperature_and_humidity+0x88>
		return false;
 800535c:	2300      	movs	r3, #0
 800535e:	e044      	b.n	80053ea <sht3x_read_temperature_and_humidity+0x112>
	}

	uint16_t temperature_raw = uint8_to_uint16(buffer[0], buffer[1]);
 8005360:	2514      	movs	r5, #20
 8005362:	197b      	adds	r3, r7, r5
 8005364:	781a      	ldrb	r2, [r3, #0]
 8005366:	197b      	adds	r3, r7, r5
 8005368:	785b      	ldrb	r3, [r3, #1]
 800536a:	261c      	movs	r6, #28
 800536c:	19bc      	adds	r4, r7, r6
 800536e:	0019      	movs	r1, r3
 8005370:	0010      	movs	r0, r2
 8005372:	f7ff ff55 	bl	8005220 <uint8_to_uint16>
 8005376:	0003      	movs	r3, r0
 8005378:	8023      	strh	r3, [r4, #0]
	uint16_t humidity_raw = uint8_to_uint16(buffer[3], buffer[4]);
 800537a:	197b      	adds	r3, r7, r5
 800537c:	78da      	ldrb	r2, [r3, #3]
 800537e:	197b      	adds	r3, r7, r5
 8005380:	791b      	ldrb	r3, [r3, #4]
 8005382:	251a      	movs	r5, #26
 8005384:	197c      	adds	r4, r7, r5
 8005386:	0019      	movs	r1, r3
 8005388:	0010      	movs	r0, r2
 800538a:	f7ff ff49 	bl	8005220 <uint8_to_uint16>
 800538e:	0003      	movs	r3, r0
 8005390:	8023      	strh	r3, [r4, #0]

	*temperature = -45.0f + 175.0f * (float)temperature_raw / 65535.0f;
 8005392:	19bb      	adds	r3, r7, r6
 8005394:	881b      	ldrh	r3, [r3, #0]
 8005396:	0018      	movs	r0, r3
 8005398:	f7fb ff74 	bl	8001284 <__aeabi_ui2f>
 800539c:	1c03      	adds	r3, r0, #0
 800539e:	4916      	ldr	r1, [pc, #88]	; (80053f8 <sht3x_read_temperature_and_humidity+0x120>)
 80053a0:	1c18      	adds	r0, r3, #0
 80053a2:	f7fb fc0f 	bl	8000bc4 <__aeabi_fmul>
 80053a6:	1c03      	adds	r3, r0, #0
 80053a8:	4914      	ldr	r1, [pc, #80]	; (80053fc <sht3x_read_temperature_and_humidity+0x124>)
 80053aa:	1c18      	adds	r0, r3, #0
 80053ac:	f7fb fa40 	bl	8000830 <__aeabi_fdiv>
 80053b0:	1c03      	adds	r3, r0, #0
 80053b2:	4913      	ldr	r1, [pc, #76]	; (8005400 <sht3x_read_temperature_and_humidity+0x128>)
 80053b4:	1c18      	adds	r0, r3, #0
 80053b6:	f7fb fd53 	bl	8000e60 <__aeabi_fsub>
 80053ba:	1c03      	adds	r3, r0, #0
 80053bc:	1c1a      	adds	r2, r3, #0
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	601a      	str	r2, [r3, #0]
	*humidity = 100.0f * (float)humidity_raw / 65535.0f;
 80053c2:	197b      	adds	r3, r7, r5
 80053c4:	881b      	ldrh	r3, [r3, #0]
 80053c6:	0018      	movs	r0, r3
 80053c8:	f7fb ff5c 	bl	8001284 <__aeabi_ui2f>
 80053cc:	1c03      	adds	r3, r0, #0
 80053ce:	490d      	ldr	r1, [pc, #52]	; (8005404 <sht3x_read_temperature_and_humidity+0x12c>)
 80053d0:	1c18      	adds	r0, r3, #0
 80053d2:	f7fb fbf7 	bl	8000bc4 <__aeabi_fmul>
 80053d6:	1c03      	adds	r3, r0, #0
 80053d8:	4908      	ldr	r1, [pc, #32]	; (80053fc <sht3x_read_temperature_and_humidity+0x124>)
 80053da:	1c18      	adds	r0, r3, #0
 80053dc:	f7fb fa28 	bl	8000830 <__aeabi_fdiv>
 80053e0:	1c03      	adds	r3, r0, #0
 80053e2:	1c1a      	adds	r2, r3, #0
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	601a      	str	r2, [r3, #0]

	return true;
 80053e8:	2301      	movs	r3, #1
}
 80053ea:	0018      	movs	r0, r3
 80053ec:	46bd      	mov	sp, r7
 80053ee:	b009      	add	sp, #36	; 0x24
 80053f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053f2:	46c0      	nop			; (mov r8, r8)
 80053f4:	00002c06 	.word	0x00002c06
 80053f8:	432f0000 	.word	0x432f0000
 80053fc:	477fff00 	.word	0x477fff00
 8005400:	42340000 	.word	0x42340000
 8005404:	42c80000 	.word	0x42c80000

08005408 <sht3x_set_header_enable>:

bool sht3x_set_header_enable(sht3x_handle_t *handle, bool enable)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	000a      	movs	r2, r1
 8005412:	1cfb      	adds	r3, r7, #3
 8005414:	701a      	strb	r2, [r3, #0]
	if (enable) {
 8005416:	1cfb      	adds	r3, r7, #3
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d007      	beq.n	800542e <sht3x_set_header_enable+0x26>
		return sht3x_send_command(handle, SHT3X_COMMAND_HEATER_ENABLE);
 800541e:	4a09      	ldr	r2, [pc, #36]	; (8005444 <sht3x_set_header_enable+0x3c>)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	0011      	movs	r1, r2
 8005424:	0018      	movs	r0, r3
 8005426:	f7ff fed2 	bl	80051ce <sht3x_send_command>
 800542a:	0003      	movs	r3, r0
 800542c:	e006      	b.n	800543c <sht3x_set_header_enable+0x34>
	} else {
		return sht3x_send_command(handle, SHT3X_COMMAND_HEATER_DISABLE);
 800542e:	4a06      	ldr	r2, [pc, #24]	; (8005448 <sht3x_set_header_enable+0x40>)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	0011      	movs	r1, r2
 8005434:	0018      	movs	r0, r3
 8005436:	f7ff feca 	bl	80051ce <sht3x_send_command>
 800543a:	0003      	movs	r3, r0
	}
}
 800543c:	0018      	movs	r0, r3
 800543e:	46bd      	mov	sp, r7
 8005440:	b002      	add	sp, #8
 8005442:	bd80      	pop	{r7, pc}
 8005444:	0000306d 	.word	0x0000306d
 8005448:	00003066 	.word	0x00003066

0800544c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005450:	4b07      	ldr	r3, [pc, #28]	; (8005470 <HAL_MspInit+0x24>)
 8005452:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005454:	4b06      	ldr	r3, [pc, #24]	; (8005470 <HAL_MspInit+0x24>)
 8005456:	2101      	movs	r1, #1
 8005458:	430a      	orrs	r2, r1
 800545a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800545c:	4b04      	ldr	r3, [pc, #16]	; (8005470 <HAL_MspInit+0x24>)
 800545e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005460:	4b03      	ldr	r3, [pc, #12]	; (8005470 <HAL_MspInit+0x24>)
 8005462:	2180      	movs	r1, #128	; 0x80
 8005464:	0549      	lsls	r1, r1, #21
 8005466:	430a      	orrs	r2, r1
 8005468:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800546a:	46c0      	nop			; (mov r8, r8)
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	40021000 	.word	0x40021000

08005474 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005474:	b590      	push	{r4, r7, lr}
 8005476:	b089      	sub	sp, #36	; 0x24
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800547c:	240c      	movs	r4, #12
 800547e:	193b      	adds	r3, r7, r4
 8005480:	0018      	movs	r0, r3
 8005482:	2314      	movs	r3, #20
 8005484:	001a      	movs	r2, r3
 8005486:	2100      	movs	r1, #0
 8005488:	f007 f872 	bl	800c570 <memset>
  if(hadc->Instance==ADC1)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a14      	ldr	r2, [pc, #80]	; (80054e4 <HAL_ADC_MspInit+0x70>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d122      	bne.n	80054dc <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005496:	4b14      	ldr	r3, [pc, #80]	; (80054e8 <HAL_ADC_MspInit+0x74>)
 8005498:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800549a:	4b13      	ldr	r3, [pc, #76]	; (80054e8 <HAL_ADC_MspInit+0x74>)
 800549c:	2180      	movs	r1, #128	; 0x80
 800549e:	0089      	lsls	r1, r1, #2
 80054a0:	430a      	orrs	r2, r1
 80054a2:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054a4:	4b10      	ldr	r3, [pc, #64]	; (80054e8 <HAL_ADC_MspInit+0x74>)
 80054a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054a8:	4b0f      	ldr	r3, [pc, #60]	; (80054e8 <HAL_ADC_MspInit+0x74>)
 80054aa:	2101      	movs	r1, #1
 80054ac:	430a      	orrs	r2, r1
 80054ae:	62da      	str	r2, [r3, #44]	; 0x2c
 80054b0:	4b0d      	ldr	r3, [pc, #52]	; (80054e8 <HAL_ADC_MspInit+0x74>)
 80054b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054b4:	2201      	movs	r2, #1
 80054b6:	4013      	ands	r3, r2
 80054b8:	60bb      	str	r3, [r7, #8]
 80054ba:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80054bc:	193b      	adds	r3, r7, r4
 80054be:	2210      	movs	r2, #16
 80054c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80054c2:	193b      	adds	r3, r7, r4
 80054c4:	2203      	movs	r2, #3
 80054c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054c8:	193b      	adds	r3, r7, r4
 80054ca:	2200      	movs	r2, #0
 80054cc:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054ce:	193a      	adds	r2, r7, r4
 80054d0:	23a0      	movs	r3, #160	; 0xa0
 80054d2:	05db      	lsls	r3, r3, #23
 80054d4:	0011      	movs	r1, r2
 80054d6:	0018      	movs	r0, r3
 80054d8:	f001 f93e 	bl	8006758 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80054dc:	46c0      	nop			; (mov r8, r8)
 80054de:	46bd      	mov	sp, r7
 80054e0:	b009      	add	sp, #36	; 0x24
 80054e2:	bd90      	pop	{r4, r7, pc}
 80054e4:	40012400 	.word	0x40012400
 80054e8:	40021000 	.word	0x40021000

080054ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80054ec:	b590      	push	{r4, r7, lr}
 80054ee:	b08b      	sub	sp, #44	; 0x2c
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054f4:	2414      	movs	r4, #20
 80054f6:	193b      	adds	r3, r7, r4
 80054f8:	0018      	movs	r0, r3
 80054fa:	2314      	movs	r3, #20
 80054fc:	001a      	movs	r2, r3
 80054fe:	2100      	movs	r1, #0
 8005500:	f007 f836 	bl	800c570 <memset>
  if(hi2c->Instance==I2C1)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a2f      	ldr	r2, [pc, #188]	; (80055c8 <HAL_I2C_MspInit+0xdc>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d129      	bne.n	8005562 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800550e:	4b2f      	ldr	r3, [pc, #188]	; (80055cc <HAL_I2C_MspInit+0xe0>)
 8005510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005512:	4b2e      	ldr	r3, [pc, #184]	; (80055cc <HAL_I2C_MspInit+0xe0>)
 8005514:	2102      	movs	r1, #2
 8005516:	430a      	orrs	r2, r1
 8005518:	62da      	str	r2, [r3, #44]	; 0x2c
 800551a:	4b2c      	ldr	r3, [pc, #176]	; (80055cc <HAL_I2C_MspInit+0xe0>)
 800551c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800551e:	2202      	movs	r2, #2
 8005520:	4013      	ands	r3, r2
 8005522:	613b      	str	r3, [r7, #16]
 8005524:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005526:	0021      	movs	r1, r4
 8005528:	187b      	adds	r3, r7, r1
 800552a:	22c0      	movs	r2, #192	; 0xc0
 800552c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800552e:	187b      	adds	r3, r7, r1
 8005530:	2212      	movs	r2, #18
 8005532:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005534:	187b      	adds	r3, r7, r1
 8005536:	2200      	movs	r2, #0
 8005538:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800553a:	187b      	adds	r3, r7, r1
 800553c:	2203      	movs	r2, #3
 800553e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8005540:	187b      	adds	r3, r7, r1
 8005542:	2201      	movs	r2, #1
 8005544:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005546:	187b      	adds	r3, r7, r1
 8005548:	4a21      	ldr	r2, [pc, #132]	; (80055d0 <HAL_I2C_MspInit+0xe4>)
 800554a:	0019      	movs	r1, r3
 800554c:	0010      	movs	r0, r2
 800554e:	f001 f903 	bl	8006758 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005552:	4b1e      	ldr	r3, [pc, #120]	; (80055cc <HAL_I2C_MspInit+0xe0>)
 8005554:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005556:	4b1d      	ldr	r3, [pc, #116]	; (80055cc <HAL_I2C_MspInit+0xe0>)
 8005558:	2180      	movs	r1, #128	; 0x80
 800555a:	0389      	lsls	r1, r1, #14
 800555c:	430a      	orrs	r2, r1
 800555e:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8005560:	e02e      	b.n	80055c0 <HAL_I2C_MspInit+0xd4>
  else if(hi2c->Instance==I2C2)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a1b      	ldr	r2, [pc, #108]	; (80055d4 <HAL_I2C_MspInit+0xe8>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d129      	bne.n	80055c0 <HAL_I2C_MspInit+0xd4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800556c:	4b17      	ldr	r3, [pc, #92]	; (80055cc <HAL_I2C_MspInit+0xe0>)
 800556e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005570:	4b16      	ldr	r3, [pc, #88]	; (80055cc <HAL_I2C_MspInit+0xe0>)
 8005572:	2102      	movs	r1, #2
 8005574:	430a      	orrs	r2, r1
 8005576:	62da      	str	r2, [r3, #44]	; 0x2c
 8005578:	4b14      	ldr	r3, [pc, #80]	; (80055cc <HAL_I2C_MspInit+0xe0>)
 800557a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800557c:	2202      	movs	r2, #2
 800557e:	4013      	ands	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]
 8005582:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005584:	2114      	movs	r1, #20
 8005586:	187b      	adds	r3, r7, r1
 8005588:	22c0      	movs	r2, #192	; 0xc0
 800558a:	0112      	lsls	r2, r2, #4
 800558c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800558e:	187b      	adds	r3, r7, r1
 8005590:	2212      	movs	r2, #18
 8005592:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005594:	187b      	adds	r3, r7, r1
 8005596:	2200      	movs	r2, #0
 8005598:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800559a:	187b      	adds	r3, r7, r1
 800559c:	2203      	movs	r2, #3
 800559e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80055a0:	187b      	adds	r3, r7, r1
 80055a2:	2206      	movs	r2, #6
 80055a4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055a6:	187b      	adds	r3, r7, r1
 80055a8:	4a09      	ldr	r2, [pc, #36]	; (80055d0 <HAL_I2C_MspInit+0xe4>)
 80055aa:	0019      	movs	r1, r3
 80055ac:	0010      	movs	r0, r2
 80055ae:	f001 f8d3 	bl	8006758 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80055b2:	4b06      	ldr	r3, [pc, #24]	; (80055cc <HAL_I2C_MspInit+0xe0>)
 80055b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055b6:	4b05      	ldr	r3, [pc, #20]	; (80055cc <HAL_I2C_MspInit+0xe0>)
 80055b8:	2180      	movs	r1, #128	; 0x80
 80055ba:	03c9      	lsls	r1, r1, #15
 80055bc:	430a      	orrs	r2, r1
 80055be:	639a      	str	r2, [r3, #56]	; 0x38
}
 80055c0:	46c0      	nop			; (mov r8, r8)
 80055c2:	46bd      	mov	sp, r7
 80055c4:	b00b      	add	sp, #44	; 0x2c
 80055c6:	bd90      	pop	{r4, r7, pc}
 80055c8:	40005400 	.word	0x40005400
 80055cc:	40021000 	.word	0x40021000
 80055d0:	50000400 	.word	0x50000400
 80055d4:	40005800 	.word	0x40005800

080055d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a0a      	ldr	r2, [pc, #40]	; (8005610 <HAL_TIM_Base_MspInit+0x38>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d10d      	bne.n	8005606 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80055ea:	4b0a      	ldr	r3, [pc, #40]	; (8005614 <HAL_TIM_Base_MspInit+0x3c>)
 80055ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055ee:	4b09      	ldr	r3, [pc, #36]	; (8005614 <HAL_TIM_Base_MspInit+0x3c>)
 80055f0:	2110      	movs	r1, #16
 80055f2:	430a      	orrs	r2, r1
 80055f4:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 2, 0);
 80055f6:	2200      	movs	r2, #0
 80055f8:	2102      	movs	r1, #2
 80055fa:	2011      	movs	r0, #17
 80055fc:	f000 fff2 	bl	80065e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8005600:	2011      	movs	r0, #17
 8005602:	f001 f804 	bl	800660e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8005606:	46c0      	nop			; (mov r8, r8)
 8005608:	46bd      	mov	sp, r7
 800560a:	b002      	add	sp, #8
 800560c:	bd80      	pop	{r7, pc}
 800560e:	46c0      	nop			; (mov r8, r8)
 8005610:	40001000 	.word	0x40001000
 8005614:	40021000 	.word	0x40021000

08005618 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005618:	b590      	push	{r4, r7, lr}
 800561a:	b08b      	sub	sp, #44	; 0x2c
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005620:	2414      	movs	r4, #20
 8005622:	193b      	adds	r3, r7, r4
 8005624:	0018      	movs	r0, r3
 8005626:	2314      	movs	r3, #20
 8005628:	001a      	movs	r2, r3
 800562a:	2100      	movs	r1, #0
 800562c:	f006 ffa0 	bl	800c570 <memset>
  if(huart->Instance==USART1)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a54      	ldr	r2, [pc, #336]	; (8005788 <HAL_UART_MspInit+0x170>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d133      	bne.n	80056a2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800563a:	4b54      	ldr	r3, [pc, #336]	; (800578c <HAL_UART_MspInit+0x174>)
 800563c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800563e:	4b53      	ldr	r3, [pc, #332]	; (800578c <HAL_UART_MspInit+0x174>)
 8005640:	2180      	movs	r1, #128	; 0x80
 8005642:	01c9      	lsls	r1, r1, #7
 8005644:	430a      	orrs	r2, r1
 8005646:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005648:	4b50      	ldr	r3, [pc, #320]	; (800578c <HAL_UART_MspInit+0x174>)
 800564a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800564c:	4b4f      	ldr	r3, [pc, #316]	; (800578c <HAL_UART_MspInit+0x174>)
 800564e:	2101      	movs	r1, #1
 8005650:	430a      	orrs	r2, r1
 8005652:	62da      	str	r2, [r3, #44]	; 0x2c
 8005654:	4b4d      	ldr	r3, [pc, #308]	; (800578c <HAL_UART_MspInit+0x174>)
 8005656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005658:	2201      	movs	r2, #1
 800565a:	4013      	ands	r3, r2
 800565c:	613b      	str	r3, [r7, #16]
 800565e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005660:	193b      	adds	r3, r7, r4
 8005662:	22c0      	movs	r2, #192	; 0xc0
 8005664:	00d2      	lsls	r2, r2, #3
 8005666:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005668:	0021      	movs	r1, r4
 800566a:	187b      	adds	r3, r7, r1
 800566c:	2202      	movs	r2, #2
 800566e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005670:	187b      	adds	r3, r7, r1
 8005672:	2200      	movs	r2, #0
 8005674:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005676:	187b      	adds	r3, r7, r1
 8005678:	2203      	movs	r2, #3
 800567a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800567c:	187b      	adds	r3, r7, r1
 800567e:	2204      	movs	r2, #4
 8005680:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005682:	187a      	adds	r2, r7, r1
 8005684:	23a0      	movs	r3, #160	; 0xa0
 8005686:	05db      	lsls	r3, r3, #23
 8005688:	0011      	movs	r1, r2
 800568a:	0018      	movs	r0, r3
 800568c:	f001 f864 	bl	8006758 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8005690:	2200      	movs	r2, #0
 8005692:	2101      	movs	r1, #1
 8005694:	201b      	movs	r0, #27
 8005696:	f000 ffa5 	bl	80065e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800569a:	201b      	movs	r0, #27
 800569c:	f000 ffb7 	bl	800660e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 80056a0:	e06e      	b.n	8005780 <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART2)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a3a      	ldr	r2, [pc, #232]	; (8005790 <HAL_UART_MspInit+0x178>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d132      	bne.n	8005712 <HAL_UART_MspInit+0xfa>
    __HAL_RCC_USART2_CLK_ENABLE();
 80056ac:	4b37      	ldr	r3, [pc, #220]	; (800578c <HAL_UART_MspInit+0x174>)
 80056ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056b0:	4b36      	ldr	r3, [pc, #216]	; (800578c <HAL_UART_MspInit+0x174>)
 80056b2:	2180      	movs	r1, #128	; 0x80
 80056b4:	0289      	lsls	r1, r1, #10
 80056b6:	430a      	orrs	r2, r1
 80056b8:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056ba:	4b34      	ldr	r3, [pc, #208]	; (800578c <HAL_UART_MspInit+0x174>)
 80056bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056be:	4b33      	ldr	r3, [pc, #204]	; (800578c <HAL_UART_MspInit+0x174>)
 80056c0:	2101      	movs	r1, #1
 80056c2:	430a      	orrs	r2, r1
 80056c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80056c6:	4b31      	ldr	r3, [pc, #196]	; (800578c <HAL_UART_MspInit+0x174>)
 80056c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ca:	2201      	movs	r2, #1
 80056cc:	4013      	ands	r3, r2
 80056ce:	60fb      	str	r3, [r7, #12]
 80056d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80056d2:	2114      	movs	r1, #20
 80056d4:	187b      	adds	r3, r7, r1
 80056d6:	220c      	movs	r2, #12
 80056d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056da:	187b      	adds	r3, r7, r1
 80056dc:	2202      	movs	r2, #2
 80056de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056e0:	187b      	adds	r3, r7, r1
 80056e2:	2200      	movs	r2, #0
 80056e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056e6:	187b      	adds	r3, r7, r1
 80056e8:	2203      	movs	r2, #3
 80056ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80056ec:	187b      	adds	r3, r7, r1
 80056ee:	2204      	movs	r2, #4
 80056f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056f2:	187a      	adds	r2, r7, r1
 80056f4:	23a0      	movs	r3, #160	; 0xa0
 80056f6:	05db      	lsls	r3, r3, #23
 80056f8:	0011      	movs	r1, r2
 80056fa:	0018      	movs	r0, r3
 80056fc:	f001 f82c 	bl	8006758 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8005700:	2200      	movs	r2, #0
 8005702:	2101      	movs	r1, #1
 8005704:	201c      	movs	r0, #28
 8005706:	f000 ff6d 	bl	80065e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800570a:	201c      	movs	r0, #28
 800570c:	f000 ff7f 	bl	800660e <HAL_NVIC_EnableIRQ>
}
 8005710:	e036      	b.n	8005780 <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART4)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a1f      	ldr	r2, [pc, #124]	; (8005794 <HAL_UART_MspInit+0x17c>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d131      	bne.n	8005780 <HAL_UART_MspInit+0x168>
    __HAL_RCC_USART4_CLK_ENABLE();
 800571c:	4b1b      	ldr	r3, [pc, #108]	; (800578c <HAL_UART_MspInit+0x174>)
 800571e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005720:	4b1a      	ldr	r3, [pc, #104]	; (800578c <HAL_UART_MspInit+0x174>)
 8005722:	2180      	movs	r1, #128	; 0x80
 8005724:	0309      	lsls	r1, r1, #12
 8005726:	430a      	orrs	r2, r1
 8005728:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800572a:	4b18      	ldr	r3, [pc, #96]	; (800578c <HAL_UART_MspInit+0x174>)
 800572c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800572e:	4b17      	ldr	r3, [pc, #92]	; (800578c <HAL_UART_MspInit+0x174>)
 8005730:	2101      	movs	r1, #1
 8005732:	430a      	orrs	r2, r1
 8005734:	62da      	str	r2, [r3, #44]	; 0x2c
 8005736:	4b15      	ldr	r3, [pc, #84]	; (800578c <HAL_UART_MspInit+0x174>)
 8005738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800573a:	2201      	movs	r2, #1
 800573c:	4013      	ands	r3, r2
 800573e:	60bb      	str	r3, [r7, #8]
 8005740:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005742:	2114      	movs	r1, #20
 8005744:	187b      	adds	r3, r7, r1
 8005746:	2203      	movs	r2, #3
 8005748:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800574a:	187b      	adds	r3, r7, r1
 800574c:	2202      	movs	r2, #2
 800574e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005750:	187b      	adds	r3, r7, r1
 8005752:	2200      	movs	r2, #0
 8005754:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005756:	187b      	adds	r3, r7, r1
 8005758:	2203      	movs	r2, #3
 800575a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 800575c:	187b      	adds	r3, r7, r1
 800575e:	2206      	movs	r2, #6
 8005760:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005762:	187a      	adds	r2, r7, r1
 8005764:	23a0      	movs	r3, #160	; 0xa0
 8005766:	05db      	lsls	r3, r3, #23
 8005768:	0011      	movs	r1, r2
 800576a:	0018      	movs	r0, r3
 800576c:	f000 fff4 	bl	8006758 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART4_5_IRQn, 1, 0);
 8005770:	2200      	movs	r2, #0
 8005772:	2101      	movs	r1, #1
 8005774:	200e      	movs	r0, #14
 8005776:	f000 ff35 	bl	80065e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 800577a:	200e      	movs	r0, #14
 800577c:	f000 ff47 	bl	800660e <HAL_NVIC_EnableIRQ>
}
 8005780:	46c0      	nop			; (mov r8, r8)
 8005782:	46bd      	mov	sp, r7
 8005784:	b00b      	add	sp, #44	; 0x2c
 8005786:	bd90      	pop	{r4, r7, pc}
 8005788:	40013800 	.word	0x40013800
 800578c:	40021000 	.word	0x40021000
 8005790:	40004400 	.word	0x40004400
 8005794:	40004c00 	.word	0x40004c00

08005798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800579c:	e7fe      	b.n	800579c <NMI_Handler+0x4>

0800579e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80057a2:	e7fe      	b.n	80057a2 <HardFault_Handler+0x4>

080057a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80057a8:	46c0      	nop			; (mov r8, r8)
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}

080057ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80057ae:	b580      	push	{r7, lr}
 80057b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80057b2:	46c0      	nop			; (mov r8, r8)
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80057bc:	f000 f998 	bl	8005af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  countSystick++;
 80057c0:	4b10      	ldr	r3, [pc, #64]	; (8005804 <SysTick_Handler+0x4c>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	1c5a      	adds	r2, r3, #1
 80057c6:	4b0f      	ldr	r3, [pc, #60]	; (8005804 <SysTick_Handler+0x4c>)
 80057c8:	601a      	str	r2, [r3, #0]
  if(countSystick>TIME_SYSTICK){
 80057ca:	4b0e      	ldr	r3, [pc, #56]	; (8005804 <SysTick_Handler+0x4c>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2bc8      	cmp	r3, #200	; 0xc8
 80057d0:	dd05      	ble.n	80057de <SysTick_Handler+0x26>
  	HAL_GPIO_WritePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin, SET);
 80057d2:	4b0d      	ldr	r3, [pc, #52]	; (8005808 <SysTick_Handler+0x50>)
 80057d4:	2201      	movs	r2, #1
 80057d6:	2104      	movs	r1, #4
 80057d8:	0018      	movs	r0, r3
 80057da:	f001 f93b 	bl	8006a54 <HAL_GPIO_WritePin>
  }
  if(countSystick>TIME_SYSTICK*2){
 80057de:	4b09      	ldr	r3, [pc, #36]	; (8005804 <SysTick_Handler+0x4c>)
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	23c8      	movs	r3, #200	; 0xc8
 80057e4:	005b      	lsls	r3, r3, #1
 80057e6:	429a      	cmp	r2, r3
 80057e8:	dd08      	ble.n	80057fc <SysTick_Handler+0x44>
  	HAL_GPIO_WritePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin, RESET);
 80057ea:	4b07      	ldr	r3, [pc, #28]	; (8005808 <SysTick_Handler+0x50>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	2104      	movs	r1, #4
 80057f0:	0018      	movs	r0, r3
 80057f2:	f001 f92f 	bl	8006a54 <HAL_GPIO_WritePin>
  	countSystick=0;
 80057f6:	4b03      	ldr	r3, [pc, #12]	; (8005804 <SysTick_Handler+0x4c>)
 80057f8:	2200      	movs	r2, #0
 80057fa:	601a      	str	r2, [r3, #0]
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 80057fc:	46c0      	nop			; (mov r8, r8)
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	46c0      	nop			; (mov r8, r8)
 8005804:	200009dc 	.word	0x200009dc
 8005808:	50000400 	.word	0x50000400

0800580c <USART4_5_IRQHandler>:

/**
  * @brief This function handles USART4 and USART5 interrupt.
  */
void USART4_5_IRQHandler(void)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005810:	4b03      	ldr	r3, [pc, #12]	; (8005820 <USART4_5_IRQHandler+0x14>)
 8005812:	0018      	movs	r0, r3
 8005814:	f003 fb5a 	bl	8008ecc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 8005818:	46c0      	nop			; (mov r8, r8)
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	46c0      	nop			; (mov r8, r8)
 8005820:	20000514 	.word	0x20000514

08005824 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005828:	4b03      	ldr	r3, [pc, #12]	; (8005838 <TIM6_IRQHandler+0x14>)
 800582a:	0018      	movs	r0, r3
 800582c:	f003 f88e 	bl	800894c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8005830:	46c0      	nop			; (mov r8, r8)
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
 8005836:	46c0      	nop			; (mov r8, r8)
 8005838:	200003c4 	.word	0x200003c4

0800583c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005840:	4b03      	ldr	r3, [pc, #12]	; (8005850 <USART1_IRQHandler+0x14>)
 8005842:	0018      	movs	r0, r3
 8005844:	f003 fb42 	bl	8008ecc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005848:	46c0      	nop			; (mov r8, r8)
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
 800584e:	46c0      	nop			; (mov r8, r8)
 8005850:	20000404 	.word	0x20000404

08005854 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005858:	4b03      	ldr	r3, [pc, #12]	; (8005868 <USART2_IRQHandler+0x14>)
 800585a:	0018      	movs	r0, r3
 800585c:	f003 fb36 	bl	8008ecc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005860:	46c0      	nop			; (mov r8, r8)
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	46c0      	nop			; (mov r8, r8)
 8005868:	2000048c 	.word	0x2000048c

0800586c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	af00      	add	r7, sp, #0
  return 1;
 8005870:	2301      	movs	r3, #1
}
 8005872:	0018      	movs	r0, r3
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <_kill>:

int _kill(int pid, int sig)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b082      	sub	sp, #8
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005882:	f006 ff09 	bl	800c698 <__errno>
 8005886:	0003      	movs	r3, r0
 8005888:	2216      	movs	r2, #22
 800588a:	601a      	str	r2, [r3, #0]
  return -1;
 800588c:	2301      	movs	r3, #1
 800588e:	425b      	negs	r3, r3
}
 8005890:	0018      	movs	r0, r3
 8005892:	46bd      	mov	sp, r7
 8005894:	b002      	add	sp, #8
 8005896:	bd80      	pop	{r7, pc}

08005898 <_exit>:

void _exit (int status)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b082      	sub	sp, #8
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80058a0:	2301      	movs	r3, #1
 80058a2:	425a      	negs	r2, r3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	0011      	movs	r1, r2
 80058a8:	0018      	movs	r0, r3
 80058aa:	f7ff ffe5 	bl	8005878 <_kill>
  while (1) {}    /* Make sure we hang here */
 80058ae:	e7fe      	b.n	80058ae <_exit+0x16>

080058b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058bc:	2300      	movs	r3, #0
 80058be:	617b      	str	r3, [r7, #20]
 80058c0:	e00a      	b.n	80058d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80058c2:	e000      	b.n	80058c6 <_read+0x16>
 80058c4:	bf00      	nop
 80058c6:	0001      	movs	r1, r0
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	1c5a      	adds	r2, r3, #1
 80058cc:	60ba      	str	r2, [r7, #8]
 80058ce:	b2ca      	uxtb	r2, r1
 80058d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	3301      	adds	r3, #1
 80058d6:	617b      	str	r3, [r7, #20]
 80058d8:	697a      	ldr	r2, [r7, #20]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	429a      	cmp	r2, r3
 80058de:	dbf0      	blt.n	80058c2 <_read+0x12>
  }

  return len;
 80058e0:	687b      	ldr	r3, [r7, #4]
}
 80058e2:	0018      	movs	r0, r3
 80058e4:	46bd      	mov	sp, r7
 80058e6:	b006      	add	sp, #24
 80058e8:	bd80      	pop	{r7, pc}

080058ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b086      	sub	sp, #24
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	60f8      	str	r0, [r7, #12]
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058f6:	2300      	movs	r3, #0
 80058f8:	617b      	str	r3, [r7, #20]
 80058fa:	e009      	b.n	8005910 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	1c5a      	adds	r2, r3, #1
 8005900:	60ba      	str	r2, [r7, #8]
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	0018      	movs	r0, r3
 8005906:	e000      	b.n	800590a <_write+0x20>
 8005908:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	3301      	adds	r3, #1
 800590e:	617b      	str	r3, [r7, #20]
 8005910:	697a      	ldr	r2, [r7, #20]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	429a      	cmp	r2, r3
 8005916:	dbf1      	blt.n	80058fc <_write+0x12>
  }
  return len;
 8005918:	687b      	ldr	r3, [r7, #4]
}
 800591a:	0018      	movs	r0, r3
 800591c:	46bd      	mov	sp, r7
 800591e:	b006      	add	sp, #24
 8005920:	bd80      	pop	{r7, pc}

08005922 <_close>:

int _close(int file)
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b082      	sub	sp, #8
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800592a:	2301      	movs	r3, #1
 800592c:	425b      	negs	r3, r3
}
 800592e:	0018      	movs	r0, r3
 8005930:	46bd      	mov	sp, r7
 8005932:	b002      	add	sp, #8
 8005934:	bd80      	pop	{r7, pc}

08005936 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005936:	b580      	push	{r7, lr}
 8005938:	b082      	sub	sp, #8
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
 800593e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	2280      	movs	r2, #128	; 0x80
 8005944:	0192      	lsls	r2, r2, #6
 8005946:	605a      	str	r2, [r3, #4]
  return 0;
 8005948:	2300      	movs	r3, #0
}
 800594a:	0018      	movs	r0, r3
 800594c:	46bd      	mov	sp, r7
 800594e:	b002      	add	sp, #8
 8005950:	bd80      	pop	{r7, pc}

08005952 <_isatty>:

int _isatty(int file)
{
 8005952:	b580      	push	{r7, lr}
 8005954:	b082      	sub	sp, #8
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800595a:	2301      	movs	r3, #1
}
 800595c:	0018      	movs	r0, r3
 800595e:	46bd      	mov	sp, r7
 8005960:	b002      	add	sp, #8
 8005962:	bd80      	pop	{r7, pc}

08005964 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005970:	2300      	movs	r3, #0
}
 8005972:	0018      	movs	r0, r3
 8005974:	46bd      	mov	sp, r7
 8005976:	b004      	add	sp, #16
 8005978:	bd80      	pop	{r7, pc}
	...

0800597c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b086      	sub	sp, #24
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005984:	4a14      	ldr	r2, [pc, #80]	; (80059d8 <_sbrk+0x5c>)
 8005986:	4b15      	ldr	r3, [pc, #84]	; (80059dc <_sbrk+0x60>)
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005990:	4b13      	ldr	r3, [pc, #76]	; (80059e0 <_sbrk+0x64>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d102      	bne.n	800599e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005998:	4b11      	ldr	r3, [pc, #68]	; (80059e0 <_sbrk+0x64>)
 800599a:	4a12      	ldr	r2, [pc, #72]	; (80059e4 <_sbrk+0x68>)
 800599c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800599e:	4b10      	ldr	r3, [pc, #64]	; (80059e0 <_sbrk+0x64>)
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	18d3      	adds	r3, r2, r3
 80059a6:	693a      	ldr	r2, [r7, #16]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d207      	bcs.n	80059bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80059ac:	f006 fe74 	bl	800c698 <__errno>
 80059b0:	0003      	movs	r3, r0
 80059b2:	220c      	movs	r2, #12
 80059b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80059b6:	2301      	movs	r3, #1
 80059b8:	425b      	negs	r3, r3
 80059ba:	e009      	b.n	80059d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80059bc:	4b08      	ldr	r3, [pc, #32]	; (80059e0 <_sbrk+0x64>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80059c2:	4b07      	ldr	r3, [pc, #28]	; (80059e0 <_sbrk+0x64>)
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	18d2      	adds	r2, r2, r3
 80059ca:	4b05      	ldr	r3, [pc, #20]	; (80059e0 <_sbrk+0x64>)
 80059cc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80059ce:	68fb      	ldr	r3, [r7, #12]
}
 80059d0:	0018      	movs	r0, r3
 80059d2:	46bd      	mov	sp, r7
 80059d4:	b006      	add	sp, #24
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	20005000 	.word	0x20005000
 80059dc:	00000400 	.word	0x00000400
 80059e0:	200009e0 	.word	0x200009e0
 80059e4:	20000b38 	.word	0x20000b38

080059e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80059ec:	46c0      	nop			; (mov r8, r8)
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
	...

080059f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80059f4:	480d      	ldr	r0, [pc, #52]	; (8005a2c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80059f6:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80059f8:	f7ff fff6 	bl	80059e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80059fc:	480c      	ldr	r0, [pc, #48]	; (8005a30 <LoopForever+0x6>)
  ldr r1, =_edata
 80059fe:	490d      	ldr	r1, [pc, #52]	; (8005a34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005a00:	4a0d      	ldr	r2, [pc, #52]	; (8005a38 <LoopForever+0xe>)
  movs r3, #0
 8005a02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005a04:	e002      	b.n	8005a0c <LoopCopyDataInit>

08005a06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005a06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005a08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005a0a:	3304      	adds	r3, #4

08005a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005a0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005a0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005a10:	d3f9      	bcc.n	8005a06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005a12:	4a0a      	ldr	r2, [pc, #40]	; (8005a3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005a14:	4c0a      	ldr	r4, [pc, #40]	; (8005a40 <LoopForever+0x16>)
  movs r3, #0
 8005a16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005a18:	e001      	b.n	8005a1e <LoopFillZerobss>

08005a1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005a1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005a1c:	3204      	adds	r2, #4

08005a1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005a1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005a20:	d3fb      	bcc.n	8005a1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005a22:	f006 fe3f 	bl	800c6a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005a26:	f7ff f88f 	bl	8004b48 <main>

08005a2a <LoopForever>:

LoopForever:
    b LoopForever
 8005a2a:	e7fe      	b.n	8005a2a <LoopForever>
   ldr   r0, =_estack
 8005a2c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8005a30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005a34:	200002a4 	.word	0x200002a4
  ldr r2, =_sidata
 8005a38:	0800fff8 	.word	0x0800fff8
  ldr r2, =_sbss
 8005a3c:	200002a4 	.word	0x200002a4
  ldr r4, =_ebss
 8005a40:	20000b34 	.word	0x20000b34

08005a44 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005a44:	e7fe      	b.n	8005a44 <ADC1_COMP_IRQHandler>
	...

08005a48 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005a4e:	1dfb      	adds	r3, r7, #7
 8005a50:	2200      	movs	r2, #0
 8005a52:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8005a54:	4b0b      	ldr	r3, [pc, #44]	; (8005a84 <HAL_Init+0x3c>)
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	4b0a      	ldr	r3, [pc, #40]	; (8005a84 <HAL_Init+0x3c>)
 8005a5a:	2140      	movs	r1, #64	; 0x40
 8005a5c:	430a      	orrs	r2, r1
 8005a5e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005a60:	2003      	movs	r0, #3
 8005a62:	f000 f811 	bl	8005a88 <HAL_InitTick>
 8005a66:	1e03      	subs	r3, r0, #0
 8005a68:	d003      	beq.n	8005a72 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8005a6a:	1dfb      	adds	r3, r7, #7
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	701a      	strb	r2, [r3, #0]
 8005a70:	e001      	b.n	8005a76 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005a72:	f7ff fceb 	bl	800544c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005a76:	1dfb      	adds	r3, r7, #7
 8005a78:	781b      	ldrb	r3, [r3, #0]
}
 8005a7a:	0018      	movs	r0, r3
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	b002      	add	sp, #8
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	46c0      	nop			; (mov r8, r8)
 8005a84:	40022000 	.word	0x40022000

08005a88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a88:	b590      	push	{r4, r7, lr}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005a90:	4b14      	ldr	r3, [pc, #80]	; (8005ae4 <HAL_InitTick+0x5c>)
 8005a92:	681c      	ldr	r4, [r3, #0]
 8005a94:	4b14      	ldr	r3, [pc, #80]	; (8005ae8 <HAL_InitTick+0x60>)
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	0019      	movs	r1, r3
 8005a9a:	23fa      	movs	r3, #250	; 0xfa
 8005a9c:	0098      	lsls	r0, r3, #2
 8005a9e:	f7fa fb4f 	bl	8000140 <__udivsi3>
 8005aa2:	0003      	movs	r3, r0
 8005aa4:	0019      	movs	r1, r3
 8005aa6:	0020      	movs	r0, r4
 8005aa8:	f7fa fb4a 	bl	8000140 <__udivsi3>
 8005aac:	0003      	movs	r3, r0
 8005aae:	0018      	movs	r0, r3
 8005ab0:	f000 fdbd 	bl	800662e <HAL_SYSTICK_Config>
 8005ab4:	1e03      	subs	r3, r0, #0
 8005ab6:	d001      	beq.n	8005abc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e00f      	b.n	8005adc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2b03      	cmp	r3, #3
 8005ac0:	d80b      	bhi.n	8005ada <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ac2:	6879      	ldr	r1, [r7, #4]
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	425b      	negs	r3, r3
 8005ac8:	2200      	movs	r2, #0
 8005aca:	0018      	movs	r0, r3
 8005acc:	f000 fd8a 	bl	80065e4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005ad0:	4b06      	ldr	r3, [pc, #24]	; (8005aec <HAL_InitTick+0x64>)
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	e000      	b.n	8005adc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
}
 8005adc:	0018      	movs	r0, r3
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	b003      	add	sp, #12
 8005ae2:	bd90      	pop	{r4, r7, pc}
 8005ae4:	200000d0 	.word	0x200000d0
 8005ae8:	200000d8 	.word	0x200000d8
 8005aec:	200000d4 	.word	0x200000d4

08005af0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005af4:	4b05      	ldr	r3, [pc, #20]	; (8005b0c <HAL_IncTick+0x1c>)
 8005af6:	781b      	ldrb	r3, [r3, #0]
 8005af8:	001a      	movs	r2, r3
 8005afa:	4b05      	ldr	r3, [pc, #20]	; (8005b10 <HAL_IncTick+0x20>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	18d2      	adds	r2, r2, r3
 8005b00:	4b03      	ldr	r3, [pc, #12]	; (8005b10 <HAL_IncTick+0x20>)
 8005b02:	601a      	str	r2, [r3, #0]
}
 8005b04:	46c0      	nop			; (mov r8, r8)
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
 8005b0a:	46c0      	nop			; (mov r8, r8)
 8005b0c:	200000d8 	.word	0x200000d8
 8005b10:	200009e4 	.word	0x200009e4

08005b14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	af00      	add	r7, sp, #0
  return uwTick;
 8005b18:	4b02      	ldr	r3, [pc, #8]	; (8005b24 <HAL_GetTick+0x10>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
}
 8005b1c:	0018      	movs	r0, r3
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	46c0      	nop			; (mov r8, r8)
 8005b24:	200009e4 	.word	0x200009e4

08005b28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005b30:	f7ff fff0 	bl	8005b14 <HAL_GetTick>
 8005b34:	0003      	movs	r3, r0
 8005b36:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	d005      	beq.n	8005b4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b42:	4b0a      	ldr	r3, [pc, #40]	; (8005b6c <HAL_Delay+0x44>)
 8005b44:	781b      	ldrb	r3, [r3, #0]
 8005b46:	001a      	movs	r2, r3
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	189b      	adds	r3, r3, r2
 8005b4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005b4e:	46c0      	nop			; (mov r8, r8)
 8005b50:	f7ff ffe0 	bl	8005b14 <HAL_GetTick>
 8005b54:	0002      	movs	r2, r0
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d8f7      	bhi.n	8005b50 <HAL_Delay+0x28>
  {
  }
}
 8005b60:	46c0      	nop			; (mov r8, r8)
 8005b62:	46c0      	nop			; (mov r8, r8)
 8005b64:	46bd      	mov	sp, r7
 8005b66:	b004      	add	sp, #16
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	46c0      	nop			; (mov r8, r8)
 8005b6c:	200000d8 	.word	0x200000d8

08005b70 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8005b74:	4b04      	ldr	r3, [pc, #16]	; (8005b88 <HAL_SuspendTick+0x18>)
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	4b03      	ldr	r3, [pc, #12]	; (8005b88 <HAL_SuspendTick+0x18>)
 8005b7a:	2102      	movs	r1, #2
 8005b7c:	438a      	bics	r2, r1
 8005b7e:	601a      	str	r2, [r3, #0]
}
 8005b80:	46c0      	nop			; (mov r8, r8)
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}
 8005b86:	46c0      	nop			; (mov r8, r8)
 8005b88:	e000e010 	.word	0xe000e010

08005b8c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8005b90:	4b04      	ldr	r3, [pc, #16]	; (8005ba4 <HAL_ResumeTick+0x18>)
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	4b03      	ldr	r3, [pc, #12]	; (8005ba4 <HAL_ResumeTick+0x18>)
 8005b96:	2102      	movs	r1, #2
 8005b98:	430a      	orrs	r2, r1
 8005b9a:	601a      	str	r2, [r3, #0]
}
 8005b9c:	46c0      	nop			; (mov r8, r8)
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	46c0      	nop			; (mov r8, r8)
 8005ba4:	e000e010 	.word	0xe000e010

08005ba8 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d101      	bne.n	8005bba <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e159      	b.n	8005e6e <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d10a      	bne.n	8005bd8 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2250      	movs	r2, #80	; 0x50
 8005bcc:	2100      	movs	r1, #0
 8005bce:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	0018      	movs	r0, r3
 8005bd4:	f7ff fc4e 	bl	8005474 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bdc:	2210      	movs	r2, #16
 8005bde:	4013      	ands	r3, r2
 8005be0:	2b10      	cmp	r3, #16
 8005be2:	d005      	beq.n	8005bf0 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	2204      	movs	r2, #4
 8005bec:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8005bee:	d00b      	beq.n	8005c08 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bf4:	2210      	movs	r2, #16
 8005bf6:	431a      	orrs	r2, r3
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2250      	movs	r2, #80	; 0x50
 8005c00:	2100      	movs	r1, #0
 8005c02:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	e132      	b.n	8005e6e <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c0c:	4a9a      	ldr	r2, [pc, #616]	; (8005e78 <HAL_ADC_Init+0x2d0>)
 8005c0e:	4013      	ands	r3, r2
 8005c10:	2202      	movs	r2, #2
 8005c12:	431a      	orrs	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	2203      	movs	r2, #3
 8005c20:	4013      	ands	r3, r2
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d108      	bne.n	8005c38 <HAL_ADC_Init+0x90>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	4013      	ands	r3, r2
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d101      	bne.n	8005c38 <HAL_ADC_Init+0x90>
 8005c34:	2301      	movs	r3, #1
 8005c36:	e000      	b.n	8005c3a <HAL_ADC_Init+0x92>
 8005c38:	2300      	movs	r3, #0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d149      	bne.n	8005cd2 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685a      	ldr	r2, [r3, #4]
 8005c42:	23c0      	movs	r3, #192	; 0xc0
 8005c44:	061b      	lsls	r3, r3, #24
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d00b      	beq.n	8005c62 <HAL_ADC_Init+0xba>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	685a      	ldr	r2, [r3, #4]
 8005c4e:	2380      	movs	r3, #128	; 0x80
 8005c50:	05db      	lsls	r3, r3, #23
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d005      	beq.n	8005c62 <HAL_ADC_Init+0xba>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685a      	ldr	r2, [r3, #4]
 8005c5a:	2380      	movs	r3, #128	; 0x80
 8005c5c:	061b      	lsls	r3, r3, #24
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d111      	bne.n	8005c86 <HAL_ADC_Init+0xde>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	691a      	ldr	r2, [r3, #16]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	0092      	lsls	r2, r2, #2
 8005c6e:	0892      	lsrs	r2, r2, #2
 8005c70:	611a      	str	r2, [r3, #16]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	6919      	ldr	r1, [r3, #16]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	430a      	orrs	r2, r1
 8005c82:	611a      	str	r2, [r3, #16]
 8005c84:	e014      	b.n	8005cb0 <HAL_ADC_Init+0x108>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	691a      	ldr	r2, [r3, #16]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	0092      	lsls	r2, r2, #2
 8005c92:	0892      	lsrs	r2, r2, #2
 8005c94:	611a      	str	r2, [r3, #16]
 8005c96:	4b79      	ldr	r3, [pc, #484]	; (8005e7c <HAL_ADC_Init+0x2d4>)
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	4b78      	ldr	r3, [pc, #480]	; (8005e7c <HAL_ADC_Init+0x2d4>)
 8005c9c:	4978      	ldr	r1, [pc, #480]	; (8005e80 <HAL_ADC_Init+0x2d8>)
 8005c9e:	400a      	ands	r2, r1
 8005ca0:	601a      	str	r2, [r3, #0]
 8005ca2:	4b76      	ldr	r3, [pc, #472]	; (8005e7c <HAL_ADC_Init+0x2d4>)
 8005ca4:	6819      	ldr	r1, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685a      	ldr	r2, [r3, #4]
 8005caa:	4b74      	ldr	r3, [pc, #464]	; (8005e7c <HAL_ADC_Init+0x2d4>)
 8005cac:	430a      	orrs	r2, r1
 8005cae:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68da      	ldr	r2, [r3, #12]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2118      	movs	r1, #24
 8005cbc:	438a      	bics	r2, r1
 8005cbe:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68d9      	ldr	r1, [r3, #12]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	689a      	ldr	r2, [r3, #8]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	430a      	orrs	r2, r1
 8005cd0:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8005cd2:	4b6a      	ldr	r3, [pc, #424]	; (8005e7c <HAL_ADC_Init+0x2d4>)
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	4b69      	ldr	r3, [pc, #420]	; (8005e7c <HAL_ADC_Init+0x2d4>)
 8005cd8:	496a      	ldr	r1, [pc, #424]	; (8005e84 <HAL_ADC_Init+0x2dc>)
 8005cda:	400a      	ands	r2, r1
 8005cdc:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8005cde:	4b67      	ldr	r3, [pc, #412]	; (8005e7c <HAL_ADC_Init+0x2d4>)
 8005ce0:	6819      	ldr	r1, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ce6:	065a      	lsls	r2, r3, #25
 8005ce8:	4b64      	ldr	r3, [pc, #400]	; (8005e7c <HAL_ADC_Init+0x2d4>)
 8005cea:	430a      	orrs	r2, r1
 8005cec:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	689a      	ldr	r2, [r3, #8]
 8005cf4:	2380      	movs	r3, #128	; 0x80
 8005cf6:	055b      	lsls	r3, r3, #21
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	d108      	bne.n	8005d0e <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689a      	ldr	r2, [r3, #8]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2180      	movs	r1, #128	; 0x80
 8005d08:	0549      	lsls	r1, r1, #21
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68da      	ldr	r2, [r3, #12]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	495b      	ldr	r1, [pc, #364]	; (8005e88 <HAL_ADC_Init+0x2e0>)
 8005d1a:	400a      	ands	r2, r1
 8005d1c:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	68d9      	ldr	r1, [r3, #12]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	691b      	ldr	r3, [r3, #16]
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d101      	bne.n	8005d34 <HAL_ADC_Init+0x18c>
 8005d30:	2304      	movs	r3, #4
 8005d32:	e000      	b.n	8005d36 <HAL_ADC_Init+0x18e>
 8005d34:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005d36:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2020      	movs	r0, #32
 8005d3c:	5c1b      	ldrb	r3, [r3, r0]
 8005d3e:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005d40:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	202c      	movs	r0, #44	; 0x2c
 8005d46:	5c1b      	ldrb	r3, [r3, r0]
 8005d48:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005d4a:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005d50:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8005d58:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	69db      	ldr	r3, [r3, #28]
 8005d5e:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005d60:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	430a      	orrs	r2, r1
 8005d68:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d6e:	23c2      	movs	r3, #194	; 0xc2
 8005d70:	33ff      	adds	r3, #255	; 0xff
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d00b      	beq.n	8005d8e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68d9      	ldr	r1, [r3, #12]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005d84:	431a      	orrs	r2, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	430a      	orrs	r2, r1
 8005d8c:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2221      	movs	r2, #33	; 0x21
 8005d92:	5c9b      	ldrb	r3, [r3, r2]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d11a      	bne.n	8005dce <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	5c9b      	ldrb	r3, [r3, r2]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d109      	bne.n	8005db6 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68da      	ldr	r2, [r3, #12]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2180      	movs	r1, #128	; 0x80
 8005dae:	0249      	lsls	r1, r1, #9
 8005db0:	430a      	orrs	r2, r1
 8005db2:	60da      	str	r2, [r3, #12]
 8005db4:	e00b      	b.n	8005dce <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dba:	2220      	movs	r2, #32
 8005dbc:	431a      	orrs	r2, r3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	431a      	orrs	r2, r3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d11f      	bne.n	8005e16 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	691a      	ldr	r2, [r3, #16]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	492a      	ldr	r1, [pc, #168]	; (8005e8c <HAL_ADC_Init+0x2e4>)
 8005de2:	400a      	ands	r2, r1
 8005de4:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	6919      	ldr	r1, [r3, #16]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005df4:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8005dfa:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	430a      	orrs	r2, r1
 8005e02:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	691a      	ldr	r2, [r3, #16]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2101      	movs	r1, #1
 8005e10:	430a      	orrs	r2, r1
 8005e12:	611a      	str	r2, [r3, #16]
 8005e14:	e00e      	b.n	8005e34 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	691b      	ldr	r3, [r3, #16]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	4013      	ands	r3, r2
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d107      	bne.n	8005e34 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	691a      	ldr	r2, [r3, #16]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2101      	movs	r1, #1
 8005e30:	438a      	bics	r2, r1
 8005e32:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	695a      	ldr	r2, [r3, #20]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2107      	movs	r1, #7
 8005e40:	438a      	bics	r2, r1
 8005e42:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	6959      	ldr	r1, [r3, #20]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	430a      	orrs	r2, r1
 8005e54:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e60:	2203      	movs	r2, #3
 8005e62:	4393      	bics	r3, r2
 8005e64:	2201      	movs	r2, #1
 8005e66:	431a      	orrs	r2, r3
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	0018      	movs	r0, r3
 8005e70:	46bd      	mov	sp, r7
 8005e72:	b002      	add	sp, #8
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	46c0      	nop			; (mov r8, r8)
 8005e78:	fffffefd 	.word	0xfffffefd
 8005e7c:	40012708 	.word	0x40012708
 8005e80:	ffc3ffff 	.word	0xffc3ffff
 8005e84:	fdffffff 	.word	0xfdffffff
 8005e88:	fffe0219 	.word	0xfffe0219
 8005e8c:	fffffc03 	.word	0xfffffc03

08005e90 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005e90:	b590      	push	{r4, r7, lr}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e98:	230f      	movs	r3, #15
 8005e9a:	18fb      	adds	r3, r7, r3
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	2204      	movs	r2, #4
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	d138      	bne.n	8005f1e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2250      	movs	r2, #80	; 0x50
 8005eb0:	5c9b      	ldrb	r3, [r3, r2]
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d101      	bne.n	8005eba <HAL_ADC_Start+0x2a>
 8005eb6:	2302      	movs	r3, #2
 8005eb8:	e038      	b.n	8005f2c <HAL_ADC_Start+0x9c>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2250      	movs	r2, #80	; 0x50
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d007      	beq.n	8005eda <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8005eca:	230f      	movs	r3, #15
 8005ecc:	18fc      	adds	r4, r7, r3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	0018      	movs	r0, r3
 8005ed2:	f000 f99f 	bl	8006214 <ADC_Enable>
 8005ed6:	0003      	movs	r3, r0
 8005ed8:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005eda:	230f      	movs	r3, #15
 8005edc:	18fb      	adds	r3, r7, r3
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d120      	bne.n	8005f26 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ee8:	4a12      	ldr	r2, [pc, #72]	; (8005f34 <HAL_ADC_Start+0xa4>)
 8005eea:	4013      	ands	r3, r2
 8005eec:	2280      	movs	r2, #128	; 0x80
 8005eee:	0052      	lsls	r2, r2, #1
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	659a      	str	r2, [r3, #88]	; 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2250      	movs	r2, #80	; 0x50
 8005f00:	2100      	movs	r1, #0
 8005f02:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	221c      	movs	r2, #28
 8005f0a:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	689a      	ldr	r2, [r3, #8]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2104      	movs	r1, #4
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	609a      	str	r2, [r3, #8]
 8005f1c:	e003      	b.n	8005f26 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005f1e:	230f      	movs	r3, #15
 8005f20:	18fb      	adds	r3, r7, r3
 8005f22:	2202      	movs	r2, #2
 8005f24:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8005f26:	230f      	movs	r3, #15
 8005f28:	18fb      	adds	r3, r7, r3
 8005f2a:	781b      	ldrb	r3, [r3, #0]
}
 8005f2c:	0018      	movs	r0, r3
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	b005      	add	sp, #20
 8005f32:	bd90      	pop	{r4, r7, pc}
 8005f34:	fffff0fe 	.word	0xfffff0fe

08005f38 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005f38:	b5b0      	push	{r4, r5, r7, lr}
 8005f3a:	b084      	sub	sp, #16
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f40:	230f      	movs	r3, #15
 8005f42:	18fb      	adds	r3, r7, r3
 8005f44:	2200      	movs	r2, #0
 8005f46:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2250      	movs	r2, #80	; 0x50
 8005f4c:	5c9b      	ldrb	r3, [r3, r2]
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d101      	bne.n	8005f56 <HAL_ADC_Stop+0x1e>
 8005f52:	2302      	movs	r3, #2
 8005f54:	e029      	b.n	8005faa <HAL_ADC_Stop+0x72>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2250      	movs	r2, #80	; 0x50
 8005f5a:	2101      	movs	r1, #1
 8005f5c:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8005f5e:	250f      	movs	r5, #15
 8005f60:	197c      	adds	r4, r7, r5
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	0018      	movs	r0, r3
 8005f66:	f000 fa24 	bl	80063b2 <ADC_ConversionStop>
 8005f6a:	0003      	movs	r3, r0
 8005f6c:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005f6e:	197b      	adds	r3, r7, r5
 8005f70:	781b      	ldrb	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d112      	bne.n	8005f9c <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005f76:	197c      	adds	r4, r7, r5
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	0018      	movs	r0, r3
 8005f7c:	f000 f9b2 	bl	80062e4 <ADC_Disable>
 8005f80:	0003      	movs	r3, r0
 8005f82:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005f84:	197b      	adds	r3, r7, r5
 8005f86:	781b      	ldrb	r3, [r3, #0]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d107      	bne.n	8005f9c <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f90:	4a08      	ldr	r2, [pc, #32]	; (8005fb4 <HAL_ADC_Stop+0x7c>)
 8005f92:	4013      	ands	r3, r2
 8005f94:	2201      	movs	r2, #1
 8005f96:	431a      	orrs	r2, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2250      	movs	r2, #80	; 0x50
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8005fa4:	230f      	movs	r3, #15
 8005fa6:	18fb      	adds	r3, r7, r3
 8005fa8:	781b      	ldrb	r3, [r3, #0]
}
 8005faa:	0018      	movs	r0, r3
 8005fac:	46bd      	mov	sp, r7
 8005fae:	b004      	add	sp, #16
 8005fb0:	bdb0      	pop	{r4, r5, r7, pc}
 8005fb2:	46c0      	nop			; (mov r8, r8)
 8005fb4:	fffffefe 	.word	0xfffffefe

08005fb8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	2b08      	cmp	r3, #8
 8005fd0:	d102      	bne.n	8005fd8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8005fd2:	2308      	movs	r3, #8
 8005fd4:	60fb      	str	r3, [r7, #12]
 8005fd6:	e014      	b.n	8006002 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d10b      	bne.n	8005ffe <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fea:	2220      	movs	r2, #32
 8005fec:	431a      	orrs	r2, r3
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2250      	movs	r2, #80	; 0x50
 8005ff6:	2100      	movs	r1, #0
 8005ff8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e072      	b.n	80060e4 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8005ffe:	230c      	movs	r3, #12
 8006000:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006002:	f7ff fd87 	bl	8005b14 <HAL_GetTick>
 8006006:	0003      	movs	r3, r0
 8006008:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800600a:	e01f      	b.n	800604c <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	3301      	adds	r3, #1
 8006010:	d01c      	beq.n	800604c <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d007      	beq.n	8006028 <HAL_ADC_PollForConversion+0x70>
 8006018:	f7ff fd7c 	bl	8005b14 <HAL_GetTick>
 800601c:	0002      	movs	r2, r0
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	683a      	ldr	r2, [r7, #0]
 8006024:	429a      	cmp	r2, r3
 8006026:	d211      	bcs.n	800604c <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68fa      	ldr	r2, [r7, #12]
 8006030:	4013      	ands	r3, r2
 8006032:	d10b      	bne.n	800604c <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006038:	2204      	movs	r2, #4
 800603a:	431a      	orrs	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2250      	movs	r2, #80	; 0x50
 8006044:	2100      	movs	r1, #0
 8006046:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e04b      	b.n	80060e4 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	4013      	ands	r3, r2
 8006056:	d0d9      	beq.n	800600c <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800605c:	2280      	movs	r2, #128	; 0x80
 800605e:	0092      	lsls	r2, r2, #2
 8006060:	431a      	orrs	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68da      	ldr	r2, [r3, #12]
 800606c:	23c0      	movs	r3, #192	; 0xc0
 800606e:	011b      	lsls	r3, r3, #4
 8006070:	4013      	ands	r3, r2
 8006072:	d12e      	bne.n	80060d2 <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2220      	movs	r2, #32
 8006078:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800607a:	2b00      	cmp	r3, #0
 800607c:	d129      	bne.n	80060d2 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2208      	movs	r2, #8
 8006086:	4013      	ands	r3, r2
 8006088:	2b08      	cmp	r3, #8
 800608a:	d122      	bne.n	80060d2 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	2204      	movs	r2, #4
 8006094:	4013      	ands	r3, r2
 8006096:	d110      	bne.n	80060ba <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	685a      	ldr	r2, [r3, #4]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	210c      	movs	r1, #12
 80060a4:	438a      	bics	r2, r1
 80060a6:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060ac:	4a0f      	ldr	r2, [pc, #60]	; (80060ec <HAL_ADC_PollForConversion+0x134>)
 80060ae:	4013      	ands	r3, r2
 80060b0:	2201      	movs	r2, #1
 80060b2:	431a      	orrs	r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	655a      	str	r2, [r3, #84]	; 0x54
 80060b8:	e00b      	b.n	80060d2 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060be:	2220      	movs	r2, #32
 80060c0:	431a      	orrs	r2, r3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060ca:	2201      	movs	r2, #1
 80060cc:	431a      	orrs	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d103      	bne.n	80060e2 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	220c      	movs	r2, #12
 80060e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	0018      	movs	r0, r3
 80060e6:	46bd      	mov	sp, r7
 80060e8:	b004      	add	sp, #16
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	fffffefe 	.word	0xfffffefe

080060f0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80060fe:	0018      	movs	r0, r3
 8006100:	46bd      	mov	sp, r7
 8006102:	b002      	add	sp, #8
 8006104:	bd80      	pop	{r7, pc}
	...

08006108 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b082      	sub	sp, #8
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2250      	movs	r2, #80	; 0x50
 8006116:	5c9b      	ldrb	r3, [r3, r2]
 8006118:	2b01      	cmp	r3, #1
 800611a:	d101      	bne.n	8006120 <HAL_ADC_ConfigChannel+0x18>
 800611c:	2302      	movs	r3, #2
 800611e:	e06c      	b.n	80061fa <HAL_ADC_ConfigChannel+0xf2>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2250      	movs	r2, #80	; 0x50
 8006124:	2101      	movs	r1, #1
 8006126:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	2204      	movs	r2, #4
 8006130:	4013      	ands	r3, r2
 8006132:	d00b      	beq.n	800614c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006138:	2220      	movs	r2, #32
 800613a:	431a      	orrs	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2250      	movs	r2, #80	; 0x50
 8006144:	2100      	movs	r1, #0
 8006146:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e056      	b.n	80061fa <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	4a2c      	ldr	r2, [pc, #176]	; (8006204 <HAL_ADC_ConfigChannel+0xfc>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d028      	beq.n	80061a8 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	035b      	lsls	r3, r3, #13
 8006162:	0b5a      	lsrs	r2, r3, #13
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	430a      	orrs	r2, r1
 800616a:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	2380      	movs	r3, #128	; 0x80
 8006172:	02db      	lsls	r3, r3, #11
 8006174:	4013      	ands	r3, r2
 8006176:	d009      	beq.n	800618c <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8006178:	4b23      	ldr	r3, [pc, #140]	; (8006208 <HAL_ADC_ConfigChannel+0x100>)
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	4b22      	ldr	r3, [pc, #136]	; (8006208 <HAL_ADC_ConfigChannel+0x100>)
 800617e:	2180      	movs	r1, #128	; 0x80
 8006180:	0409      	lsls	r1, r1, #16
 8006182:	430a      	orrs	r2, r1
 8006184:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8006186:	200a      	movs	r0, #10
 8006188:	f000 f960 	bl	800644c <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	2380      	movs	r3, #128	; 0x80
 8006192:	029b      	lsls	r3, r3, #10
 8006194:	4013      	ands	r3, r2
 8006196:	d02b      	beq.n	80061f0 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8006198:	4b1b      	ldr	r3, [pc, #108]	; (8006208 <HAL_ADC_ConfigChannel+0x100>)
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	4b1a      	ldr	r3, [pc, #104]	; (8006208 <HAL_ADC_ConfigChannel+0x100>)
 800619e:	2180      	movs	r1, #128	; 0x80
 80061a0:	03c9      	lsls	r1, r1, #15
 80061a2:	430a      	orrs	r2, r1
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	e023      	b.n	80061f0 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	035b      	lsls	r3, r3, #13
 80061b4:	0b5b      	lsrs	r3, r3, #13
 80061b6:	43d9      	mvns	r1, r3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	400a      	ands	r2, r1
 80061be:	629a      	str	r2, [r3, #40]	; 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	2380      	movs	r3, #128	; 0x80
 80061c6:	02db      	lsls	r3, r3, #11
 80061c8:	4013      	ands	r3, r2
 80061ca:	d005      	beq.n	80061d8 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 80061cc:	4b0e      	ldr	r3, [pc, #56]	; (8006208 <HAL_ADC_ConfigChannel+0x100>)
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	4b0d      	ldr	r3, [pc, #52]	; (8006208 <HAL_ADC_ConfigChannel+0x100>)
 80061d2:	490e      	ldr	r1, [pc, #56]	; (800620c <HAL_ADC_ConfigChannel+0x104>)
 80061d4:	400a      	ands	r2, r1
 80061d6:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	2380      	movs	r3, #128	; 0x80
 80061de:	029b      	lsls	r3, r3, #10
 80061e0:	4013      	ands	r3, r2
 80061e2:	d005      	beq.n	80061f0 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80061e4:	4b08      	ldr	r3, [pc, #32]	; (8006208 <HAL_ADC_ConfigChannel+0x100>)
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	4b07      	ldr	r3, [pc, #28]	; (8006208 <HAL_ADC_ConfigChannel+0x100>)
 80061ea:	4909      	ldr	r1, [pc, #36]	; (8006210 <HAL_ADC_ConfigChannel+0x108>)
 80061ec:	400a      	ands	r2, r1
 80061ee:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2250      	movs	r2, #80	; 0x50
 80061f4:	2100      	movs	r1, #0
 80061f6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	0018      	movs	r0, r3
 80061fc:	46bd      	mov	sp, r7
 80061fe:	b002      	add	sp, #8
 8006200:	bd80      	pop	{r7, pc}
 8006202:	46c0      	nop			; (mov r8, r8)
 8006204:	00001001 	.word	0x00001001
 8006208:	40012708 	.word	0x40012708
 800620c:	ff7fffff 	.word	0xff7fffff
 8006210:	ffbfffff 	.word	0xffbfffff

08006214 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b084      	sub	sp, #16
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800621c:	2300      	movs	r3, #0
 800621e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	2203      	movs	r2, #3
 8006228:	4013      	ands	r3, r2
 800622a:	2b01      	cmp	r3, #1
 800622c:	d108      	bne.n	8006240 <ADC_Enable+0x2c>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2201      	movs	r2, #1
 8006236:	4013      	ands	r3, r2
 8006238:	2b01      	cmp	r3, #1
 800623a:	d101      	bne.n	8006240 <ADC_Enable+0x2c>
 800623c:	2301      	movs	r3, #1
 800623e:	e000      	b.n	8006242 <ADC_Enable+0x2e>
 8006240:	2300      	movs	r3, #0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d146      	bne.n	80062d4 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	4a24      	ldr	r2, [pc, #144]	; (80062e0 <ADC_Enable+0xcc>)
 800624e:	4013      	ands	r3, r2
 8006250:	d00d      	beq.n	800626e <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006256:	2210      	movs	r2, #16
 8006258:	431a      	orrs	r2, r3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006262:	2201      	movs	r2, #1
 8006264:	431a      	orrs	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e033      	b.n	80062d6 <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	689a      	ldr	r2, [r3, #8]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2101      	movs	r1, #1
 800627a:	430a      	orrs	r2, r1
 800627c:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800627e:	2001      	movs	r0, #1
 8006280:	f000 f8e4 	bl	800644c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8006284:	f7ff fc46 	bl	8005b14 <HAL_GetTick>
 8006288:	0003      	movs	r3, r0
 800628a:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800628c:	e01b      	b.n	80062c6 <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800628e:	f7ff fc41 	bl	8005b14 <HAL_GetTick>
 8006292:	0002      	movs	r2, r0
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	1ad3      	subs	r3, r2, r3
 8006298:	2b0a      	cmp	r3, #10
 800629a:	d914      	bls.n	80062c6 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2201      	movs	r2, #1
 80062a4:	4013      	ands	r3, r2
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d00d      	beq.n	80062c6 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ae:	2210      	movs	r2, #16
 80062b0:	431a      	orrs	r2, r3
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062ba:	2201      	movs	r2, #1
 80062bc:	431a      	orrs	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e007      	b.n	80062d6 <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2201      	movs	r2, #1
 80062ce:	4013      	ands	r3, r2
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d1dc      	bne.n	800628e <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	0018      	movs	r0, r3
 80062d8:	46bd      	mov	sp, r7
 80062da:	b004      	add	sp, #16
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	46c0      	nop			; (mov r8, r8)
 80062e0:	80000017 	.word	0x80000017

080062e4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062ec:	2300      	movs	r3, #0
 80062ee:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	2203      	movs	r2, #3
 80062f8:	4013      	ands	r3, r2
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d108      	bne.n	8006310 <ADC_Disable+0x2c>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2201      	movs	r2, #1
 8006306:	4013      	ands	r3, r2
 8006308:	2b01      	cmp	r3, #1
 800630a:	d101      	bne.n	8006310 <ADC_Disable+0x2c>
 800630c:	2301      	movs	r3, #1
 800630e:	e000      	b.n	8006312 <ADC_Disable+0x2e>
 8006310:	2300      	movs	r3, #0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d048      	beq.n	80063a8 <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	2205      	movs	r2, #5
 800631e:	4013      	ands	r3, r2
 8006320:	2b01      	cmp	r3, #1
 8006322:	d110      	bne.n	8006346 <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	689a      	ldr	r2, [r3, #8]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2102      	movs	r1, #2
 8006330:	430a      	orrs	r2, r1
 8006332:	609a      	str	r2, [r3, #8]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2203      	movs	r2, #3
 800633a:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800633c:	f7ff fbea 	bl	8005b14 <HAL_GetTick>
 8006340:	0003      	movs	r3, r0
 8006342:	60fb      	str	r3, [r7, #12]

    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8006344:	e029      	b.n	800639a <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800634a:	2210      	movs	r2, #16
 800634c:	431a      	orrs	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006356:	2201      	movs	r2, #1
 8006358:	431a      	orrs	r2, r3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e023      	b.n	80063aa <ADC_Disable+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006362:	f7ff fbd7 	bl	8005b14 <HAL_GetTick>
 8006366:	0002      	movs	r2, r0
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	2b0a      	cmp	r3, #10
 800636e:	d914      	bls.n	800639a <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	2201      	movs	r2, #1
 8006378:	4013      	ands	r3, r2
 800637a:	2b01      	cmp	r3, #1
 800637c:	d10d      	bne.n	800639a <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006382:	2210      	movs	r2, #16
 8006384:	431a      	orrs	r2, r3
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800638e:	2201      	movs	r2, #1
 8006390:	431a      	orrs	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e007      	b.n	80063aa <ADC_Disable+0xc6>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	2201      	movs	r2, #1
 80063a2:	4013      	ands	r3, r2
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d0dc      	beq.n	8006362 <ADC_Disable+0x7e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	0018      	movs	r0, r3
 80063ac:	46bd      	mov	sp, r7
 80063ae:	b004      	add	sp, #16
 80063b0:	bd80      	pop	{r7, pc}

080063b2 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b084      	sub	sp, #16
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80063ba:	2300      	movs	r3, #0
 80063bc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	2204      	movs	r2, #4
 80063c6:	4013      	ands	r3, r2
 80063c8:	d03a      	beq.n	8006440 <ADC_ConversionStop+0x8e>
  {

    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	2204      	movs	r2, #4
 80063d2:	4013      	ands	r3, r2
 80063d4:	2b04      	cmp	r3, #4
 80063d6:	d10d      	bne.n	80063f4 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	2202      	movs	r2, #2
 80063e0:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 80063e2:	d107      	bne.n	80063f4 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	689a      	ldr	r2, [r3, #8]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2110      	movs	r1, #16
 80063f0:	430a      	orrs	r2, r1
 80063f2:	609a      	str	r2, [r3, #8]
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80063f4:	f7ff fb8e 	bl	8005b14 <HAL_GetTick>
 80063f8:	0003      	movs	r3, r0
 80063fa:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80063fc:	e01a      	b.n	8006434 <ADC_ConversionStop+0x82>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80063fe:	f7ff fb89 	bl	8005b14 <HAL_GetTick>
 8006402:	0002      	movs	r2, r0
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	2b0a      	cmp	r3, #10
 800640a:	d913      	bls.n	8006434 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	2204      	movs	r2, #4
 8006414:	4013      	ands	r3, r2
 8006416:	d00d      	beq.n	8006434 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800641c:	2210      	movs	r2, #16
 800641e:	431a      	orrs	r2, r3
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006428:	2201      	movs	r2, #1
 800642a:	431a      	orrs	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	e006      	b.n	8006442 <ADC_ConversionStop+0x90>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	2204      	movs	r2, #4
 800643c:	4013      	ands	r3, r2
 800643e:	d1de      	bne.n	80063fe <ADC_ConversionStop+0x4c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	0018      	movs	r0, r3
 8006444:	46bd      	mov	sp, r7
 8006446:	b004      	add	sp, #16
 8006448:	bd80      	pop	{r7, pc}
	...

0800644c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8006454:	4b0b      	ldr	r3, [pc, #44]	; (8006484 <ADC_DelayMicroSecond+0x38>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	490b      	ldr	r1, [pc, #44]	; (8006488 <ADC_DelayMicroSecond+0x3c>)
 800645a:	0018      	movs	r0, r3
 800645c:	f7f9 fe70 	bl	8000140 <__udivsi3>
 8006460:	0003      	movs	r3, r0
 8006462:	001a      	movs	r2, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	4353      	muls	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800646a:	e002      	b.n	8006472 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	3b01      	subs	r3, #1
 8006470:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d1f9      	bne.n	800646c <ADC_DelayMicroSecond+0x20>
  }
}
 8006478:	46c0      	nop			; (mov r8, r8)
 800647a:	46c0      	nop			; (mov r8, r8)
 800647c:	46bd      	mov	sp, r7
 800647e:	b004      	add	sp, #16
 8006480:	bd80      	pop	{r7, pc}
 8006482:	46c0      	nop			; (mov r8, r8)
 8006484:	200000d0 	.word	0x200000d0
 8006488:	000f4240 	.word	0x000f4240

0800648c <__NVIC_EnableIRQ>:
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
 8006492:	0002      	movs	r2, r0
 8006494:	1dfb      	adds	r3, r7, #7
 8006496:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006498:	1dfb      	adds	r3, r7, #7
 800649a:	781b      	ldrb	r3, [r3, #0]
 800649c:	2b7f      	cmp	r3, #127	; 0x7f
 800649e:	d809      	bhi.n	80064b4 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80064a0:	1dfb      	adds	r3, r7, #7
 80064a2:	781b      	ldrb	r3, [r3, #0]
 80064a4:	001a      	movs	r2, r3
 80064a6:	231f      	movs	r3, #31
 80064a8:	401a      	ands	r2, r3
 80064aa:	4b04      	ldr	r3, [pc, #16]	; (80064bc <__NVIC_EnableIRQ+0x30>)
 80064ac:	2101      	movs	r1, #1
 80064ae:	4091      	lsls	r1, r2
 80064b0:	000a      	movs	r2, r1
 80064b2:	601a      	str	r2, [r3, #0]
}
 80064b4:	46c0      	nop			; (mov r8, r8)
 80064b6:	46bd      	mov	sp, r7
 80064b8:	b002      	add	sp, #8
 80064ba:	bd80      	pop	{r7, pc}
 80064bc:	e000e100 	.word	0xe000e100

080064c0 <__NVIC_SetPriority>:
{
 80064c0:	b590      	push	{r4, r7, lr}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	0002      	movs	r2, r0
 80064c8:	6039      	str	r1, [r7, #0]
 80064ca:	1dfb      	adds	r3, r7, #7
 80064cc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80064ce:	1dfb      	adds	r3, r7, #7
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	2b7f      	cmp	r3, #127	; 0x7f
 80064d4:	d828      	bhi.n	8006528 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80064d6:	4a2f      	ldr	r2, [pc, #188]	; (8006594 <__NVIC_SetPriority+0xd4>)
 80064d8:	1dfb      	adds	r3, r7, #7
 80064da:	781b      	ldrb	r3, [r3, #0]
 80064dc:	b25b      	sxtb	r3, r3
 80064de:	089b      	lsrs	r3, r3, #2
 80064e0:	33c0      	adds	r3, #192	; 0xc0
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	589b      	ldr	r3, [r3, r2]
 80064e6:	1dfa      	adds	r2, r7, #7
 80064e8:	7812      	ldrb	r2, [r2, #0]
 80064ea:	0011      	movs	r1, r2
 80064ec:	2203      	movs	r2, #3
 80064ee:	400a      	ands	r2, r1
 80064f0:	00d2      	lsls	r2, r2, #3
 80064f2:	21ff      	movs	r1, #255	; 0xff
 80064f4:	4091      	lsls	r1, r2
 80064f6:	000a      	movs	r2, r1
 80064f8:	43d2      	mvns	r2, r2
 80064fa:	401a      	ands	r2, r3
 80064fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	019b      	lsls	r3, r3, #6
 8006502:	22ff      	movs	r2, #255	; 0xff
 8006504:	401a      	ands	r2, r3
 8006506:	1dfb      	adds	r3, r7, #7
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	0018      	movs	r0, r3
 800650c:	2303      	movs	r3, #3
 800650e:	4003      	ands	r3, r0
 8006510:	00db      	lsls	r3, r3, #3
 8006512:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006514:	481f      	ldr	r0, [pc, #124]	; (8006594 <__NVIC_SetPriority+0xd4>)
 8006516:	1dfb      	adds	r3, r7, #7
 8006518:	781b      	ldrb	r3, [r3, #0]
 800651a:	b25b      	sxtb	r3, r3
 800651c:	089b      	lsrs	r3, r3, #2
 800651e:	430a      	orrs	r2, r1
 8006520:	33c0      	adds	r3, #192	; 0xc0
 8006522:	009b      	lsls	r3, r3, #2
 8006524:	501a      	str	r2, [r3, r0]
}
 8006526:	e031      	b.n	800658c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006528:	4a1b      	ldr	r2, [pc, #108]	; (8006598 <__NVIC_SetPriority+0xd8>)
 800652a:	1dfb      	adds	r3, r7, #7
 800652c:	781b      	ldrb	r3, [r3, #0]
 800652e:	0019      	movs	r1, r3
 8006530:	230f      	movs	r3, #15
 8006532:	400b      	ands	r3, r1
 8006534:	3b08      	subs	r3, #8
 8006536:	089b      	lsrs	r3, r3, #2
 8006538:	3306      	adds	r3, #6
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	18d3      	adds	r3, r2, r3
 800653e:	3304      	adds	r3, #4
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	1dfa      	adds	r2, r7, #7
 8006544:	7812      	ldrb	r2, [r2, #0]
 8006546:	0011      	movs	r1, r2
 8006548:	2203      	movs	r2, #3
 800654a:	400a      	ands	r2, r1
 800654c:	00d2      	lsls	r2, r2, #3
 800654e:	21ff      	movs	r1, #255	; 0xff
 8006550:	4091      	lsls	r1, r2
 8006552:	000a      	movs	r2, r1
 8006554:	43d2      	mvns	r2, r2
 8006556:	401a      	ands	r2, r3
 8006558:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	019b      	lsls	r3, r3, #6
 800655e:	22ff      	movs	r2, #255	; 0xff
 8006560:	401a      	ands	r2, r3
 8006562:	1dfb      	adds	r3, r7, #7
 8006564:	781b      	ldrb	r3, [r3, #0]
 8006566:	0018      	movs	r0, r3
 8006568:	2303      	movs	r3, #3
 800656a:	4003      	ands	r3, r0
 800656c:	00db      	lsls	r3, r3, #3
 800656e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006570:	4809      	ldr	r0, [pc, #36]	; (8006598 <__NVIC_SetPriority+0xd8>)
 8006572:	1dfb      	adds	r3, r7, #7
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	001c      	movs	r4, r3
 8006578:	230f      	movs	r3, #15
 800657a:	4023      	ands	r3, r4
 800657c:	3b08      	subs	r3, #8
 800657e:	089b      	lsrs	r3, r3, #2
 8006580:	430a      	orrs	r2, r1
 8006582:	3306      	adds	r3, #6
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	18c3      	adds	r3, r0, r3
 8006588:	3304      	adds	r3, #4
 800658a:	601a      	str	r2, [r3, #0]
}
 800658c:	46c0      	nop			; (mov r8, r8)
 800658e:	46bd      	mov	sp, r7
 8006590:	b003      	add	sp, #12
 8006592:	bd90      	pop	{r4, r7, pc}
 8006594:	e000e100 	.word	0xe000e100
 8006598:	e000ed00 	.word	0xe000ed00

0800659c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	1e5a      	subs	r2, r3, #1
 80065a8:	2380      	movs	r3, #128	; 0x80
 80065aa:	045b      	lsls	r3, r3, #17
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d301      	bcc.n	80065b4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80065b0:	2301      	movs	r3, #1
 80065b2:	e010      	b.n	80065d6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80065b4:	4b0a      	ldr	r3, [pc, #40]	; (80065e0 <SysTick_Config+0x44>)
 80065b6:	687a      	ldr	r2, [r7, #4]
 80065b8:	3a01      	subs	r2, #1
 80065ba:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80065bc:	2301      	movs	r3, #1
 80065be:	425b      	negs	r3, r3
 80065c0:	2103      	movs	r1, #3
 80065c2:	0018      	movs	r0, r3
 80065c4:	f7ff ff7c 	bl	80064c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80065c8:	4b05      	ldr	r3, [pc, #20]	; (80065e0 <SysTick_Config+0x44>)
 80065ca:	2200      	movs	r2, #0
 80065cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80065ce:	4b04      	ldr	r3, [pc, #16]	; (80065e0 <SysTick_Config+0x44>)
 80065d0:	2207      	movs	r2, #7
 80065d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	0018      	movs	r0, r3
 80065d8:	46bd      	mov	sp, r7
 80065da:	b002      	add	sp, #8
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	46c0      	nop			; (mov r8, r8)
 80065e0:	e000e010 	.word	0xe000e010

080065e4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60b9      	str	r1, [r7, #8]
 80065ec:	607a      	str	r2, [r7, #4]
 80065ee:	210f      	movs	r1, #15
 80065f0:	187b      	adds	r3, r7, r1
 80065f2:	1c02      	adds	r2, r0, #0
 80065f4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80065f6:	68ba      	ldr	r2, [r7, #8]
 80065f8:	187b      	adds	r3, r7, r1
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	b25b      	sxtb	r3, r3
 80065fe:	0011      	movs	r1, r2
 8006600:	0018      	movs	r0, r3
 8006602:	f7ff ff5d 	bl	80064c0 <__NVIC_SetPriority>
}
 8006606:	46c0      	nop			; (mov r8, r8)
 8006608:	46bd      	mov	sp, r7
 800660a:	b004      	add	sp, #16
 800660c:	bd80      	pop	{r7, pc}

0800660e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b082      	sub	sp, #8
 8006612:	af00      	add	r7, sp, #0
 8006614:	0002      	movs	r2, r0
 8006616:	1dfb      	adds	r3, r7, #7
 8006618:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800661a:	1dfb      	adds	r3, r7, #7
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	b25b      	sxtb	r3, r3
 8006620:	0018      	movs	r0, r3
 8006622:	f7ff ff33 	bl	800648c <__NVIC_EnableIRQ>
}
 8006626:	46c0      	nop			; (mov r8, r8)
 8006628:	46bd      	mov	sp, r7
 800662a:	b002      	add	sp, #8
 800662c:	bd80      	pop	{r7, pc}

0800662e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800662e:	b580      	push	{r7, lr}
 8006630:	b082      	sub	sp, #8
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	0018      	movs	r0, r3
 800663a:	f7ff ffaf 	bl	800659c <SysTick_Config>
 800663e:	0003      	movs	r3, r0
}
 8006640:	0018      	movs	r0, r3
 8006642:	46bd      	mov	sp, r7
 8006644:	b002      	add	sp, #8
 8006646:	bd80      	pop	{r7, pc}

08006648 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006650:	230f      	movs	r3, #15
 8006652:	18fb      	adds	r3, r7, r3
 8006654:	2200      	movs	r2, #0
 8006656:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2225      	movs	r2, #37	; 0x25
 800665c:	5c9b      	ldrb	r3, [r3, r2]
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b02      	cmp	r3, #2
 8006662:	d008      	beq.n	8006676 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2204      	movs	r2, #4
 8006668:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2224      	movs	r2, #36	; 0x24
 800666e:	2100      	movs	r1, #0
 8006670:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e024      	b.n	80066c0 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	210e      	movs	r1, #14
 8006682:	438a      	bics	r2, r1
 8006684:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2101      	movs	r1, #1
 8006692:	438a      	bics	r2, r1
 8006694:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800669a:	221c      	movs	r2, #28
 800669c:	401a      	ands	r2, r3
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a2:	2101      	movs	r1, #1
 80066a4:	4091      	lsls	r1, r2
 80066a6:	000a      	movs	r2, r1
 80066a8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2225      	movs	r2, #37	; 0x25
 80066ae:	2101      	movs	r1, #1
 80066b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2224      	movs	r2, #36	; 0x24
 80066b6:	2100      	movs	r1, #0
 80066b8:	5499      	strb	r1, [r3, r2]

    return status;
 80066ba:	230f      	movs	r3, #15
 80066bc:	18fb      	adds	r3, r7, r3
 80066be:	781b      	ldrb	r3, [r3, #0]
  }
}
 80066c0:	0018      	movs	r0, r3
 80066c2:	46bd      	mov	sp, r7
 80066c4:	b004      	add	sp, #16
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066d0:	210f      	movs	r1, #15
 80066d2:	187b      	adds	r3, r7, r1
 80066d4:	2200      	movs	r2, #0
 80066d6:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2225      	movs	r2, #37	; 0x25
 80066dc:	5c9b      	ldrb	r3, [r3, r2]
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d006      	beq.n	80066f2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2204      	movs	r2, #4
 80066e8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80066ea:	187b      	adds	r3, r7, r1
 80066ec:	2201      	movs	r2, #1
 80066ee:	701a      	strb	r2, [r3, #0]
 80066f0:	e02a      	b.n	8006748 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	210e      	movs	r1, #14
 80066fe:	438a      	bics	r2, r1
 8006700:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	2101      	movs	r1, #1
 800670e:	438a      	bics	r2, r1
 8006710:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006716:	221c      	movs	r2, #28
 8006718:	401a      	ands	r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671e:	2101      	movs	r1, #1
 8006720:	4091      	lsls	r1, r2
 8006722:	000a      	movs	r2, r1
 8006724:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2225      	movs	r2, #37	; 0x25
 800672a:	2101      	movs	r1, #1
 800672c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2224      	movs	r2, #36	; 0x24
 8006732:	2100      	movs	r1, #0
 8006734:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800673a:	2b00      	cmp	r3, #0
 800673c:	d004      	beq.n	8006748 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	0010      	movs	r0, r2
 8006746:	4798      	blx	r3
    }
  }
  return status;
 8006748:	230f      	movs	r3, #15
 800674a:	18fb      	adds	r3, r7, r3
 800674c:	781b      	ldrb	r3, [r3, #0]
}
 800674e:	0018      	movs	r0, r3
 8006750:	46bd      	mov	sp, r7
 8006752:	b004      	add	sp, #16
 8006754:	bd80      	pop	{r7, pc}
	...

08006758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006762:	2300      	movs	r3, #0
 8006764:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006766:	2300      	movs	r3, #0
 8006768:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800676a:	2300      	movs	r3, #0
 800676c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800676e:	e155      	b.n	8006a1c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2101      	movs	r1, #1
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	4091      	lsls	r1, r2
 800677a:	000a      	movs	r2, r1
 800677c:	4013      	ands	r3, r2
 800677e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d100      	bne.n	8006788 <HAL_GPIO_Init+0x30>
 8006786:	e146      	b.n	8006a16 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	2203      	movs	r2, #3
 800678e:	4013      	ands	r3, r2
 8006790:	2b01      	cmp	r3, #1
 8006792:	d005      	beq.n	80067a0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	2203      	movs	r2, #3
 800679a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800679c:	2b02      	cmp	r3, #2
 800679e:	d130      	bne.n	8006802 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	005b      	lsls	r3, r3, #1
 80067aa:	2203      	movs	r2, #3
 80067ac:	409a      	lsls	r2, r3
 80067ae:	0013      	movs	r3, r2
 80067b0:	43da      	mvns	r2, r3
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	4013      	ands	r3, r2
 80067b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	68da      	ldr	r2, [r3, #12]
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	005b      	lsls	r3, r3, #1
 80067c0:	409a      	lsls	r2, r3
 80067c2:	0013      	movs	r3, r2
 80067c4:	693a      	ldr	r2, [r7, #16]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	693a      	ldr	r2, [r7, #16]
 80067ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80067d6:	2201      	movs	r2, #1
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	409a      	lsls	r2, r3
 80067dc:	0013      	movs	r3, r2
 80067de:	43da      	mvns	r2, r3
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	4013      	ands	r3, r2
 80067e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	091b      	lsrs	r3, r3, #4
 80067ec:	2201      	movs	r2, #1
 80067ee:	401a      	ands	r2, r3
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	409a      	lsls	r2, r3
 80067f4:	0013      	movs	r3, r2
 80067f6:	693a      	ldr	r2, [r7, #16]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	693a      	ldr	r2, [r7, #16]
 8006800:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	2203      	movs	r2, #3
 8006808:	4013      	ands	r3, r2
 800680a:	2b03      	cmp	r3, #3
 800680c:	d017      	beq.n	800683e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	005b      	lsls	r3, r3, #1
 8006818:	2203      	movs	r2, #3
 800681a:	409a      	lsls	r2, r3
 800681c:	0013      	movs	r3, r2
 800681e:	43da      	mvns	r2, r3
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	4013      	ands	r3, r2
 8006824:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	689a      	ldr	r2, [r3, #8]
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	005b      	lsls	r3, r3, #1
 800682e:	409a      	lsls	r2, r3
 8006830:	0013      	movs	r3, r2
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	4313      	orrs	r3, r2
 8006836:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	2203      	movs	r2, #3
 8006844:	4013      	ands	r3, r2
 8006846:	2b02      	cmp	r3, #2
 8006848:	d123      	bne.n	8006892 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	08da      	lsrs	r2, r3, #3
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	3208      	adds	r2, #8
 8006852:	0092      	lsls	r2, r2, #2
 8006854:	58d3      	ldr	r3, [r2, r3]
 8006856:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	2207      	movs	r2, #7
 800685c:	4013      	ands	r3, r2
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	220f      	movs	r2, #15
 8006862:	409a      	lsls	r2, r3
 8006864:	0013      	movs	r3, r2
 8006866:	43da      	mvns	r2, r3
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	4013      	ands	r3, r2
 800686c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	691a      	ldr	r2, [r3, #16]
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	2107      	movs	r1, #7
 8006876:	400b      	ands	r3, r1
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	409a      	lsls	r2, r3
 800687c:	0013      	movs	r3, r2
 800687e:	693a      	ldr	r2, [r7, #16]
 8006880:	4313      	orrs	r3, r2
 8006882:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	08da      	lsrs	r2, r3, #3
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	3208      	adds	r2, #8
 800688c:	0092      	lsls	r2, r2, #2
 800688e:	6939      	ldr	r1, [r7, #16]
 8006890:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	005b      	lsls	r3, r3, #1
 800689c:	2203      	movs	r2, #3
 800689e:	409a      	lsls	r2, r3
 80068a0:	0013      	movs	r3, r2
 80068a2:	43da      	mvns	r2, r3
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	4013      	ands	r3, r2
 80068a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	2203      	movs	r2, #3
 80068b0:	401a      	ands	r2, r3
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	005b      	lsls	r3, r3, #1
 80068b6:	409a      	lsls	r2, r3
 80068b8:	0013      	movs	r3, r2
 80068ba:	693a      	ldr	r2, [r7, #16]
 80068bc:	4313      	orrs	r3, r2
 80068be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	693a      	ldr	r2, [r7, #16]
 80068c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	23c0      	movs	r3, #192	; 0xc0
 80068cc:	029b      	lsls	r3, r3, #10
 80068ce:	4013      	ands	r3, r2
 80068d0:	d100      	bne.n	80068d4 <HAL_GPIO_Init+0x17c>
 80068d2:	e0a0      	b.n	8006a16 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068d4:	4b57      	ldr	r3, [pc, #348]	; (8006a34 <HAL_GPIO_Init+0x2dc>)
 80068d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068d8:	4b56      	ldr	r3, [pc, #344]	; (8006a34 <HAL_GPIO_Init+0x2dc>)
 80068da:	2101      	movs	r1, #1
 80068dc:	430a      	orrs	r2, r1
 80068de:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80068e0:	4a55      	ldr	r2, [pc, #340]	; (8006a38 <HAL_GPIO_Init+0x2e0>)
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	089b      	lsrs	r3, r3, #2
 80068e6:	3302      	adds	r3, #2
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	589b      	ldr	r3, [r3, r2]
 80068ec:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	2203      	movs	r2, #3
 80068f2:	4013      	ands	r3, r2
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	220f      	movs	r2, #15
 80068f8:	409a      	lsls	r2, r3
 80068fa:	0013      	movs	r3, r2
 80068fc:	43da      	mvns	r2, r3
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	4013      	ands	r3, r2
 8006902:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	23a0      	movs	r3, #160	; 0xa0
 8006908:	05db      	lsls	r3, r3, #23
 800690a:	429a      	cmp	r2, r3
 800690c:	d01f      	beq.n	800694e <HAL_GPIO_Init+0x1f6>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a4a      	ldr	r2, [pc, #296]	; (8006a3c <HAL_GPIO_Init+0x2e4>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d019      	beq.n	800694a <HAL_GPIO_Init+0x1f2>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a49      	ldr	r2, [pc, #292]	; (8006a40 <HAL_GPIO_Init+0x2e8>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d013      	beq.n	8006946 <HAL_GPIO_Init+0x1ee>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a48      	ldr	r2, [pc, #288]	; (8006a44 <HAL_GPIO_Init+0x2ec>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d00d      	beq.n	8006942 <HAL_GPIO_Init+0x1ea>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a47      	ldr	r2, [pc, #284]	; (8006a48 <HAL_GPIO_Init+0x2f0>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d007      	beq.n	800693e <HAL_GPIO_Init+0x1e6>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a46      	ldr	r2, [pc, #280]	; (8006a4c <HAL_GPIO_Init+0x2f4>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d101      	bne.n	800693a <HAL_GPIO_Init+0x1e2>
 8006936:	2305      	movs	r3, #5
 8006938:	e00a      	b.n	8006950 <HAL_GPIO_Init+0x1f8>
 800693a:	2306      	movs	r3, #6
 800693c:	e008      	b.n	8006950 <HAL_GPIO_Init+0x1f8>
 800693e:	2304      	movs	r3, #4
 8006940:	e006      	b.n	8006950 <HAL_GPIO_Init+0x1f8>
 8006942:	2303      	movs	r3, #3
 8006944:	e004      	b.n	8006950 <HAL_GPIO_Init+0x1f8>
 8006946:	2302      	movs	r3, #2
 8006948:	e002      	b.n	8006950 <HAL_GPIO_Init+0x1f8>
 800694a:	2301      	movs	r3, #1
 800694c:	e000      	b.n	8006950 <HAL_GPIO_Init+0x1f8>
 800694e:	2300      	movs	r3, #0
 8006950:	697a      	ldr	r2, [r7, #20]
 8006952:	2103      	movs	r1, #3
 8006954:	400a      	ands	r2, r1
 8006956:	0092      	lsls	r2, r2, #2
 8006958:	4093      	lsls	r3, r2
 800695a:	693a      	ldr	r2, [r7, #16]
 800695c:	4313      	orrs	r3, r2
 800695e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006960:	4935      	ldr	r1, [pc, #212]	; (8006a38 <HAL_GPIO_Init+0x2e0>)
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	089b      	lsrs	r3, r3, #2
 8006966:	3302      	adds	r3, #2
 8006968:	009b      	lsls	r3, r3, #2
 800696a:	693a      	ldr	r2, [r7, #16]
 800696c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800696e:	4b38      	ldr	r3, [pc, #224]	; (8006a50 <HAL_GPIO_Init+0x2f8>)
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	43da      	mvns	r2, r3
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	4013      	ands	r3, r2
 800697c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	2380      	movs	r3, #128	; 0x80
 8006984:	035b      	lsls	r3, r3, #13
 8006986:	4013      	ands	r3, r2
 8006988:	d003      	beq.n	8006992 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800698a:	693a      	ldr	r2, [r7, #16]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4313      	orrs	r3, r2
 8006990:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006992:	4b2f      	ldr	r3, [pc, #188]	; (8006a50 <HAL_GPIO_Init+0x2f8>)
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8006998:	4b2d      	ldr	r3, [pc, #180]	; (8006a50 <HAL_GPIO_Init+0x2f8>)
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	43da      	mvns	r2, r3
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	4013      	ands	r3, r2
 80069a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	685a      	ldr	r2, [r3, #4]
 80069ac:	2380      	movs	r3, #128	; 0x80
 80069ae:	039b      	lsls	r3, r3, #14
 80069b0:	4013      	ands	r3, r2
 80069b2:	d003      	beq.n	80069bc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80069b4:	693a      	ldr	r2, [r7, #16]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80069bc:	4b24      	ldr	r3, [pc, #144]	; (8006a50 <HAL_GPIO_Init+0x2f8>)
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80069c2:	4b23      	ldr	r3, [pc, #140]	; (8006a50 <HAL_GPIO_Init+0x2f8>)
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	43da      	mvns	r2, r3
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	4013      	ands	r3, r2
 80069d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	685a      	ldr	r2, [r3, #4]
 80069d6:	2380      	movs	r3, #128	; 0x80
 80069d8:	029b      	lsls	r3, r3, #10
 80069da:	4013      	ands	r3, r2
 80069dc:	d003      	beq.n	80069e6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80069de:	693a      	ldr	r2, [r7, #16]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80069e6:	4b1a      	ldr	r3, [pc, #104]	; (8006a50 <HAL_GPIO_Init+0x2f8>)
 80069e8:	693a      	ldr	r2, [r7, #16]
 80069ea:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80069ec:	4b18      	ldr	r3, [pc, #96]	; (8006a50 <HAL_GPIO_Init+0x2f8>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	43da      	mvns	r2, r3
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	4013      	ands	r3, r2
 80069fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	685a      	ldr	r2, [r3, #4]
 8006a00:	2380      	movs	r3, #128	; 0x80
 8006a02:	025b      	lsls	r3, r3, #9
 8006a04:	4013      	ands	r3, r2
 8006a06:	d003      	beq.n	8006a10 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006a10:	4b0f      	ldr	r3, [pc, #60]	; (8006a50 <HAL_GPIO_Init+0x2f8>)
 8006a12:	693a      	ldr	r2, [r7, #16]
 8006a14:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	3301      	adds	r3, #1
 8006a1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	40da      	lsrs	r2, r3
 8006a24:	1e13      	subs	r3, r2, #0
 8006a26:	d000      	beq.n	8006a2a <HAL_GPIO_Init+0x2d2>
 8006a28:	e6a2      	b.n	8006770 <HAL_GPIO_Init+0x18>
  }
}
 8006a2a:	46c0      	nop			; (mov r8, r8)
 8006a2c:	46c0      	nop			; (mov r8, r8)
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	b006      	add	sp, #24
 8006a32:	bd80      	pop	{r7, pc}
 8006a34:	40021000 	.word	0x40021000
 8006a38:	40010000 	.word	0x40010000
 8006a3c:	50000400 	.word	0x50000400
 8006a40:	50000800 	.word	0x50000800
 8006a44:	50000c00 	.word	0x50000c00
 8006a48:	50001000 	.word	0x50001000
 8006a4c:	50001c00 	.word	0x50001c00
 8006a50:	40010400 	.word	0x40010400

08006a54 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	0008      	movs	r0, r1
 8006a5e:	0011      	movs	r1, r2
 8006a60:	1cbb      	adds	r3, r7, #2
 8006a62:	1c02      	adds	r2, r0, #0
 8006a64:	801a      	strh	r2, [r3, #0]
 8006a66:	1c7b      	adds	r3, r7, #1
 8006a68:	1c0a      	adds	r2, r1, #0
 8006a6a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a6c:	1c7b      	adds	r3, r7, #1
 8006a6e:	781b      	ldrb	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d004      	beq.n	8006a7e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006a74:	1cbb      	adds	r3, r7, #2
 8006a76:	881a      	ldrh	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8006a7c:	e003      	b.n	8006a86 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8006a7e:	1cbb      	adds	r3, r7, #2
 8006a80:	881a      	ldrh	r2, [r3, #0]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006a86:	46c0      	nop			; (mov r8, r8)
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	b002      	add	sp, #8
 8006a8c:	bd80      	pop	{r7, pc}
	...

08006a90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e082      	b.n	8006ba8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2241      	movs	r2, #65	; 0x41
 8006aa6:	5c9b      	ldrb	r3, [r3, r2]
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d107      	bne.n	8006abe <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2240      	movs	r2, #64	; 0x40
 8006ab2:	2100      	movs	r1, #0
 8006ab4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	0018      	movs	r0, r3
 8006aba:	f7fe fd17 	bl	80054ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2241      	movs	r2, #65	; 0x41
 8006ac2:	2124      	movs	r1, #36	; 0x24
 8006ac4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2101      	movs	r1, #1
 8006ad2:	438a      	bics	r2, r1
 8006ad4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	685a      	ldr	r2, [r3, #4]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4934      	ldr	r1, [pc, #208]	; (8006bb0 <HAL_I2C_Init+0x120>)
 8006ae0:	400a      	ands	r2, r1
 8006ae2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	689a      	ldr	r2, [r3, #8]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4931      	ldr	r1, [pc, #196]	; (8006bb4 <HAL_I2C_Init+0x124>)
 8006af0:	400a      	ands	r2, r1
 8006af2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d108      	bne.n	8006b0e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	689a      	ldr	r2, [r3, #8]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	2180      	movs	r1, #128	; 0x80
 8006b06:	0209      	lsls	r1, r1, #8
 8006b08:	430a      	orrs	r2, r1
 8006b0a:	609a      	str	r2, [r3, #8]
 8006b0c:	e007      	b.n	8006b1e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	689a      	ldr	r2, [r3, #8]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2184      	movs	r1, #132	; 0x84
 8006b18:	0209      	lsls	r1, r1, #8
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	d104      	bne.n	8006b30 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2280      	movs	r2, #128	; 0x80
 8006b2c:	0112      	lsls	r2, r2, #4
 8006b2e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	491f      	ldr	r1, [pc, #124]	; (8006bb8 <HAL_I2C_Init+0x128>)
 8006b3c:	430a      	orrs	r2, r1
 8006b3e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	68da      	ldr	r2, [r3, #12]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	491a      	ldr	r1, [pc, #104]	; (8006bb4 <HAL_I2C_Init+0x124>)
 8006b4c:	400a      	ands	r2, r1
 8006b4e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	691a      	ldr	r2, [r3, #16]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	695b      	ldr	r3, [r3, #20]
 8006b58:	431a      	orrs	r2, r3
 8006b5a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	430a      	orrs	r2, r1
 8006b68:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	69d9      	ldr	r1, [r3, #28]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6a1a      	ldr	r2, [r3, #32]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	430a      	orrs	r2, r1
 8006b78:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2101      	movs	r1, #1
 8006b86:	430a      	orrs	r2, r1
 8006b88:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2241      	movs	r2, #65	; 0x41
 8006b94:	2120      	movs	r1, #32
 8006b96:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2242      	movs	r2, #66	; 0x42
 8006ba2:	2100      	movs	r1, #0
 8006ba4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ba6:	2300      	movs	r3, #0
}
 8006ba8:	0018      	movs	r0, r3
 8006baa:	46bd      	mov	sp, r7
 8006bac:	b002      	add	sp, #8
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	f0ffffff 	.word	0xf0ffffff
 8006bb4:	ffff7fff 	.word	0xffff7fff
 8006bb8:	02008000 	.word	0x02008000

08006bbc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006bbc:	b590      	push	{r4, r7, lr}
 8006bbe:	b089      	sub	sp, #36	; 0x24
 8006bc0:	af02      	add	r7, sp, #8
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	0008      	movs	r0, r1
 8006bc6:	607a      	str	r2, [r7, #4]
 8006bc8:	0019      	movs	r1, r3
 8006bca:	230a      	movs	r3, #10
 8006bcc:	18fb      	adds	r3, r7, r3
 8006bce:	1c02      	adds	r2, r0, #0
 8006bd0:	801a      	strh	r2, [r3, #0]
 8006bd2:	2308      	movs	r3, #8
 8006bd4:	18fb      	adds	r3, r7, r3
 8006bd6:	1c0a      	adds	r2, r1, #0
 8006bd8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2241      	movs	r2, #65	; 0x41
 8006bde:	5c9b      	ldrb	r3, [r3, r2]
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2b20      	cmp	r3, #32
 8006be4:	d000      	beq.n	8006be8 <HAL_I2C_Master_Transmit+0x2c>
 8006be6:	e0e7      	b.n	8006db8 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2240      	movs	r2, #64	; 0x40
 8006bec:	5c9b      	ldrb	r3, [r3, r2]
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d101      	bne.n	8006bf6 <HAL_I2C_Master_Transmit+0x3a>
 8006bf2:	2302      	movs	r3, #2
 8006bf4:	e0e1      	b.n	8006dba <HAL_I2C_Master_Transmit+0x1fe>
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2240      	movs	r2, #64	; 0x40
 8006bfa:	2101      	movs	r1, #1
 8006bfc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006bfe:	f7fe ff89 	bl	8005b14 <HAL_GetTick>
 8006c02:	0003      	movs	r3, r0
 8006c04:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006c06:	2380      	movs	r3, #128	; 0x80
 8006c08:	0219      	lsls	r1, r3, #8
 8006c0a:	68f8      	ldr	r0, [r7, #12]
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	9300      	str	r3, [sp, #0]
 8006c10:	2319      	movs	r3, #25
 8006c12:	2201      	movs	r2, #1
 8006c14:	f000 fb9a 	bl	800734c <I2C_WaitOnFlagUntilTimeout>
 8006c18:	1e03      	subs	r3, r0, #0
 8006c1a:	d001      	beq.n	8006c20 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e0cc      	b.n	8006dba <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2241      	movs	r2, #65	; 0x41
 8006c24:	2121      	movs	r1, #33	; 0x21
 8006c26:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2242      	movs	r2, #66	; 0x42
 8006c2c:	2110      	movs	r1, #16
 8006c2e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2208      	movs	r2, #8
 8006c40:	18ba      	adds	r2, r7, r2
 8006c42:	8812      	ldrh	r2, [r2, #0]
 8006c44:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	2bff      	cmp	r3, #255	; 0xff
 8006c54:	d911      	bls.n	8006c7a <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	22ff      	movs	r2, #255	; 0xff
 8006c5a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	2380      	movs	r3, #128	; 0x80
 8006c64:	045c      	lsls	r4, r3, #17
 8006c66:	230a      	movs	r3, #10
 8006c68:	18fb      	adds	r3, r7, r3
 8006c6a:	8819      	ldrh	r1, [r3, #0]
 8006c6c:	68f8      	ldr	r0, [r7, #12]
 8006c6e:	4b55      	ldr	r3, [pc, #340]	; (8006dc4 <HAL_I2C_Master_Transmit+0x208>)
 8006c70:	9300      	str	r3, [sp, #0]
 8006c72:	0023      	movs	r3, r4
 8006c74:	f000 fdc4 	bl	8007800 <I2C_TransferConfig>
 8006c78:	e075      	b.n	8006d66 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c7e:	b29a      	uxth	r2, r3
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c88:	b2da      	uxtb	r2, r3
 8006c8a:	2380      	movs	r3, #128	; 0x80
 8006c8c:	049c      	lsls	r4, r3, #18
 8006c8e:	230a      	movs	r3, #10
 8006c90:	18fb      	adds	r3, r7, r3
 8006c92:	8819      	ldrh	r1, [r3, #0]
 8006c94:	68f8      	ldr	r0, [r7, #12]
 8006c96:	4b4b      	ldr	r3, [pc, #300]	; (8006dc4 <HAL_I2C_Master_Transmit+0x208>)
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	0023      	movs	r3, r4
 8006c9c:	f000 fdb0 	bl	8007800 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006ca0:	e061      	b.n	8006d66 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ca2:	697a      	ldr	r2, [r7, #20]
 8006ca4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	0018      	movs	r0, r3
 8006caa:	f000 fb9d 	bl	80073e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8006cae:	1e03      	subs	r3, r0, #0
 8006cb0:	d001      	beq.n	8006cb6 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e081      	b.n	8006dba <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cba:	781a      	ldrb	r2, [r3, #0]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cc6:	1c5a      	adds	r2, r3, #1
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	3b01      	subs	r3, #1
 8006cd4:	b29a      	uxth	r2, r3
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cde:	3b01      	subs	r3, #1
 8006ce0:	b29a      	uxth	r2, r3
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d03a      	beq.n	8006d66 <HAL_I2C_Master_Transmit+0x1aa>
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d136      	bne.n	8006d66 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006cf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006cfa:	68f8      	ldr	r0, [r7, #12]
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	9300      	str	r3, [sp, #0]
 8006d00:	0013      	movs	r3, r2
 8006d02:	2200      	movs	r2, #0
 8006d04:	2180      	movs	r1, #128	; 0x80
 8006d06:	f000 fb21 	bl	800734c <I2C_WaitOnFlagUntilTimeout>
 8006d0a:	1e03      	subs	r3, r0, #0
 8006d0c:	d001      	beq.n	8006d12 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e053      	b.n	8006dba <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	2bff      	cmp	r3, #255	; 0xff
 8006d1a:	d911      	bls.n	8006d40 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	22ff      	movs	r2, #255	; 0xff
 8006d20:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d26:	b2da      	uxtb	r2, r3
 8006d28:	2380      	movs	r3, #128	; 0x80
 8006d2a:	045c      	lsls	r4, r3, #17
 8006d2c:	230a      	movs	r3, #10
 8006d2e:	18fb      	adds	r3, r7, r3
 8006d30:	8819      	ldrh	r1, [r3, #0]
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	2300      	movs	r3, #0
 8006d36:	9300      	str	r3, [sp, #0]
 8006d38:	0023      	movs	r3, r4
 8006d3a:	f000 fd61 	bl	8007800 <I2C_TransferConfig>
 8006d3e:	e012      	b.n	8006d66 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d44:	b29a      	uxth	r2, r3
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d4e:	b2da      	uxtb	r2, r3
 8006d50:	2380      	movs	r3, #128	; 0x80
 8006d52:	049c      	lsls	r4, r3, #18
 8006d54:	230a      	movs	r3, #10
 8006d56:	18fb      	adds	r3, r7, r3
 8006d58:	8819      	ldrh	r1, [r3, #0]
 8006d5a:	68f8      	ldr	r0, [r7, #12]
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	0023      	movs	r3, r4
 8006d62:	f000 fd4d 	bl	8007800 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d198      	bne.n	8006ca2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d70:	697a      	ldr	r2, [r7, #20]
 8006d72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	0018      	movs	r0, r3
 8006d78:	f000 fb7c 	bl	8007474 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006d7c:	1e03      	subs	r3, r0, #0
 8006d7e:	d001      	beq.n	8006d84 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e01a      	b.n	8006dba <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2220      	movs	r2, #32
 8006d8a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	685a      	ldr	r2, [r3, #4]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	490c      	ldr	r1, [pc, #48]	; (8006dc8 <HAL_I2C_Master_Transmit+0x20c>)
 8006d98:	400a      	ands	r2, r1
 8006d9a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2241      	movs	r2, #65	; 0x41
 8006da0:	2120      	movs	r1, #32
 8006da2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2242      	movs	r2, #66	; 0x42
 8006da8:	2100      	movs	r1, #0
 8006daa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2240      	movs	r2, #64	; 0x40
 8006db0:	2100      	movs	r1, #0
 8006db2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006db4:	2300      	movs	r3, #0
 8006db6:	e000      	b.n	8006dba <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8006db8:	2302      	movs	r3, #2
  }
}
 8006dba:	0018      	movs	r0, r3
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	b007      	add	sp, #28
 8006dc0:	bd90      	pop	{r4, r7, pc}
 8006dc2:	46c0      	nop			; (mov r8, r8)
 8006dc4:	80002000 	.word	0x80002000
 8006dc8:	fe00e800 	.word	0xfe00e800

08006dcc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006dcc:	b590      	push	{r4, r7, lr}
 8006dce:	b089      	sub	sp, #36	; 0x24
 8006dd0:	af02      	add	r7, sp, #8
 8006dd2:	60f8      	str	r0, [r7, #12]
 8006dd4:	0008      	movs	r0, r1
 8006dd6:	607a      	str	r2, [r7, #4]
 8006dd8:	0019      	movs	r1, r3
 8006dda:	230a      	movs	r3, #10
 8006ddc:	18fb      	adds	r3, r7, r3
 8006dde:	1c02      	adds	r2, r0, #0
 8006de0:	801a      	strh	r2, [r3, #0]
 8006de2:	2308      	movs	r3, #8
 8006de4:	18fb      	adds	r3, r7, r3
 8006de6:	1c0a      	adds	r2, r1, #0
 8006de8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2241      	movs	r2, #65	; 0x41
 8006dee:	5c9b      	ldrb	r3, [r3, r2]
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b20      	cmp	r3, #32
 8006df4:	d000      	beq.n	8006df8 <HAL_I2C_Master_Receive+0x2c>
 8006df6:	e0e8      	b.n	8006fca <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2240      	movs	r2, #64	; 0x40
 8006dfc:	5c9b      	ldrb	r3, [r3, r2]
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d101      	bne.n	8006e06 <HAL_I2C_Master_Receive+0x3a>
 8006e02:	2302      	movs	r3, #2
 8006e04:	e0e2      	b.n	8006fcc <HAL_I2C_Master_Receive+0x200>
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2240      	movs	r2, #64	; 0x40
 8006e0a:	2101      	movs	r1, #1
 8006e0c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006e0e:	f7fe fe81 	bl	8005b14 <HAL_GetTick>
 8006e12:	0003      	movs	r3, r0
 8006e14:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006e16:	2380      	movs	r3, #128	; 0x80
 8006e18:	0219      	lsls	r1, r3, #8
 8006e1a:	68f8      	ldr	r0, [r7, #12]
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	9300      	str	r3, [sp, #0]
 8006e20:	2319      	movs	r3, #25
 8006e22:	2201      	movs	r2, #1
 8006e24:	f000 fa92 	bl	800734c <I2C_WaitOnFlagUntilTimeout>
 8006e28:	1e03      	subs	r3, r0, #0
 8006e2a:	d001      	beq.n	8006e30 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e0cd      	b.n	8006fcc <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2241      	movs	r2, #65	; 0x41
 8006e34:	2122      	movs	r1, #34	; 0x22
 8006e36:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2242      	movs	r2, #66	; 0x42
 8006e3c:	2110      	movs	r1, #16
 8006e3e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2208      	movs	r2, #8
 8006e50:	18ba      	adds	r2, r7, r2
 8006e52:	8812      	ldrh	r2, [r2, #0]
 8006e54:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	2bff      	cmp	r3, #255	; 0xff
 8006e64:	d911      	bls.n	8006e8a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	22ff      	movs	r2, #255	; 0xff
 8006e6a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e70:	b2da      	uxtb	r2, r3
 8006e72:	2380      	movs	r3, #128	; 0x80
 8006e74:	045c      	lsls	r4, r3, #17
 8006e76:	230a      	movs	r3, #10
 8006e78:	18fb      	adds	r3, r7, r3
 8006e7a:	8819      	ldrh	r1, [r3, #0]
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	4b55      	ldr	r3, [pc, #340]	; (8006fd4 <HAL_I2C_Master_Receive+0x208>)
 8006e80:	9300      	str	r3, [sp, #0]
 8006e82:	0023      	movs	r3, r4
 8006e84:	f000 fcbc 	bl	8007800 <I2C_TransferConfig>
 8006e88:	e076      	b.n	8006f78 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e8e:	b29a      	uxth	r2, r3
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e98:	b2da      	uxtb	r2, r3
 8006e9a:	2380      	movs	r3, #128	; 0x80
 8006e9c:	049c      	lsls	r4, r3, #18
 8006e9e:	230a      	movs	r3, #10
 8006ea0:	18fb      	adds	r3, r7, r3
 8006ea2:	8819      	ldrh	r1, [r3, #0]
 8006ea4:	68f8      	ldr	r0, [r7, #12]
 8006ea6:	4b4b      	ldr	r3, [pc, #300]	; (8006fd4 <HAL_I2C_Master_Receive+0x208>)
 8006ea8:	9300      	str	r3, [sp, #0]
 8006eaa:	0023      	movs	r3, r4
 8006eac:	f000 fca8 	bl	8007800 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006eb0:	e062      	b.n	8006f78 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006eb2:	697a      	ldr	r2, [r7, #20]
 8006eb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	0018      	movs	r0, r3
 8006eba:	f000 fb1f 	bl	80074fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ebe:	1e03      	subs	r3, r0, #0
 8006ec0:	d001      	beq.n	8006ec6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e082      	b.n	8006fcc <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed0:	b2d2      	uxtb	r2, r2
 8006ed2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed8:	1c5a      	adds	r2, r3, #1
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	b29a      	uxth	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	3b01      	subs	r3, #1
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d03a      	beq.n	8006f78 <HAL_I2C_Master_Receive+0x1ac>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d136      	bne.n	8006f78 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006f0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f0c:	68f8      	ldr	r0, [r7, #12]
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	9300      	str	r3, [sp, #0]
 8006f12:	0013      	movs	r3, r2
 8006f14:	2200      	movs	r2, #0
 8006f16:	2180      	movs	r1, #128	; 0x80
 8006f18:	f000 fa18 	bl	800734c <I2C_WaitOnFlagUntilTimeout>
 8006f1c:	1e03      	subs	r3, r0, #0
 8006f1e:	d001      	beq.n	8006f24 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	e053      	b.n	8006fcc <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	2bff      	cmp	r3, #255	; 0xff
 8006f2c:	d911      	bls.n	8006f52 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	22ff      	movs	r2, #255	; 0xff
 8006f32:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f38:	b2da      	uxtb	r2, r3
 8006f3a:	2380      	movs	r3, #128	; 0x80
 8006f3c:	045c      	lsls	r4, r3, #17
 8006f3e:	230a      	movs	r3, #10
 8006f40:	18fb      	adds	r3, r7, r3
 8006f42:	8819      	ldrh	r1, [r3, #0]
 8006f44:	68f8      	ldr	r0, [r7, #12]
 8006f46:	2300      	movs	r3, #0
 8006f48:	9300      	str	r3, [sp, #0]
 8006f4a:	0023      	movs	r3, r4
 8006f4c:	f000 fc58 	bl	8007800 <I2C_TransferConfig>
 8006f50:	e012      	b.n	8006f78 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f60:	b2da      	uxtb	r2, r3
 8006f62:	2380      	movs	r3, #128	; 0x80
 8006f64:	049c      	lsls	r4, r3, #18
 8006f66:	230a      	movs	r3, #10
 8006f68:	18fb      	adds	r3, r7, r3
 8006f6a:	8819      	ldrh	r1, [r3, #0]
 8006f6c:	68f8      	ldr	r0, [r7, #12]
 8006f6e:	2300      	movs	r3, #0
 8006f70:	9300      	str	r3, [sp, #0]
 8006f72:	0023      	movs	r3, r4
 8006f74:	f000 fc44 	bl	8007800 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d197      	bne.n	8006eb2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	0018      	movs	r0, r3
 8006f8a:	f000 fa73 	bl	8007474 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006f8e:	1e03      	subs	r3, r0, #0
 8006f90:	d001      	beq.n	8006f96 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	e01a      	b.n	8006fcc <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2220      	movs	r2, #32
 8006f9c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	685a      	ldr	r2, [r3, #4]
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	490b      	ldr	r1, [pc, #44]	; (8006fd8 <HAL_I2C_Master_Receive+0x20c>)
 8006faa:	400a      	ands	r2, r1
 8006fac:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2241      	movs	r2, #65	; 0x41
 8006fb2:	2120      	movs	r1, #32
 8006fb4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2242      	movs	r2, #66	; 0x42
 8006fba:	2100      	movs	r1, #0
 8006fbc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2240      	movs	r2, #64	; 0x40
 8006fc2:	2100      	movs	r1, #0
 8006fc4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	e000      	b.n	8006fcc <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8006fca:	2302      	movs	r3, #2
  }
}
 8006fcc:	0018      	movs	r0, r3
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	b007      	add	sp, #28
 8006fd2:	bd90      	pop	{r4, r7, pc}
 8006fd4:	80002400 	.word	0x80002400
 8006fd8:	fe00e800 	.word	0xfe00e800

08006fdc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fdc:	b590      	push	{r4, r7, lr}
 8006fde:	b089      	sub	sp, #36	; 0x24
 8006fe0:	af02      	add	r7, sp, #8
 8006fe2:	60f8      	str	r0, [r7, #12]
 8006fe4:	000c      	movs	r4, r1
 8006fe6:	0010      	movs	r0, r2
 8006fe8:	0019      	movs	r1, r3
 8006fea:	230a      	movs	r3, #10
 8006fec:	18fb      	adds	r3, r7, r3
 8006fee:	1c22      	adds	r2, r4, #0
 8006ff0:	801a      	strh	r2, [r3, #0]
 8006ff2:	2308      	movs	r3, #8
 8006ff4:	18fb      	adds	r3, r7, r3
 8006ff6:	1c02      	adds	r2, r0, #0
 8006ff8:	801a      	strh	r2, [r3, #0]
 8006ffa:	1dbb      	adds	r3, r7, #6
 8006ffc:	1c0a      	adds	r2, r1, #0
 8006ffe:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2241      	movs	r2, #65	; 0x41
 8007004:	5c9b      	ldrb	r3, [r3, r2]
 8007006:	b2db      	uxtb	r3, r3
 8007008:	2b20      	cmp	r3, #32
 800700a:	d000      	beq.n	800700e <HAL_I2C_Mem_Read+0x32>
 800700c:	e110      	b.n	8007230 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800700e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007010:	2b00      	cmp	r3, #0
 8007012:	d004      	beq.n	800701e <HAL_I2C_Mem_Read+0x42>
 8007014:	232c      	movs	r3, #44	; 0x2c
 8007016:	18fb      	adds	r3, r7, r3
 8007018:	881b      	ldrh	r3, [r3, #0]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d105      	bne.n	800702a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2280      	movs	r2, #128	; 0x80
 8007022:	0092      	lsls	r2, r2, #2
 8007024:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	e103      	b.n	8007232 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2240      	movs	r2, #64	; 0x40
 800702e:	5c9b      	ldrb	r3, [r3, r2]
 8007030:	2b01      	cmp	r3, #1
 8007032:	d101      	bne.n	8007038 <HAL_I2C_Mem_Read+0x5c>
 8007034:	2302      	movs	r3, #2
 8007036:	e0fc      	b.n	8007232 <HAL_I2C_Mem_Read+0x256>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2240      	movs	r2, #64	; 0x40
 800703c:	2101      	movs	r1, #1
 800703e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007040:	f7fe fd68 	bl	8005b14 <HAL_GetTick>
 8007044:	0003      	movs	r3, r0
 8007046:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007048:	2380      	movs	r3, #128	; 0x80
 800704a:	0219      	lsls	r1, r3, #8
 800704c:	68f8      	ldr	r0, [r7, #12]
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	9300      	str	r3, [sp, #0]
 8007052:	2319      	movs	r3, #25
 8007054:	2201      	movs	r2, #1
 8007056:	f000 f979 	bl	800734c <I2C_WaitOnFlagUntilTimeout>
 800705a:	1e03      	subs	r3, r0, #0
 800705c:	d001      	beq.n	8007062 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e0e7      	b.n	8007232 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2241      	movs	r2, #65	; 0x41
 8007066:	2122      	movs	r1, #34	; 0x22
 8007068:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2242      	movs	r2, #66	; 0x42
 800706e:	2140      	movs	r1, #64	; 0x40
 8007070:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2200      	movs	r2, #0
 8007076:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800707c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	222c      	movs	r2, #44	; 0x2c
 8007082:	18ba      	adds	r2, r7, r2
 8007084:	8812      	ldrh	r2, [r2, #0]
 8007086:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2200      	movs	r2, #0
 800708c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800708e:	1dbb      	adds	r3, r7, #6
 8007090:	881c      	ldrh	r4, [r3, #0]
 8007092:	2308      	movs	r3, #8
 8007094:	18fb      	adds	r3, r7, r3
 8007096:	881a      	ldrh	r2, [r3, #0]
 8007098:	230a      	movs	r3, #10
 800709a:	18fb      	adds	r3, r7, r3
 800709c:	8819      	ldrh	r1, [r3, #0]
 800709e:	68f8      	ldr	r0, [r7, #12]
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	9301      	str	r3, [sp, #4]
 80070a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a6:	9300      	str	r3, [sp, #0]
 80070a8:	0023      	movs	r3, r4
 80070aa:	f000 f8cb 	bl	8007244 <I2C_RequestMemoryRead>
 80070ae:	1e03      	subs	r3, r0, #0
 80070b0:	d005      	beq.n	80070be <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2240      	movs	r2, #64	; 0x40
 80070b6:	2100      	movs	r1, #0
 80070b8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e0b9      	b.n	8007232 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	2bff      	cmp	r3, #255	; 0xff
 80070c6:	d911      	bls.n	80070ec <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	22ff      	movs	r2, #255	; 0xff
 80070cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070d2:	b2da      	uxtb	r2, r3
 80070d4:	2380      	movs	r3, #128	; 0x80
 80070d6:	045c      	lsls	r4, r3, #17
 80070d8:	230a      	movs	r3, #10
 80070da:	18fb      	adds	r3, r7, r3
 80070dc:	8819      	ldrh	r1, [r3, #0]
 80070de:	68f8      	ldr	r0, [r7, #12]
 80070e0:	4b56      	ldr	r3, [pc, #344]	; (800723c <HAL_I2C_Mem_Read+0x260>)
 80070e2:	9300      	str	r3, [sp, #0]
 80070e4:	0023      	movs	r3, r4
 80070e6:	f000 fb8b 	bl	8007800 <I2C_TransferConfig>
 80070ea:	e012      	b.n	8007112 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070f0:	b29a      	uxth	r2, r3
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	2380      	movs	r3, #128	; 0x80
 80070fe:	049c      	lsls	r4, r3, #18
 8007100:	230a      	movs	r3, #10
 8007102:	18fb      	adds	r3, r7, r3
 8007104:	8819      	ldrh	r1, [r3, #0]
 8007106:	68f8      	ldr	r0, [r7, #12]
 8007108:	4b4c      	ldr	r3, [pc, #304]	; (800723c <HAL_I2C_Mem_Read+0x260>)
 800710a:	9300      	str	r3, [sp, #0]
 800710c:	0023      	movs	r3, r4
 800710e:	f000 fb77 	bl	8007800 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007112:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	9300      	str	r3, [sp, #0]
 800711a:	0013      	movs	r3, r2
 800711c:	2200      	movs	r2, #0
 800711e:	2104      	movs	r1, #4
 8007120:	f000 f914 	bl	800734c <I2C_WaitOnFlagUntilTimeout>
 8007124:	1e03      	subs	r3, r0, #0
 8007126:	d001      	beq.n	800712c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e082      	b.n	8007232 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007136:	b2d2      	uxtb	r2, r2
 8007138:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800713e:	1c5a      	adds	r2, r3, #1
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007148:	3b01      	subs	r3, #1
 800714a:	b29a      	uxth	r2, r3
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007154:	b29b      	uxth	r3, r3
 8007156:	3b01      	subs	r3, #1
 8007158:	b29a      	uxth	r2, r3
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007162:	b29b      	uxth	r3, r3
 8007164:	2b00      	cmp	r3, #0
 8007166:	d03a      	beq.n	80071de <HAL_I2C_Mem_Read+0x202>
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800716c:	2b00      	cmp	r3, #0
 800716e:	d136      	bne.n	80071de <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007170:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007172:	68f8      	ldr	r0, [r7, #12]
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	9300      	str	r3, [sp, #0]
 8007178:	0013      	movs	r3, r2
 800717a:	2200      	movs	r2, #0
 800717c:	2180      	movs	r1, #128	; 0x80
 800717e:	f000 f8e5 	bl	800734c <I2C_WaitOnFlagUntilTimeout>
 8007182:	1e03      	subs	r3, r0, #0
 8007184:	d001      	beq.n	800718a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e053      	b.n	8007232 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800718e:	b29b      	uxth	r3, r3
 8007190:	2bff      	cmp	r3, #255	; 0xff
 8007192:	d911      	bls.n	80071b8 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	22ff      	movs	r2, #255	; 0xff
 8007198:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800719e:	b2da      	uxtb	r2, r3
 80071a0:	2380      	movs	r3, #128	; 0x80
 80071a2:	045c      	lsls	r4, r3, #17
 80071a4:	230a      	movs	r3, #10
 80071a6:	18fb      	adds	r3, r7, r3
 80071a8:	8819      	ldrh	r1, [r3, #0]
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	2300      	movs	r3, #0
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	0023      	movs	r3, r4
 80071b2:	f000 fb25 	bl	8007800 <I2C_TransferConfig>
 80071b6:	e012      	b.n	80071de <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071bc:	b29a      	uxth	r2, r3
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071c6:	b2da      	uxtb	r2, r3
 80071c8:	2380      	movs	r3, #128	; 0x80
 80071ca:	049c      	lsls	r4, r3, #18
 80071cc:	230a      	movs	r3, #10
 80071ce:	18fb      	adds	r3, r7, r3
 80071d0:	8819      	ldrh	r1, [r3, #0]
 80071d2:	68f8      	ldr	r0, [r7, #12]
 80071d4:	2300      	movs	r3, #0
 80071d6:	9300      	str	r3, [sp, #0]
 80071d8:	0023      	movs	r3, r4
 80071da:	f000 fb11 	bl	8007800 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071e2:	b29b      	uxth	r3, r3
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d194      	bne.n	8007112 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071e8:	697a      	ldr	r2, [r7, #20]
 80071ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	0018      	movs	r0, r3
 80071f0:	f000 f940 	bl	8007474 <I2C_WaitOnSTOPFlagUntilTimeout>
 80071f4:	1e03      	subs	r3, r0, #0
 80071f6:	d001      	beq.n	80071fc <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e01a      	b.n	8007232 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2220      	movs	r2, #32
 8007202:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	490c      	ldr	r1, [pc, #48]	; (8007240 <HAL_I2C_Mem_Read+0x264>)
 8007210:	400a      	ands	r2, r1
 8007212:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2241      	movs	r2, #65	; 0x41
 8007218:	2120      	movs	r1, #32
 800721a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2242      	movs	r2, #66	; 0x42
 8007220:	2100      	movs	r1, #0
 8007222:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2240      	movs	r2, #64	; 0x40
 8007228:	2100      	movs	r1, #0
 800722a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800722c:	2300      	movs	r3, #0
 800722e:	e000      	b.n	8007232 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8007230:	2302      	movs	r3, #2
  }
}
 8007232:	0018      	movs	r0, r3
 8007234:	46bd      	mov	sp, r7
 8007236:	b007      	add	sp, #28
 8007238:	bd90      	pop	{r4, r7, pc}
 800723a:	46c0      	nop			; (mov r8, r8)
 800723c:	80002400 	.word	0x80002400
 8007240:	fe00e800 	.word	0xfe00e800

08007244 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007244:	b5b0      	push	{r4, r5, r7, lr}
 8007246:	b086      	sub	sp, #24
 8007248:	af02      	add	r7, sp, #8
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	000c      	movs	r4, r1
 800724e:	0010      	movs	r0, r2
 8007250:	0019      	movs	r1, r3
 8007252:	250a      	movs	r5, #10
 8007254:	197b      	adds	r3, r7, r5
 8007256:	1c22      	adds	r2, r4, #0
 8007258:	801a      	strh	r2, [r3, #0]
 800725a:	2308      	movs	r3, #8
 800725c:	18fb      	adds	r3, r7, r3
 800725e:	1c02      	adds	r2, r0, #0
 8007260:	801a      	strh	r2, [r3, #0]
 8007262:	1dbb      	adds	r3, r7, #6
 8007264:	1c0a      	adds	r2, r1, #0
 8007266:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007268:	1dbb      	adds	r3, r7, #6
 800726a:	881b      	ldrh	r3, [r3, #0]
 800726c:	b2da      	uxtb	r2, r3
 800726e:	197b      	adds	r3, r7, r5
 8007270:	8819      	ldrh	r1, [r3, #0]
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	4b23      	ldr	r3, [pc, #140]	; (8007304 <I2C_RequestMemoryRead+0xc0>)
 8007276:	9300      	str	r3, [sp, #0]
 8007278:	2300      	movs	r3, #0
 800727a:	f000 fac1 	bl	8007800 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800727e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007280:	6a39      	ldr	r1, [r7, #32]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	0018      	movs	r0, r3
 8007286:	f000 f8af 	bl	80073e8 <I2C_WaitOnTXISFlagUntilTimeout>
 800728a:	1e03      	subs	r3, r0, #0
 800728c:	d001      	beq.n	8007292 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e033      	b.n	80072fa <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007292:	1dbb      	adds	r3, r7, #6
 8007294:	881b      	ldrh	r3, [r3, #0]
 8007296:	2b01      	cmp	r3, #1
 8007298:	d107      	bne.n	80072aa <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800729a:	2308      	movs	r3, #8
 800729c:	18fb      	adds	r3, r7, r3
 800729e:	881b      	ldrh	r3, [r3, #0]
 80072a0:	b2da      	uxtb	r2, r3
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	629a      	str	r2, [r3, #40]	; 0x28
 80072a8:	e019      	b.n	80072de <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80072aa:	2308      	movs	r3, #8
 80072ac:	18fb      	adds	r3, r7, r3
 80072ae:	881b      	ldrh	r3, [r3, #0]
 80072b0:	0a1b      	lsrs	r3, r3, #8
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	b2da      	uxtb	r2, r3
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072be:	6a39      	ldr	r1, [r7, #32]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	0018      	movs	r0, r3
 80072c4:	f000 f890 	bl	80073e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80072c8:	1e03      	subs	r3, r0, #0
 80072ca:	d001      	beq.n	80072d0 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e014      	b.n	80072fa <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80072d0:	2308      	movs	r3, #8
 80072d2:	18fb      	adds	r3, r7, r3
 80072d4:	881b      	ldrh	r3, [r3, #0]
 80072d6:	b2da      	uxtb	r2, r3
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80072de:	6a3a      	ldr	r2, [r7, #32]
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	0013      	movs	r3, r2
 80072e8:	2200      	movs	r2, #0
 80072ea:	2140      	movs	r1, #64	; 0x40
 80072ec:	f000 f82e 	bl	800734c <I2C_WaitOnFlagUntilTimeout>
 80072f0:	1e03      	subs	r3, r0, #0
 80072f2:	d001      	beq.n	80072f8 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	e000      	b.n	80072fa <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80072f8:	2300      	movs	r3, #0
}
 80072fa:	0018      	movs	r0, r3
 80072fc:	46bd      	mov	sp, r7
 80072fe:	b004      	add	sp, #16
 8007300:	bdb0      	pop	{r4, r5, r7, pc}
 8007302:	46c0      	nop			; (mov r8, r8)
 8007304:	80002000 	.word	0x80002000

08007308 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	699b      	ldr	r3, [r3, #24]
 8007316:	2202      	movs	r2, #2
 8007318:	4013      	ands	r3, r2
 800731a:	2b02      	cmp	r3, #2
 800731c:	d103      	bne.n	8007326 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	2200      	movs	r2, #0
 8007324:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	699b      	ldr	r3, [r3, #24]
 800732c:	2201      	movs	r2, #1
 800732e:	4013      	ands	r3, r2
 8007330:	2b01      	cmp	r3, #1
 8007332:	d007      	beq.n	8007344 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	699a      	ldr	r2, [r3, #24]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2101      	movs	r1, #1
 8007340:	430a      	orrs	r2, r1
 8007342:	619a      	str	r2, [r3, #24]
  }
}
 8007344:	46c0      	nop			; (mov r8, r8)
 8007346:	46bd      	mov	sp, r7
 8007348:	b002      	add	sp, #8
 800734a:	bd80      	pop	{r7, pc}

0800734c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b084      	sub	sp, #16
 8007350:	af00      	add	r7, sp, #0
 8007352:	60f8      	str	r0, [r7, #12]
 8007354:	60b9      	str	r1, [r7, #8]
 8007356:	603b      	str	r3, [r7, #0]
 8007358:	1dfb      	adds	r3, r7, #7
 800735a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800735c:	e030      	b.n	80073c0 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	3301      	adds	r3, #1
 8007362:	d02d      	beq.n	80073c0 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007364:	f7fe fbd6 	bl	8005b14 <HAL_GetTick>
 8007368:	0002      	movs	r2, r0
 800736a:	69bb      	ldr	r3, [r7, #24]
 800736c:	1ad3      	subs	r3, r2, r3
 800736e:	683a      	ldr	r2, [r7, #0]
 8007370:	429a      	cmp	r2, r3
 8007372:	d302      	bcc.n	800737a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d122      	bne.n	80073c0 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	699b      	ldr	r3, [r3, #24]
 8007380:	68ba      	ldr	r2, [r7, #8]
 8007382:	4013      	ands	r3, r2
 8007384:	68ba      	ldr	r2, [r7, #8]
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	425a      	negs	r2, r3
 800738a:	4153      	adcs	r3, r2
 800738c:	b2db      	uxtb	r3, r3
 800738e:	001a      	movs	r2, r3
 8007390:	1dfb      	adds	r3, r7, #7
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	429a      	cmp	r2, r3
 8007396:	d113      	bne.n	80073c0 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800739c:	2220      	movs	r2, #32
 800739e:	431a      	orrs	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2241      	movs	r2, #65	; 0x41
 80073a8:	2120      	movs	r1, #32
 80073aa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2242      	movs	r2, #66	; 0x42
 80073b0:	2100      	movs	r1, #0
 80073b2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2240      	movs	r2, #64	; 0x40
 80073b8:	2100      	movs	r1, #0
 80073ba:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e00f      	b.n	80073e0 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	68ba      	ldr	r2, [r7, #8]
 80073c8:	4013      	ands	r3, r2
 80073ca:	68ba      	ldr	r2, [r7, #8]
 80073cc:	1ad3      	subs	r3, r2, r3
 80073ce:	425a      	negs	r2, r3
 80073d0:	4153      	adcs	r3, r2
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	001a      	movs	r2, r3
 80073d6:	1dfb      	adds	r3, r7, #7
 80073d8:	781b      	ldrb	r3, [r3, #0]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d0bf      	beq.n	800735e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	0018      	movs	r0, r3
 80073e2:	46bd      	mov	sp, r7
 80073e4:	b004      	add	sp, #16
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80073f4:	e032      	b.n	800745c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	68b9      	ldr	r1, [r7, #8]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	0018      	movs	r0, r3
 80073fe:	f000 f8ff 	bl	8007600 <I2C_IsErrorOccurred>
 8007402:	1e03      	subs	r3, r0, #0
 8007404:	d001      	beq.n	800740a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	e030      	b.n	800746c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	3301      	adds	r3, #1
 800740e:	d025      	beq.n	800745c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007410:	f7fe fb80 	bl	8005b14 <HAL_GetTick>
 8007414:	0002      	movs	r2, r0
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	429a      	cmp	r2, r3
 800741e:	d302      	bcc.n	8007426 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d11a      	bne.n	800745c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	699b      	ldr	r3, [r3, #24]
 800742c:	2202      	movs	r2, #2
 800742e:	4013      	ands	r3, r2
 8007430:	2b02      	cmp	r3, #2
 8007432:	d013      	beq.n	800745c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007438:	2220      	movs	r2, #32
 800743a:	431a      	orrs	r2, r3
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2241      	movs	r2, #65	; 0x41
 8007444:	2120      	movs	r1, #32
 8007446:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2242      	movs	r2, #66	; 0x42
 800744c:	2100      	movs	r1, #0
 800744e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2240      	movs	r2, #64	; 0x40
 8007454:	2100      	movs	r1, #0
 8007456:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	e007      	b.n	800746c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	699b      	ldr	r3, [r3, #24]
 8007462:	2202      	movs	r2, #2
 8007464:	4013      	ands	r3, r2
 8007466:	2b02      	cmp	r3, #2
 8007468:	d1c5      	bne.n	80073f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800746a:	2300      	movs	r3, #0
}
 800746c:	0018      	movs	r0, r3
 800746e:	46bd      	mov	sp, r7
 8007470:	b004      	add	sp, #16
 8007472:	bd80      	pop	{r7, pc}

08007474 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	60f8      	str	r0, [r7, #12]
 800747c:	60b9      	str	r1, [r7, #8]
 800747e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007480:	e02f      	b.n	80074e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007482:	687a      	ldr	r2, [r7, #4]
 8007484:	68b9      	ldr	r1, [r7, #8]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	0018      	movs	r0, r3
 800748a:	f000 f8b9 	bl	8007600 <I2C_IsErrorOccurred>
 800748e:	1e03      	subs	r3, r0, #0
 8007490:	d001      	beq.n	8007496 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e02d      	b.n	80074f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007496:	f7fe fb3d 	bl	8005b14 <HAL_GetTick>
 800749a:	0002      	movs	r2, r0
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	1ad3      	subs	r3, r2, r3
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d302      	bcc.n	80074ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d11a      	bne.n	80074e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	699b      	ldr	r3, [r3, #24]
 80074b2:	2220      	movs	r2, #32
 80074b4:	4013      	ands	r3, r2
 80074b6:	2b20      	cmp	r3, #32
 80074b8:	d013      	beq.n	80074e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074be:	2220      	movs	r2, #32
 80074c0:	431a      	orrs	r2, r3
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2241      	movs	r2, #65	; 0x41
 80074ca:	2120      	movs	r1, #32
 80074cc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2242      	movs	r2, #66	; 0x42
 80074d2:	2100      	movs	r1, #0
 80074d4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2240      	movs	r2, #64	; 0x40
 80074da:	2100      	movs	r1, #0
 80074dc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e007      	b.n	80074f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	699b      	ldr	r3, [r3, #24]
 80074e8:	2220      	movs	r2, #32
 80074ea:	4013      	ands	r3, r2
 80074ec:	2b20      	cmp	r3, #32
 80074ee:	d1c8      	bne.n	8007482 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	0018      	movs	r0, r3
 80074f4:	46bd      	mov	sp, r7
 80074f6:	b004      	add	sp, #16
 80074f8:	bd80      	pop	{r7, pc}
	...

080074fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	60f8      	str	r0, [r7, #12]
 8007504:	60b9      	str	r1, [r7, #8]
 8007506:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007508:	e06b      	b.n	80075e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800750a:	687a      	ldr	r2, [r7, #4]
 800750c:	68b9      	ldr	r1, [r7, #8]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	0018      	movs	r0, r3
 8007512:	f000 f875 	bl	8007600 <I2C_IsErrorOccurred>
 8007516:	1e03      	subs	r3, r0, #0
 8007518:	d001      	beq.n	800751e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e069      	b.n	80075f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	699b      	ldr	r3, [r3, #24]
 8007524:	2220      	movs	r2, #32
 8007526:	4013      	ands	r3, r2
 8007528:	2b20      	cmp	r3, #32
 800752a:	d138      	bne.n	800759e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	699b      	ldr	r3, [r3, #24]
 8007532:	2204      	movs	r2, #4
 8007534:	4013      	ands	r3, r2
 8007536:	2b04      	cmp	r3, #4
 8007538:	d105      	bne.n	8007546 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800753e:	2b00      	cmp	r3, #0
 8007540:	d001      	beq.n	8007546 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8007542:	2300      	movs	r3, #0
 8007544:	e055      	b.n	80075f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	2210      	movs	r2, #16
 800754e:	4013      	ands	r3, r2
 8007550:	2b10      	cmp	r3, #16
 8007552:	d107      	bne.n	8007564 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2210      	movs	r2, #16
 800755a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2204      	movs	r2, #4
 8007560:	645a      	str	r2, [r3, #68]	; 0x44
 8007562:	e002      	b.n	800756a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2200      	movs	r2, #0
 8007568:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	2220      	movs	r2, #32
 8007570:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	685a      	ldr	r2, [r3, #4]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	491f      	ldr	r1, [pc, #124]	; (80075fc <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 800757e:	400a      	ands	r2, r1
 8007580:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2241      	movs	r2, #65	; 0x41
 8007586:	2120      	movs	r1, #32
 8007588:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2242      	movs	r2, #66	; 0x42
 800758e:	2100      	movs	r1, #0
 8007590:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2240      	movs	r2, #64	; 0x40
 8007596:	2100      	movs	r1, #0
 8007598:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e029      	b.n	80075f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800759e:	f7fe fab9 	bl	8005b14 <HAL_GetTick>
 80075a2:	0002      	movs	r2, r0
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	1ad3      	subs	r3, r2, r3
 80075a8:	68ba      	ldr	r2, [r7, #8]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d302      	bcc.n	80075b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d116      	bne.n	80075e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	699b      	ldr	r3, [r3, #24]
 80075ba:	2204      	movs	r2, #4
 80075bc:	4013      	ands	r3, r2
 80075be:	2b04      	cmp	r3, #4
 80075c0:	d00f      	beq.n	80075e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075c6:	2220      	movs	r2, #32
 80075c8:	431a      	orrs	r2, r3
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2241      	movs	r2, #65	; 0x41
 80075d2:	2120      	movs	r1, #32
 80075d4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2240      	movs	r2, #64	; 0x40
 80075da:	2100      	movs	r1, #0
 80075dc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e007      	b.n	80075f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	699b      	ldr	r3, [r3, #24]
 80075e8:	2204      	movs	r2, #4
 80075ea:	4013      	ands	r3, r2
 80075ec:	2b04      	cmp	r3, #4
 80075ee:	d18c      	bne.n	800750a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	0018      	movs	r0, r3
 80075f4:	46bd      	mov	sp, r7
 80075f6:	b004      	add	sp, #16
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	46c0      	nop			; (mov r8, r8)
 80075fc:	fe00e800 	.word	0xfe00e800

08007600 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007600:	b590      	push	{r4, r7, lr}
 8007602:	b08b      	sub	sp, #44	; 0x2c
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800760c:	2327      	movs	r3, #39	; 0x27
 800760e:	18fb      	adds	r3, r7, r3
 8007610:	2200      	movs	r2, #0
 8007612:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	699b      	ldr	r3, [r3, #24]
 800761a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800761c:	2300      	movs	r3, #0
 800761e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	2210      	movs	r2, #16
 8007628:	4013      	ands	r3, r2
 800762a:	d100      	bne.n	800762e <I2C_IsErrorOccurred+0x2e>
 800762c:	e082      	b.n	8007734 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	2210      	movs	r2, #16
 8007634:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007636:	e060      	b.n	80076fa <I2C_IsErrorOccurred+0xfa>
 8007638:	2427      	movs	r4, #39	; 0x27
 800763a:	193b      	adds	r3, r7, r4
 800763c:	193a      	adds	r2, r7, r4
 800763e:	7812      	ldrb	r2, [r2, #0]
 8007640:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	3301      	adds	r3, #1
 8007646:	d058      	beq.n	80076fa <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007648:	f7fe fa64 	bl	8005b14 <HAL_GetTick>
 800764c:	0002      	movs	r2, r0
 800764e:	69fb      	ldr	r3, [r7, #28]
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	68ba      	ldr	r2, [r7, #8]
 8007654:	429a      	cmp	r2, r3
 8007656:	d306      	bcc.n	8007666 <I2C_IsErrorOccurred+0x66>
 8007658:	193b      	adds	r3, r7, r4
 800765a:	193a      	adds	r2, r7, r4
 800765c:	7812      	ldrb	r2, [r2, #0]
 800765e:	701a      	strb	r2, [r3, #0]
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d149      	bne.n	80076fa <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	2380      	movs	r3, #128	; 0x80
 800766e:	01db      	lsls	r3, r3, #7
 8007670:	4013      	ands	r3, r2
 8007672:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007674:	2013      	movs	r0, #19
 8007676:	183b      	adds	r3, r7, r0
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	2142      	movs	r1, #66	; 0x42
 800767c:	5c52      	ldrb	r2, [r2, r1]
 800767e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	699a      	ldr	r2, [r3, #24]
 8007686:	2380      	movs	r3, #128	; 0x80
 8007688:	021b      	lsls	r3, r3, #8
 800768a:	401a      	ands	r2, r3
 800768c:	2380      	movs	r3, #128	; 0x80
 800768e:	021b      	lsls	r3, r3, #8
 8007690:	429a      	cmp	r2, r3
 8007692:	d126      	bne.n	80076e2 <I2C_IsErrorOccurred+0xe2>
 8007694:	697a      	ldr	r2, [r7, #20]
 8007696:	2380      	movs	r3, #128	; 0x80
 8007698:	01db      	lsls	r3, r3, #7
 800769a:	429a      	cmp	r2, r3
 800769c:	d021      	beq.n	80076e2 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 800769e:	183b      	adds	r3, r7, r0
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	2b20      	cmp	r3, #32
 80076a4:	d01d      	beq.n	80076e2 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	685a      	ldr	r2, [r3, #4]
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2180      	movs	r1, #128	; 0x80
 80076b2:	01c9      	lsls	r1, r1, #7
 80076b4:	430a      	orrs	r2, r1
 80076b6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80076b8:	f7fe fa2c 	bl	8005b14 <HAL_GetTick>
 80076bc:	0003      	movs	r3, r0
 80076be:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80076c0:	e00f      	b.n	80076e2 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80076c2:	f7fe fa27 	bl	8005b14 <HAL_GetTick>
 80076c6:	0002      	movs	r2, r0
 80076c8:	69fb      	ldr	r3, [r7, #28]
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	2b19      	cmp	r3, #25
 80076ce:	d908      	bls.n	80076e2 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80076d0:	6a3b      	ldr	r3, [r7, #32]
 80076d2:	2220      	movs	r2, #32
 80076d4:	4313      	orrs	r3, r2
 80076d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80076d8:	2327      	movs	r3, #39	; 0x27
 80076da:	18fb      	adds	r3, r7, r3
 80076dc:	2201      	movs	r2, #1
 80076de:	701a      	strb	r2, [r3, #0]

              break;
 80076e0:	e00b      	b.n	80076fa <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	2220      	movs	r2, #32
 80076ea:	4013      	ands	r3, r2
 80076ec:	2127      	movs	r1, #39	; 0x27
 80076ee:	187a      	adds	r2, r7, r1
 80076f0:	1879      	adds	r1, r7, r1
 80076f2:	7809      	ldrb	r1, [r1, #0]
 80076f4:	7011      	strb	r1, [r2, #0]
 80076f6:	2b20      	cmp	r3, #32
 80076f8:	d1e3      	bne.n	80076c2 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	699b      	ldr	r3, [r3, #24]
 8007700:	2220      	movs	r2, #32
 8007702:	4013      	ands	r3, r2
 8007704:	2b20      	cmp	r3, #32
 8007706:	d004      	beq.n	8007712 <I2C_IsErrorOccurred+0x112>
 8007708:	2327      	movs	r3, #39	; 0x27
 800770a:	18fb      	adds	r3, r7, r3
 800770c:	781b      	ldrb	r3, [r3, #0]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d092      	beq.n	8007638 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007712:	2327      	movs	r3, #39	; 0x27
 8007714:	18fb      	adds	r3, r7, r3
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d103      	bne.n	8007724 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2220      	movs	r2, #32
 8007722:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007724:	6a3b      	ldr	r3, [r7, #32]
 8007726:	2204      	movs	r2, #4
 8007728:	4313      	orrs	r3, r2
 800772a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800772c:	2327      	movs	r3, #39	; 0x27
 800772e:	18fb      	adds	r3, r7, r3
 8007730:	2201      	movs	r2, #1
 8007732:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	699b      	ldr	r3, [r3, #24]
 800773a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800773c:	69ba      	ldr	r2, [r7, #24]
 800773e:	2380      	movs	r3, #128	; 0x80
 8007740:	005b      	lsls	r3, r3, #1
 8007742:	4013      	ands	r3, r2
 8007744:	d00c      	beq.n	8007760 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007746:	6a3b      	ldr	r3, [r7, #32]
 8007748:	2201      	movs	r2, #1
 800774a:	4313      	orrs	r3, r2
 800774c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	2280      	movs	r2, #128	; 0x80
 8007754:	0052      	lsls	r2, r2, #1
 8007756:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007758:	2327      	movs	r3, #39	; 0x27
 800775a:	18fb      	adds	r3, r7, r3
 800775c:	2201      	movs	r2, #1
 800775e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007760:	69ba      	ldr	r2, [r7, #24]
 8007762:	2380      	movs	r3, #128	; 0x80
 8007764:	00db      	lsls	r3, r3, #3
 8007766:	4013      	ands	r3, r2
 8007768:	d00c      	beq.n	8007784 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800776a:	6a3b      	ldr	r3, [r7, #32]
 800776c:	2208      	movs	r2, #8
 800776e:	4313      	orrs	r3, r2
 8007770:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2280      	movs	r2, #128	; 0x80
 8007778:	00d2      	lsls	r2, r2, #3
 800777a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800777c:	2327      	movs	r3, #39	; 0x27
 800777e:	18fb      	adds	r3, r7, r3
 8007780:	2201      	movs	r2, #1
 8007782:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007784:	69ba      	ldr	r2, [r7, #24]
 8007786:	2380      	movs	r3, #128	; 0x80
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	4013      	ands	r3, r2
 800778c:	d00c      	beq.n	80077a8 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800778e:	6a3b      	ldr	r3, [r7, #32]
 8007790:	2202      	movs	r2, #2
 8007792:	4313      	orrs	r3, r2
 8007794:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2280      	movs	r2, #128	; 0x80
 800779c:	0092      	lsls	r2, r2, #2
 800779e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80077a0:	2327      	movs	r3, #39	; 0x27
 80077a2:	18fb      	adds	r3, r7, r3
 80077a4:	2201      	movs	r2, #1
 80077a6:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80077a8:	2327      	movs	r3, #39	; 0x27
 80077aa:	18fb      	adds	r3, r7, r3
 80077ac:	781b      	ldrb	r3, [r3, #0]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d01d      	beq.n	80077ee <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	0018      	movs	r0, r3
 80077b6:	f7ff fda7 	bl	8007308 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	685a      	ldr	r2, [r3, #4]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	490d      	ldr	r1, [pc, #52]	; (80077fc <I2C_IsErrorOccurred+0x1fc>)
 80077c6:	400a      	ands	r2, r1
 80077c8:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077ce:	6a3b      	ldr	r3, [r7, #32]
 80077d0:	431a      	orrs	r2, r3
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2241      	movs	r2, #65	; 0x41
 80077da:	2120      	movs	r1, #32
 80077dc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2242      	movs	r2, #66	; 0x42
 80077e2:	2100      	movs	r1, #0
 80077e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2240      	movs	r2, #64	; 0x40
 80077ea:	2100      	movs	r1, #0
 80077ec:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80077ee:	2327      	movs	r3, #39	; 0x27
 80077f0:	18fb      	adds	r3, r7, r3
 80077f2:	781b      	ldrb	r3, [r3, #0]
}
 80077f4:	0018      	movs	r0, r3
 80077f6:	46bd      	mov	sp, r7
 80077f8:	b00b      	add	sp, #44	; 0x2c
 80077fa:	bd90      	pop	{r4, r7, pc}
 80077fc:	fe00e800 	.word	0xfe00e800

08007800 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007800:	b590      	push	{r4, r7, lr}
 8007802:	b087      	sub	sp, #28
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	0008      	movs	r0, r1
 800780a:	0011      	movs	r1, r2
 800780c:	607b      	str	r3, [r7, #4]
 800780e:	240a      	movs	r4, #10
 8007810:	193b      	adds	r3, r7, r4
 8007812:	1c02      	adds	r2, r0, #0
 8007814:	801a      	strh	r2, [r3, #0]
 8007816:	2009      	movs	r0, #9
 8007818:	183b      	adds	r3, r7, r0
 800781a:	1c0a      	adds	r2, r1, #0
 800781c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800781e:	193b      	adds	r3, r7, r4
 8007820:	881b      	ldrh	r3, [r3, #0]
 8007822:	059b      	lsls	r3, r3, #22
 8007824:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007826:	183b      	adds	r3, r7, r0
 8007828:	781b      	ldrb	r3, [r3, #0]
 800782a:	0419      	lsls	r1, r3, #16
 800782c:	23ff      	movs	r3, #255	; 0xff
 800782e:	041b      	lsls	r3, r3, #16
 8007830:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007832:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800783a:	4313      	orrs	r3, r2
 800783c:	005b      	lsls	r3, r3, #1
 800783e:	085b      	lsrs	r3, r3, #1
 8007840:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800784a:	0d51      	lsrs	r1, r2, #21
 800784c:	2280      	movs	r2, #128	; 0x80
 800784e:	00d2      	lsls	r2, r2, #3
 8007850:	400a      	ands	r2, r1
 8007852:	4907      	ldr	r1, [pc, #28]	; (8007870 <I2C_TransferConfig+0x70>)
 8007854:	430a      	orrs	r2, r1
 8007856:	43d2      	mvns	r2, r2
 8007858:	401a      	ands	r2, r3
 800785a:	0011      	movs	r1, r2
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	697a      	ldr	r2, [r7, #20]
 8007862:	430a      	orrs	r2, r1
 8007864:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007866:	46c0      	nop			; (mov r8, r8)
 8007868:	46bd      	mov	sp, r7
 800786a:	b007      	add	sp, #28
 800786c:	bd90      	pop	{r4, r7, pc}
 800786e:	46c0      	nop			; (mov r8, r8)
 8007870:	03ff63ff 	.word	0x03ff63ff

08007874 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b082      	sub	sp, #8
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2241      	movs	r2, #65	; 0x41
 8007882:	5c9b      	ldrb	r3, [r3, r2]
 8007884:	b2db      	uxtb	r3, r3
 8007886:	2b20      	cmp	r3, #32
 8007888:	d138      	bne.n	80078fc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2240      	movs	r2, #64	; 0x40
 800788e:	5c9b      	ldrb	r3, [r3, r2]
 8007890:	2b01      	cmp	r3, #1
 8007892:	d101      	bne.n	8007898 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007894:	2302      	movs	r3, #2
 8007896:	e032      	b.n	80078fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2240      	movs	r2, #64	; 0x40
 800789c:	2101      	movs	r1, #1
 800789e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2241      	movs	r2, #65	; 0x41
 80078a4:	2124      	movs	r1, #36	; 0x24
 80078a6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	681a      	ldr	r2, [r3, #0]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2101      	movs	r1, #1
 80078b4:	438a      	bics	r2, r1
 80078b6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	681a      	ldr	r2, [r3, #0]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4911      	ldr	r1, [pc, #68]	; (8007908 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80078c4:	400a      	ands	r2, r1
 80078c6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	6819      	ldr	r1, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	683a      	ldr	r2, [r7, #0]
 80078d4:	430a      	orrs	r2, r1
 80078d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2101      	movs	r1, #1
 80078e4:	430a      	orrs	r2, r1
 80078e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2241      	movs	r2, #65	; 0x41
 80078ec:	2120      	movs	r1, #32
 80078ee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2240      	movs	r2, #64	; 0x40
 80078f4:	2100      	movs	r1, #0
 80078f6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80078f8:	2300      	movs	r3, #0
 80078fa:	e000      	b.n	80078fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80078fc:	2302      	movs	r3, #2
  }
}
 80078fe:	0018      	movs	r0, r3
 8007900:	46bd      	mov	sp, r7
 8007902:	b002      	add	sp, #8
 8007904:	bd80      	pop	{r7, pc}
 8007906:	46c0      	nop			; (mov r8, r8)
 8007908:	ffffefff 	.word	0xffffefff

0800790c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2241      	movs	r2, #65	; 0x41
 800791a:	5c9b      	ldrb	r3, [r3, r2]
 800791c:	b2db      	uxtb	r3, r3
 800791e:	2b20      	cmp	r3, #32
 8007920:	d139      	bne.n	8007996 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2240      	movs	r2, #64	; 0x40
 8007926:	5c9b      	ldrb	r3, [r3, r2]
 8007928:	2b01      	cmp	r3, #1
 800792a:	d101      	bne.n	8007930 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800792c:	2302      	movs	r3, #2
 800792e:	e033      	b.n	8007998 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2240      	movs	r2, #64	; 0x40
 8007934:	2101      	movs	r1, #1
 8007936:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2241      	movs	r2, #65	; 0x41
 800793c:	2124      	movs	r1, #36	; 0x24
 800793e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	2101      	movs	r1, #1
 800794c:	438a      	bics	r2, r1
 800794e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	4a11      	ldr	r2, [pc, #68]	; (80079a0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800795c:	4013      	ands	r3, r2
 800795e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	021b      	lsls	r3, r3, #8
 8007964:	68fa      	ldr	r2, [r7, #12]
 8007966:	4313      	orrs	r3, r2
 8007968:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	68fa      	ldr	r2, [r7, #12]
 8007970:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	2101      	movs	r1, #1
 800797e:	430a      	orrs	r2, r1
 8007980:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2241      	movs	r2, #65	; 0x41
 8007986:	2120      	movs	r1, #32
 8007988:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2240      	movs	r2, #64	; 0x40
 800798e:	2100      	movs	r1, #0
 8007990:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007992:	2300      	movs	r3, #0
 8007994:	e000      	b.n	8007998 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007996:	2302      	movs	r3, #2
  }
}
 8007998:	0018      	movs	r0, r3
 800799a:	46bd      	mov	sp, r7
 800799c:	b004      	add	sp, #16
 800799e:	bd80      	pop	{r7, pc}
 80079a0:	fffff0ff 	.word	0xfffff0ff

080079a4 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b086      	sub	sp, #24
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
 80079ac:	000a      	movs	r2, r1
 80079ae:	1cfb      	adds	r3, r7, #3
 80079b0:	701a      	strb	r2, [r3, #0]
   uint32_t tmpreg = 0U;
 80079b2:	2300      	movs	r3, #0
 80079b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 80079b6:	4b23      	ldr	r3, [pc, #140]	; (8007a44 <HAL_PWR_EnterSLEEPMode+0xa0>)
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	2380      	movs	r3, #128	; 0x80
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	4013      	ands	r3, r2
 80079c0:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 80079c2:	4b21      	ldr	r3, [pc, #132]	; (8007a48 <HAL_PWR_EnterSLEEPMode+0xa4>)
 80079c4:	6a1b      	ldr	r3, [r3, #32]
 80079c6:	2201      	movs	r2, #1
 80079c8:	4013      	ands	r3, r2
 80079ca:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d008      	beq.n	80079e4 <HAL_PWR_EnterSLEEPMode+0x40>
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d005      	beq.n	80079e4 <HAL_PWR_EnterSLEEPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 80079d8:	4b1a      	ldr	r3, [pc, #104]	; (8007a44 <HAL_PWR_EnterSLEEPMode+0xa0>)
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	4b19      	ldr	r3, [pc, #100]	; (8007a44 <HAL_PWR_EnterSLEEPMode+0xa0>)
 80079de:	491b      	ldr	r1, [pc, #108]	; (8007a4c <HAL_PWR_EnterSLEEPMode+0xa8>)
 80079e0:	400a      	ands	r2, r1
 80079e2:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Sleep mode ---------------------------------*/
  tmpreg = PWR->CR;
 80079e4:	4b17      	ldr	r3, [pc, #92]	; (8007a44 <HAL_PWR_EnterSLEEPMode+0xa0>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	617b      	str	r3, [r7, #20]

  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	2203      	movs	r2, #3
 80079ee:	4393      	bics	r3, r2
 80079f0:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 80079f2:	697a      	ldr	r2, [r7, #20]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 80079fa:	4b12      	ldr	r3, [pc, #72]	; (8007a44 <HAL_PWR_EnterSLEEPMode+0xa0>)
 80079fc:	697a      	ldr	r2, [r7, #20]
 80079fe:	601a      	str	r2, [r3, #0]
  
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8007a00:	4b13      	ldr	r3, [pc, #76]	; (8007a50 <HAL_PWR_EnterSLEEPMode+0xac>)
 8007a02:	691a      	ldr	r2, [r3, #16]
 8007a04:	4b12      	ldr	r3, [pc, #72]	; (8007a50 <HAL_PWR_EnterSLEEPMode+0xac>)
 8007a06:	2104      	movs	r1, #4
 8007a08:	438a      	bics	r2, r1
 8007a0a:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8007a0c:	1cfb      	adds	r3, r7, #3
 8007a0e:	781b      	ldrb	r3, [r3, #0]
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d101      	bne.n	8007a18 <HAL_PWR_EnterSLEEPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8007a14:	bf30      	wfi
 8007a16:	e002      	b.n	8007a1e <HAL_PWR_EnterSLEEPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8007a18:	bf40      	sev
    __WFE();
 8007a1a:	bf20      	wfe
    __WFE();
 8007a1c:	bf20      	wfe
  }

  if((ulpbit != 0) && (vrefinbit != 0))
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d009      	beq.n	8007a38 <HAL_PWR_EnterSLEEPMode+0x94>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d006      	beq.n	8007a38 <HAL_PWR_EnterSLEEPMode+0x94>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8007a2a:	4b06      	ldr	r3, [pc, #24]	; (8007a44 <HAL_PWR_EnterSLEEPMode+0xa0>)
 8007a2c:	681a      	ldr	r2, [r3, #0]
 8007a2e:	4b05      	ldr	r3, [pc, #20]	; (8007a44 <HAL_PWR_EnterSLEEPMode+0xa0>)
 8007a30:	2180      	movs	r1, #128	; 0x80
 8007a32:	0089      	lsls	r1, r1, #2
 8007a34:	430a      	orrs	r2, r1
 8007a36:	601a      	str	r2, [r3, #0]
  }

  /* Additional NOP to ensure all pending instructions are flushed before entering low power mode */
  __NOP();
 8007a38:	46c0      	nop			; (mov r8, r8)

}
 8007a3a:	46c0      	nop			; (mov r8, r8)
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	b006      	add	sp, #24
 8007a40:	bd80      	pop	{r7, pc}
 8007a42:	46c0      	nop			; (mov r8, r8)
 8007a44:	40007000 	.word	0x40007000
 8007a48:	40010000 	.word	0x40010000
 8007a4c:	fffffdff 	.word	0xfffffdff
 8007a50:	e000ed00 	.word	0xe000ed00

08007a54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007a54:	b5b0      	push	{r4, r5, r7, lr}
 8007a56:	b08a      	sub	sp, #40	; 0x28
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d102      	bne.n	8007a68 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	f000 fb6c 	bl	8008140 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a68:	4bc8      	ldr	r3, [pc, #800]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	220c      	movs	r2, #12
 8007a6e:	4013      	ands	r3, r2
 8007a70:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007a72:	4bc6      	ldr	r3, [pc, #792]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007a74:	68da      	ldr	r2, [r3, #12]
 8007a76:	2380      	movs	r3, #128	; 0x80
 8007a78:	025b      	lsls	r3, r3, #9
 8007a7a:	4013      	ands	r3, r2
 8007a7c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	2201      	movs	r2, #1
 8007a84:	4013      	ands	r3, r2
 8007a86:	d100      	bne.n	8007a8a <HAL_RCC_OscConfig+0x36>
 8007a88:	e07d      	b.n	8007b86 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	2b08      	cmp	r3, #8
 8007a8e:	d007      	beq.n	8007aa0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	2b0c      	cmp	r3, #12
 8007a94:	d112      	bne.n	8007abc <HAL_RCC_OscConfig+0x68>
 8007a96:	69ba      	ldr	r2, [r7, #24]
 8007a98:	2380      	movs	r3, #128	; 0x80
 8007a9a:	025b      	lsls	r3, r3, #9
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d10d      	bne.n	8007abc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007aa0:	4bba      	ldr	r3, [pc, #744]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	2380      	movs	r3, #128	; 0x80
 8007aa6:	029b      	lsls	r3, r3, #10
 8007aa8:	4013      	ands	r3, r2
 8007aaa:	d100      	bne.n	8007aae <HAL_RCC_OscConfig+0x5a>
 8007aac:	e06a      	b.n	8007b84 <HAL_RCC_OscConfig+0x130>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d166      	bne.n	8007b84 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	f000 fb42 	bl	8008140 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	685a      	ldr	r2, [r3, #4]
 8007ac0:	2380      	movs	r3, #128	; 0x80
 8007ac2:	025b      	lsls	r3, r3, #9
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d107      	bne.n	8007ad8 <HAL_RCC_OscConfig+0x84>
 8007ac8:	4bb0      	ldr	r3, [pc, #704]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	4baf      	ldr	r3, [pc, #700]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007ace:	2180      	movs	r1, #128	; 0x80
 8007ad0:	0249      	lsls	r1, r1, #9
 8007ad2:	430a      	orrs	r2, r1
 8007ad4:	601a      	str	r2, [r3, #0]
 8007ad6:	e027      	b.n	8007b28 <HAL_RCC_OscConfig+0xd4>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	685a      	ldr	r2, [r3, #4]
 8007adc:	23a0      	movs	r3, #160	; 0xa0
 8007ade:	02db      	lsls	r3, r3, #11
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d10e      	bne.n	8007b02 <HAL_RCC_OscConfig+0xae>
 8007ae4:	4ba9      	ldr	r3, [pc, #676]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	4ba8      	ldr	r3, [pc, #672]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007aea:	2180      	movs	r1, #128	; 0x80
 8007aec:	02c9      	lsls	r1, r1, #11
 8007aee:	430a      	orrs	r2, r1
 8007af0:	601a      	str	r2, [r3, #0]
 8007af2:	4ba6      	ldr	r3, [pc, #664]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	4ba5      	ldr	r3, [pc, #660]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007af8:	2180      	movs	r1, #128	; 0x80
 8007afa:	0249      	lsls	r1, r1, #9
 8007afc:	430a      	orrs	r2, r1
 8007afe:	601a      	str	r2, [r3, #0]
 8007b00:	e012      	b.n	8007b28 <HAL_RCC_OscConfig+0xd4>
 8007b02:	4ba2      	ldr	r3, [pc, #648]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	4ba1      	ldr	r3, [pc, #644]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007b08:	49a1      	ldr	r1, [pc, #644]	; (8007d90 <HAL_RCC_OscConfig+0x33c>)
 8007b0a:	400a      	ands	r2, r1
 8007b0c:	601a      	str	r2, [r3, #0]
 8007b0e:	4b9f      	ldr	r3, [pc, #636]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	2380      	movs	r3, #128	; 0x80
 8007b14:	025b      	lsls	r3, r3, #9
 8007b16:	4013      	ands	r3, r2
 8007b18:	60fb      	str	r3, [r7, #12]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	4b9b      	ldr	r3, [pc, #620]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	4b9a      	ldr	r3, [pc, #616]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007b22:	499c      	ldr	r1, [pc, #624]	; (8007d94 <HAL_RCC_OscConfig+0x340>)
 8007b24:	400a      	ands	r2, r1
 8007b26:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d014      	beq.n	8007b5a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b30:	f7fd fff0 	bl	8005b14 <HAL_GetTick>
 8007b34:	0003      	movs	r3, r0
 8007b36:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007b38:	e008      	b.n	8007b4c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007b3a:	f7fd ffeb 	bl	8005b14 <HAL_GetTick>
 8007b3e:	0002      	movs	r2, r0
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	2b64      	cmp	r3, #100	; 0x64
 8007b46:	d901      	bls.n	8007b4c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e2f9      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007b4c:	4b8f      	ldr	r3, [pc, #572]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	2380      	movs	r3, #128	; 0x80
 8007b52:	029b      	lsls	r3, r3, #10
 8007b54:	4013      	ands	r3, r2
 8007b56:	d0f0      	beq.n	8007b3a <HAL_RCC_OscConfig+0xe6>
 8007b58:	e015      	b.n	8007b86 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b5a:	f7fd ffdb 	bl	8005b14 <HAL_GetTick>
 8007b5e:	0003      	movs	r3, r0
 8007b60:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007b62:	e008      	b.n	8007b76 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007b64:	f7fd ffd6 	bl	8005b14 <HAL_GetTick>
 8007b68:	0002      	movs	r2, r0
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	1ad3      	subs	r3, r2, r3
 8007b6e:	2b64      	cmp	r3, #100	; 0x64
 8007b70:	d901      	bls.n	8007b76 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e2e4      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007b76:	4b85      	ldr	r3, [pc, #532]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	2380      	movs	r3, #128	; 0x80
 8007b7c:	029b      	lsls	r3, r3, #10
 8007b7e:	4013      	ands	r3, r2
 8007b80:	d1f0      	bne.n	8007b64 <HAL_RCC_OscConfig+0x110>
 8007b82:	e000      	b.n	8007b86 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b84:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	4013      	ands	r3, r2
 8007b8e:	d100      	bne.n	8007b92 <HAL_RCC_OscConfig+0x13e>
 8007b90:	e099      	b.n	8007cc6 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8007b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	4013      	ands	r3, r2
 8007b9e:	d009      	beq.n	8007bb4 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8007ba0:	4b7a      	ldr	r3, [pc, #488]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007ba2:	681a      	ldr	r2, [r3, #0]
 8007ba4:	4b79      	ldr	r3, [pc, #484]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007ba6:	2120      	movs	r1, #32
 8007ba8:	430a      	orrs	r2, r1
 8007baa:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8007bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bae:	2220      	movs	r2, #32
 8007bb0:	4393      	bics	r3, r2
 8007bb2:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007bb4:	69fb      	ldr	r3, [r7, #28]
 8007bb6:	2b04      	cmp	r3, #4
 8007bb8:	d005      	beq.n	8007bc6 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007bba:	69fb      	ldr	r3, [r7, #28]
 8007bbc:	2b0c      	cmp	r3, #12
 8007bbe:	d13e      	bne.n	8007c3e <HAL_RCC_OscConfig+0x1ea>
 8007bc0:	69bb      	ldr	r3, [r7, #24]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d13b      	bne.n	8007c3e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8007bc6:	4b71      	ldr	r3, [pc, #452]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2204      	movs	r2, #4
 8007bcc:	4013      	ands	r3, r2
 8007bce:	d004      	beq.n	8007bda <HAL_RCC_OscConfig+0x186>
 8007bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d101      	bne.n	8007bda <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e2b2      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007bda:	4b6c      	ldr	r3, [pc, #432]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	4a6e      	ldr	r2, [pc, #440]	; (8007d98 <HAL_RCC_OscConfig+0x344>)
 8007be0:	4013      	ands	r3, r2
 8007be2:	0019      	movs	r1, r3
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	691b      	ldr	r3, [r3, #16]
 8007be8:	021a      	lsls	r2, r3, #8
 8007bea:	4b68      	ldr	r3, [pc, #416]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007bec:	430a      	orrs	r2, r1
 8007bee:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8007bf0:	4b66      	ldr	r3, [pc, #408]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	2209      	movs	r2, #9
 8007bf6:	4393      	bics	r3, r2
 8007bf8:	0019      	movs	r1, r3
 8007bfa:	4b64      	ldr	r3, [pc, #400]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bfe:	430a      	orrs	r2, r1
 8007c00:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007c02:	f000 fbeb 	bl	80083dc <HAL_RCC_GetSysClockFreq>
 8007c06:	0001      	movs	r1, r0
 8007c08:	4b60      	ldr	r3, [pc, #384]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	091b      	lsrs	r3, r3, #4
 8007c0e:	220f      	movs	r2, #15
 8007c10:	4013      	ands	r3, r2
 8007c12:	4a62      	ldr	r2, [pc, #392]	; (8007d9c <HAL_RCC_OscConfig+0x348>)
 8007c14:	5cd3      	ldrb	r3, [r2, r3]
 8007c16:	000a      	movs	r2, r1
 8007c18:	40da      	lsrs	r2, r3
 8007c1a:	4b61      	ldr	r3, [pc, #388]	; (8007da0 <HAL_RCC_OscConfig+0x34c>)
 8007c1c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8007c1e:	4b61      	ldr	r3, [pc, #388]	; (8007da4 <HAL_RCC_OscConfig+0x350>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2513      	movs	r5, #19
 8007c24:	197c      	adds	r4, r7, r5
 8007c26:	0018      	movs	r0, r3
 8007c28:	f7fd ff2e 	bl	8005a88 <HAL_InitTick>
 8007c2c:	0003      	movs	r3, r0
 8007c2e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8007c30:	197b      	adds	r3, r7, r5
 8007c32:	781b      	ldrb	r3, [r3, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d046      	beq.n	8007cc6 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8007c38:	197b      	adds	r3, r7, r5
 8007c3a:	781b      	ldrb	r3, [r3, #0]
 8007c3c:	e280      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8007c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d027      	beq.n	8007c94 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8007c44:	4b51      	ldr	r3, [pc, #324]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2209      	movs	r2, #9
 8007c4a:	4393      	bics	r3, r2
 8007c4c:	0019      	movs	r1, r3
 8007c4e:	4b4f      	ldr	r3, [pc, #316]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007c50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c52:	430a      	orrs	r2, r1
 8007c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c56:	f7fd ff5d 	bl	8005b14 <HAL_GetTick>
 8007c5a:	0003      	movs	r3, r0
 8007c5c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007c5e:	e008      	b.n	8007c72 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c60:	f7fd ff58 	bl	8005b14 <HAL_GetTick>
 8007c64:	0002      	movs	r2, r0
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	1ad3      	subs	r3, r2, r3
 8007c6a:	2b02      	cmp	r3, #2
 8007c6c:	d901      	bls.n	8007c72 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8007c6e:	2303      	movs	r3, #3
 8007c70:	e266      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007c72:	4b46      	ldr	r3, [pc, #280]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	2204      	movs	r2, #4
 8007c78:	4013      	ands	r3, r2
 8007c7a:	d0f1      	beq.n	8007c60 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c7c:	4b43      	ldr	r3, [pc, #268]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	4a45      	ldr	r2, [pc, #276]	; (8007d98 <HAL_RCC_OscConfig+0x344>)
 8007c82:	4013      	ands	r3, r2
 8007c84:	0019      	movs	r1, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	691b      	ldr	r3, [r3, #16]
 8007c8a:	021a      	lsls	r2, r3, #8
 8007c8c:	4b3f      	ldr	r3, [pc, #252]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007c8e:	430a      	orrs	r2, r1
 8007c90:	605a      	str	r2, [r3, #4]
 8007c92:	e018      	b.n	8007cc6 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c94:	4b3d      	ldr	r3, [pc, #244]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007c96:	681a      	ldr	r2, [r3, #0]
 8007c98:	4b3c      	ldr	r3, [pc, #240]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007c9a:	2101      	movs	r1, #1
 8007c9c:	438a      	bics	r2, r1
 8007c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ca0:	f7fd ff38 	bl	8005b14 <HAL_GetTick>
 8007ca4:	0003      	movs	r3, r0
 8007ca6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007ca8:	e008      	b.n	8007cbc <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007caa:	f7fd ff33 	bl	8005b14 <HAL_GetTick>
 8007cae:	0002      	movs	r2, r0
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	1ad3      	subs	r3, r2, r3
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	d901      	bls.n	8007cbc <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8007cb8:	2303      	movs	r3, #3
 8007cba:	e241      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007cbc:	4b33      	ldr	r3, [pc, #204]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	2204      	movs	r2, #4
 8007cc2:	4013      	ands	r3, r2
 8007cc4:	d1f1      	bne.n	8007caa <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2210      	movs	r2, #16
 8007ccc:	4013      	ands	r3, r2
 8007cce:	d100      	bne.n	8007cd2 <HAL_RCC_OscConfig+0x27e>
 8007cd0:	e0a1      	b.n	8007e16 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007cd2:	69fb      	ldr	r3, [r7, #28]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d140      	bne.n	8007d5a <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007cd8:	4b2c      	ldr	r3, [pc, #176]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	2380      	movs	r3, #128	; 0x80
 8007cde:	009b      	lsls	r3, r3, #2
 8007ce0:	4013      	ands	r3, r2
 8007ce2:	d005      	beq.n	8007cf0 <HAL_RCC_OscConfig+0x29c>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	699b      	ldr	r3, [r3, #24]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d101      	bne.n	8007cf0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8007cec:	2301      	movs	r3, #1
 8007cee:	e227      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007cf0:	4b26      	ldr	r3, [pc, #152]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	4a2c      	ldr	r2, [pc, #176]	; (8007da8 <HAL_RCC_OscConfig+0x354>)
 8007cf6:	4013      	ands	r3, r2
 8007cf8:	0019      	movs	r1, r3
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6a1a      	ldr	r2, [r3, #32]
 8007cfe:	4b23      	ldr	r3, [pc, #140]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007d00:	430a      	orrs	r2, r1
 8007d02:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007d04:	4b21      	ldr	r3, [pc, #132]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	021b      	lsls	r3, r3, #8
 8007d0a:	0a19      	lsrs	r1, r3, #8
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	69db      	ldr	r3, [r3, #28]
 8007d10:	061a      	lsls	r2, r3, #24
 8007d12:	4b1e      	ldr	r3, [pc, #120]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007d14:	430a      	orrs	r2, r1
 8007d16:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6a1b      	ldr	r3, [r3, #32]
 8007d1c:	0b5b      	lsrs	r3, r3, #13
 8007d1e:	3301      	adds	r3, #1
 8007d20:	2280      	movs	r2, #128	; 0x80
 8007d22:	0212      	lsls	r2, r2, #8
 8007d24:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8007d26:	4b19      	ldr	r3, [pc, #100]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007d28:	68db      	ldr	r3, [r3, #12]
 8007d2a:	091b      	lsrs	r3, r3, #4
 8007d2c:	210f      	movs	r1, #15
 8007d2e:	400b      	ands	r3, r1
 8007d30:	491a      	ldr	r1, [pc, #104]	; (8007d9c <HAL_RCC_OscConfig+0x348>)
 8007d32:	5ccb      	ldrb	r3, [r1, r3]
 8007d34:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007d36:	4b1a      	ldr	r3, [pc, #104]	; (8007da0 <HAL_RCC_OscConfig+0x34c>)
 8007d38:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8007d3a:	4b1a      	ldr	r3, [pc, #104]	; (8007da4 <HAL_RCC_OscConfig+0x350>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2513      	movs	r5, #19
 8007d40:	197c      	adds	r4, r7, r5
 8007d42:	0018      	movs	r0, r3
 8007d44:	f7fd fea0 	bl	8005a88 <HAL_InitTick>
 8007d48:	0003      	movs	r3, r0
 8007d4a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8007d4c:	197b      	adds	r3, r7, r5
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d060      	beq.n	8007e16 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8007d54:	197b      	adds	r3, r7, r5
 8007d56:	781b      	ldrb	r3, [r3, #0]
 8007d58:	e1f2      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	699b      	ldr	r3, [r3, #24]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d03f      	beq.n	8007de2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007d62:	4b0a      	ldr	r3, [pc, #40]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	4b09      	ldr	r3, [pc, #36]	; (8007d8c <HAL_RCC_OscConfig+0x338>)
 8007d68:	2180      	movs	r1, #128	; 0x80
 8007d6a:	0049      	lsls	r1, r1, #1
 8007d6c:	430a      	orrs	r2, r1
 8007d6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d70:	f7fd fed0 	bl	8005b14 <HAL_GetTick>
 8007d74:	0003      	movs	r3, r0
 8007d76:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007d78:	e018      	b.n	8007dac <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007d7a:	f7fd fecb 	bl	8005b14 <HAL_GetTick>
 8007d7e:	0002      	movs	r2, r0
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	1ad3      	subs	r3, r2, r3
 8007d84:	2b02      	cmp	r3, #2
 8007d86:	d911      	bls.n	8007dac <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8007d88:	2303      	movs	r3, #3
 8007d8a:	e1d9      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
 8007d8c:	40021000 	.word	0x40021000
 8007d90:	fffeffff 	.word	0xfffeffff
 8007d94:	fffbffff 	.word	0xfffbffff
 8007d98:	ffffe0ff 	.word	0xffffe0ff
 8007d9c:	0800fb38 	.word	0x0800fb38
 8007da0:	200000d0 	.word	0x200000d0
 8007da4:	200000d4 	.word	0x200000d4
 8007da8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007dac:	4bc9      	ldr	r3, [pc, #804]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007dae:	681a      	ldr	r2, [r3, #0]
 8007db0:	2380      	movs	r3, #128	; 0x80
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	4013      	ands	r3, r2
 8007db6:	d0e0      	beq.n	8007d7a <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007db8:	4bc6      	ldr	r3, [pc, #792]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	4ac6      	ldr	r2, [pc, #792]	; (80080d8 <HAL_RCC_OscConfig+0x684>)
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	0019      	movs	r1, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a1a      	ldr	r2, [r3, #32]
 8007dc6:	4bc3      	ldr	r3, [pc, #780]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007dc8:	430a      	orrs	r2, r1
 8007dca:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007dcc:	4bc1      	ldr	r3, [pc, #772]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	021b      	lsls	r3, r3, #8
 8007dd2:	0a19      	lsrs	r1, r3, #8
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	69db      	ldr	r3, [r3, #28]
 8007dd8:	061a      	lsls	r2, r3, #24
 8007dda:	4bbe      	ldr	r3, [pc, #760]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007ddc:	430a      	orrs	r2, r1
 8007dde:	605a      	str	r2, [r3, #4]
 8007de0:	e019      	b.n	8007e16 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007de2:	4bbc      	ldr	r3, [pc, #752]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	4bbb      	ldr	r3, [pc, #748]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007de8:	49bc      	ldr	r1, [pc, #752]	; (80080dc <HAL_RCC_OscConfig+0x688>)
 8007dea:	400a      	ands	r2, r1
 8007dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dee:	f7fd fe91 	bl	8005b14 <HAL_GetTick>
 8007df2:	0003      	movs	r3, r0
 8007df4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007df6:	e008      	b.n	8007e0a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007df8:	f7fd fe8c 	bl	8005b14 <HAL_GetTick>
 8007dfc:	0002      	movs	r2, r0
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	1ad3      	subs	r3, r2, r3
 8007e02:	2b02      	cmp	r3, #2
 8007e04:	d901      	bls.n	8007e0a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8007e06:	2303      	movs	r3, #3
 8007e08:	e19a      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007e0a:	4bb2      	ldr	r3, [pc, #712]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007e0c:	681a      	ldr	r2, [r3, #0]
 8007e0e:	2380      	movs	r3, #128	; 0x80
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4013      	ands	r3, r2
 8007e14:	d1f0      	bne.n	8007df8 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	2208      	movs	r2, #8
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	d036      	beq.n	8007e8e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	695b      	ldr	r3, [r3, #20]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d019      	beq.n	8007e5c <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007e28:	4baa      	ldr	r3, [pc, #680]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007e2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e2c:	4ba9      	ldr	r3, [pc, #676]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007e2e:	2101      	movs	r1, #1
 8007e30:	430a      	orrs	r2, r1
 8007e32:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e34:	f7fd fe6e 	bl	8005b14 <HAL_GetTick>
 8007e38:	0003      	movs	r3, r0
 8007e3a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007e3c:	e008      	b.n	8007e50 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e3e:	f7fd fe69 	bl	8005b14 <HAL_GetTick>
 8007e42:	0002      	movs	r2, r0
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	1ad3      	subs	r3, r2, r3
 8007e48:	2b02      	cmp	r3, #2
 8007e4a:	d901      	bls.n	8007e50 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8007e4c:	2303      	movs	r3, #3
 8007e4e:	e177      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007e50:	4ba0      	ldr	r3, [pc, #640]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007e52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e54:	2202      	movs	r2, #2
 8007e56:	4013      	ands	r3, r2
 8007e58:	d0f1      	beq.n	8007e3e <HAL_RCC_OscConfig+0x3ea>
 8007e5a:	e018      	b.n	8007e8e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e5c:	4b9d      	ldr	r3, [pc, #628]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007e5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e60:	4b9c      	ldr	r3, [pc, #624]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007e62:	2101      	movs	r1, #1
 8007e64:	438a      	bics	r2, r1
 8007e66:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e68:	f7fd fe54 	bl	8005b14 <HAL_GetTick>
 8007e6c:	0003      	movs	r3, r0
 8007e6e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007e70:	e008      	b.n	8007e84 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e72:	f7fd fe4f 	bl	8005b14 <HAL_GetTick>
 8007e76:	0002      	movs	r2, r0
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	1ad3      	subs	r3, r2, r3
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d901      	bls.n	8007e84 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8007e80:	2303      	movs	r3, #3
 8007e82:	e15d      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007e84:	4b93      	ldr	r3, [pc, #588]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007e86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e88:	2202      	movs	r2, #2
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	d1f1      	bne.n	8007e72 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	2204      	movs	r2, #4
 8007e94:	4013      	ands	r3, r2
 8007e96:	d100      	bne.n	8007e9a <HAL_RCC_OscConfig+0x446>
 8007e98:	e0ae      	b.n	8007ff8 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e9a:	2023      	movs	r0, #35	; 0x23
 8007e9c:	183b      	adds	r3, r7, r0
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ea2:	4b8c      	ldr	r3, [pc, #560]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007ea4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ea6:	2380      	movs	r3, #128	; 0x80
 8007ea8:	055b      	lsls	r3, r3, #21
 8007eaa:	4013      	ands	r3, r2
 8007eac:	d109      	bne.n	8007ec2 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007eae:	4b89      	ldr	r3, [pc, #548]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007eb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007eb2:	4b88      	ldr	r3, [pc, #544]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007eb4:	2180      	movs	r1, #128	; 0x80
 8007eb6:	0549      	lsls	r1, r1, #21
 8007eb8:	430a      	orrs	r2, r1
 8007eba:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8007ebc:	183b      	adds	r3, r7, r0
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ec2:	4b87      	ldr	r3, [pc, #540]	; (80080e0 <HAL_RCC_OscConfig+0x68c>)
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	2380      	movs	r3, #128	; 0x80
 8007ec8:	005b      	lsls	r3, r3, #1
 8007eca:	4013      	ands	r3, r2
 8007ecc:	d11a      	bne.n	8007f04 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007ece:	4b84      	ldr	r3, [pc, #528]	; (80080e0 <HAL_RCC_OscConfig+0x68c>)
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	4b83      	ldr	r3, [pc, #524]	; (80080e0 <HAL_RCC_OscConfig+0x68c>)
 8007ed4:	2180      	movs	r1, #128	; 0x80
 8007ed6:	0049      	lsls	r1, r1, #1
 8007ed8:	430a      	orrs	r2, r1
 8007eda:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007edc:	f7fd fe1a 	bl	8005b14 <HAL_GetTick>
 8007ee0:	0003      	movs	r3, r0
 8007ee2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ee4:	e008      	b.n	8007ef8 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ee6:	f7fd fe15 	bl	8005b14 <HAL_GetTick>
 8007eea:	0002      	movs	r2, r0
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	1ad3      	subs	r3, r2, r3
 8007ef0:	2b64      	cmp	r3, #100	; 0x64
 8007ef2:	d901      	bls.n	8007ef8 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8007ef4:	2303      	movs	r3, #3
 8007ef6:	e123      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ef8:	4b79      	ldr	r3, [pc, #484]	; (80080e0 <HAL_RCC_OscConfig+0x68c>)
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	2380      	movs	r3, #128	; 0x80
 8007efe:	005b      	lsls	r3, r3, #1
 8007f00:	4013      	ands	r3, r2
 8007f02:	d0f0      	beq.n	8007ee6 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	689a      	ldr	r2, [r3, #8]
 8007f08:	2380      	movs	r3, #128	; 0x80
 8007f0a:	005b      	lsls	r3, r3, #1
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d107      	bne.n	8007f20 <HAL_RCC_OscConfig+0x4cc>
 8007f10:	4b70      	ldr	r3, [pc, #448]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f14:	4b6f      	ldr	r3, [pc, #444]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f16:	2180      	movs	r1, #128	; 0x80
 8007f18:	0049      	lsls	r1, r1, #1
 8007f1a:	430a      	orrs	r2, r1
 8007f1c:	651a      	str	r2, [r3, #80]	; 0x50
 8007f1e:	e031      	b.n	8007f84 <HAL_RCC_OscConfig+0x530>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10c      	bne.n	8007f42 <HAL_RCC_OscConfig+0x4ee>
 8007f28:	4b6a      	ldr	r3, [pc, #424]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f2c:	4b69      	ldr	r3, [pc, #420]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f2e:	496b      	ldr	r1, [pc, #428]	; (80080dc <HAL_RCC_OscConfig+0x688>)
 8007f30:	400a      	ands	r2, r1
 8007f32:	651a      	str	r2, [r3, #80]	; 0x50
 8007f34:	4b67      	ldr	r3, [pc, #412]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f38:	4b66      	ldr	r3, [pc, #408]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f3a:	496a      	ldr	r1, [pc, #424]	; (80080e4 <HAL_RCC_OscConfig+0x690>)
 8007f3c:	400a      	ands	r2, r1
 8007f3e:	651a      	str	r2, [r3, #80]	; 0x50
 8007f40:	e020      	b.n	8007f84 <HAL_RCC_OscConfig+0x530>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	689a      	ldr	r2, [r3, #8]
 8007f46:	23a0      	movs	r3, #160	; 0xa0
 8007f48:	00db      	lsls	r3, r3, #3
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	d10e      	bne.n	8007f6c <HAL_RCC_OscConfig+0x518>
 8007f4e:	4b61      	ldr	r3, [pc, #388]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f52:	4b60      	ldr	r3, [pc, #384]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f54:	2180      	movs	r1, #128	; 0x80
 8007f56:	00c9      	lsls	r1, r1, #3
 8007f58:	430a      	orrs	r2, r1
 8007f5a:	651a      	str	r2, [r3, #80]	; 0x50
 8007f5c:	4b5d      	ldr	r3, [pc, #372]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f60:	4b5c      	ldr	r3, [pc, #368]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f62:	2180      	movs	r1, #128	; 0x80
 8007f64:	0049      	lsls	r1, r1, #1
 8007f66:	430a      	orrs	r2, r1
 8007f68:	651a      	str	r2, [r3, #80]	; 0x50
 8007f6a:	e00b      	b.n	8007f84 <HAL_RCC_OscConfig+0x530>
 8007f6c:	4b59      	ldr	r3, [pc, #356]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f70:	4b58      	ldr	r3, [pc, #352]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f72:	495a      	ldr	r1, [pc, #360]	; (80080dc <HAL_RCC_OscConfig+0x688>)
 8007f74:	400a      	ands	r2, r1
 8007f76:	651a      	str	r2, [r3, #80]	; 0x50
 8007f78:	4b56      	ldr	r3, [pc, #344]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f7c:	4b55      	ldr	r3, [pc, #340]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007f7e:	4959      	ldr	r1, [pc, #356]	; (80080e4 <HAL_RCC_OscConfig+0x690>)
 8007f80:	400a      	ands	r2, r1
 8007f82:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d015      	beq.n	8007fb8 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f8c:	f7fd fdc2 	bl	8005b14 <HAL_GetTick>
 8007f90:	0003      	movs	r3, r0
 8007f92:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007f94:	e009      	b.n	8007faa <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f96:	f7fd fdbd 	bl	8005b14 <HAL_GetTick>
 8007f9a:	0002      	movs	r2, r0
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	1ad3      	subs	r3, r2, r3
 8007fa0:	4a51      	ldr	r2, [pc, #324]	; (80080e8 <HAL_RCC_OscConfig+0x694>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d901      	bls.n	8007faa <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8007fa6:	2303      	movs	r3, #3
 8007fa8:	e0ca      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007faa:	4b4a      	ldr	r3, [pc, #296]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007fac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007fae:	2380      	movs	r3, #128	; 0x80
 8007fb0:	009b      	lsls	r3, r3, #2
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	d0ef      	beq.n	8007f96 <HAL_RCC_OscConfig+0x542>
 8007fb6:	e014      	b.n	8007fe2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007fb8:	f7fd fdac 	bl	8005b14 <HAL_GetTick>
 8007fbc:	0003      	movs	r3, r0
 8007fbe:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007fc0:	e009      	b.n	8007fd6 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007fc2:	f7fd fda7 	bl	8005b14 <HAL_GetTick>
 8007fc6:	0002      	movs	r2, r0
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	1ad3      	subs	r3, r2, r3
 8007fcc:	4a46      	ldr	r2, [pc, #280]	; (80080e8 <HAL_RCC_OscConfig+0x694>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d901      	bls.n	8007fd6 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8007fd2:	2303      	movs	r3, #3
 8007fd4:	e0b4      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007fd6:	4b3f      	ldr	r3, [pc, #252]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007fd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007fda:	2380      	movs	r3, #128	; 0x80
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4013      	ands	r3, r2
 8007fe0:	d1ef      	bne.n	8007fc2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007fe2:	2323      	movs	r3, #35	; 0x23
 8007fe4:	18fb      	adds	r3, r7, r3
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d105      	bne.n	8007ff8 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007fec:	4b39      	ldr	r3, [pc, #228]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007fee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ff0:	4b38      	ldr	r3, [pc, #224]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8007ff2:	493e      	ldr	r1, [pc, #248]	; (80080ec <HAL_RCC_OscConfig+0x698>)
 8007ff4:	400a      	ands	r2, r1
 8007ff6:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d100      	bne.n	8008002 <HAL_RCC_OscConfig+0x5ae>
 8008000:	e09d      	b.n	800813e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008002:	69fb      	ldr	r3, [r7, #28]
 8008004:	2b0c      	cmp	r3, #12
 8008006:	d100      	bne.n	800800a <HAL_RCC_OscConfig+0x5b6>
 8008008:	e076      	b.n	80080f8 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800800e:	2b02      	cmp	r3, #2
 8008010:	d145      	bne.n	800809e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008012:	4b30      	ldr	r3, [pc, #192]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	4b2f      	ldr	r3, [pc, #188]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8008018:	4935      	ldr	r1, [pc, #212]	; (80080f0 <HAL_RCC_OscConfig+0x69c>)
 800801a:	400a      	ands	r2, r1
 800801c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800801e:	f7fd fd79 	bl	8005b14 <HAL_GetTick>
 8008022:	0003      	movs	r3, r0
 8008024:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8008026:	e008      	b.n	800803a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008028:	f7fd fd74 	bl	8005b14 <HAL_GetTick>
 800802c:	0002      	movs	r2, r0
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	1ad3      	subs	r3, r2, r3
 8008032:	2b02      	cmp	r3, #2
 8008034:	d901      	bls.n	800803a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8008036:	2303      	movs	r3, #3
 8008038:	e082      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800803a:	4b26      	ldr	r3, [pc, #152]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	2380      	movs	r3, #128	; 0x80
 8008040:	049b      	lsls	r3, r3, #18
 8008042:	4013      	ands	r3, r2
 8008044:	d1f0      	bne.n	8008028 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008046:	4b23      	ldr	r3, [pc, #140]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8008048:	68db      	ldr	r3, [r3, #12]
 800804a:	4a2a      	ldr	r2, [pc, #168]	; (80080f4 <HAL_RCC_OscConfig+0x6a0>)
 800804c:	4013      	ands	r3, r2
 800804e:	0019      	movs	r1, r3
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008058:	431a      	orrs	r2, r3
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800805e:	431a      	orrs	r2, r3
 8008060:	4b1c      	ldr	r3, [pc, #112]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8008062:	430a      	orrs	r2, r1
 8008064:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008066:	4b1b      	ldr	r3, [pc, #108]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8008068:	681a      	ldr	r2, [r3, #0]
 800806a:	4b1a      	ldr	r3, [pc, #104]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 800806c:	2180      	movs	r1, #128	; 0x80
 800806e:	0449      	lsls	r1, r1, #17
 8008070:	430a      	orrs	r2, r1
 8008072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008074:	f7fd fd4e 	bl	8005b14 <HAL_GetTick>
 8008078:	0003      	movs	r3, r0
 800807a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800807c:	e008      	b.n	8008090 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800807e:	f7fd fd49 	bl	8005b14 <HAL_GetTick>
 8008082:	0002      	movs	r2, r0
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	1ad3      	subs	r3, r2, r3
 8008088:	2b02      	cmp	r3, #2
 800808a:	d901      	bls.n	8008090 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800808c:	2303      	movs	r3, #3
 800808e:	e057      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8008090:	4b10      	ldr	r3, [pc, #64]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 8008092:	681a      	ldr	r2, [r3, #0]
 8008094:	2380      	movs	r3, #128	; 0x80
 8008096:	049b      	lsls	r3, r3, #18
 8008098:	4013      	ands	r3, r2
 800809a:	d0f0      	beq.n	800807e <HAL_RCC_OscConfig+0x62a>
 800809c:	e04f      	b.n	800813e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800809e:	4b0d      	ldr	r3, [pc, #52]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	4b0c      	ldr	r3, [pc, #48]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 80080a4:	4912      	ldr	r1, [pc, #72]	; (80080f0 <HAL_RCC_OscConfig+0x69c>)
 80080a6:	400a      	ands	r2, r1
 80080a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080aa:	f7fd fd33 	bl	8005b14 <HAL_GetTick>
 80080ae:	0003      	movs	r3, r0
 80080b0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80080b2:	e008      	b.n	80080c6 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80080b4:	f7fd fd2e 	bl	8005b14 <HAL_GetTick>
 80080b8:	0002      	movs	r2, r0
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	1ad3      	subs	r3, r2, r3
 80080be:	2b02      	cmp	r3, #2
 80080c0:	d901      	bls.n	80080c6 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80080c2:	2303      	movs	r3, #3
 80080c4:	e03c      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80080c6:	4b03      	ldr	r3, [pc, #12]	; (80080d4 <HAL_RCC_OscConfig+0x680>)
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	2380      	movs	r3, #128	; 0x80
 80080cc:	049b      	lsls	r3, r3, #18
 80080ce:	4013      	ands	r3, r2
 80080d0:	d1f0      	bne.n	80080b4 <HAL_RCC_OscConfig+0x660>
 80080d2:	e034      	b.n	800813e <HAL_RCC_OscConfig+0x6ea>
 80080d4:	40021000 	.word	0x40021000
 80080d8:	ffff1fff 	.word	0xffff1fff
 80080dc:	fffffeff 	.word	0xfffffeff
 80080e0:	40007000 	.word	0x40007000
 80080e4:	fffffbff 	.word	0xfffffbff
 80080e8:	00001388 	.word	0x00001388
 80080ec:	efffffff 	.word	0xefffffff
 80080f0:	feffffff 	.word	0xfeffffff
 80080f4:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d101      	bne.n	8008104 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8008100:	2301      	movs	r3, #1
 8008102:	e01d      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008104:	4b10      	ldr	r3, [pc, #64]	; (8008148 <HAL_RCC_OscConfig+0x6f4>)
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800810a:	69ba      	ldr	r2, [r7, #24]
 800810c:	2380      	movs	r3, #128	; 0x80
 800810e:	025b      	lsls	r3, r3, #9
 8008110:	401a      	ands	r2, r3
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008116:	429a      	cmp	r2, r3
 8008118:	d10f      	bne.n	800813a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800811a:	69ba      	ldr	r2, [r7, #24]
 800811c:	23f0      	movs	r3, #240	; 0xf0
 800811e:	039b      	lsls	r3, r3, #14
 8008120:	401a      	ands	r2, r3
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008126:	429a      	cmp	r2, r3
 8008128:	d107      	bne.n	800813a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800812a:	69ba      	ldr	r2, [r7, #24]
 800812c:	23c0      	movs	r3, #192	; 0xc0
 800812e:	041b      	lsls	r3, r3, #16
 8008130:	401a      	ands	r2, r3
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8008136:	429a      	cmp	r2, r3
 8008138:	d001      	beq.n	800813e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800813a:	2301      	movs	r3, #1
 800813c:	e000      	b.n	8008140 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800813e:	2300      	movs	r3, #0
}
 8008140:	0018      	movs	r0, r3
 8008142:	46bd      	mov	sp, r7
 8008144:	b00a      	add	sp, #40	; 0x28
 8008146:	bdb0      	pop	{r4, r5, r7, pc}
 8008148:	40021000 	.word	0x40021000

0800814c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800814c:	b5b0      	push	{r4, r5, r7, lr}
 800814e:	b084      	sub	sp, #16
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d101      	bne.n	8008160 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	e128      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008160:	4b96      	ldr	r3, [pc, #600]	; (80083bc <HAL_RCC_ClockConfig+0x270>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2201      	movs	r2, #1
 8008166:	4013      	ands	r3, r2
 8008168:	683a      	ldr	r2, [r7, #0]
 800816a:	429a      	cmp	r2, r3
 800816c:	d91e      	bls.n	80081ac <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800816e:	4b93      	ldr	r3, [pc, #588]	; (80083bc <HAL_RCC_ClockConfig+0x270>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2201      	movs	r2, #1
 8008174:	4393      	bics	r3, r2
 8008176:	0019      	movs	r1, r3
 8008178:	4b90      	ldr	r3, [pc, #576]	; (80083bc <HAL_RCC_ClockConfig+0x270>)
 800817a:	683a      	ldr	r2, [r7, #0]
 800817c:	430a      	orrs	r2, r1
 800817e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008180:	f7fd fcc8 	bl	8005b14 <HAL_GetTick>
 8008184:	0003      	movs	r3, r0
 8008186:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008188:	e009      	b.n	800819e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800818a:	f7fd fcc3 	bl	8005b14 <HAL_GetTick>
 800818e:	0002      	movs	r2, r0
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	1ad3      	subs	r3, r2, r3
 8008194:	4a8a      	ldr	r2, [pc, #552]	; (80083c0 <HAL_RCC_ClockConfig+0x274>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d901      	bls.n	800819e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800819a:	2303      	movs	r3, #3
 800819c:	e109      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800819e:	4b87      	ldr	r3, [pc, #540]	; (80083bc <HAL_RCC_ClockConfig+0x270>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	2201      	movs	r2, #1
 80081a4:	4013      	ands	r3, r2
 80081a6:	683a      	ldr	r2, [r7, #0]
 80081a8:	429a      	cmp	r2, r3
 80081aa:	d1ee      	bne.n	800818a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2202      	movs	r2, #2
 80081b2:	4013      	ands	r3, r2
 80081b4:	d009      	beq.n	80081ca <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081b6:	4b83      	ldr	r3, [pc, #524]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 80081b8:	68db      	ldr	r3, [r3, #12]
 80081ba:	22f0      	movs	r2, #240	; 0xf0
 80081bc:	4393      	bics	r3, r2
 80081be:	0019      	movs	r1, r3
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	689a      	ldr	r2, [r3, #8]
 80081c4:	4b7f      	ldr	r3, [pc, #508]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 80081c6:	430a      	orrs	r2, r1
 80081c8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2201      	movs	r2, #1
 80081d0:	4013      	ands	r3, r2
 80081d2:	d100      	bne.n	80081d6 <HAL_RCC_ClockConfig+0x8a>
 80081d4:	e089      	b.n	80082ea <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	2b02      	cmp	r3, #2
 80081dc:	d107      	bne.n	80081ee <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80081de:	4b79      	ldr	r3, [pc, #484]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	2380      	movs	r3, #128	; 0x80
 80081e4:	029b      	lsls	r3, r3, #10
 80081e6:	4013      	ands	r3, r2
 80081e8:	d120      	bne.n	800822c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	e0e1      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	2b03      	cmp	r3, #3
 80081f4:	d107      	bne.n	8008206 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80081f6:	4b73      	ldr	r3, [pc, #460]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 80081f8:	681a      	ldr	r2, [r3, #0]
 80081fa:	2380      	movs	r3, #128	; 0x80
 80081fc:	049b      	lsls	r3, r3, #18
 80081fe:	4013      	ands	r3, r2
 8008200:	d114      	bne.n	800822c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	e0d5      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	2b01      	cmp	r3, #1
 800820c:	d106      	bne.n	800821c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800820e:	4b6d      	ldr	r3, [pc, #436]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2204      	movs	r2, #4
 8008214:	4013      	ands	r3, r2
 8008216:	d109      	bne.n	800822c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8008218:	2301      	movs	r3, #1
 800821a:	e0ca      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800821c:	4b69      	ldr	r3, [pc, #420]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 800821e:	681a      	ldr	r2, [r3, #0]
 8008220:	2380      	movs	r3, #128	; 0x80
 8008222:	009b      	lsls	r3, r3, #2
 8008224:	4013      	ands	r3, r2
 8008226:	d101      	bne.n	800822c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8008228:	2301      	movs	r3, #1
 800822a:	e0c2      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800822c:	4b65      	ldr	r3, [pc, #404]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	2203      	movs	r2, #3
 8008232:	4393      	bics	r3, r2
 8008234:	0019      	movs	r1, r3
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	685a      	ldr	r2, [r3, #4]
 800823a:	4b62      	ldr	r3, [pc, #392]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 800823c:	430a      	orrs	r2, r1
 800823e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008240:	f7fd fc68 	bl	8005b14 <HAL_GetTick>
 8008244:	0003      	movs	r3, r0
 8008246:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	2b02      	cmp	r3, #2
 800824e:	d111      	bne.n	8008274 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008250:	e009      	b.n	8008266 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008252:	f7fd fc5f 	bl	8005b14 <HAL_GetTick>
 8008256:	0002      	movs	r2, r0
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	1ad3      	subs	r3, r2, r3
 800825c:	4a58      	ldr	r2, [pc, #352]	; (80083c0 <HAL_RCC_ClockConfig+0x274>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d901      	bls.n	8008266 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8008262:	2303      	movs	r3, #3
 8008264:	e0a5      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008266:	4b57      	ldr	r3, [pc, #348]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	220c      	movs	r2, #12
 800826c:	4013      	ands	r3, r2
 800826e:	2b08      	cmp	r3, #8
 8008270:	d1ef      	bne.n	8008252 <HAL_RCC_ClockConfig+0x106>
 8008272:	e03a      	b.n	80082ea <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	2b03      	cmp	r3, #3
 800827a:	d111      	bne.n	80082a0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800827c:	e009      	b.n	8008292 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800827e:	f7fd fc49 	bl	8005b14 <HAL_GetTick>
 8008282:	0002      	movs	r2, r0
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	1ad3      	subs	r3, r2, r3
 8008288:	4a4d      	ldr	r2, [pc, #308]	; (80083c0 <HAL_RCC_ClockConfig+0x274>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d901      	bls.n	8008292 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800828e:	2303      	movs	r3, #3
 8008290:	e08f      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008292:	4b4c      	ldr	r3, [pc, #304]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	220c      	movs	r2, #12
 8008298:	4013      	ands	r3, r2
 800829a:	2b0c      	cmp	r3, #12
 800829c:	d1ef      	bne.n	800827e <HAL_RCC_ClockConfig+0x132>
 800829e:	e024      	b.n	80082ea <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d11b      	bne.n	80082e0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80082a8:	e009      	b.n	80082be <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082aa:	f7fd fc33 	bl	8005b14 <HAL_GetTick>
 80082ae:	0002      	movs	r2, r0
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	1ad3      	subs	r3, r2, r3
 80082b4:	4a42      	ldr	r2, [pc, #264]	; (80083c0 <HAL_RCC_ClockConfig+0x274>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d901      	bls.n	80082be <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80082ba:	2303      	movs	r3, #3
 80082bc:	e079      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80082be:	4b41      	ldr	r3, [pc, #260]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 80082c0:	68db      	ldr	r3, [r3, #12]
 80082c2:	220c      	movs	r2, #12
 80082c4:	4013      	ands	r3, r2
 80082c6:	2b04      	cmp	r3, #4
 80082c8:	d1ef      	bne.n	80082aa <HAL_RCC_ClockConfig+0x15e>
 80082ca:	e00e      	b.n	80082ea <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082cc:	f7fd fc22 	bl	8005b14 <HAL_GetTick>
 80082d0:	0002      	movs	r2, r0
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	1ad3      	subs	r3, r2, r3
 80082d6:	4a3a      	ldr	r2, [pc, #232]	; (80083c0 <HAL_RCC_ClockConfig+0x274>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d901      	bls.n	80082e0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80082dc:	2303      	movs	r3, #3
 80082de:	e068      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80082e0:	4b38      	ldr	r3, [pc, #224]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 80082e2:	68db      	ldr	r3, [r3, #12]
 80082e4:	220c      	movs	r2, #12
 80082e6:	4013      	ands	r3, r2
 80082e8:	d1f0      	bne.n	80082cc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80082ea:	4b34      	ldr	r3, [pc, #208]	; (80083bc <HAL_RCC_ClockConfig+0x270>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	2201      	movs	r2, #1
 80082f0:	4013      	ands	r3, r2
 80082f2:	683a      	ldr	r2, [r7, #0]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d21e      	bcs.n	8008336 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082f8:	4b30      	ldr	r3, [pc, #192]	; (80083bc <HAL_RCC_ClockConfig+0x270>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	2201      	movs	r2, #1
 80082fe:	4393      	bics	r3, r2
 8008300:	0019      	movs	r1, r3
 8008302:	4b2e      	ldr	r3, [pc, #184]	; (80083bc <HAL_RCC_ClockConfig+0x270>)
 8008304:	683a      	ldr	r2, [r7, #0]
 8008306:	430a      	orrs	r2, r1
 8008308:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800830a:	f7fd fc03 	bl	8005b14 <HAL_GetTick>
 800830e:	0003      	movs	r3, r0
 8008310:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008312:	e009      	b.n	8008328 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008314:	f7fd fbfe 	bl	8005b14 <HAL_GetTick>
 8008318:	0002      	movs	r2, r0
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	4a28      	ldr	r2, [pc, #160]	; (80083c0 <HAL_RCC_ClockConfig+0x274>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d901      	bls.n	8008328 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8008324:	2303      	movs	r3, #3
 8008326:	e044      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008328:	4b24      	ldr	r3, [pc, #144]	; (80083bc <HAL_RCC_ClockConfig+0x270>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2201      	movs	r2, #1
 800832e:	4013      	ands	r3, r2
 8008330:	683a      	ldr	r2, [r7, #0]
 8008332:	429a      	cmp	r2, r3
 8008334:	d1ee      	bne.n	8008314 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	2204      	movs	r2, #4
 800833c:	4013      	ands	r3, r2
 800833e:	d009      	beq.n	8008354 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008340:	4b20      	ldr	r3, [pc, #128]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 8008342:	68db      	ldr	r3, [r3, #12]
 8008344:	4a20      	ldr	r2, [pc, #128]	; (80083c8 <HAL_RCC_ClockConfig+0x27c>)
 8008346:	4013      	ands	r3, r2
 8008348:	0019      	movs	r1, r3
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	68da      	ldr	r2, [r3, #12]
 800834e:	4b1d      	ldr	r3, [pc, #116]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 8008350:	430a      	orrs	r2, r1
 8008352:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	2208      	movs	r2, #8
 800835a:	4013      	ands	r3, r2
 800835c:	d00a      	beq.n	8008374 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800835e:	4b19      	ldr	r3, [pc, #100]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	4a1a      	ldr	r2, [pc, #104]	; (80083cc <HAL_RCC_ClockConfig+0x280>)
 8008364:	4013      	ands	r3, r2
 8008366:	0019      	movs	r1, r3
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	691b      	ldr	r3, [r3, #16]
 800836c:	00da      	lsls	r2, r3, #3
 800836e:	4b15      	ldr	r3, [pc, #84]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 8008370:	430a      	orrs	r2, r1
 8008372:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008374:	f000 f832 	bl	80083dc <HAL_RCC_GetSysClockFreq>
 8008378:	0001      	movs	r1, r0
 800837a:	4b12      	ldr	r3, [pc, #72]	; (80083c4 <HAL_RCC_ClockConfig+0x278>)
 800837c:	68db      	ldr	r3, [r3, #12]
 800837e:	091b      	lsrs	r3, r3, #4
 8008380:	220f      	movs	r2, #15
 8008382:	4013      	ands	r3, r2
 8008384:	4a12      	ldr	r2, [pc, #72]	; (80083d0 <HAL_RCC_ClockConfig+0x284>)
 8008386:	5cd3      	ldrb	r3, [r2, r3]
 8008388:	000a      	movs	r2, r1
 800838a:	40da      	lsrs	r2, r3
 800838c:	4b11      	ldr	r3, [pc, #68]	; (80083d4 <HAL_RCC_ClockConfig+0x288>)
 800838e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008390:	4b11      	ldr	r3, [pc, #68]	; (80083d8 <HAL_RCC_ClockConfig+0x28c>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	250b      	movs	r5, #11
 8008396:	197c      	adds	r4, r7, r5
 8008398:	0018      	movs	r0, r3
 800839a:	f7fd fb75 	bl	8005a88 <HAL_InitTick>
 800839e:	0003      	movs	r3, r0
 80083a0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80083a2:	197b      	adds	r3, r7, r5
 80083a4:	781b      	ldrb	r3, [r3, #0]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d002      	beq.n	80083b0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80083aa:	197b      	adds	r3, r7, r5
 80083ac:	781b      	ldrb	r3, [r3, #0]
 80083ae:	e000      	b.n	80083b2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80083b0:	2300      	movs	r3, #0
}
 80083b2:	0018      	movs	r0, r3
 80083b4:	46bd      	mov	sp, r7
 80083b6:	b004      	add	sp, #16
 80083b8:	bdb0      	pop	{r4, r5, r7, pc}
 80083ba:	46c0      	nop			; (mov r8, r8)
 80083bc:	40022000 	.word	0x40022000
 80083c0:	00001388 	.word	0x00001388
 80083c4:	40021000 	.word	0x40021000
 80083c8:	fffff8ff 	.word	0xfffff8ff
 80083cc:	ffffc7ff 	.word	0xffffc7ff
 80083d0:	0800fb38 	.word	0x0800fb38
 80083d4:	200000d0 	.word	0x200000d0
 80083d8:	200000d4 	.word	0x200000d4

080083dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80083dc:	b5b0      	push	{r4, r5, r7, lr}
 80083de:	b08e      	sub	sp, #56	; 0x38
 80083e0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80083e2:	4b4c      	ldr	r3, [pc, #304]	; (8008514 <HAL_RCC_GetSysClockFreq+0x138>)
 80083e4:	68db      	ldr	r3, [r3, #12]
 80083e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80083e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083ea:	230c      	movs	r3, #12
 80083ec:	4013      	ands	r3, r2
 80083ee:	2b0c      	cmp	r3, #12
 80083f0:	d014      	beq.n	800841c <HAL_RCC_GetSysClockFreq+0x40>
 80083f2:	d900      	bls.n	80083f6 <HAL_RCC_GetSysClockFreq+0x1a>
 80083f4:	e07b      	b.n	80084ee <HAL_RCC_GetSysClockFreq+0x112>
 80083f6:	2b04      	cmp	r3, #4
 80083f8:	d002      	beq.n	8008400 <HAL_RCC_GetSysClockFreq+0x24>
 80083fa:	2b08      	cmp	r3, #8
 80083fc:	d00b      	beq.n	8008416 <HAL_RCC_GetSysClockFreq+0x3a>
 80083fe:	e076      	b.n	80084ee <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8008400:	4b44      	ldr	r3, [pc, #272]	; (8008514 <HAL_RCC_GetSysClockFreq+0x138>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2210      	movs	r2, #16
 8008406:	4013      	ands	r3, r2
 8008408:	d002      	beq.n	8008410 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800840a:	4b43      	ldr	r3, [pc, #268]	; (8008518 <HAL_RCC_GetSysClockFreq+0x13c>)
 800840c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800840e:	e07c      	b.n	800850a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8008410:	4b42      	ldr	r3, [pc, #264]	; (800851c <HAL_RCC_GetSysClockFreq+0x140>)
 8008412:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8008414:	e079      	b.n	800850a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008416:	4b42      	ldr	r3, [pc, #264]	; (8008520 <HAL_RCC_GetSysClockFreq+0x144>)
 8008418:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800841a:	e076      	b.n	800850a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800841c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800841e:	0c9a      	lsrs	r2, r3, #18
 8008420:	230f      	movs	r3, #15
 8008422:	401a      	ands	r2, r3
 8008424:	4b3f      	ldr	r3, [pc, #252]	; (8008524 <HAL_RCC_GetSysClockFreq+0x148>)
 8008426:	5c9b      	ldrb	r3, [r3, r2]
 8008428:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800842a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800842c:	0d9a      	lsrs	r2, r3, #22
 800842e:	2303      	movs	r3, #3
 8008430:	4013      	ands	r3, r2
 8008432:	3301      	adds	r3, #1
 8008434:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008436:	4b37      	ldr	r3, [pc, #220]	; (8008514 <HAL_RCC_GetSysClockFreq+0x138>)
 8008438:	68da      	ldr	r2, [r3, #12]
 800843a:	2380      	movs	r3, #128	; 0x80
 800843c:	025b      	lsls	r3, r3, #9
 800843e:	4013      	ands	r3, r2
 8008440:	d01a      	beq.n	8008478 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8008442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008444:	61bb      	str	r3, [r7, #24]
 8008446:	2300      	movs	r3, #0
 8008448:	61fb      	str	r3, [r7, #28]
 800844a:	4a35      	ldr	r2, [pc, #212]	; (8008520 <HAL_RCC_GetSysClockFreq+0x144>)
 800844c:	2300      	movs	r3, #0
 800844e:	69b8      	ldr	r0, [r7, #24]
 8008450:	69f9      	ldr	r1, [r7, #28]
 8008452:	f7f8 f883 	bl	800055c <__aeabi_lmul>
 8008456:	0002      	movs	r2, r0
 8008458:	000b      	movs	r3, r1
 800845a:	0010      	movs	r0, r2
 800845c:	0019      	movs	r1, r3
 800845e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008460:	613b      	str	r3, [r7, #16]
 8008462:	2300      	movs	r3, #0
 8008464:	617b      	str	r3, [r7, #20]
 8008466:	693a      	ldr	r2, [r7, #16]
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	f7f8 f857 	bl	800051c <__aeabi_uldivmod>
 800846e:	0002      	movs	r2, r0
 8008470:	000b      	movs	r3, r1
 8008472:	0013      	movs	r3, r2
 8008474:	637b      	str	r3, [r7, #52]	; 0x34
 8008476:	e037      	b.n	80084e8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8008478:	4b26      	ldr	r3, [pc, #152]	; (8008514 <HAL_RCC_GetSysClockFreq+0x138>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	2210      	movs	r2, #16
 800847e:	4013      	ands	r3, r2
 8008480:	d01a      	beq.n	80084b8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8008482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008484:	60bb      	str	r3, [r7, #8]
 8008486:	2300      	movs	r3, #0
 8008488:	60fb      	str	r3, [r7, #12]
 800848a:	4a23      	ldr	r2, [pc, #140]	; (8008518 <HAL_RCC_GetSysClockFreq+0x13c>)
 800848c:	2300      	movs	r3, #0
 800848e:	68b8      	ldr	r0, [r7, #8]
 8008490:	68f9      	ldr	r1, [r7, #12]
 8008492:	f7f8 f863 	bl	800055c <__aeabi_lmul>
 8008496:	0002      	movs	r2, r0
 8008498:	000b      	movs	r3, r1
 800849a:	0010      	movs	r0, r2
 800849c:	0019      	movs	r1, r3
 800849e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a0:	603b      	str	r3, [r7, #0]
 80084a2:	2300      	movs	r3, #0
 80084a4:	607b      	str	r3, [r7, #4]
 80084a6:	683a      	ldr	r2, [r7, #0]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f7f8 f837 	bl	800051c <__aeabi_uldivmod>
 80084ae:	0002      	movs	r2, r0
 80084b0:	000b      	movs	r3, r1
 80084b2:	0013      	movs	r3, r2
 80084b4:	637b      	str	r3, [r7, #52]	; 0x34
 80084b6:	e017      	b.n	80084e8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80084b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ba:	0018      	movs	r0, r3
 80084bc:	2300      	movs	r3, #0
 80084be:	0019      	movs	r1, r3
 80084c0:	4a16      	ldr	r2, [pc, #88]	; (800851c <HAL_RCC_GetSysClockFreq+0x140>)
 80084c2:	2300      	movs	r3, #0
 80084c4:	f7f8 f84a 	bl	800055c <__aeabi_lmul>
 80084c8:	0002      	movs	r2, r0
 80084ca:	000b      	movs	r3, r1
 80084cc:	0010      	movs	r0, r2
 80084ce:	0019      	movs	r1, r3
 80084d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d2:	001c      	movs	r4, r3
 80084d4:	2300      	movs	r3, #0
 80084d6:	001d      	movs	r5, r3
 80084d8:	0022      	movs	r2, r4
 80084da:	002b      	movs	r3, r5
 80084dc:	f7f8 f81e 	bl	800051c <__aeabi_uldivmod>
 80084e0:	0002      	movs	r2, r0
 80084e2:	000b      	movs	r3, r1
 80084e4:	0013      	movs	r3, r2
 80084e6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80084e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084ea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80084ec:	e00d      	b.n	800850a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80084ee:	4b09      	ldr	r3, [pc, #36]	; (8008514 <HAL_RCC_GetSysClockFreq+0x138>)
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	0b5b      	lsrs	r3, r3, #13
 80084f4:	2207      	movs	r2, #7
 80084f6:	4013      	ands	r3, r2
 80084f8:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80084fa:	6a3b      	ldr	r3, [r7, #32]
 80084fc:	3301      	adds	r3, #1
 80084fe:	2280      	movs	r2, #128	; 0x80
 8008500:	0212      	lsls	r2, r2, #8
 8008502:	409a      	lsls	r2, r3
 8008504:	0013      	movs	r3, r2
 8008506:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8008508:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800850a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800850c:	0018      	movs	r0, r3
 800850e:	46bd      	mov	sp, r7
 8008510:	b00e      	add	sp, #56	; 0x38
 8008512:	bdb0      	pop	{r4, r5, r7, pc}
 8008514:	40021000 	.word	0x40021000
 8008518:	003d0900 	.word	0x003d0900
 800851c:	00f42400 	.word	0x00f42400
 8008520:	007a1200 	.word	0x007a1200
 8008524:	0800fb50 	.word	0x0800fb50

08008528 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800852c:	4b02      	ldr	r3, [pc, #8]	; (8008538 <HAL_RCC_GetHCLKFreq+0x10>)
 800852e:	681b      	ldr	r3, [r3, #0]
}
 8008530:	0018      	movs	r0, r3
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	46c0      	nop			; (mov r8, r8)
 8008538:	200000d0 	.word	0x200000d0

0800853c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008540:	f7ff fff2 	bl	8008528 <HAL_RCC_GetHCLKFreq>
 8008544:	0001      	movs	r1, r0
 8008546:	4b06      	ldr	r3, [pc, #24]	; (8008560 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008548:	68db      	ldr	r3, [r3, #12]
 800854a:	0a1b      	lsrs	r3, r3, #8
 800854c:	2207      	movs	r2, #7
 800854e:	4013      	ands	r3, r2
 8008550:	4a04      	ldr	r2, [pc, #16]	; (8008564 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008552:	5cd3      	ldrb	r3, [r2, r3]
 8008554:	40d9      	lsrs	r1, r3
 8008556:	000b      	movs	r3, r1
}
 8008558:	0018      	movs	r0, r3
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	46c0      	nop			; (mov r8, r8)
 8008560:	40021000 	.word	0x40021000
 8008564:	0800fb48 	.word	0x0800fb48

08008568 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800856c:	f7ff ffdc 	bl	8008528 <HAL_RCC_GetHCLKFreq>
 8008570:	0001      	movs	r1, r0
 8008572:	4b06      	ldr	r3, [pc, #24]	; (800858c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	0adb      	lsrs	r3, r3, #11
 8008578:	2207      	movs	r2, #7
 800857a:	4013      	ands	r3, r2
 800857c:	4a04      	ldr	r2, [pc, #16]	; (8008590 <HAL_RCC_GetPCLK2Freq+0x28>)
 800857e:	5cd3      	ldrb	r3, [r2, r3]
 8008580:	40d9      	lsrs	r1, r3
 8008582:	000b      	movs	r3, r1
}
 8008584:	0018      	movs	r0, r3
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	46c0      	nop			; (mov r8, r8)
 800858c:	40021000 	.word	0x40021000
 8008590:	0800fb48 	.word	0x0800fb48

08008594 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b086      	sub	sp, #24
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800859c:	2017      	movs	r0, #23
 800859e:	183b      	adds	r3, r7, r0
 80085a0:	2200      	movs	r2, #0
 80085a2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2220      	movs	r2, #32
 80085aa:	4013      	ands	r3, r2
 80085ac:	d100      	bne.n	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80085ae:	e0c7      	b.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80085b0:	4b93      	ldr	r3, [pc, #588]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80085b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80085b4:	2380      	movs	r3, #128	; 0x80
 80085b6:	055b      	lsls	r3, r3, #21
 80085b8:	4013      	ands	r3, r2
 80085ba:	d109      	bne.n	80085d0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80085bc:	4b90      	ldr	r3, [pc, #576]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80085be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80085c0:	4b8f      	ldr	r3, [pc, #572]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80085c2:	2180      	movs	r1, #128	; 0x80
 80085c4:	0549      	lsls	r1, r1, #21
 80085c6:	430a      	orrs	r2, r1
 80085c8:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80085ca:	183b      	adds	r3, r7, r0
 80085cc:	2201      	movs	r2, #1
 80085ce:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085d0:	4b8c      	ldr	r3, [pc, #560]	; (8008804 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80085d2:	681a      	ldr	r2, [r3, #0]
 80085d4:	2380      	movs	r3, #128	; 0x80
 80085d6:	005b      	lsls	r3, r3, #1
 80085d8:	4013      	ands	r3, r2
 80085da:	d11a      	bne.n	8008612 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80085dc:	4b89      	ldr	r3, [pc, #548]	; (8008804 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	4b88      	ldr	r3, [pc, #544]	; (8008804 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80085e2:	2180      	movs	r1, #128	; 0x80
 80085e4:	0049      	lsls	r1, r1, #1
 80085e6:	430a      	orrs	r2, r1
 80085e8:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80085ea:	f7fd fa93 	bl	8005b14 <HAL_GetTick>
 80085ee:	0003      	movs	r3, r0
 80085f0:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085f2:	e008      	b.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80085f4:	f7fd fa8e 	bl	8005b14 <HAL_GetTick>
 80085f8:	0002      	movs	r2, r0
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	1ad3      	subs	r3, r2, r3
 80085fe:	2b64      	cmp	r3, #100	; 0x64
 8008600:	d901      	bls.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8008602:	2303      	movs	r3, #3
 8008604:	e0f8      	b.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008606:	4b7f      	ldr	r3, [pc, #508]	; (8008804 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8008608:	681a      	ldr	r2, [r3, #0]
 800860a:	2380      	movs	r3, #128	; 0x80
 800860c:	005b      	lsls	r3, r3, #1
 800860e:	4013      	ands	r3, r2
 8008610:	d0f0      	beq.n	80085f4 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8008612:	4b7b      	ldr	r3, [pc, #492]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	23c0      	movs	r3, #192	; 0xc0
 8008618:	039b      	lsls	r3, r3, #14
 800861a:	4013      	ands	r3, r2
 800861c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	685a      	ldr	r2, [r3, #4]
 8008622:	23c0      	movs	r3, #192	; 0xc0
 8008624:	039b      	lsls	r3, r3, #14
 8008626:	4013      	ands	r3, r2
 8008628:	68fa      	ldr	r2, [r7, #12]
 800862a:	429a      	cmp	r2, r3
 800862c:	d013      	beq.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	685a      	ldr	r2, [r3, #4]
 8008632:	23c0      	movs	r3, #192	; 0xc0
 8008634:	029b      	lsls	r3, r3, #10
 8008636:	401a      	ands	r2, r3
 8008638:	23c0      	movs	r3, #192	; 0xc0
 800863a:	029b      	lsls	r3, r3, #10
 800863c:	429a      	cmp	r2, r3
 800863e:	d10a      	bne.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008640:	4b6f      	ldr	r3, [pc, #444]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	2380      	movs	r3, #128	; 0x80
 8008646:	029b      	lsls	r3, r3, #10
 8008648:	401a      	ands	r2, r3
 800864a:	2380      	movs	r3, #128	; 0x80
 800864c:	029b      	lsls	r3, r3, #10
 800864e:	429a      	cmp	r2, r3
 8008650:	d101      	bne.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8008652:	2301      	movs	r3, #1
 8008654:	e0d0      	b.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x264>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8008656:	4b6a      	ldr	r3, [pc, #424]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008658:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800865a:	23c0      	movs	r3, #192	; 0xc0
 800865c:	029b      	lsls	r3, r3, #10
 800865e:	4013      	ands	r3, r2
 8008660:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d03b      	beq.n	80086e0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	685a      	ldr	r2, [r3, #4]
 800866c:	23c0      	movs	r3, #192	; 0xc0
 800866e:	029b      	lsls	r3, r3, #10
 8008670:	4013      	ands	r3, r2
 8008672:	68fa      	ldr	r2, [r7, #12]
 8008674:	429a      	cmp	r2, r3
 8008676:	d033      	beq.n	80086e0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	2220      	movs	r2, #32
 800867e:	4013      	ands	r3, r2
 8008680:	d02e      	beq.n	80086e0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8008682:	4b5f      	ldr	r3, [pc, #380]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008684:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008686:	4a60      	ldr	r2, [pc, #384]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8008688:	4013      	ands	r3, r2
 800868a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800868c:	4b5c      	ldr	r3, [pc, #368]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800868e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008690:	4b5b      	ldr	r3, [pc, #364]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008692:	2180      	movs	r1, #128	; 0x80
 8008694:	0309      	lsls	r1, r1, #12
 8008696:	430a      	orrs	r2, r1
 8008698:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800869a:	4b59      	ldr	r3, [pc, #356]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800869c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800869e:	4b58      	ldr	r3, [pc, #352]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80086a0:	495a      	ldr	r1, [pc, #360]	; (800880c <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80086a2:	400a      	ands	r2, r1
 80086a4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80086a6:	4b56      	ldr	r3, [pc, #344]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80086ac:	68fa      	ldr	r2, [r7, #12]
 80086ae:	2380      	movs	r3, #128	; 0x80
 80086b0:	005b      	lsls	r3, r3, #1
 80086b2:	4013      	ands	r3, r2
 80086b4:	d014      	beq.n	80086e0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086b6:	f7fd fa2d 	bl	8005b14 <HAL_GetTick>
 80086ba:	0003      	movs	r3, r0
 80086bc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80086be:	e009      	b.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80086c0:	f7fd fa28 	bl	8005b14 <HAL_GetTick>
 80086c4:	0002      	movs	r2, r0
 80086c6:	693b      	ldr	r3, [r7, #16]
 80086c8:	1ad3      	subs	r3, r2, r3
 80086ca:	4a51      	ldr	r2, [pc, #324]	; (8008810 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d901      	bls.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80086d0:	2303      	movs	r3, #3
 80086d2:	e091      	b.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x264>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80086d4:	4b4a      	ldr	r3, [pc, #296]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80086d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80086d8:	2380      	movs	r3, #128	; 0x80
 80086da:	009b      	lsls	r3, r3, #2
 80086dc:	4013      	ands	r3, r2
 80086de:	d0ef      	beq.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	2220      	movs	r2, #32
 80086e6:	4013      	ands	r3, r2
 80086e8:	d01f      	beq.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	685a      	ldr	r2, [r3, #4]
 80086ee:	23c0      	movs	r3, #192	; 0xc0
 80086f0:	029b      	lsls	r3, r3, #10
 80086f2:	401a      	ands	r2, r3
 80086f4:	23c0      	movs	r3, #192	; 0xc0
 80086f6:	029b      	lsls	r3, r3, #10
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d10c      	bne.n	8008716 <HAL_RCCEx_PeriphCLKConfig+0x182>
 80086fc:	4b40      	ldr	r3, [pc, #256]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a44      	ldr	r2, [pc, #272]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008702:	4013      	ands	r3, r2
 8008704:	0019      	movs	r1, r3
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	685a      	ldr	r2, [r3, #4]
 800870a:	23c0      	movs	r3, #192	; 0xc0
 800870c:	039b      	lsls	r3, r3, #14
 800870e:	401a      	ands	r2, r3
 8008710:	4b3b      	ldr	r3, [pc, #236]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008712:	430a      	orrs	r2, r1
 8008714:	601a      	str	r2, [r3, #0]
 8008716:	4b3a      	ldr	r3, [pc, #232]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008718:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	685a      	ldr	r2, [r3, #4]
 800871e:	23c0      	movs	r3, #192	; 0xc0
 8008720:	029b      	lsls	r3, r3, #10
 8008722:	401a      	ands	r2, r3
 8008724:	4b36      	ldr	r3, [pc, #216]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008726:	430a      	orrs	r2, r1
 8008728:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800872a:	2317      	movs	r3, #23
 800872c:	18fb      	adds	r3, r7, r3
 800872e:	781b      	ldrb	r3, [r3, #0]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d105      	bne.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008734:	4b32      	ldr	r3, [pc, #200]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008736:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008738:	4b31      	ldr	r3, [pc, #196]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800873a:	4937      	ldr	r1, [pc, #220]	; (8008818 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800873c:	400a      	ands	r2, r1
 800873e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2201      	movs	r2, #1
 8008746:	4013      	ands	r3, r2
 8008748:	d009      	beq.n	800875e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800874a:	4b2d      	ldr	r3, [pc, #180]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800874c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800874e:	2203      	movs	r2, #3
 8008750:	4393      	bics	r3, r2
 8008752:	0019      	movs	r1, r3
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	689a      	ldr	r2, [r3, #8]
 8008758:	4b29      	ldr	r3, [pc, #164]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800875a:	430a      	orrs	r2, r1
 800875c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2202      	movs	r2, #2
 8008764:	4013      	ands	r3, r2
 8008766:	d009      	beq.n	800877c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008768:	4b25      	ldr	r3, [pc, #148]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800876a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800876c:	220c      	movs	r2, #12
 800876e:	4393      	bics	r3, r2
 8008770:	0019      	movs	r1, r3
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	68da      	ldr	r2, [r3, #12]
 8008776:	4b22      	ldr	r3, [pc, #136]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008778:	430a      	orrs	r2, r1
 800877a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	2204      	movs	r2, #4
 8008782:	4013      	ands	r3, r2
 8008784:	d009      	beq.n	800879a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008786:	4b1e      	ldr	r3, [pc, #120]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800878a:	4a24      	ldr	r2, [pc, #144]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800878c:	4013      	ands	r3, r2
 800878e:	0019      	movs	r1, r3
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	691a      	ldr	r2, [r3, #16]
 8008794:	4b1a      	ldr	r3, [pc, #104]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8008796:	430a      	orrs	r2, r1
 8008798:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	2208      	movs	r2, #8
 80087a0:	4013      	ands	r3, r2
 80087a2:	d009      	beq.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80087a4:	4b16      	ldr	r3, [pc, #88]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80087a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087a8:	4a1d      	ldr	r2, [pc, #116]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80087aa:	4013      	ands	r3, r2
 80087ac:	0019      	movs	r1, r3
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	695a      	ldr	r2, [r3, #20]
 80087b2:	4b13      	ldr	r3, [pc, #76]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80087b4:	430a      	orrs	r2, r1
 80087b6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	2380      	movs	r3, #128	; 0x80
 80087be:	005b      	lsls	r3, r3, #1
 80087c0:	4013      	ands	r3, r2
 80087c2:	d009      	beq.n	80087d8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80087c4:	4b0e      	ldr	r3, [pc, #56]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80087c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087c8:	4a0f      	ldr	r2, [pc, #60]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 80087ca:	4013      	ands	r3, r2
 80087cc:	0019      	movs	r1, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	699a      	ldr	r2, [r3, #24]
 80087d2:	4b0b      	ldr	r3, [pc, #44]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80087d4:	430a      	orrs	r2, r1
 80087d6:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	2280      	movs	r2, #128	; 0x80
 80087de:	4013      	ands	r3, r2
 80087e0:	d009      	beq.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80087e2:	4b07      	ldr	r3, [pc, #28]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80087e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087e6:	4a0f      	ldr	r2, [pc, #60]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80087e8:	4013      	ands	r3, r2
 80087ea:	0019      	movs	r1, r3
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	69da      	ldr	r2, [r3, #28]
 80087f0:	4b03      	ldr	r3, [pc, #12]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80087f2:	430a      	orrs	r2, r1
 80087f4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	0018      	movs	r0, r3
 80087fa:	46bd      	mov	sp, r7
 80087fc:	b006      	add	sp, #24
 80087fe:	bd80      	pop	{r7, pc}
 8008800:	40021000 	.word	0x40021000
 8008804:	40007000 	.word	0x40007000
 8008808:	fffcffff 	.word	0xfffcffff
 800880c:	fff7ffff 	.word	0xfff7ffff
 8008810:	00001388 	.word	0x00001388
 8008814:	ffcfffff 	.word	0xffcfffff
 8008818:	efffffff 	.word	0xefffffff
 800881c:	fffff3ff 	.word	0xfffff3ff
 8008820:	ffffcfff 	.word	0xffffcfff
 8008824:	fff3ffff 	.word	0xfff3ffff

08008828 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b082      	sub	sp, #8
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d101      	bne.n	800883a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008836:	2301      	movs	r3, #1
 8008838:	e032      	b.n	80088a0 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2239      	movs	r2, #57	; 0x39
 800883e:	5c9b      	ldrb	r3, [r3, r2]
 8008840:	b2db      	uxtb	r3, r3
 8008842:	2b00      	cmp	r3, #0
 8008844:	d107      	bne.n	8008856 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2238      	movs	r2, #56	; 0x38
 800884a:	2100      	movs	r1, #0
 800884c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	0018      	movs	r0, r3
 8008852:	f7fc fec1 	bl	80055d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2239      	movs	r2, #57	; 0x39
 800885a:	2102      	movs	r1, #2
 800885c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681a      	ldr	r2, [r3, #0]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	3304      	adds	r3, #4
 8008866:	0019      	movs	r1, r3
 8008868:	0010      	movs	r0, r2
 800886a:	f000 f97f 	bl	8008b6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	223e      	movs	r2, #62	; 0x3e
 8008872:	2101      	movs	r1, #1
 8008874:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	223a      	movs	r2, #58	; 0x3a
 800887a:	2101      	movs	r1, #1
 800887c:	5499      	strb	r1, [r3, r2]
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	223b      	movs	r2, #59	; 0x3b
 8008882:	2101      	movs	r1, #1
 8008884:	5499      	strb	r1, [r3, r2]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	223c      	movs	r2, #60	; 0x3c
 800888a:	2101      	movs	r1, #1
 800888c:	5499      	strb	r1, [r3, r2]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	223d      	movs	r2, #61	; 0x3d
 8008892:	2101      	movs	r1, #1
 8008894:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2239      	movs	r2, #57	; 0x39
 800889a:	2101      	movs	r1, #1
 800889c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	0018      	movs	r0, r3
 80088a2:	46bd      	mov	sp, r7
 80088a4:	b002      	add	sp, #8
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2239      	movs	r2, #57	; 0x39
 80088b4:	5c9b      	ldrb	r3, [r3, r2]
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d001      	beq.n	80088c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80088bc:	2301      	movs	r3, #1
 80088be:	e03b      	b.n	8008938 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2239      	movs	r2, #57	; 0x39
 80088c4:	2102      	movs	r1, #2
 80088c6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	68da      	ldr	r2, [r3, #12]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	2101      	movs	r1, #1
 80088d4:	430a      	orrs	r2, r1
 80088d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681a      	ldr	r2, [r3, #0]
 80088dc:	2380      	movs	r3, #128	; 0x80
 80088de:	05db      	lsls	r3, r3, #23
 80088e0:	429a      	cmp	r2, r3
 80088e2:	d00e      	beq.n	8008902 <HAL_TIM_Base_Start_IT+0x5a>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	4a15      	ldr	r2, [pc, #84]	; (8008940 <HAL_TIM_Base_Start_IT+0x98>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d009      	beq.n	8008902 <HAL_TIM_Base_Start_IT+0x5a>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4a14      	ldr	r2, [pc, #80]	; (8008944 <HAL_TIM_Base_Start_IT+0x9c>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d004      	beq.n	8008902 <HAL_TIM_Base_Start_IT+0x5a>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4a12      	ldr	r2, [pc, #72]	; (8008948 <HAL_TIM_Base_Start_IT+0xa0>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d111      	bne.n	8008926 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	2207      	movs	r2, #7
 800890a:	4013      	ands	r3, r2
 800890c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2b06      	cmp	r3, #6
 8008912:	d010      	beq.n	8008936 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2101      	movs	r1, #1
 8008920:	430a      	orrs	r2, r1
 8008922:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008924:	e007      	b.n	8008936 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2101      	movs	r1, #1
 8008932:	430a      	orrs	r2, r1
 8008934:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	0018      	movs	r0, r3
 800893a:	46bd      	mov	sp, r7
 800893c:	b004      	add	sp, #16
 800893e:	bd80      	pop	{r7, pc}
 8008940:	40000400 	.word	0x40000400
 8008944:	40010800 	.word	0x40010800
 8008948:	40011400 	.word	0x40011400

0800894c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b082      	sub	sp, #8
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	691b      	ldr	r3, [r3, #16]
 800895a:	2202      	movs	r2, #2
 800895c:	4013      	ands	r3, r2
 800895e:	2b02      	cmp	r3, #2
 8008960:	d124      	bne.n	80089ac <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	2202      	movs	r2, #2
 800896a:	4013      	ands	r3, r2
 800896c:	2b02      	cmp	r3, #2
 800896e:	d11d      	bne.n	80089ac <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	2203      	movs	r2, #3
 8008976:	4252      	negs	r2, r2
 8008978:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2201      	movs	r2, #1
 800897e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	699b      	ldr	r3, [r3, #24]
 8008986:	2203      	movs	r2, #3
 8008988:	4013      	ands	r3, r2
 800898a:	d004      	beq.n	8008996 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	0018      	movs	r0, r3
 8008990:	f000 f8d4 	bl	8008b3c <HAL_TIM_IC_CaptureCallback>
 8008994:	e007      	b.n	80089a6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	0018      	movs	r0, r3
 800899a:	f000 f8c7 	bl	8008b2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	0018      	movs	r0, r3
 80089a2:	f000 f8d3 	bl	8008b4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2200      	movs	r2, #0
 80089aa:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	691b      	ldr	r3, [r3, #16]
 80089b2:	2204      	movs	r2, #4
 80089b4:	4013      	ands	r3, r2
 80089b6:	2b04      	cmp	r3, #4
 80089b8:	d125      	bne.n	8008a06 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68db      	ldr	r3, [r3, #12]
 80089c0:	2204      	movs	r2, #4
 80089c2:	4013      	ands	r3, r2
 80089c4:	2b04      	cmp	r3, #4
 80089c6:	d11e      	bne.n	8008a06 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2205      	movs	r2, #5
 80089ce:	4252      	negs	r2, r2
 80089d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2202      	movs	r2, #2
 80089d6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	699a      	ldr	r2, [r3, #24]
 80089de:	23c0      	movs	r3, #192	; 0xc0
 80089e0:	009b      	lsls	r3, r3, #2
 80089e2:	4013      	ands	r3, r2
 80089e4:	d004      	beq.n	80089f0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	0018      	movs	r0, r3
 80089ea:	f000 f8a7 	bl	8008b3c <HAL_TIM_IC_CaptureCallback>
 80089ee:	e007      	b.n	8008a00 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	0018      	movs	r0, r3
 80089f4:	f000 f89a 	bl	8008b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	0018      	movs	r0, r3
 80089fc:	f000 f8a6 	bl	8008b4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2200      	movs	r2, #0
 8008a04:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	691b      	ldr	r3, [r3, #16]
 8008a0c:	2208      	movs	r2, #8
 8008a0e:	4013      	ands	r3, r2
 8008a10:	2b08      	cmp	r3, #8
 8008a12:	d124      	bne.n	8008a5e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	68db      	ldr	r3, [r3, #12]
 8008a1a:	2208      	movs	r2, #8
 8008a1c:	4013      	ands	r3, r2
 8008a1e:	2b08      	cmp	r3, #8
 8008a20:	d11d      	bne.n	8008a5e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	2209      	movs	r2, #9
 8008a28:	4252      	negs	r2, r2
 8008a2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2204      	movs	r2, #4
 8008a30:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	69db      	ldr	r3, [r3, #28]
 8008a38:	2203      	movs	r2, #3
 8008a3a:	4013      	ands	r3, r2
 8008a3c:	d004      	beq.n	8008a48 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	0018      	movs	r0, r3
 8008a42:	f000 f87b 	bl	8008b3c <HAL_TIM_IC_CaptureCallback>
 8008a46:	e007      	b.n	8008a58 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	0018      	movs	r0, r3
 8008a4c:	f000 f86e 	bl	8008b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	0018      	movs	r0, r3
 8008a54:	f000 f87a 	bl	8008b4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	691b      	ldr	r3, [r3, #16]
 8008a64:	2210      	movs	r2, #16
 8008a66:	4013      	ands	r3, r2
 8008a68:	2b10      	cmp	r3, #16
 8008a6a:	d125      	bne.n	8008ab8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	68db      	ldr	r3, [r3, #12]
 8008a72:	2210      	movs	r2, #16
 8008a74:	4013      	ands	r3, r2
 8008a76:	2b10      	cmp	r3, #16
 8008a78:	d11e      	bne.n	8008ab8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	2211      	movs	r2, #17
 8008a80:	4252      	negs	r2, r2
 8008a82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2208      	movs	r2, #8
 8008a88:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	69da      	ldr	r2, [r3, #28]
 8008a90:	23c0      	movs	r3, #192	; 0xc0
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	4013      	ands	r3, r2
 8008a96:	d004      	beq.n	8008aa2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	0018      	movs	r0, r3
 8008a9c:	f000 f84e 	bl	8008b3c <HAL_TIM_IC_CaptureCallback>
 8008aa0:	e007      	b.n	8008ab2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	0018      	movs	r0, r3
 8008aa6:	f000 f841 	bl	8008b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	0018      	movs	r0, r3
 8008aae:	f000 f84d 	bl	8008b4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	691b      	ldr	r3, [r3, #16]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	4013      	ands	r3, r2
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d10f      	bne.n	8008ae6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	68db      	ldr	r3, [r3, #12]
 8008acc:	2201      	movs	r2, #1
 8008ace:	4013      	ands	r3, r2
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d108      	bne.n	8008ae6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	2202      	movs	r2, #2
 8008ada:	4252      	negs	r2, r2
 8008adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	0018      	movs	r0, r3
 8008ae2:	f000 f81b 	bl	8008b1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	691b      	ldr	r3, [r3, #16]
 8008aec:	2240      	movs	r2, #64	; 0x40
 8008aee:	4013      	ands	r3, r2
 8008af0:	2b40      	cmp	r3, #64	; 0x40
 8008af2:	d10f      	bne.n	8008b14 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	68db      	ldr	r3, [r3, #12]
 8008afa:	2240      	movs	r2, #64	; 0x40
 8008afc:	4013      	ands	r3, r2
 8008afe:	2b40      	cmp	r3, #64	; 0x40
 8008b00:	d108      	bne.n	8008b14 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2241      	movs	r2, #65	; 0x41
 8008b08:	4252      	negs	r2, r2
 8008b0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	0018      	movs	r0, r3
 8008b10:	f000 f824 	bl	8008b5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b14:	46c0      	nop			; (mov r8, r8)
 8008b16:	46bd      	mov	sp, r7
 8008b18:	b002      	add	sp, #8
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b082      	sub	sp, #8
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008b24:	46c0      	nop			; (mov r8, r8)
 8008b26:	46bd      	mov	sp, r7
 8008b28:	b002      	add	sp, #8
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b082      	sub	sp, #8
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b34:	46c0      	nop			; (mov r8, r8)
 8008b36:	46bd      	mov	sp, r7
 8008b38:	b002      	add	sp, #8
 8008b3a:	bd80      	pop	{r7, pc}

08008b3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b082      	sub	sp, #8
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b44:	46c0      	nop			; (mov r8, r8)
 8008b46:	46bd      	mov	sp, r7
 8008b48:	b002      	add	sp, #8
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b082      	sub	sp, #8
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b54:	46c0      	nop			; (mov r8, r8)
 8008b56:	46bd      	mov	sp, r7
 8008b58:	b002      	add	sp, #8
 8008b5a:	bd80      	pop	{r7, pc}

08008b5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b082      	sub	sp, #8
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008b64:	46c0      	nop			; (mov r8, r8)
 8008b66:	46bd      	mov	sp, r7
 8008b68:	b002      	add	sp, #8
 8008b6a:	bd80      	pop	{r7, pc}

08008b6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b084      	sub	sp, #16
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	2380      	movs	r3, #128	; 0x80
 8008b80:	05db      	lsls	r3, r3, #23
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d00b      	beq.n	8008b9e <TIM_Base_SetConfig+0x32>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	4a23      	ldr	r2, [pc, #140]	; (8008c18 <TIM_Base_SetConfig+0xac>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d007      	beq.n	8008b9e <TIM_Base_SetConfig+0x32>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a22      	ldr	r2, [pc, #136]	; (8008c1c <TIM_Base_SetConfig+0xb0>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d003      	beq.n	8008b9e <TIM_Base_SetConfig+0x32>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	4a21      	ldr	r2, [pc, #132]	; (8008c20 <TIM_Base_SetConfig+0xb4>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d108      	bne.n	8008bb0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2270      	movs	r2, #112	; 0x70
 8008ba2:	4393      	bics	r3, r2
 8008ba4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	68fa      	ldr	r2, [r7, #12]
 8008bac:	4313      	orrs	r3, r2
 8008bae:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	2380      	movs	r3, #128	; 0x80
 8008bb4:	05db      	lsls	r3, r3, #23
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d00b      	beq.n	8008bd2 <TIM_Base_SetConfig+0x66>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	4a16      	ldr	r2, [pc, #88]	; (8008c18 <TIM_Base_SetConfig+0xac>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d007      	beq.n	8008bd2 <TIM_Base_SetConfig+0x66>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	4a15      	ldr	r2, [pc, #84]	; (8008c1c <TIM_Base_SetConfig+0xb0>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d003      	beq.n	8008bd2 <TIM_Base_SetConfig+0x66>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	4a14      	ldr	r2, [pc, #80]	; (8008c20 <TIM_Base_SetConfig+0xb4>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d108      	bne.n	8008be4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	4a13      	ldr	r2, [pc, #76]	; (8008c24 <TIM_Base_SetConfig+0xb8>)
 8008bd6:	4013      	ands	r3, r2
 8008bd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	68db      	ldr	r3, [r3, #12]
 8008bde:	68fa      	ldr	r2, [r7, #12]
 8008be0:	4313      	orrs	r3, r2
 8008be2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2280      	movs	r2, #128	; 0x80
 8008be8:	4393      	bics	r3, r2
 8008bea:	001a      	movs	r2, r3
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	691b      	ldr	r3, [r3, #16]
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	68fa      	ldr	r2, [r7, #12]
 8008bf8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	689a      	ldr	r2, [r3, #8]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	615a      	str	r2, [r3, #20]
}
 8008c10:	46c0      	nop			; (mov r8, r8)
 8008c12:	46bd      	mov	sp, r7
 8008c14:	b004      	add	sp, #16
 8008c16:	bd80      	pop	{r7, pc}
 8008c18:	40000400 	.word	0x40000400
 8008c1c:	40010800 	.word	0x40010800
 8008c20:	40011400 	.word	0x40011400
 8008c24:	fffffcff 	.word	0xfffffcff

08008c28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b084      	sub	sp, #16
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
 8008c30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2238      	movs	r2, #56	; 0x38
 8008c36:	5c9b      	ldrb	r3, [r3, r2]
 8008c38:	2b01      	cmp	r3, #1
 8008c3a:	d101      	bne.n	8008c40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c3c:	2302      	movs	r3, #2
 8008c3e:	e047      	b.n	8008cd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2238      	movs	r2, #56	; 0x38
 8008c44:	2101      	movs	r1, #1
 8008c46:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2239      	movs	r2, #57	; 0x39
 8008c4c:	2102      	movs	r1, #2
 8008c4e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	689b      	ldr	r3, [r3, #8]
 8008c5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2270      	movs	r2, #112	; 0x70
 8008c64:	4393      	bics	r3, r2
 8008c66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	68fa      	ldr	r2, [r7, #12]
 8008c78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681a      	ldr	r2, [r3, #0]
 8008c7e:	2380      	movs	r3, #128	; 0x80
 8008c80:	05db      	lsls	r3, r3, #23
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d00e      	beq.n	8008ca4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a13      	ldr	r2, [pc, #76]	; (8008cd8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d009      	beq.n	8008ca4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a11      	ldr	r2, [pc, #68]	; (8008cdc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d004      	beq.n	8008ca4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a10      	ldr	r2, [pc, #64]	; (8008ce0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d10c      	bne.n	8008cbe <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	2280      	movs	r2, #128	; 0x80
 8008ca8:	4393      	bics	r3, r2
 8008caa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	68ba      	ldr	r2, [r7, #8]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2239      	movs	r2, #57	; 0x39
 8008cc2:	2101      	movs	r1, #1
 8008cc4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2238      	movs	r2, #56	; 0x38
 8008cca:	2100      	movs	r1, #0
 8008ccc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008cce:	2300      	movs	r3, #0
}
 8008cd0:	0018      	movs	r0, r3
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	b004      	add	sp, #16
 8008cd6:	bd80      	pop	{r7, pc}
 8008cd8:	40000400 	.word	0x40000400
 8008cdc:	40010800 	.word	0x40010800
 8008ce0:	40011400 	.word	0x40011400

08008ce4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b082      	sub	sp, #8
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d101      	bne.n	8008cf6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	e044      	b.n	8008d80 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d107      	bne.n	8008d0e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2278      	movs	r2, #120	; 0x78
 8008d02:	2100      	movs	r1, #0
 8008d04:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	0018      	movs	r0, r3
 8008d0a:	f7fc fc85 	bl	8005618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2224      	movs	r2, #36	; 0x24
 8008d12:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	681a      	ldr	r2, [r3, #0]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	2101      	movs	r1, #1
 8008d20:	438a      	bics	r2, r1
 8008d22:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	0018      	movs	r0, r3
 8008d28:	f000 fbca 	bl	80094c0 <UART_SetConfig>
 8008d2c:	0003      	movs	r3, r0
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d101      	bne.n	8008d36 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	e024      	b.n	8008d80 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d003      	beq.n	8008d46 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	0018      	movs	r0, r3
 8008d42:	f000 fe5b 	bl	80099fc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	685a      	ldr	r2, [r3, #4]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	490d      	ldr	r1, [pc, #52]	; (8008d88 <HAL_UART_Init+0xa4>)
 8008d52:	400a      	ands	r2, r1
 8008d54:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	689a      	ldr	r2, [r3, #8]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	212a      	movs	r1, #42	; 0x2a
 8008d62:	438a      	bics	r2, r1
 8008d64:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2101      	movs	r1, #1
 8008d72:	430a      	orrs	r2, r1
 8008d74:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	0018      	movs	r0, r3
 8008d7a:	f000 fef3 	bl	8009b64 <UART_CheckIdleState>
 8008d7e:	0003      	movs	r3, r0
}
 8008d80:	0018      	movs	r0, r3
 8008d82:	46bd      	mov	sp, r7
 8008d84:	b002      	add	sp, #8
 8008d86:	bd80      	pop	{r7, pc}
 8008d88:	ffffb7ff 	.word	0xffffb7ff

08008d8c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b08a      	sub	sp, #40	; 0x28
 8008d90:	af02      	add	r7, sp, #8
 8008d92:	60f8      	str	r0, [r7, #12]
 8008d94:	60b9      	str	r1, [r7, #8]
 8008d96:	603b      	str	r3, [r7, #0]
 8008d98:	1dbb      	adds	r3, r7, #6
 8008d9a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008da0:	2b20      	cmp	r3, #32
 8008da2:	d000      	beq.n	8008da6 <HAL_UART_Transmit+0x1a>
 8008da4:	e08c      	b.n	8008ec0 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d003      	beq.n	8008db4 <HAL_UART_Transmit+0x28>
 8008dac:	1dbb      	adds	r3, r7, #6
 8008dae:	881b      	ldrh	r3, [r3, #0]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d101      	bne.n	8008db8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008db4:	2301      	movs	r3, #1
 8008db6:	e084      	b.n	8008ec2 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	689a      	ldr	r2, [r3, #8]
 8008dbc:	2380      	movs	r3, #128	; 0x80
 8008dbe:	015b      	lsls	r3, r3, #5
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d109      	bne.n	8008dd8 <HAL_UART_Transmit+0x4c>
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	691b      	ldr	r3, [r3, #16]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d105      	bne.n	8008dd8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	4013      	ands	r3, r2
 8008dd2:	d001      	beq.n	8008dd8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e074      	b.n	8008ec2 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2284      	movs	r2, #132	; 0x84
 8008ddc:	2100      	movs	r1, #0
 8008dde:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2221      	movs	r2, #33	; 0x21
 8008de4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008de6:	f7fc fe95 	bl	8005b14 <HAL_GetTick>
 8008dea:	0003      	movs	r3, r0
 8008dec:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	1dba      	adds	r2, r7, #6
 8008df2:	2150      	movs	r1, #80	; 0x50
 8008df4:	8812      	ldrh	r2, [r2, #0]
 8008df6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	1dba      	adds	r2, r7, #6
 8008dfc:	2152      	movs	r1, #82	; 0x52
 8008dfe:	8812      	ldrh	r2, [r2, #0]
 8008e00:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	689a      	ldr	r2, [r3, #8]
 8008e06:	2380      	movs	r3, #128	; 0x80
 8008e08:	015b      	lsls	r3, r3, #5
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d108      	bne.n	8008e20 <HAL_UART_Transmit+0x94>
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	691b      	ldr	r3, [r3, #16]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d104      	bne.n	8008e20 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8008e16:	2300      	movs	r3, #0
 8008e18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	61bb      	str	r3, [r7, #24]
 8008e1e:	e003      	b.n	8008e28 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008e24:	2300      	movs	r3, #0
 8008e26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008e28:	e02f      	b.n	8008e8a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008e2a:	697a      	ldr	r2, [r7, #20]
 8008e2c:	68f8      	ldr	r0, [r7, #12]
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	9300      	str	r3, [sp, #0]
 8008e32:	0013      	movs	r3, r2
 8008e34:	2200      	movs	r2, #0
 8008e36:	2180      	movs	r1, #128	; 0x80
 8008e38:	f000 ff3c 	bl	8009cb4 <UART_WaitOnFlagUntilTimeout>
 8008e3c:	1e03      	subs	r3, r0, #0
 8008e3e:	d004      	beq.n	8008e4a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2220      	movs	r2, #32
 8008e44:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8008e46:	2303      	movs	r3, #3
 8008e48:	e03b      	b.n	8008ec2 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8008e4a:	69fb      	ldr	r3, [r7, #28]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d10b      	bne.n	8008e68 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008e50:	69bb      	ldr	r3, [r7, #24]
 8008e52:	881b      	ldrh	r3, [r3, #0]
 8008e54:	001a      	movs	r2, r3
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	05d2      	lsls	r2, r2, #23
 8008e5c:	0dd2      	lsrs	r2, r2, #23
 8008e5e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008e60:	69bb      	ldr	r3, [r7, #24]
 8008e62:	3302      	adds	r3, #2
 8008e64:	61bb      	str	r3, [r7, #24]
 8008e66:	e007      	b.n	8008e78 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008e68:	69fb      	ldr	r3, [r7, #28]
 8008e6a:	781a      	ldrb	r2, [r3, #0]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008e72:	69fb      	ldr	r3, [r7, #28]
 8008e74:	3301      	adds	r3, #1
 8008e76:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2252      	movs	r2, #82	; 0x52
 8008e7c:	5a9b      	ldrh	r3, [r3, r2]
 8008e7e:	b29b      	uxth	r3, r3
 8008e80:	3b01      	subs	r3, #1
 8008e82:	b299      	uxth	r1, r3
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2252      	movs	r2, #82	; 0x52
 8008e88:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2252      	movs	r2, #82	; 0x52
 8008e8e:	5a9b      	ldrh	r3, [r3, r2]
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d1c9      	bne.n	8008e2a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e96:	697a      	ldr	r2, [r7, #20]
 8008e98:	68f8      	ldr	r0, [r7, #12]
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	9300      	str	r3, [sp, #0]
 8008e9e:	0013      	movs	r3, r2
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	2140      	movs	r1, #64	; 0x40
 8008ea4:	f000 ff06 	bl	8009cb4 <UART_WaitOnFlagUntilTimeout>
 8008ea8:	1e03      	subs	r3, r0, #0
 8008eaa:	d004      	beq.n	8008eb6 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2220      	movs	r2, #32
 8008eb0:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8008eb2:	2303      	movs	r3, #3
 8008eb4:	e005      	b.n	8008ec2 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2220      	movs	r2, #32
 8008eba:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	e000      	b.n	8008ec2 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8008ec0:	2302      	movs	r3, #2
  }
}
 8008ec2:	0018      	movs	r0, r3
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	b008      	add	sp, #32
 8008ec8:	bd80      	pop	{r7, pc}
	...

08008ecc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008ecc:	b590      	push	{r4, r7, lr}
 8008ece:	b0ab      	sub	sp, #172	; 0xac
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	69db      	ldr	r3, [r3, #28]
 8008eda:	22a4      	movs	r2, #164	; 0xa4
 8008edc:	18b9      	adds	r1, r7, r2
 8008ede:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	20a0      	movs	r0, #160	; 0xa0
 8008ee8:	1839      	adds	r1, r7, r0
 8008eea:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	219c      	movs	r1, #156	; 0x9c
 8008ef4:	1879      	adds	r1, r7, r1
 8008ef6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008ef8:	0011      	movs	r1, r2
 8008efa:	18bb      	adds	r3, r7, r2
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4a99      	ldr	r2, [pc, #612]	; (8009164 <HAL_UART_IRQHandler+0x298>)
 8008f00:	4013      	ands	r3, r2
 8008f02:	2298      	movs	r2, #152	; 0x98
 8008f04:	18bc      	adds	r4, r7, r2
 8008f06:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8008f08:	18bb      	adds	r3, r7, r2
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d114      	bne.n	8008f3a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008f10:	187b      	adds	r3, r7, r1
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2220      	movs	r2, #32
 8008f16:	4013      	ands	r3, r2
 8008f18:	d00f      	beq.n	8008f3a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008f1a:	183b      	adds	r3, r7, r0
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	2220      	movs	r2, #32
 8008f20:	4013      	ands	r3, r2
 8008f22:	d00a      	beq.n	8008f3a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d100      	bne.n	8008f2e <HAL_UART_IRQHandler+0x62>
 8008f2c:	e2a0      	b.n	8009470 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f32:	687a      	ldr	r2, [r7, #4]
 8008f34:	0010      	movs	r0, r2
 8008f36:	4798      	blx	r3
      }
      return;
 8008f38:	e29a      	b.n	8009470 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008f3a:	2398      	movs	r3, #152	; 0x98
 8008f3c:	18fb      	adds	r3, r7, r3
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d100      	bne.n	8008f46 <HAL_UART_IRQHandler+0x7a>
 8008f44:	e114      	b.n	8009170 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008f46:	239c      	movs	r3, #156	; 0x9c
 8008f48:	18fb      	adds	r3, r7, r3
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	4013      	ands	r3, r2
 8008f50:	d106      	bne.n	8008f60 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008f52:	23a0      	movs	r3, #160	; 0xa0
 8008f54:	18fb      	adds	r3, r7, r3
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4a83      	ldr	r2, [pc, #524]	; (8009168 <HAL_UART_IRQHandler+0x29c>)
 8008f5a:	4013      	ands	r3, r2
 8008f5c:	d100      	bne.n	8008f60 <HAL_UART_IRQHandler+0x94>
 8008f5e:	e107      	b.n	8009170 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008f60:	23a4      	movs	r3, #164	; 0xa4
 8008f62:	18fb      	adds	r3, r7, r3
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	2201      	movs	r2, #1
 8008f68:	4013      	ands	r3, r2
 8008f6a:	d012      	beq.n	8008f92 <HAL_UART_IRQHandler+0xc6>
 8008f6c:	23a0      	movs	r3, #160	; 0xa0
 8008f6e:	18fb      	adds	r3, r7, r3
 8008f70:	681a      	ldr	r2, [r3, #0]
 8008f72:	2380      	movs	r3, #128	; 0x80
 8008f74:	005b      	lsls	r3, r3, #1
 8008f76:	4013      	ands	r3, r2
 8008f78:	d00b      	beq.n	8008f92 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2284      	movs	r2, #132	; 0x84
 8008f86:	589b      	ldr	r3, [r3, r2]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	431a      	orrs	r2, r3
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2184      	movs	r1, #132	; 0x84
 8008f90:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f92:	23a4      	movs	r3, #164	; 0xa4
 8008f94:	18fb      	adds	r3, r7, r3
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	2202      	movs	r2, #2
 8008f9a:	4013      	ands	r3, r2
 8008f9c:	d011      	beq.n	8008fc2 <HAL_UART_IRQHandler+0xf6>
 8008f9e:	239c      	movs	r3, #156	; 0x9c
 8008fa0:	18fb      	adds	r3, r7, r3
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	4013      	ands	r3, r2
 8008fa8:	d00b      	beq.n	8008fc2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2202      	movs	r2, #2
 8008fb0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2284      	movs	r2, #132	; 0x84
 8008fb6:	589b      	ldr	r3, [r3, r2]
 8008fb8:	2204      	movs	r2, #4
 8008fba:	431a      	orrs	r2, r3
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2184      	movs	r1, #132	; 0x84
 8008fc0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008fc2:	23a4      	movs	r3, #164	; 0xa4
 8008fc4:	18fb      	adds	r3, r7, r3
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2204      	movs	r2, #4
 8008fca:	4013      	ands	r3, r2
 8008fcc:	d011      	beq.n	8008ff2 <HAL_UART_IRQHandler+0x126>
 8008fce:	239c      	movs	r3, #156	; 0x9c
 8008fd0:	18fb      	adds	r3, r7, r3
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	4013      	ands	r3, r2
 8008fd8:	d00b      	beq.n	8008ff2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	2204      	movs	r2, #4
 8008fe0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2284      	movs	r2, #132	; 0x84
 8008fe6:	589b      	ldr	r3, [r3, r2]
 8008fe8:	2202      	movs	r2, #2
 8008fea:	431a      	orrs	r2, r3
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2184      	movs	r1, #132	; 0x84
 8008ff0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008ff2:	23a4      	movs	r3, #164	; 0xa4
 8008ff4:	18fb      	adds	r3, r7, r3
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	2208      	movs	r2, #8
 8008ffa:	4013      	ands	r3, r2
 8008ffc:	d017      	beq.n	800902e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008ffe:	23a0      	movs	r3, #160	; 0xa0
 8009000:	18fb      	adds	r3, r7, r3
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	2220      	movs	r2, #32
 8009006:	4013      	ands	r3, r2
 8009008:	d105      	bne.n	8009016 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800900a:	239c      	movs	r3, #156	; 0x9c
 800900c:	18fb      	adds	r3, r7, r3
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	2201      	movs	r2, #1
 8009012:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009014:	d00b      	beq.n	800902e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	2208      	movs	r2, #8
 800901c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2284      	movs	r2, #132	; 0x84
 8009022:	589b      	ldr	r3, [r3, r2]
 8009024:	2208      	movs	r2, #8
 8009026:	431a      	orrs	r2, r3
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2184      	movs	r1, #132	; 0x84
 800902c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800902e:	23a4      	movs	r3, #164	; 0xa4
 8009030:	18fb      	adds	r3, r7, r3
 8009032:	681a      	ldr	r2, [r3, #0]
 8009034:	2380      	movs	r3, #128	; 0x80
 8009036:	011b      	lsls	r3, r3, #4
 8009038:	4013      	ands	r3, r2
 800903a:	d013      	beq.n	8009064 <HAL_UART_IRQHandler+0x198>
 800903c:	23a0      	movs	r3, #160	; 0xa0
 800903e:	18fb      	adds	r3, r7, r3
 8009040:	681a      	ldr	r2, [r3, #0]
 8009042:	2380      	movs	r3, #128	; 0x80
 8009044:	04db      	lsls	r3, r3, #19
 8009046:	4013      	ands	r3, r2
 8009048:	d00c      	beq.n	8009064 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	2280      	movs	r2, #128	; 0x80
 8009050:	0112      	lsls	r2, r2, #4
 8009052:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2284      	movs	r2, #132	; 0x84
 8009058:	589b      	ldr	r3, [r3, r2]
 800905a:	2220      	movs	r2, #32
 800905c:	431a      	orrs	r2, r3
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2184      	movs	r1, #132	; 0x84
 8009062:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2284      	movs	r2, #132	; 0x84
 8009068:	589b      	ldr	r3, [r3, r2]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d100      	bne.n	8009070 <HAL_UART_IRQHandler+0x1a4>
 800906e:	e201      	b.n	8009474 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009070:	23a4      	movs	r3, #164	; 0xa4
 8009072:	18fb      	adds	r3, r7, r3
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	2220      	movs	r2, #32
 8009078:	4013      	ands	r3, r2
 800907a:	d00e      	beq.n	800909a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800907c:	23a0      	movs	r3, #160	; 0xa0
 800907e:	18fb      	adds	r3, r7, r3
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	2220      	movs	r2, #32
 8009084:	4013      	ands	r3, r2
 8009086:	d008      	beq.n	800909a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800908c:	2b00      	cmp	r3, #0
 800908e:	d004      	beq.n	800909a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009094:	687a      	ldr	r2, [r7, #4]
 8009096:	0010      	movs	r0, r2
 8009098:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2284      	movs	r2, #132	; 0x84
 800909e:	589b      	ldr	r3, [r3, r2]
 80090a0:	2194      	movs	r1, #148	; 0x94
 80090a2:	187a      	adds	r2, r7, r1
 80090a4:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	689b      	ldr	r3, [r3, #8]
 80090ac:	2240      	movs	r2, #64	; 0x40
 80090ae:	4013      	ands	r3, r2
 80090b0:	2b40      	cmp	r3, #64	; 0x40
 80090b2:	d004      	beq.n	80090be <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80090b4:	187b      	adds	r3, r7, r1
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	2228      	movs	r2, #40	; 0x28
 80090ba:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80090bc:	d047      	beq.n	800914e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	0018      	movs	r0, r3
 80090c2:	f000 ff2b 	bl	8009f1c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	2240      	movs	r2, #64	; 0x40
 80090ce:	4013      	ands	r3, r2
 80090d0:	2b40      	cmp	r3, #64	; 0x40
 80090d2:	d137      	bne.n	8009144 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090d4:	f3ef 8310 	mrs	r3, PRIMASK
 80090d8:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80090da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090dc:	2090      	movs	r0, #144	; 0x90
 80090de:	183a      	adds	r2, r7, r0
 80090e0:	6013      	str	r3, [r2, #0]
 80090e2:	2301      	movs	r3, #1
 80090e4:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80090e8:	f383 8810 	msr	PRIMASK, r3
}
 80090ec:	46c0      	nop			; (mov r8, r8)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	689a      	ldr	r2, [r3, #8]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2140      	movs	r1, #64	; 0x40
 80090fa:	438a      	bics	r2, r1
 80090fc:	609a      	str	r2, [r3, #8]
 80090fe:	183b      	adds	r3, r7, r0
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009104:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009106:	f383 8810 	msr	PRIMASK, r3
}
 800910a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009110:	2b00      	cmp	r3, #0
 8009112:	d012      	beq.n	800913a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009118:	4a14      	ldr	r2, [pc, #80]	; (800916c <HAL_UART_IRQHandler+0x2a0>)
 800911a:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009120:	0018      	movs	r0, r3
 8009122:	f7fd fad1 	bl	80066c8 <HAL_DMA_Abort_IT>
 8009126:	1e03      	subs	r3, r0, #0
 8009128:	d01a      	beq.n	8009160 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800912e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009134:	0018      	movs	r0, r3
 8009136:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009138:	e012      	b.n	8009160 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	0018      	movs	r0, r3
 800913e:	f000 f9b7 	bl	80094b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009142:	e00d      	b.n	8009160 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	0018      	movs	r0, r3
 8009148:	f000 f9b2 	bl	80094b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800914c:	e008      	b.n	8009160 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	0018      	movs	r0, r3
 8009152:	f000 f9ad 	bl	80094b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2284      	movs	r2, #132	; 0x84
 800915a:	2100      	movs	r1, #0
 800915c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800915e:	e189      	b.n	8009474 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009160:	46c0      	nop			; (mov r8, r8)
    return;
 8009162:	e187      	b.n	8009474 <HAL_UART_IRQHandler+0x5a8>
 8009164:	0000080f 	.word	0x0000080f
 8009168:	04000120 	.word	0x04000120
 800916c:	08009fe5 	.word	0x08009fe5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009174:	2b01      	cmp	r3, #1
 8009176:	d000      	beq.n	800917a <HAL_UART_IRQHandler+0x2ae>
 8009178:	e13b      	b.n	80093f2 <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800917a:	23a4      	movs	r3, #164	; 0xa4
 800917c:	18fb      	adds	r3, r7, r3
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2210      	movs	r2, #16
 8009182:	4013      	ands	r3, r2
 8009184:	d100      	bne.n	8009188 <HAL_UART_IRQHandler+0x2bc>
 8009186:	e134      	b.n	80093f2 <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009188:	23a0      	movs	r3, #160	; 0xa0
 800918a:	18fb      	adds	r3, r7, r3
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	2210      	movs	r2, #16
 8009190:	4013      	ands	r3, r2
 8009192:	d100      	bne.n	8009196 <HAL_UART_IRQHandler+0x2ca>
 8009194:	e12d      	b.n	80093f2 <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	2210      	movs	r2, #16
 800919c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	689b      	ldr	r3, [r3, #8]
 80091a4:	2240      	movs	r2, #64	; 0x40
 80091a6:	4013      	ands	r3, r2
 80091a8:	2b40      	cmp	r3, #64	; 0x40
 80091aa:	d000      	beq.n	80091ae <HAL_UART_IRQHandler+0x2e2>
 80091ac:	e0a1      	b.n	80092f2 <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	685a      	ldr	r2, [r3, #4]
 80091b6:	217e      	movs	r1, #126	; 0x7e
 80091b8:	187b      	adds	r3, r7, r1
 80091ba:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80091bc:	187b      	adds	r3, r7, r1
 80091be:	881b      	ldrh	r3, [r3, #0]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d100      	bne.n	80091c6 <HAL_UART_IRQHandler+0x2fa>
 80091c4:	e158      	b.n	8009478 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2258      	movs	r2, #88	; 0x58
 80091ca:	5a9b      	ldrh	r3, [r3, r2]
 80091cc:	187a      	adds	r2, r7, r1
 80091ce:	8812      	ldrh	r2, [r2, #0]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d300      	bcc.n	80091d6 <HAL_UART_IRQHandler+0x30a>
 80091d4:	e150      	b.n	8009478 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	187a      	adds	r2, r7, r1
 80091da:	215a      	movs	r1, #90	; 0x5a
 80091dc:	8812      	ldrh	r2, [r2, #0]
 80091de:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	2220      	movs	r2, #32
 80091ea:	4013      	ands	r3, r2
 80091ec:	d16f      	bne.n	80092ce <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091ee:	f3ef 8310 	mrs	r3, PRIMASK
 80091f2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80091f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80091f6:	67bb      	str	r3, [r7, #120]	; 0x78
 80091f8:	2301      	movs	r3, #1
 80091fa:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091fe:	f383 8810 	msr	PRIMASK, r3
}
 8009202:	46c0      	nop			; (mov r8, r8)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	499e      	ldr	r1, [pc, #632]	; (8009488 <HAL_UART_IRQHandler+0x5bc>)
 8009210:	400a      	ands	r2, r1
 8009212:	601a      	str	r2, [r3, #0]
 8009214:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009216:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800921a:	f383 8810 	msr	PRIMASK, r3
}
 800921e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009220:	f3ef 8310 	mrs	r3, PRIMASK
 8009224:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8009226:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009228:	677b      	str	r3, [r7, #116]	; 0x74
 800922a:	2301      	movs	r3, #1
 800922c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800922e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009230:	f383 8810 	msr	PRIMASK, r3
}
 8009234:	46c0      	nop			; (mov r8, r8)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	689a      	ldr	r2, [r3, #8]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	2101      	movs	r1, #1
 8009242:	438a      	bics	r2, r1
 8009244:	609a      	str	r2, [r3, #8]
 8009246:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009248:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800924a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800924c:	f383 8810 	msr	PRIMASK, r3
}
 8009250:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009252:	f3ef 8310 	mrs	r3, PRIMASK
 8009256:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8009258:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800925a:	673b      	str	r3, [r7, #112]	; 0x70
 800925c:	2301      	movs	r3, #1
 800925e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009260:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009262:	f383 8810 	msr	PRIMASK, r3
}
 8009266:	46c0      	nop			; (mov r8, r8)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	689a      	ldr	r2, [r3, #8]
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	2140      	movs	r1, #64	; 0x40
 8009274:	438a      	bics	r2, r1
 8009276:	609a      	str	r2, [r3, #8]
 8009278:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800927a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800927c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800927e:	f383 8810 	msr	PRIMASK, r3
}
 8009282:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2280      	movs	r2, #128	; 0x80
 8009288:	2120      	movs	r1, #32
 800928a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009292:	f3ef 8310 	mrs	r3, PRIMASK
 8009296:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8009298:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800929a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800929c:	2301      	movs	r3, #1
 800929e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80092a2:	f383 8810 	msr	PRIMASK, r3
}
 80092a6:	46c0      	nop			; (mov r8, r8)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	2110      	movs	r1, #16
 80092b4:	438a      	bics	r2, r1
 80092b6:	601a      	str	r2, [r3, #0]
 80092b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092ba:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80092be:	f383 8810 	msr	PRIMASK, r3
}
 80092c2:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80092c8:	0018      	movs	r0, r3
 80092ca:	f7fd f9bd 	bl	8006648 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2202      	movs	r2, #2
 80092d2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2258      	movs	r2, #88	; 0x58
 80092d8:	5a9a      	ldrh	r2, [r3, r2]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	215a      	movs	r1, #90	; 0x5a
 80092de:	5a5b      	ldrh	r3, [r3, r1]
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	1ad3      	subs	r3, r2, r3
 80092e4:	b29a      	uxth	r2, r3
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	0011      	movs	r1, r2
 80092ea:	0018      	movs	r0, r3
 80092ec:	f7fa ff84 	bl	80041f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80092f0:	e0c2      	b.n	8009478 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2258      	movs	r2, #88	; 0x58
 80092f6:	5a99      	ldrh	r1, [r3, r2]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	225a      	movs	r2, #90	; 0x5a
 80092fc:	5a9b      	ldrh	r3, [r3, r2]
 80092fe:	b29a      	uxth	r2, r3
 8009300:	208e      	movs	r0, #142	; 0x8e
 8009302:	183b      	adds	r3, r7, r0
 8009304:	1a8a      	subs	r2, r1, r2
 8009306:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	225a      	movs	r2, #90	; 0x5a
 800930c:	5a9b      	ldrh	r3, [r3, r2]
 800930e:	b29b      	uxth	r3, r3
 8009310:	2b00      	cmp	r3, #0
 8009312:	d100      	bne.n	8009316 <HAL_UART_IRQHandler+0x44a>
 8009314:	e0b2      	b.n	800947c <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8009316:	183b      	adds	r3, r7, r0
 8009318:	881b      	ldrh	r3, [r3, #0]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d100      	bne.n	8009320 <HAL_UART_IRQHandler+0x454>
 800931e:	e0ad      	b.n	800947c <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009320:	f3ef 8310 	mrs	r3, PRIMASK
 8009324:	60fb      	str	r3, [r7, #12]
  return(result);
 8009326:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009328:	2488      	movs	r4, #136	; 0x88
 800932a:	193a      	adds	r2, r7, r4
 800932c:	6013      	str	r3, [r2, #0]
 800932e:	2301      	movs	r3, #1
 8009330:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	f383 8810 	msr	PRIMASK, r3
}
 8009338:	46c0      	nop			; (mov r8, r8)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	681a      	ldr	r2, [r3, #0]
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4951      	ldr	r1, [pc, #324]	; (800948c <HAL_UART_IRQHandler+0x5c0>)
 8009346:	400a      	ands	r2, r1
 8009348:	601a      	str	r2, [r3, #0]
 800934a:	193b      	adds	r3, r7, r4
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	f383 8810 	msr	PRIMASK, r3
}
 8009356:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009358:	f3ef 8310 	mrs	r3, PRIMASK
 800935c:	61bb      	str	r3, [r7, #24]
  return(result);
 800935e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009360:	2484      	movs	r4, #132	; 0x84
 8009362:	193a      	adds	r2, r7, r4
 8009364:	6013      	str	r3, [r2, #0]
 8009366:	2301      	movs	r3, #1
 8009368:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800936a:	69fb      	ldr	r3, [r7, #28]
 800936c:	f383 8810 	msr	PRIMASK, r3
}
 8009370:	46c0      	nop			; (mov r8, r8)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	689a      	ldr	r2, [r3, #8]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	2101      	movs	r1, #1
 800937e:	438a      	bics	r2, r1
 8009380:	609a      	str	r2, [r3, #8]
 8009382:	193b      	adds	r3, r7, r4
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009388:	6a3b      	ldr	r3, [r7, #32]
 800938a:	f383 8810 	msr	PRIMASK, r3
}
 800938e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2280      	movs	r2, #128	; 0x80
 8009394:	2120      	movs	r1, #32
 8009396:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2200      	movs	r2, #0
 80093a2:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093a4:	f3ef 8310 	mrs	r3, PRIMASK
 80093a8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80093aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093ac:	2480      	movs	r4, #128	; 0x80
 80093ae:	193a      	adds	r2, r7, r4
 80093b0:	6013      	str	r3, [r2, #0]
 80093b2:	2301      	movs	r3, #1
 80093b4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093b8:	f383 8810 	msr	PRIMASK, r3
}
 80093bc:	46c0      	nop			; (mov r8, r8)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	681a      	ldr	r2, [r3, #0]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	2110      	movs	r1, #16
 80093ca:	438a      	bics	r2, r1
 80093cc:	601a      	str	r2, [r3, #0]
 80093ce:	193b      	adds	r3, r7, r4
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093d6:	f383 8810 	msr	PRIMASK, r3
}
 80093da:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2202      	movs	r2, #2
 80093e0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80093e2:	183b      	adds	r3, r7, r0
 80093e4:	881a      	ldrh	r2, [r3, #0]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	0011      	movs	r1, r2
 80093ea:	0018      	movs	r0, r3
 80093ec:	f7fa ff04 	bl	80041f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80093f0:	e044      	b.n	800947c <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80093f2:	23a4      	movs	r3, #164	; 0xa4
 80093f4:	18fb      	adds	r3, r7, r3
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	2380      	movs	r3, #128	; 0x80
 80093fa:	035b      	lsls	r3, r3, #13
 80093fc:	4013      	ands	r3, r2
 80093fe:	d010      	beq.n	8009422 <HAL_UART_IRQHandler+0x556>
 8009400:	239c      	movs	r3, #156	; 0x9c
 8009402:	18fb      	adds	r3, r7, r3
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	2380      	movs	r3, #128	; 0x80
 8009408:	03db      	lsls	r3, r3, #15
 800940a:	4013      	ands	r3, r2
 800940c:	d009      	beq.n	8009422 <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	2280      	movs	r2, #128	; 0x80
 8009414:	0352      	lsls	r2, r2, #13
 8009416:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	0018      	movs	r0, r3
 800941c:	f000 ffe8 	bl	800a3f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009420:	e02f      	b.n	8009482 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009422:	23a4      	movs	r3, #164	; 0xa4
 8009424:	18fb      	adds	r3, r7, r3
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	2280      	movs	r2, #128	; 0x80
 800942a:	4013      	ands	r3, r2
 800942c:	d00f      	beq.n	800944e <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800942e:	23a0      	movs	r3, #160	; 0xa0
 8009430:	18fb      	adds	r3, r7, r3
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2280      	movs	r2, #128	; 0x80
 8009436:	4013      	ands	r3, r2
 8009438:	d009      	beq.n	800944e <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800943e:	2b00      	cmp	r3, #0
 8009440:	d01e      	beq.n	8009480 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009446:	687a      	ldr	r2, [r7, #4]
 8009448:	0010      	movs	r0, r2
 800944a:	4798      	blx	r3
    }
    return;
 800944c:	e018      	b.n	8009480 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800944e:	23a4      	movs	r3, #164	; 0xa4
 8009450:	18fb      	adds	r3, r7, r3
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	2240      	movs	r2, #64	; 0x40
 8009456:	4013      	ands	r3, r2
 8009458:	d013      	beq.n	8009482 <HAL_UART_IRQHandler+0x5b6>
 800945a:	23a0      	movs	r3, #160	; 0xa0
 800945c:	18fb      	adds	r3, r7, r3
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	2240      	movs	r2, #64	; 0x40
 8009462:	4013      	ands	r3, r2
 8009464:	d00d      	beq.n	8009482 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	0018      	movs	r0, r3
 800946a:	f000 fdd2 	bl	800a012 <UART_EndTransmit_IT>
    return;
 800946e:	e008      	b.n	8009482 <HAL_UART_IRQHandler+0x5b6>
      return;
 8009470:	46c0      	nop			; (mov r8, r8)
 8009472:	e006      	b.n	8009482 <HAL_UART_IRQHandler+0x5b6>
    return;
 8009474:	46c0      	nop			; (mov r8, r8)
 8009476:	e004      	b.n	8009482 <HAL_UART_IRQHandler+0x5b6>
      return;
 8009478:	46c0      	nop			; (mov r8, r8)
 800947a:	e002      	b.n	8009482 <HAL_UART_IRQHandler+0x5b6>
      return;
 800947c:	46c0      	nop			; (mov r8, r8)
 800947e:	e000      	b.n	8009482 <HAL_UART_IRQHandler+0x5b6>
    return;
 8009480:	46c0      	nop			; (mov r8, r8)
  }

}
 8009482:	46bd      	mov	sp, r7
 8009484:	b02b      	add	sp, #172	; 0xac
 8009486:	bd90      	pop	{r4, r7, pc}
 8009488:	fffffeff 	.word	0xfffffeff
 800948c:	fffffedf 	.word	0xfffffedf

08009490 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b082      	sub	sp, #8
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009498:	46c0      	nop			; (mov r8, r8)
 800949a:	46bd      	mov	sp, r7
 800949c:	b002      	add	sp, #8
 800949e:	bd80      	pop	{r7, pc}

080094a0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b082      	sub	sp, #8
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80094a8:	46c0      	nop			; (mov r8, r8)
 80094aa:	46bd      	mov	sp, r7
 80094ac:	b002      	add	sp, #8
 80094ae:	bd80      	pop	{r7, pc}

080094b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b082      	sub	sp, #8
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80094b8:	46c0      	nop			; (mov r8, r8)
 80094ba:	46bd      	mov	sp, r7
 80094bc:	b002      	add	sp, #8
 80094be:	bd80      	pop	{r7, pc}

080094c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80094c0:	b5b0      	push	{r4, r5, r7, lr}
 80094c2:	b08e      	sub	sp, #56	; 0x38
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80094c8:	231a      	movs	r3, #26
 80094ca:	2218      	movs	r2, #24
 80094cc:	189b      	adds	r3, r3, r2
 80094ce:	19db      	adds	r3, r3, r7
 80094d0:	2200      	movs	r2, #0
 80094d2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	689a      	ldr	r2, [r3, #8]
 80094d8:	69fb      	ldr	r3, [r7, #28]
 80094da:	691b      	ldr	r3, [r3, #16]
 80094dc:	431a      	orrs	r2, r3
 80094de:	69fb      	ldr	r3, [r7, #28]
 80094e0:	695b      	ldr	r3, [r3, #20]
 80094e2:	431a      	orrs	r2, r3
 80094e4:	69fb      	ldr	r3, [r7, #28]
 80094e6:	69db      	ldr	r3, [r3, #28]
 80094e8:	4313      	orrs	r3, r2
 80094ea:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80094ec:	69fb      	ldr	r3, [r7, #28]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4ac3      	ldr	r2, [pc, #780]	; (8009800 <UART_SetConfig+0x340>)
 80094f4:	4013      	ands	r3, r2
 80094f6:	0019      	movs	r1, r3
 80094f8:	69fb      	ldr	r3, [r7, #28]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80094fe:	430a      	orrs	r2, r1
 8009500:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009502:	69fb      	ldr	r3, [r7, #28]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	4abe      	ldr	r2, [pc, #760]	; (8009804 <UART_SetConfig+0x344>)
 800950a:	4013      	ands	r3, r2
 800950c:	0019      	movs	r1, r3
 800950e:	69fb      	ldr	r3, [r7, #28]
 8009510:	68da      	ldr	r2, [r3, #12]
 8009512:	69fb      	ldr	r3, [r7, #28]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	430a      	orrs	r2, r1
 8009518:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800951a:	69fb      	ldr	r3, [r7, #28]
 800951c:	699b      	ldr	r3, [r3, #24]
 800951e:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009520:	69fb      	ldr	r3, [r7, #28]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4ab8      	ldr	r2, [pc, #736]	; (8009808 <UART_SetConfig+0x348>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d004      	beq.n	8009534 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800952a:	69fb      	ldr	r3, [r7, #28]
 800952c:	6a1b      	ldr	r3, [r3, #32]
 800952e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009530:	4313      	orrs	r3, r2
 8009532:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009534:	69fb      	ldr	r3, [r7, #28]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	4ab4      	ldr	r2, [pc, #720]	; (800980c <UART_SetConfig+0x34c>)
 800953c:	4013      	ands	r3, r2
 800953e:	0019      	movs	r1, r3
 8009540:	69fb      	ldr	r3, [r7, #28]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009546:	430a      	orrs	r2, r1
 8009548:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800954a:	69fb      	ldr	r3, [r7, #28]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4ab0      	ldr	r2, [pc, #704]	; (8009810 <UART_SetConfig+0x350>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d131      	bne.n	80095b8 <UART_SetConfig+0xf8>
 8009554:	4baf      	ldr	r3, [pc, #700]	; (8009814 <UART_SetConfig+0x354>)
 8009556:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009558:	2203      	movs	r2, #3
 800955a:	4013      	ands	r3, r2
 800955c:	2b03      	cmp	r3, #3
 800955e:	d01d      	beq.n	800959c <UART_SetConfig+0xdc>
 8009560:	d823      	bhi.n	80095aa <UART_SetConfig+0xea>
 8009562:	2b02      	cmp	r3, #2
 8009564:	d00c      	beq.n	8009580 <UART_SetConfig+0xc0>
 8009566:	d820      	bhi.n	80095aa <UART_SetConfig+0xea>
 8009568:	2b00      	cmp	r3, #0
 800956a:	d002      	beq.n	8009572 <UART_SetConfig+0xb2>
 800956c:	2b01      	cmp	r3, #1
 800956e:	d00e      	beq.n	800958e <UART_SetConfig+0xce>
 8009570:	e01b      	b.n	80095aa <UART_SetConfig+0xea>
 8009572:	231b      	movs	r3, #27
 8009574:	2218      	movs	r2, #24
 8009576:	189b      	adds	r3, r3, r2
 8009578:	19db      	adds	r3, r3, r7
 800957a:	2201      	movs	r2, #1
 800957c:	701a      	strb	r2, [r3, #0]
 800957e:	e0b4      	b.n	80096ea <UART_SetConfig+0x22a>
 8009580:	231b      	movs	r3, #27
 8009582:	2218      	movs	r2, #24
 8009584:	189b      	adds	r3, r3, r2
 8009586:	19db      	adds	r3, r3, r7
 8009588:	2202      	movs	r2, #2
 800958a:	701a      	strb	r2, [r3, #0]
 800958c:	e0ad      	b.n	80096ea <UART_SetConfig+0x22a>
 800958e:	231b      	movs	r3, #27
 8009590:	2218      	movs	r2, #24
 8009592:	189b      	adds	r3, r3, r2
 8009594:	19db      	adds	r3, r3, r7
 8009596:	2204      	movs	r2, #4
 8009598:	701a      	strb	r2, [r3, #0]
 800959a:	e0a6      	b.n	80096ea <UART_SetConfig+0x22a>
 800959c:	231b      	movs	r3, #27
 800959e:	2218      	movs	r2, #24
 80095a0:	189b      	adds	r3, r3, r2
 80095a2:	19db      	adds	r3, r3, r7
 80095a4:	2208      	movs	r2, #8
 80095a6:	701a      	strb	r2, [r3, #0]
 80095a8:	e09f      	b.n	80096ea <UART_SetConfig+0x22a>
 80095aa:	231b      	movs	r3, #27
 80095ac:	2218      	movs	r2, #24
 80095ae:	189b      	adds	r3, r3, r2
 80095b0:	19db      	adds	r3, r3, r7
 80095b2:	2210      	movs	r2, #16
 80095b4:	701a      	strb	r2, [r3, #0]
 80095b6:	e098      	b.n	80096ea <UART_SetConfig+0x22a>
 80095b8:	69fb      	ldr	r3, [r7, #28]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a96      	ldr	r2, [pc, #600]	; (8009818 <UART_SetConfig+0x358>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d131      	bne.n	8009626 <UART_SetConfig+0x166>
 80095c2:	4b94      	ldr	r3, [pc, #592]	; (8009814 <UART_SetConfig+0x354>)
 80095c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80095c6:	220c      	movs	r2, #12
 80095c8:	4013      	ands	r3, r2
 80095ca:	2b0c      	cmp	r3, #12
 80095cc:	d01d      	beq.n	800960a <UART_SetConfig+0x14a>
 80095ce:	d823      	bhi.n	8009618 <UART_SetConfig+0x158>
 80095d0:	2b08      	cmp	r3, #8
 80095d2:	d00c      	beq.n	80095ee <UART_SetConfig+0x12e>
 80095d4:	d820      	bhi.n	8009618 <UART_SetConfig+0x158>
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d002      	beq.n	80095e0 <UART_SetConfig+0x120>
 80095da:	2b04      	cmp	r3, #4
 80095dc:	d00e      	beq.n	80095fc <UART_SetConfig+0x13c>
 80095de:	e01b      	b.n	8009618 <UART_SetConfig+0x158>
 80095e0:	231b      	movs	r3, #27
 80095e2:	2218      	movs	r2, #24
 80095e4:	189b      	adds	r3, r3, r2
 80095e6:	19db      	adds	r3, r3, r7
 80095e8:	2200      	movs	r2, #0
 80095ea:	701a      	strb	r2, [r3, #0]
 80095ec:	e07d      	b.n	80096ea <UART_SetConfig+0x22a>
 80095ee:	231b      	movs	r3, #27
 80095f0:	2218      	movs	r2, #24
 80095f2:	189b      	adds	r3, r3, r2
 80095f4:	19db      	adds	r3, r3, r7
 80095f6:	2202      	movs	r2, #2
 80095f8:	701a      	strb	r2, [r3, #0]
 80095fa:	e076      	b.n	80096ea <UART_SetConfig+0x22a>
 80095fc:	231b      	movs	r3, #27
 80095fe:	2218      	movs	r2, #24
 8009600:	189b      	adds	r3, r3, r2
 8009602:	19db      	adds	r3, r3, r7
 8009604:	2204      	movs	r2, #4
 8009606:	701a      	strb	r2, [r3, #0]
 8009608:	e06f      	b.n	80096ea <UART_SetConfig+0x22a>
 800960a:	231b      	movs	r3, #27
 800960c:	2218      	movs	r2, #24
 800960e:	189b      	adds	r3, r3, r2
 8009610:	19db      	adds	r3, r3, r7
 8009612:	2208      	movs	r2, #8
 8009614:	701a      	strb	r2, [r3, #0]
 8009616:	e068      	b.n	80096ea <UART_SetConfig+0x22a>
 8009618:	231b      	movs	r3, #27
 800961a:	2218      	movs	r2, #24
 800961c:	189b      	adds	r3, r3, r2
 800961e:	19db      	adds	r3, r3, r7
 8009620:	2210      	movs	r2, #16
 8009622:	701a      	strb	r2, [r3, #0]
 8009624:	e061      	b.n	80096ea <UART_SetConfig+0x22a>
 8009626:	69fb      	ldr	r3, [r7, #28]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a7c      	ldr	r2, [pc, #496]	; (800981c <UART_SetConfig+0x35c>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d106      	bne.n	800963e <UART_SetConfig+0x17e>
 8009630:	231b      	movs	r3, #27
 8009632:	2218      	movs	r2, #24
 8009634:	189b      	adds	r3, r3, r2
 8009636:	19db      	adds	r3, r3, r7
 8009638:	2200      	movs	r2, #0
 800963a:	701a      	strb	r2, [r3, #0]
 800963c:	e055      	b.n	80096ea <UART_SetConfig+0x22a>
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	4a77      	ldr	r2, [pc, #476]	; (8009820 <UART_SetConfig+0x360>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d106      	bne.n	8009656 <UART_SetConfig+0x196>
 8009648:	231b      	movs	r3, #27
 800964a:	2218      	movs	r2, #24
 800964c:	189b      	adds	r3, r3, r2
 800964e:	19db      	adds	r3, r3, r7
 8009650:	2200      	movs	r2, #0
 8009652:	701a      	strb	r2, [r3, #0]
 8009654:	e049      	b.n	80096ea <UART_SetConfig+0x22a>
 8009656:	69fb      	ldr	r3, [r7, #28]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a6b      	ldr	r2, [pc, #428]	; (8009808 <UART_SetConfig+0x348>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d13e      	bne.n	80096de <UART_SetConfig+0x21e>
 8009660:	4b6c      	ldr	r3, [pc, #432]	; (8009814 <UART_SetConfig+0x354>)
 8009662:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009664:	23c0      	movs	r3, #192	; 0xc0
 8009666:	011b      	lsls	r3, r3, #4
 8009668:	4013      	ands	r3, r2
 800966a:	22c0      	movs	r2, #192	; 0xc0
 800966c:	0112      	lsls	r2, r2, #4
 800966e:	4293      	cmp	r3, r2
 8009670:	d027      	beq.n	80096c2 <UART_SetConfig+0x202>
 8009672:	22c0      	movs	r2, #192	; 0xc0
 8009674:	0112      	lsls	r2, r2, #4
 8009676:	4293      	cmp	r3, r2
 8009678:	d82a      	bhi.n	80096d0 <UART_SetConfig+0x210>
 800967a:	2280      	movs	r2, #128	; 0x80
 800967c:	0112      	lsls	r2, r2, #4
 800967e:	4293      	cmp	r3, r2
 8009680:	d011      	beq.n	80096a6 <UART_SetConfig+0x1e6>
 8009682:	2280      	movs	r2, #128	; 0x80
 8009684:	0112      	lsls	r2, r2, #4
 8009686:	4293      	cmp	r3, r2
 8009688:	d822      	bhi.n	80096d0 <UART_SetConfig+0x210>
 800968a:	2b00      	cmp	r3, #0
 800968c:	d004      	beq.n	8009698 <UART_SetConfig+0x1d8>
 800968e:	2280      	movs	r2, #128	; 0x80
 8009690:	00d2      	lsls	r2, r2, #3
 8009692:	4293      	cmp	r3, r2
 8009694:	d00e      	beq.n	80096b4 <UART_SetConfig+0x1f4>
 8009696:	e01b      	b.n	80096d0 <UART_SetConfig+0x210>
 8009698:	231b      	movs	r3, #27
 800969a:	2218      	movs	r2, #24
 800969c:	189b      	adds	r3, r3, r2
 800969e:	19db      	adds	r3, r3, r7
 80096a0:	2200      	movs	r2, #0
 80096a2:	701a      	strb	r2, [r3, #0]
 80096a4:	e021      	b.n	80096ea <UART_SetConfig+0x22a>
 80096a6:	231b      	movs	r3, #27
 80096a8:	2218      	movs	r2, #24
 80096aa:	189b      	adds	r3, r3, r2
 80096ac:	19db      	adds	r3, r3, r7
 80096ae:	2202      	movs	r2, #2
 80096b0:	701a      	strb	r2, [r3, #0]
 80096b2:	e01a      	b.n	80096ea <UART_SetConfig+0x22a>
 80096b4:	231b      	movs	r3, #27
 80096b6:	2218      	movs	r2, #24
 80096b8:	189b      	adds	r3, r3, r2
 80096ba:	19db      	adds	r3, r3, r7
 80096bc:	2204      	movs	r2, #4
 80096be:	701a      	strb	r2, [r3, #0]
 80096c0:	e013      	b.n	80096ea <UART_SetConfig+0x22a>
 80096c2:	231b      	movs	r3, #27
 80096c4:	2218      	movs	r2, #24
 80096c6:	189b      	adds	r3, r3, r2
 80096c8:	19db      	adds	r3, r3, r7
 80096ca:	2208      	movs	r2, #8
 80096cc:	701a      	strb	r2, [r3, #0]
 80096ce:	e00c      	b.n	80096ea <UART_SetConfig+0x22a>
 80096d0:	231b      	movs	r3, #27
 80096d2:	2218      	movs	r2, #24
 80096d4:	189b      	adds	r3, r3, r2
 80096d6:	19db      	adds	r3, r3, r7
 80096d8:	2210      	movs	r2, #16
 80096da:	701a      	strb	r2, [r3, #0]
 80096dc:	e005      	b.n	80096ea <UART_SetConfig+0x22a>
 80096de:	231b      	movs	r3, #27
 80096e0:	2218      	movs	r2, #24
 80096e2:	189b      	adds	r3, r3, r2
 80096e4:	19db      	adds	r3, r3, r7
 80096e6:	2210      	movs	r2, #16
 80096e8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80096ea:	69fb      	ldr	r3, [r7, #28]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a46      	ldr	r2, [pc, #280]	; (8009808 <UART_SetConfig+0x348>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d000      	beq.n	80096f6 <UART_SetConfig+0x236>
 80096f4:	e09a      	b.n	800982c <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80096f6:	231b      	movs	r3, #27
 80096f8:	2218      	movs	r2, #24
 80096fa:	189b      	adds	r3, r3, r2
 80096fc:	19db      	adds	r3, r3, r7
 80096fe:	781b      	ldrb	r3, [r3, #0]
 8009700:	2b08      	cmp	r3, #8
 8009702:	d01d      	beq.n	8009740 <UART_SetConfig+0x280>
 8009704:	dc20      	bgt.n	8009748 <UART_SetConfig+0x288>
 8009706:	2b04      	cmp	r3, #4
 8009708:	d015      	beq.n	8009736 <UART_SetConfig+0x276>
 800970a:	dc1d      	bgt.n	8009748 <UART_SetConfig+0x288>
 800970c:	2b00      	cmp	r3, #0
 800970e:	d002      	beq.n	8009716 <UART_SetConfig+0x256>
 8009710:	2b02      	cmp	r3, #2
 8009712:	d005      	beq.n	8009720 <UART_SetConfig+0x260>
 8009714:	e018      	b.n	8009748 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009716:	f7fe ff11 	bl	800853c <HAL_RCC_GetPCLK1Freq>
 800971a:	0003      	movs	r3, r0
 800971c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800971e:	e01c      	b.n	800975a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009720:	4b3c      	ldr	r3, [pc, #240]	; (8009814 <UART_SetConfig+0x354>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	2210      	movs	r2, #16
 8009726:	4013      	ands	r3, r2
 8009728:	d002      	beq.n	8009730 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800972a:	4b3e      	ldr	r3, [pc, #248]	; (8009824 <UART_SetConfig+0x364>)
 800972c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800972e:	e014      	b.n	800975a <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8009730:	4b3d      	ldr	r3, [pc, #244]	; (8009828 <UART_SetConfig+0x368>)
 8009732:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009734:	e011      	b.n	800975a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009736:	f7fe fe51 	bl	80083dc <HAL_RCC_GetSysClockFreq>
 800973a:	0003      	movs	r3, r0
 800973c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800973e:	e00c      	b.n	800975a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009740:	2380      	movs	r3, #128	; 0x80
 8009742:	021b      	lsls	r3, r3, #8
 8009744:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009746:	e008      	b.n	800975a <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8009748:	2300      	movs	r3, #0
 800974a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800974c:	231a      	movs	r3, #26
 800974e:	2218      	movs	r2, #24
 8009750:	189b      	adds	r3, r3, r2
 8009752:	19db      	adds	r3, r3, r7
 8009754:	2201      	movs	r2, #1
 8009756:	701a      	strb	r2, [r3, #0]
        break;
 8009758:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800975a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800975c:	2b00      	cmp	r3, #0
 800975e:	d100      	bne.n	8009762 <UART_SetConfig+0x2a2>
 8009760:	e133      	b.n	80099ca <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009762:	69fb      	ldr	r3, [r7, #28]
 8009764:	685a      	ldr	r2, [r3, #4]
 8009766:	0013      	movs	r3, r2
 8009768:	005b      	lsls	r3, r3, #1
 800976a:	189b      	adds	r3, r3, r2
 800976c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800976e:	429a      	cmp	r2, r3
 8009770:	d305      	bcc.n	800977e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009772:	69fb      	ldr	r3, [r7, #28]
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009778:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800977a:	429a      	cmp	r2, r3
 800977c:	d906      	bls.n	800978c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800977e:	231a      	movs	r3, #26
 8009780:	2218      	movs	r2, #24
 8009782:	189b      	adds	r3, r3, r2
 8009784:	19db      	adds	r3, r3, r7
 8009786:	2201      	movs	r2, #1
 8009788:	701a      	strb	r2, [r3, #0]
 800978a:	e11e      	b.n	80099ca <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800978c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800978e:	613b      	str	r3, [r7, #16]
 8009790:	2300      	movs	r3, #0
 8009792:	617b      	str	r3, [r7, #20]
 8009794:	6939      	ldr	r1, [r7, #16]
 8009796:	697a      	ldr	r2, [r7, #20]
 8009798:	000b      	movs	r3, r1
 800979a:	0e1b      	lsrs	r3, r3, #24
 800979c:	0010      	movs	r0, r2
 800979e:	0205      	lsls	r5, r0, #8
 80097a0:	431d      	orrs	r5, r3
 80097a2:	000b      	movs	r3, r1
 80097a4:	021c      	lsls	r4, r3, #8
 80097a6:	69fb      	ldr	r3, [r7, #28]
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	085b      	lsrs	r3, r3, #1
 80097ac:	60bb      	str	r3, [r7, #8]
 80097ae:	2300      	movs	r3, #0
 80097b0:	60fb      	str	r3, [r7, #12]
 80097b2:	68b8      	ldr	r0, [r7, #8]
 80097b4:	68f9      	ldr	r1, [r7, #12]
 80097b6:	1900      	adds	r0, r0, r4
 80097b8:	4169      	adcs	r1, r5
 80097ba:	69fb      	ldr	r3, [r7, #28]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	603b      	str	r3, [r7, #0]
 80097c0:	2300      	movs	r3, #0
 80097c2:	607b      	str	r3, [r7, #4]
 80097c4:	683a      	ldr	r2, [r7, #0]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f7f6 fea8 	bl	800051c <__aeabi_uldivmod>
 80097cc:	0002      	movs	r2, r0
 80097ce:	000b      	movs	r3, r1
 80097d0:	0013      	movs	r3, r2
 80097d2:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80097d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097d6:	23c0      	movs	r3, #192	; 0xc0
 80097d8:	009b      	lsls	r3, r3, #2
 80097da:	429a      	cmp	r2, r3
 80097dc:	d309      	bcc.n	80097f2 <UART_SetConfig+0x332>
 80097de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097e0:	2380      	movs	r3, #128	; 0x80
 80097e2:	035b      	lsls	r3, r3, #13
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d204      	bcs.n	80097f2 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80097e8:	69fb      	ldr	r3, [r7, #28]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097ee:	60da      	str	r2, [r3, #12]
 80097f0:	e0eb      	b.n	80099ca <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80097f2:	231a      	movs	r3, #26
 80097f4:	2218      	movs	r2, #24
 80097f6:	189b      	adds	r3, r3, r2
 80097f8:	19db      	adds	r3, r3, r7
 80097fa:	2201      	movs	r2, #1
 80097fc:	701a      	strb	r2, [r3, #0]
 80097fe:	e0e4      	b.n	80099ca <UART_SetConfig+0x50a>
 8009800:	efff69f3 	.word	0xefff69f3
 8009804:	ffffcfff 	.word	0xffffcfff
 8009808:	40004800 	.word	0x40004800
 800980c:	fffff4ff 	.word	0xfffff4ff
 8009810:	40013800 	.word	0x40013800
 8009814:	40021000 	.word	0x40021000
 8009818:	40004400 	.word	0x40004400
 800981c:	40004c00 	.word	0x40004c00
 8009820:	40005000 	.word	0x40005000
 8009824:	003d0900 	.word	0x003d0900
 8009828:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800982c:	69fb      	ldr	r3, [r7, #28]
 800982e:	69da      	ldr	r2, [r3, #28]
 8009830:	2380      	movs	r3, #128	; 0x80
 8009832:	021b      	lsls	r3, r3, #8
 8009834:	429a      	cmp	r2, r3
 8009836:	d000      	beq.n	800983a <UART_SetConfig+0x37a>
 8009838:	e070      	b.n	800991c <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 800983a:	231b      	movs	r3, #27
 800983c:	2218      	movs	r2, #24
 800983e:	189b      	adds	r3, r3, r2
 8009840:	19db      	adds	r3, r3, r7
 8009842:	781b      	ldrb	r3, [r3, #0]
 8009844:	2b08      	cmp	r3, #8
 8009846:	d822      	bhi.n	800988e <UART_SetConfig+0x3ce>
 8009848:	009a      	lsls	r2, r3, #2
 800984a:	4b67      	ldr	r3, [pc, #412]	; (80099e8 <UART_SetConfig+0x528>)
 800984c:	18d3      	adds	r3, r2, r3
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009852:	f7fe fe73 	bl	800853c <HAL_RCC_GetPCLK1Freq>
 8009856:	0003      	movs	r3, r0
 8009858:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800985a:	e021      	b.n	80098a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800985c:	f7fe fe84 	bl	8008568 <HAL_RCC_GetPCLK2Freq>
 8009860:	0003      	movs	r3, r0
 8009862:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009864:	e01c      	b.n	80098a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009866:	4b61      	ldr	r3, [pc, #388]	; (80099ec <UART_SetConfig+0x52c>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	2210      	movs	r2, #16
 800986c:	4013      	ands	r3, r2
 800986e:	d002      	beq.n	8009876 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009870:	4b5f      	ldr	r3, [pc, #380]	; (80099f0 <UART_SetConfig+0x530>)
 8009872:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009874:	e014      	b.n	80098a0 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8009876:	4b5f      	ldr	r3, [pc, #380]	; (80099f4 <UART_SetConfig+0x534>)
 8009878:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800987a:	e011      	b.n	80098a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800987c:	f7fe fdae 	bl	80083dc <HAL_RCC_GetSysClockFreq>
 8009880:	0003      	movs	r3, r0
 8009882:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009884:	e00c      	b.n	80098a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009886:	2380      	movs	r3, #128	; 0x80
 8009888:	021b      	lsls	r3, r3, #8
 800988a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800988c:	e008      	b.n	80098a0 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800988e:	2300      	movs	r3, #0
 8009890:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009892:	231a      	movs	r3, #26
 8009894:	2218      	movs	r2, #24
 8009896:	189b      	adds	r3, r3, r2
 8009898:	19db      	adds	r3, r3, r7
 800989a:	2201      	movs	r2, #1
 800989c:	701a      	strb	r2, [r3, #0]
        break;
 800989e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80098a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d100      	bne.n	80098a8 <UART_SetConfig+0x3e8>
 80098a6:	e090      	b.n	80099ca <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80098a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098aa:	005a      	lsls	r2, r3, #1
 80098ac:	69fb      	ldr	r3, [r7, #28]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	085b      	lsrs	r3, r3, #1
 80098b2:	18d2      	adds	r2, r2, r3
 80098b4:	69fb      	ldr	r3, [r7, #28]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	0019      	movs	r1, r3
 80098ba:	0010      	movs	r0, r2
 80098bc:	f7f6 fc40 	bl	8000140 <__udivsi3>
 80098c0:	0003      	movs	r3, r0
 80098c2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098c6:	2b0f      	cmp	r3, #15
 80098c8:	d921      	bls.n	800990e <UART_SetConfig+0x44e>
 80098ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80098cc:	2380      	movs	r3, #128	; 0x80
 80098ce:	025b      	lsls	r3, r3, #9
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d21c      	bcs.n	800990e <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80098d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098d6:	b29a      	uxth	r2, r3
 80098d8:	200e      	movs	r0, #14
 80098da:	2418      	movs	r4, #24
 80098dc:	1903      	adds	r3, r0, r4
 80098de:	19db      	adds	r3, r3, r7
 80098e0:	210f      	movs	r1, #15
 80098e2:	438a      	bics	r2, r1
 80098e4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80098e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098e8:	085b      	lsrs	r3, r3, #1
 80098ea:	b29b      	uxth	r3, r3
 80098ec:	2207      	movs	r2, #7
 80098ee:	4013      	ands	r3, r2
 80098f0:	b299      	uxth	r1, r3
 80098f2:	1903      	adds	r3, r0, r4
 80098f4:	19db      	adds	r3, r3, r7
 80098f6:	1902      	adds	r2, r0, r4
 80098f8:	19d2      	adds	r2, r2, r7
 80098fa:	8812      	ldrh	r2, [r2, #0]
 80098fc:	430a      	orrs	r2, r1
 80098fe:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8009900:	69fb      	ldr	r3, [r7, #28]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	1902      	adds	r2, r0, r4
 8009906:	19d2      	adds	r2, r2, r7
 8009908:	8812      	ldrh	r2, [r2, #0]
 800990a:	60da      	str	r2, [r3, #12]
 800990c:	e05d      	b.n	80099ca <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800990e:	231a      	movs	r3, #26
 8009910:	2218      	movs	r2, #24
 8009912:	189b      	adds	r3, r3, r2
 8009914:	19db      	adds	r3, r3, r7
 8009916:	2201      	movs	r2, #1
 8009918:	701a      	strb	r2, [r3, #0]
 800991a:	e056      	b.n	80099ca <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800991c:	231b      	movs	r3, #27
 800991e:	2218      	movs	r2, #24
 8009920:	189b      	adds	r3, r3, r2
 8009922:	19db      	adds	r3, r3, r7
 8009924:	781b      	ldrb	r3, [r3, #0]
 8009926:	2b08      	cmp	r3, #8
 8009928:	d822      	bhi.n	8009970 <UART_SetConfig+0x4b0>
 800992a:	009a      	lsls	r2, r3, #2
 800992c:	4b32      	ldr	r3, [pc, #200]	; (80099f8 <UART_SetConfig+0x538>)
 800992e:	18d3      	adds	r3, r2, r3
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009934:	f7fe fe02 	bl	800853c <HAL_RCC_GetPCLK1Freq>
 8009938:	0003      	movs	r3, r0
 800993a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800993c:	e021      	b.n	8009982 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800993e:	f7fe fe13 	bl	8008568 <HAL_RCC_GetPCLK2Freq>
 8009942:	0003      	movs	r3, r0
 8009944:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009946:	e01c      	b.n	8009982 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009948:	4b28      	ldr	r3, [pc, #160]	; (80099ec <UART_SetConfig+0x52c>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	2210      	movs	r2, #16
 800994e:	4013      	ands	r3, r2
 8009950:	d002      	beq.n	8009958 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009952:	4b27      	ldr	r3, [pc, #156]	; (80099f0 <UART_SetConfig+0x530>)
 8009954:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009956:	e014      	b.n	8009982 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8009958:	4b26      	ldr	r3, [pc, #152]	; (80099f4 <UART_SetConfig+0x534>)
 800995a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800995c:	e011      	b.n	8009982 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800995e:	f7fe fd3d 	bl	80083dc <HAL_RCC_GetSysClockFreq>
 8009962:	0003      	movs	r3, r0
 8009964:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009966:	e00c      	b.n	8009982 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009968:	2380      	movs	r3, #128	; 0x80
 800996a:	021b      	lsls	r3, r3, #8
 800996c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800996e:	e008      	b.n	8009982 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8009970:	2300      	movs	r3, #0
 8009972:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009974:	231a      	movs	r3, #26
 8009976:	2218      	movs	r2, #24
 8009978:	189b      	adds	r3, r3, r2
 800997a:	19db      	adds	r3, r3, r7
 800997c:	2201      	movs	r2, #1
 800997e:	701a      	strb	r2, [r3, #0]
        break;
 8009980:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8009982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009984:	2b00      	cmp	r3, #0
 8009986:	d020      	beq.n	80099ca <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009988:	69fb      	ldr	r3, [r7, #28]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	085a      	lsrs	r2, r3, #1
 800998e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009990:	18d2      	adds	r2, r2, r3
 8009992:	69fb      	ldr	r3, [r7, #28]
 8009994:	685b      	ldr	r3, [r3, #4]
 8009996:	0019      	movs	r1, r3
 8009998:	0010      	movs	r0, r2
 800999a:	f7f6 fbd1 	bl	8000140 <__udivsi3>
 800999e:	0003      	movs	r3, r0
 80099a0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099a4:	2b0f      	cmp	r3, #15
 80099a6:	d90a      	bls.n	80099be <UART_SetConfig+0x4fe>
 80099a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80099aa:	2380      	movs	r3, #128	; 0x80
 80099ac:	025b      	lsls	r3, r3, #9
 80099ae:	429a      	cmp	r2, r3
 80099b0:	d205      	bcs.n	80099be <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80099b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099b4:	b29a      	uxth	r2, r3
 80099b6:	69fb      	ldr	r3, [r7, #28]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	60da      	str	r2, [r3, #12]
 80099bc:	e005      	b.n	80099ca <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80099be:	231a      	movs	r3, #26
 80099c0:	2218      	movs	r2, #24
 80099c2:	189b      	adds	r3, r3, r2
 80099c4:	19db      	adds	r3, r3, r7
 80099c6:	2201      	movs	r2, #1
 80099c8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80099ca:	69fb      	ldr	r3, [r7, #28]
 80099cc:	2200      	movs	r2, #0
 80099ce:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80099d0:	69fb      	ldr	r3, [r7, #28]
 80099d2:	2200      	movs	r2, #0
 80099d4:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80099d6:	231a      	movs	r3, #26
 80099d8:	2218      	movs	r2, #24
 80099da:	189b      	adds	r3, r3, r2
 80099dc:	19db      	adds	r3, r3, r7
 80099de:	781b      	ldrb	r3, [r3, #0]
}
 80099e0:	0018      	movs	r0, r3
 80099e2:	46bd      	mov	sp, r7
 80099e4:	b00e      	add	sp, #56	; 0x38
 80099e6:	bdb0      	pop	{r4, r5, r7, pc}
 80099e8:	0800fb5c 	.word	0x0800fb5c
 80099ec:	40021000 	.word	0x40021000
 80099f0:	003d0900 	.word	0x003d0900
 80099f4:	00f42400 	.word	0x00f42400
 80099f8:	0800fb80 	.word	0x0800fb80

080099fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b082      	sub	sp, #8
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a08:	2201      	movs	r2, #1
 8009a0a:	4013      	ands	r3, r2
 8009a0c:	d00b      	beq.n	8009a26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	4a4a      	ldr	r2, [pc, #296]	; (8009b40 <UART_AdvFeatureConfig+0x144>)
 8009a16:	4013      	ands	r3, r2
 8009a18:	0019      	movs	r1, r3
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	430a      	orrs	r2, r1
 8009a24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a2a:	2202      	movs	r2, #2
 8009a2c:	4013      	ands	r3, r2
 8009a2e:	d00b      	beq.n	8009a48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	685b      	ldr	r3, [r3, #4]
 8009a36:	4a43      	ldr	r2, [pc, #268]	; (8009b44 <UART_AdvFeatureConfig+0x148>)
 8009a38:	4013      	ands	r3, r2
 8009a3a:	0019      	movs	r1, r3
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	430a      	orrs	r2, r1
 8009a46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a4c:	2204      	movs	r2, #4
 8009a4e:	4013      	ands	r3, r2
 8009a50:	d00b      	beq.n	8009a6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	4a3b      	ldr	r2, [pc, #236]	; (8009b48 <UART_AdvFeatureConfig+0x14c>)
 8009a5a:	4013      	ands	r3, r2
 8009a5c:	0019      	movs	r1, r3
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	430a      	orrs	r2, r1
 8009a68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a6e:	2208      	movs	r2, #8
 8009a70:	4013      	ands	r3, r2
 8009a72:	d00b      	beq.n	8009a8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	685b      	ldr	r3, [r3, #4]
 8009a7a:	4a34      	ldr	r2, [pc, #208]	; (8009b4c <UART_AdvFeatureConfig+0x150>)
 8009a7c:	4013      	ands	r3, r2
 8009a7e:	0019      	movs	r1, r3
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	430a      	orrs	r2, r1
 8009a8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a90:	2210      	movs	r2, #16
 8009a92:	4013      	ands	r3, r2
 8009a94:	d00b      	beq.n	8009aae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	4a2c      	ldr	r2, [pc, #176]	; (8009b50 <UART_AdvFeatureConfig+0x154>)
 8009a9e:	4013      	ands	r3, r2
 8009aa0:	0019      	movs	r1, r3
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	430a      	orrs	r2, r1
 8009aac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ab2:	2220      	movs	r2, #32
 8009ab4:	4013      	ands	r3, r2
 8009ab6:	d00b      	beq.n	8009ad0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	689b      	ldr	r3, [r3, #8]
 8009abe:	4a25      	ldr	r2, [pc, #148]	; (8009b54 <UART_AdvFeatureConfig+0x158>)
 8009ac0:	4013      	ands	r3, r2
 8009ac2:	0019      	movs	r1, r3
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	430a      	orrs	r2, r1
 8009ace:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ad4:	2240      	movs	r2, #64	; 0x40
 8009ad6:	4013      	ands	r3, r2
 8009ad8:	d01d      	beq.n	8009b16 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	4a1d      	ldr	r2, [pc, #116]	; (8009b58 <UART_AdvFeatureConfig+0x15c>)
 8009ae2:	4013      	ands	r3, r2
 8009ae4:	0019      	movs	r1, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	430a      	orrs	r2, r1
 8009af0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009af6:	2380      	movs	r3, #128	; 0x80
 8009af8:	035b      	lsls	r3, r3, #13
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d10b      	bne.n	8009b16 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	4a15      	ldr	r2, [pc, #84]	; (8009b5c <UART_AdvFeatureConfig+0x160>)
 8009b06:	4013      	ands	r3, r2
 8009b08:	0019      	movs	r1, r3
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	430a      	orrs	r2, r1
 8009b14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b1a:	2280      	movs	r2, #128	; 0x80
 8009b1c:	4013      	ands	r3, r2
 8009b1e:	d00b      	beq.n	8009b38 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	685b      	ldr	r3, [r3, #4]
 8009b26:	4a0e      	ldr	r2, [pc, #56]	; (8009b60 <UART_AdvFeatureConfig+0x164>)
 8009b28:	4013      	ands	r3, r2
 8009b2a:	0019      	movs	r1, r3
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	430a      	orrs	r2, r1
 8009b36:	605a      	str	r2, [r3, #4]
  }
}
 8009b38:	46c0      	nop			; (mov r8, r8)
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	b002      	add	sp, #8
 8009b3e:	bd80      	pop	{r7, pc}
 8009b40:	fffdffff 	.word	0xfffdffff
 8009b44:	fffeffff 	.word	0xfffeffff
 8009b48:	fffbffff 	.word	0xfffbffff
 8009b4c:	ffff7fff 	.word	0xffff7fff
 8009b50:	ffffefff 	.word	0xffffefff
 8009b54:	ffffdfff 	.word	0xffffdfff
 8009b58:	ffefffff 	.word	0xffefffff
 8009b5c:	ff9fffff 	.word	0xff9fffff
 8009b60:	fff7ffff 	.word	0xfff7ffff

08009b64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b092      	sub	sp, #72	; 0x48
 8009b68:	af02      	add	r7, sp, #8
 8009b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2284      	movs	r2, #132	; 0x84
 8009b70:	2100      	movs	r1, #0
 8009b72:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009b74:	f7fb ffce 	bl	8005b14 <HAL_GetTick>
 8009b78:	0003      	movs	r3, r0
 8009b7a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	2208      	movs	r2, #8
 8009b84:	4013      	ands	r3, r2
 8009b86:	2b08      	cmp	r3, #8
 8009b88:	d12c      	bne.n	8009be4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b8c:	2280      	movs	r2, #128	; 0x80
 8009b8e:	0391      	lsls	r1, r2, #14
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	4a46      	ldr	r2, [pc, #280]	; (8009cac <UART_CheckIdleState+0x148>)
 8009b94:	9200      	str	r2, [sp, #0]
 8009b96:	2200      	movs	r2, #0
 8009b98:	f000 f88c 	bl	8009cb4 <UART_WaitOnFlagUntilTimeout>
 8009b9c:	1e03      	subs	r3, r0, #0
 8009b9e:	d021      	beq.n	8009be4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ba0:	f3ef 8310 	mrs	r3, PRIMASK
 8009ba4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8009ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009ba8:	63bb      	str	r3, [r7, #56]	; 0x38
 8009baa:	2301      	movs	r3, #1
 8009bac:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bb0:	f383 8810 	msr	PRIMASK, r3
}
 8009bb4:	46c0      	nop			; (mov r8, r8)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	681a      	ldr	r2, [r3, #0]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	2180      	movs	r1, #128	; 0x80
 8009bc2:	438a      	bics	r2, r1
 8009bc4:	601a      	str	r2, [r3, #0]
 8009bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bcc:	f383 8810 	msr	PRIMASK, r3
}
 8009bd0:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2220      	movs	r2, #32
 8009bd6:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2278      	movs	r2, #120	; 0x78
 8009bdc:	2100      	movs	r1, #0
 8009bde:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009be0:	2303      	movs	r3, #3
 8009be2:	e05f      	b.n	8009ca4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	2204      	movs	r2, #4
 8009bec:	4013      	ands	r3, r2
 8009bee:	2b04      	cmp	r3, #4
 8009bf0:	d146      	bne.n	8009c80 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009bf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bf4:	2280      	movs	r2, #128	; 0x80
 8009bf6:	03d1      	lsls	r1, r2, #15
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	4a2c      	ldr	r2, [pc, #176]	; (8009cac <UART_CheckIdleState+0x148>)
 8009bfc:	9200      	str	r2, [sp, #0]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	f000 f858 	bl	8009cb4 <UART_WaitOnFlagUntilTimeout>
 8009c04:	1e03      	subs	r3, r0, #0
 8009c06:	d03b      	beq.n	8009c80 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c08:	f3ef 8310 	mrs	r3, PRIMASK
 8009c0c:	60fb      	str	r3, [r7, #12]
  return(result);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009c10:	637b      	str	r3, [r7, #52]	; 0x34
 8009c12:	2301      	movs	r3, #1
 8009c14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	f383 8810 	msr	PRIMASK, r3
}
 8009c1c:	46c0      	nop			; (mov r8, r8)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	681a      	ldr	r2, [r3, #0]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4921      	ldr	r1, [pc, #132]	; (8009cb0 <UART_CheckIdleState+0x14c>)
 8009c2a:	400a      	ands	r2, r1
 8009c2c:	601a      	str	r2, [r3, #0]
 8009c2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c30:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	f383 8810 	msr	PRIMASK, r3
}
 8009c38:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8009c3e:	61bb      	str	r3, [r7, #24]
  return(result);
 8009c40:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c42:	633b      	str	r3, [r7, #48]	; 0x30
 8009c44:	2301      	movs	r3, #1
 8009c46:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c48:	69fb      	ldr	r3, [r7, #28]
 8009c4a:	f383 8810 	msr	PRIMASK, r3
}
 8009c4e:	46c0      	nop			; (mov r8, r8)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	689a      	ldr	r2, [r3, #8]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	2101      	movs	r1, #1
 8009c5c:	438a      	bics	r2, r1
 8009c5e:	609a      	str	r2, [r3, #8]
 8009c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c62:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c64:	6a3b      	ldr	r3, [r7, #32]
 8009c66:	f383 8810 	msr	PRIMASK, r3
}
 8009c6a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2280      	movs	r2, #128	; 0x80
 8009c70:	2120      	movs	r1, #32
 8009c72:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2278      	movs	r2, #120	; 0x78
 8009c78:	2100      	movs	r1, #0
 8009c7a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c7c:	2303      	movs	r3, #3
 8009c7e:	e011      	b.n	8009ca4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2220      	movs	r2, #32
 8009c84:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2280      	movs	r2, #128	; 0x80
 8009c8a:	2120      	movs	r1, #32
 8009c8c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2200      	movs	r2, #0
 8009c92:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2278      	movs	r2, #120	; 0x78
 8009c9e:	2100      	movs	r1, #0
 8009ca0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009ca2:	2300      	movs	r3, #0
}
 8009ca4:	0018      	movs	r0, r3
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	b010      	add	sp, #64	; 0x40
 8009caa:	bd80      	pop	{r7, pc}
 8009cac:	01ffffff 	.word	0x01ffffff
 8009cb0:	fffffedf 	.word	0xfffffedf

08009cb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b084      	sub	sp, #16
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	603b      	str	r3, [r7, #0]
 8009cc0:	1dfb      	adds	r3, r7, #7
 8009cc2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cc4:	e04b      	b.n	8009d5e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009cc6:	69bb      	ldr	r3, [r7, #24]
 8009cc8:	3301      	adds	r3, #1
 8009cca:	d048      	beq.n	8009d5e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ccc:	f7fb ff22 	bl	8005b14 <HAL_GetTick>
 8009cd0:	0002      	movs	r2, r0
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	1ad3      	subs	r3, r2, r3
 8009cd6:	69ba      	ldr	r2, [r7, #24]
 8009cd8:	429a      	cmp	r2, r3
 8009cda:	d302      	bcc.n	8009ce2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8009cdc:	69bb      	ldr	r3, [r7, #24]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d101      	bne.n	8009ce6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8009ce2:	2303      	movs	r3, #3
 8009ce4:	e04b      	b.n	8009d7e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	2204      	movs	r2, #4
 8009cee:	4013      	ands	r3, r2
 8009cf0:	d035      	beq.n	8009d5e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	69db      	ldr	r3, [r3, #28]
 8009cf8:	2208      	movs	r2, #8
 8009cfa:	4013      	ands	r3, r2
 8009cfc:	2b08      	cmp	r3, #8
 8009cfe:	d111      	bne.n	8009d24 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	2208      	movs	r2, #8
 8009d06:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	0018      	movs	r0, r3
 8009d0c:	f000 f906 	bl	8009f1c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2284      	movs	r2, #132	; 0x84
 8009d14:	2108      	movs	r1, #8
 8009d16:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2278      	movs	r2, #120	; 0x78
 8009d1c:	2100      	movs	r1, #0
 8009d1e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8009d20:	2301      	movs	r3, #1
 8009d22:	e02c      	b.n	8009d7e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	69da      	ldr	r2, [r3, #28]
 8009d2a:	2380      	movs	r3, #128	; 0x80
 8009d2c:	011b      	lsls	r3, r3, #4
 8009d2e:	401a      	ands	r2, r3
 8009d30:	2380      	movs	r3, #128	; 0x80
 8009d32:	011b      	lsls	r3, r3, #4
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d112      	bne.n	8009d5e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	2280      	movs	r2, #128	; 0x80
 8009d3e:	0112      	lsls	r2, r2, #4
 8009d40:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	0018      	movs	r0, r3
 8009d46:	f000 f8e9 	bl	8009f1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2284      	movs	r2, #132	; 0x84
 8009d4e:	2120      	movs	r1, #32
 8009d50:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2278      	movs	r2, #120	; 0x78
 8009d56:	2100      	movs	r1, #0
 8009d58:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8009d5a:	2303      	movs	r3, #3
 8009d5c:	e00f      	b.n	8009d7e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	69db      	ldr	r3, [r3, #28]
 8009d64:	68ba      	ldr	r2, [r7, #8]
 8009d66:	4013      	ands	r3, r2
 8009d68:	68ba      	ldr	r2, [r7, #8]
 8009d6a:	1ad3      	subs	r3, r2, r3
 8009d6c:	425a      	negs	r2, r3
 8009d6e:	4153      	adcs	r3, r2
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	001a      	movs	r2, r3
 8009d74:	1dfb      	adds	r3, r7, #7
 8009d76:	781b      	ldrb	r3, [r3, #0]
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	d0a4      	beq.n	8009cc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d7c:	2300      	movs	r3, #0
}
 8009d7e:	0018      	movs	r0, r3
 8009d80:	46bd      	mov	sp, r7
 8009d82:	b004      	add	sp, #16
 8009d84:	bd80      	pop	{r7, pc}
	...

08009d88 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b090      	sub	sp, #64	; 0x40
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	60f8      	str	r0, [r7, #12]
 8009d90:	60b9      	str	r1, [r7, #8]
 8009d92:	1dbb      	adds	r3, r7, #6
 8009d94:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	68ba      	ldr	r2, [r7, #8]
 8009d9a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	1dba      	adds	r2, r7, #6
 8009da0:	2158      	movs	r1, #88	; 0x58
 8009da2:	8812      	ldrh	r2, [r2, #0]
 8009da4:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	1dba      	adds	r2, r7, #6
 8009daa:	215a      	movs	r1, #90	; 0x5a
 8009dac:	8812      	ldrh	r2, [r2, #0]
 8009dae:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	2200      	movs	r2, #0
 8009db4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	689a      	ldr	r2, [r3, #8]
 8009dba:	2380      	movs	r3, #128	; 0x80
 8009dbc:	015b      	lsls	r3, r3, #5
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d10d      	bne.n	8009dde <UART_Start_Receive_IT+0x56>
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	691b      	ldr	r3, [r3, #16]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d104      	bne.n	8009dd4 <UART_Start_Receive_IT+0x4c>
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	225c      	movs	r2, #92	; 0x5c
 8009dce:	4950      	ldr	r1, [pc, #320]	; (8009f10 <UART_Start_Receive_IT+0x188>)
 8009dd0:	5299      	strh	r1, [r3, r2]
 8009dd2:	e02e      	b.n	8009e32 <UART_Start_Receive_IT+0xaa>
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	225c      	movs	r2, #92	; 0x5c
 8009dd8:	21ff      	movs	r1, #255	; 0xff
 8009dda:	5299      	strh	r1, [r3, r2]
 8009ddc:	e029      	b.n	8009e32 <UART_Start_Receive_IT+0xaa>
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	689b      	ldr	r3, [r3, #8]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d10d      	bne.n	8009e02 <UART_Start_Receive_IT+0x7a>
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	691b      	ldr	r3, [r3, #16]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d104      	bne.n	8009df8 <UART_Start_Receive_IT+0x70>
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	225c      	movs	r2, #92	; 0x5c
 8009df2:	21ff      	movs	r1, #255	; 0xff
 8009df4:	5299      	strh	r1, [r3, r2]
 8009df6:	e01c      	b.n	8009e32 <UART_Start_Receive_IT+0xaa>
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	225c      	movs	r2, #92	; 0x5c
 8009dfc:	217f      	movs	r1, #127	; 0x7f
 8009dfe:	5299      	strh	r1, [r3, r2]
 8009e00:	e017      	b.n	8009e32 <UART_Start_Receive_IT+0xaa>
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	689a      	ldr	r2, [r3, #8]
 8009e06:	2380      	movs	r3, #128	; 0x80
 8009e08:	055b      	lsls	r3, r3, #21
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d10d      	bne.n	8009e2a <UART_Start_Receive_IT+0xa2>
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	691b      	ldr	r3, [r3, #16]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d104      	bne.n	8009e20 <UART_Start_Receive_IT+0x98>
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	225c      	movs	r2, #92	; 0x5c
 8009e1a:	217f      	movs	r1, #127	; 0x7f
 8009e1c:	5299      	strh	r1, [r3, r2]
 8009e1e:	e008      	b.n	8009e32 <UART_Start_Receive_IT+0xaa>
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	225c      	movs	r2, #92	; 0x5c
 8009e24:	213f      	movs	r1, #63	; 0x3f
 8009e26:	5299      	strh	r1, [r3, r2]
 8009e28:	e003      	b.n	8009e32 <UART_Start_Receive_IT+0xaa>
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	225c      	movs	r2, #92	; 0x5c
 8009e2e:	2100      	movs	r1, #0
 8009e30:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2284      	movs	r2, #132	; 0x84
 8009e36:	2100      	movs	r1, #0
 8009e38:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2280      	movs	r2, #128	; 0x80
 8009e3e:	2122      	movs	r1, #34	; 0x22
 8009e40:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009e42:	f3ef 8310 	mrs	r3, PRIMASK
 8009e46:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8009e48:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e52:	f383 8810 	msr	PRIMASK, r3
}
 8009e56:	46c0      	nop			; (mov r8, r8)
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	689a      	ldr	r2, [r3, #8]
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	2101      	movs	r1, #1
 8009e64:	430a      	orrs	r2, r1
 8009e66:	609a      	str	r2, [r3, #8]
 8009e68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e6a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e6e:	f383 8810 	msr	PRIMASK, r3
}
 8009e72:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	689a      	ldr	r2, [r3, #8]
 8009e78:	2380      	movs	r3, #128	; 0x80
 8009e7a:	015b      	lsls	r3, r3, #5
 8009e7c:	429a      	cmp	r2, r3
 8009e7e:	d107      	bne.n	8009e90 <UART_Start_Receive_IT+0x108>
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	691b      	ldr	r3, [r3, #16]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d103      	bne.n	8009e90 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	4a22      	ldr	r2, [pc, #136]	; (8009f14 <UART_Start_Receive_IT+0x18c>)
 8009e8c:	669a      	str	r2, [r3, #104]	; 0x68
 8009e8e:	e002      	b.n	8009e96 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	4a21      	ldr	r2, [pc, #132]	; (8009f18 <UART_Start_Receive_IT+0x190>)
 8009e94:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	691b      	ldr	r3, [r3, #16]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d019      	beq.n	8009ed2 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009e9e:	f3ef 8310 	mrs	r3, PRIMASK
 8009ea2:	61fb      	str	r3, [r7, #28]
  return(result);
 8009ea4:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009ea6:	637b      	str	r3, [r7, #52]	; 0x34
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009eac:	6a3b      	ldr	r3, [r7, #32]
 8009eae:	f383 8810 	msr	PRIMASK, r3
}
 8009eb2:	46c0      	nop			; (mov r8, r8)
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	681a      	ldr	r2, [r3, #0]
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	2190      	movs	r1, #144	; 0x90
 8009ec0:	0049      	lsls	r1, r1, #1
 8009ec2:	430a      	orrs	r2, r1
 8009ec4:	601a      	str	r2, [r3, #0]
 8009ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ec8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ecc:	f383 8810 	msr	PRIMASK, r3
}
 8009ed0:	e018      	b.n	8009f04 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ed2:	f3ef 8310 	mrs	r3, PRIMASK
 8009ed6:	613b      	str	r3, [r7, #16]
  return(result);
 8009ed8:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009eda:	63bb      	str	r3, [r7, #56]	; 0x38
 8009edc:	2301      	movs	r3, #1
 8009ede:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	f383 8810 	msr	PRIMASK, r3
}
 8009ee6:	46c0      	nop			; (mov r8, r8)
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	681a      	ldr	r2, [r3, #0]
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	2120      	movs	r1, #32
 8009ef4:	430a      	orrs	r2, r1
 8009ef6:	601a      	str	r2, [r3, #0]
 8009ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009efa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009efc:	69bb      	ldr	r3, [r7, #24]
 8009efe:	f383 8810 	msr	PRIMASK, r3
}
 8009f02:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8009f04:	2300      	movs	r3, #0
}
 8009f06:	0018      	movs	r0, r3
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	b010      	add	sp, #64	; 0x40
 8009f0c:	bd80      	pop	{r7, pc}
 8009f0e:	46c0      	nop			; (mov r8, r8)
 8009f10:	000001ff 	.word	0x000001ff
 8009f14:	0800a22d 	.word	0x0800a22d
 8009f18:	0800a069 	.word	0x0800a069

08009f1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b08e      	sub	sp, #56	; 0x38
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f24:	f3ef 8310 	mrs	r3, PRIMASK
 8009f28:	617b      	str	r3, [r7, #20]
  return(result);
 8009f2a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f2c:	637b      	str	r3, [r7, #52]	; 0x34
 8009f2e:	2301      	movs	r3, #1
 8009f30:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f32:	69bb      	ldr	r3, [r7, #24]
 8009f34:	f383 8810 	msr	PRIMASK, r3
}
 8009f38:	46c0      	nop			; (mov r8, r8)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	681a      	ldr	r2, [r3, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4926      	ldr	r1, [pc, #152]	; (8009fe0 <UART_EndRxTransfer+0xc4>)
 8009f46:	400a      	ands	r2, r1
 8009f48:	601a      	str	r2, [r3, #0]
 8009f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f4c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	f383 8810 	msr	PRIMASK, r3
}
 8009f54:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f56:	f3ef 8310 	mrs	r3, PRIMASK
 8009f5a:	623b      	str	r3, [r7, #32]
  return(result);
 8009f5c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f5e:	633b      	str	r3, [r7, #48]	; 0x30
 8009f60:	2301      	movs	r3, #1
 8009f62:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f66:	f383 8810 	msr	PRIMASK, r3
}
 8009f6a:	46c0      	nop			; (mov r8, r8)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	689a      	ldr	r2, [r3, #8]
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	2101      	movs	r1, #1
 8009f78:	438a      	bics	r2, r1
 8009f7a:	609a      	str	r2, [r3, #8]
 8009f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f7e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f82:	f383 8810 	msr	PRIMASK, r3
}
 8009f86:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f8c:	2b01      	cmp	r3, #1
 8009f8e:	d118      	bne.n	8009fc2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f90:	f3ef 8310 	mrs	r3, PRIMASK
 8009f94:	60bb      	str	r3, [r7, #8]
  return(result);
 8009f96:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f383 8810 	msr	PRIMASK, r3
}
 8009fa4:	46c0      	nop			; (mov r8, r8)
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2110      	movs	r1, #16
 8009fb2:	438a      	bics	r2, r1
 8009fb4:	601a      	str	r2, [r3, #0]
 8009fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	f383 8810 	msr	PRIMASK, r3
}
 8009fc0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2280      	movs	r2, #128	; 0x80
 8009fc6:	2120      	movs	r1, #32
 8009fc8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2200      	movs	r2, #0
 8009fce:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009fd6:	46c0      	nop			; (mov r8, r8)
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	b00e      	add	sp, #56	; 0x38
 8009fdc:	bd80      	pop	{r7, pc}
 8009fde:	46c0      	nop			; (mov r8, r8)
 8009fe0:	fffffedf 	.word	0xfffffedf

08009fe4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b084      	sub	sp, #16
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ff0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	225a      	movs	r2, #90	; 0x5a
 8009ff6:	2100      	movs	r1, #0
 8009ff8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2252      	movs	r2, #82	; 0x52
 8009ffe:	2100      	movs	r1, #0
 800a000:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	0018      	movs	r0, r3
 800a006:	f7ff fa53 	bl	80094b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a00a:	46c0      	nop			; (mov r8, r8)
 800a00c:	46bd      	mov	sp, r7
 800a00e:	b004      	add	sp, #16
 800a010:	bd80      	pop	{r7, pc}

0800a012 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a012:	b580      	push	{r7, lr}
 800a014:	b086      	sub	sp, #24
 800a016:	af00      	add	r7, sp, #0
 800a018:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a01a:	f3ef 8310 	mrs	r3, PRIMASK
 800a01e:	60bb      	str	r3, [r7, #8]
  return(result);
 800a020:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a022:	617b      	str	r3, [r7, #20]
 800a024:	2301      	movs	r3, #1
 800a026:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f383 8810 	msr	PRIMASK, r3
}
 800a02e:	46c0      	nop			; (mov r8, r8)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	681a      	ldr	r2, [r3, #0]
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	2140      	movs	r1, #64	; 0x40
 800a03c:	438a      	bics	r2, r1
 800a03e:	601a      	str	r2, [r3, #0]
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a044:	693b      	ldr	r3, [r7, #16]
 800a046:	f383 8810 	msr	PRIMASK, r3
}
 800a04a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2220      	movs	r2, #32
 800a050:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2200      	movs	r2, #0
 800a056:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	0018      	movs	r0, r3
 800a05c:	f7ff fa18 	bl	8009490 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a060:	46c0      	nop			; (mov r8, r8)
 800a062:	46bd      	mov	sp, r7
 800a064:	b006      	add	sp, #24
 800a066:	bd80      	pop	{r7, pc}

0800a068 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b094      	sub	sp, #80	; 0x50
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a070:	204e      	movs	r0, #78	; 0x4e
 800a072:	183b      	adds	r3, r7, r0
 800a074:	687a      	ldr	r2, [r7, #4]
 800a076:	215c      	movs	r1, #92	; 0x5c
 800a078:	5a52      	ldrh	r2, [r2, r1]
 800a07a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2280      	movs	r2, #128	; 0x80
 800a080:	589b      	ldr	r3, [r3, r2]
 800a082:	2b22      	cmp	r3, #34	; 0x22
 800a084:	d000      	beq.n	800a088 <UART_RxISR_8BIT+0x20>
 800a086:	e0bf      	b.n	800a208 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a08e:	214c      	movs	r1, #76	; 0x4c
 800a090:	187b      	adds	r3, r7, r1
 800a092:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a094:	187b      	adds	r3, r7, r1
 800a096:	881b      	ldrh	r3, [r3, #0]
 800a098:	b2da      	uxtb	r2, r3
 800a09a:	183b      	adds	r3, r7, r0
 800a09c:	881b      	ldrh	r3, [r3, #0]
 800a09e:	b2d9      	uxtb	r1, r3
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0a4:	400a      	ands	r2, r1
 800a0a6:	b2d2      	uxtb	r2, r2
 800a0a8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0ae:	1c5a      	adds	r2, r3, #1
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	225a      	movs	r2, #90	; 0x5a
 800a0b8:	5a9b      	ldrh	r3, [r3, r2]
 800a0ba:	b29b      	uxth	r3, r3
 800a0bc:	3b01      	subs	r3, #1
 800a0be:	b299      	uxth	r1, r3
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	225a      	movs	r2, #90	; 0x5a
 800a0c4:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	225a      	movs	r2, #90	; 0x5a
 800a0ca:	5a9b      	ldrh	r3, [r3, r2]
 800a0cc:	b29b      	uxth	r3, r3
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d000      	beq.n	800a0d4 <UART_RxISR_8BIT+0x6c>
 800a0d2:	e0a1      	b.n	800a218 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a0d4:	f3ef 8310 	mrs	r3, PRIMASK
 800a0d8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800a0da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a0dc:	64bb      	str	r3, [r7, #72]	; 0x48
 800a0de:	2301      	movs	r3, #1
 800a0e0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a0e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e4:	f383 8810 	msr	PRIMASK, r3
}
 800a0e8:	46c0      	nop			; (mov r8, r8)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	681a      	ldr	r2, [r3, #0]
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	494a      	ldr	r1, [pc, #296]	; (800a220 <UART_RxISR_8BIT+0x1b8>)
 800a0f6:	400a      	ands	r2, r1
 800a0f8:	601a      	str	r2, [r3, #0]
 800a0fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a0fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a100:	f383 8810 	msr	PRIMASK, r3
}
 800a104:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a106:	f3ef 8310 	mrs	r3, PRIMASK
 800a10a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800a10c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a10e:	647b      	str	r3, [r7, #68]	; 0x44
 800a110:	2301      	movs	r3, #1
 800a112:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a114:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a116:	f383 8810 	msr	PRIMASK, r3
}
 800a11a:	46c0      	nop			; (mov r8, r8)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	689a      	ldr	r2, [r3, #8]
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	2101      	movs	r1, #1
 800a128:	438a      	bics	r2, r1
 800a12a:	609a      	str	r2, [r3, #8]
 800a12c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a12e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a132:	f383 8810 	msr	PRIMASK, r3
}
 800a136:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2280      	movs	r2, #128	; 0x80
 800a13c:	2120      	movs	r1, #32
 800a13e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2200      	movs	r2, #0
 800a144:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2200      	movs	r2, #0
 800a14a:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	4a34      	ldr	r2, [pc, #208]	; (800a224 <UART_RxISR_8BIT+0x1bc>)
 800a152:	4293      	cmp	r3, r2
 800a154:	d01f      	beq.n	800a196 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	685a      	ldr	r2, [r3, #4]
 800a15c:	2380      	movs	r3, #128	; 0x80
 800a15e:	041b      	lsls	r3, r3, #16
 800a160:	4013      	ands	r3, r2
 800a162:	d018      	beq.n	800a196 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a164:	f3ef 8310 	mrs	r3, PRIMASK
 800a168:	61bb      	str	r3, [r7, #24]
  return(result);
 800a16a:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a16c:	643b      	str	r3, [r7, #64]	; 0x40
 800a16e:	2301      	movs	r3, #1
 800a170:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a172:	69fb      	ldr	r3, [r7, #28]
 800a174:	f383 8810 	msr	PRIMASK, r3
}
 800a178:	46c0      	nop			; (mov r8, r8)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	681a      	ldr	r2, [r3, #0]
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	4928      	ldr	r1, [pc, #160]	; (800a228 <UART_RxISR_8BIT+0x1c0>)
 800a186:	400a      	ands	r2, r1
 800a188:	601a      	str	r2, [r3, #0]
 800a18a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a18c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a18e:	6a3b      	ldr	r3, [r7, #32]
 800a190:	f383 8810 	msr	PRIMASK, r3
}
 800a194:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a19a:	2b01      	cmp	r3, #1
 800a19c:	d12f      	bne.n	800a1fe <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a1a4:	f3ef 8310 	mrs	r3, PRIMASK
 800a1a8:	60fb      	str	r3, [r7, #12]
  return(result);
 800a1aa:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1b2:	693b      	ldr	r3, [r7, #16]
 800a1b4:	f383 8810 	msr	PRIMASK, r3
}
 800a1b8:	46c0      	nop			; (mov r8, r8)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	681a      	ldr	r2, [r3, #0]
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	2110      	movs	r1, #16
 800a1c6:	438a      	bics	r2, r1
 800a1c8:	601a      	str	r2, [r3, #0]
 800a1ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1cc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	f383 8810 	msr	PRIMASK, r3
}
 800a1d4:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	69db      	ldr	r3, [r3, #28]
 800a1dc:	2210      	movs	r2, #16
 800a1de:	4013      	ands	r3, r2
 800a1e0:	2b10      	cmp	r3, #16
 800a1e2:	d103      	bne.n	800a1ec <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	2210      	movs	r2, #16
 800a1ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2258      	movs	r2, #88	; 0x58
 800a1f0:	5a9a      	ldrh	r2, [r3, r2]
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	0011      	movs	r1, r2
 800a1f6:	0018      	movs	r0, r3
 800a1f8:	f7f9 fffe 	bl	80041f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a1fc:	e00c      	b.n	800a218 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	0018      	movs	r0, r3
 800a202:	f7ff f94d 	bl	80094a0 <HAL_UART_RxCpltCallback>
}
 800a206:	e007      	b.n	800a218 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	699a      	ldr	r2, [r3, #24]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	2108      	movs	r1, #8
 800a214:	430a      	orrs	r2, r1
 800a216:	619a      	str	r2, [r3, #24]
}
 800a218:	46c0      	nop			; (mov r8, r8)
 800a21a:	46bd      	mov	sp, r7
 800a21c:	b014      	add	sp, #80	; 0x50
 800a21e:	bd80      	pop	{r7, pc}
 800a220:	fffffedf 	.word	0xfffffedf
 800a224:	40004800 	.word	0x40004800
 800a228:	fbffffff 	.word	0xfbffffff

0800a22c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b094      	sub	sp, #80	; 0x50
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a234:	204e      	movs	r0, #78	; 0x4e
 800a236:	183b      	adds	r3, r7, r0
 800a238:	687a      	ldr	r2, [r7, #4]
 800a23a:	215c      	movs	r1, #92	; 0x5c
 800a23c:	5a52      	ldrh	r2, [r2, r1]
 800a23e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2280      	movs	r2, #128	; 0x80
 800a244:	589b      	ldr	r3, [r3, r2]
 800a246:	2b22      	cmp	r3, #34	; 0x22
 800a248:	d000      	beq.n	800a24c <UART_RxISR_16BIT+0x20>
 800a24a:	e0bf      	b.n	800a3cc <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a252:	214c      	movs	r1, #76	; 0x4c
 800a254:	187b      	adds	r3, r7, r1
 800a256:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a25c:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800a25e:	187b      	adds	r3, r7, r1
 800a260:	183a      	adds	r2, r7, r0
 800a262:	881b      	ldrh	r3, [r3, #0]
 800a264:	8812      	ldrh	r2, [r2, #0]
 800a266:	4013      	ands	r3, r2
 800a268:	b29a      	uxth	r2, r3
 800a26a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a26c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a272:	1c9a      	adds	r2, r3, #2
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	225a      	movs	r2, #90	; 0x5a
 800a27c:	5a9b      	ldrh	r3, [r3, r2]
 800a27e:	b29b      	uxth	r3, r3
 800a280:	3b01      	subs	r3, #1
 800a282:	b299      	uxth	r1, r3
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	225a      	movs	r2, #90	; 0x5a
 800a288:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	225a      	movs	r2, #90	; 0x5a
 800a28e:	5a9b      	ldrh	r3, [r3, r2]
 800a290:	b29b      	uxth	r3, r3
 800a292:	2b00      	cmp	r3, #0
 800a294:	d000      	beq.n	800a298 <UART_RxISR_16BIT+0x6c>
 800a296:	e0a1      	b.n	800a3dc <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a298:	f3ef 8310 	mrs	r3, PRIMASK
 800a29c:	623b      	str	r3, [r7, #32]
  return(result);
 800a29e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2a0:	647b      	str	r3, [r7, #68]	; 0x44
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a8:	f383 8810 	msr	PRIMASK, r3
}
 800a2ac:	46c0      	nop			; (mov r8, r8)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	681a      	ldr	r2, [r3, #0]
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	494a      	ldr	r1, [pc, #296]	; (800a3e4 <UART_RxISR_16BIT+0x1b8>)
 800a2ba:	400a      	ands	r2, r1
 800a2bc:	601a      	str	r2, [r3, #0]
 800a2be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2c0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2c4:	f383 8810 	msr	PRIMASK, r3
}
 800a2c8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a2ca:	f3ef 8310 	mrs	r3, PRIMASK
 800a2ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800a2d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2d2:	643b      	str	r3, [r7, #64]	; 0x40
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2da:	f383 8810 	msr	PRIMASK, r3
}
 800a2de:	46c0      	nop			; (mov r8, r8)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	689a      	ldr	r2, [r3, #8]
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2101      	movs	r1, #1
 800a2ec:	438a      	bics	r2, r1
 800a2ee:	609a      	str	r2, [r3, #8]
 800a2f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2f2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2f6:	f383 8810 	msr	PRIMASK, r3
}
 800a2fa:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2280      	movs	r2, #128	; 0x80
 800a300:	2120      	movs	r1, #32
 800a302:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2200      	movs	r2, #0
 800a308:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2200      	movs	r2, #0
 800a30e:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	4a34      	ldr	r2, [pc, #208]	; (800a3e8 <UART_RxISR_16BIT+0x1bc>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d01f      	beq.n	800a35a <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	685a      	ldr	r2, [r3, #4]
 800a320:	2380      	movs	r3, #128	; 0x80
 800a322:	041b      	lsls	r3, r3, #16
 800a324:	4013      	ands	r3, r2
 800a326:	d018      	beq.n	800a35a <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a328:	f3ef 8310 	mrs	r3, PRIMASK
 800a32c:	617b      	str	r3, [r7, #20]
  return(result);
 800a32e:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a330:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a332:	2301      	movs	r3, #1
 800a334:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a336:	69bb      	ldr	r3, [r7, #24]
 800a338:	f383 8810 	msr	PRIMASK, r3
}
 800a33c:	46c0      	nop			; (mov r8, r8)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	681a      	ldr	r2, [r3, #0]
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	4928      	ldr	r1, [pc, #160]	; (800a3ec <UART_RxISR_16BIT+0x1c0>)
 800a34a:	400a      	ands	r2, r1
 800a34c:	601a      	str	r2, [r3, #0]
 800a34e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a350:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a352:	69fb      	ldr	r3, [r7, #28]
 800a354:	f383 8810 	msr	PRIMASK, r3
}
 800a358:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a35e:	2b01      	cmp	r3, #1
 800a360:	d12f      	bne.n	800a3c2 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2200      	movs	r2, #0
 800a366:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a368:	f3ef 8310 	mrs	r3, PRIMASK
 800a36c:	60bb      	str	r3, [r7, #8]
  return(result);
 800a36e:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a370:	63bb      	str	r3, [r7, #56]	; 0x38
 800a372:	2301      	movs	r3, #1
 800a374:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	f383 8810 	msr	PRIMASK, r3
}
 800a37c:	46c0      	nop			; (mov r8, r8)
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	681a      	ldr	r2, [r3, #0]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	2110      	movs	r1, #16
 800a38a:	438a      	bics	r2, r1
 800a38c:	601a      	str	r2, [r3, #0]
 800a38e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a390:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	f383 8810 	msr	PRIMASK, r3
}
 800a398:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	69db      	ldr	r3, [r3, #28]
 800a3a0:	2210      	movs	r2, #16
 800a3a2:	4013      	ands	r3, r2
 800a3a4:	2b10      	cmp	r3, #16
 800a3a6:	d103      	bne.n	800a3b0 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	2210      	movs	r2, #16
 800a3ae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2258      	movs	r2, #88	; 0x58
 800a3b4:	5a9a      	ldrh	r2, [r3, r2]
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	0011      	movs	r1, r2
 800a3ba:	0018      	movs	r0, r3
 800a3bc:	f7f9 ff1c 	bl	80041f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a3c0:	e00c      	b.n	800a3dc <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	0018      	movs	r0, r3
 800a3c6:	f7ff f86b 	bl	80094a0 <HAL_UART_RxCpltCallback>
}
 800a3ca:	e007      	b.n	800a3dc <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	699a      	ldr	r2, [r3, #24]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	2108      	movs	r1, #8
 800a3d8:	430a      	orrs	r2, r1
 800a3da:	619a      	str	r2, [r3, #24]
}
 800a3dc:	46c0      	nop			; (mov r8, r8)
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	b014      	add	sp, #80	; 0x50
 800a3e2:	bd80      	pop	{r7, pc}
 800a3e4:	fffffedf 	.word	0xfffffedf
 800a3e8:	40004800 	.word	0x40004800
 800a3ec:	fbffffff 	.word	0xfbffffff

0800a3f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b082      	sub	sp, #8
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a3f8:	46c0      	nop			; (mov r8, r8)
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	b002      	add	sp, #8
 800a3fe:	bd80      	pop	{r7, pc}

0800a400 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a400:	b5b0      	push	{r4, r5, r7, lr}
 800a402:	b08a      	sub	sp, #40	; 0x28
 800a404:	af00      	add	r7, sp, #0
 800a406:	60f8      	str	r0, [r7, #12]
 800a408:	60b9      	str	r1, [r7, #8]
 800a40a:	1dbb      	adds	r3, r7, #6
 800a40c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	2280      	movs	r2, #128	; 0x80
 800a412:	589b      	ldr	r3, [r3, r2]
 800a414:	2b20      	cmp	r3, #32
 800a416:	d156      	bne.n	800a4c6 <HAL_UARTEx_ReceiveToIdle_IT+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d003      	beq.n	800a426 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800a41e:	1dbb      	adds	r3, r7, #6
 800a420:	881b      	ldrh	r3, [r3, #0]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d101      	bne.n	800a42a <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800a426:	2301      	movs	r3, #1
 800a428:	e04e      	b.n	800a4c8 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	689a      	ldr	r2, [r3, #8]
 800a42e:	2380      	movs	r3, #128	; 0x80
 800a430:	015b      	lsls	r3, r3, #5
 800a432:	429a      	cmp	r2, r3
 800a434:	d109      	bne.n	800a44a <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	691b      	ldr	r3, [r3, #16]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d105      	bne.n	800a44a <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	2201      	movs	r2, #1
 800a442:	4013      	ands	r3, r2
 800a444:	d001      	beq.n	800a44a <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
      {
        return  HAL_ERROR;
 800a446:	2301      	movs	r3, #1
 800a448:	e03e      	b.n	800a4c8 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	2201      	movs	r2, #1
 800a44e:	661a      	str	r2, [r3, #96]	; 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	2200      	movs	r2, #0
 800a454:	665a      	str	r2, [r3, #100]	; 0x64

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800a456:	2527      	movs	r5, #39	; 0x27
 800a458:	197c      	adds	r4, r7, r5
 800a45a:	1dbb      	adds	r3, r7, #6
 800a45c:	881a      	ldrh	r2, [r3, #0]
 800a45e:	68b9      	ldr	r1, [r7, #8]
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	0018      	movs	r0, r3
 800a464:	f7ff fc90 	bl	8009d88 <UART_Start_Receive_IT>
 800a468:	0003      	movs	r3, r0
 800a46a:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a46c:	197b      	adds	r3, r7, r5
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d124      	bne.n	800a4be <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a478:	2b01      	cmp	r3, #1
 800a47a:	d11c      	bne.n	800a4b6 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	2210      	movs	r2, #16
 800a482:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a484:	f3ef 8310 	mrs	r3, PRIMASK
 800a488:	617b      	str	r3, [r7, #20]
  return(result);
 800a48a:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a48c:	623b      	str	r3, [r7, #32]
 800a48e:	2301      	movs	r3, #1
 800a490:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a492:	69bb      	ldr	r3, [r7, #24]
 800a494:	f383 8810 	msr	PRIMASK, r3
}
 800a498:	46c0      	nop			; (mov r8, r8)
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	2110      	movs	r1, #16
 800a4a6:	430a      	orrs	r2, r1
 800a4a8:	601a      	str	r2, [r3, #0]
 800a4aa:	6a3b      	ldr	r3, [r7, #32]
 800a4ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4ae:	69fb      	ldr	r3, [r7, #28]
 800a4b0:	f383 8810 	msr	PRIMASK, r3
}
 800a4b4:	e003      	b.n	800a4be <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a4b6:	2327      	movs	r3, #39	; 0x27
 800a4b8:	18fb      	adds	r3, r7, r3
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 800a4be:	2327      	movs	r3, #39	; 0x27
 800a4c0:	18fb      	adds	r3, r7, r3
 800a4c2:	781b      	ldrb	r3, [r3, #0]
 800a4c4:	e000      	b.n	800a4c8 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
  }
  else
  {
    return HAL_BUSY;
 800a4c6:	2302      	movs	r3, #2
  }
}
 800a4c8:	0018      	movs	r0, r3
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	b00a      	add	sp, #40	; 0x28
 800a4ce:	bdb0      	pop	{r4, r5, r7, pc}

0800a4d0 <__assert_func>:
 800a4d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800a4d2:	0014      	movs	r4, r2
 800a4d4:	001a      	movs	r2, r3
 800a4d6:	4b09      	ldr	r3, [pc, #36]	; (800a4fc <__assert_func+0x2c>)
 800a4d8:	0005      	movs	r5, r0
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	000e      	movs	r6, r1
 800a4de:	68d8      	ldr	r0, [r3, #12]
 800a4e0:	4b07      	ldr	r3, [pc, #28]	; (800a500 <__assert_func+0x30>)
 800a4e2:	2c00      	cmp	r4, #0
 800a4e4:	d101      	bne.n	800a4ea <__assert_func+0x1a>
 800a4e6:	4b07      	ldr	r3, [pc, #28]	; (800a504 <__assert_func+0x34>)
 800a4e8:	001c      	movs	r4, r3
 800a4ea:	4907      	ldr	r1, [pc, #28]	; (800a508 <__assert_func+0x38>)
 800a4ec:	9301      	str	r3, [sp, #4]
 800a4ee:	9402      	str	r4, [sp, #8]
 800a4f0:	002b      	movs	r3, r5
 800a4f2:	9600      	str	r6, [sp, #0]
 800a4f4:	f001 fe64 	bl	800c1c0 <fiprintf>
 800a4f8:	f002 f91a 	bl	800c730 <abort>
 800a4fc:	200002a0 	.word	0x200002a0
 800a500:	0800fba4 	.word	0x0800fba4
 800a504:	0800fbdf 	.word	0x0800fbdf
 800a508:	0800fbb1 	.word	0x0800fbb1

0800a50c <malloc>:
 800a50c:	b510      	push	{r4, lr}
 800a50e:	4b03      	ldr	r3, [pc, #12]	; (800a51c <malloc+0x10>)
 800a510:	0001      	movs	r1, r0
 800a512:	6818      	ldr	r0, [r3, #0]
 800a514:	f000 f830 	bl	800a578 <_malloc_r>
 800a518:	bd10      	pop	{r4, pc}
 800a51a:	46c0      	nop			; (mov r8, r8)
 800a51c:	200002a0 	.word	0x200002a0

0800a520 <free>:
 800a520:	b510      	push	{r4, lr}
 800a522:	4b03      	ldr	r3, [pc, #12]	; (800a530 <free+0x10>)
 800a524:	0001      	movs	r1, r0
 800a526:	6818      	ldr	r0, [r3, #0]
 800a528:	f002 ffa6 	bl	800d478 <_free_r>
 800a52c:	bd10      	pop	{r4, pc}
 800a52e:	46c0      	nop			; (mov r8, r8)
 800a530:	200002a0 	.word	0x200002a0

0800a534 <sbrk_aligned>:
 800a534:	b570      	push	{r4, r5, r6, lr}
 800a536:	4e0f      	ldr	r6, [pc, #60]	; (800a574 <sbrk_aligned+0x40>)
 800a538:	000d      	movs	r5, r1
 800a53a:	6831      	ldr	r1, [r6, #0]
 800a53c:	0004      	movs	r4, r0
 800a53e:	2900      	cmp	r1, #0
 800a540:	d102      	bne.n	800a548 <sbrk_aligned+0x14>
 800a542:	f002 f883 	bl	800c64c <_sbrk_r>
 800a546:	6030      	str	r0, [r6, #0]
 800a548:	0029      	movs	r1, r5
 800a54a:	0020      	movs	r0, r4
 800a54c:	f002 f87e 	bl	800c64c <_sbrk_r>
 800a550:	1c43      	adds	r3, r0, #1
 800a552:	d00a      	beq.n	800a56a <sbrk_aligned+0x36>
 800a554:	2303      	movs	r3, #3
 800a556:	1cc5      	adds	r5, r0, #3
 800a558:	439d      	bics	r5, r3
 800a55a:	42a8      	cmp	r0, r5
 800a55c:	d007      	beq.n	800a56e <sbrk_aligned+0x3a>
 800a55e:	1a29      	subs	r1, r5, r0
 800a560:	0020      	movs	r0, r4
 800a562:	f002 f873 	bl	800c64c <_sbrk_r>
 800a566:	3001      	adds	r0, #1
 800a568:	d101      	bne.n	800a56e <sbrk_aligned+0x3a>
 800a56a:	2501      	movs	r5, #1
 800a56c:	426d      	negs	r5, r5
 800a56e:	0028      	movs	r0, r5
 800a570:	bd70      	pop	{r4, r5, r6, pc}
 800a572:	46c0      	nop			; (mov r8, r8)
 800a574:	200009ec 	.word	0x200009ec

0800a578 <_malloc_r>:
 800a578:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a57a:	2203      	movs	r2, #3
 800a57c:	1ccb      	adds	r3, r1, #3
 800a57e:	4393      	bics	r3, r2
 800a580:	3308      	adds	r3, #8
 800a582:	0006      	movs	r6, r0
 800a584:	001f      	movs	r7, r3
 800a586:	2b0c      	cmp	r3, #12
 800a588:	d238      	bcs.n	800a5fc <_malloc_r+0x84>
 800a58a:	270c      	movs	r7, #12
 800a58c:	42b9      	cmp	r1, r7
 800a58e:	d837      	bhi.n	800a600 <_malloc_r+0x88>
 800a590:	0030      	movs	r0, r6
 800a592:	f000 f873 	bl	800a67c <__malloc_lock>
 800a596:	4b38      	ldr	r3, [pc, #224]	; (800a678 <_malloc_r+0x100>)
 800a598:	9300      	str	r3, [sp, #0]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	001c      	movs	r4, r3
 800a59e:	2c00      	cmp	r4, #0
 800a5a0:	d133      	bne.n	800a60a <_malloc_r+0x92>
 800a5a2:	0039      	movs	r1, r7
 800a5a4:	0030      	movs	r0, r6
 800a5a6:	f7ff ffc5 	bl	800a534 <sbrk_aligned>
 800a5aa:	0004      	movs	r4, r0
 800a5ac:	1c43      	adds	r3, r0, #1
 800a5ae:	d15e      	bne.n	800a66e <_malloc_r+0xf6>
 800a5b0:	9b00      	ldr	r3, [sp, #0]
 800a5b2:	681c      	ldr	r4, [r3, #0]
 800a5b4:	0025      	movs	r5, r4
 800a5b6:	2d00      	cmp	r5, #0
 800a5b8:	d14e      	bne.n	800a658 <_malloc_r+0xe0>
 800a5ba:	2c00      	cmp	r4, #0
 800a5bc:	d051      	beq.n	800a662 <_malloc_r+0xea>
 800a5be:	6823      	ldr	r3, [r4, #0]
 800a5c0:	0029      	movs	r1, r5
 800a5c2:	18e3      	adds	r3, r4, r3
 800a5c4:	0030      	movs	r0, r6
 800a5c6:	9301      	str	r3, [sp, #4]
 800a5c8:	f002 f840 	bl	800c64c <_sbrk_r>
 800a5cc:	9b01      	ldr	r3, [sp, #4]
 800a5ce:	4283      	cmp	r3, r0
 800a5d0:	d147      	bne.n	800a662 <_malloc_r+0xea>
 800a5d2:	6823      	ldr	r3, [r4, #0]
 800a5d4:	0030      	movs	r0, r6
 800a5d6:	1aff      	subs	r7, r7, r3
 800a5d8:	0039      	movs	r1, r7
 800a5da:	f7ff ffab 	bl	800a534 <sbrk_aligned>
 800a5de:	3001      	adds	r0, #1
 800a5e0:	d03f      	beq.n	800a662 <_malloc_r+0xea>
 800a5e2:	6823      	ldr	r3, [r4, #0]
 800a5e4:	19db      	adds	r3, r3, r7
 800a5e6:	6023      	str	r3, [r4, #0]
 800a5e8:	9b00      	ldr	r3, [sp, #0]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d040      	beq.n	800a672 <_malloc_r+0xfa>
 800a5f0:	685a      	ldr	r2, [r3, #4]
 800a5f2:	42a2      	cmp	r2, r4
 800a5f4:	d133      	bne.n	800a65e <_malloc_r+0xe6>
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	605a      	str	r2, [r3, #4]
 800a5fa:	e014      	b.n	800a626 <_malloc_r+0xae>
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	dac5      	bge.n	800a58c <_malloc_r+0x14>
 800a600:	230c      	movs	r3, #12
 800a602:	2500      	movs	r5, #0
 800a604:	6033      	str	r3, [r6, #0]
 800a606:	0028      	movs	r0, r5
 800a608:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a60a:	6821      	ldr	r1, [r4, #0]
 800a60c:	1bc9      	subs	r1, r1, r7
 800a60e:	d420      	bmi.n	800a652 <_malloc_r+0xda>
 800a610:	290b      	cmp	r1, #11
 800a612:	d918      	bls.n	800a646 <_malloc_r+0xce>
 800a614:	19e2      	adds	r2, r4, r7
 800a616:	6027      	str	r7, [r4, #0]
 800a618:	42a3      	cmp	r3, r4
 800a61a:	d112      	bne.n	800a642 <_malloc_r+0xca>
 800a61c:	9b00      	ldr	r3, [sp, #0]
 800a61e:	601a      	str	r2, [r3, #0]
 800a620:	6863      	ldr	r3, [r4, #4]
 800a622:	6011      	str	r1, [r2, #0]
 800a624:	6053      	str	r3, [r2, #4]
 800a626:	0030      	movs	r0, r6
 800a628:	0025      	movs	r5, r4
 800a62a:	f000 f82f 	bl	800a68c <__malloc_unlock>
 800a62e:	2207      	movs	r2, #7
 800a630:	350b      	adds	r5, #11
 800a632:	1d23      	adds	r3, r4, #4
 800a634:	4395      	bics	r5, r2
 800a636:	1aea      	subs	r2, r5, r3
 800a638:	429d      	cmp	r5, r3
 800a63a:	d0e4      	beq.n	800a606 <_malloc_r+0x8e>
 800a63c:	1b5b      	subs	r3, r3, r5
 800a63e:	50a3      	str	r3, [r4, r2]
 800a640:	e7e1      	b.n	800a606 <_malloc_r+0x8e>
 800a642:	605a      	str	r2, [r3, #4]
 800a644:	e7ec      	b.n	800a620 <_malloc_r+0xa8>
 800a646:	6862      	ldr	r2, [r4, #4]
 800a648:	42a3      	cmp	r3, r4
 800a64a:	d1d5      	bne.n	800a5f8 <_malloc_r+0x80>
 800a64c:	9b00      	ldr	r3, [sp, #0]
 800a64e:	601a      	str	r2, [r3, #0]
 800a650:	e7e9      	b.n	800a626 <_malloc_r+0xae>
 800a652:	0023      	movs	r3, r4
 800a654:	6864      	ldr	r4, [r4, #4]
 800a656:	e7a2      	b.n	800a59e <_malloc_r+0x26>
 800a658:	002c      	movs	r4, r5
 800a65a:	686d      	ldr	r5, [r5, #4]
 800a65c:	e7ab      	b.n	800a5b6 <_malloc_r+0x3e>
 800a65e:	0013      	movs	r3, r2
 800a660:	e7c4      	b.n	800a5ec <_malloc_r+0x74>
 800a662:	230c      	movs	r3, #12
 800a664:	0030      	movs	r0, r6
 800a666:	6033      	str	r3, [r6, #0]
 800a668:	f000 f810 	bl	800a68c <__malloc_unlock>
 800a66c:	e7cb      	b.n	800a606 <_malloc_r+0x8e>
 800a66e:	6027      	str	r7, [r4, #0]
 800a670:	e7d9      	b.n	800a626 <_malloc_r+0xae>
 800a672:	605b      	str	r3, [r3, #4]
 800a674:	deff      	udf	#255	; 0xff
 800a676:	46c0      	nop			; (mov r8, r8)
 800a678:	200009e8 	.word	0x200009e8

0800a67c <__malloc_lock>:
 800a67c:	b510      	push	{r4, lr}
 800a67e:	4802      	ldr	r0, [pc, #8]	; (800a688 <__malloc_lock+0xc>)
 800a680:	f002 f835 	bl	800c6ee <__retarget_lock_acquire_recursive>
 800a684:	bd10      	pop	{r4, pc}
 800a686:	46c0      	nop			; (mov r8, r8)
 800a688:	20000b30 	.word	0x20000b30

0800a68c <__malloc_unlock>:
 800a68c:	b510      	push	{r4, lr}
 800a68e:	4802      	ldr	r0, [pc, #8]	; (800a698 <__malloc_unlock+0xc>)
 800a690:	f002 f82e 	bl	800c6f0 <__retarget_lock_release_recursive>
 800a694:	bd10      	pop	{r4, pc}
 800a696:	46c0      	nop			; (mov r8, r8)
 800a698:	20000b30 	.word	0x20000b30

0800a69c <realloc>:
 800a69c:	b510      	push	{r4, lr}
 800a69e:	4b03      	ldr	r3, [pc, #12]	; (800a6ac <realloc+0x10>)
 800a6a0:	000a      	movs	r2, r1
 800a6a2:	0001      	movs	r1, r0
 800a6a4:	6818      	ldr	r0, [r3, #0]
 800a6a6:	f000 f803 	bl	800a6b0 <_realloc_r>
 800a6aa:	bd10      	pop	{r4, pc}
 800a6ac:	200002a0 	.word	0x200002a0

0800a6b0 <_realloc_r>:
 800a6b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6b2:	0007      	movs	r7, r0
 800a6b4:	000e      	movs	r6, r1
 800a6b6:	0014      	movs	r4, r2
 800a6b8:	2900      	cmp	r1, #0
 800a6ba:	d105      	bne.n	800a6c8 <_realloc_r+0x18>
 800a6bc:	0011      	movs	r1, r2
 800a6be:	f7ff ff5b 	bl	800a578 <_malloc_r>
 800a6c2:	0005      	movs	r5, r0
 800a6c4:	0028      	movs	r0, r5
 800a6c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a6c8:	2a00      	cmp	r2, #0
 800a6ca:	d103      	bne.n	800a6d4 <_realloc_r+0x24>
 800a6cc:	f002 fed4 	bl	800d478 <_free_r>
 800a6d0:	0025      	movs	r5, r4
 800a6d2:	e7f7      	b.n	800a6c4 <_realloc_r+0x14>
 800a6d4:	f003 ff43 	bl	800e55e <_malloc_usable_size_r>
 800a6d8:	9001      	str	r0, [sp, #4]
 800a6da:	4284      	cmp	r4, r0
 800a6dc:	d803      	bhi.n	800a6e6 <_realloc_r+0x36>
 800a6de:	0035      	movs	r5, r6
 800a6e0:	0843      	lsrs	r3, r0, #1
 800a6e2:	42a3      	cmp	r3, r4
 800a6e4:	d3ee      	bcc.n	800a6c4 <_realloc_r+0x14>
 800a6e6:	0021      	movs	r1, r4
 800a6e8:	0038      	movs	r0, r7
 800a6ea:	f7ff ff45 	bl	800a578 <_malloc_r>
 800a6ee:	1e05      	subs	r5, r0, #0
 800a6f0:	d0e8      	beq.n	800a6c4 <_realloc_r+0x14>
 800a6f2:	9b01      	ldr	r3, [sp, #4]
 800a6f4:	0022      	movs	r2, r4
 800a6f6:	429c      	cmp	r4, r3
 800a6f8:	d900      	bls.n	800a6fc <_realloc_r+0x4c>
 800a6fa:	001a      	movs	r2, r3
 800a6fc:	0031      	movs	r1, r6
 800a6fe:	0028      	movs	r0, r5
 800a700:	f002 f802 	bl	800c708 <memcpy>
 800a704:	0031      	movs	r1, r6
 800a706:	0038      	movs	r0, r7
 800a708:	f002 feb6 	bl	800d478 <_free_r>
 800a70c:	e7da      	b.n	800a6c4 <_realloc_r+0x14>
	...

0800a710 <sulp>:
 800a710:	b570      	push	{r4, r5, r6, lr}
 800a712:	0016      	movs	r6, r2
 800a714:	000d      	movs	r5, r1
 800a716:	f003 fded 	bl	800e2f4 <__ulp>
 800a71a:	2e00      	cmp	r6, #0
 800a71c:	d00d      	beq.n	800a73a <sulp+0x2a>
 800a71e:	236b      	movs	r3, #107	; 0x6b
 800a720:	006a      	lsls	r2, r5, #1
 800a722:	0d52      	lsrs	r2, r2, #21
 800a724:	1a9b      	subs	r3, r3, r2
 800a726:	2b00      	cmp	r3, #0
 800a728:	dd07      	ble.n	800a73a <sulp+0x2a>
 800a72a:	2400      	movs	r4, #0
 800a72c:	4a03      	ldr	r2, [pc, #12]	; (800a73c <sulp+0x2c>)
 800a72e:	051b      	lsls	r3, r3, #20
 800a730:	189d      	adds	r5, r3, r2
 800a732:	002b      	movs	r3, r5
 800a734:	0022      	movs	r2, r4
 800a736:	f7f7 fd47 	bl	80021c8 <__aeabi_dmul>
 800a73a:	bd70      	pop	{r4, r5, r6, pc}
 800a73c:	3ff00000 	.word	0x3ff00000

0800a740 <_strtod_l>:
 800a740:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a742:	b0a1      	sub	sp, #132	; 0x84
 800a744:	9219      	str	r2, [sp, #100]	; 0x64
 800a746:	2200      	movs	r2, #0
 800a748:	2600      	movs	r6, #0
 800a74a:	2700      	movs	r7, #0
 800a74c:	9004      	str	r0, [sp, #16]
 800a74e:	9107      	str	r1, [sp, #28]
 800a750:	921c      	str	r2, [sp, #112]	; 0x70
 800a752:	911b      	str	r1, [sp, #108]	; 0x6c
 800a754:	780a      	ldrb	r2, [r1, #0]
 800a756:	2a2b      	cmp	r2, #43	; 0x2b
 800a758:	d055      	beq.n	800a806 <_strtod_l+0xc6>
 800a75a:	d841      	bhi.n	800a7e0 <_strtod_l+0xa0>
 800a75c:	2a0d      	cmp	r2, #13
 800a75e:	d83b      	bhi.n	800a7d8 <_strtod_l+0x98>
 800a760:	2a08      	cmp	r2, #8
 800a762:	d83b      	bhi.n	800a7dc <_strtod_l+0x9c>
 800a764:	2a00      	cmp	r2, #0
 800a766:	d044      	beq.n	800a7f2 <_strtod_l+0xb2>
 800a768:	2200      	movs	r2, #0
 800a76a:	920f      	str	r2, [sp, #60]	; 0x3c
 800a76c:	2100      	movs	r1, #0
 800a76e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800a770:	9109      	str	r1, [sp, #36]	; 0x24
 800a772:	782a      	ldrb	r2, [r5, #0]
 800a774:	2a30      	cmp	r2, #48	; 0x30
 800a776:	d000      	beq.n	800a77a <_strtod_l+0x3a>
 800a778:	e085      	b.n	800a886 <_strtod_l+0x146>
 800a77a:	786a      	ldrb	r2, [r5, #1]
 800a77c:	3120      	adds	r1, #32
 800a77e:	438a      	bics	r2, r1
 800a780:	2a58      	cmp	r2, #88	; 0x58
 800a782:	d000      	beq.n	800a786 <_strtod_l+0x46>
 800a784:	e075      	b.n	800a872 <_strtod_l+0x132>
 800a786:	9302      	str	r3, [sp, #8]
 800a788:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a78a:	4a97      	ldr	r2, [pc, #604]	; (800a9e8 <_strtod_l+0x2a8>)
 800a78c:	9301      	str	r3, [sp, #4]
 800a78e:	ab1c      	add	r3, sp, #112	; 0x70
 800a790:	9300      	str	r3, [sp, #0]
 800a792:	9804      	ldr	r0, [sp, #16]
 800a794:	ab1d      	add	r3, sp, #116	; 0x74
 800a796:	a91b      	add	r1, sp, #108	; 0x6c
 800a798:	f002 ff22 	bl	800d5e0 <__gethex>
 800a79c:	230f      	movs	r3, #15
 800a79e:	0002      	movs	r2, r0
 800a7a0:	401a      	ands	r2, r3
 800a7a2:	0004      	movs	r4, r0
 800a7a4:	9205      	str	r2, [sp, #20]
 800a7a6:	4218      	tst	r0, r3
 800a7a8:	d005      	beq.n	800a7b6 <_strtod_l+0x76>
 800a7aa:	2a06      	cmp	r2, #6
 800a7ac:	d12d      	bne.n	800a80a <_strtod_l+0xca>
 800a7ae:	1c6b      	adds	r3, r5, #1
 800a7b0:	931b      	str	r3, [sp, #108]	; 0x6c
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7b6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d002      	beq.n	800a7c2 <_strtod_l+0x82>
 800a7bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a7be:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a7c0:	6013      	str	r3, [r2, #0]
 800a7c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d01b      	beq.n	800a800 <_strtod_l+0xc0>
 800a7c8:	2380      	movs	r3, #128	; 0x80
 800a7ca:	0032      	movs	r2, r6
 800a7cc:	061b      	lsls	r3, r3, #24
 800a7ce:	18fb      	adds	r3, r7, r3
 800a7d0:	0010      	movs	r0, r2
 800a7d2:	0019      	movs	r1, r3
 800a7d4:	b021      	add	sp, #132	; 0x84
 800a7d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7d8:	2a20      	cmp	r2, #32
 800a7da:	d1c5      	bne.n	800a768 <_strtod_l+0x28>
 800a7dc:	3101      	adds	r1, #1
 800a7de:	e7b8      	b.n	800a752 <_strtod_l+0x12>
 800a7e0:	2a2d      	cmp	r2, #45	; 0x2d
 800a7e2:	d1c1      	bne.n	800a768 <_strtod_l+0x28>
 800a7e4:	3a2c      	subs	r2, #44	; 0x2c
 800a7e6:	920f      	str	r2, [sp, #60]	; 0x3c
 800a7e8:	1c4a      	adds	r2, r1, #1
 800a7ea:	921b      	str	r2, [sp, #108]	; 0x6c
 800a7ec:	784a      	ldrb	r2, [r1, #1]
 800a7ee:	2a00      	cmp	r2, #0
 800a7f0:	d1bc      	bne.n	800a76c <_strtod_l+0x2c>
 800a7f2:	9b07      	ldr	r3, [sp, #28]
 800a7f4:	931b      	str	r3, [sp, #108]	; 0x6c
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d1dd      	bne.n	800a7bc <_strtod_l+0x7c>
 800a800:	0032      	movs	r2, r6
 800a802:	003b      	movs	r3, r7
 800a804:	e7e4      	b.n	800a7d0 <_strtod_l+0x90>
 800a806:	2200      	movs	r2, #0
 800a808:	e7ed      	b.n	800a7e6 <_strtod_l+0xa6>
 800a80a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a80c:	2a00      	cmp	r2, #0
 800a80e:	d007      	beq.n	800a820 <_strtod_l+0xe0>
 800a810:	2135      	movs	r1, #53	; 0x35
 800a812:	a81e      	add	r0, sp, #120	; 0x78
 800a814:	f003 fe5f 	bl	800e4d6 <__copybits>
 800a818:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a81a:	9804      	ldr	r0, [sp, #16]
 800a81c:	f003 fa28 	bl	800dc70 <_Bfree>
 800a820:	9805      	ldr	r0, [sp, #20]
 800a822:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a824:	3801      	subs	r0, #1
 800a826:	2804      	cmp	r0, #4
 800a828:	d806      	bhi.n	800a838 <_strtod_l+0xf8>
 800a82a:	f7f5 fc75 	bl	8000118 <__gnu_thumb1_case_uqi>
 800a82e:	0312      	.short	0x0312
 800a830:	1e1c      	.short	0x1e1c
 800a832:	12          	.byte	0x12
 800a833:	00          	.byte	0x00
 800a834:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800a836:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800a838:	05e4      	lsls	r4, r4, #23
 800a83a:	d502      	bpl.n	800a842 <_strtod_l+0x102>
 800a83c:	2380      	movs	r3, #128	; 0x80
 800a83e:	061b      	lsls	r3, r3, #24
 800a840:	431f      	orrs	r7, r3
 800a842:	4b6a      	ldr	r3, [pc, #424]	; (800a9ec <_strtod_l+0x2ac>)
 800a844:	423b      	tst	r3, r7
 800a846:	d1b6      	bne.n	800a7b6 <_strtod_l+0x76>
 800a848:	f001 ff26 	bl	800c698 <__errno>
 800a84c:	2322      	movs	r3, #34	; 0x22
 800a84e:	6003      	str	r3, [r0, #0]
 800a850:	e7b1      	b.n	800a7b6 <_strtod_l+0x76>
 800a852:	4967      	ldr	r1, [pc, #412]	; (800a9f0 <_strtod_l+0x2b0>)
 800a854:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a856:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800a858:	400a      	ands	r2, r1
 800a85a:	4966      	ldr	r1, [pc, #408]	; (800a9f4 <_strtod_l+0x2b4>)
 800a85c:	185b      	adds	r3, r3, r1
 800a85e:	051b      	lsls	r3, r3, #20
 800a860:	431a      	orrs	r2, r3
 800a862:	0017      	movs	r7, r2
 800a864:	e7e8      	b.n	800a838 <_strtod_l+0xf8>
 800a866:	4f61      	ldr	r7, [pc, #388]	; (800a9ec <_strtod_l+0x2ac>)
 800a868:	e7e6      	b.n	800a838 <_strtod_l+0xf8>
 800a86a:	2601      	movs	r6, #1
 800a86c:	4f62      	ldr	r7, [pc, #392]	; (800a9f8 <_strtod_l+0x2b8>)
 800a86e:	4276      	negs	r6, r6
 800a870:	e7e2      	b.n	800a838 <_strtod_l+0xf8>
 800a872:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a874:	1c5a      	adds	r2, r3, #1
 800a876:	921b      	str	r2, [sp, #108]	; 0x6c
 800a878:	785b      	ldrb	r3, [r3, #1]
 800a87a:	2b30      	cmp	r3, #48	; 0x30
 800a87c:	d0f9      	beq.n	800a872 <_strtod_l+0x132>
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d099      	beq.n	800a7b6 <_strtod_l+0x76>
 800a882:	2301      	movs	r3, #1
 800a884:	9309      	str	r3, [sp, #36]	; 0x24
 800a886:	2500      	movs	r5, #0
 800a888:	220a      	movs	r2, #10
 800a88a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a88c:	950d      	str	r5, [sp, #52]	; 0x34
 800a88e:	9310      	str	r3, [sp, #64]	; 0x40
 800a890:	9508      	str	r5, [sp, #32]
 800a892:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800a894:	7804      	ldrb	r4, [r0, #0]
 800a896:	0023      	movs	r3, r4
 800a898:	3b30      	subs	r3, #48	; 0x30
 800a89a:	b2d9      	uxtb	r1, r3
 800a89c:	2909      	cmp	r1, #9
 800a89e:	d927      	bls.n	800a8f0 <_strtod_l+0x1b0>
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	4956      	ldr	r1, [pc, #344]	; (800a9fc <_strtod_l+0x2bc>)
 800a8a4:	f001 fe6c 	bl	800c580 <strncmp>
 800a8a8:	2800      	cmp	r0, #0
 800a8aa:	d031      	beq.n	800a910 <_strtod_l+0x1d0>
 800a8ac:	2000      	movs	r0, #0
 800a8ae:	0023      	movs	r3, r4
 800a8b0:	4684      	mov	ip, r0
 800a8b2:	9a08      	ldr	r2, [sp, #32]
 800a8b4:	900c      	str	r0, [sp, #48]	; 0x30
 800a8b6:	9205      	str	r2, [sp, #20]
 800a8b8:	2220      	movs	r2, #32
 800a8ba:	0019      	movs	r1, r3
 800a8bc:	4391      	bics	r1, r2
 800a8be:	000a      	movs	r2, r1
 800a8c0:	2100      	movs	r1, #0
 800a8c2:	9106      	str	r1, [sp, #24]
 800a8c4:	2a45      	cmp	r2, #69	; 0x45
 800a8c6:	d000      	beq.n	800a8ca <_strtod_l+0x18a>
 800a8c8:	e0c2      	b.n	800aa50 <_strtod_l+0x310>
 800a8ca:	9b05      	ldr	r3, [sp, #20]
 800a8cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8ce:	4303      	orrs	r3, r0
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	428b      	cmp	r3, r1
 800a8d4:	d08d      	beq.n	800a7f2 <_strtod_l+0xb2>
 800a8d6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a8d8:	9307      	str	r3, [sp, #28]
 800a8da:	3301      	adds	r3, #1
 800a8dc:	931b      	str	r3, [sp, #108]	; 0x6c
 800a8de:	9b07      	ldr	r3, [sp, #28]
 800a8e0:	785b      	ldrb	r3, [r3, #1]
 800a8e2:	2b2b      	cmp	r3, #43	; 0x2b
 800a8e4:	d071      	beq.n	800a9ca <_strtod_l+0x28a>
 800a8e6:	000c      	movs	r4, r1
 800a8e8:	2b2d      	cmp	r3, #45	; 0x2d
 800a8ea:	d174      	bne.n	800a9d6 <_strtod_l+0x296>
 800a8ec:	2401      	movs	r4, #1
 800a8ee:	e06d      	b.n	800a9cc <_strtod_l+0x28c>
 800a8f0:	9908      	ldr	r1, [sp, #32]
 800a8f2:	2908      	cmp	r1, #8
 800a8f4:	dc09      	bgt.n	800a90a <_strtod_l+0x1ca>
 800a8f6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a8f8:	4351      	muls	r1, r2
 800a8fa:	185b      	adds	r3, r3, r1
 800a8fc:	930d      	str	r3, [sp, #52]	; 0x34
 800a8fe:	9b08      	ldr	r3, [sp, #32]
 800a900:	3001      	adds	r0, #1
 800a902:	3301      	adds	r3, #1
 800a904:	9308      	str	r3, [sp, #32]
 800a906:	901b      	str	r0, [sp, #108]	; 0x6c
 800a908:	e7c3      	b.n	800a892 <_strtod_l+0x152>
 800a90a:	4355      	muls	r5, r2
 800a90c:	195d      	adds	r5, r3, r5
 800a90e:	e7f6      	b.n	800a8fe <_strtod_l+0x1be>
 800a910:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a912:	1c5a      	adds	r2, r3, #1
 800a914:	921b      	str	r2, [sp, #108]	; 0x6c
 800a916:	9a08      	ldr	r2, [sp, #32]
 800a918:	785b      	ldrb	r3, [r3, #1]
 800a91a:	2a00      	cmp	r2, #0
 800a91c:	d03a      	beq.n	800a994 <_strtod_l+0x254>
 800a91e:	900c      	str	r0, [sp, #48]	; 0x30
 800a920:	9205      	str	r2, [sp, #20]
 800a922:	001a      	movs	r2, r3
 800a924:	3a30      	subs	r2, #48	; 0x30
 800a926:	2a09      	cmp	r2, #9
 800a928:	d912      	bls.n	800a950 <_strtod_l+0x210>
 800a92a:	2201      	movs	r2, #1
 800a92c:	4694      	mov	ip, r2
 800a92e:	e7c3      	b.n	800a8b8 <_strtod_l+0x178>
 800a930:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a932:	3001      	adds	r0, #1
 800a934:	1c5a      	adds	r2, r3, #1
 800a936:	921b      	str	r2, [sp, #108]	; 0x6c
 800a938:	785b      	ldrb	r3, [r3, #1]
 800a93a:	2b30      	cmp	r3, #48	; 0x30
 800a93c:	d0f8      	beq.n	800a930 <_strtod_l+0x1f0>
 800a93e:	001a      	movs	r2, r3
 800a940:	3a31      	subs	r2, #49	; 0x31
 800a942:	2a08      	cmp	r2, #8
 800a944:	d83c      	bhi.n	800a9c0 <_strtod_l+0x280>
 800a946:	900c      	str	r0, [sp, #48]	; 0x30
 800a948:	2000      	movs	r0, #0
 800a94a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a94c:	9005      	str	r0, [sp, #20]
 800a94e:	9210      	str	r2, [sp, #64]	; 0x40
 800a950:	001a      	movs	r2, r3
 800a952:	1c41      	adds	r1, r0, #1
 800a954:	3a30      	subs	r2, #48	; 0x30
 800a956:	2b30      	cmp	r3, #48	; 0x30
 800a958:	d016      	beq.n	800a988 <_strtod_l+0x248>
 800a95a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a95c:	185b      	adds	r3, r3, r1
 800a95e:	930c      	str	r3, [sp, #48]	; 0x30
 800a960:	9b05      	ldr	r3, [sp, #20]
 800a962:	210a      	movs	r1, #10
 800a964:	469c      	mov	ip, r3
 800a966:	4484      	add	ip, r0
 800a968:	4563      	cmp	r3, ip
 800a96a:	d115      	bne.n	800a998 <_strtod_l+0x258>
 800a96c:	9905      	ldr	r1, [sp, #20]
 800a96e:	9b05      	ldr	r3, [sp, #20]
 800a970:	3101      	adds	r1, #1
 800a972:	1809      	adds	r1, r1, r0
 800a974:	181b      	adds	r3, r3, r0
 800a976:	9105      	str	r1, [sp, #20]
 800a978:	2b08      	cmp	r3, #8
 800a97a:	dc19      	bgt.n	800a9b0 <_strtod_l+0x270>
 800a97c:	230a      	movs	r3, #10
 800a97e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a980:	434b      	muls	r3, r1
 800a982:	2100      	movs	r1, #0
 800a984:	18d3      	adds	r3, r2, r3
 800a986:	930d      	str	r3, [sp, #52]	; 0x34
 800a988:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a98a:	0008      	movs	r0, r1
 800a98c:	1c5a      	adds	r2, r3, #1
 800a98e:	921b      	str	r2, [sp, #108]	; 0x6c
 800a990:	785b      	ldrb	r3, [r3, #1]
 800a992:	e7c6      	b.n	800a922 <_strtod_l+0x1e2>
 800a994:	9808      	ldr	r0, [sp, #32]
 800a996:	e7d0      	b.n	800a93a <_strtod_l+0x1fa>
 800a998:	1c5c      	adds	r4, r3, #1
 800a99a:	2b08      	cmp	r3, #8
 800a99c:	dc04      	bgt.n	800a9a8 <_strtod_l+0x268>
 800a99e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9a0:	434b      	muls	r3, r1
 800a9a2:	930d      	str	r3, [sp, #52]	; 0x34
 800a9a4:	0023      	movs	r3, r4
 800a9a6:	e7df      	b.n	800a968 <_strtod_l+0x228>
 800a9a8:	2c10      	cmp	r4, #16
 800a9aa:	dcfb      	bgt.n	800a9a4 <_strtod_l+0x264>
 800a9ac:	434d      	muls	r5, r1
 800a9ae:	e7f9      	b.n	800a9a4 <_strtod_l+0x264>
 800a9b0:	9b05      	ldr	r3, [sp, #20]
 800a9b2:	2100      	movs	r1, #0
 800a9b4:	2b10      	cmp	r3, #16
 800a9b6:	dce7      	bgt.n	800a988 <_strtod_l+0x248>
 800a9b8:	230a      	movs	r3, #10
 800a9ba:	435d      	muls	r5, r3
 800a9bc:	1955      	adds	r5, r2, r5
 800a9be:	e7e3      	b.n	800a988 <_strtod_l+0x248>
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	920c      	str	r2, [sp, #48]	; 0x30
 800a9c4:	9205      	str	r2, [sp, #20]
 800a9c6:	3201      	adds	r2, #1
 800a9c8:	e7b0      	b.n	800a92c <_strtod_l+0x1ec>
 800a9ca:	2400      	movs	r4, #0
 800a9cc:	9b07      	ldr	r3, [sp, #28]
 800a9ce:	3302      	adds	r3, #2
 800a9d0:	931b      	str	r3, [sp, #108]	; 0x6c
 800a9d2:	9b07      	ldr	r3, [sp, #28]
 800a9d4:	789b      	ldrb	r3, [r3, #2]
 800a9d6:	001a      	movs	r2, r3
 800a9d8:	3a30      	subs	r2, #48	; 0x30
 800a9da:	2a09      	cmp	r2, #9
 800a9dc:	d914      	bls.n	800aa08 <_strtod_l+0x2c8>
 800a9de:	9a07      	ldr	r2, [sp, #28]
 800a9e0:	921b      	str	r2, [sp, #108]	; 0x6c
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	e033      	b.n	800aa4e <_strtod_l+0x30e>
 800a9e6:	46c0      	nop			; (mov r8, r8)
 800a9e8:	0800fbe4 	.word	0x0800fbe4
 800a9ec:	7ff00000 	.word	0x7ff00000
 800a9f0:	ffefffff 	.word	0xffefffff
 800a9f4:	00000433 	.word	0x00000433
 800a9f8:	7fffffff 	.word	0x7fffffff
 800a9fc:	0800fbe0 	.word	0x0800fbe0
 800aa00:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa02:	1c5a      	adds	r2, r3, #1
 800aa04:	921b      	str	r2, [sp, #108]	; 0x6c
 800aa06:	785b      	ldrb	r3, [r3, #1]
 800aa08:	2b30      	cmp	r3, #48	; 0x30
 800aa0a:	d0f9      	beq.n	800aa00 <_strtod_l+0x2c0>
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	9206      	str	r2, [sp, #24]
 800aa10:	001a      	movs	r2, r3
 800aa12:	3a31      	subs	r2, #49	; 0x31
 800aa14:	2a08      	cmp	r2, #8
 800aa16:	d81b      	bhi.n	800aa50 <_strtod_l+0x310>
 800aa18:	3b30      	subs	r3, #48	; 0x30
 800aa1a:	930e      	str	r3, [sp, #56]	; 0x38
 800aa1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa1e:	9306      	str	r3, [sp, #24]
 800aa20:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa22:	1c59      	adds	r1, r3, #1
 800aa24:	911b      	str	r1, [sp, #108]	; 0x6c
 800aa26:	785b      	ldrb	r3, [r3, #1]
 800aa28:	001a      	movs	r2, r3
 800aa2a:	3a30      	subs	r2, #48	; 0x30
 800aa2c:	2a09      	cmp	r2, #9
 800aa2e:	d93a      	bls.n	800aaa6 <_strtod_l+0x366>
 800aa30:	9a06      	ldr	r2, [sp, #24]
 800aa32:	1a8a      	subs	r2, r1, r2
 800aa34:	49b2      	ldr	r1, [pc, #712]	; (800ad00 <_strtod_l+0x5c0>)
 800aa36:	9106      	str	r1, [sp, #24]
 800aa38:	2a08      	cmp	r2, #8
 800aa3a:	dc04      	bgt.n	800aa46 <_strtod_l+0x306>
 800aa3c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa3e:	9206      	str	r2, [sp, #24]
 800aa40:	428a      	cmp	r2, r1
 800aa42:	dd00      	ble.n	800aa46 <_strtod_l+0x306>
 800aa44:	9106      	str	r1, [sp, #24]
 800aa46:	2c00      	cmp	r4, #0
 800aa48:	d002      	beq.n	800aa50 <_strtod_l+0x310>
 800aa4a:	9a06      	ldr	r2, [sp, #24]
 800aa4c:	4252      	negs	r2, r2
 800aa4e:	9206      	str	r2, [sp, #24]
 800aa50:	9a05      	ldr	r2, [sp, #20]
 800aa52:	2a00      	cmp	r2, #0
 800aa54:	d14d      	bne.n	800aaf2 <_strtod_l+0x3b2>
 800aa56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa58:	4310      	orrs	r0, r2
 800aa5a:	d000      	beq.n	800aa5e <_strtod_l+0x31e>
 800aa5c:	e6ab      	b.n	800a7b6 <_strtod_l+0x76>
 800aa5e:	4662      	mov	r2, ip
 800aa60:	2a00      	cmp	r2, #0
 800aa62:	d000      	beq.n	800aa66 <_strtod_l+0x326>
 800aa64:	e6c5      	b.n	800a7f2 <_strtod_l+0xb2>
 800aa66:	2b69      	cmp	r3, #105	; 0x69
 800aa68:	d027      	beq.n	800aaba <_strtod_l+0x37a>
 800aa6a:	dc23      	bgt.n	800aab4 <_strtod_l+0x374>
 800aa6c:	2b49      	cmp	r3, #73	; 0x49
 800aa6e:	d024      	beq.n	800aaba <_strtod_l+0x37a>
 800aa70:	2b4e      	cmp	r3, #78	; 0x4e
 800aa72:	d000      	beq.n	800aa76 <_strtod_l+0x336>
 800aa74:	e6bd      	b.n	800a7f2 <_strtod_l+0xb2>
 800aa76:	49a3      	ldr	r1, [pc, #652]	; (800ad04 <_strtod_l+0x5c4>)
 800aa78:	a81b      	add	r0, sp, #108	; 0x6c
 800aa7a:	f002 ffe7 	bl	800da4c <__match>
 800aa7e:	2800      	cmp	r0, #0
 800aa80:	d100      	bne.n	800aa84 <_strtod_l+0x344>
 800aa82:	e6b6      	b.n	800a7f2 <_strtod_l+0xb2>
 800aa84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	2b28      	cmp	r3, #40	; 0x28
 800aa8a:	d12c      	bne.n	800aae6 <_strtod_l+0x3a6>
 800aa8c:	499e      	ldr	r1, [pc, #632]	; (800ad08 <_strtod_l+0x5c8>)
 800aa8e:	aa1e      	add	r2, sp, #120	; 0x78
 800aa90:	a81b      	add	r0, sp, #108	; 0x6c
 800aa92:	f002 ffef 	bl	800da74 <__hexnan>
 800aa96:	2805      	cmp	r0, #5
 800aa98:	d125      	bne.n	800aae6 <_strtod_l+0x3a6>
 800aa9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800aa9c:	4a9b      	ldr	r2, [pc, #620]	; (800ad0c <_strtod_l+0x5cc>)
 800aa9e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800aaa0:	431a      	orrs	r2, r3
 800aaa2:	0017      	movs	r7, r2
 800aaa4:	e687      	b.n	800a7b6 <_strtod_l+0x76>
 800aaa6:	220a      	movs	r2, #10
 800aaa8:	990e      	ldr	r1, [sp, #56]	; 0x38
 800aaaa:	434a      	muls	r2, r1
 800aaac:	18d2      	adds	r2, r2, r3
 800aaae:	3a30      	subs	r2, #48	; 0x30
 800aab0:	920e      	str	r2, [sp, #56]	; 0x38
 800aab2:	e7b5      	b.n	800aa20 <_strtod_l+0x2e0>
 800aab4:	2b6e      	cmp	r3, #110	; 0x6e
 800aab6:	d0de      	beq.n	800aa76 <_strtod_l+0x336>
 800aab8:	e69b      	b.n	800a7f2 <_strtod_l+0xb2>
 800aaba:	4995      	ldr	r1, [pc, #596]	; (800ad10 <_strtod_l+0x5d0>)
 800aabc:	a81b      	add	r0, sp, #108	; 0x6c
 800aabe:	f002 ffc5 	bl	800da4c <__match>
 800aac2:	2800      	cmp	r0, #0
 800aac4:	d100      	bne.n	800aac8 <_strtod_l+0x388>
 800aac6:	e694      	b.n	800a7f2 <_strtod_l+0xb2>
 800aac8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aaca:	4992      	ldr	r1, [pc, #584]	; (800ad14 <_strtod_l+0x5d4>)
 800aacc:	3b01      	subs	r3, #1
 800aace:	a81b      	add	r0, sp, #108	; 0x6c
 800aad0:	931b      	str	r3, [sp, #108]	; 0x6c
 800aad2:	f002 ffbb 	bl	800da4c <__match>
 800aad6:	2800      	cmp	r0, #0
 800aad8:	d102      	bne.n	800aae0 <_strtod_l+0x3a0>
 800aada:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aadc:	3301      	adds	r3, #1
 800aade:	931b      	str	r3, [sp, #108]	; 0x6c
 800aae0:	2600      	movs	r6, #0
 800aae2:	4f8a      	ldr	r7, [pc, #552]	; (800ad0c <_strtod_l+0x5cc>)
 800aae4:	e667      	b.n	800a7b6 <_strtod_l+0x76>
 800aae6:	488c      	ldr	r0, [pc, #560]	; (800ad18 <_strtod_l+0x5d8>)
 800aae8:	f001 fe18 	bl	800c71c <nan>
 800aaec:	0006      	movs	r6, r0
 800aaee:	000f      	movs	r7, r1
 800aaf0:	e661      	b.n	800a7b6 <_strtod_l+0x76>
 800aaf2:	9b06      	ldr	r3, [sp, #24]
 800aaf4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aaf6:	1a9b      	subs	r3, r3, r2
 800aaf8:	9309      	str	r3, [sp, #36]	; 0x24
 800aafa:	9b08      	ldr	r3, [sp, #32]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d101      	bne.n	800ab04 <_strtod_l+0x3c4>
 800ab00:	9b05      	ldr	r3, [sp, #20]
 800ab02:	9308      	str	r3, [sp, #32]
 800ab04:	9c05      	ldr	r4, [sp, #20]
 800ab06:	2c10      	cmp	r4, #16
 800ab08:	dd00      	ble.n	800ab0c <_strtod_l+0x3cc>
 800ab0a:	2410      	movs	r4, #16
 800ab0c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ab0e:	f7f8 fa23 	bl	8002f58 <__aeabi_ui2d>
 800ab12:	9b05      	ldr	r3, [sp, #20]
 800ab14:	0006      	movs	r6, r0
 800ab16:	000f      	movs	r7, r1
 800ab18:	2b09      	cmp	r3, #9
 800ab1a:	dd15      	ble.n	800ab48 <_strtod_l+0x408>
 800ab1c:	0022      	movs	r2, r4
 800ab1e:	4b7f      	ldr	r3, [pc, #508]	; (800ad1c <_strtod_l+0x5dc>)
 800ab20:	3a09      	subs	r2, #9
 800ab22:	00d2      	lsls	r2, r2, #3
 800ab24:	189b      	adds	r3, r3, r2
 800ab26:	681a      	ldr	r2, [r3, #0]
 800ab28:	685b      	ldr	r3, [r3, #4]
 800ab2a:	f7f7 fb4d 	bl	80021c8 <__aeabi_dmul>
 800ab2e:	0006      	movs	r6, r0
 800ab30:	0028      	movs	r0, r5
 800ab32:	000f      	movs	r7, r1
 800ab34:	f7f8 fa10 	bl	8002f58 <__aeabi_ui2d>
 800ab38:	0002      	movs	r2, r0
 800ab3a:	000b      	movs	r3, r1
 800ab3c:	0030      	movs	r0, r6
 800ab3e:	0039      	movs	r1, r7
 800ab40:	f7f6 fbe8 	bl	8001314 <__aeabi_dadd>
 800ab44:	0006      	movs	r6, r0
 800ab46:	000f      	movs	r7, r1
 800ab48:	9b05      	ldr	r3, [sp, #20]
 800ab4a:	2b0f      	cmp	r3, #15
 800ab4c:	dc39      	bgt.n	800abc2 <_strtod_l+0x482>
 800ab4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d100      	bne.n	800ab56 <_strtod_l+0x416>
 800ab54:	e62f      	b.n	800a7b6 <_strtod_l+0x76>
 800ab56:	dd24      	ble.n	800aba2 <_strtod_l+0x462>
 800ab58:	2b16      	cmp	r3, #22
 800ab5a:	dc09      	bgt.n	800ab70 <_strtod_l+0x430>
 800ab5c:	496f      	ldr	r1, [pc, #444]	; (800ad1c <_strtod_l+0x5dc>)
 800ab5e:	00db      	lsls	r3, r3, #3
 800ab60:	18c9      	adds	r1, r1, r3
 800ab62:	0032      	movs	r2, r6
 800ab64:	6808      	ldr	r0, [r1, #0]
 800ab66:	6849      	ldr	r1, [r1, #4]
 800ab68:	003b      	movs	r3, r7
 800ab6a:	f7f7 fb2d 	bl	80021c8 <__aeabi_dmul>
 800ab6e:	e7bd      	b.n	800aaec <_strtod_l+0x3ac>
 800ab70:	2325      	movs	r3, #37	; 0x25
 800ab72:	9a05      	ldr	r2, [sp, #20]
 800ab74:	1a9b      	subs	r3, r3, r2
 800ab76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	db22      	blt.n	800abc2 <_strtod_l+0x482>
 800ab7c:	240f      	movs	r4, #15
 800ab7e:	9b05      	ldr	r3, [sp, #20]
 800ab80:	4d66      	ldr	r5, [pc, #408]	; (800ad1c <_strtod_l+0x5dc>)
 800ab82:	1ae4      	subs	r4, r4, r3
 800ab84:	00e1      	lsls	r1, r4, #3
 800ab86:	1869      	adds	r1, r5, r1
 800ab88:	0032      	movs	r2, r6
 800ab8a:	6808      	ldr	r0, [r1, #0]
 800ab8c:	6849      	ldr	r1, [r1, #4]
 800ab8e:	003b      	movs	r3, r7
 800ab90:	f7f7 fb1a 	bl	80021c8 <__aeabi_dmul>
 800ab94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab96:	1b1c      	subs	r4, r3, r4
 800ab98:	00e4      	lsls	r4, r4, #3
 800ab9a:	192d      	adds	r5, r5, r4
 800ab9c:	682a      	ldr	r2, [r5, #0]
 800ab9e:	686b      	ldr	r3, [r5, #4]
 800aba0:	e7e3      	b.n	800ab6a <_strtod_l+0x42a>
 800aba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aba4:	3316      	adds	r3, #22
 800aba6:	db0c      	blt.n	800abc2 <_strtod_l+0x482>
 800aba8:	9906      	ldr	r1, [sp, #24]
 800abaa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800abac:	4b5b      	ldr	r3, [pc, #364]	; (800ad1c <_strtod_l+0x5dc>)
 800abae:	1a52      	subs	r2, r2, r1
 800abb0:	00d2      	lsls	r2, r2, #3
 800abb2:	189b      	adds	r3, r3, r2
 800abb4:	0030      	movs	r0, r6
 800abb6:	681a      	ldr	r2, [r3, #0]
 800abb8:	685b      	ldr	r3, [r3, #4]
 800abba:	0039      	movs	r1, r7
 800abbc:	f7f6 ff0a 	bl	80019d4 <__aeabi_ddiv>
 800abc0:	e794      	b.n	800aaec <_strtod_l+0x3ac>
 800abc2:	9b05      	ldr	r3, [sp, #20]
 800abc4:	1b1c      	subs	r4, r3, r4
 800abc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abc8:	18e4      	adds	r4, r4, r3
 800abca:	2c00      	cmp	r4, #0
 800abcc:	dd72      	ble.n	800acb4 <_strtod_l+0x574>
 800abce:	220f      	movs	r2, #15
 800abd0:	0023      	movs	r3, r4
 800abd2:	4013      	ands	r3, r2
 800abd4:	4214      	tst	r4, r2
 800abd6:	d00a      	beq.n	800abee <_strtod_l+0x4ae>
 800abd8:	4950      	ldr	r1, [pc, #320]	; (800ad1c <_strtod_l+0x5dc>)
 800abda:	00db      	lsls	r3, r3, #3
 800abdc:	18c9      	adds	r1, r1, r3
 800abde:	0032      	movs	r2, r6
 800abe0:	6808      	ldr	r0, [r1, #0]
 800abe2:	6849      	ldr	r1, [r1, #4]
 800abe4:	003b      	movs	r3, r7
 800abe6:	f7f7 faef 	bl	80021c8 <__aeabi_dmul>
 800abea:	0006      	movs	r6, r0
 800abec:	000f      	movs	r7, r1
 800abee:	230f      	movs	r3, #15
 800abf0:	439c      	bics	r4, r3
 800abf2:	d04a      	beq.n	800ac8a <_strtod_l+0x54a>
 800abf4:	3326      	adds	r3, #38	; 0x26
 800abf6:	33ff      	adds	r3, #255	; 0xff
 800abf8:	429c      	cmp	r4, r3
 800abfa:	dd22      	ble.n	800ac42 <_strtod_l+0x502>
 800abfc:	2300      	movs	r3, #0
 800abfe:	9305      	str	r3, [sp, #20]
 800ac00:	9306      	str	r3, [sp, #24]
 800ac02:	930d      	str	r3, [sp, #52]	; 0x34
 800ac04:	9308      	str	r3, [sp, #32]
 800ac06:	2322      	movs	r3, #34	; 0x22
 800ac08:	2600      	movs	r6, #0
 800ac0a:	9a04      	ldr	r2, [sp, #16]
 800ac0c:	4f3f      	ldr	r7, [pc, #252]	; (800ad0c <_strtod_l+0x5cc>)
 800ac0e:	6013      	str	r3, [r2, #0]
 800ac10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac12:	42b3      	cmp	r3, r6
 800ac14:	d100      	bne.n	800ac18 <_strtod_l+0x4d8>
 800ac16:	e5ce      	b.n	800a7b6 <_strtod_l+0x76>
 800ac18:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ac1a:	9804      	ldr	r0, [sp, #16]
 800ac1c:	f003 f828 	bl	800dc70 <_Bfree>
 800ac20:	9908      	ldr	r1, [sp, #32]
 800ac22:	9804      	ldr	r0, [sp, #16]
 800ac24:	f003 f824 	bl	800dc70 <_Bfree>
 800ac28:	9906      	ldr	r1, [sp, #24]
 800ac2a:	9804      	ldr	r0, [sp, #16]
 800ac2c:	f003 f820 	bl	800dc70 <_Bfree>
 800ac30:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ac32:	9804      	ldr	r0, [sp, #16]
 800ac34:	f003 f81c 	bl	800dc70 <_Bfree>
 800ac38:	9905      	ldr	r1, [sp, #20]
 800ac3a:	9804      	ldr	r0, [sp, #16]
 800ac3c:	f003 f818 	bl	800dc70 <_Bfree>
 800ac40:	e5b9      	b.n	800a7b6 <_strtod_l+0x76>
 800ac42:	2300      	movs	r3, #0
 800ac44:	0030      	movs	r0, r6
 800ac46:	0039      	movs	r1, r7
 800ac48:	4d35      	ldr	r5, [pc, #212]	; (800ad20 <_strtod_l+0x5e0>)
 800ac4a:	1124      	asrs	r4, r4, #4
 800ac4c:	9307      	str	r3, [sp, #28]
 800ac4e:	2c01      	cmp	r4, #1
 800ac50:	dc1e      	bgt.n	800ac90 <_strtod_l+0x550>
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d001      	beq.n	800ac5a <_strtod_l+0x51a>
 800ac56:	0006      	movs	r6, r0
 800ac58:	000f      	movs	r7, r1
 800ac5a:	4b32      	ldr	r3, [pc, #200]	; (800ad24 <_strtod_l+0x5e4>)
 800ac5c:	9a07      	ldr	r2, [sp, #28]
 800ac5e:	18ff      	adds	r7, r7, r3
 800ac60:	4b2f      	ldr	r3, [pc, #188]	; (800ad20 <_strtod_l+0x5e0>)
 800ac62:	00d2      	lsls	r2, r2, #3
 800ac64:	189d      	adds	r5, r3, r2
 800ac66:	6828      	ldr	r0, [r5, #0]
 800ac68:	6869      	ldr	r1, [r5, #4]
 800ac6a:	0032      	movs	r2, r6
 800ac6c:	003b      	movs	r3, r7
 800ac6e:	f7f7 faab 	bl	80021c8 <__aeabi_dmul>
 800ac72:	4b26      	ldr	r3, [pc, #152]	; (800ad0c <_strtod_l+0x5cc>)
 800ac74:	4a2c      	ldr	r2, [pc, #176]	; (800ad28 <_strtod_l+0x5e8>)
 800ac76:	0006      	movs	r6, r0
 800ac78:	400b      	ands	r3, r1
 800ac7a:	4293      	cmp	r3, r2
 800ac7c:	d8be      	bhi.n	800abfc <_strtod_l+0x4bc>
 800ac7e:	4a2b      	ldr	r2, [pc, #172]	; (800ad2c <_strtod_l+0x5ec>)
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d913      	bls.n	800acac <_strtod_l+0x56c>
 800ac84:	2601      	movs	r6, #1
 800ac86:	4f2a      	ldr	r7, [pc, #168]	; (800ad30 <_strtod_l+0x5f0>)
 800ac88:	4276      	negs	r6, r6
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	9307      	str	r3, [sp, #28]
 800ac8e:	e088      	b.n	800ada2 <_strtod_l+0x662>
 800ac90:	2201      	movs	r2, #1
 800ac92:	4214      	tst	r4, r2
 800ac94:	d004      	beq.n	800aca0 <_strtod_l+0x560>
 800ac96:	682a      	ldr	r2, [r5, #0]
 800ac98:	686b      	ldr	r3, [r5, #4]
 800ac9a:	f7f7 fa95 	bl	80021c8 <__aeabi_dmul>
 800ac9e:	2301      	movs	r3, #1
 800aca0:	9a07      	ldr	r2, [sp, #28]
 800aca2:	1064      	asrs	r4, r4, #1
 800aca4:	3201      	adds	r2, #1
 800aca6:	9207      	str	r2, [sp, #28]
 800aca8:	3508      	adds	r5, #8
 800acaa:	e7d0      	b.n	800ac4e <_strtod_l+0x50e>
 800acac:	23d4      	movs	r3, #212	; 0xd4
 800acae:	049b      	lsls	r3, r3, #18
 800acb0:	18cf      	adds	r7, r1, r3
 800acb2:	e7ea      	b.n	800ac8a <_strtod_l+0x54a>
 800acb4:	2c00      	cmp	r4, #0
 800acb6:	d0e8      	beq.n	800ac8a <_strtod_l+0x54a>
 800acb8:	4264      	negs	r4, r4
 800acba:	230f      	movs	r3, #15
 800acbc:	0022      	movs	r2, r4
 800acbe:	401a      	ands	r2, r3
 800acc0:	421c      	tst	r4, r3
 800acc2:	d00a      	beq.n	800acda <_strtod_l+0x59a>
 800acc4:	4b15      	ldr	r3, [pc, #84]	; (800ad1c <_strtod_l+0x5dc>)
 800acc6:	00d2      	lsls	r2, r2, #3
 800acc8:	189b      	adds	r3, r3, r2
 800acca:	0030      	movs	r0, r6
 800accc:	681a      	ldr	r2, [r3, #0]
 800acce:	685b      	ldr	r3, [r3, #4]
 800acd0:	0039      	movs	r1, r7
 800acd2:	f7f6 fe7f 	bl	80019d4 <__aeabi_ddiv>
 800acd6:	0006      	movs	r6, r0
 800acd8:	000f      	movs	r7, r1
 800acda:	1124      	asrs	r4, r4, #4
 800acdc:	d0d5      	beq.n	800ac8a <_strtod_l+0x54a>
 800acde:	2c1f      	cmp	r4, #31
 800ace0:	dd28      	ble.n	800ad34 <_strtod_l+0x5f4>
 800ace2:	2300      	movs	r3, #0
 800ace4:	9305      	str	r3, [sp, #20]
 800ace6:	9306      	str	r3, [sp, #24]
 800ace8:	930d      	str	r3, [sp, #52]	; 0x34
 800acea:	9308      	str	r3, [sp, #32]
 800acec:	2322      	movs	r3, #34	; 0x22
 800acee:	9a04      	ldr	r2, [sp, #16]
 800acf0:	2600      	movs	r6, #0
 800acf2:	6013      	str	r3, [r2, #0]
 800acf4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800acf6:	2700      	movs	r7, #0
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d18d      	bne.n	800ac18 <_strtod_l+0x4d8>
 800acfc:	e55b      	b.n	800a7b6 <_strtod_l+0x76>
 800acfe:	46c0      	nop			; (mov r8, r8)
 800ad00:	00004e1f 	.word	0x00004e1f
 800ad04:	0800fd46 	.word	0x0800fd46
 800ad08:	0800fbf8 	.word	0x0800fbf8
 800ad0c:	7ff00000 	.word	0x7ff00000
 800ad10:	0800fd3e 	.word	0x0800fd3e
 800ad14:	0800fd7b 	.word	0x0800fd7b
 800ad18:	0800fbdf 	.word	0x0800fbdf
 800ad1c:	0800fee8 	.word	0x0800fee8
 800ad20:	0800fec0 	.word	0x0800fec0
 800ad24:	fcb00000 	.word	0xfcb00000
 800ad28:	7ca00000 	.word	0x7ca00000
 800ad2c:	7c900000 	.word	0x7c900000
 800ad30:	7fefffff 	.word	0x7fefffff
 800ad34:	2310      	movs	r3, #16
 800ad36:	0022      	movs	r2, r4
 800ad38:	401a      	ands	r2, r3
 800ad3a:	9207      	str	r2, [sp, #28]
 800ad3c:	421c      	tst	r4, r3
 800ad3e:	d001      	beq.n	800ad44 <_strtod_l+0x604>
 800ad40:	335a      	adds	r3, #90	; 0x5a
 800ad42:	9307      	str	r3, [sp, #28]
 800ad44:	0030      	movs	r0, r6
 800ad46:	0039      	movs	r1, r7
 800ad48:	2300      	movs	r3, #0
 800ad4a:	4dc4      	ldr	r5, [pc, #784]	; (800b05c <_strtod_l+0x91c>)
 800ad4c:	2201      	movs	r2, #1
 800ad4e:	4214      	tst	r4, r2
 800ad50:	d004      	beq.n	800ad5c <_strtod_l+0x61c>
 800ad52:	682a      	ldr	r2, [r5, #0]
 800ad54:	686b      	ldr	r3, [r5, #4]
 800ad56:	f7f7 fa37 	bl	80021c8 <__aeabi_dmul>
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	1064      	asrs	r4, r4, #1
 800ad5e:	3508      	adds	r5, #8
 800ad60:	2c00      	cmp	r4, #0
 800ad62:	d1f3      	bne.n	800ad4c <_strtod_l+0x60c>
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d001      	beq.n	800ad6c <_strtod_l+0x62c>
 800ad68:	0006      	movs	r6, r0
 800ad6a:	000f      	movs	r7, r1
 800ad6c:	9b07      	ldr	r3, [sp, #28]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d00f      	beq.n	800ad92 <_strtod_l+0x652>
 800ad72:	236b      	movs	r3, #107	; 0x6b
 800ad74:	007a      	lsls	r2, r7, #1
 800ad76:	0d52      	lsrs	r2, r2, #21
 800ad78:	0039      	movs	r1, r7
 800ad7a:	1a9b      	subs	r3, r3, r2
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	dd08      	ble.n	800ad92 <_strtod_l+0x652>
 800ad80:	2b1f      	cmp	r3, #31
 800ad82:	dc00      	bgt.n	800ad86 <_strtod_l+0x646>
 800ad84:	e121      	b.n	800afca <_strtod_l+0x88a>
 800ad86:	2600      	movs	r6, #0
 800ad88:	2b34      	cmp	r3, #52	; 0x34
 800ad8a:	dc00      	bgt.n	800ad8e <_strtod_l+0x64e>
 800ad8c:	e116      	b.n	800afbc <_strtod_l+0x87c>
 800ad8e:	27dc      	movs	r7, #220	; 0xdc
 800ad90:	04bf      	lsls	r7, r7, #18
 800ad92:	2200      	movs	r2, #0
 800ad94:	2300      	movs	r3, #0
 800ad96:	0030      	movs	r0, r6
 800ad98:	0039      	movs	r1, r7
 800ad9a:	f7f5 fb57 	bl	800044c <__aeabi_dcmpeq>
 800ad9e:	2800      	cmp	r0, #0
 800ada0:	d19f      	bne.n	800ace2 <_strtod_l+0x5a2>
 800ada2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ada4:	9a08      	ldr	r2, [sp, #32]
 800ada6:	9300      	str	r3, [sp, #0]
 800ada8:	9910      	ldr	r1, [sp, #64]	; 0x40
 800adaa:	9b05      	ldr	r3, [sp, #20]
 800adac:	9804      	ldr	r0, [sp, #16]
 800adae:	f002 ffc7 	bl	800dd40 <__s2b>
 800adb2:	900d      	str	r0, [sp, #52]	; 0x34
 800adb4:	2800      	cmp	r0, #0
 800adb6:	d100      	bne.n	800adba <_strtod_l+0x67a>
 800adb8:	e720      	b.n	800abfc <_strtod_l+0x4bc>
 800adba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adbc:	9906      	ldr	r1, [sp, #24]
 800adbe:	17da      	asrs	r2, r3, #31
 800adc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800adc2:	1a5b      	subs	r3, r3, r1
 800adc4:	401a      	ands	r2, r3
 800adc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adc8:	9215      	str	r2, [sp, #84]	; 0x54
 800adca:	43db      	mvns	r3, r3
 800adcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adce:	17db      	asrs	r3, r3, #31
 800add0:	401a      	ands	r2, r3
 800add2:	2300      	movs	r3, #0
 800add4:	9218      	str	r2, [sp, #96]	; 0x60
 800add6:	9305      	str	r3, [sp, #20]
 800add8:	9306      	str	r3, [sp, #24]
 800adda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800addc:	9804      	ldr	r0, [sp, #16]
 800adde:	6859      	ldr	r1, [r3, #4]
 800ade0:	f002 ff02 	bl	800dbe8 <_Balloc>
 800ade4:	9008      	str	r0, [sp, #32]
 800ade6:	2800      	cmp	r0, #0
 800ade8:	d100      	bne.n	800adec <_strtod_l+0x6ac>
 800adea:	e70c      	b.n	800ac06 <_strtod_l+0x4c6>
 800adec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800adee:	300c      	adds	r0, #12
 800adf0:	0019      	movs	r1, r3
 800adf2:	691a      	ldr	r2, [r3, #16]
 800adf4:	310c      	adds	r1, #12
 800adf6:	3202      	adds	r2, #2
 800adf8:	0092      	lsls	r2, r2, #2
 800adfa:	f001 fc85 	bl	800c708 <memcpy>
 800adfe:	ab1e      	add	r3, sp, #120	; 0x78
 800ae00:	9301      	str	r3, [sp, #4]
 800ae02:	ab1d      	add	r3, sp, #116	; 0x74
 800ae04:	9300      	str	r3, [sp, #0]
 800ae06:	0032      	movs	r2, r6
 800ae08:	003b      	movs	r3, r7
 800ae0a:	9804      	ldr	r0, [sp, #16]
 800ae0c:	9610      	str	r6, [sp, #64]	; 0x40
 800ae0e:	9711      	str	r7, [sp, #68]	; 0x44
 800ae10:	f003 fad8 	bl	800e3c4 <__d2b>
 800ae14:	901c      	str	r0, [sp, #112]	; 0x70
 800ae16:	2800      	cmp	r0, #0
 800ae18:	d100      	bne.n	800ae1c <_strtod_l+0x6dc>
 800ae1a:	e6f4      	b.n	800ac06 <_strtod_l+0x4c6>
 800ae1c:	2101      	movs	r1, #1
 800ae1e:	9804      	ldr	r0, [sp, #16]
 800ae20:	f003 f822 	bl	800de68 <__i2b>
 800ae24:	9006      	str	r0, [sp, #24]
 800ae26:	2800      	cmp	r0, #0
 800ae28:	d100      	bne.n	800ae2c <_strtod_l+0x6ec>
 800ae2a:	e6ec      	b.n	800ac06 <_strtod_l+0x4c6>
 800ae2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ae2e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ae30:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800ae32:	1ad4      	subs	r4, r2, r3
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	db01      	blt.n	800ae3c <_strtod_l+0x6fc>
 800ae38:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800ae3a:	195d      	adds	r5, r3, r5
 800ae3c:	9907      	ldr	r1, [sp, #28]
 800ae3e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ae40:	1a5b      	subs	r3, r3, r1
 800ae42:	2136      	movs	r1, #54	; 0x36
 800ae44:	189b      	adds	r3, r3, r2
 800ae46:	1a8a      	subs	r2, r1, r2
 800ae48:	4985      	ldr	r1, [pc, #532]	; (800b060 <_strtod_l+0x920>)
 800ae4a:	2001      	movs	r0, #1
 800ae4c:	468c      	mov	ip, r1
 800ae4e:	2100      	movs	r1, #0
 800ae50:	3b01      	subs	r3, #1
 800ae52:	9114      	str	r1, [sp, #80]	; 0x50
 800ae54:	9012      	str	r0, [sp, #72]	; 0x48
 800ae56:	4563      	cmp	r3, ip
 800ae58:	da07      	bge.n	800ae6a <_strtod_l+0x72a>
 800ae5a:	4661      	mov	r1, ip
 800ae5c:	1ac9      	subs	r1, r1, r3
 800ae5e:	1a52      	subs	r2, r2, r1
 800ae60:	291f      	cmp	r1, #31
 800ae62:	dd00      	ble.n	800ae66 <_strtod_l+0x726>
 800ae64:	e0b6      	b.n	800afd4 <_strtod_l+0x894>
 800ae66:	4088      	lsls	r0, r1
 800ae68:	9012      	str	r0, [sp, #72]	; 0x48
 800ae6a:	18ab      	adds	r3, r5, r2
 800ae6c:	930c      	str	r3, [sp, #48]	; 0x30
 800ae6e:	18a4      	adds	r4, r4, r2
 800ae70:	9b07      	ldr	r3, [sp, #28]
 800ae72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae74:	191c      	adds	r4, r3, r4
 800ae76:	002b      	movs	r3, r5
 800ae78:	4295      	cmp	r5, r2
 800ae7a:	dd00      	ble.n	800ae7e <_strtod_l+0x73e>
 800ae7c:	0013      	movs	r3, r2
 800ae7e:	42a3      	cmp	r3, r4
 800ae80:	dd00      	ble.n	800ae84 <_strtod_l+0x744>
 800ae82:	0023      	movs	r3, r4
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	dd04      	ble.n	800ae92 <_strtod_l+0x752>
 800ae88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae8a:	1ae4      	subs	r4, r4, r3
 800ae8c:	1ad2      	subs	r2, r2, r3
 800ae8e:	920c      	str	r2, [sp, #48]	; 0x30
 800ae90:	1aed      	subs	r5, r5, r3
 800ae92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	dd17      	ble.n	800aec8 <_strtod_l+0x788>
 800ae98:	001a      	movs	r2, r3
 800ae9a:	9906      	ldr	r1, [sp, #24]
 800ae9c:	9804      	ldr	r0, [sp, #16]
 800ae9e:	f003 f8ab 	bl	800dff8 <__pow5mult>
 800aea2:	9006      	str	r0, [sp, #24]
 800aea4:	2800      	cmp	r0, #0
 800aea6:	d100      	bne.n	800aeaa <_strtod_l+0x76a>
 800aea8:	e6ad      	b.n	800ac06 <_strtod_l+0x4c6>
 800aeaa:	0001      	movs	r1, r0
 800aeac:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800aeae:	9804      	ldr	r0, [sp, #16]
 800aeb0:	f002 fff2 	bl	800de98 <__multiply>
 800aeb4:	900e      	str	r0, [sp, #56]	; 0x38
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	d100      	bne.n	800aebc <_strtod_l+0x77c>
 800aeba:	e6a4      	b.n	800ac06 <_strtod_l+0x4c6>
 800aebc:	991c      	ldr	r1, [sp, #112]	; 0x70
 800aebe:	9804      	ldr	r0, [sp, #16]
 800aec0:	f002 fed6 	bl	800dc70 <_Bfree>
 800aec4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aec6:	931c      	str	r3, [sp, #112]	; 0x70
 800aec8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	dd00      	ble.n	800aed0 <_strtod_l+0x790>
 800aece:	e087      	b.n	800afe0 <_strtod_l+0x8a0>
 800aed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	dd08      	ble.n	800aee8 <_strtod_l+0x7a8>
 800aed6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800aed8:	9908      	ldr	r1, [sp, #32]
 800aeda:	9804      	ldr	r0, [sp, #16]
 800aedc:	f003 f88c 	bl	800dff8 <__pow5mult>
 800aee0:	9008      	str	r0, [sp, #32]
 800aee2:	2800      	cmp	r0, #0
 800aee4:	d100      	bne.n	800aee8 <_strtod_l+0x7a8>
 800aee6:	e68e      	b.n	800ac06 <_strtod_l+0x4c6>
 800aee8:	2c00      	cmp	r4, #0
 800aeea:	dd08      	ble.n	800aefe <_strtod_l+0x7be>
 800aeec:	0022      	movs	r2, r4
 800aeee:	9908      	ldr	r1, [sp, #32]
 800aef0:	9804      	ldr	r0, [sp, #16]
 800aef2:	f003 f8dd 	bl	800e0b0 <__lshift>
 800aef6:	9008      	str	r0, [sp, #32]
 800aef8:	2800      	cmp	r0, #0
 800aefa:	d100      	bne.n	800aefe <_strtod_l+0x7be>
 800aefc:	e683      	b.n	800ac06 <_strtod_l+0x4c6>
 800aefe:	2d00      	cmp	r5, #0
 800af00:	dd08      	ble.n	800af14 <_strtod_l+0x7d4>
 800af02:	002a      	movs	r2, r5
 800af04:	9906      	ldr	r1, [sp, #24]
 800af06:	9804      	ldr	r0, [sp, #16]
 800af08:	f003 f8d2 	bl	800e0b0 <__lshift>
 800af0c:	9006      	str	r0, [sp, #24]
 800af0e:	2800      	cmp	r0, #0
 800af10:	d100      	bne.n	800af14 <_strtod_l+0x7d4>
 800af12:	e678      	b.n	800ac06 <_strtod_l+0x4c6>
 800af14:	9a08      	ldr	r2, [sp, #32]
 800af16:	991c      	ldr	r1, [sp, #112]	; 0x70
 800af18:	9804      	ldr	r0, [sp, #16]
 800af1a:	f003 f953 	bl	800e1c4 <__mdiff>
 800af1e:	9005      	str	r0, [sp, #20]
 800af20:	2800      	cmp	r0, #0
 800af22:	d100      	bne.n	800af26 <_strtod_l+0x7e6>
 800af24:	e66f      	b.n	800ac06 <_strtod_l+0x4c6>
 800af26:	2200      	movs	r2, #0
 800af28:	68c3      	ldr	r3, [r0, #12]
 800af2a:	9906      	ldr	r1, [sp, #24]
 800af2c:	60c2      	str	r2, [r0, #12]
 800af2e:	930c      	str	r3, [sp, #48]	; 0x30
 800af30:	f003 f92c 	bl	800e18c <__mcmp>
 800af34:	2800      	cmp	r0, #0
 800af36:	da5d      	bge.n	800aff4 <_strtod_l+0x8b4>
 800af38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af3a:	4333      	orrs	r3, r6
 800af3c:	d000      	beq.n	800af40 <_strtod_l+0x800>
 800af3e:	e088      	b.n	800b052 <_strtod_l+0x912>
 800af40:	033b      	lsls	r3, r7, #12
 800af42:	d000      	beq.n	800af46 <_strtod_l+0x806>
 800af44:	e085      	b.n	800b052 <_strtod_l+0x912>
 800af46:	22d6      	movs	r2, #214	; 0xd6
 800af48:	4b46      	ldr	r3, [pc, #280]	; (800b064 <_strtod_l+0x924>)
 800af4a:	04d2      	lsls	r2, r2, #19
 800af4c:	403b      	ands	r3, r7
 800af4e:	4293      	cmp	r3, r2
 800af50:	d97f      	bls.n	800b052 <_strtod_l+0x912>
 800af52:	9b05      	ldr	r3, [sp, #20]
 800af54:	695b      	ldr	r3, [r3, #20]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d103      	bne.n	800af62 <_strtod_l+0x822>
 800af5a:	9b05      	ldr	r3, [sp, #20]
 800af5c:	691b      	ldr	r3, [r3, #16]
 800af5e:	2b01      	cmp	r3, #1
 800af60:	dd77      	ble.n	800b052 <_strtod_l+0x912>
 800af62:	9905      	ldr	r1, [sp, #20]
 800af64:	2201      	movs	r2, #1
 800af66:	9804      	ldr	r0, [sp, #16]
 800af68:	f003 f8a2 	bl	800e0b0 <__lshift>
 800af6c:	9906      	ldr	r1, [sp, #24]
 800af6e:	9005      	str	r0, [sp, #20]
 800af70:	f003 f90c 	bl	800e18c <__mcmp>
 800af74:	2800      	cmp	r0, #0
 800af76:	dd6c      	ble.n	800b052 <_strtod_l+0x912>
 800af78:	9907      	ldr	r1, [sp, #28]
 800af7a:	003b      	movs	r3, r7
 800af7c:	4a39      	ldr	r2, [pc, #228]	; (800b064 <_strtod_l+0x924>)
 800af7e:	2900      	cmp	r1, #0
 800af80:	d100      	bne.n	800af84 <_strtod_l+0x844>
 800af82:	e094      	b.n	800b0ae <_strtod_l+0x96e>
 800af84:	0011      	movs	r1, r2
 800af86:	20d6      	movs	r0, #214	; 0xd6
 800af88:	4039      	ands	r1, r7
 800af8a:	04c0      	lsls	r0, r0, #19
 800af8c:	4281      	cmp	r1, r0
 800af8e:	dd00      	ble.n	800af92 <_strtod_l+0x852>
 800af90:	e08d      	b.n	800b0ae <_strtod_l+0x96e>
 800af92:	23dc      	movs	r3, #220	; 0xdc
 800af94:	049b      	lsls	r3, r3, #18
 800af96:	4299      	cmp	r1, r3
 800af98:	dc00      	bgt.n	800af9c <_strtod_l+0x85c>
 800af9a:	e6a7      	b.n	800acec <_strtod_l+0x5ac>
 800af9c:	0030      	movs	r0, r6
 800af9e:	0039      	movs	r1, r7
 800afa0:	4b31      	ldr	r3, [pc, #196]	; (800b068 <_strtod_l+0x928>)
 800afa2:	2200      	movs	r2, #0
 800afa4:	f7f7 f910 	bl	80021c8 <__aeabi_dmul>
 800afa8:	4b2e      	ldr	r3, [pc, #184]	; (800b064 <_strtod_l+0x924>)
 800afaa:	0006      	movs	r6, r0
 800afac:	000f      	movs	r7, r1
 800afae:	420b      	tst	r3, r1
 800afb0:	d000      	beq.n	800afb4 <_strtod_l+0x874>
 800afb2:	e631      	b.n	800ac18 <_strtod_l+0x4d8>
 800afb4:	2322      	movs	r3, #34	; 0x22
 800afb6:	9a04      	ldr	r2, [sp, #16]
 800afb8:	6013      	str	r3, [r2, #0]
 800afba:	e62d      	b.n	800ac18 <_strtod_l+0x4d8>
 800afbc:	234b      	movs	r3, #75	; 0x4b
 800afbe:	1a9a      	subs	r2, r3, r2
 800afc0:	3b4c      	subs	r3, #76	; 0x4c
 800afc2:	4093      	lsls	r3, r2
 800afc4:	4019      	ands	r1, r3
 800afc6:	000f      	movs	r7, r1
 800afc8:	e6e3      	b.n	800ad92 <_strtod_l+0x652>
 800afca:	2201      	movs	r2, #1
 800afcc:	4252      	negs	r2, r2
 800afce:	409a      	lsls	r2, r3
 800afd0:	4016      	ands	r6, r2
 800afd2:	e6de      	b.n	800ad92 <_strtod_l+0x652>
 800afd4:	4925      	ldr	r1, [pc, #148]	; (800b06c <_strtod_l+0x92c>)
 800afd6:	1acb      	subs	r3, r1, r3
 800afd8:	0001      	movs	r1, r0
 800afda:	4099      	lsls	r1, r3
 800afdc:	9114      	str	r1, [sp, #80]	; 0x50
 800afde:	e743      	b.n	800ae68 <_strtod_l+0x728>
 800afe0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800afe2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800afe4:	9804      	ldr	r0, [sp, #16]
 800afe6:	f003 f863 	bl	800e0b0 <__lshift>
 800afea:	901c      	str	r0, [sp, #112]	; 0x70
 800afec:	2800      	cmp	r0, #0
 800afee:	d000      	beq.n	800aff2 <_strtod_l+0x8b2>
 800aff0:	e76e      	b.n	800aed0 <_strtod_l+0x790>
 800aff2:	e608      	b.n	800ac06 <_strtod_l+0x4c6>
 800aff4:	970e      	str	r7, [sp, #56]	; 0x38
 800aff6:	2800      	cmp	r0, #0
 800aff8:	d177      	bne.n	800b0ea <_strtod_l+0x9aa>
 800affa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800affc:	033b      	lsls	r3, r7, #12
 800affe:	0b1b      	lsrs	r3, r3, #12
 800b000:	2a00      	cmp	r2, #0
 800b002:	d039      	beq.n	800b078 <_strtod_l+0x938>
 800b004:	4a1a      	ldr	r2, [pc, #104]	; (800b070 <_strtod_l+0x930>)
 800b006:	4293      	cmp	r3, r2
 800b008:	d139      	bne.n	800b07e <_strtod_l+0x93e>
 800b00a:	2101      	movs	r1, #1
 800b00c:	9b07      	ldr	r3, [sp, #28]
 800b00e:	4249      	negs	r1, r1
 800b010:	0032      	movs	r2, r6
 800b012:	0008      	movs	r0, r1
 800b014:	2b00      	cmp	r3, #0
 800b016:	d00b      	beq.n	800b030 <_strtod_l+0x8f0>
 800b018:	24d4      	movs	r4, #212	; 0xd4
 800b01a:	4b12      	ldr	r3, [pc, #72]	; (800b064 <_strtod_l+0x924>)
 800b01c:	0008      	movs	r0, r1
 800b01e:	403b      	ands	r3, r7
 800b020:	04e4      	lsls	r4, r4, #19
 800b022:	42a3      	cmp	r3, r4
 800b024:	d804      	bhi.n	800b030 <_strtod_l+0x8f0>
 800b026:	306c      	adds	r0, #108	; 0x6c
 800b028:	0d1b      	lsrs	r3, r3, #20
 800b02a:	1ac3      	subs	r3, r0, r3
 800b02c:	4099      	lsls	r1, r3
 800b02e:	0008      	movs	r0, r1
 800b030:	4282      	cmp	r2, r0
 800b032:	d124      	bne.n	800b07e <_strtod_l+0x93e>
 800b034:	4b0f      	ldr	r3, [pc, #60]	; (800b074 <_strtod_l+0x934>)
 800b036:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b038:	4299      	cmp	r1, r3
 800b03a:	d102      	bne.n	800b042 <_strtod_l+0x902>
 800b03c:	3201      	adds	r2, #1
 800b03e:	d100      	bne.n	800b042 <_strtod_l+0x902>
 800b040:	e5e1      	b.n	800ac06 <_strtod_l+0x4c6>
 800b042:	4b08      	ldr	r3, [pc, #32]	; (800b064 <_strtod_l+0x924>)
 800b044:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b046:	2600      	movs	r6, #0
 800b048:	401a      	ands	r2, r3
 800b04a:	0013      	movs	r3, r2
 800b04c:	2280      	movs	r2, #128	; 0x80
 800b04e:	0352      	lsls	r2, r2, #13
 800b050:	189f      	adds	r7, r3, r2
 800b052:	9b07      	ldr	r3, [sp, #28]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d1a1      	bne.n	800af9c <_strtod_l+0x85c>
 800b058:	e5de      	b.n	800ac18 <_strtod_l+0x4d8>
 800b05a:	46c0      	nop			; (mov r8, r8)
 800b05c:	0800fc10 	.word	0x0800fc10
 800b060:	fffffc02 	.word	0xfffffc02
 800b064:	7ff00000 	.word	0x7ff00000
 800b068:	39500000 	.word	0x39500000
 800b06c:	fffffbe2 	.word	0xfffffbe2
 800b070:	000fffff 	.word	0x000fffff
 800b074:	7fefffff 	.word	0x7fefffff
 800b078:	4333      	orrs	r3, r6
 800b07a:	d100      	bne.n	800b07e <_strtod_l+0x93e>
 800b07c:	e77c      	b.n	800af78 <_strtod_l+0x838>
 800b07e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b080:	2b00      	cmp	r3, #0
 800b082:	d01d      	beq.n	800b0c0 <_strtod_l+0x980>
 800b084:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b086:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b088:	4213      	tst	r3, r2
 800b08a:	d0e2      	beq.n	800b052 <_strtod_l+0x912>
 800b08c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b08e:	0030      	movs	r0, r6
 800b090:	0039      	movs	r1, r7
 800b092:	9a07      	ldr	r2, [sp, #28]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d017      	beq.n	800b0c8 <_strtod_l+0x988>
 800b098:	f7ff fb3a 	bl	800a710 <sulp>
 800b09c:	0002      	movs	r2, r0
 800b09e:	000b      	movs	r3, r1
 800b0a0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b0a2:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b0a4:	f7f6 f936 	bl	8001314 <__aeabi_dadd>
 800b0a8:	0006      	movs	r6, r0
 800b0aa:	000f      	movs	r7, r1
 800b0ac:	e7d1      	b.n	800b052 <_strtod_l+0x912>
 800b0ae:	2601      	movs	r6, #1
 800b0b0:	4013      	ands	r3, r2
 800b0b2:	4a98      	ldr	r2, [pc, #608]	; (800b314 <_strtod_l+0xbd4>)
 800b0b4:	4276      	negs	r6, r6
 800b0b6:	189b      	adds	r3, r3, r2
 800b0b8:	4a97      	ldr	r2, [pc, #604]	; (800b318 <_strtod_l+0xbd8>)
 800b0ba:	431a      	orrs	r2, r3
 800b0bc:	0017      	movs	r7, r2
 800b0be:	e7c8      	b.n	800b052 <_strtod_l+0x912>
 800b0c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b0c2:	4233      	tst	r3, r6
 800b0c4:	d0c5      	beq.n	800b052 <_strtod_l+0x912>
 800b0c6:	e7e1      	b.n	800b08c <_strtod_l+0x94c>
 800b0c8:	f7ff fb22 	bl	800a710 <sulp>
 800b0cc:	0002      	movs	r2, r0
 800b0ce:	000b      	movs	r3, r1
 800b0d0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b0d2:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b0d4:	f7f7 fb3a 	bl	800274c <__aeabi_dsub>
 800b0d8:	2200      	movs	r2, #0
 800b0da:	2300      	movs	r3, #0
 800b0dc:	0006      	movs	r6, r0
 800b0de:	000f      	movs	r7, r1
 800b0e0:	f7f5 f9b4 	bl	800044c <__aeabi_dcmpeq>
 800b0e4:	2800      	cmp	r0, #0
 800b0e6:	d0b4      	beq.n	800b052 <_strtod_l+0x912>
 800b0e8:	e600      	b.n	800acec <_strtod_l+0x5ac>
 800b0ea:	9906      	ldr	r1, [sp, #24]
 800b0ec:	9805      	ldr	r0, [sp, #20]
 800b0ee:	f003 f9c9 	bl	800e484 <__ratio>
 800b0f2:	2380      	movs	r3, #128	; 0x80
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	05db      	lsls	r3, r3, #23
 800b0f8:	0004      	movs	r4, r0
 800b0fa:	000d      	movs	r5, r1
 800b0fc:	f7f5 f9b6 	bl	800046c <__aeabi_dcmple>
 800b100:	2800      	cmp	r0, #0
 800b102:	d06d      	beq.n	800b1e0 <_strtod_l+0xaa0>
 800b104:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b106:	2b00      	cmp	r3, #0
 800b108:	d000      	beq.n	800b10c <_strtod_l+0x9cc>
 800b10a:	e07e      	b.n	800b20a <_strtod_l+0xaca>
 800b10c:	2e00      	cmp	r6, #0
 800b10e:	d158      	bne.n	800b1c2 <_strtod_l+0xa82>
 800b110:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b112:	031b      	lsls	r3, r3, #12
 800b114:	d000      	beq.n	800b118 <_strtod_l+0x9d8>
 800b116:	e07f      	b.n	800b218 <_strtod_l+0xad8>
 800b118:	2200      	movs	r2, #0
 800b11a:	0020      	movs	r0, r4
 800b11c:	0029      	movs	r1, r5
 800b11e:	4b7f      	ldr	r3, [pc, #508]	; (800b31c <_strtod_l+0xbdc>)
 800b120:	f7f5 f99a 	bl	8000458 <__aeabi_dcmplt>
 800b124:	2800      	cmp	r0, #0
 800b126:	d158      	bne.n	800b1da <_strtod_l+0xa9a>
 800b128:	0020      	movs	r0, r4
 800b12a:	0029      	movs	r1, r5
 800b12c:	2200      	movs	r2, #0
 800b12e:	4b7c      	ldr	r3, [pc, #496]	; (800b320 <_strtod_l+0xbe0>)
 800b130:	f7f7 f84a 	bl	80021c8 <__aeabi_dmul>
 800b134:	0004      	movs	r4, r0
 800b136:	000d      	movs	r5, r1
 800b138:	2380      	movs	r3, #128	; 0x80
 800b13a:	061b      	lsls	r3, r3, #24
 800b13c:	940a      	str	r4, [sp, #40]	; 0x28
 800b13e:	18eb      	adds	r3, r5, r3
 800b140:	930b      	str	r3, [sp, #44]	; 0x2c
 800b142:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b144:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b146:	9212      	str	r2, [sp, #72]	; 0x48
 800b148:	9313      	str	r3, [sp, #76]	; 0x4c
 800b14a:	4a76      	ldr	r2, [pc, #472]	; (800b324 <_strtod_l+0xbe4>)
 800b14c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b14e:	4013      	ands	r3, r2
 800b150:	9314      	str	r3, [sp, #80]	; 0x50
 800b152:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b154:	4b74      	ldr	r3, [pc, #464]	; (800b328 <_strtod_l+0xbe8>)
 800b156:	429a      	cmp	r2, r3
 800b158:	d000      	beq.n	800b15c <_strtod_l+0xa1c>
 800b15a:	e091      	b.n	800b280 <_strtod_l+0xb40>
 800b15c:	4a73      	ldr	r2, [pc, #460]	; (800b32c <_strtod_l+0xbec>)
 800b15e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b160:	4694      	mov	ip, r2
 800b162:	4463      	add	r3, ip
 800b164:	001f      	movs	r7, r3
 800b166:	0030      	movs	r0, r6
 800b168:	0019      	movs	r1, r3
 800b16a:	f003 f8c3 	bl	800e2f4 <__ulp>
 800b16e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b170:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b172:	f7f7 f829 	bl	80021c8 <__aeabi_dmul>
 800b176:	0032      	movs	r2, r6
 800b178:	003b      	movs	r3, r7
 800b17a:	f7f6 f8cb 	bl	8001314 <__aeabi_dadd>
 800b17e:	4a69      	ldr	r2, [pc, #420]	; (800b324 <_strtod_l+0xbe4>)
 800b180:	4b6b      	ldr	r3, [pc, #428]	; (800b330 <_strtod_l+0xbf0>)
 800b182:	0006      	movs	r6, r0
 800b184:	400a      	ands	r2, r1
 800b186:	429a      	cmp	r2, r3
 800b188:	d949      	bls.n	800b21e <_strtod_l+0xade>
 800b18a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b18c:	4b69      	ldr	r3, [pc, #420]	; (800b334 <_strtod_l+0xbf4>)
 800b18e:	429a      	cmp	r2, r3
 800b190:	d103      	bne.n	800b19a <_strtod_l+0xa5a>
 800b192:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b194:	3301      	adds	r3, #1
 800b196:	d100      	bne.n	800b19a <_strtod_l+0xa5a>
 800b198:	e535      	b.n	800ac06 <_strtod_l+0x4c6>
 800b19a:	2601      	movs	r6, #1
 800b19c:	4f65      	ldr	r7, [pc, #404]	; (800b334 <_strtod_l+0xbf4>)
 800b19e:	4276      	negs	r6, r6
 800b1a0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b1a2:	9804      	ldr	r0, [sp, #16]
 800b1a4:	f002 fd64 	bl	800dc70 <_Bfree>
 800b1a8:	9908      	ldr	r1, [sp, #32]
 800b1aa:	9804      	ldr	r0, [sp, #16]
 800b1ac:	f002 fd60 	bl	800dc70 <_Bfree>
 800b1b0:	9906      	ldr	r1, [sp, #24]
 800b1b2:	9804      	ldr	r0, [sp, #16]
 800b1b4:	f002 fd5c 	bl	800dc70 <_Bfree>
 800b1b8:	9905      	ldr	r1, [sp, #20]
 800b1ba:	9804      	ldr	r0, [sp, #16]
 800b1bc:	f002 fd58 	bl	800dc70 <_Bfree>
 800b1c0:	e60b      	b.n	800adda <_strtod_l+0x69a>
 800b1c2:	2e01      	cmp	r6, #1
 800b1c4:	d103      	bne.n	800b1ce <_strtod_l+0xa8e>
 800b1c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d100      	bne.n	800b1ce <_strtod_l+0xa8e>
 800b1cc:	e58e      	b.n	800acec <_strtod_l+0x5ac>
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	4c59      	ldr	r4, [pc, #356]	; (800b338 <_strtod_l+0xbf8>)
 800b1d2:	930a      	str	r3, [sp, #40]	; 0x28
 800b1d4:	940b      	str	r4, [sp, #44]	; 0x2c
 800b1d6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b1d8:	e01c      	b.n	800b214 <_strtod_l+0xad4>
 800b1da:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b1dc:	4d50      	ldr	r5, [pc, #320]	; (800b320 <_strtod_l+0xbe0>)
 800b1de:	e7ab      	b.n	800b138 <_strtod_l+0x9f8>
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	0020      	movs	r0, r4
 800b1e4:	0029      	movs	r1, r5
 800b1e6:	4b4e      	ldr	r3, [pc, #312]	; (800b320 <_strtod_l+0xbe0>)
 800b1e8:	f7f6 ffee 	bl	80021c8 <__aeabi_dmul>
 800b1ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b1ee:	0004      	movs	r4, r0
 800b1f0:	000b      	movs	r3, r1
 800b1f2:	000d      	movs	r5, r1
 800b1f4:	2a00      	cmp	r2, #0
 800b1f6:	d104      	bne.n	800b202 <_strtod_l+0xac2>
 800b1f8:	2280      	movs	r2, #128	; 0x80
 800b1fa:	0612      	lsls	r2, r2, #24
 800b1fc:	900a      	str	r0, [sp, #40]	; 0x28
 800b1fe:	188b      	adds	r3, r1, r2
 800b200:	e79e      	b.n	800b140 <_strtod_l+0xa00>
 800b202:	0002      	movs	r2, r0
 800b204:	920a      	str	r2, [sp, #40]	; 0x28
 800b206:	930b      	str	r3, [sp, #44]	; 0x2c
 800b208:	e79b      	b.n	800b142 <_strtod_l+0xa02>
 800b20a:	2300      	movs	r3, #0
 800b20c:	4c43      	ldr	r4, [pc, #268]	; (800b31c <_strtod_l+0xbdc>)
 800b20e:	930a      	str	r3, [sp, #40]	; 0x28
 800b210:	940b      	str	r4, [sp, #44]	; 0x2c
 800b212:	2400      	movs	r4, #0
 800b214:	4d41      	ldr	r5, [pc, #260]	; (800b31c <_strtod_l+0xbdc>)
 800b216:	e794      	b.n	800b142 <_strtod_l+0xa02>
 800b218:	2300      	movs	r3, #0
 800b21a:	4c47      	ldr	r4, [pc, #284]	; (800b338 <_strtod_l+0xbf8>)
 800b21c:	e7f7      	b.n	800b20e <_strtod_l+0xace>
 800b21e:	23d4      	movs	r3, #212	; 0xd4
 800b220:	049b      	lsls	r3, r3, #18
 800b222:	18cf      	adds	r7, r1, r3
 800b224:	9b07      	ldr	r3, [sp, #28]
 800b226:	970e      	str	r7, [sp, #56]	; 0x38
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d1b9      	bne.n	800b1a0 <_strtod_l+0xa60>
 800b22c:	4b3d      	ldr	r3, [pc, #244]	; (800b324 <_strtod_l+0xbe4>)
 800b22e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b230:	403b      	ands	r3, r7
 800b232:	429a      	cmp	r2, r3
 800b234:	d1b4      	bne.n	800b1a0 <_strtod_l+0xa60>
 800b236:	0020      	movs	r0, r4
 800b238:	0029      	movs	r1, r5
 800b23a:	f7f5 f9db 	bl	80005f4 <__aeabi_d2lz>
 800b23e:	f7f5 fa15 	bl	800066c <__aeabi_l2d>
 800b242:	0002      	movs	r2, r0
 800b244:	000b      	movs	r3, r1
 800b246:	0020      	movs	r0, r4
 800b248:	0029      	movs	r1, r5
 800b24a:	f7f7 fa7f 	bl	800274c <__aeabi_dsub>
 800b24e:	033b      	lsls	r3, r7, #12
 800b250:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b252:	0b1b      	lsrs	r3, r3, #12
 800b254:	4333      	orrs	r3, r6
 800b256:	4313      	orrs	r3, r2
 800b258:	0004      	movs	r4, r0
 800b25a:	000d      	movs	r5, r1
 800b25c:	4a37      	ldr	r2, [pc, #220]	; (800b33c <_strtod_l+0xbfc>)
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d054      	beq.n	800b30c <_strtod_l+0xbcc>
 800b262:	4b37      	ldr	r3, [pc, #220]	; (800b340 <_strtod_l+0xc00>)
 800b264:	f7f5 f8f8 	bl	8000458 <__aeabi_dcmplt>
 800b268:	2800      	cmp	r0, #0
 800b26a:	d000      	beq.n	800b26e <_strtod_l+0xb2e>
 800b26c:	e4d4      	b.n	800ac18 <_strtod_l+0x4d8>
 800b26e:	0020      	movs	r0, r4
 800b270:	0029      	movs	r1, r5
 800b272:	4a34      	ldr	r2, [pc, #208]	; (800b344 <_strtod_l+0xc04>)
 800b274:	4b2a      	ldr	r3, [pc, #168]	; (800b320 <_strtod_l+0xbe0>)
 800b276:	f7f5 f903 	bl	8000480 <__aeabi_dcmpgt>
 800b27a:	2800      	cmp	r0, #0
 800b27c:	d090      	beq.n	800b1a0 <_strtod_l+0xa60>
 800b27e:	e4cb      	b.n	800ac18 <_strtod_l+0x4d8>
 800b280:	9b07      	ldr	r3, [sp, #28]
 800b282:	2b00      	cmp	r3, #0
 800b284:	d02b      	beq.n	800b2de <_strtod_l+0xb9e>
 800b286:	23d4      	movs	r3, #212	; 0xd4
 800b288:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b28a:	04db      	lsls	r3, r3, #19
 800b28c:	429a      	cmp	r2, r3
 800b28e:	d826      	bhi.n	800b2de <_strtod_l+0xb9e>
 800b290:	0020      	movs	r0, r4
 800b292:	0029      	movs	r1, r5
 800b294:	4a2c      	ldr	r2, [pc, #176]	; (800b348 <_strtod_l+0xc08>)
 800b296:	4b2d      	ldr	r3, [pc, #180]	; (800b34c <_strtod_l+0xc0c>)
 800b298:	f7f5 f8e8 	bl	800046c <__aeabi_dcmple>
 800b29c:	2800      	cmp	r0, #0
 800b29e:	d017      	beq.n	800b2d0 <_strtod_l+0xb90>
 800b2a0:	0020      	movs	r0, r4
 800b2a2:	0029      	movs	r1, r5
 800b2a4:	f7f5 f988 	bl	80005b8 <__aeabi_d2uiz>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	d100      	bne.n	800b2ae <_strtod_l+0xb6e>
 800b2ac:	3001      	adds	r0, #1
 800b2ae:	f7f7 fe53 	bl	8002f58 <__aeabi_ui2d>
 800b2b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b2b4:	0004      	movs	r4, r0
 800b2b6:	000b      	movs	r3, r1
 800b2b8:	000d      	movs	r5, r1
 800b2ba:	2a00      	cmp	r2, #0
 800b2bc:	d122      	bne.n	800b304 <_strtod_l+0xbc4>
 800b2be:	2280      	movs	r2, #128	; 0x80
 800b2c0:	0612      	lsls	r2, r2, #24
 800b2c2:	188b      	adds	r3, r1, r2
 800b2c4:	9016      	str	r0, [sp, #88]	; 0x58
 800b2c6:	9317      	str	r3, [sp, #92]	; 0x5c
 800b2c8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b2ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b2cc:	9212      	str	r2, [sp, #72]	; 0x48
 800b2ce:	9313      	str	r3, [sp, #76]	; 0x4c
 800b2d0:	22d6      	movs	r2, #214	; 0xd6
 800b2d2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b2d4:	04d2      	lsls	r2, r2, #19
 800b2d6:	189b      	adds	r3, r3, r2
 800b2d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b2da:	1a9b      	subs	r3, r3, r2
 800b2dc:	9313      	str	r3, [sp, #76]	; 0x4c
 800b2de:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b2e0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b2e2:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800b2e4:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800b2e6:	f003 f805 	bl	800e2f4 <__ulp>
 800b2ea:	0002      	movs	r2, r0
 800b2ec:	000b      	movs	r3, r1
 800b2ee:	0030      	movs	r0, r6
 800b2f0:	0039      	movs	r1, r7
 800b2f2:	f7f6 ff69 	bl	80021c8 <__aeabi_dmul>
 800b2f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b2f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b2fa:	f7f6 f80b 	bl	8001314 <__aeabi_dadd>
 800b2fe:	0006      	movs	r6, r0
 800b300:	000f      	movs	r7, r1
 800b302:	e78f      	b.n	800b224 <_strtod_l+0xae4>
 800b304:	0002      	movs	r2, r0
 800b306:	9216      	str	r2, [sp, #88]	; 0x58
 800b308:	9317      	str	r3, [sp, #92]	; 0x5c
 800b30a:	e7dd      	b.n	800b2c8 <_strtod_l+0xb88>
 800b30c:	4b10      	ldr	r3, [pc, #64]	; (800b350 <_strtod_l+0xc10>)
 800b30e:	f7f5 f8a3 	bl	8000458 <__aeabi_dcmplt>
 800b312:	e7b2      	b.n	800b27a <_strtod_l+0xb3a>
 800b314:	fff00000 	.word	0xfff00000
 800b318:	000fffff 	.word	0x000fffff
 800b31c:	3ff00000 	.word	0x3ff00000
 800b320:	3fe00000 	.word	0x3fe00000
 800b324:	7ff00000 	.word	0x7ff00000
 800b328:	7fe00000 	.word	0x7fe00000
 800b32c:	fcb00000 	.word	0xfcb00000
 800b330:	7c9fffff 	.word	0x7c9fffff
 800b334:	7fefffff 	.word	0x7fefffff
 800b338:	bff00000 	.word	0xbff00000
 800b33c:	94a03595 	.word	0x94a03595
 800b340:	3fdfffff 	.word	0x3fdfffff
 800b344:	35afe535 	.word	0x35afe535
 800b348:	ffc00000 	.word	0xffc00000
 800b34c:	41dfffff 	.word	0x41dfffff
 800b350:	3fcfffff 	.word	0x3fcfffff

0800b354 <_strtod_r>:
 800b354:	b510      	push	{r4, lr}
 800b356:	4b02      	ldr	r3, [pc, #8]	; (800b360 <_strtod_r+0xc>)
 800b358:	f7ff f9f2 	bl	800a740 <_strtod_l>
 800b35c:	bd10      	pop	{r4, pc}
 800b35e:	46c0      	nop			; (mov r8, r8)
 800b360:	200000e8 	.word	0x200000e8

0800b364 <__cvt>:
 800b364:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b366:	001e      	movs	r6, r3
 800b368:	2300      	movs	r3, #0
 800b36a:	0014      	movs	r4, r2
 800b36c:	b08b      	sub	sp, #44	; 0x2c
 800b36e:	429e      	cmp	r6, r3
 800b370:	da04      	bge.n	800b37c <__cvt+0x18>
 800b372:	2180      	movs	r1, #128	; 0x80
 800b374:	0609      	lsls	r1, r1, #24
 800b376:	1873      	adds	r3, r6, r1
 800b378:	001e      	movs	r6, r3
 800b37a:	232d      	movs	r3, #45	; 0x2d
 800b37c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b37e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800b380:	7013      	strb	r3, [r2, #0]
 800b382:	2320      	movs	r3, #32
 800b384:	2203      	movs	r2, #3
 800b386:	439f      	bics	r7, r3
 800b388:	2f46      	cmp	r7, #70	; 0x46
 800b38a:	d007      	beq.n	800b39c <__cvt+0x38>
 800b38c:	003b      	movs	r3, r7
 800b38e:	3b45      	subs	r3, #69	; 0x45
 800b390:	4259      	negs	r1, r3
 800b392:	414b      	adcs	r3, r1
 800b394:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b396:	3a01      	subs	r2, #1
 800b398:	18cb      	adds	r3, r1, r3
 800b39a:	9310      	str	r3, [sp, #64]	; 0x40
 800b39c:	ab09      	add	r3, sp, #36	; 0x24
 800b39e:	9304      	str	r3, [sp, #16]
 800b3a0:	ab08      	add	r3, sp, #32
 800b3a2:	9303      	str	r3, [sp, #12]
 800b3a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b3a6:	9200      	str	r2, [sp, #0]
 800b3a8:	9302      	str	r3, [sp, #8]
 800b3aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b3ac:	0022      	movs	r2, r4
 800b3ae:	9301      	str	r3, [sp, #4]
 800b3b0:	0033      	movs	r3, r6
 800b3b2:	f001 fa53 	bl	800c85c <_dtoa_r>
 800b3b6:	0005      	movs	r5, r0
 800b3b8:	2f47      	cmp	r7, #71	; 0x47
 800b3ba:	d102      	bne.n	800b3c2 <__cvt+0x5e>
 800b3bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b3be:	07db      	lsls	r3, r3, #31
 800b3c0:	d528      	bpl.n	800b414 <__cvt+0xb0>
 800b3c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b3c4:	18eb      	adds	r3, r5, r3
 800b3c6:	9307      	str	r3, [sp, #28]
 800b3c8:	2f46      	cmp	r7, #70	; 0x46
 800b3ca:	d114      	bne.n	800b3f6 <__cvt+0x92>
 800b3cc:	782b      	ldrb	r3, [r5, #0]
 800b3ce:	2b30      	cmp	r3, #48	; 0x30
 800b3d0:	d10c      	bne.n	800b3ec <__cvt+0x88>
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	0020      	movs	r0, r4
 800b3d8:	0031      	movs	r1, r6
 800b3da:	f7f5 f837 	bl	800044c <__aeabi_dcmpeq>
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	d104      	bne.n	800b3ec <__cvt+0x88>
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b3e6:	1a9b      	subs	r3, r3, r2
 800b3e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b3ea:	6013      	str	r3, [r2, #0]
 800b3ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b3ee:	9a07      	ldr	r2, [sp, #28]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	18d3      	adds	r3, r2, r3
 800b3f4:	9307      	str	r3, [sp, #28]
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	0020      	movs	r0, r4
 800b3fc:	0031      	movs	r1, r6
 800b3fe:	f7f5 f825 	bl	800044c <__aeabi_dcmpeq>
 800b402:	2800      	cmp	r0, #0
 800b404:	d001      	beq.n	800b40a <__cvt+0xa6>
 800b406:	9b07      	ldr	r3, [sp, #28]
 800b408:	9309      	str	r3, [sp, #36]	; 0x24
 800b40a:	2230      	movs	r2, #48	; 0x30
 800b40c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b40e:	9907      	ldr	r1, [sp, #28]
 800b410:	428b      	cmp	r3, r1
 800b412:	d306      	bcc.n	800b422 <__cvt+0xbe>
 800b414:	0028      	movs	r0, r5
 800b416:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b418:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b41a:	1b5b      	subs	r3, r3, r5
 800b41c:	6013      	str	r3, [r2, #0]
 800b41e:	b00b      	add	sp, #44	; 0x2c
 800b420:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b422:	1c59      	adds	r1, r3, #1
 800b424:	9109      	str	r1, [sp, #36]	; 0x24
 800b426:	701a      	strb	r2, [r3, #0]
 800b428:	e7f0      	b.n	800b40c <__cvt+0xa8>

0800b42a <__exponent>:
 800b42a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b42c:	1c83      	adds	r3, r0, #2
 800b42e:	b087      	sub	sp, #28
 800b430:	9303      	str	r3, [sp, #12]
 800b432:	0005      	movs	r5, r0
 800b434:	000c      	movs	r4, r1
 800b436:	232b      	movs	r3, #43	; 0x2b
 800b438:	7002      	strb	r2, [r0, #0]
 800b43a:	2900      	cmp	r1, #0
 800b43c:	da01      	bge.n	800b442 <__exponent+0x18>
 800b43e:	424c      	negs	r4, r1
 800b440:	3302      	adds	r3, #2
 800b442:	706b      	strb	r3, [r5, #1]
 800b444:	2c09      	cmp	r4, #9
 800b446:	dd2f      	ble.n	800b4a8 <__exponent+0x7e>
 800b448:	270a      	movs	r7, #10
 800b44a:	ab04      	add	r3, sp, #16
 800b44c:	1dde      	adds	r6, r3, #7
 800b44e:	0020      	movs	r0, r4
 800b450:	0039      	movs	r1, r7
 800b452:	9601      	str	r6, [sp, #4]
 800b454:	f7f4 ffe4 	bl	8000420 <__aeabi_idivmod>
 800b458:	3e01      	subs	r6, #1
 800b45a:	3130      	adds	r1, #48	; 0x30
 800b45c:	0020      	movs	r0, r4
 800b45e:	7031      	strb	r1, [r6, #0]
 800b460:	0039      	movs	r1, r7
 800b462:	9402      	str	r4, [sp, #8]
 800b464:	f7f4 fef6 	bl	8000254 <__divsi3>
 800b468:	9b02      	ldr	r3, [sp, #8]
 800b46a:	0004      	movs	r4, r0
 800b46c:	2b63      	cmp	r3, #99	; 0x63
 800b46e:	dcee      	bgt.n	800b44e <__exponent+0x24>
 800b470:	9b01      	ldr	r3, [sp, #4]
 800b472:	3430      	adds	r4, #48	; 0x30
 800b474:	1e9a      	subs	r2, r3, #2
 800b476:	0013      	movs	r3, r2
 800b478:	9903      	ldr	r1, [sp, #12]
 800b47a:	7014      	strb	r4, [r2, #0]
 800b47c:	a804      	add	r0, sp, #16
 800b47e:	3007      	adds	r0, #7
 800b480:	4298      	cmp	r0, r3
 800b482:	d80c      	bhi.n	800b49e <__exponent+0x74>
 800b484:	2300      	movs	r3, #0
 800b486:	4282      	cmp	r2, r0
 800b488:	d804      	bhi.n	800b494 <__exponent+0x6a>
 800b48a:	aa04      	add	r2, sp, #16
 800b48c:	3309      	adds	r3, #9
 800b48e:	189b      	adds	r3, r3, r2
 800b490:	9a01      	ldr	r2, [sp, #4]
 800b492:	1a9b      	subs	r3, r3, r2
 800b494:	9a03      	ldr	r2, [sp, #12]
 800b496:	18d3      	adds	r3, r2, r3
 800b498:	1b58      	subs	r0, r3, r5
 800b49a:	b007      	add	sp, #28
 800b49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b49e:	7818      	ldrb	r0, [r3, #0]
 800b4a0:	3301      	adds	r3, #1
 800b4a2:	7008      	strb	r0, [r1, #0]
 800b4a4:	3101      	adds	r1, #1
 800b4a6:	e7e9      	b.n	800b47c <__exponent+0x52>
 800b4a8:	2330      	movs	r3, #48	; 0x30
 800b4aa:	3430      	adds	r4, #48	; 0x30
 800b4ac:	70ab      	strb	r3, [r5, #2]
 800b4ae:	70ec      	strb	r4, [r5, #3]
 800b4b0:	1d2b      	adds	r3, r5, #4
 800b4b2:	e7f1      	b.n	800b498 <__exponent+0x6e>

0800b4b4 <_printf_float>:
 800b4b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4b6:	b095      	sub	sp, #84	; 0x54
 800b4b8:	000c      	movs	r4, r1
 800b4ba:	9208      	str	r2, [sp, #32]
 800b4bc:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800b4be:	9309      	str	r3, [sp, #36]	; 0x24
 800b4c0:	0007      	movs	r7, r0
 800b4c2:	f001 f885 	bl	800c5d0 <_localeconv_r>
 800b4c6:	6803      	ldr	r3, [r0, #0]
 800b4c8:	0018      	movs	r0, r3
 800b4ca:	930c      	str	r3, [sp, #48]	; 0x30
 800b4cc:	f7f4 fe1c 	bl	8000108 <strlen>
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	9312      	str	r3, [sp, #72]	; 0x48
 800b4d4:	7e23      	ldrb	r3, [r4, #24]
 800b4d6:	2207      	movs	r2, #7
 800b4d8:	930a      	str	r3, [sp, #40]	; 0x28
 800b4da:	6823      	ldr	r3, [r4, #0]
 800b4dc:	900d      	str	r0, [sp, #52]	; 0x34
 800b4de:	930b      	str	r3, [sp, #44]	; 0x2c
 800b4e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4e2:	682b      	ldr	r3, [r5, #0]
 800b4e4:	05c9      	lsls	r1, r1, #23
 800b4e6:	d547      	bpl.n	800b578 <_printf_float+0xc4>
 800b4e8:	189b      	adds	r3, r3, r2
 800b4ea:	4393      	bics	r3, r2
 800b4ec:	001a      	movs	r2, r3
 800b4ee:	3208      	adds	r2, #8
 800b4f0:	602a      	str	r2, [r5, #0]
 800b4f2:	681e      	ldr	r6, [r3, #0]
 800b4f4:	685d      	ldr	r5, [r3, #4]
 800b4f6:	0032      	movs	r2, r6
 800b4f8:	002b      	movs	r3, r5
 800b4fa:	64a2      	str	r2, [r4, #72]	; 0x48
 800b4fc:	64e3      	str	r3, [r4, #76]	; 0x4c
 800b4fe:	2201      	movs	r2, #1
 800b500:	006b      	lsls	r3, r5, #1
 800b502:	085b      	lsrs	r3, r3, #1
 800b504:	930e      	str	r3, [sp, #56]	; 0x38
 800b506:	0030      	movs	r0, r6
 800b508:	4bab      	ldr	r3, [pc, #684]	; (800b7b8 <_printf_float+0x304>)
 800b50a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b50c:	4252      	negs	r2, r2
 800b50e:	f7f7 fc9f 	bl	8002e50 <__aeabi_dcmpun>
 800b512:	2800      	cmp	r0, #0
 800b514:	d132      	bne.n	800b57c <_printf_float+0xc8>
 800b516:	2201      	movs	r2, #1
 800b518:	0030      	movs	r0, r6
 800b51a:	4ba7      	ldr	r3, [pc, #668]	; (800b7b8 <_printf_float+0x304>)
 800b51c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b51e:	4252      	negs	r2, r2
 800b520:	f7f4 ffa4 	bl	800046c <__aeabi_dcmple>
 800b524:	2800      	cmp	r0, #0
 800b526:	d129      	bne.n	800b57c <_printf_float+0xc8>
 800b528:	2200      	movs	r2, #0
 800b52a:	2300      	movs	r3, #0
 800b52c:	0030      	movs	r0, r6
 800b52e:	0029      	movs	r1, r5
 800b530:	f7f4 ff92 	bl	8000458 <__aeabi_dcmplt>
 800b534:	2800      	cmp	r0, #0
 800b536:	d003      	beq.n	800b540 <_printf_float+0x8c>
 800b538:	0023      	movs	r3, r4
 800b53a:	222d      	movs	r2, #45	; 0x2d
 800b53c:	3343      	adds	r3, #67	; 0x43
 800b53e:	701a      	strb	r2, [r3, #0]
 800b540:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b542:	4d9e      	ldr	r5, [pc, #632]	; (800b7bc <_printf_float+0x308>)
 800b544:	2b47      	cmp	r3, #71	; 0x47
 800b546:	d900      	bls.n	800b54a <_printf_float+0x96>
 800b548:	4d9d      	ldr	r5, [pc, #628]	; (800b7c0 <_printf_float+0x30c>)
 800b54a:	2303      	movs	r3, #3
 800b54c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b54e:	6123      	str	r3, [r4, #16]
 800b550:	3301      	adds	r3, #1
 800b552:	439a      	bics	r2, r3
 800b554:	2300      	movs	r3, #0
 800b556:	6022      	str	r2, [r4, #0]
 800b558:	930b      	str	r3, [sp, #44]	; 0x2c
 800b55a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b55c:	0021      	movs	r1, r4
 800b55e:	9300      	str	r3, [sp, #0]
 800b560:	0038      	movs	r0, r7
 800b562:	9b08      	ldr	r3, [sp, #32]
 800b564:	aa13      	add	r2, sp, #76	; 0x4c
 800b566:	f000 f9fb 	bl	800b960 <_printf_common>
 800b56a:	3001      	adds	r0, #1
 800b56c:	d000      	beq.n	800b570 <_printf_float+0xbc>
 800b56e:	e0a3      	b.n	800b6b8 <_printf_float+0x204>
 800b570:	2001      	movs	r0, #1
 800b572:	4240      	negs	r0, r0
 800b574:	b015      	add	sp, #84	; 0x54
 800b576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b578:	3307      	adds	r3, #7
 800b57a:	e7b6      	b.n	800b4ea <_printf_float+0x36>
 800b57c:	0032      	movs	r2, r6
 800b57e:	002b      	movs	r3, r5
 800b580:	0030      	movs	r0, r6
 800b582:	0029      	movs	r1, r5
 800b584:	f7f7 fc64 	bl	8002e50 <__aeabi_dcmpun>
 800b588:	2800      	cmp	r0, #0
 800b58a:	d00b      	beq.n	800b5a4 <_printf_float+0xf0>
 800b58c:	2d00      	cmp	r5, #0
 800b58e:	da03      	bge.n	800b598 <_printf_float+0xe4>
 800b590:	0023      	movs	r3, r4
 800b592:	222d      	movs	r2, #45	; 0x2d
 800b594:	3343      	adds	r3, #67	; 0x43
 800b596:	701a      	strb	r2, [r3, #0]
 800b598:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b59a:	4d8a      	ldr	r5, [pc, #552]	; (800b7c4 <_printf_float+0x310>)
 800b59c:	2b47      	cmp	r3, #71	; 0x47
 800b59e:	d9d4      	bls.n	800b54a <_printf_float+0x96>
 800b5a0:	4d89      	ldr	r5, [pc, #548]	; (800b7c8 <_printf_float+0x314>)
 800b5a2:	e7d2      	b.n	800b54a <_printf_float+0x96>
 800b5a4:	2220      	movs	r2, #32
 800b5a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b5a8:	6863      	ldr	r3, [r4, #4]
 800b5aa:	4391      	bics	r1, r2
 800b5ac:	910e      	str	r1, [sp, #56]	; 0x38
 800b5ae:	1c5a      	adds	r2, r3, #1
 800b5b0:	d14a      	bne.n	800b648 <_printf_float+0x194>
 800b5b2:	3307      	adds	r3, #7
 800b5b4:	6063      	str	r3, [r4, #4]
 800b5b6:	2380      	movs	r3, #128	; 0x80
 800b5b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b5ba:	00db      	lsls	r3, r3, #3
 800b5bc:	4313      	orrs	r3, r2
 800b5be:	2200      	movs	r2, #0
 800b5c0:	9206      	str	r2, [sp, #24]
 800b5c2:	aa12      	add	r2, sp, #72	; 0x48
 800b5c4:	9205      	str	r2, [sp, #20]
 800b5c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5c8:	6023      	str	r3, [r4, #0]
 800b5ca:	9204      	str	r2, [sp, #16]
 800b5cc:	aa11      	add	r2, sp, #68	; 0x44
 800b5ce:	9203      	str	r2, [sp, #12]
 800b5d0:	2223      	movs	r2, #35	; 0x23
 800b5d2:	a908      	add	r1, sp, #32
 800b5d4:	9301      	str	r3, [sp, #4]
 800b5d6:	6863      	ldr	r3, [r4, #4]
 800b5d8:	1852      	adds	r2, r2, r1
 800b5da:	9202      	str	r2, [sp, #8]
 800b5dc:	9300      	str	r3, [sp, #0]
 800b5de:	0032      	movs	r2, r6
 800b5e0:	002b      	movs	r3, r5
 800b5e2:	0038      	movs	r0, r7
 800b5e4:	f7ff febe 	bl	800b364 <__cvt>
 800b5e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5ea:	0005      	movs	r5, r0
 800b5ec:	2b47      	cmp	r3, #71	; 0x47
 800b5ee:	d109      	bne.n	800b604 <_printf_float+0x150>
 800b5f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b5f2:	1cda      	adds	r2, r3, #3
 800b5f4:	db02      	blt.n	800b5fc <_printf_float+0x148>
 800b5f6:	6862      	ldr	r2, [r4, #4]
 800b5f8:	4293      	cmp	r3, r2
 800b5fa:	dd49      	ble.n	800b690 <_printf_float+0x1dc>
 800b5fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5fe:	3b02      	subs	r3, #2
 800b600:	b2db      	uxtb	r3, r3
 800b602:	930a      	str	r3, [sp, #40]	; 0x28
 800b604:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b606:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b608:	2b65      	cmp	r3, #101	; 0x65
 800b60a:	d824      	bhi.n	800b656 <_printf_float+0x1a2>
 800b60c:	0020      	movs	r0, r4
 800b60e:	001a      	movs	r2, r3
 800b610:	3901      	subs	r1, #1
 800b612:	3050      	adds	r0, #80	; 0x50
 800b614:	9111      	str	r1, [sp, #68]	; 0x44
 800b616:	f7ff ff08 	bl	800b42a <__exponent>
 800b61a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b61c:	900b      	str	r0, [sp, #44]	; 0x2c
 800b61e:	1813      	adds	r3, r2, r0
 800b620:	6123      	str	r3, [r4, #16]
 800b622:	2a01      	cmp	r2, #1
 800b624:	dc02      	bgt.n	800b62c <_printf_float+0x178>
 800b626:	6822      	ldr	r2, [r4, #0]
 800b628:	07d2      	lsls	r2, r2, #31
 800b62a:	d501      	bpl.n	800b630 <_printf_float+0x17c>
 800b62c:	3301      	adds	r3, #1
 800b62e:	6123      	str	r3, [r4, #16]
 800b630:	2323      	movs	r3, #35	; 0x23
 800b632:	aa08      	add	r2, sp, #32
 800b634:	189b      	adds	r3, r3, r2
 800b636:	781b      	ldrb	r3, [r3, #0]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d100      	bne.n	800b63e <_printf_float+0x18a>
 800b63c:	e78d      	b.n	800b55a <_printf_float+0xa6>
 800b63e:	0023      	movs	r3, r4
 800b640:	222d      	movs	r2, #45	; 0x2d
 800b642:	3343      	adds	r3, #67	; 0x43
 800b644:	701a      	strb	r2, [r3, #0]
 800b646:	e788      	b.n	800b55a <_printf_float+0xa6>
 800b648:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b64a:	2a47      	cmp	r2, #71	; 0x47
 800b64c:	d1b3      	bne.n	800b5b6 <_printf_float+0x102>
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d1b1      	bne.n	800b5b6 <_printf_float+0x102>
 800b652:	3301      	adds	r3, #1
 800b654:	e7ae      	b.n	800b5b4 <_printf_float+0x100>
 800b656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b658:	2b66      	cmp	r3, #102	; 0x66
 800b65a:	d11b      	bne.n	800b694 <_printf_float+0x1e0>
 800b65c:	6863      	ldr	r3, [r4, #4]
 800b65e:	2900      	cmp	r1, #0
 800b660:	dd09      	ble.n	800b676 <_printf_float+0x1c2>
 800b662:	6121      	str	r1, [r4, #16]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d102      	bne.n	800b66e <_printf_float+0x1ba>
 800b668:	6822      	ldr	r2, [r4, #0]
 800b66a:	07d2      	lsls	r2, r2, #31
 800b66c:	d50b      	bpl.n	800b686 <_printf_float+0x1d2>
 800b66e:	3301      	adds	r3, #1
 800b670:	185b      	adds	r3, r3, r1
 800b672:	6123      	str	r3, [r4, #16]
 800b674:	e007      	b.n	800b686 <_printf_float+0x1d2>
 800b676:	2b00      	cmp	r3, #0
 800b678:	d103      	bne.n	800b682 <_printf_float+0x1ce>
 800b67a:	2201      	movs	r2, #1
 800b67c:	6821      	ldr	r1, [r4, #0]
 800b67e:	4211      	tst	r1, r2
 800b680:	d000      	beq.n	800b684 <_printf_float+0x1d0>
 800b682:	1c9a      	adds	r2, r3, #2
 800b684:	6122      	str	r2, [r4, #16]
 800b686:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b688:	65a3      	str	r3, [r4, #88]	; 0x58
 800b68a:	2300      	movs	r3, #0
 800b68c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b68e:	e7cf      	b.n	800b630 <_printf_float+0x17c>
 800b690:	2367      	movs	r3, #103	; 0x67
 800b692:	930a      	str	r3, [sp, #40]	; 0x28
 800b694:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b696:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b698:	4299      	cmp	r1, r3
 800b69a:	db06      	blt.n	800b6aa <_printf_float+0x1f6>
 800b69c:	6823      	ldr	r3, [r4, #0]
 800b69e:	6121      	str	r1, [r4, #16]
 800b6a0:	07db      	lsls	r3, r3, #31
 800b6a2:	d5f0      	bpl.n	800b686 <_printf_float+0x1d2>
 800b6a4:	3101      	adds	r1, #1
 800b6a6:	6121      	str	r1, [r4, #16]
 800b6a8:	e7ed      	b.n	800b686 <_printf_float+0x1d2>
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	2900      	cmp	r1, #0
 800b6ae:	dc01      	bgt.n	800b6b4 <_printf_float+0x200>
 800b6b0:	1892      	adds	r2, r2, r2
 800b6b2:	1a52      	subs	r2, r2, r1
 800b6b4:	189b      	adds	r3, r3, r2
 800b6b6:	e7dc      	b.n	800b672 <_printf_float+0x1be>
 800b6b8:	6822      	ldr	r2, [r4, #0]
 800b6ba:	0553      	lsls	r3, r2, #21
 800b6bc:	d408      	bmi.n	800b6d0 <_printf_float+0x21c>
 800b6be:	6923      	ldr	r3, [r4, #16]
 800b6c0:	002a      	movs	r2, r5
 800b6c2:	0038      	movs	r0, r7
 800b6c4:	9908      	ldr	r1, [sp, #32]
 800b6c6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b6c8:	47a8      	blx	r5
 800b6ca:	3001      	adds	r0, #1
 800b6cc:	d12a      	bne.n	800b724 <_printf_float+0x270>
 800b6ce:	e74f      	b.n	800b570 <_printf_float+0xbc>
 800b6d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6d2:	2b65      	cmp	r3, #101	; 0x65
 800b6d4:	d800      	bhi.n	800b6d8 <_printf_float+0x224>
 800b6d6:	e0ec      	b.n	800b8b2 <_printf_float+0x3fe>
 800b6d8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800b6da:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800b6dc:	2200      	movs	r2, #0
 800b6de:	2300      	movs	r3, #0
 800b6e0:	f7f4 feb4 	bl	800044c <__aeabi_dcmpeq>
 800b6e4:	2800      	cmp	r0, #0
 800b6e6:	d034      	beq.n	800b752 <_printf_float+0x29e>
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	0038      	movs	r0, r7
 800b6ec:	4a37      	ldr	r2, [pc, #220]	; (800b7cc <_printf_float+0x318>)
 800b6ee:	9908      	ldr	r1, [sp, #32]
 800b6f0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b6f2:	47a8      	blx	r5
 800b6f4:	3001      	adds	r0, #1
 800b6f6:	d100      	bne.n	800b6fa <_printf_float+0x246>
 800b6f8:	e73a      	b.n	800b570 <_printf_float+0xbc>
 800b6fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b6fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b6fe:	429a      	cmp	r2, r3
 800b700:	db02      	blt.n	800b708 <_printf_float+0x254>
 800b702:	6823      	ldr	r3, [r4, #0]
 800b704:	07db      	lsls	r3, r3, #31
 800b706:	d50d      	bpl.n	800b724 <_printf_float+0x270>
 800b708:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b70a:	0038      	movs	r0, r7
 800b70c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b70e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b710:	9908      	ldr	r1, [sp, #32]
 800b712:	47a8      	blx	r5
 800b714:	2500      	movs	r5, #0
 800b716:	3001      	adds	r0, #1
 800b718:	d100      	bne.n	800b71c <_printf_float+0x268>
 800b71a:	e729      	b.n	800b570 <_printf_float+0xbc>
 800b71c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b71e:	3b01      	subs	r3, #1
 800b720:	42ab      	cmp	r3, r5
 800b722:	dc0a      	bgt.n	800b73a <_printf_float+0x286>
 800b724:	6823      	ldr	r3, [r4, #0]
 800b726:	079b      	lsls	r3, r3, #30
 800b728:	d500      	bpl.n	800b72c <_printf_float+0x278>
 800b72a:	e116      	b.n	800b95a <_printf_float+0x4a6>
 800b72c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b72e:	68e0      	ldr	r0, [r4, #12]
 800b730:	4298      	cmp	r0, r3
 800b732:	db00      	blt.n	800b736 <_printf_float+0x282>
 800b734:	e71e      	b.n	800b574 <_printf_float+0xc0>
 800b736:	0018      	movs	r0, r3
 800b738:	e71c      	b.n	800b574 <_printf_float+0xc0>
 800b73a:	0022      	movs	r2, r4
 800b73c:	2301      	movs	r3, #1
 800b73e:	0038      	movs	r0, r7
 800b740:	9908      	ldr	r1, [sp, #32]
 800b742:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b744:	321a      	adds	r2, #26
 800b746:	47b0      	blx	r6
 800b748:	3001      	adds	r0, #1
 800b74a:	d100      	bne.n	800b74e <_printf_float+0x29a>
 800b74c:	e710      	b.n	800b570 <_printf_float+0xbc>
 800b74e:	3501      	adds	r5, #1
 800b750:	e7e4      	b.n	800b71c <_printf_float+0x268>
 800b752:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b754:	2b00      	cmp	r3, #0
 800b756:	dc3b      	bgt.n	800b7d0 <_printf_float+0x31c>
 800b758:	2301      	movs	r3, #1
 800b75a:	0038      	movs	r0, r7
 800b75c:	4a1b      	ldr	r2, [pc, #108]	; (800b7cc <_printf_float+0x318>)
 800b75e:	9908      	ldr	r1, [sp, #32]
 800b760:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b762:	47b0      	blx	r6
 800b764:	3001      	adds	r0, #1
 800b766:	d100      	bne.n	800b76a <_printf_float+0x2b6>
 800b768:	e702      	b.n	800b570 <_printf_float+0xbc>
 800b76a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b76c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b76e:	4313      	orrs	r3, r2
 800b770:	d102      	bne.n	800b778 <_printf_float+0x2c4>
 800b772:	6823      	ldr	r3, [r4, #0]
 800b774:	07db      	lsls	r3, r3, #31
 800b776:	d5d5      	bpl.n	800b724 <_printf_float+0x270>
 800b778:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b77a:	0038      	movs	r0, r7
 800b77c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b77e:	9908      	ldr	r1, [sp, #32]
 800b780:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b782:	47b0      	blx	r6
 800b784:	2300      	movs	r3, #0
 800b786:	3001      	adds	r0, #1
 800b788:	d100      	bne.n	800b78c <_printf_float+0x2d8>
 800b78a:	e6f1      	b.n	800b570 <_printf_float+0xbc>
 800b78c:	930a      	str	r3, [sp, #40]	; 0x28
 800b78e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b792:	425b      	negs	r3, r3
 800b794:	4293      	cmp	r3, r2
 800b796:	dc01      	bgt.n	800b79c <_printf_float+0x2e8>
 800b798:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b79a:	e791      	b.n	800b6c0 <_printf_float+0x20c>
 800b79c:	0022      	movs	r2, r4
 800b79e:	2301      	movs	r3, #1
 800b7a0:	0038      	movs	r0, r7
 800b7a2:	9908      	ldr	r1, [sp, #32]
 800b7a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b7a6:	321a      	adds	r2, #26
 800b7a8:	47b0      	blx	r6
 800b7aa:	3001      	adds	r0, #1
 800b7ac:	d100      	bne.n	800b7b0 <_printf_float+0x2fc>
 800b7ae:	e6df      	b.n	800b570 <_printf_float+0xbc>
 800b7b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7b2:	3301      	adds	r3, #1
 800b7b4:	e7ea      	b.n	800b78c <_printf_float+0x2d8>
 800b7b6:	46c0      	nop			; (mov r8, r8)
 800b7b8:	7fefffff 	.word	0x7fefffff
 800b7bc:	0800fd39 	.word	0x0800fd39
 800b7c0:	0800fd3d 	.word	0x0800fd3d
 800b7c4:	0800fd41 	.word	0x0800fd41
 800b7c8:	0800fd45 	.word	0x0800fd45
 800b7cc:	0800ffe3 	.word	0x0800ffe3
 800b7d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b7d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7d4:	920a      	str	r2, [sp, #40]	; 0x28
 800b7d6:	429a      	cmp	r2, r3
 800b7d8:	dd00      	ble.n	800b7dc <_printf_float+0x328>
 800b7da:	930a      	str	r3, [sp, #40]	; 0x28
 800b7dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	dc3d      	bgt.n	800b85e <_printf_float+0x3aa>
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	930e      	str	r3, [sp, #56]	; 0x38
 800b7e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7e8:	43db      	mvns	r3, r3
 800b7ea:	17db      	asrs	r3, r3, #31
 800b7ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800b7ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b7f2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b7f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b7f6:	4013      	ands	r3, r2
 800b7f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b7fa:	1ad3      	subs	r3, r2, r3
 800b7fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b7fe:	4293      	cmp	r3, r2
 800b800:	dc36      	bgt.n	800b870 <_printf_float+0x3bc>
 800b802:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b804:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b806:	429a      	cmp	r2, r3
 800b808:	db40      	blt.n	800b88c <_printf_float+0x3d8>
 800b80a:	6823      	ldr	r3, [r4, #0]
 800b80c:	07db      	lsls	r3, r3, #31
 800b80e:	d43d      	bmi.n	800b88c <_printf_float+0x3d8>
 800b810:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800b812:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b814:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b816:	1af3      	subs	r3, r6, r3
 800b818:	1ab6      	subs	r6, r6, r2
 800b81a:	429e      	cmp	r6, r3
 800b81c:	dd00      	ble.n	800b820 <_printf_float+0x36c>
 800b81e:	001e      	movs	r6, r3
 800b820:	2e00      	cmp	r6, #0
 800b822:	dc3c      	bgt.n	800b89e <_printf_float+0x3ea>
 800b824:	2300      	movs	r3, #0
 800b826:	930a      	str	r3, [sp, #40]	; 0x28
 800b828:	43f3      	mvns	r3, r6
 800b82a:	17db      	asrs	r3, r3, #31
 800b82c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b82e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b830:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b832:	1a9b      	subs	r3, r3, r2
 800b834:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b836:	4032      	ands	r2, r6
 800b838:	1a9b      	subs	r3, r3, r2
 800b83a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b83c:	4293      	cmp	r3, r2
 800b83e:	dc00      	bgt.n	800b842 <_printf_float+0x38e>
 800b840:	e770      	b.n	800b724 <_printf_float+0x270>
 800b842:	0022      	movs	r2, r4
 800b844:	2301      	movs	r3, #1
 800b846:	0038      	movs	r0, r7
 800b848:	9908      	ldr	r1, [sp, #32]
 800b84a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b84c:	321a      	adds	r2, #26
 800b84e:	47a8      	blx	r5
 800b850:	3001      	adds	r0, #1
 800b852:	d100      	bne.n	800b856 <_printf_float+0x3a2>
 800b854:	e68c      	b.n	800b570 <_printf_float+0xbc>
 800b856:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b858:	3301      	adds	r3, #1
 800b85a:	930a      	str	r3, [sp, #40]	; 0x28
 800b85c:	e7e7      	b.n	800b82e <_printf_float+0x37a>
 800b85e:	002a      	movs	r2, r5
 800b860:	0038      	movs	r0, r7
 800b862:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b864:	9908      	ldr	r1, [sp, #32]
 800b866:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b868:	47b0      	blx	r6
 800b86a:	3001      	adds	r0, #1
 800b86c:	d1b9      	bne.n	800b7e2 <_printf_float+0x32e>
 800b86e:	e67f      	b.n	800b570 <_printf_float+0xbc>
 800b870:	0022      	movs	r2, r4
 800b872:	2301      	movs	r3, #1
 800b874:	0038      	movs	r0, r7
 800b876:	9908      	ldr	r1, [sp, #32]
 800b878:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b87a:	321a      	adds	r2, #26
 800b87c:	47b0      	blx	r6
 800b87e:	3001      	adds	r0, #1
 800b880:	d100      	bne.n	800b884 <_printf_float+0x3d0>
 800b882:	e675      	b.n	800b570 <_printf_float+0xbc>
 800b884:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b886:	3301      	adds	r3, #1
 800b888:	930e      	str	r3, [sp, #56]	; 0x38
 800b88a:	e7b0      	b.n	800b7ee <_printf_float+0x33a>
 800b88c:	0038      	movs	r0, r7
 800b88e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b890:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b892:	9908      	ldr	r1, [sp, #32]
 800b894:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b896:	47b0      	blx	r6
 800b898:	3001      	adds	r0, #1
 800b89a:	d1b9      	bne.n	800b810 <_printf_float+0x35c>
 800b89c:	e668      	b.n	800b570 <_printf_float+0xbc>
 800b89e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8a0:	0038      	movs	r0, r7
 800b8a2:	18ea      	adds	r2, r5, r3
 800b8a4:	9908      	ldr	r1, [sp, #32]
 800b8a6:	0033      	movs	r3, r6
 800b8a8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b8aa:	47a8      	blx	r5
 800b8ac:	3001      	adds	r0, #1
 800b8ae:	d1b9      	bne.n	800b824 <_printf_float+0x370>
 800b8b0:	e65e      	b.n	800b570 <_printf_float+0xbc>
 800b8b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b8b4:	2b01      	cmp	r3, #1
 800b8b6:	dc02      	bgt.n	800b8be <_printf_float+0x40a>
 800b8b8:	2301      	movs	r3, #1
 800b8ba:	421a      	tst	r2, r3
 800b8bc:	d03a      	beq.n	800b934 <_printf_float+0x480>
 800b8be:	2301      	movs	r3, #1
 800b8c0:	002a      	movs	r2, r5
 800b8c2:	0038      	movs	r0, r7
 800b8c4:	9908      	ldr	r1, [sp, #32]
 800b8c6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b8c8:	47b0      	blx	r6
 800b8ca:	3001      	adds	r0, #1
 800b8cc:	d100      	bne.n	800b8d0 <_printf_float+0x41c>
 800b8ce:	e64f      	b.n	800b570 <_printf_float+0xbc>
 800b8d0:	0038      	movs	r0, r7
 800b8d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b8d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8d6:	9908      	ldr	r1, [sp, #32]
 800b8d8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b8da:	47b0      	blx	r6
 800b8dc:	3001      	adds	r0, #1
 800b8de:	d100      	bne.n	800b8e2 <_printf_float+0x42e>
 800b8e0:	e646      	b.n	800b570 <_printf_float+0xbc>
 800b8e2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800b8e4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800b8e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	001e      	movs	r6, r3
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	f7f4 fdad 	bl	800044c <__aeabi_dcmpeq>
 800b8f2:	2800      	cmp	r0, #0
 800b8f4:	d11c      	bne.n	800b930 <_printf_float+0x47c>
 800b8f6:	0033      	movs	r3, r6
 800b8f8:	1c6a      	adds	r2, r5, #1
 800b8fa:	3b01      	subs	r3, #1
 800b8fc:	0038      	movs	r0, r7
 800b8fe:	9908      	ldr	r1, [sp, #32]
 800b900:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b902:	47a8      	blx	r5
 800b904:	3001      	adds	r0, #1
 800b906:	d10f      	bne.n	800b928 <_printf_float+0x474>
 800b908:	e632      	b.n	800b570 <_printf_float+0xbc>
 800b90a:	0022      	movs	r2, r4
 800b90c:	2301      	movs	r3, #1
 800b90e:	0038      	movs	r0, r7
 800b910:	9908      	ldr	r1, [sp, #32]
 800b912:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b914:	321a      	adds	r2, #26
 800b916:	47b0      	blx	r6
 800b918:	3001      	adds	r0, #1
 800b91a:	d100      	bne.n	800b91e <_printf_float+0x46a>
 800b91c:	e628      	b.n	800b570 <_printf_float+0xbc>
 800b91e:	3501      	adds	r5, #1
 800b920:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b922:	3b01      	subs	r3, #1
 800b924:	42ab      	cmp	r3, r5
 800b926:	dcf0      	bgt.n	800b90a <_printf_float+0x456>
 800b928:	0022      	movs	r2, r4
 800b92a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b92c:	3250      	adds	r2, #80	; 0x50
 800b92e:	e6c8      	b.n	800b6c2 <_printf_float+0x20e>
 800b930:	2500      	movs	r5, #0
 800b932:	e7f5      	b.n	800b920 <_printf_float+0x46c>
 800b934:	002a      	movs	r2, r5
 800b936:	e7e1      	b.n	800b8fc <_printf_float+0x448>
 800b938:	0022      	movs	r2, r4
 800b93a:	2301      	movs	r3, #1
 800b93c:	0038      	movs	r0, r7
 800b93e:	9908      	ldr	r1, [sp, #32]
 800b940:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b942:	3219      	adds	r2, #25
 800b944:	47b0      	blx	r6
 800b946:	3001      	adds	r0, #1
 800b948:	d100      	bne.n	800b94c <_printf_float+0x498>
 800b94a:	e611      	b.n	800b570 <_printf_float+0xbc>
 800b94c:	3501      	adds	r5, #1
 800b94e:	68e3      	ldr	r3, [r4, #12]
 800b950:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b952:	1a9b      	subs	r3, r3, r2
 800b954:	42ab      	cmp	r3, r5
 800b956:	dcef      	bgt.n	800b938 <_printf_float+0x484>
 800b958:	e6e8      	b.n	800b72c <_printf_float+0x278>
 800b95a:	2500      	movs	r5, #0
 800b95c:	e7f7      	b.n	800b94e <_printf_float+0x49a>
 800b95e:	46c0      	nop			; (mov r8, r8)

0800b960 <_printf_common>:
 800b960:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b962:	0016      	movs	r6, r2
 800b964:	9301      	str	r3, [sp, #4]
 800b966:	688a      	ldr	r2, [r1, #8]
 800b968:	690b      	ldr	r3, [r1, #16]
 800b96a:	000c      	movs	r4, r1
 800b96c:	9000      	str	r0, [sp, #0]
 800b96e:	4293      	cmp	r3, r2
 800b970:	da00      	bge.n	800b974 <_printf_common+0x14>
 800b972:	0013      	movs	r3, r2
 800b974:	0022      	movs	r2, r4
 800b976:	6033      	str	r3, [r6, #0]
 800b978:	3243      	adds	r2, #67	; 0x43
 800b97a:	7812      	ldrb	r2, [r2, #0]
 800b97c:	2a00      	cmp	r2, #0
 800b97e:	d001      	beq.n	800b984 <_printf_common+0x24>
 800b980:	3301      	adds	r3, #1
 800b982:	6033      	str	r3, [r6, #0]
 800b984:	6823      	ldr	r3, [r4, #0]
 800b986:	069b      	lsls	r3, r3, #26
 800b988:	d502      	bpl.n	800b990 <_printf_common+0x30>
 800b98a:	6833      	ldr	r3, [r6, #0]
 800b98c:	3302      	adds	r3, #2
 800b98e:	6033      	str	r3, [r6, #0]
 800b990:	6822      	ldr	r2, [r4, #0]
 800b992:	2306      	movs	r3, #6
 800b994:	0015      	movs	r5, r2
 800b996:	401d      	ands	r5, r3
 800b998:	421a      	tst	r2, r3
 800b99a:	d027      	beq.n	800b9ec <_printf_common+0x8c>
 800b99c:	0023      	movs	r3, r4
 800b99e:	3343      	adds	r3, #67	; 0x43
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	1e5a      	subs	r2, r3, #1
 800b9a4:	4193      	sbcs	r3, r2
 800b9a6:	6822      	ldr	r2, [r4, #0]
 800b9a8:	0692      	lsls	r2, r2, #26
 800b9aa:	d430      	bmi.n	800ba0e <_printf_common+0xae>
 800b9ac:	0022      	movs	r2, r4
 800b9ae:	9901      	ldr	r1, [sp, #4]
 800b9b0:	9800      	ldr	r0, [sp, #0]
 800b9b2:	9d08      	ldr	r5, [sp, #32]
 800b9b4:	3243      	adds	r2, #67	; 0x43
 800b9b6:	47a8      	blx	r5
 800b9b8:	3001      	adds	r0, #1
 800b9ba:	d025      	beq.n	800ba08 <_printf_common+0xa8>
 800b9bc:	2206      	movs	r2, #6
 800b9be:	6823      	ldr	r3, [r4, #0]
 800b9c0:	2500      	movs	r5, #0
 800b9c2:	4013      	ands	r3, r2
 800b9c4:	2b04      	cmp	r3, #4
 800b9c6:	d105      	bne.n	800b9d4 <_printf_common+0x74>
 800b9c8:	6833      	ldr	r3, [r6, #0]
 800b9ca:	68e5      	ldr	r5, [r4, #12]
 800b9cc:	1aed      	subs	r5, r5, r3
 800b9ce:	43eb      	mvns	r3, r5
 800b9d0:	17db      	asrs	r3, r3, #31
 800b9d2:	401d      	ands	r5, r3
 800b9d4:	68a3      	ldr	r3, [r4, #8]
 800b9d6:	6922      	ldr	r2, [r4, #16]
 800b9d8:	4293      	cmp	r3, r2
 800b9da:	dd01      	ble.n	800b9e0 <_printf_common+0x80>
 800b9dc:	1a9b      	subs	r3, r3, r2
 800b9de:	18ed      	adds	r5, r5, r3
 800b9e0:	2600      	movs	r6, #0
 800b9e2:	42b5      	cmp	r5, r6
 800b9e4:	d120      	bne.n	800ba28 <_printf_common+0xc8>
 800b9e6:	2000      	movs	r0, #0
 800b9e8:	e010      	b.n	800ba0c <_printf_common+0xac>
 800b9ea:	3501      	adds	r5, #1
 800b9ec:	68e3      	ldr	r3, [r4, #12]
 800b9ee:	6832      	ldr	r2, [r6, #0]
 800b9f0:	1a9b      	subs	r3, r3, r2
 800b9f2:	42ab      	cmp	r3, r5
 800b9f4:	ddd2      	ble.n	800b99c <_printf_common+0x3c>
 800b9f6:	0022      	movs	r2, r4
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	9901      	ldr	r1, [sp, #4]
 800b9fc:	9800      	ldr	r0, [sp, #0]
 800b9fe:	9f08      	ldr	r7, [sp, #32]
 800ba00:	3219      	adds	r2, #25
 800ba02:	47b8      	blx	r7
 800ba04:	3001      	adds	r0, #1
 800ba06:	d1f0      	bne.n	800b9ea <_printf_common+0x8a>
 800ba08:	2001      	movs	r0, #1
 800ba0a:	4240      	negs	r0, r0
 800ba0c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ba0e:	2030      	movs	r0, #48	; 0x30
 800ba10:	18e1      	adds	r1, r4, r3
 800ba12:	3143      	adds	r1, #67	; 0x43
 800ba14:	7008      	strb	r0, [r1, #0]
 800ba16:	0021      	movs	r1, r4
 800ba18:	1c5a      	adds	r2, r3, #1
 800ba1a:	3145      	adds	r1, #69	; 0x45
 800ba1c:	7809      	ldrb	r1, [r1, #0]
 800ba1e:	18a2      	adds	r2, r4, r2
 800ba20:	3243      	adds	r2, #67	; 0x43
 800ba22:	3302      	adds	r3, #2
 800ba24:	7011      	strb	r1, [r2, #0]
 800ba26:	e7c1      	b.n	800b9ac <_printf_common+0x4c>
 800ba28:	0022      	movs	r2, r4
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	9901      	ldr	r1, [sp, #4]
 800ba2e:	9800      	ldr	r0, [sp, #0]
 800ba30:	9f08      	ldr	r7, [sp, #32]
 800ba32:	321a      	adds	r2, #26
 800ba34:	47b8      	blx	r7
 800ba36:	3001      	adds	r0, #1
 800ba38:	d0e6      	beq.n	800ba08 <_printf_common+0xa8>
 800ba3a:	3601      	adds	r6, #1
 800ba3c:	e7d1      	b.n	800b9e2 <_printf_common+0x82>
	...

0800ba40 <_printf_i>:
 800ba40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba42:	b08b      	sub	sp, #44	; 0x2c
 800ba44:	9206      	str	r2, [sp, #24]
 800ba46:	000a      	movs	r2, r1
 800ba48:	3243      	adds	r2, #67	; 0x43
 800ba4a:	9307      	str	r3, [sp, #28]
 800ba4c:	9005      	str	r0, [sp, #20]
 800ba4e:	9204      	str	r2, [sp, #16]
 800ba50:	7e0a      	ldrb	r2, [r1, #24]
 800ba52:	000c      	movs	r4, r1
 800ba54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba56:	2a78      	cmp	r2, #120	; 0x78
 800ba58:	d809      	bhi.n	800ba6e <_printf_i+0x2e>
 800ba5a:	2a62      	cmp	r2, #98	; 0x62
 800ba5c:	d80b      	bhi.n	800ba76 <_printf_i+0x36>
 800ba5e:	2a00      	cmp	r2, #0
 800ba60:	d100      	bne.n	800ba64 <_printf_i+0x24>
 800ba62:	e0be      	b.n	800bbe2 <_printf_i+0x1a2>
 800ba64:	497c      	ldr	r1, [pc, #496]	; (800bc58 <_printf_i+0x218>)
 800ba66:	9103      	str	r1, [sp, #12]
 800ba68:	2a58      	cmp	r2, #88	; 0x58
 800ba6a:	d100      	bne.n	800ba6e <_printf_i+0x2e>
 800ba6c:	e093      	b.n	800bb96 <_printf_i+0x156>
 800ba6e:	0026      	movs	r6, r4
 800ba70:	3642      	adds	r6, #66	; 0x42
 800ba72:	7032      	strb	r2, [r6, #0]
 800ba74:	e022      	b.n	800babc <_printf_i+0x7c>
 800ba76:	0010      	movs	r0, r2
 800ba78:	3863      	subs	r0, #99	; 0x63
 800ba7a:	2815      	cmp	r0, #21
 800ba7c:	d8f7      	bhi.n	800ba6e <_printf_i+0x2e>
 800ba7e:	f7f4 fb55 	bl	800012c <__gnu_thumb1_case_shi>
 800ba82:	0016      	.short	0x0016
 800ba84:	fff6001f 	.word	0xfff6001f
 800ba88:	fff6fff6 	.word	0xfff6fff6
 800ba8c:	001ffff6 	.word	0x001ffff6
 800ba90:	fff6fff6 	.word	0xfff6fff6
 800ba94:	fff6fff6 	.word	0xfff6fff6
 800ba98:	003600a3 	.word	0x003600a3
 800ba9c:	fff60083 	.word	0xfff60083
 800baa0:	00b4fff6 	.word	0x00b4fff6
 800baa4:	0036fff6 	.word	0x0036fff6
 800baa8:	fff6fff6 	.word	0xfff6fff6
 800baac:	0087      	.short	0x0087
 800baae:	0026      	movs	r6, r4
 800bab0:	681a      	ldr	r2, [r3, #0]
 800bab2:	3642      	adds	r6, #66	; 0x42
 800bab4:	1d11      	adds	r1, r2, #4
 800bab6:	6019      	str	r1, [r3, #0]
 800bab8:	6813      	ldr	r3, [r2, #0]
 800baba:	7033      	strb	r3, [r6, #0]
 800babc:	2301      	movs	r3, #1
 800babe:	e0a2      	b.n	800bc06 <_printf_i+0x1c6>
 800bac0:	6818      	ldr	r0, [r3, #0]
 800bac2:	6809      	ldr	r1, [r1, #0]
 800bac4:	1d02      	adds	r2, r0, #4
 800bac6:	060d      	lsls	r5, r1, #24
 800bac8:	d50b      	bpl.n	800bae2 <_printf_i+0xa2>
 800baca:	6805      	ldr	r5, [r0, #0]
 800bacc:	601a      	str	r2, [r3, #0]
 800bace:	2d00      	cmp	r5, #0
 800bad0:	da03      	bge.n	800bada <_printf_i+0x9a>
 800bad2:	232d      	movs	r3, #45	; 0x2d
 800bad4:	9a04      	ldr	r2, [sp, #16]
 800bad6:	426d      	negs	r5, r5
 800bad8:	7013      	strb	r3, [r2, #0]
 800bada:	4b5f      	ldr	r3, [pc, #380]	; (800bc58 <_printf_i+0x218>)
 800badc:	270a      	movs	r7, #10
 800bade:	9303      	str	r3, [sp, #12]
 800bae0:	e01b      	b.n	800bb1a <_printf_i+0xda>
 800bae2:	6805      	ldr	r5, [r0, #0]
 800bae4:	601a      	str	r2, [r3, #0]
 800bae6:	0649      	lsls	r1, r1, #25
 800bae8:	d5f1      	bpl.n	800bace <_printf_i+0x8e>
 800baea:	b22d      	sxth	r5, r5
 800baec:	e7ef      	b.n	800bace <_printf_i+0x8e>
 800baee:	680d      	ldr	r5, [r1, #0]
 800baf0:	6819      	ldr	r1, [r3, #0]
 800baf2:	1d08      	adds	r0, r1, #4
 800baf4:	6018      	str	r0, [r3, #0]
 800baf6:	062e      	lsls	r6, r5, #24
 800baf8:	d501      	bpl.n	800bafe <_printf_i+0xbe>
 800bafa:	680d      	ldr	r5, [r1, #0]
 800bafc:	e003      	b.n	800bb06 <_printf_i+0xc6>
 800bafe:	066d      	lsls	r5, r5, #25
 800bb00:	d5fb      	bpl.n	800bafa <_printf_i+0xba>
 800bb02:	680d      	ldr	r5, [r1, #0]
 800bb04:	b2ad      	uxth	r5, r5
 800bb06:	4b54      	ldr	r3, [pc, #336]	; (800bc58 <_printf_i+0x218>)
 800bb08:	2708      	movs	r7, #8
 800bb0a:	9303      	str	r3, [sp, #12]
 800bb0c:	2a6f      	cmp	r2, #111	; 0x6f
 800bb0e:	d000      	beq.n	800bb12 <_printf_i+0xd2>
 800bb10:	3702      	adds	r7, #2
 800bb12:	0023      	movs	r3, r4
 800bb14:	2200      	movs	r2, #0
 800bb16:	3343      	adds	r3, #67	; 0x43
 800bb18:	701a      	strb	r2, [r3, #0]
 800bb1a:	6863      	ldr	r3, [r4, #4]
 800bb1c:	60a3      	str	r3, [r4, #8]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	db03      	blt.n	800bb2a <_printf_i+0xea>
 800bb22:	2104      	movs	r1, #4
 800bb24:	6822      	ldr	r2, [r4, #0]
 800bb26:	438a      	bics	r2, r1
 800bb28:	6022      	str	r2, [r4, #0]
 800bb2a:	2d00      	cmp	r5, #0
 800bb2c:	d102      	bne.n	800bb34 <_printf_i+0xf4>
 800bb2e:	9e04      	ldr	r6, [sp, #16]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d00c      	beq.n	800bb4e <_printf_i+0x10e>
 800bb34:	9e04      	ldr	r6, [sp, #16]
 800bb36:	0028      	movs	r0, r5
 800bb38:	0039      	movs	r1, r7
 800bb3a:	f7f4 fb87 	bl	800024c <__aeabi_uidivmod>
 800bb3e:	9b03      	ldr	r3, [sp, #12]
 800bb40:	3e01      	subs	r6, #1
 800bb42:	5c5b      	ldrb	r3, [r3, r1]
 800bb44:	7033      	strb	r3, [r6, #0]
 800bb46:	002b      	movs	r3, r5
 800bb48:	0005      	movs	r5, r0
 800bb4a:	429f      	cmp	r7, r3
 800bb4c:	d9f3      	bls.n	800bb36 <_printf_i+0xf6>
 800bb4e:	2f08      	cmp	r7, #8
 800bb50:	d109      	bne.n	800bb66 <_printf_i+0x126>
 800bb52:	6823      	ldr	r3, [r4, #0]
 800bb54:	07db      	lsls	r3, r3, #31
 800bb56:	d506      	bpl.n	800bb66 <_printf_i+0x126>
 800bb58:	6862      	ldr	r2, [r4, #4]
 800bb5a:	6923      	ldr	r3, [r4, #16]
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	dc02      	bgt.n	800bb66 <_printf_i+0x126>
 800bb60:	2330      	movs	r3, #48	; 0x30
 800bb62:	3e01      	subs	r6, #1
 800bb64:	7033      	strb	r3, [r6, #0]
 800bb66:	9b04      	ldr	r3, [sp, #16]
 800bb68:	1b9b      	subs	r3, r3, r6
 800bb6a:	6123      	str	r3, [r4, #16]
 800bb6c:	9b07      	ldr	r3, [sp, #28]
 800bb6e:	0021      	movs	r1, r4
 800bb70:	9300      	str	r3, [sp, #0]
 800bb72:	9805      	ldr	r0, [sp, #20]
 800bb74:	9b06      	ldr	r3, [sp, #24]
 800bb76:	aa09      	add	r2, sp, #36	; 0x24
 800bb78:	f7ff fef2 	bl	800b960 <_printf_common>
 800bb7c:	3001      	adds	r0, #1
 800bb7e:	d147      	bne.n	800bc10 <_printf_i+0x1d0>
 800bb80:	2001      	movs	r0, #1
 800bb82:	4240      	negs	r0, r0
 800bb84:	b00b      	add	sp, #44	; 0x2c
 800bb86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb88:	2220      	movs	r2, #32
 800bb8a:	6809      	ldr	r1, [r1, #0]
 800bb8c:	430a      	orrs	r2, r1
 800bb8e:	6022      	str	r2, [r4, #0]
 800bb90:	2278      	movs	r2, #120	; 0x78
 800bb92:	4932      	ldr	r1, [pc, #200]	; (800bc5c <_printf_i+0x21c>)
 800bb94:	9103      	str	r1, [sp, #12]
 800bb96:	0021      	movs	r1, r4
 800bb98:	3145      	adds	r1, #69	; 0x45
 800bb9a:	700a      	strb	r2, [r1, #0]
 800bb9c:	6819      	ldr	r1, [r3, #0]
 800bb9e:	6822      	ldr	r2, [r4, #0]
 800bba0:	c920      	ldmia	r1!, {r5}
 800bba2:	0610      	lsls	r0, r2, #24
 800bba4:	d402      	bmi.n	800bbac <_printf_i+0x16c>
 800bba6:	0650      	lsls	r0, r2, #25
 800bba8:	d500      	bpl.n	800bbac <_printf_i+0x16c>
 800bbaa:	b2ad      	uxth	r5, r5
 800bbac:	6019      	str	r1, [r3, #0]
 800bbae:	07d3      	lsls	r3, r2, #31
 800bbb0:	d502      	bpl.n	800bbb8 <_printf_i+0x178>
 800bbb2:	2320      	movs	r3, #32
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	6023      	str	r3, [r4, #0]
 800bbb8:	2710      	movs	r7, #16
 800bbba:	2d00      	cmp	r5, #0
 800bbbc:	d1a9      	bne.n	800bb12 <_printf_i+0xd2>
 800bbbe:	2220      	movs	r2, #32
 800bbc0:	6823      	ldr	r3, [r4, #0]
 800bbc2:	4393      	bics	r3, r2
 800bbc4:	6023      	str	r3, [r4, #0]
 800bbc6:	e7a4      	b.n	800bb12 <_printf_i+0xd2>
 800bbc8:	681a      	ldr	r2, [r3, #0]
 800bbca:	680d      	ldr	r5, [r1, #0]
 800bbcc:	1d10      	adds	r0, r2, #4
 800bbce:	6949      	ldr	r1, [r1, #20]
 800bbd0:	6018      	str	r0, [r3, #0]
 800bbd2:	6813      	ldr	r3, [r2, #0]
 800bbd4:	062e      	lsls	r6, r5, #24
 800bbd6:	d501      	bpl.n	800bbdc <_printf_i+0x19c>
 800bbd8:	6019      	str	r1, [r3, #0]
 800bbda:	e002      	b.n	800bbe2 <_printf_i+0x1a2>
 800bbdc:	066d      	lsls	r5, r5, #25
 800bbde:	d5fb      	bpl.n	800bbd8 <_printf_i+0x198>
 800bbe0:	8019      	strh	r1, [r3, #0]
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	9e04      	ldr	r6, [sp, #16]
 800bbe6:	6123      	str	r3, [r4, #16]
 800bbe8:	e7c0      	b.n	800bb6c <_printf_i+0x12c>
 800bbea:	681a      	ldr	r2, [r3, #0]
 800bbec:	1d11      	adds	r1, r2, #4
 800bbee:	6019      	str	r1, [r3, #0]
 800bbf0:	6816      	ldr	r6, [r2, #0]
 800bbf2:	2100      	movs	r1, #0
 800bbf4:	0030      	movs	r0, r6
 800bbf6:	6862      	ldr	r2, [r4, #4]
 800bbf8:	f000 fd7b 	bl	800c6f2 <memchr>
 800bbfc:	2800      	cmp	r0, #0
 800bbfe:	d001      	beq.n	800bc04 <_printf_i+0x1c4>
 800bc00:	1b80      	subs	r0, r0, r6
 800bc02:	6060      	str	r0, [r4, #4]
 800bc04:	6863      	ldr	r3, [r4, #4]
 800bc06:	6123      	str	r3, [r4, #16]
 800bc08:	2300      	movs	r3, #0
 800bc0a:	9a04      	ldr	r2, [sp, #16]
 800bc0c:	7013      	strb	r3, [r2, #0]
 800bc0e:	e7ad      	b.n	800bb6c <_printf_i+0x12c>
 800bc10:	0032      	movs	r2, r6
 800bc12:	6923      	ldr	r3, [r4, #16]
 800bc14:	9906      	ldr	r1, [sp, #24]
 800bc16:	9805      	ldr	r0, [sp, #20]
 800bc18:	9d07      	ldr	r5, [sp, #28]
 800bc1a:	47a8      	blx	r5
 800bc1c:	3001      	adds	r0, #1
 800bc1e:	d0af      	beq.n	800bb80 <_printf_i+0x140>
 800bc20:	6823      	ldr	r3, [r4, #0]
 800bc22:	079b      	lsls	r3, r3, #30
 800bc24:	d415      	bmi.n	800bc52 <_printf_i+0x212>
 800bc26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc28:	68e0      	ldr	r0, [r4, #12]
 800bc2a:	4298      	cmp	r0, r3
 800bc2c:	daaa      	bge.n	800bb84 <_printf_i+0x144>
 800bc2e:	0018      	movs	r0, r3
 800bc30:	e7a8      	b.n	800bb84 <_printf_i+0x144>
 800bc32:	0022      	movs	r2, r4
 800bc34:	2301      	movs	r3, #1
 800bc36:	9906      	ldr	r1, [sp, #24]
 800bc38:	9805      	ldr	r0, [sp, #20]
 800bc3a:	9e07      	ldr	r6, [sp, #28]
 800bc3c:	3219      	adds	r2, #25
 800bc3e:	47b0      	blx	r6
 800bc40:	3001      	adds	r0, #1
 800bc42:	d09d      	beq.n	800bb80 <_printf_i+0x140>
 800bc44:	3501      	adds	r5, #1
 800bc46:	68e3      	ldr	r3, [r4, #12]
 800bc48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc4a:	1a9b      	subs	r3, r3, r2
 800bc4c:	42ab      	cmp	r3, r5
 800bc4e:	dcf0      	bgt.n	800bc32 <_printf_i+0x1f2>
 800bc50:	e7e9      	b.n	800bc26 <_printf_i+0x1e6>
 800bc52:	2500      	movs	r5, #0
 800bc54:	e7f7      	b.n	800bc46 <_printf_i+0x206>
 800bc56:	46c0      	nop			; (mov r8, r8)
 800bc58:	0800fd49 	.word	0x0800fd49
 800bc5c:	0800fd5a 	.word	0x0800fd5a

0800bc60 <_scanf_float>:
 800bc60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc62:	b08b      	sub	sp, #44	; 0x2c
 800bc64:	0016      	movs	r6, r2
 800bc66:	9002      	str	r0, [sp, #8]
 800bc68:	22ae      	movs	r2, #174	; 0xae
 800bc6a:	2000      	movs	r0, #0
 800bc6c:	9307      	str	r3, [sp, #28]
 800bc6e:	688b      	ldr	r3, [r1, #8]
 800bc70:	000f      	movs	r7, r1
 800bc72:	1e59      	subs	r1, r3, #1
 800bc74:	0052      	lsls	r2, r2, #1
 800bc76:	9006      	str	r0, [sp, #24]
 800bc78:	4291      	cmp	r1, r2
 800bc7a:	d905      	bls.n	800bc88 <_scanf_float+0x28>
 800bc7c:	3b5e      	subs	r3, #94	; 0x5e
 800bc7e:	3bff      	subs	r3, #255	; 0xff
 800bc80:	9306      	str	r3, [sp, #24]
 800bc82:	235e      	movs	r3, #94	; 0x5e
 800bc84:	33ff      	adds	r3, #255	; 0xff
 800bc86:	60bb      	str	r3, [r7, #8]
 800bc88:	23f0      	movs	r3, #240	; 0xf0
 800bc8a:	683a      	ldr	r2, [r7, #0]
 800bc8c:	00db      	lsls	r3, r3, #3
 800bc8e:	4313      	orrs	r3, r2
 800bc90:	603b      	str	r3, [r7, #0]
 800bc92:	003b      	movs	r3, r7
 800bc94:	2400      	movs	r4, #0
 800bc96:	331c      	adds	r3, #28
 800bc98:	001d      	movs	r5, r3
 800bc9a:	9304      	str	r3, [sp, #16]
 800bc9c:	9403      	str	r4, [sp, #12]
 800bc9e:	9409      	str	r4, [sp, #36]	; 0x24
 800bca0:	9408      	str	r4, [sp, #32]
 800bca2:	9401      	str	r4, [sp, #4]
 800bca4:	9405      	str	r4, [sp, #20]
 800bca6:	68ba      	ldr	r2, [r7, #8]
 800bca8:	2a00      	cmp	r2, #0
 800bcaa:	d00a      	beq.n	800bcc2 <_scanf_float+0x62>
 800bcac:	6833      	ldr	r3, [r6, #0]
 800bcae:	781b      	ldrb	r3, [r3, #0]
 800bcb0:	2b4e      	cmp	r3, #78	; 0x4e
 800bcb2:	d844      	bhi.n	800bd3e <_scanf_float+0xde>
 800bcb4:	0018      	movs	r0, r3
 800bcb6:	2b40      	cmp	r3, #64	; 0x40
 800bcb8:	d82c      	bhi.n	800bd14 <_scanf_float+0xb4>
 800bcba:	382b      	subs	r0, #43	; 0x2b
 800bcbc:	b2c1      	uxtb	r1, r0
 800bcbe:	290e      	cmp	r1, #14
 800bcc0:	d92a      	bls.n	800bd18 <_scanf_float+0xb8>
 800bcc2:	9b01      	ldr	r3, [sp, #4]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d003      	beq.n	800bcd0 <_scanf_float+0x70>
 800bcc8:	683b      	ldr	r3, [r7, #0]
 800bcca:	4aa3      	ldr	r2, [pc, #652]	; (800bf58 <_scanf_float+0x2f8>)
 800bccc:	4013      	ands	r3, r2
 800bcce:	603b      	str	r3, [r7, #0]
 800bcd0:	9b03      	ldr	r3, [sp, #12]
 800bcd2:	3b01      	subs	r3, #1
 800bcd4:	2b01      	cmp	r3, #1
 800bcd6:	d900      	bls.n	800bcda <_scanf_float+0x7a>
 800bcd8:	e0f9      	b.n	800bece <_scanf_float+0x26e>
 800bcda:	24be      	movs	r4, #190	; 0xbe
 800bcdc:	0064      	lsls	r4, r4, #1
 800bcde:	9b04      	ldr	r3, [sp, #16]
 800bce0:	429d      	cmp	r5, r3
 800bce2:	d900      	bls.n	800bce6 <_scanf_float+0x86>
 800bce4:	e0e9      	b.n	800beba <_scanf_float+0x25a>
 800bce6:	2301      	movs	r3, #1
 800bce8:	9303      	str	r3, [sp, #12]
 800bcea:	e183      	b.n	800bff4 <_scanf_float+0x394>
 800bcec:	0018      	movs	r0, r3
 800bcee:	3861      	subs	r0, #97	; 0x61
 800bcf0:	280d      	cmp	r0, #13
 800bcf2:	d8e6      	bhi.n	800bcc2 <_scanf_float+0x62>
 800bcf4:	f7f4 fa1a 	bl	800012c <__gnu_thumb1_case_shi>
 800bcf8:	ffe50083 	.word	0xffe50083
 800bcfc:	ffe5ffe5 	.word	0xffe5ffe5
 800bd00:	00a200b6 	.word	0x00a200b6
 800bd04:	ffe5ffe5 	.word	0xffe5ffe5
 800bd08:	ffe50089 	.word	0xffe50089
 800bd0c:	ffe5ffe5 	.word	0xffe5ffe5
 800bd10:	0065ffe5 	.word	0x0065ffe5
 800bd14:	3841      	subs	r0, #65	; 0x41
 800bd16:	e7eb      	b.n	800bcf0 <_scanf_float+0x90>
 800bd18:	280e      	cmp	r0, #14
 800bd1a:	d8d2      	bhi.n	800bcc2 <_scanf_float+0x62>
 800bd1c:	f7f4 fa06 	bl	800012c <__gnu_thumb1_case_shi>
 800bd20:	ffd1004b 	.word	0xffd1004b
 800bd24:	0098004b 	.word	0x0098004b
 800bd28:	0020ffd1 	.word	0x0020ffd1
 800bd2c:	00400040 	.word	0x00400040
 800bd30:	00400040 	.word	0x00400040
 800bd34:	00400040 	.word	0x00400040
 800bd38:	00400040 	.word	0x00400040
 800bd3c:	0040      	.short	0x0040
 800bd3e:	2b6e      	cmp	r3, #110	; 0x6e
 800bd40:	d809      	bhi.n	800bd56 <_scanf_float+0xf6>
 800bd42:	2b60      	cmp	r3, #96	; 0x60
 800bd44:	d8d2      	bhi.n	800bcec <_scanf_float+0x8c>
 800bd46:	2b54      	cmp	r3, #84	; 0x54
 800bd48:	d07d      	beq.n	800be46 <_scanf_float+0x1e6>
 800bd4a:	2b59      	cmp	r3, #89	; 0x59
 800bd4c:	d1b9      	bne.n	800bcc2 <_scanf_float+0x62>
 800bd4e:	2c07      	cmp	r4, #7
 800bd50:	d1b7      	bne.n	800bcc2 <_scanf_float+0x62>
 800bd52:	2408      	movs	r4, #8
 800bd54:	e02c      	b.n	800bdb0 <_scanf_float+0x150>
 800bd56:	2b74      	cmp	r3, #116	; 0x74
 800bd58:	d075      	beq.n	800be46 <_scanf_float+0x1e6>
 800bd5a:	2b79      	cmp	r3, #121	; 0x79
 800bd5c:	d0f7      	beq.n	800bd4e <_scanf_float+0xee>
 800bd5e:	e7b0      	b.n	800bcc2 <_scanf_float+0x62>
 800bd60:	6839      	ldr	r1, [r7, #0]
 800bd62:	05c8      	lsls	r0, r1, #23
 800bd64:	d51c      	bpl.n	800bda0 <_scanf_float+0x140>
 800bd66:	2380      	movs	r3, #128	; 0x80
 800bd68:	4399      	bics	r1, r3
 800bd6a:	9b01      	ldr	r3, [sp, #4]
 800bd6c:	6039      	str	r1, [r7, #0]
 800bd6e:	3301      	adds	r3, #1
 800bd70:	9301      	str	r3, [sp, #4]
 800bd72:	9b06      	ldr	r3, [sp, #24]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d003      	beq.n	800bd80 <_scanf_float+0x120>
 800bd78:	3b01      	subs	r3, #1
 800bd7a:	3201      	adds	r2, #1
 800bd7c:	9306      	str	r3, [sp, #24]
 800bd7e:	60ba      	str	r2, [r7, #8]
 800bd80:	68bb      	ldr	r3, [r7, #8]
 800bd82:	3b01      	subs	r3, #1
 800bd84:	60bb      	str	r3, [r7, #8]
 800bd86:	693b      	ldr	r3, [r7, #16]
 800bd88:	3301      	adds	r3, #1
 800bd8a:	613b      	str	r3, [r7, #16]
 800bd8c:	6873      	ldr	r3, [r6, #4]
 800bd8e:	3b01      	subs	r3, #1
 800bd90:	6073      	str	r3, [r6, #4]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	dc00      	bgt.n	800bd98 <_scanf_float+0x138>
 800bd96:	e086      	b.n	800bea6 <_scanf_float+0x246>
 800bd98:	6833      	ldr	r3, [r6, #0]
 800bd9a:	3301      	adds	r3, #1
 800bd9c:	6033      	str	r3, [r6, #0]
 800bd9e:	e782      	b.n	800bca6 <_scanf_float+0x46>
 800bda0:	9a03      	ldr	r2, [sp, #12]
 800bda2:	1912      	adds	r2, r2, r4
 800bda4:	2a00      	cmp	r2, #0
 800bda6:	d18c      	bne.n	800bcc2 <_scanf_float+0x62>
 800bda8:	683a      	ldr	r2, [r7, #0]
 800bdaa:	496c      	ldr	r1, [pc, #432]	; (800bf5c <_scanf_float+0x2fc>)
 800bdac:	400a      	ands	r2, r1
 800bdae:	603a      	str	r2, [r7, #0]
 800bdb0:	702b      	strb	r3, [r5, #0]
 800bdb2:	3501      	adds	r5, #1
 800bdb4:	e7e4      	b.n	800bd80 <_scanf_float+0x120>
 800bdb6:	2180      	movs	r1, #128	; 0x80
 800bdb8:	683a      	ldr	r2, [r7, #0]
 800bdba:	420a      	tst	r2, r1
 800bdbc:	d081      	beq.n	800bcc2 <_scanf_float+0x62>
 800bdbe:	438a      	bics	r2, r1
 800bdc0:	e7f5      	b.n	800bdae <_scanf_float+0x14e>
 800bdc2:	9a03      	ldr	r2, [sp, #12]
 800bdc4:	2a00      	cmp	r2, #0
 800bdc6:	d10f      	bne.n	800bde8 <_scanf_float+0x188>
 800bdc8:	9a01      	ldr	r2, [sp, #4]
 800bdca:	2a00      	cmp	r2, #0
 800bdcc:	d10f      	bne.n	800bdee <_scanf_float+0x18e>
 800bdce:	683a      	ldr	r2, [r7, #0]
 800bdd0:	21e0      	movs	r1, #224	; 0xe0
 800bdd2:	0010      	movs	r0, r2
 800bdd4:	00c9      	lsls	r1, r1, #3
 800bdd6:	4008      	ands	r0, r1
 800bdd8:	4288      	cmp	r0, r1
 800bdda:	d108      	bne.n	800bdee <_scanf_float+0x18e>
 800bddc:	4960      	ldr	r1, [pc, #384]	; (800bf60 <_scanf_float+0x300>)
 800bdde:	400a      	ands	r2, r1
 800bde0:	603a      	str	r2, [r7, #0]
 800bde2:	2201      	movs	r2, #1
 800bde4:	9203      	str	r2, [sp, #12]
 800bde6:	e7e3      	b.n	800bdb0 <_scanf_float+0x150>
 800bde8:	9a03      	ldr	r2, [sp, #12]
 800bdea:	2a02      	cmp	r2, #2
 800bdec:	d059      	beq.n	800bea2 <_scanf_float+0x242>
 800bdee:	2c01      	cmp	r4, #1
 800bdf0:	d002      	beq.n	800bdf8 <_scanf_float+0x198>
 800bdf2:	2c04      	cmp	r4, #4
 800bdf4:	d000      	beq.n	800bdf8 <_scanf_float+0x198>
 800bdf6:	e764      	b.n	800bcc2 <_scanf_float+0x62>
 800bdf8:	3401      	adds	r4, #1
 800bdfa:	b2e4      	uxtb	r4, r4
 800bdfc:	e7d8      	b.n	800bdb0 <_scanf_float+0x150>
 800bdfe:	9a03      	ldr	r2, [sp, #12]
 800be00:	2a01      	cmp	r2, #1
 800be02:	d000      	beq.n	800be06 <_scanf_float+0x1a6>
 800be04:	e75d      	b.n	800bcc2 <_scanf_float+0x62>
 800be06:	2202      	movs	r2, #2
 800be08:	e7ec      	b.n	800bde4 <_scanf_float+0x184>
 800be0a:	2c00      	cmp	r4, #0
 800be0c:	d110      	bne.n	800be30 <_scanf_float+0x1d0>
 800be0e:	9a01      	ldr	r2, [sp, #4]
 800be10:	2a00      	cmp	r2, #0
 800be12:	d000      	beq.n	800be16 <_scanf_float+0x1b6>
 800be14:	e758      	b.n	800bcc8 <_scanf_float+0x68>
 800be16:	683a      	ldr	r2, [r7, #0]
 800be18:	21e0      	movs	r1, #224	; 0xe0
 800be1a:	0010      	movs	r0, r2
 800be1c:	00c9      	lsls	r1, r1, #3
 800be1e:	4008      	ands	r0, r1
 800be20:	4288      	cmp	r0, r1
 800be22:	d000      	beq.n	800be26 <_scanf_float+0x1c6>
 800be24:	e754      	b.n	800bcd0 <_scanf_float+0x70>
 800be26:	494e      	ldr	r1, [pc, #312]	; (800bf60 <_scanf_float+0x300>)
 800be28:	3401      	adds	r4, #1
 800be2a:	400a      	ands	r2, r1
 800be2c:	603a      	str	r2, [r7, #0]
 800be2e:	e7bf      	b.n	800bdb0 <_scanf_float+0x150>
 800be30:	21fd      	movs	r1, #253	; 0xfd
 800be32:	1ee2      	subs	r2, r4, #3
 800be34:	420a      	tst	r2, r1
 800be36:	d000      	beq.n	800be3a <_scanf_float+0x1da>
 800be38:	e743      	b.n	800bcc2 <_scanf_float+0x62>
 800be3a:	e7dd      	b.n	800bdf8 <_scanf_float+0x198>
 800be3c:	2c02      	cmp	r4, #2
 800be3e:	d000      	beq.n	800be42 <_scanf_float+0x1e2>
 800be40:	e73f      	b.n	800bcc2 <_scanf_float+0x62>
 800be42:	2403      	movs	r4, #3
 800be44:	e7b4      	b.n	800bdb0 <_scanf_float+0x150>
 800be46:	2c06      	cmp	r4, #6
 800be48:	d000      	beq.n	800be4c <_scanf_float+0x1ec>
 800be4a:	e73a      	b.n	800bcc2 <_scanf_float+0x62>
 800be4c:	2407      	movs	r4, #7
 800be4e:	e7af      	b.n	800bdb0 <_scanf_float+0x150>
 800be50:	683a      	ldr	r2, [r7, #0]
 800be52:	0591      	lsls	r1, r2, #22
 800be54:	d400      	bmi.n	800be58 <_scanf_float+0x1f8>
 800be56:	e734      	b.n	800bcc2 <_scanf_float+0x62>
 800be58:	4942      	ldr	r1, [pc, #264]	; (800bf64 <_scanf_float+0x304>)
 800be5a:	400a      	ands	r2, r1
 800be5c:	603a      	str	r2, [r7, #0]
 800be5e:	9a01      	ldr	r2, [sp, #4]
 800be60:	9205      	str	r2, [sp, #20]
 800be62:	e7a5      	b.n	800bdb0 <_scanf_float+0x150>
 800be64:	21a0      	movs	r1, #160	; 0xa0
 800be66:	2080      	movs	r0, #128	; 0x80
 800be68:	683a      	ldr	r2, [r7, #0]
 800be6a:	00c9      	lsls	r1, r1, #3
 800be6c:	4011      	ands	r1, r2
 800be6e:	00c0      	lsls	r0, r0, #3
 800be70:	4281      	cmp	r1, r0
 800be72:	d006      	beq.n	800be82 <_scanf_float+0x222>
 800be74:	4202      	tst	r2, r0
 800be76:	d100      	bne.n	800be7a <_scanf_float+0x21a>
 800be78:	e723      	b.n	800bcc2 <_scanf_float+0x62>
 800be7a:	9901      	ldr	r1, [sp, #4]
 800be7c:	2900      	cmp	r1, #0
 800be7e:	d100      	bne.n	800be82 <_scanf_float+0x222>
 800be80:	e726      	b.n	800bcd0 <_scanf_float+0x70>
 800be82:	0591      	lsls	r1, r2, #22
 800be84:	d404      	bmi.n	800be90 <_scanf_float+0x230>
 800be86:	9901      	ldr	r1, [sp, #4]
 800be88:	9805      	ldr	r0, [sp, #20]
 800be8a:	9509      	str	r5, [sp, #36]	; 0x24
 800be8c:	1a09      	subs	r1, r1, r0
 800be8e:	9108      	str	r1, [sp, #32]
 800be90:	4933      	ldr	r1, [pc, #204]	; (800bf60 <_scanf_float+0x300>)
 800be92:	400a      	ands	r2, r1
 800be94:	21c0      	movs	r1, #192	; 0xc0
 800be96:	0049      	lsls	r1, r1, #1
 800be98:	430a      	orrs	r2, r1
 800be9a:	603a      	str	r2, [r7, #0]
 800be9c:	2200      	movs	r2, #0
 800be9e:	9201      	str	r2, [sp, #4]
 800bea0:	e786      	b.n	800bdb0 <_scanf_float+0x150>
 800bea2:	2203      	movs	r2, #3
 800bea4:	e79e      	b.n	800bde4 <_scanf_float+0x184>
 800bea6:	23c0      	movs	r3, #192	; 0xc0
 800bea8:	005b      	lsls	r3, r3, #1
 800beaa:	0031      	movs	r1, r6
 800beac:	58fb      	ldr	r3, [r7, r3]
 800beae:	9802      	ldr	r0, [sp, #8]
 800beb0:	4798      	blx	r3
 800beb2:	2800      	cmp	r0, #0
 800beb4:	d100      	bne.n	800beb8 <_scanf_float+0x258>
 800beb6:	e6f6      	b.n	800bca6 <_scanf_float+0x46>
 800beb8:	e703      	b.n	800bcc2 <_scanf_float+0x62>
 800beba:	3d01      	subs	r5, #1
 800bebc:	593b      	ldr	r3, [r7, r4]
 800bebe:	0032      	movs	r2, r6
 800bec0:	7829      	ldrb	r1, [r5, #0]
 800bec2:	9802      	ldr	r0, [sp, #8]
 800bec4:	4798      	blx	r3
 800bec6:	693b      	ldr	r3, [r7, #16]
 800bec8:	3b01      	subs	r3, #1
 800beca:	613b      	str	r3, [r7, #16]
 800becc:	e707      	b.n	800bcde <_scanf_float+0x7e>
 800bece:	1e63      	subs	r3, r4, #1
 800bed0:	2b06      	cmp	r3, #6
 800bed2:	d80e      	bhi.n	800bef2 <_scanf_float+0x292>
 800bed4:	9503      	str	r5, [sp, #12]
 800bed6:	2c02      	cmp	r4, #2
 800bed8:	d920      	bls.n	800bf1c <_scanf_float+0x2bc>
 800beda:	1b63      	subs	r3, r4, r5
 800bedc:	b2db      	uxtb	r3, r3
 800bede:	9306      	str	r3, [sp, #24]
 800bee0:	9b03      	ldr	r3, [sp, #12]
 800bee2:	9a06      	ldr	r2, [sp, #24]
 800bee4:	189b      	adds	r3, r3, r2
 800bee6:	b2db      	uxtb	r3, r3
 800bee8:	2b03      	cmp	r3, #3
 800beea:	d827      	bhi.n	800bf3c <_scanf_float+0x2dc>
 800beec:	3c03      	subs	r4, #3
 800beee:	b2e4      	uxtb	r4, r4
 800bef0:	1b2d      	subs	r5, r5, r4
 800bef2:	683b      	ldr	r3, [r7, #0]
 800bef4:	05da      	lsls	r2, r3, #23
 800bef6:	d552      	bpl.n	800bf9e <_scanf_float+0x33e>
 800bef8:	055b      	lsls	r3, r3, #21
 800befa:	d535      	bpl.n	800bf68 <_scanf_float+0x308>
 800befc:	24be      	movs	r4, #190	; 0xbe
 800befe:	0064      	lsls	r4, r4, #1
 800bf00:	9b04      	ldr	r3, [sp, #16]
 800bf02:	429d      	cmp	r5, r3
 800bf04:	d800      	bhi.n	800bf08 <_scanf_float+0x2a8>
 800bf06:	e6ee      	b.n	800bce6 <_scanf_float+0x86>
 800bf08:	3d01      	subs	r5, #1
 800bf0a:	593b      	ldr	r3, [r7, r4]
 800bf0c:	0032      	movs	r2, r6
 800bf0e:	7829      	ldrb	r1, [r5, #0]
 800bf10:	9802      	ldr	r0, [sp, #8]
 800bf12:	4798      	blx	r3
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	3b01      	subs	r3, #1
 800bf18:	613b      	str	r3, [r7, #16]
 800bf1a:	e7f1      	b.n	800bf00 <_scanf_float+0x2a0>
 800bf1c:	24be      	movs	r4, #190	; 0xbe
 800bf1e:	0064      	lsls	r4, r4, #1
 800bf20:	9b04      	ldr	r3, [sp, #16]
 800bf22:	429d      	cmp	r5, r3
 800bf24:	d800      	bhi.n	800bf28 <_scanf_float+0x2c8>
 800bf26:	e6de      	b.n	800bce6 <_scanf_float+0x86>
 800bf28:	3d01      	subs	r5, #1
 800bf2a:	593b      	ldr	r3, [r7, r4]
 800bf2c:	0032      	movs	r2, r6
 800bf2e:	7829      	ldrb	r1, [r5, #0]
 800bf30:	9802      	ldr	r0, [sp, #8]
 800bf32:	4798      	blx	r3
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	3b01      	subs	r3, #1
 800bf38:	613b      	str	r3, [r7, #16]
 800bf3a:	e7f1      	b.n	800bf20 <_scanf_float+0x2c0>
 800bf3c:	9b03      	ldr	r3, [sp, #12]
 800bf3e:	0032      	movs	r2, r6
 800bf40:	3b01      	subs	r3, #1
 800bf42:	7819      	ldrb	r1, [r3, #0]
 800bf44:	9303      	str	r3, [sp, #12]
 800bf46:	23be      	movs	r3, #190	; 0xbe
 800bf48:	005b      	lsls	r3, r3, #1
 800bf4a:	58fb      	ldr	r3, [r7, r3]
 800bf4c:	9802      	ldr	r0, [sp, #8]
 800bf4e:	4798      	blx	r3
 800bf50:	693b      	ldr	r3, [r7, #16]
 800bf52:	3b01      	subs	r3, #1
 800bf54:	613b      	str	r3, [r7, #16]
 800bf56:	e7c3      	b.n	800bee0 <_scanf_float+0x280>
 800bf58:	fffffeff 	.word	0xfffffeff
 800bf5c:	fffffe7f 	.word	0xfffffe7f
 800bf60:	fffff87f 	.word	0xfffff87f
 800bf64:	fffffd7f 	.word	0xfffffd7f
 800bf68:	693b      	ldr	r3, [r7, #16]
 800bf6a:	1e6c      	subs	r4, r5, #1
 800bf6c:	7821      	ldrb	r1, [r4, #0]
 800bf6e:	3b01      	subs	r3, #1
 800bf70:	613b      	str	r3, [r7, #16]
 800bf72:	2965      	cmp	r1, #101	; 0x65
 800bf74:	d00c      	beq.n	800bf90 <_scanf_float+0x330>
 800bf76:	2945      	cmp	r1, #69	; 0x45
 800bf78:	d00a      	beq.n	800bf90 <_scanf_float+0x330>
 800bf7a:	23be      	movs	r3, #190	; 0xbe
 800bf7c:	005b      	lsls	r3, r3, #1
 800bf7e:	58fb      	ldr	r3, [r7, r3]
 800bf80:	0032      	movs	r2, r6
 800bf82:	9802      	ldr	r0, [sp, #8]
 800bf84:	4798      	blx	r3
 800bf86:	693b      	ldr	r3, [r7, #16]
 800bf88:	1eac      	subs	r4, r5, #2
 800bf8a:	3b01      	subs	r3, #1
 800bf8c:	7821      	ldrb	r1, [r4, #0]
 800bf8e:	613b      	str	r3, [r7, #16]
 800bf90:	23be      	movs	r3, #190	; 0xbe
 800bf92:	005b      	lsls	r3, r3, #1
 800bf94:	0032      	movs	r2, r6
 800bf96:	58fb      	ldr	r3, [r7, r3]
 800bf98:	9802      	ldr	r0, [sp, #8]
 800bf9a:	4798      	blx	r3
 800bf9c:	0025      	movs	r5, r4
 800bf9e:	683a      	ldr	r2, [r7, #0]
 800bfa0:	2310      	movs	r3, #16
 800bfa2:	0011      	movs	r1, r2
 800bfa4:	4019      	ands	r1, r3
 800bfa6:	9103      	str	r1, [sp, #12]
 800bfa8:	421a      	tst	r2, r3
 800bfaa:	d15b      	bne.n	800c064 <_scanf_float+0x404>
 800bfac:	22c0      	movs	r2, #192	; 0xc0
 800bfae:	7029      	strb	r1, [r5, #0]
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	00d2      	lsls	r2, r2, #3
 800bfb4:	4013      	ands	r3, r2
 800bfb6:	2280      	movs	r2, #128	; 0x80
 800bfb8:	00d2      	lsls	r2, r2, #3
 800bfba:	4293      	cmp	r3, r2
 800bfbc:	d11d      	bne.n	800bffa <_scanf_float+0x39a>
 800bfbe:	9b05      	ldr	r3, [sp, #20]
 800bfc0:	9a01      	ldr	r2, [sp, #4]
 800bfc2:	9901      	ldr	r1, [sp, #4]
 800bfc4:	1a9a      	subs	r2, r3, r2
 800bfc6:	428b      	cmp	r3, r1
 800bfc8:	d124      	bne.n	800c014 <_scanf_float+0x3b4>
 800bfca:	2200      	movs	r2, #0
 800bfcc:	9904      	ldr	r1, [sp, #16]
 800bfce:	9802      	ldr	r0, [sp, #8]
 800bfd0:	f7ff f9c0 	bl	800b354 <_strtod_r>
 800bfd4:	9b07      	ldr	r3, [sp, #28]
 800bfd6:	683a      	ldr	r2, [r7, #0]
 800bfd8:	0004      	movs	r4, r0
 800bfda:	000d      	movs	r5, r1
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	0791      	lsls	r1, r2, #30
 800bfe0:	d525      	bpl.n	800c02e <_scanf_float+0x3ce>
 800bfe2:	9907      	ldr	r1, [sp, #28]
 800bfe4:	1d1a      	adds	r2, r3, #4
 800bfe6:	600a      	str	r2, [r1, #0]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	601c      	str	r4, [r3, #0]
 800bfec:	605d      	str	r5, [r3, #4]
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	3301      	adds	r3, #1
 800bff2:	60fb      	str	r3, [r7, #12]
 800bff4:	9803      	ldr	r0, [sp, #12]
 800bff6:	b00b      	add	sp, #44	; 0x2c
 800bff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bffa:	9b08      	ldr	r3, [sp, #32]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d0e4      	beq.n	800bfca <_scanf_float+0x36a>
 800c000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c002:	9a03      	ldr	r2, [sp, #12]
 800c004:	1c59      	adds	r1, r3, #1
 800c006:	9802      	ldr	r0, [sp, #8]
 800c008:	230a      	movs	r3, #10
 800c00a:	f002 fb37 	bl	800e67c <_strtol_r>
 800c00e:	9b08      	ldr	r3, [sp, #32]
 800c010:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c012:	1ac2      	subs	r2, r0, r3
 800c014:	003b      	movs	r3, r7
 800c016:	3370      	adds	r3, #112	; 0x70
 800c018:	33ff      	adds	r3, #255	; 0xff
 800c01a:	429d      	cmp	r5, r3
 800c01c:	d302      	bcc.n	800c024 <_scanf_float+0x3c4>
 800c01e:	003d      	movs	r5, r7
 800c020:	356f      	adds	r5, #111	; 0x6f
 800c022:	35ff      	adds	r5, #255	; 0xff
 800c024:	0028      	movs	r0, r5
 800c026:	4910      	ldr	r1, [pc, #64]	; (800c068 <_scanf_float+0x408>)
 800c028:	f000 f966 	bl	800c2f8 <siprintf>
 800c02c:	e7cd      	b.n	800bfca <_scanf_float+0x36a>
 800c02e:	1d19      	adds	r1, r3, #4
 800c030:	0752      	lsls	r2, r2, #29
 800c032:	d502      	bpl.n	800c03a <_scanf_float+0x3da>
 800c034:	9a07      	ldr	r2, [sp, #28]
 800c036:	6011      	str	r1, [r2, #0]
 800c038:	e7d6      	b.n	800bfe8 <_scanf_float+0x388>
 800c03a:	9a07      	ldr	r2, [sp, #28]
 800c03c:	0020      	movs	r0, r4
 800c03e:	6011      	str	r1, [r2, #0]
 800c040:	681e      	ldr	r6, [r3, #0]
 800c042:	0022      	movs	r2, r4
 800c044:	002b      	movs	r3, r5
 800c046:	0029      	movs	r1, r5
 800c048:	f7f6 ff02 	bl	8002e50 <__aeabi_dcmpun>
 800c04c:	2800      	cmp	r0, #0
 800c04e:	d004      	beq.n	800c05a <_scanf_float+0x3fa>
 800c050:	4806      	ldr	r0, [pc, #24]	; (800c06c <_scanf_float+0x40c>)
 800c052:	f000 fb69 	bl	800c728 <nanf>
 800c056:	6030      	str	r0, [r6, #0]
 800c058:	e7c9      	b.n	800bfee <_scanf_float+0x38e>
 800c05a:	0020      	movs	r0, r4
 800c05c:	0029      	movs	r1, r5
 800c05e:	f7f6 ffe9 	bl	8003034 <__aeabi_d2f>
 800c062:	e7f8      	b.n	800c056 <_scanf_float+0x3f6>
 800c064:	2300      	movs	r3, #0
 800c066:	e63f      	b.n	800bce8 <_scanf_float+0x88>
 800c068:	0800fd6b 	.word	0x0800fd6b
 800c06c:	0800fbdf 	.word	0x0800fbdf

0800c070 <std>:
 800c070:	2300      	movs	r3, #0
 800c072:	b510      	push	{r4, lr}
 800c074:	0004      	movs	r4, r0
 800c076:	6003      	str	r3, [r0, #0]
 800c078:	6043      	str	r3, [r0, #4]
 800c07a:	6083      	str	r3, [r0, #8]
 800c07c:	8181      	strh	r1, [r0, #12]
 800c07e:	6643      	str	r3, [r0, #100]	; 0x64
 800c080:	81c2      	strh	r2, [r0, #14]
 800c082:	6103      	str	r3, [r0, #16]
 800c084:	6143      	str	r3, [r0, #20]
 800c086:	6183      	str	r3, [r0, #24]
 800c088:	0019      	movs	r1, r3
 800c08a:	2208      	movs	r2, #8
 800c08c:	305c      	adds	r0, #92	; 0x5c
 800c08e:	f000 fa6f 	bl	800c570 <memset>
 800c092:	4b0b      	ldr	r3, [pc, #44]	; (800c0c0 <std+0x50>)
 800c094:	6224      	str	r4, [r4, #32]
 800c096:	6263      	str	r3, [r4, #36]	; 0x24
 800c098:	4b0a      	ldr	r3, [pc, #40]	; (800c0c4 <std+0x54>)
 800c09a:	62a3      	str	r3, [r4, #40]	; 0x28
 800c09c:	4b0a      	ldr	r3, [pc, #40]	; (800c0c8 <std+0x58>)
 800c09e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c0a0:	4b0a      	ldr	r3, [pc, #40]	; (800c0cc <std+0x5c>)
 800c0a2:	6323      	str	r3, [r4, #48]	; 0x30
 800c0a4:	4b0a      	ldr	r3, [pc, #40]	; (800c0d0 <std+0x60>)
 800c0a6:	429c      	cmp	r4, r3
 800c0a8:	d005      	beq.n	800c0b6 <std+0x46>
 800c0aa:	4b0a      	ldr	r3, [pc, #40]	; (800c0d4 <std+0x64>)
 800c0ac:	429c      	cmp	r4, r3
 800c0ae:	d002      	beq.n	800c0b6 <std+0x46>
 800c0b0:	4b09      	ldr	r3, [pc, #36]	; (800c0d8 <std+0x68>)
 800c0b2:	429c      	cmp	r4, r3
 800c0b4:	d103      	bne.n	800c0be <std+0x4e>
 800c0b6:	0020      	movs	r0, r4
 800c0b8:	3058      	adds	r0, #88	; 0x58
 800c0ba:	f000 fb17 	bl	800c6ec <__retarget_lock_init_recursive>
 800c0be:	bd10      	pop	{r4, pc}
 800c0c0:	0800c389 	.word	0x0800c389
 800c0c4:	0800c3b5 	.word	0x0800c3b5
 800c0c8:	0800c3ed 	.word	0x0800c3ed
 800c0cc:	0800c419 	.word	0x0800c419
 800c0d0:	200009f0 	.word	0x200009f0
 800c0d4:	20000a58 	.word	0x20000a58
 800c0d8:	20000ac0 	.word	0x20000ac0

0800c0dc <stdio_exit_handler>:
 800c0dc:	b510      	push	{r4, lr}
 800c0de:	4a03      	ldr	r2, [pc, #12]	; (800c0ec <stdio_exit_handler+0x10>)
 800c0e0:	4903      	ldr	r1, [pc, #12]	; (800c0f0 <stdio_exit_handler+0x14>)
 800c0e2:	4804      	ldr	r0, [pc, #16]	; (800c0f4 <stdio_exit_handler+0x18>)
 800c0e4:	f000 f87c 	bl	800c1e0 <_fwalk_sglue>
 800c0e8:	bd10      	pop	{r4, pc}
 800c0ea:	46c0      	nop			; (mov r8, r8)
 800c0ec:	200000dc 	.word	0x200000dc
 800c0f0:	0800f351 	.word	0x0800f351
 800c0f4:	20000254 	.word	0x20000254

0800c0f8 <cleanup_stdio>:
 800c0f8:	6841      	ldr	r1, [r0, #4]
 800c0fa:	4b0b      	ldr	r3, [pc, #44]	; (800c128 <cleanup_stdio+0x30>)
 800c0fc:	b510      	push	{r4, lr}
 800c0fe:	0004      	movs	r4, r0
 800c100:	4299      	cmp	r1, r3
 800c102:	d001      	beq.n	800c108 <cleanup_stdio+0x10>
 800c104:	f003 f924 	bl	800f350 <_fflush_r>
 800c108:	68a1      	ldr	r1, [r4, #8]
 800c10a:	4b08      	ldr	r3, [pc, #32]	; (800c12c <cleanup_stdio+0x34>)
 800c10c:	4299      	cmp	r1, r3
 800c10e:	d002      	beq.n	800c116 <cleanup_stdio+0x1e>
 800c110:	0020      	movs	r0, r4
 800c112:	f003 f91d 	bl	800f350 <_fflush_r>
 800c116:	68e1      	ldr	r1, [r4, #12]
 800c118:	4b05      	ldr	r3, [pc, #20]	; (800c130 <cleanup_stdio+0x38>)
 800c11a:	4299      	cmp	r1, r3
 800c11c:	d002      	beq.n	800c124 <cleanup_stdio+0x2c>
 800c11e:	0020      	movs	r0, r4
 800c120:	f003 f916 	bl	800f350 <_fflush_r>
 800c124:	bd10      	pop	{r4, pc}
 800c126:	46c0      	nop			; (mov r8, r8)
 800c128:	200009f0 	.word	0x200009f0
 800c12c:	20000a58 	.word	0x20000a58
 800c130:	20000ac0 	.word	0x20000ac0

0800c134 <global_stdio_init.part.0>:
 800c134:	b510      	push	{r4, lr}
 800c136:	4b09      	ldr	r3, [pc, #36]	; (800c15c <global_stdio_init.part.0+0x28>)
 800c138:	4a09      	ldr	r2, [pc, #36]	; (800c160 <global_stdio_init.part.0+0x2c>)
 800c13a:	2104      	movs	r1, #4
 800c13c:	601a      	str	r2, [r3, #0]
 800c13e:	4809      	ldr	r0, [pc, #36]	; (800c164 <global_stdio_init.part.0+0x30>)
 800c140:	2200      	movs	r2, #0
 800c142:	f7ff ff95 	bl	800c070 <std>
 800c146:	2201      	movs	r2, #1
 800c148:	2109      	movs	r1, #9
 800c14a:	4807      	ldr	r0, [pc, #28]	; (800c168 <global_stdio_init.part.0+0x34>)
 800c14c:	f7ff ff90 	bl	800c070 <std>
 800c150:	2202      	movs	r2, #2
 800c152:	2112      	movs	r1, #18
 800c154:	4805      	ldr	r0, [pc, #20]	; (800c16c <global_stdio_init.part.0+0x38>)
 800c156:	f7ff ff8b 	bl	800c070 <std>
 800c15a:	bd10      	pop	{r4, pc}
 800c15c:	20000b28 	.word	0x20000b28
 800c160:	0800c0dd 	.word	0x0800c0dd
 800c164:	200009f0 	.word	0x200009f0
 800c168:	20000a58 	.word	0x20000a58
 800c16c:	20000ac0 	.word	0x20000ac0

0800c170 <__sfp_lock_acquire>:
 800c170:	b510      	push	{r4, lr}
 800c172:	4802      	ldr	r0, [pc, #8]	; (800c17c <__sfp_lock_acquire+0xc>)
 800c174:	f000 fabb 	bl	800c6ee <__retarget_lock_acquire_recursive>
 800c178:	bd10      	pop	{r4, pc}
 800c17a:	46c0      	nop			; (mov r8, r8)
 800c17c:	20000b31 	.word	0x20000b31

0800c180 <__sfp_lock_release>:
 800c180:	b510      	push	{r4, lr}
 800c182:	4802      	ldr	r0, [pc, #8]	; (800c18c <__sfp_lock_release+0xc>)
 800c184:	f000 fab4 	bl	800c6f0 <__retarget_lock_release_recursive>
 800c188:	bd10      	pop	{r4, pc}
 800c18a:	46c0      	nop			; (mov r8, r8)
 800c18c:	20000b31 	.word	0x20000b31

0800c190 <__sinit>:
 800c190:	b510      	push	{r4, lr}
 800c192:	0004      	movs	r4, r0
 800c194:	f7ff ffec 	bl	800c170 <__sfp_lock_acquire>
 800c198:	6a23      	ldr	r3, [r4, #32]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d002      	beq.n	800c1a4 <__sinit+0x14>
 800c19e:	f7ff ffef 	bl	800c180 <__sfp_lock_release>
 800c1a2:	bd10      	pop	{r4, pc}
 800c1a4:	4b04      	ldr	r3, [pc, #16]	; (800c1b8 <__sinit+0x28>)
 800c1a6:	6223      	str	r3, [r4, #32]
 800c1a8:	4b04      	ldr	r3, [pc, #16]	; (800c1bc <__sinit+0x2c>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d1f6      	bne.n	800c19e <__sinit+0xe>
 800c1b0:	f7ff ffc0 	bl	800c134 <global_stdio_init.part.0>
 800c1b4:	e7f3      	b.n	800c19e <__sinit+0xe>
 800c1b6:	46c0      	nop			; (mov r8, r8)
 800c1b8:	0800c0f9 	.word	0x0800c0f9
 800c1bc:	20000b28 	.word	0x20000b28

0800c1c0 <fiprintf>:
 800c1c0:	b40e      	push	{r1, r2, r3}
 800c1c2:	b517      	push	{r0, r1, r2, r4, lr}
 800c1c4:	4c05      	ldr	r4, [pc, #20]	; (800c1dc <fiprintf+0x1c>)
 800c1c6:	ab05      	add	r3, sp, #20
 800c1c8:	cb04      	ldmia	r3!, {r2}
 800c1ca:	0001      	movs	r1, r0
 800c1cc:	6820      	ldr	r0, [r4, #0]
 800c1ce:	9301      	str	r3, [sp, #4]
 800c1d0:	f002 fdb6 	bl	800ed40 <_vfiprintf_r>
 800c1d4:	bc1e      	pop	{r1, r2, r3, r4}
 800c1d6:	bc08      	pop	{r3}
 800c1d8:	b003      	add	sp, #12
 800c1da:	4718      	bx	r3
 800c1dc:	200002a0 	.word	0x200002a0

0800c1e0 <_fwalk_sglue>:
 800c1e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1e2:	0014      	movs	r4, r2
 800c1e4:	2600      	movs	r6, #0
 800c1e6:	9000      	str	r0, [sp, #0]
 800c1e8:	9101      	str	r1, [sp, #4]
 800c1ea:	68a5      	ldr	r5, [r4, #8]
 800c1ec:	6867      	ldr	r7, [r4, #4]
 800c1ee:	3f01      	subs	r7, #1
 800c1f0:	d504      	bpl.n	800c1fc <_fwalk_sglue+0x1c>
 800c1f2:	6824      	ldr	r4, [r4, #0]
 800c1f4:	2c00      	cmp	r4, #0
 800c1f6:	d1f8      	bne.n	800c1ea <_fwalk_sglue+0xa>
 800c1f8:	0030      	movs	r0, r6
 800c1fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c1fc:	89ab      	ldrh	r3, [r5, #12]
 800c1fe:	2b01      	cmp	r3, #1
 800c200:	d908      	bls.n	800c214 <_fwalk_sglue+0x34>
 800c202:	220e      	movs	r2, #14
 800c204:	5eab      	ldrsh	r3, [r5, r2]
 800c206:	3301      	adds	r3, #1
 800c208:	d004      	beq.n	800c214 <_fwalk_sglue+0x34>
 800c20a:	0029      	movs	r1, r5
 800c20c:	9800      	ldr	r0, [sp, #0]
 800c20e:	9b01      	ldr	r3, [sp, #4]
 800c210:	4798      	blx	r3
 800c212:	4306      	orrs	r6, r0
 800c214:	3568      	adds	r5, #104	; 0x68
 800c216:	e7ea      	b.n	800c1ee <_fwalk_sglue+0xe>

0800c218 <iprintf>:
 800c218:	b40f      	push	{r0, r1, r2, r3}
 800c21a:	b507      	push	{r0, r1, r2, lr}
 800c21c:	4905      	ldr	r1, [pc, #20]	; (800c234 <iprintf+0x1c>)
 800c21e:	ab04      	add	r3, sp, #16
 800c220:	6808      	ldr	r0, [r1, #0]
 800c222:	cb04      	ldmia	r3!, {r2}
 800c224:	6881      	ldr	r1, [r0, #8]
 800c226:	9301      	str	r3, [sp, #4]
 800c228:	f002 fd8a 	bl	800ed40 <_vfiprintf_r>
 800c22c:	b003      	add	sp, #12
 800c22e:	bc08      	pop	{r3}
 800c230:	b004      	add	sp, #16
 800c232:	4718      	bx	r3
 800c234:	200002a0 	.word	0x200002a0

0800c238 <_puts_r>:
 800c238:	6a03      	ldr	r3, [r0, #32]
 800c23a:	b570      	push	{r4, r5, r6, lr}
 800c23c:	0005      	movs	r5, r0
 800c23e:	000e      	movs	r6, r1
 800c240:	6884      	ldr	r4, [r0, #8]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d101      	bne.n	800c24a <_puts_r+0x12>
 800c246:	f7ff ffa3 	bl	800c190 <__sinit>
 800c24a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c24c:	07db      	lsls	r3, r3, #31
 800c24e:	d405      	bmi.n	800c25c <_puts_r+0x24>
 800c250:	89a3      	ldrh	r3, [r4, #12]
 800c252:	059b      	lsls	r3, r3, #22
 800c254:	d402      	bmi.n	800c25c <_puts_r+0x24>
 800c256:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c258:	f000 fa49 	bl	800c6ee <__retarget_lock_acquire_recursive>
 800c25c:	89a3      	ldrh	r3, [r4, #12]
 800c25e:	071b      	lsls	r3, r3, #28
 800c260:	d502      	bpl.n	800c268 <_puts_r+0x30>
 800c262:	6923      	ldr	r3, [r4, #16]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d11f      	bne.n	800c2a8 <_puts_r+0x70>
 800c268:	0021      	movs	r1, r4
 800c26a:	0028      	movs	r0, r5
 800c26c:	f000 f91c 	bl	800c4a8 <__swsetup_r>
 800c270:	2800      	cmp	r0, #0
 800c272:	d019      	beq.n	800c2a8 <_puts_r+0x70>
 800c274:	2501      	movs	r5, #1
 800c276:	426d      	negs	r5, r5
 800c278:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c27a:	07db      	lsls	r3, r3, #31
 800c27c:	d405      	bmi.n	800c28a <_puts_r+0x52>
 800c27e:	89a3      	ldrh	r3, [r4, #12]
 800c280:	059b      	lsls	r3, r3, #22
 800c282:	d402      	bmi.n	800c28a <_puts_r+0x52>
 800c284:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c286:	f000 fa33 	bl	800c6f0 <__retarget_lock_release_recursive>
 800c28a:	0028      	movs	r0, r5
 800c28c:	bd70      	pop	{r4, r5, r6, pc}
 800c28e:	3601      	adds	r6, #1
 800c290:	60a3      	str	r3, [r4, #8]
 800c292:	2b00      	cmp	r3, #0
 800c294:	da04      	bge.n	800c2a0 <_puts_r+0x68>
 800c296:	69a2      	ldr	r2, [r4, #24]
 800c298:	429a      	cmp	r2, r3
 800c29a:	dc16      	bgt.n	800c2ca <_puts_r+0x92>
 800c29c:	290a      	cmp	r1, #10
 800c29e:	d014      	beq.n	800c2ca <_puts_r+0x92>
 800c2a0:	6823      	ldr	r3, [r4, #0]
 800c2a2:	1c5a      	adds	r2, r3, #1
 800c2a4:	6022      	str	r2, [r4, #0]
 800c2a6:	7019      	strb	r1, [r3, #0]
 800c2a8:	68a3      	ldr	r3, [r4, #8]
 800c2aa:	7831      	ldrb	r1, [r6, #0]
 800c2ac:	3b01      	subs	r3, #1
 800c2ae:	2900      	cmp	r1, #0
 800c2b0:	d1ed      	bne.n	800c28e <_puts_r+0x56>
 800c2b2:	60a3      	str	r3, [r4, #8]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	da0f      	bge.n	800c2d8 <_puts_r+0xa0>
 800c2b8:	0028      	movs	r0, r5
 800c2ba:	0022      	movs	r2, r4
 800c2bc:	310a      	adds	r1, #10
 800c2be:	f000 f8b1 	bl	800c424 <__swbuf_r>
 800c2c2:	250a      	movs	r5, #10
 800c2c4:	3001      	adds	r0, #1
 800c2c6:	d1d7      	bne.n	800c278 <_puts_r+0x40>
 800c2c8:	e7d4      	b.n	800c274 <_puts_r+0x3c>
 800c2ca:	0022      	movs	r2, r4
 800c2cc:	0028      	movs	r0, r5
 800c2ce:	f000 f8a9 	bl	800c424 <__swbuf_r>
 800c2d2:	3001      	adds	r0, #1
 800c2d4:	d1e8      	bne.n	800c2a8 <_puts_r+0x70>
 800c2d6:	e7cd      	b.n	800c274 <_puts_r+0x3c>
 800c2d8:	250a      	movs	r5, #10
 800c2da:	6823      	ldr	r3, [r4, #0]
 800c2dc:	1c5a      	adds	r2, r3, #1
 800c2de:	6022      	str	r2, [r4, #0]
 800c2e0:	701d      	strb	r5, [r3, #0]
 800c2e2:	e7c9      	b.n	800c278 <_puts_r+0x40>

0800c2e4 <puts>:
 800c2e4:	b510      	push	{r4, lr}
 800c2e6:	4b03      	ldr	r3, [pc, #12]	; (800c2f4 <puts+0x10>)
 800c2e8:	0001      	movs	r1, r0
 800c2ea:	6818      	ldr	r0, [r3, #0]
 800c2ec:	f7ff ffa4 	bl	800c238 <_puts_r>
 800c2f0:	bd10      	pop	{r4, pc}
 800c2f2:	46c0      	nop			; (mov r8, r8)
 800c2f4:	200002a0 	.word	0x200002a0

0800c2f8 <siprintf>:
 800c2f8:	b40e      	push	{r1, r2, r3}
 800c2fa:	b500      	push	{lr}
 800c2fc:	490b      	ldr	r1, [pc, #44]	; (800c32c <siprintf+0x34>)
 800c2fe:	b09c      	sub	sp, #112	; 0x70
 800c300:	ab1d      	add	r3, sp, #116	; 0x74
 800c302:	9002      	str	r0, [sp, #8]
 800c304:	9006      	str	r0, [sp, #24]
 800c306:	9107      	str	r1, [sp, #28]
 800c308:	9104      	str	r1, [sp, #16]
 800c30a:	4809      	ldr	r0, [pc, #36]	; (800c330 <siprintf+0x38>)
 800c30c:	4909      	ldr	r1, [pc, #36]	; (800c334 <siprintf+0x3c>)
 800c30e:	cb04      	ldmia	r3!, {r2}
 800c310:	9105      	str	r1, [sp, #20]
 800c312:	6800      	ldr	r0, [r0, #0]
 800c314:	a902      	add	r1, sp, #8
 800c316:	9301      	str	r3, [sp, #4]
 800c318:	f002 fa24 	bl	800e764 <_svfiprintf_r>
 800c31c:	2200      	movs	r2, #0
 800c31e:	9b02      	ldr	r3, [sp, #8]
 800c320:	701a      	strb	r2, [r3, #0]
 800c322:	b01c      	add	sp, #112	; 0x70
 800c324:	bc08      	pop	{r3}
 800c326:	b003      	add	sp, #12
 800c328:	4718      	bx	r3
 800c32a:	46c0      	nop			; (mov r8, r8)
 800c32c:	7fffffff 	.word	0x7fffffff
 800c330:	200002a0 	.word	0x200002a0
 800c334:	ffff0208 	.word	0xffff0208

0800c338 <siscanf>:
 800c338:	b40e      	push	{r1, r2, r3}
 800c33a:	b530      	push	{r4, r5, lr}
 800c33c:	2381      	movs	r3, #129	; 0x81
 800c33e:	b09c      	sub	sp, #112	; 0x70
 800c340:	466a      	mov	r2, sp
 800c342:	ac1f      	add	r4, sp, #124	; 0x7c
 800c344:	009b      	lsls	r3, r3, #2
 800c346:	cc20      	ldmia	r4!, {r5}
 800c348:	8293      	strh	r3, [r2, #20]
 800c34a:	9002      	str	r0, [sp, #8]
 800c34c:	9006      	str	r0, [sp, #24]
 800c34e:	f7f3 fedb 	bl	8000108 <strlen>
 800c352:	4b0b      	ldr	r3, [pc, #44]	; (800c380 <siscanf+0x48>)
 800c354:	466a      	mov	r2, sp
 800c356:	930b      	str	r3, [sp, #44]	; 0x2c
 800c358:	2300      	movs	r3, #0
 800c35a:	9003      	str	r0, [sp, #12]
 800c35c:	9007      	str	r0, [sp, #28]
 800c35e:	4809      	ldr	r0, [pc, #36]	; (800c384 <siscanf+0x4c>)
 800c360:	930f      	str	r3, [sp, #60]	; 0x3c
 800c362:	9314      	str	r3, [sp, #80]	; 0x50
 800c364:	3b01      	subs	r3, #1
 800c366:	82d3      	strh	r3, [r2, #22]
 800c368:	a902      	add	r1, sp, #8
 800c36a:	0023      	movs	r3, r4
 800c36c:	002a      	movs	r2, r5
 800c36e:	6800      	ldr	r0, [r0, #0]
 800c370:	9401      	str	r4, [sp, #4]
 800c372:	f002 fb53 	bl	800ea1c <__ssvfiscanf_r>
 800c376:	b01c      	add	sp, #112	; 0x70
 800c378:	bc30      	pop	{r4, r5}
 800c37a:	bc08      	pop	{r3}
 800c37c:	b003      	add	sp, #12
 800c37e:	4718      	bx	r3
 800c380:	0800c3b1 	.word	0x0800c3b1
 800c384:	200002a0 	.word	0x200002a0

0800c388 <__sread>:
 800c388:	b570      	push	{r4, r5, r6, lr}
 800c38a:	000c      	movs	r4, r1
 800c38c:	250e      	movs	r5, #14
 800c38e:	5f49      	ldrsh	r1, [r1, r5]
 800c390:	f000 f948 	bl	800c624 <_read_r>
 800c394:	2800      	cmp	r0, #0
 800c396:	db03      	blt.n	800c3a0 <__sread+0x18>
 800c398:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800c39a:	181b      	adds	r3, r3, r0
 800c39c:	6563      	str	r3, [r4, #84]	; 0x54
 800c39e:	bd70      	pop	{r4, r5, r6, pc}
 800c3a0:	89a3      	ldrh	r3, [r4, #12]
 800c3a2:	4a02      	ldr	r2, [pc, #8]	; (800c3ac <__sread+0x24>)
 800c3a4:	4013      	ands	r3, r2
 800c3a6:	81a3      	strh	r3, [r4, #12]
 800c3a8:	e7f9      	b.n	800c39e <__sread+0x16>
 800c3aa:	46c0      	nop			; (mov r8, r8)
 800c3ac:	ffffefff 	.word	0xffffefff

0800c3b0 <__seofread>:
 800c3b0:	2000      	movs	r0, #0
 800c3b2:	4770      	bx	lr

0800c3b4 <__swrite>:
 800c3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3b6:	001f      	movs	r7, r3
 800c3b8:	898b      	ldrh	r3, [r1, #12]
 800c3ba:	0005      	movs	r5, r0
 800c3bc:	000c      	movs	r4, r1
 800c3be:	0016      	movs	r6, r2
 800c3c0:	05db      	lsls	r3, r3, #23
 800c3c2:	d505      	bpl.n	800c3d0 <__swrite+0x1c>
 800c3c4:	230e      	movs	r3, #14
 800c3c6:	5ec9      	ldrsh	r1, [r1, r3]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	2302      	movs	r3, #2
 800c3cc:	f000 f916 	bl	800c5fc <_lseek_r>
 800c3d0:	89a3      	ldrh	r3, [r4, #12]
 800c3d2:	4a05      	ldr	r2, [pc, #20]	; (800c3e8 <__swrite+0x34>)
 800c3d4:	0028      	movs	r0, r5
 800c3d6:	4013      	ands	r3, r2
 800c3d8:	81a3      	strh	r3, [r4, #12]
 800c3da:	0032      	movs	r2, r6
 800c3dc:	230e      	movs	r3, #14
 800c3de:	5ee1      	ldrsh	r1, [r4, r3]
 800c3e0:	003b      	movs	r3, r7
 800c3e2:	f000 f945 	bl	800c670 <_write_r>
 800c3e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3e8:	ffffefff 	.word	0xffffefff

0800c3ec <__sseek>:
 800c3ec:	b570      	push	{r4, r5, r6, lr}
 800c3ee:	000c      	movs	r4, r1
 800c3f0:	250e      	movs	r5, #14
 800c3f2:	5f49      	ldrsh	r1, [r1, r5]
 800c3f4:	f000 f902 	bl	800c5fc <_lseek_r>
 800c3f8:	89a3      	ldrh	r3, [r4, #12]
 800c3fa:	1c42      	adds	r2, r0, #1
 800c3fc:	d103      	bne.n	800c406 <__sseek+0x1a>
 800c3fe:	4a05      	ldr	r2, [pc, #20]	; (800c414 <__sseek+0x28>)
 800c400:	4013      	ands	r3, r2
 800c402:	81a3      	strh	r3, [r4, #12]
 800c404:	bd70      	pop	{r4, r5, r6, pc}
 800c406:	2280      	movs	r2, #128	; 0x80
 800c408:	0152      	lsls	r2, r2, #5
 800c40a:	4313      	orrs	r3, r2
 800c40c:	81a3      	strh	r3, [r4, #12]
 800c40e:	6560      	str	r0, [r4, #84]	; 0x54
 800c410:	e7f8      	b.n	800c404 <__sseek+0x18>
 800c412:	46c0      	nop			; (mov r8, r8)
 800c414:	ffffefff 	.word	0xffffefff

0800c418 <__sclose>:
 800c418:	b510      	push	{r4, lr}
 800c41a:	230e      	movs	r3, #14
 800c41c:	5ec9      	ldrsh	r1, [r1, r3]
 800c41e:	f000 f8db 	bl	800c5d8 <_close_r>
 800c422:	bd10      	pop	{r4, pc}

0800c424 <__swbuf_r>:
 800c424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c426:	0006      	movs	r6, r0
 800c428:	000d      	movs	r5, r1
 800c42a:	0014      	movs	r4, r2
 800c42c:	2800      	cmp	r0, #0
 800c42e:	d004      	beq.n	800c43a <__swbuf_r+0x16>
 800c430:	6a03      	ldr	r3, [r0, #32]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d101      	bne.n	800c43a <__swbuf_r+0x16>
 800c436:	f7ff feab 	bl	800c190 <__sinit>
 800c43a:	69a3      	ldr	r3, [r4, #24]
 800c43c:	60a3      	str	r3, [r4, #8]
 800c43e:	89a3      	ldrh	r3, [r4, #12]
 800c440:	071b      	lsls	r3, r3, #28
 800c442:	d528      	bpl.n	800c496 <__swbuf_r+0x72>
 800c444:	6923      	ldr	r3, [r4, #16]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d025      	beq.n	800c496 <__swbuf_r+0x72>
 800c44a:	6923      	ldr	r3, [r4, #16]
 800c44c:	6820      	ldr	r0, [r4, #0]
 800c44e:	b2ef      	uxtb	r7, r5
 800c450:	1ac0      	subs	r0, r0, r3
 800c452:	6963      	ldr	r3, [r4, #20]
 800c454:	b2ed      	uxtb	r5, r5
 800c456:	4283      	cmp	r3, r0
 800c458:	dc05      	bgt.n	800c466 <__swbuf_r+0x42>
 800c45a:	0021      	movs	r1, r4
 800c45c:	0030      	movs	r0, r6
 800c45e:	f002 ff77 	bl	800f350 <_fflush_r>
 800c462:	2800      	cmp	r0, #0
 800c464:	d11d      	bne.n	800c4a2 <__swbuf_r+0x7e>
 800c466:	68a3      	ldr	r3, [r4, #8]
 800c468:	3001      	adds	r0, #1
 800c46a:	3b01      	subs	r3, #1
 800c46c:	60a3      	str	r3, [r4, #8]
 800c46e:	6823      	ldr	r3, [r4, #0]
 800c470:	1c5a      	adds	r2, r3, #1
 800c472:	6022      	str	r2, [r4, #0]
 800c474:	701f      	strb	r7, [r3, #0]
 800c476:	6963      	ldr	r3, [r4, #20]
 800c478:	4283      	cmp	r3, r0
 800c47a:	d004      	beq.n	800c486 <__swbuf_r+0x62>
 800c47c:	89a3      	ldrh	r3, [r4, #12]
 800c47e:	07db      	lsls	r3, r3, #31
 800c480:	d507      	bpl.n	800c492 <__swbuf_r+0x6e>
 800c482:	2d0a      	cmp	r5, #10
 800c484:	d105      	bne.n	800c492 <__swbuf_r+0x6e>
 800c486:	0021      	movs	r1, r4
 800c488:	0030      	movs	r0, r6
 800c48a:	f002 ff61 	bl	800f350 <_fflush_r>
 800c48e:	2800      	cmp	r0, #0
 800c490:	d107      	bne.n	800c4a2 <__swbuf_r+0x7e>
 800c492:	0028      	movs	r0, r5
 800c494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c496:	0021      	movs	r1, r4
 800c498:	0030      	movs	r0, r6
 800c49a:	f000 f805 	bl	800c4a8 <__swsetup_r>
 800c49e:	2800      	cmp	r0, #0
 800c4a0:	d0d3      	beq.n	800c44a <__swbuf_r+0x26>
 800c4a2:	2501      	movs	r5, #1
 800c4a4:	426d      	negs	r5, r5
 800c4a6:	e7f4      	b.n	800c492 <__swbuf_r+0x6e>

0800c4a8 <__swsetup_r>:
 800c4a8:	4b30      	ldr	r3, [pc, #192]	; (800c56c <__swsetup_r+0xc4>)
 800c4aa:	b570      	push	{r4, r5, r6, lr}
 800c4ac:	0005      	movs	r5, r0
 800c4ae:	6818      	ldr	r0, [r3, #0]
 800c4b0:	000c      	movs	r4, r1
 800c4b2:	2800      	cmp	r0, #0
 800c4b4:	d004      	beq.n	800c4c0 <__swsetup_r+0x18>
 800c4b6:	6a03      	ldr	r3, [r0, #32]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d101      	bne.n	800c4c0 <__swsetup_r+0x18>
 800c4bc:	f7ff fe68 	bl	800c190 <__sinit>
 800c4c0:	230c      	movs	r3, #12
 800c4c2:	5ee2      	ldrsh	r2, [r4, r3]
 800c4c4:	b293      	uxth	r3, r2
 800c4c6:	0711      	lsls	r1, r2, #28
 800c4c8:	d423      	bmi.n	800c512 <__swsetup_r+0x6a>
 800c4ca:	06d9      	lsls	r1, r3, #27
 800c4cc:	d407      	bmi.n	800c4de <__swsetup_r+0x36>
 800c4ce:	2309      	movs	r3, #9
 800c4d0:	2001      	movs	r0, #1
 800c4d2:	602b      	str	r3, [r5, #0]
 800c4d4:	3337      	adds	r3, #55	; 0x37
 800c4d6:	4313      	orrs	r3, r2
 800c4d8:	81a3      	strh	r3, [r4, #12]
 800c4da:	4240      	negs	r0, r0
 800c4dc:	bd70      	pop	{r4, r5, r6, pc}
 800c4de:	075b      	lsls	r3, r3, #29
 800c4e0:	d513      	bpl.n	800c50a <__swsetup_r+0x62>
 800c4e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c4e4:	2900      	cmp	r1, #0
 800c4e6:	d008      	beq.n	800c4fa <__swsetup_r+0x52>
 800c4e8:	0023      	movs	r3, r4
 800c4ea:	3344      	adds	r3, #68	; 0x44
 800c4ec:	4299      	cmp	r1, r3
 800c4ee:	d002      	beq.n	800c4f6 <__swsetup_r+0x4e>
 800c4f0:	0028      	movs	r0, r5
 800c4f2:	f000 ffc1 	bl	800d478 <_free_r>
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	6363      	str	r3, [r4, #52]	; 0x34
 800c4fa:	2224      	movs	r2, #36	; 0x24
 800c4fc:	89a3      	ldrh	r3, [r4, #12]
 800c4fe:	4393      	bics	r3, r2
 800c500:	81a3      	strh	r3, [r4, #12]
 800c502:	2300      	movs	r3, #0
 800c504:	6063      	str	r3, [r4, #4]
 800c506:	6923      	ldr	r3, [r4, #16]
 800c508:	6023      	str	r3, [r4, #0]
 800c50a:	2308      	movs	r3, #8
 800c50c:	89a2      	ldrh	r2, [r4, #12]
 800c50e:	4313      	orrs	r3, r2
 800c510:	81a3      	strh	r3, [r4, #12]
 800c512:	6923      	ldr	r3, [r4, #16]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d10b      	bne.n	800c530 <__swsetup_r+0x88>
 800c518:	21a0      	movs	r1, #160	; 0xa0
 800c51a:	2280      	movs	r2, #128	; 0x80
 800c51c:	89a3      	ldrh	r3, [r4, #12]
 800c51e:	0089      	lsls	r1, r1, #2
 800c520:	0092      	lsls	r2, r2, #2
 800c522:	400b      	ands	r3, r1
 800c524:	4293      	cmp	r3, r2
 800c526:	d003      	beq.n	800c530 <__swsetup_r+0x88>
 800c528:	0021      	movs	r1, r4
 800c52a:	0028      	movs	r0, r5
 800c52c:	f002 ff64 	bl	800f3f8 <__smakebuf_r>
 800c530:	220c      	movs	r2, #12
 800c532:	5ea3      	ldrsh	r3, [r4, r2]
 800c534:	2001      	movs	r0, #1
 800c536:	001a      	movs	r2, r3
 800c538:	b299      	uxth	r1, r3
 800c53a:	4002      	ands	r2, r0
 800c53c:	4203      	tst	r3, r0
 800c53e:	d00f      	beq.n	800c560 <__swsetup_r+0xb8>
 800c540:	2200      	movs	r2, #0
 800c542:	60a2      	str	r2, [r4, #8]
 800c544:	6962      	ldr	r2, [r4, #20]
 800c546:	4252      	negs	r2, r2
 800c548:	61a2      	str	r2, [r4, #24]
 800c54a:	2000      	movs	r0, #0
 800c54c:	6922      	ldr	r2, [r4, #16]
 800c54e:	4282      	cmp	r2, r0
 800c550:	d1c4      	bne.n	800c4dc <__swsetup_r+0x34>
 800c552:	0609      	lsls	r1, r1, #24
 800c554:	d5c2      	bpl.n	800c4dc <__swsetup_r+0x34>
 800c556:	2240      	movs	r2, #64	; 0x40
 800c558:	4313      	orrs	r3, r2
 800c55a:	81a3      	strh	r3, [r4, #12]
 800c55c:	3801      	subs	r0, #1
 800c55e:	e7bd      	b.n	800c4dc <__swsetup_r+0x34>
 800c560:	0788      	lsls	r0, r1, #30
 800c562:	d400      	bmi.n	800c566 <__swsetup_r+0xbe>
 800c564:	6962      	ldr	r2, [r4, #20]
 800c566:	60a2      	str	r2, [r4, #8]
 800c568:	e7ef      	b.n	800c54a <__swsetup_r+0xa2>
 800c56a:	46c0      	nop			; (mov r8, r8)
 800c56c:	200002a0 	.word	0x200002a0

0800c570 <memset>:
 800c570:	0003      	movs	r3, r0
 800c572:	1882      	adds	r2, r0, r2
 800c574:	4293      	cmp	r3, r2
 800c576:	d100      	bne.n	800c57a <memset+0xa>
 800c578:	4770      	bx	lr
 800c57a:	7019      	strb	r1, [r3, #0]
 800c57c:	3301      	adds	r3, #1
 800c57e:	e7f9      	b.n	800c574 <memset+0x4>

0800c580 <strncmp>:
 800c580:	b530      	push	{r4, r5, lr}
 800c582:	0005      	movs	r5, r0
 800c584:	1e10      	subs	r0, r2, #0
 800c586:	d00b      	beq.n	800c5a0 <strncmp+0x20>
 800c588:	2400      	movs	r4, #0
 800c58a:	3a01      	subs	r2, #1
 800c58c:	5d2b      	ldrb	r3, [r5, r4]
 800c58e:	5d08      	ldrb	r0, [r1, r4]
 800c590:	4283      	cmp	r3, r0
 800c592:	d104      	bne.n	800c59e <strncmp+0x1e>
 800c594:	42a2      	cmp	r2, r4
 800c596:	d002      	beq.n	800c59e <strncmp+0x1e>
 800c598:	3401      	adds	r4, #1
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d1f6      	bne.n	800c58c <strncmp+0xc>
 800c59e:	1a18      	subs	r0, r3, r0
 800c5a0:	bd30      	pop	{r4, r5, pc}

0800c5a2 <strstr>:
 800c5a2:	780a      	ldrb	r2, [r1, #0]
 800c5a4:	b530      	push	{r4, r5, lr}
 800c5a6:	2a00      	cmp	r2, #0
 800c5a8:	d10c      	bne.n	800c5c4 <strstr+0x22>
 800c5aa:	bd30      	pop	{r4, r5, pc}
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d108      	bne.n	800c5c2 <strstr+0x20>
 800c5b0:	2301      	movs	r3, #1
 800c5b2:	5ccc      	ldrb	r4, [r1, r3]
 800c5b4:	2c00      	cmp	r4, #0
 800c5b6:	d0f8      	beq.n	800c5aa <strstr+0x8>
 800c5b8:	5cc5      	ldrb	r5, [r0, r3]
 800c5ba:	42a5      	cmp	r5, r4
 800c5bc:	d101      	bne.n	800c5c2 <strstr+0x20>
 800c5be:	3301      	adds	r3, #1
 800c5c0:	e7f7      	b.n	800c5b2 <strstr+0x10>
 800c5c2:	3001      	adds	r0, #1
 800c5c4:	7803      	ldrb	r3, [r0, #0]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d1f0      	bne.n	800c5ac <strstr+0xa>
 800c5ca:	0018      	movs	r0, r3
 800c5cc:	e7ed      	b.n	800c5aa <strstr+0x8>
	...

0800c5d0 <_localeconv_r>:
 800c5d0:	4800      	ldr	r0, [pc, #0]	; (800c5d4 <_localeconv_r+0x4>)
 800c5d2:	4770      	bx	lr
 800c5d4:	200001d8 	.word	0x200001d8

0800c5d8 <_close_r>:
 800c5d8:	2300      	movs	r3, #0
 800c5da:	b570      	push	{r4, r5, r6, lr}
 800c5dc:	4d06      	ldr	r5, [pc, #24]	; (800c5f8 <_close_r+0x20>)
 800c5de:	0004      	movs	r4, r0
 800c5e0:	0008      	movs	r0, r1
 800c5e2:	602b      	str	r3, [r5, #0]
 800c5e4:	f7f9 f99d 	bl	8005922 <_close>
 800c5e8:	1c43      	adds	r3, r0, #1
 800c5ea:	d103      	bne.n	800c5f4 <_close_r+0x1c>
 800c5ec:	682b      	ldr	r3, [r5, #0]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d000      	beq.n	800c5f4 <_close_r+0x1c>
 800c5f2:	6023      	str	r3, [r4, #0]
 800c5f4:	bd70      	pop	{r4, r5, r6, pc}
 800c5f6:	46c0      	nop			; (mov r8, r8)
 800c5f8:	20000b2c 	.word	0x20000b2c

0800c5fc <_lseek_r>:
 800c5fc:	b570      	push	{r4, r5, r6, lr}
 800c5fe:	0004      	movs	r4, r0
 800c600:	0008      	movs	r0, r1
 800c602:	0011      	movs	r1, r2
 800c604:	001a      	movs	r2, r3
 800c606:	2300      	movs	r3, #0
 800c608:	4d05      	ldr	r5, [pc, #20]	; (800c620 <_lseek_r+0x24>)
 800c60a:	602b      	str	r3, [r5, #0]
 800c60c:	f7f9 f9aa 	bl	8005964 <_lseek>
 800c610:	1c43      	adds	r3, r0, #1
 800c612:	d103      	bne.n	800c61c <_lseek_r+0x20>
 800c614:	682b      	ldr	r3, [r5, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d000      	beq.n	800c61c <_lseek_r+0x20>
 800c61a:	6023      	str	r3, [r4, #0]
 800c61c:	bd70      	pop	{r4, r5, r6, pc}
 800c61e:	46c0      	nop			; (mov r8, r8)
 800c620:	20000b2c 	.word	0x20000b2c

0800c624 <_read_r>:
 800c624:	b570      	push	{r4, r5, r6, lr}
 800c626:	0004      	movs	r4, r0
 800c628:	0008      	movs	r0, r1
 800c62a:	0011      	movs	r1, r2
 800c62c:	001a      	movs	r2, r3
 800c62e:	2300      	movs	r3, #0
 800c630:	4d05      	ldr	r5, [pc, #20]	; (800c648 <_read_r+0x24>)
 800c632:	602b      	str	r3, [r5, #0]
 800c634:	f7f9 f93c 	bl	80058b0 <_read>
 800c638:	1c43      	adds	r3, r0, #1
 800c63a:	d103      	bne.n	800c644 <_read_r+0x20>
 800c63c:	682b      	ldr	r3, [r5, #0]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d000      	beq.n	800c644 <_read_r+0x20>
 800c642:	6023      	str	r3, [r4, #0]
 800c644:	bd70      	pop	{r4, r5, r6, pc}
 800c646:	46c0      	nop			; (mov r8, r8)
 800c648:	20000b2c 	.word	0x20000b2c

0800c64c <_sbrk_r>:
 800c64c:	2300      	movs	r3, #0
 800c64e:	b570      	push	{r4, r5, r6, lr}
 800c650:	4d06      	ldr	r5, [pc, #24]	; (800c66c <_sbrk_r+0x20>)
 800c652:	0004      	movs	r4, r0
 800c654:	0008      	movs	r0, r1
 800c656:	602b      	str	r3, [r5, #0]
 800c658:	f7f9 f990 	bl	800597c <_sbrk>
 800c65c:	1c43      	adds	r3, r0, #1
 800c65e:	d103      	bne.n	800c668 <_sbrk_r+0x1c>
 800c660:	682b      	ldr	r3, [r5, #0]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d000      	beq.n	800c668 <_sbrk_r+0x1c>
 800c666:	6023      	str	r3, [r4, #0]
 800c668:	bd70      	pop	{r4, r5, r6, pc}
 800c66a:	46c0      	nop			; (mov r8, r8)
 800c66c:	20000b2c 	.word	0x20000b2c

0800c670 <_write_r>:
 800c670:	b570      	push	{r4, r5, r6, lr}
 800c672:	0004      	movs	r4, r0
 800c674:	0008      	movs	r0, r1
 800c676:	0011      	movs	r1, r2
 800c678:	001a      	movs	r2, r3
 800c67a:	2300      	movs	r3, #0
 800c67c:	4d05      	ldr	r5, [pc, #20]	; (800c694 <_write_r+0x24>)
 800c67e:	602b      	str	r3, [r5, #0]
 800c680:	f7f9 f933 	bl	80058ea <_write>
 800c684:	1c43      	adds	r3, r0, #1
 800c686:	d103      	bne.n	800c690 <_write_r+0x20>
 800c688:	682b      	ldr	r3, [r5, #0]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d000      	beq.n	800c690 <_write_r+0x20>
 800c68e:	6023      	str	r3, [r4, #0]
 800c690:	bd70      	pop	{r4, r5, r6, pc}
 800c692:	46c0      	nop			; (mov r8, r8)
 800c694:	20000b2c 	.word	0x20000b2c

0800c698 <__errno>:
 800c698:	4b01      	ldr	r3, [pc, #4]	; (800c6a0 <__errno+0x8>)
 800c69a:	6818      	ldr	r0, [r3, #0]
 800c69c:	4770      	bx	lr
 800c69e:	46c0      	nop			; (mov r8, r8)
 800c6a0:	200002a0 	.word	0x200002a0

0800c6a4 <__libc_init_array>:
 800c6a4:	b570      	push	{r4, r5, r6, lr}
 800c6a6:	2600      	movs	r6, #0
 800c6a8:	4c0c      	ldr	r4, [pc, #48]	; (800c6dc <__libc_init_array+0x38>)
 800c6aa:	4d0d      	ldr	r5, [pc, #52]	; (800c6e0 <__libc_init_array+0x3c>)
 800c6ac:	1b64      	subs	r4, r4, r5
 800c6ae:	10a4      	asrs	r4, r4, #2
 800c6b0:	42a6      	cmp	r6, r4
 800c6b2:	d109      	bne.n	800c6c8 <__libc_init_array+0x24>
 800c6b4:	2600      	movs	r6, #0
 800c6b6:	f003 f88d 	bl	800f7d4 <_init>
 800c6ba:	4c0a      	ldr	r4, [pc, #40]	; (800c6e4 <__libc_init_array+0x40>)
 800c6bc:	4d0a      	ldr	r5, [pc, #40]	; (800c6e8 <__libc_init_array+0x44>)
 800c6be:	1b64      	subs	r4, r4, r5
 800c6c0:	10a4      	asrs	r4, r4, #2
 800c6c2:	42a6      	cmp	r6, r4
 800c6c4:	d105      	bne.n	800c6d2 <__libc_init_array+0x2e>
 800c6c6:	bd70      	pop	{r4, r5, r6, pc}
 800c6c8:	00b3      	lsls	r3, r6, #2
 800c6ca:	58eb      	ldr	r3, [r5, r3]
 800c6cc:	4798      	blx	r3
 800c6ce:	3601      	adds	r6, #1
 800c6d0:	e7ee      	b.n	800c6b0 <__libc_init_array+0xc>
 800c6d2:	00b3      	lsls	r3, r6, #2
 800c6d4:	58eb      	ldr	r3, [r5, r3]
 800c6d6:	4798      	blx	r3
 800c6d8:	3601      	adds	r6, #1
 800c6da:	e7f2      	b.n	800c6c2 <__libc_init_array+0x1e>
 800c6dc:	0800fff0 	.word	0x0800fff0
 800c6e0:	0800fff0 	.word	0x0800fff0
 800c6e4:	0800fff4 	.word	0x0800fff4
 800c6e8:	0800fff0 	.word	0x0800fff0

0800c6ec <__retarget_lock_init_recursive>:
 800c6ec:	4770      	bx	lr

0800c6ee <__retarget_lock_acquire_recursive>:
 800c6ee:	4770      	bx	lr

0800c6f0 <__retarget_lock_release_recursive>:
 800c6f0:	4770      	bx	lr

0800c6f2 <memchr>:
 800c6f2:	b2c9      	uxtb	r1, r1
 800c6f4:	1882      	adds	r2, r0, r2
 800c6f6:	4290      	cmp	r0, r2
 800c6f8:	d101      	bne.n	800c6fe <memchr+0xc>
 800c6fa:	2000      	movs	r0, #0
 800c6fc:	4770      	bx	lr
 800c6fe:	7803      	ldrb	r3, [r0, #0]
 800c700:	428b      	cmp	r3, r1
 800c702:	d0fb      	beq.n	800c6fc <memchr+0xa>
 800c704:	3001      	adds	r0, #1
 800c706:	e7f6      	b.n	800c6f6 <memchr+0x4>

0800c708 <memcpy>:
 800c708:	2300      	movs	r3, #0
 800c70a:	b510      	push	{r4, lr}
 800c70c:	429a      	cmp	r2, r3
 800c70e:	d100      	bne.n	800c712 <memcpy+0xa>
 800c710:	bd10      	pop	{r4, pc}
 800c712:	5ccc      	ldrb	r4, [r1, r3]
 800c714:	54c4      	strb	r4, [r0, r3]
 800c716:	3301      	adds	r3, #1
 800c718:	e7f8      	b.n	800c70c <memcpy+0x4>
	...

0800c71c <nan>:
 800c71c:	2000      	movs	r0, #0
 800c71e:	4901      	ldr	r1, [pc, #4]	; (800c724 <nan+0x8>)
 800c720:	4770      	bx	lr
 800c722:	46c0      	nop			; (mov r8, r8)
 800c724:	7ff80000 	.word	0x7ff80000

0800c728 <nanf>:
 800c728:	4800      	ldr	r0, [pc, #0]	; (800c72c <nanf+0x4>)
 800c72a:	4770      	bx	lr
 800c72c:	7fc00000 	.word	0x7fc00000

0800c730 <abort>:
 800c730:	2006      	movs	r0, #6
 800c732:	b510      	push	{r4, lr}
 800c734:	f002 ff56 	bl	800f5e4 <raise>
 800c738:	2001      	movs	r0, #1
 800c73a:	f7f9 f8ad 	bl	8005898 <_exit>

0800c73e <quorem>:
 800c73e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c740:	6902      	ldr	r2, [r0, #16]
 800c742:	690b      	ldr	r3, [r1, #16]
 800c744:	b089      	sub	sp, #36	; 0x24
 800c746:	0007      	movs	r7, r0
 800c748:	9104      	str	r1, [sp, #16]
 800c74a:	2000      	movs	r0, #0
 800c74c:	429a      	cmp	r2, r3
 800c74e:	db69      	blt.n	800c824 <quorem+0xe6>
 800c750:	3b01      	subs	r3, #1
 800c752:	009c      	lsls	r4, r3, #2
 800c754:	9301      	str	r3, [sp, #4]
 800c756:	000b      	movs	r3, r1
 800c758:	3314      	adds	r3, #20
 800c75a:	9306      	str	r3, [sp, #24]
 800c75c:	191b      	adds	r3, r3, r4
 800c75e:	9305      	str	r3, [sp, #20]
 800c760:	003b      	movs	r3, r7
 800c762:	3314      	adds	r3, #20
 800c764:	9303      	str	r3, [sp, #12]
 800c766:	191c      	adds	r4, r3, r4
 800c768:	9b05      	ldr	r3, [sp, #20]
 800c76a:	6826      	ldr	r6, [r4, #0]
 800c76c:	681d      	ldr	r5, [r3, #0]
 800c76e:	0030      	movs	r0, r6
 800c770:	3501      	adds	r5, #1
 800c772:	0029      	movs	r1, r5
 800c774:	f7f3 fce4 	bl	8000140 <__udivsi3>
 800c778:	9002      	str	r0, [sp, #8]
 800c77a:	42ae      	cmp	r6, r5
 800c77c:	d329      	bcc.n	800c7d2 <quorem+0x94>
 800c77e:	9b06      	ldr	r3, [sp, #24]
 800c780:	2600      	movs	r6, #0
 800c782:	469c      	mov	ip, r3
 800c784:	9d03      	ldr	r5, [sp, #12]
 800c786:	9606      	str	r6, [sp, #24]
 800c788:	4662      	mov	r2, ip
 800c78a:	ca08      	ldmia	r2!, {r3}
 800c78c:	6828      	ldr	r0, [r5, #0]
 800c78e:	4694      	mov	ip, r2
 800c790:	9a02      	ldr	r2, [sp, #8]
 800c792:	b299      	uxth	r1, r3
 800c794:	4351      	muls	r1, r2
 800c796:	0c1b      	lsrs	r3, r3, #16
 800c798:	4353      	muls	r3, r2
 800c79a:	1989      	adds	r1, r1, r6
 800c79c:	0c0a      	lsrs	r2, r1, #16
 800c79e:	189b      	adds	r3, r3, r2
 800c7a0:	9307      	str	r3, [sp, #28]
 800c7a2:	0c1e      	lsrs	r6, r3, #16
 800c7a4:	9b06      	ldr	r3, [sp, #24]
 800c7a6:	b282      	uxth	r2, r0
 800c7a8:	18d2      	adds	r2, r2, r3
 800c7aa:	466b      	mov	r3, sp
 800c7ac:	b289      	uxth	r1, r1
 800c7ae:	8b9b      	ldrh	r3, [r3, #28]
 800c7b0:	1a52      	subs	r2, r2, r1
 800c7b2:	0c01      	lsrs	r1, r0, #16
 800c7b4:	1ac9      	subs	r1, r1, r3
 800c7b6:	1413      	asrs	r3, r2, #16
 800c7b8:	18cb      	adds	r3, r1, r3
 800c7ba:	1419      	asrs	r1, r3, #16
 800c7bc:	b292      	uxth	r2, r2
 800c7be:	041b      	lsls	r3, r3, #16
 800c7c0:	4313      	orrs	r3, r2
 800c7c2:	c508      	stmia	r5!, {r3}
 800c7c4:	9b05      	ldr	r3, [sp, #20]
 800c7c6:	9106      	str	r1, [sp, #24]
 800c7c8:	4563      	cmp	r3, ip
 800c7ca:	d2dd      	bcs.n	800c788 <quorem+0x4a>
 800c7cc:	6823      	ldr	r3, [r4, #0]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d030      	beq.n	800c834 <quorem+0xf6>
 800c7d2:	0038      	movs	r0, r7
 800c7d4:	9904      	ldr	r1, [sp, #16]
 800c7d6:	f001 fcd9 	bl	800e18c <__mcmp>
 800c7da:	2800      	cmp	r0, #0
 800c7dc:	db21      	blt.n	800c822 <quorem+0xe4>
 800c7de:	0038      	movs	r0, r7
 800c7e0:	2600      	movs	r6, #0
 800c7e2:	9b02      	ldr	r3, [sp, #8]
 800c7e4:	9c04      	ldr	r4, [sp, #16]
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	9302      	str	r3, [sp, #8]
 800c7ea:	3014      	adds	r0, #20
 800c7ec:	3414      	adds	r4, #20
 800c7ee:	6803      	ldr	r3, [r0, #0]
 800c7f0:	cc02      	ldmia	r4!, {r1}
 800c7f2:	b29d      	uxth	r5, r3
 800c7f4:	19ad      	adds	r5, r5, r6
 800c7f6:	b28a      	uxth	r2, r1
 800c7f8:	1aaa      	subs	r2, r5, r2
 800c7fa:	0c09      	lsrs	r1, r1, #16
 800c7fc:	0c1b      	lsrs	r3, r3, #16
 800c7fe:	1a5b      	subs	r3, r3, r1
 800c800:	1411      	asrs	r1, r2, #16
 800c802:	185b      	adds	r3, r3, r1
 800c804:	141e      	asrs	r6, r3, #16
 800c806:	b292      	uxth	r2, r2
 800c808:	041b      	lsls	r3, r3, #16
 800c80a:	4313      	orrs	r3, r2
 800c80c:	c008      	stmia	r0!, {r3}
 800c80e:	9b05      	ldr	r3, [sp, #20]
 800c810:	42a3      	cmp	r3, r4
 800c812:	d2ec      	bcs.n	800c7ee <quorem+0xb0>
 800c814:	9b01      	ldr	r3, [sp, #4]
 800c816:	9a03      	ldr	r2, [sp, #12]
 800c818:	009b      	lsls	r3, r3, #2
 800c81a:	18d3      	adds	r3, r2, r3
 800c81c:	681a      	ldr	r2, [r3, #0]
 800c81e:	2a00      	cmp	r2, #0
 800c820:	d015      	beq.n	800c84e <quorem+0x110>
 800c822:	9802      	ldr	r0, [sp, #8]
 800c824:	b009      	add	sp, #36	; 0x24
 800c826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c828:	6823      	ldr	r3, [r4, #0]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d106      	bne.n	800c83c <quorem+0xfe>
 800c82e:	9b01      	ldr	r3, [sp, #4]
 800c830:	3b01      	subs	r3, #1
 800c832:	9301      	str	r3, [sp, #4]
 800c834:	9b03      	ldr	r3, [sp, #12]
 800c836:	3c04      	subs	r4, #4
 800c838:	42a3      	cmp	r3, r4
 800c83a:	d3f5      	bcc.n	800c828 <quorem+0xea>
 800c83c:	9b01      	ldr	r3, [sp, #4]
 800c83e:	613b      	str	r3, [r7, #16]
 800c840:	e7c7      	b.n	800c7d2 <quorem+0x94>
 800c842:	681a      	ldr	r2, [r3, #0]
 800c844:	2a00      	cmp	r2, #0
 800c846:	d106      	bne.n	800c856 <quorem+0x118>
 800c848:	9a01      	ldr	r2, [sp, #4]
 800c84a:	3a01      	subs	r2, #1
 800c84c:	9201      	str	r2, [sp, #4]
 800c84e:	9a03      	ldr	r2, [sp, #12]
 800c850:	3b04      	subs	r3, #4
 800c852:	429a      	cmp	r2, r3
 800c854:	d3f5      	bcc.n	800c842 <quorem+0x104>
 800c856:	9b01      	ldr	r3, [sp, #4]
 800c858:	613b      	str	r3, [r7, #16]
 800c85a:	e7e2      	b.n	800c822 <quorem+0xe4>

0800c85c <_dtoa_r>:
 800c85c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c85e:	0014      	movs	r4, r2
 800c860:	001d      	movs	r5, r3
 800c862:	69c6      	ldr	r6, [r0, #28]
 800c864:	b09d      	sub	sp, #116	; 0x74
 800c866:	9408      	str	r4, [sp, #32]
 800c868:	9509      	str	r5, [sp, #36]	; 0x24
 800c86a:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800c86c:	9004      	str	r0, [sp, #16]
 800c86e:	2e00      	cmp	r6, #0
 800c870:	d10f      	bne.n	800c892 <_dtoa_r+0x36>
 800c872:	2010      	movs	r0, #16
 800c874:	f7fd fe4a 	bl	800a50c <malloc>
 800c878:	9b04      	ldr	r3, [sp, #16]
 800c87a:	1e02      	subs	r2, r0, #0
 800c87c:	61d8      	str	r0, [r3, #28]
 800c87e:	d104      	bne.n	800c88a <_dtoa_r+0x2e>
 800c880:	21ef      	movs	r1, #239	; 0xef
 800c882:	4bc6      	ldr	r3, [pc, #792]	; (800cb9c <_dtoa_r+0x340>)
 800c884:	48c6      	ldr	r0, [pc, #792]	; (800cba0 <_dtoa_r+0x344>)
 800c886:	f7fd fe23 	bl	800a4d0 <__assert_func>
 800c88a:	6046      	str	r6, [r0, #4]
 800c88c:	6086      	str	r6, [r0, #8]
 800c88e:	6006      	str	r6, [r0, #0]
 800c890:	60c6      	str	r6, [r0, #12]
 800c892:	9b04      	ldr	r3, [sp, #16]
 800c894:	69db      	ldr	r3, [r3, #28]
 800c896:	6819      	ldr	r1, [r3, #0]
 800c898:	2900      	cmp	r1, #0
 800c89a:	d00b      	beq.n	800c8b4 <_dtoa_r+0x58>
 800c89c:	685a      	ldr	r2, [r3, #4]
 800c89e:	2301      	movs	r3, #1
 800c8a0:	4093      	lsls	r3, r2
 800c8a2:	604a      	str	r2, [r1, #4]
 800c8a4:	608b      	str	r3, [r1, #8]
 800c8a6:	9804      	ldr	r0, [sp, #16]
 800c8a8:	f001 f9e2 	bl	800dc70 <_Bfree>
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	9b04      	ldr	r3, [sp, #16]
 800c8b0:	69db      	ldr	r3, [r3, #28]
 800c8b2:	601a      	str	r2, [r3, #0]
 800c8b4:	2d00      	cmp	r5, #0
 800c8b6:	da1e      	bge.n	800c8f6 <_dtoa_r+0x9a>
 800c8b8:	2301      	movs	r3, #1
 800c8ba:	603b      	str	r3, [r7, #0]
 800c8bc:	006b      	lsls	r3, r5, #1
 800c8be:	085b      	lsrs	r3, r3, #1
 800c8c0:	9309      	str	r3, [sp, #36]	; 0x24
 800c8c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c8c4:	4bb7      	ldr	r3, [pc, #732]	; (800cba4 <_dtoa_r+0x348>)
 800c8c6:	4ab7      	ldr	r2, [pc, #732]	; (800cba4 <_dtoa_r+0x348>)
 800c8c8:	403b      	ands	r3, r7
 800c8ca:	4293      	cmp	r3, r2
 800c8cc:	d116      	bne.n	800c8fc <_dtoa_r+0xa0>
 800c8ce:	4bb6      	ldr	r3, [pc, #728]	; (800cba8 <_dtoa_r+0x34c>)
 800c8d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c8d2:	6013      	str	r3, [r2, #0]
 800c8d4:	033b      	lsls	r3, r7, #12
 800c8d6:	0b1b      	lsrs	r3, r3, #12
 800c8d8:	4323      	orrs	r3, r4
 800c8da:	d101      	bne.n	800c8e0 <_dtoa_r+0x84>
 800c8dc:	f000 fdb5 	bl	800d44a <_dtoa_r+0xbee>
 800c8e0:	4bb2      	ldr	r3, [pc, #712]	; (800cbac <_dtoa_r+0x350>)
 800c8e2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c8e4:	9306      	str	r3, [sp, #24]
 800c8e6:	2a00      	cmp	r2, #0
 800c8e8:	d002      	beq.n	800c8f0 <_dtoa_r+0x94>
 800c8ea:	4bb1      	ldr	r3, [pc, #708]	; (800cbb0 <_dtoa_r+0x354>)
 800c8ec:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c8ee:	6013      	str	r3, [r2, #0]
 800c8f0:	9806      	ldr	r0, [sp, #24]
 800c8f2:	b01d      	add	sp, #116	; 0x74
 800c8f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	603b      	str	r3, [r7, #0]
 800c8fa:	e7e2      	b.n	800c8c2 <_dtoa_r+0x66>
 800c8fc:	9a08      	ldr	r2, [sp, #32]
 800c8fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c900:	9210      	str	r2, [sp, #64]	; 0x40
 800c902:	9311      	str	r3, [sp, #68]	; 0x44
 800c904:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c906:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c908:	2200      	movs	r2, #0
 800c90a:	2300      	movs	r3, #0
 800c90c:	f7f3 fd9e 	bl	800044c <__aeabi_dcmpeq>
 800c910:	1e06      	subs	r6, r0, #0
 800c912:	d009      	beq.n	800c928 <_dtoa_r+0xcc>
 800c914:	2301      	movs	r3, #1
 800c916:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c918:	6013      	str	r3, [r2, #0]
 800c91a:	4ba6      	ldr	r3, [pc, #664]	; (800cbb4 <_dtoa_r+0x358>)
 800c91c:	9306      	str	r3, [sp, #24]
 800c91e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c920:	2b00      	cmp	r3, #0
 800c922:	d0e5      	beq.n	800c8f0 <_dtoa_r+0x94>
 800c924:	4ba4      	ldr	r3, [pc, #656]	; (800cbb8 <_dtoa_r+0x35c>)
 800c926:	e7e1      	b.n	800c8ec <_dtoa_r+0x90>
 800c928:	ab1a      	add	r3, sp, #104	; 0x68
 800c92a:	9301      	str	r3, [sp, #4]
 800c92c:	ab1b      	add	r3, sp, #108	; 0x6c
 800c92e:	9300      	str	r3, [sp, #0]
 800c930:	9804      	ldr	r0, [sp, #16]
 800c932:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c934:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c936:	f001 fd45 	bl	800e3c4 <__d2b>
 800c93a:	007a      	lsls	r2, r7, #1
 800c93c:	9005      	str	r0, [sp, #20]
 800c93e:	0d52      	lsrs	r2, r2, #21
 800c940:	d100      	bne.n	800c944 <_dtoa_r+0xe8>
 800c942:	e07b      	b.n	800ca3c <_dtoa_r+0x1e0>
 800c944:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c946:	9617      	str	r6, [sp, #92]	; 0x5c
 800c948:	0319      	lsls	r1, r3, #12
 800c94a:	4b9c      	ldr	r3, [pc, #624]	; (800cbbc <_dtoa_r+0x360>)
 800c94c:	0b09      	lsrs	r1, r1, #12
 800c94e:	430b      	orrs	r3, r1
 800c950:	499b      	ldr	r1, [pc, #620]	; (800cbc0 <_dtoa_r+0x364>)
 800c952:	1857      	adds	r7, r2, r1
 800c954:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c956:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c958:	0019      	movs	r1, r3
 800c95a:	2200      	movs	r2, #0
 800c95c:	4b99      	ldr	r3, [pc, #612]	; (800cbc4 <_dtoa_r+0x368>)
 800c95e:	f7f5 fef5 	bl	800274c <__aeabi_dsub>
 800c962:	4a99      	ldr	r2, [pc, #612]	; (800cbc8 <_dtoa_r+0x36c>)
 800c964:	4b99      	ldr	r3, [pc, #612]	; (800cbcc <_dtoa_r+0x370>)
 800c966:	f7f5 fc2f 	bl	80021c8 <__aeabi_dmul>
 800c96a:	4a99      	ldr	r2, [pc, #612]	; (800cbd0 <_dtoa_r+0x374>)
 800c96c:	4b99      	ldr	r3, [pc, #612]	; (800cbd4 <_dtoa_r+0x378>)
 800c96e:	f7f4 fcd1 	bl	8001314 <__aeabi_dadd>
 800c972:	0004      	movs	r4, r0
 800c974:	0038      	movs	r0, r7
 800c976:	000d      	movs	r5, r1
 800c978:	f7f6 fabe 	bl	8002ef8 <__aeabi_i2d>
 800c97c:	4a96      	ldr	r2, [pc, #600]	; (800cbd8 <_dtoa_r+0x37c>)
 800c97e:	4b97      	ldr	r3, [pc, #604]	; (800cbdc <_dtoa_r+0x380>)
 800c980:	f7f5 fc22 	bl	80021c8 <__aeabi_dmul>
 800c984:	0002      	movs	r2, r0
 800c986:	000b      	movs	r3, r1
 800c988:	0020      	movs	r0, r4
 800c98a:	0029      	movs	r1, r5
 800c98c:	f7f4 fcc2 	bl	8001314 <__aeabi_dadd>
 800c990:	0004      	movs	r4, r0
 800c992:	000d      	movs	r5, r1
 800c994:	f7f6 fa7a 	bl	8002e8c <__aeabi_d2iz>
 800c998:	2200      	movs	r2, #0
 800c99a:	9003      	str	r0, [sp, #12]
 800c99c:	2300      	movs	r3, #0
 800c99e:	0020      	movs	r0, r4
 800c9a0:	0029      	movs	r1, r5
 800c9a2:	f7f3 fd59 	bl	8000458 <__aeabi_dcmplt>
 800c9a6:	2800      	cmp	r0, #0
 800c9a8:	d00b      	beq.n	800c9c2 <_dtoa_r+0x166>
 800c9aa:	9803      	ldr	r0, [sp, #12]
 800c9ac:	f7f6 faa4 	bl	8002ef8 <__aeabi_i2d>
 800c9b0:	002b      	movs	r3, r5
 800c9b2:	0022      	movs	r2, r4
 800c9b4:	f7f3 fd4a 	bl	800044c <__aeabi_dcmpeq>
 800c9b8:	4243      	negs	r3, r0
 800c9ba:	4158      	adcs	r0, r3
 800c9bc:	9b03      	ldr	r3, [sp, #12]
 800c9be:	1a1b      	subs	r3, r3, r0
 800c9c0:	9303      	str	r3, [sp, #12]
 800c9c2:	2301      	movs	r3, #1
 800c9c4:	9316      	str	r3, [sp, #88]	; 0x58
 800c9c6:	9b03      	ldr	r3, [sp, #12]
 800c9c8:	2b16      	cmp	r3, #22
 800c9ca:	d810      	bhi.n	800c9ee <_dtoa_r+0x192>
 800c9cc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c9ce:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c9d0:	9a03      	ldr	r2, [sp, #12]
 800c9d2:	4b83      	ldr	r3, [pc, #524]	; (800cbe0 <_dtoa_r+0x384>)
 800c9d4:	00d2      	lsls	r2, r2, #3
 800c9d6:	189b      	adds	r3, r3, r2
 800c9d8:	681a      	ldr	r2, [r3, #0]
 800c9da:	685b      	ldr	r3, [r3, #4]
 800c9dc:	f7f3 fd3c 	bl	8000458 <__aeabi_dcmplt>
 800c9e0:	2800      	cmp	r0, #0
 800c9e2:	d047      	beq.n	800ca74 <_dtoa_r+0x218>
 800c9e4:	9b03      	ldr	r3, [sp, #12]
 800c9e6:	3b01      	subs	r3, #1
 800c9e8:	9303      	str	r3, [sp, #12]
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	9316      	str	r3, [sp, #88]	; 0x58
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800c9f2:	920a      	str	r2, [sp, #40]	; 0x28
 800c9f4:	1bdb      	subs	r3, r3, r7
 800c9f6:	1e5a      	subs	r2, r3, #1
 800c9f8:	d53e      	bpl.n	800ca78 <_dtoa_r+0x21c>
 800c9fa:	2201      	movs	r2, #1
 800c9fc:	1ad3      	subs	r3, r2, r3
 800c9fe:	930a      	str	r3, [sp, #40]	; 0x28
 800ca00:	2300      	movs	r3, #0
 800ca02:	930c      	str	r3, [sp, #48]	; 0x30
 800ca04:	9b03      	ldr	r3, [sp, #12]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	db38      	blt.n	800ca7c <_dtoa_r+0x220>
 800ca0a:	9a03      	ldr	r2, [sp, #12]
 800ca0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ca0e:	4694      	mov	ip, r2
 800ca10:	4463      	add	r3, ip
 800ca12:	930c      	str	r3, [sp, #48]	; 0x30
 800ca14:	2300      	movs	r3, #0
 800ca16:	9213      	str	r2, [sp, #76]	; 0x4c
 800ca18:	930d      	str	r3, [sp, #52]	; 0x34
 800ca1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ca1c:	2401      	movs	r4, #1
 800ca1e:	2b09      	cmp	r3, #9
 800ca20:	d867      	bhi.n	800caf2 <_dtoa_r+0x296>
 800ca22:	2b05      	cmp	r3, #5
 800ca24:	dd02      	ble.n	800ca2c <_dtoa_r+0x1d0>
 800ca26:	2400      	movs	r4, #0
 800ca28:	3b04      	subs	r3, #4
 800ca2a:	9322      	str	r3, [sp, #136]	; 0x88
 800ca2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ca2e:	1e98      	subs	r0, r3, #2
 800ca30:	2803      	cmp	r0, #3
 800ca32:	d867      	bhi.n	800cb04 <_dtoa_r+0x2a8>
 800ca34:	f7f3 fb70 	bl	8000118 <__gnu_thumb1_case_uqi>
 800ca38:	5b383a2b 	.word	0x5b383a2b
 800ca3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ca3e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800ca40:	18f6      	adds	r6, r6, r3
 800ca42:	4b68      	ldr	r3, [pc, #416]	; (800cbe4 <_dtoa_r+0x388>)
 800ca44:	18f2      	adds	r2, r6, r3
 800ca46:	2a20      	cmp	r2, #32
 800ca48:	dd0f      	ble.n	800ca6a <_dtoa_r+0x20e>
 800ca4a:	2340      	movs	r3, #64	; 0x40
 800ca4c:	1a9b      	subs	r3, r3, r2
 800ca4e:	409f      	lsls	r7, r3
 800ca50:	4b65      	ldr	r3, [pc, #404]	; (800cbe8 <_dtoa_r+0x38c>)
 800ca52:	0038      	movs	r0, r7
 800ca54:	18f3      	adds	r3, r6, r3
 800ca56:	40dc      	lsrs	r4, r3
 800ca58:	4320      	orrs	r0, r4
 800ca5a:	f7f6 fa7d 	bl	8002f58 <__aeabi_ui2d>
 800ca5e:	2201      	movs	r2, #1
 800ca60:	4b62      	ldr	r3, [pc, #392]	; (800cbec <_dtoa_r+0x390>)
 800ca62:	1e77      	subs	r7, r6, #1
 800ca64:	18cb      	adds	r3, r1, r3
 800ca66:	9217      	str	r2, [sp, #92]	; 0x5c
 800ca68:	e776      	b.n	800c958 <_dtoa_r+0xfc>
 800ca6a:	2320      	movs	r3, #32
 800ca6c:	0020      	movs	r0, r4
 800ca6e:	1a9b      	subs	r3, r3, r2
 800ca70:	4098      	lsls	r0, r3
 800ca72:	e7f2      	b.n	800ca5a <_dtoa_r+0x1fe>
 800ca74:	9016      	str	r0, [sp, #88]	; 0x58
 800ca76:	e7ba      	b.n	800c9ee <_dtoa_r+0x192>
 800ca78:	920c      	str	r2, [sp, #48]	; 0x30
 800ca7a:	e7c3      	b.n	800ca04 <_dtoa_r+0x1a8>
 800ca7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca7e:	9a03      	ldr	r2, [sp, #12]
 800ca80:	1a9b      	subs	r3, r3, r2
 800ca82:	930a      	str	r3, [sp, #40]	; 0x28
 800ca84:	4253      	negs	r3, r2
 800ca86:	930d      	str	r3, [sp, #52]	; 0x34
 800ca88:	2300      	movs	r3, #0
 800ca8a:	9313      	str	r3, [sp, #76]	; 0x4c
 800ca8c:	e7c5      	b.n	800ca1a <_dtoa_r+0x1be>
 800ca8e:	2300      	movs	r3, #0
 800ca90:	930f      	str	r3, [sp, #60]	; 0x3c
 800ca92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ca94:	930b      	str	r3, [sp, #44]	; 0x2c
 800ca96:	9307      	str	r3, [sp, #28]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	dc13      	bgt.n	800cac4 <_dtoa_r+0x268>
 800ca9c:	2301      	movs	r3, #1
 800ca9e:	001a      	movs	r2, r3
 800caa0:	930b      	str	r3, [sp, #44]	; 0x2c
 800caa2:	9307      	str	r3, [sp, #28]
 800caa4:	9223      	str	r2, [sp, #140]	; 0x8c
 800caa6:	e00d      	b.n	800cac4 <_dtoa_r+0x268>
 800caa8:	2301      	movs	r3, #1
 800caaa:	e7f1      	b.n	800ca90 <_dtoa_r+0x234>
 800caac:	2300      	movs	r3, #0
 800caae:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800cab0:	930f      	str	r3, [sp, #60]	; 0x3c
 800cab2:	4694      	mov	ip, r2
 800cab4:	9b03      	ldr	r3, [sp, #12]
 800cab6:	4463      	add	r3, ip
 800cab8:	930b      	str	r3, [sp, #44]	; 0x2c
 800caba:	3301      	adds	r3, #1
 800cabc:	9307      	str	r3, [sp, #28]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	dc00      	bgt.n	800cac4 <_dtoa_r+0x268>
 800cac2:	2301      	movs	r3, #1
 800cac4:	9a04      	ldr	r2, [sp, #16]
 800cac6:	2100      	movs	r1, #0
 800cac8:	69d0      	ldr	r0, [r2, #28]
 800caca:	2204      	movs	r2, #4
 800cacc:	0015      	movs	r5, r2
 800cace:	3514      	adds	r5, #20
 800cad0:	429d      	cmp	r5, r3
 800cad2:	d91b      	bls.n	800cb0c <_dtoa_r+0x2b0>
 800cad4:	6041      	str	r1, [r0, #4]
 800cad6:	9804      	ldr	r0, [sp, #16]
 800cad8:	f001 f886 	bl	800dbe8 <_Balloc>
 800cadc:	9006      	str	r0, [sp, #24]
 800cade:	2800      	cmp	r0, #0
 800cae0:	d117      	bne.n	800cb12 <_dtoa_r+0x2b6>
 800cae2:	21b0      	movs	r1, #176	; 0xb0
 800cae4:	4b42      	ldr	r3, [pc, #264]	; (800cbf0 <_dtoa_r+0x394>)
 800cae6:	482e      	ldr	r0, [pc, #184]	; (800cba0 <_dtoa_r+0x344>)
 800cae8:	9a06      	ldr	r2, [sp, #24]
 800caea:	31ff      	adds	r1, #255	; 0xff
 800caec:	e6cb      	b.n	800c886 <_dtoa_r+0x2a>
 800caee:	2301      	movs	r3, #1
 800caf0:	e7dd      	b.n	800caae <_dtoa_r+0x252>
 800caf2:	2300      	movs	r3, #0
 800caf4:	940f      	str	r4, [sp, #60]	; 0x3c
 800caf6:	9322      	str	r3, [sp, #136]	; 0x88
 800caf8:	3b01      	subs	r3, #1
 800cafa:	930b      	str	r3, [sp, #44]	; 0x2c
 800cafc:	9307      	str	r3, [sp, #28]
 800cafe:	2200      	movs	r2, #0
 800cb00:	3313      	adds	r3, #19
 800cb02:	e7cf      	b.n	800caa4 <_dtoa_r+0x248>
 800cb04:	2301      	movs	r3, #1
 800cb06:	930f      	str	r3, [sp, #60]	; 0x3c
 800cb08:	3b02      	subs	r3, #2
 800cb0a:	e7f6      	b.n	800cafa <_dtoa_r+0x29e>
 800cb0c:	3101      	adds	r1, #1
 800cb0e:	0052      	lsls	r2, r2, #1
 800cb10:	e7dc      	b.n	800cacc <_dtoa_r+0x270>
 800cb12:	9b04      	ldr	r3, [sp, #16]
 800cb14:	9a06      	ldr	r2, [sp, #24]
 800cb16:	69db      	ldr	r3, [r3, #28]
 800cb18:	601a      	str	r2, [r3, #0]
 800cb1a:	9b07      	ldr	r3, [sp, #28]
 800cb1c:	2b0e      	cmp	r3, #14
 800cb1e:	d900      	bls.n	800cb22 <_dtoa_r+0x2c6>
 800cb20:	e0e5      	b.n	800ccee <_dtoa_r+0x492>
 800cb22:	2c00      	cmp	r4, #0
 800cb24:	d100      	bne.n	800cb28 <_dtoa_r+0x2cc>
 800cb26:	e0e2      	b.n	800ccee <_dtoa_r+0x492>
 800cb28:	9b03      	ldr	r3, [sp, #12]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	dd64      	ble.n	800cbf8 <_dtoa_r+0x39c>
 800cb2e:	210f      	movs	r1, #15
 800cb30:	9a03      	ldr	r2, [sp, #12]
 800cb32:	4b2b      	ldr	r3, [pc, #172]	; (800cbe0 <_dtoa_r+0x384>)
 800cb34:	400a      	ands	r2, r1
 800cb36:	00d2      	lsls	r2, r2, #3
 800cb38:	189b      	adds	r3, r3, r2
 800cb3a:	681e      	ldr	r6, [r3, #0]
 800cb3c:	685f      	ldr	r7, [r3, #4]
 800cb3e:	9b03      	ldr	r3, [sp, #12]
 800cb40:	2402      	movs	r4, #2
 800cb42:	111d      	asrs	r5, r3, #4
 800cb44:	05db      	lsls	r3, r3, #23
 800cb46:	d50a      	bpl.n	800cb5e <_dtoa_r+0x302>
 800cb48:	4b2a      	ldr	r3, [pc, #168]	; (800cbf4 <_dtoa_r+0x398>)
 800cb4a:	400d      	ands	r5, r1
 800cb4c:	6a1a      	ldr	r2, [r3, #32]
 800cb4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb50:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cb52:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cb54:	f7f4 ff3e 	bl	80019d4 <__aeabi_ddiv>
 800cb58:	9008      	str	r0, [sp, #32]
 800cb5a:	9109      	str	r1, [sp, #36]	; 0x24
 800cb5c:	3401      	adds	r4, #1
 800cb5e:	4b25      	ldr	r3, [pc, #148]	; (800cbf4 <_dtoa_r+0x398>)
 800cb60:	930e      	str	r3, [sp, #56]	; 0x38
 800cb62:	2d00      	cmp	r5, #0
 800cb64:	d108      	bne.n	800cb78 <_dtoa_r+0x31c>
 800cb66:	9808      	ldr	r0, [sp, #32]
 800cb68:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cb6a:	0032      	movs	r2, r6
 800cb6c:	003b      	movs	r3, r7
 800cb6e:	f7f4 ff31 	bl	80019d4 <__aeabi_ddiv>
 800cb72:	9008      	str	r0, [sp, #32]
 800cb74:	9109      	str	r1, [sp, #36]	; 0x24
 800cb76:	e05a      	b.n	800cc2e <_dtoa_r+0x3d2>
 800cb78:	2301      	movs	r3, #1
 800cb7a:	421d      	tst	r5, r3
 800cb7c:	d009      	beq.n	800cb92 <_dtoa_r+0x336>
 800cb7e:	18e4      	adds	r4, r4, r3
 800cb80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb82:	0030      	movs	r0, r6
 800cb84:	681a      	ldr	r2, [r3, #0]
 800cb86:	685b      	ldr	r3, [r3, #4]
 800cb88:	0039      	movs	r1, r7
 800cb8a:	f7f5 fb1d 	bl	80021c8 <__aeabi_dmul>
 800cb8e:	0006      	movs	r6, r0
 800cb90:	000f      	movs	r7, r1
 800cb92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb94:	106d      	asrs	r5, r5, #1
 800cb96:	3308      	adds	r3, #8
 800cb98:	e7e2      	b.n	800cb60 <_dtoa_r+0x304>
 800cb9a:	46c0      	nop			; (mov r8, r8)
 800cb9c:	0800fd85 	.word	0x0800fd85
 800cba0:	0800fd9c 	.word	0x0800fd9c
 800cba4:	7ff00000 	.word	0x7ff00000
 800cba8:	0000270f 	.word	0x0000270f
 800cbac:	0800fd81 	.word	0x0800fd81
 800cbb0:	0800fd84 	.word	0x0800fd84
 800cbb4:	0800ffe3 	.word	0x0800ffe3
 800cbb8:	0800ffe4 	.word	0x0800ffe4
 800cbbc:	3ff00000 	.word	0x3ff00000
 800cbc0:	fffffc01 	.word	0xfffffc01
 800cbc4:	3ff80000 	.word	0x3ff80000
 800cbc8:	636f4361 	.word	0x636f4361
 800cbcc:	3fd287a7 	.word	0x3fd287a7
 800cbd0:	8b60c8b3 	.word	0x8b60c8b3
 800cbd4:	3fc68a28 	.word	0x3fc68a28
 800cbd8:	509f79fb 	.word	0x509f79fb
 800cbdc:	3fd34413 	.word	0x3fd34413
 800cbe0:	0800fee8 	.word	0x0800fee8
 800cbe4:	00000432 	.word	0x00000432
 800cbe8:	00000412 	.word	0x00000412
 800cbec:	fe100000 	.word	0xfe100000
 800cbf0:	0800fdf4 	.word	0x0800fdf4
 800cbf4:	0800fec0 	.word	0x0800fec0
 800cbf8:	9b03      	ldr	r3, [sp, #12]
 800cbfa:	2402      	movs	r4, #2
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d016      	beq.n	800cc2e <_dtoa_r+0x3d2>
 800cc00:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cc02:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cc04:	220f      	movs	r2, #15
 800cc06:	425d      	negs	r5, r3
 800cc08:	402a      	ands	r2, r5
 800cc0a:	4bdd      	ldr	r3, [pc, #884]	; (800cf80 <_dtoa_r+0x724>)
 800cc0c:	00d2      	lsls	r2, r2, #3
 800cc0e:	189b      	adds	r3, r3, r2
 800cc10:	681a      	ldr	r2, [r3, #0]
 800cc12:	685b      	ldr	r3, [r3, #4]
 800cc14:	f7f5 fad8 	bl	80021c8 <__aeabi_dmul>
 800cc18:	2701      	movs	r7, #1
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	9008      	str	r0, [sp, #32]
 800cc1e:	9109      	str	r1, [sp, #36]	; 0x24
 800cc20:	4ed8      	ldr	r6, [pc, #864]	; (800cf84 <_dtoa_r+0x728>)
 800cc22:	112d      	asrs	r5, r5, #4
 800cc24:	2d00      	cmp	r5, #0
 800cc26:	d000      	beq.n	800cc2a <_dtoa_r+0x3ce>
 800cc28:	e091      	b.n	800cd4e <_dtoa_r+0x4f2>
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d1a1      	bne.n	800cb72 <_dtoa_r+0x316>
 800cc2e:	9e08      	ldr	r6, [sp, #32]
 800cc30:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cc32:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d100      	bne.n	800cc3a <_dtoa_r+0x3de>
 800cc38:	e094      	b.n	800cd64 <_dtoa_r+0x508>
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	0030      	movs	r0, r6
 800cc3e:	0039      	movs	r1, r7
 800cc40:	4bd1      	ldr	r3, [pc, #836]	; (800cf88 <_dtoa_r+0x72c>)
 800cc42:	f7f3 fc09 	bl	8000458 <__aeabi_dcmplt>
 800cc46:	2800      	cmp	r0, #0
 800cc48:	d100      	bne.n	800cc4c <_dtoa_r+0x3f0>
 800cc4a:	e08b      	b.n	800cd64 <_dtoa_r+0x508>
 800cc4c:	9b07      	ldr	r3, [sp, #28]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d100      	bne.n	800cc54 <_dtoa_r+0x3f8>
 800cc52:	e087      	b.n	800cd64 <_dtoa_r+0x508>
 800cc54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	dd45      	ble.n	800cce6 <_dtoa_r+0x48a>
 800cc5a:	9b03      	ldr	r3, [sp, #12]
 800cc5c:	2200      	movs	r2, #0
 800cc5e:	3b01      	subs	r3, #1
 800cc60:	930e      	str	r3, [sp, #56]	; 0x38
 800cc62:	0030      	movs	r0, r6
 800cc64:	4bc9      	ldr	r3, [pc, #804]	; (800cf8c <_dtoa_r+0x730>)
 800cc66:	0039      	movs	r1, r7
 800cc68:	f7f5 faae 	bl	80021c8 <__aeabi_dmul>
 800cc6c:	9008      	str	r0, [sp, #32]
 800cc6e:	9109      	str	r1, [sp, #36]	; 0x24
 800cc70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc72:	3401      	adds	r4, #1
 800cc74:	0020      	movs	r0, r4
 800cc76:	9e08      	ldr	r6, [sp, #32]
 800cc78:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cc7a:	9312      	str	r3, [sp, #72]	; 0x48
 800cc7c:	f7f6 f93c 	bl	8002ef8 <__aeabi_i2d>
 800cc80:	0032      	movs	r2, r6
 800cc82:	003b      	movs	r3, r7
 800cc84:	f7f5 faa0 	bl	80021c8 <__aeabi_dmul>
 800cc88:	2200      	movs	r2, #0
 800cc8a:	4bc1      	ldr	r3, [pc, #772]	; (800cf90 <_dtoa_r+0x734>)
 800cc8c:	f7f4 fb42 	bl	8001314 <__aeabi_dadd>
 800cc90:	4ac0      	ldr	r2, [pc, #768]	; (800cf94 <_dtoa_r+0x738>)
 800cc92:	9014      	str	r0, [sp, #80]	; 0x50
 800cc94:	9115      	str	r1, [sp, #84]	; 0x54
 800cc96:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cc98:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800cc9a:	4694      	mov	ip, r2
 800cc9c:	9308      	str	r3, [sp, #32]
 800cc9e:	9409      	str	r4, [sp, #36]	; 0x24
 800cca0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cca2:	4463      	add	r3, ip
 800cca4:	9318      	str	r3, [sp, #96]	; 0x60
 800cca6:	9309      	str	r3, [sp, #36]	; 0x24
 800cca8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d15e      	bne.n	800cd6c <_dtoa_r+0x510>
 800ccae:	2200      	movs	r2, #0
 800ccb0:	4bb9      	ldr	r3, [pc, #740]	; (800cf98 <_dtoa_r+0x73c>)
 800ccb2:	0030      	movs	r0, r6
 800ccb4:	0039      	movs	r1, r7
 800ccb6:	f7f5 fd49 	bl	800274c <__aeabi_dsub>
 800ccba:	9a08      	ldr	r2, [sp, #32]
 800ccbc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ccbe:	0004      	movs	r4, r0
 800ccc0:	000d      	movs	r5, r1
 800ccc2:	f7f3 fbdd 	bl	8000480 <__aeabi_dcmpgt>
 800ccc6:	2800      	cmp	r0, #0
 800ccc8:	d000      	beq.n	800cccc <_dtoa_r+0x470>
 800ccca:	e2b3      	b.n	800d234 <_dtoa_r+0x9d8>
 800cccc:	48b3      	ldr	r0, [pc, #716]	; (800cf9c <_dtoa_r+0x740>)
 800ccce:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ccd0:	4684      	mov	ip, r0
 800ccd2:	4461      	add	r1, ip
 800ccd4:	000b      	movs	r3, r1
 800ccd6:	0020      	movs	r0, r4
 800ccd8:	0029      	movs	r1, r5
 800ccda:	9a08      	ldr	r2, [sp, #32]
 800ccdc:	f7f3 fbbc 	bl	8000458 <__aeabi_dcmplt>
 800cce0:	2800      	cmp	r0, #0
 800cce2:	d000      	beq.n	800cce6 <_dtoa_r+0x48a>
 800cce4:	e2a3      	b.n	800d22e <_dtoa_r+0x9d2>
 800cce6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cce8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800ccea:	9308      	str	r3, [sp, #32]
 800ccec:	9409      	str	r4, [sp, #36]	; 0x24
 800ccee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	da00      	bge.n	800ccf6 <_dtoa_r+0x49a>
 800ccf4:	e179      	b.n	800cfea <_dtoa_r+0x78e>
 800ccf6:	9a03      	ldr	r2, [sp, #12]
 800ccf8:	2a0e      	cmp	r2, #14
 800ccfa:	dd00      	ble.n	800ccfe <_dtoa_r+0x4a2>
 800ccfc:	e175      	b.n	800cfea <_dtoa_r+0x78e>
 800ccfe:	4ba0      	ldr	r3, [pc, #640]	; (800cf80 <_dtoa_r+0x724>)
 800cd00:	00d2      	lsls	r2, r2, #3
 800cd02:	189b      	adds	r3, r3, r2
 800cd04:	681e      	ldr	r6, [r3, #0]
 800cd06:	685f      	ldr	r7, [r3, #4]
 800cd08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	db00      	blt.n	800cd10 <_dtoa_r+0x4b4>
 800cd0e:	e0e5      	b.n	800cedc <_dtoa_r+0x680>
 800cd10:	9b07      	ldr	r3, [sp, #28]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	dd00      	ble.n	800cd18 <_dtoa_r+0x4bc>
 800cd16:	e0e1      	b.n	800cedc <_dtoa_r+0x680>
 800cd18:	d000      	beq.n	800cd1c <_dtoa_r+0x4c0>
 800cd1a:	e288      	b.n	800d22e <_dtoa_r+0x9d2>
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	0030      	movs	r0, r6
 800cd20:	0039      	movs	r1, r7
 800cd22:	4b9d      	ldr	r3, [pc, #628]	; (800cf98 <_dtoa_r+0x73c>)
 800cd24:	f7f5 fa50 	bl	80021c8 <__aeabi_dmul>
 800cd28:	9a08      	ldr	r2, [sp, #32]
 800cd2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd2c:	f7f3 fbb2 	bl	8000494 <__aeabi_dcmpge>
 800cd30:	9e07      	ldr	r6, [sp, #28]
 800cd32:	0037      	movs	r7, r6
 800cd34:	2800      	cmp	r0, #0
 800cd36:	d000      	beq.n	800cd3a <_dtoa_r+0x4de>
 800cd38:	e25f      	b.n	800d1fa <_dtoa_r+0x99e>
 800cd3a:	9b06      	ldr	r3, [sp, #24]
 800cd3c:	9a06      	ldr	r2, [sp, #24]
 800cd3e:	3301      	adds	r3, #1
 800cd40:	9308      	str	r3, [sp, #32]
 800cd42:	2331      	movs	r3, #49	; 0x31
 800cd44:	7013      	strb	r3, [r2, #0]
 800cd46:	9b03      	ldr	r3, [sp, #12]
 800cd48:	3301      	adds	r3, #1
 800cd4a:	9303      	str	r3, [sp, #12]
 800cd4c:	e25a      	b.n	800d204 <_dtoa_r+0x9a8>
 800cd4e:	423d      	tst	r5, r7
 800cd50:	d005      	beq.n	800cd5e <_dtoa_r+0x502>
 800cd52:	6832      	ldr	r2, [r6, #0]
 800cd54:	6873      	ldr	r3, [r6, #4]
 800cd56:	f7f5 fa37 	bl	80021c8 <__aeabi_dmul>
 800cd5a:	003b      	movs	r3, r7
 800cd5c:	3401      	adds	r4, #1
 800cd5e:	106d      	asrs	r5, r5, #1
 800cd60:	3608      	adds	r6, #8
 800cd62:	e75f      	b.n	800cc24 <_dtoa_r+0x3c8>
 800cd64:	9b03      	ldr	r3, [sp, #12]
 800cd66:	930e      	str	r3, [sp, #56]	; 0x38
 800cd68:	9b07      	ldr	r3, [sp, #28]
 800cd6a:	e783      	b.n	800cc74 <_dtoa_r+0x418>
 800cd6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cd6e:	4b84      	ldr	r3, [pc, #528]	; (800cf80 <_dtoa_r+0x724>)
 800cd70:	3a01      	subs	r2, #1
 800cd72:	00d2      	lsls	r2, r2, #3
 800cd74:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800cd76:	189b      	adds	r3, r3, r2
 800cd78:	9c08      	ldr	r4, [sp, #32]
 800cd7a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cd7c:	681a      	ldr	r2, [r3, #0]
 800cd7e:	685b      	ldr	r3, [r3, #4]
 800cd80:	2900      	cmp	r1, #0
 800cd82:	d051      	beq.n	800ce28 <_dtoa_r+0x5cc>
 800cd84:	2000      	movs	r0, #0
 800cd86:	4986      	ldr	r1, [pc, #536]	; (800cfa0 <_dtoa_r+0x744>)
 800cd88:	f7f4 fe24 	bl	80019d4 <__aeabi_ddiv>
 800cd8c:	0022      	movs	r2, r4
 800cd8e:	002b      	movs	r3, r5
 800cd90:	f7f5 fcdc 	bl	800274c <__aeabi_dsub>
 800cd94:	9a06      	ldr	r2, [sp, #24]
 800cd96:	0004      	movs	r4, r0
 800cd98:	4694      	mov	ip, r2
 800cd9a:	000d      	movs	r5, r1
 800cd9c:	9b06      	ldr	r3, [sp, #24]
 800cd9e:	9314      	str	r3, [sp, #80]	; 0x50
 800cda0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cda2:	4463      	add	r3, ip
 800cda4:	9318      	str	r3, [sp, #96]	; 0x60
 800cda6:	0039      	movs	r1, r7
 800cda8:	0030      	movs	r0, r6
 800cdaa:	f7f6 f86f 	bl	8002e8c <__aeabi_d2iz>
 800cdae:	9012      	str	r0, [sp, #72]	; 0x48
 800cdb0:	f7f6 f8a2 	bl	8002ef8 <__aeabi_i2d>
 800cdb4:	0002      	movs	r2, r0
 800cdb6:	000b      	movs	r3, r1
 800cdb8:	0030      	movs	r0, r6
 800cdba:	0039      	movs	r1, r7
 800cdbc:	f7f5 fcc6 	bl	800274c <__aeabi_dsub>
 800cdc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cdc2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cdc4:	3301      	adds	r3, #1
 800cdc6:	9308      	str	r3, [sp, #32]
 800cdc8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cdca:	0006      	movs	r6, r0
 800cdcc:	3330      	adds	r3, #48	; 0x30
 800cdce:	7013      	strb	r3, [r2, #0]
 800cdd0:	0022      	movs	r2, r4
 800cdd2:	002b      	movs	r3, r5
 800cdd4:	000f      	movs	r7, r1
 800cdd6:	f7f3 fb3f 	bl	8000458 <__aeabi_dcmplt>
 800cdda:	2800      	cmp	r0, #0
 800cddc:	d174      	bne.n	800cec8 <_dtoa_r+0x66c>
 800cdde:	0032      	movs	r2, r6
 800cde0:	003b      	movs	r3, r7
 800cde2:	2000      	movs	r0, #0
 800cde4:	4968      	ldr	r1, [pc, #416]	; (800cf88 <_dtoa_r+0x72c>)
 800cde6:	f7f5 fcb1 	bl	800274c <__aeabi_dsub>
 800cdea:	0022      	movs	r2, r4
 800cdec:	002b      	movs	r3, r5
 800cdee:	f7f3 fb33 	bl	8000458 <__aeabi_dcmplt>
 800cdf2:	2800      	cmp	r0, #0
 800cdf4:	d000      	beq.n	800cdf8 <_dtoa_r+0x59c>
 800cdf6:	e0d7      	b.n	800cfa8 <_dtoa_r+0x74c>
 800cdf8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800cdfa:	9a08      	ldr	r2, [sp, #32]
 800cdfc:	4293      	cmp	r3, r2
 800cdfe:	d100      	bne.n	800ce02 <_dtoa_r+0x5a6>
 800ce00:	e771      	b.n	800cce6 <_dtoa_r+0x48a>
 800ce02:	2200      	movs	r2, #0
 800ce04:	0020      	movs	r0, r4
 800ce06:	0029      	movs	r1, r5
 800ce08:	4b60      	ldr	r3, [pc, #384]	; (800cf8c <_dtoa_r+0x730>)
 800ce0a:	f7f5 f9dd 	bl	80021c8 <__aeabi_dmul>
 800ce0e:	4b5f      	ldr	r3, [pc, #380]	; (800cf8c <_dtoa_r+0x730>)
 800ce10:	0004      	movs	r4, r0
 800ce12:	000d      	movs	r5, r1
 800ce14:	0030      	movs	r0, r6
 800ce16:	0039      	movs	r1, r7
 800ce18:	2200      	movs	r2, #0
 800ce1a:	f7f5 f9d5 	bl	80021c8 <__aeabi_dmul>
 800ce1e:	9b08      	ldr	r3, [sp, #32]
 800ce20:	0006      	movs	r6, r0
 800ce22:	000f      	movs	r7, r1
 800ce24:	9314      	str	r3, [sp, #80]	; 0x50
 800ce26:	e7be      	b.n	800cda6 <_dtoa_r+0x54a>
 800ce28:	0020      	movs	r0, r4
 800ce2a:	0029      	movs	r1, r5
 800ce2c:	f7f5 f9cc 	bl	80021c8 <__aeabi_dmul>
 800ce30:	9a06      	ldr	r2, [sp, #24]
 800ce32:	9b06      	ldr	r3, [sp, #24]
 800ce34:	4694      	mov	ip, r2
 800ce36:	9308      	str	r3, [sp, #32]
 800ce38:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ce3a:	9014      	str	r0, [sp, #80]	; 0x50
 800ce3c:	9115      	str	r1, [sp, #84]	; 0x54
 800ce3e:	4463      	add	r3, ip
 800ce40:	9319      	str	r3, [sp, #100]	; 0x64
 800ce42:	0030      	movs	r0, r6
 800ce44:	0039      	movs	r1, r7
 800ce46:	f7f6 f821 	bl	8002e8c <__aeabi_d2iz>
 800ce4a:	9018      	str	r0, [sp, #96]	; 0x60
 800ce4c:	f7f6 f854 	bl	8002ef8 <__aeabi_i2d>
 800ce50:	0002      	movs	r2, r0
 800ce52:	000b      	movs	r3, r1
 800ce54:	0030      	movs	r0, r6
 800ce56:	0039      	movs	r1, r7
 800ce58:	f7f5 fc78 	bl	800274c <__aeabi_dsub>
 800ce5c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800ce5e:	9b08      	ldr	r3, [sp, #32]
 800ce60:	3630      	adds	r6, #48	; 0x30
 800ce62:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ce64:	701e      	strb	r6, [r3, #0]
 800ce66:	3301      	adds	r3, #1
 800ce68:	0004      	movs	r4, r0
 800ce6a:	000d      	movs	r5, r1
 800ce6c:	9308      	str	r3, [sp, #32]
 800ce6e:	4293      	cmp	r3, r2
 800ce70:	d12d      	bne.n	800cece <_dtoa_r+0x672>
 800ce72:	9814      	ldr	r0, [sp, #80]	; 0x50
 800ce74:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ce76:	9a06      	ldr	r2, [sp, #24]
 800ce78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ce7a:	4694      	mov	ip, r2
 800ce7c:	4463      	add	r3, ip
 800ce7e:	2200      	movs	r2, #0
 800ce80:	9308      	str	r3, [sp, #32]
 800ce82:	4b47      	ldr	r3, [pc, #284]	; (800cfa0 <_dtoa_r+0x744>)
 800ce84:	f7f4 fa46 	bl	8001314 <__aeabi_dadd>
 800ce88:	0002      	movs	r2, r0
 800ce8a:	000b      	movs	r3, r1
 800ce8c:	0020      	movs	r0, r4
 800ce8e:	0029      	movs	r1, r5
 800ce90:	f7f3 faf6 	bl	8000480 <__aeabi_dcmpgt>
 800ce94:	2800      	cmp	r0, #0
 800ce96:	d000      	beq.n	800ce9a <_dtoa_r+0x63e>
 800ce98:	e086      	b.n	800cfa8 <_dtoa_r+0x74c>
 800ce9a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ce9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce9e:	2000      	movs	r0, #0
 800cea0:	493f      	ldr	r1, [pc, #252]	; (800cfa0 <_dtoa_r+0x744>)
 800cea2:	f7f5 fc53 	bl	800274c <__aeabi_dsub>
 800cea6:	0002      	movs	r2, r0
 800cea8:	000b      	movs	r3, r1
 800ceaa:	0020      	movs	r0, r4
 800ceac:	0029      	movs	r1, r5
 800ceae:	f7f3 fad3 	bl	8000458 <__aeabi_dcmplt>
 800ceb2:	2800      	cmp	r0, #0
 800ceb4:	d100      	bne.n	800ceb8 <_dtoa_r+0x65c>
 800ceb6:	e716      	b.n	800cce6 <_dtoa_r+0x48a>
 800ceb8:	9b08      	ldr	r3, [sp, #32]
 800ceba:	001a      	movs	r2, r3
 800cebc:	3a01      	subs	r2, #1
 800cebe:	9208      	str	r2, [sp, #32]
 800cec0:	7812      	ldrb	r2, [r2, #0]
 800cec2:	2a30      	cmp	r2, #48	; 0x30
 800cec4:	d0f8      	beq.n	800ceb8 <_dtoa_r+0x65c>
 800cec6:	9308      	str	r3, [sp, #32]
 800cec8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ceca:	9303      	str	r3, [sp, #12]
 800cecc:	e046      	b.n	800cf5c <_dtoa_r+0x700>
 800cece:	2200      	movs	r2, #0
 800ced0:	4b2e      	ldr	r3, [pc, #184]	; (800cf8c <_dtoa_r+0x730>)
 800ced2:	f7f5 f979 	bl	80021c8 <__aeabi_dmul>
 800ced6:	0006      	movs	r6, r0
 800ced8:	000f      	movs	r7, r1
 800ceda:	e7b2      	b.n	800ce42 <_dtoa_r+0x5e6>
 800cedc:	9b06      	ldr	r3, [sp, #24]
 800cede:	9a06      	ldr	r2, [sp, #24]
 800cee0:	930a      	str	r3, [sp, #40]	; 0x28
 800cee2:	9b07      	ldr	r3, [sp, #28]
 800cee4:	9c08      	ldr	r4, [sp, #32]
 800cee6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cee8:	3b01      	subs	r3, #1
 800ceea:	189b      	adds	r3, r3, r2
 800ceec:	930b      	str	r3, [sp, #44]	; 0x2c
 800ceee:	0032      	movs	r2, r6
 800cef0:	003b      	movs	r3, r7
 800cef2:	0020      	movs	r0, r4
 800cef4:	0029      	movs	r1, r5
 800cef6:	f7f4 fd6d 	bl	80019d4 <__aeabi_ddiv>
 800cefa:	f7f5 ffc7 	bl	8002e8c <__aeabi_d2iz>
 800cefe:	9007      	str	r0, [sp, #28]
 800cf00:	f7f5 fffa 	bl	8002ef8 <__aeabi_i2d>
 800cf04:	0032      	movs	r2, r6
 800cf06:	003b      	movs	r3, r7
 800cf08:	f7f5 f95e 	bl	80021c8 <__aeabi_dmul>
 800cf0c:	0002      	movs	r2, r0
 800cf0e:	000b      	movs	r3, r1
 800cf10:	0020      	movs	r0, r4
 800cf12:	0029      	movs	r1, r5
 800cf14:	f7f5 fc1a 	bl	800274c <__aeabi_dsub>
 800cf18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf1a:	001a      	movs	r2, r3
 800cf1c:	3201      	adds	r2, #1
 800cf1e:	920a      	str	r2, [sp, #40]	; 0x28
 800cf20:	9208      	str	r2, [sp, #32]
 800cf22:	9a07      	ldr	r2, [sp, #28]
 800cf24:	3230      	adds	r2, #48	; 0x30
 800cf26:	701a      	strb	r2, [r3, #0]
 800cf28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cf2a:	429a      	cmp	r2, r3
 800cf2c:	d14f      	bne.n	800cfce <_dtoa_r+0x772>
 800cf2e:	0002      	movs	r2, r0
 800cf30:	000b      	movs	r3, r1
 800cf32:	f7f4 f9ef 	bl	8001314 <__aeabi_dadd>
 800cf36:	0032      	movs	r2, r6
 800cf38:	003b      	movs	r3, r7
 800cf3a:	0004      	movs	r4, r0
 800cf3c:	000d      	movs	r5, r1
 800cf3e:	f7f3 fa9f 	bl	8000480 <__aeabi_dcmpgt>
 800cf42:	2800      	cmp	r0, #0
 800cf44:	d12e      	bne.n	800cfa4 <_dtoa_r+0x748>
 800cf46:	0032      	movs	r2, r6
 800cf48:	003b      	movs	r3, r7
 800cf4a:	0020      	movs	r0, r4
 800cf4c:	0029      	movs	r1, r5
 800cf4e:	f7f3 fa7d 	bl	800044c <__aeabi_dcmpeq>
 800cf52:	2800      	cmp	r0, #0
 800cf54:	d002      	beq.n	800cf5c <_dtoa_r+0x700>
 800cf56:	9b07      	ldr	r3, [sp, #28]
 800cf58:	07de      	lsls	r6, r3, #31
 800cf5a:	d423      	bmi.n	800cfa4 <_dtoa_r+0x748>
 800cf5c:	9905      	ldr	r1, [sp, #20]
 800cf5e:	9804      	ldr	r0, [sp, #16]
 800cf60:	f000 fe86 	bl	800dc70 <_Bfree>
 800cf64:	2300      	movs	r3, #0
 800cf66:	9a08      	ldr	r2, [sp, #32]
 800cf68:	7013      	strb	r3, [r2, #0]
 800cf6a:	9b03      	ldr	r3, [sp, #12]
 800cf6c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800cf6e:	3301      	adds	r3, #1
 800cf70:	6013      	str	r3, [r2, #0]
 800cf72:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d100      	bne.n	800cf7a <_dtoa_r+0x71e>
 800cf78:	e4ba      	b.n	800c8f0 <_dtoa_r+0x94>
 800cf7a:	9a08      	ldr	r2, [sp, #32]
 800cf7c:	601a      	str	r2, [r3, #0]
 800cf7e:	e4b7      	b.n	800c8f0 <_dtoa_r+0x94>
 800cf80:	0800fee8 	.word	0x0800fee8
 800cf84:	0800fec0 	.word	0x0800fec0
 800cf88:	3ff00000 	.word	0x3ff00000
 800cf8c:	40240000 	.word	0x40240000
 800cf90:	401c0000 	.word	0x401c0000
 800cf94:	fcc00000 	.word	0xfcc00000
 800cf98:	40140000 	.word	0x40140000
 800cf9c:	7cc00000 	.word	0x7cc00000
 800cfa0:	3fe00000 	.word	0x3fe00000
 800cfa4:	9b03      	ldr	r3, [sp, #12]
 800cfa6:	930e      	str	r3, [sp, #56]	; 0x38
 800cfa8:	9b08      	ldr	r3, [sp, #32]
 800cfaa:	9308      	str	r3, [sp, #32]
 800cfac:	3b01      	subs	r3, #1
 800cfae:	781a      	ldrb	r2, [r3, #0]
 800cfb0:	2a39      	cmp	r2, #57	; 0x39
 800cfb2:	d108      	bne.n	800cfc6 <_dtoa_r+0x76a>
 800cfb4:	9a06      	ldr	r2, [sp, #24]
 800cfb6:	429a      	cmp	r2, r3
 800cfb8:	d1f7      	bne.n	800cfaa <_dtoa_r+0x74e>
 800cfba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cfbc:	9906      	ldr	r1, [sp, #24]
 800cfbe:	3201      	adds	r2, #1
 800cfc0:	920e      	str	r2, [sp, #56]	; 0x38
 800cfc2:	2230      	movs	r2, #48	; 0x30
 800cfc4:	700a      	strb	r2, [r1, #0]
 800cfc6:	781a      	ldrb	r2, [r3, #0]
 800cfc8:	3201      	adds	r2, #1
 800cfca:	701a      	strb	r2, [r3, #0]
 800cfcc:	e77c      	b.n	800cec8 <_dtoa_r+0x66c>
 800cfce:	2200      	movs	r2, #0
 800cfd0:	4ba9      	ldr	r3, [pc, #676]	; (800d278 <_dtoa_r+0xa1c>)
 800cfd2:	f7f5 f8f9 	bl	80021c8 <__aeabi_dmul>
 800cfd6:	2200      	movs	r2, #0
 800cfd8:	2300      	movs	r3, #0
 800cfda:	0004      	movs	r4, r0
 800cfdc:	000d      	movs	r5, r1
 800cfde:	f7f3 fa35 	bl	800044c <__aeabi_dcmpeq>
 800cfe2:	2800      	cmp	r0, #0
 800cfe4:	d100      	bne.n	800cfe8 <_dtoa_r+0x78c>
 800cfe6:	e782      	b.n	800ceee <_dtoa_r+0x692>
 800cfe8:	e7b8      	b.n	800cf5c <_dtoa_r+0x700>
 800cfea:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800cfec:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800cfee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cff0:	2f00      	cmp	r7, #0
 800cff2:	d012      	beq.n	800d01a <_dtoa_r+0x7be>
 800cff4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800cff6:	2a01      	cmp	r2, #1
 800cff8:	dc6e      	bgt.n	800d0d8 <_dtoa_r+0x87c>
 800cffa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cffc:	2a00      	cmp	r2, #0
 800cffe:	d065      	beq.n	800d0cc <_dtoa_r+0x870>
 800d000:	4a9e      	ldr	r2, [pc, #632]	; (800d27c <_dtoa_r+0xa20>)
 800d002:	189b      	adds	r3, r3, r2
 800d004:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d006:	2101      	movs	r1, #1
 800d008:	18d2      	adds	r2, r2, r3
 800d00a:	920a      	str	r2, [sp, #40]	; 0x28
 800d00c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d00e:	9804      	ldr	r0, [sp, #16]
 800d010:	18d3      	adds	r3, r2, r3
 800d012:	930c      	str	r3, [sp, #48]	; 0x30
 800d014:	f000 ff28 	bl	800de68 <__i2b>
 800d018:	0007      	movs	r7, r0
 800d01a:	2c00      	cmp	r4, #0
 800d01c:	d00e      	beq.n	800d03c <_dtoa_r+0x7e0>
 800d01e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d020:	2b00      	cmp	r3, #0
 800d022:	dd0b      	ble.n	800d03c <_dtoa_r+0x7e0>
 800d024:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d026:	0023      	movs	r3, r4
 800d028:	4294      	cmp	r4, r2
 800d02a:	dd00      	ble.n	800d02e <_dtoa_r+0x7d2>
 800d02c:	0013      	movs	r3, r2
 800d02e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d030:	1ae4      	subs	r4, r4, r3
 800d032:	1ad2      	subs	r2, r2, r3
 800d034:	920a      	str	r2, [sp, #40]	; 0x28
 800d036:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d038:	1ad3      	subs	r3, r2, r3
 800d03a:	930c      	str	r3, [sp, #48]	; 0x30
 800d03c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d01e      	beq.n	800d080 <_dtoa_r+0x824>
 800d042:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d044:	2b00      	cmp	r3, #0
 800d046:	d05c      	beq.n	800d102 <_dtoa_r+0x8a6>
 800d048:	2d00      	cmp	r5, #0
 800d04a:	dd10      	ble.n	800d06e <_dtoa_r+0x812>
 800d04c:	0039      	movs	r1, r7
 800d04e:	002a      	movs	r2, r5
 800d050:	9804      	ldr	r0, [sp, #16]
 800d052:	f000 ffd1 	bl	800dff8 <__pow5mult>
 800d056:	9a05      	ldr	r2, [sp, #20]
 800d058:	0001      	movs	r1, r0
 800d05a:	0007      	movs	r7, r0
 800d05c:	9804      	ldr	r0, [sp, #16]
 800d05e:	f000 ff1b 	bl	800de98 <__multiply>
 800d062:	0006      	movs	r6, r0
 800d064:	9905      	ldr	r1, [sp, #20]
 800d066:	9804      	ldr	r0, [sp, #16]
 800d068:	f000 fe02 	bl	800dc70 <_Bfree>
 800d06c:	9605      	str	r6, [sp, #20]
 800d06e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d070:	1b5a      	subs	r2, r3, r5
 800d072:	42ab      	cmp	r3, r5
 800d074:	d004      	beq.n	800d080 <_dtoa_r+0x824>
 800d076:	9905      	ldr	r1, [sp, #20]
 800d078:	9804      	ldr	r0, [sp, #16]
 800d07a:	f000 ffbd 	bl	800dff8 <__pow5mult>
 800d07e:	9005      	str	r0, [sp, #20]
 800d080:	2101      	movs	r1, #1
 800d082:	9804      	ldr	r0, [sp, #16]
 800d084:	f000 fef0 	bl	800de68 <__i2b>
 800d088:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d08a:	0006      	movs	r6, r0
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	dd3a      	ble.n	800d106 <_dtoa_r+0x8aa>
 800d090:	001a      	movs	r2, r3
 800d092:	0001      	movs	r1, r0
 800d094:	9804      	ldr	r0, [sp, #16]
 800d096:	f000 ffaf 	bl	800dff8 <__pow5mult>
 800d09a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d09c:	0006      	movs	r6, r0
 800d09e:	2500      	movs	r5, #0
 800d0a0:	2b01      	cmp	r3, #1
 800d0a2:	dc38      	bgt.n	800d116 <_dtoa_r+0x8ba>
 800d0a4:	2500      	movs	r5, #0
 800d0a6:	9b08      	ldr	r3, [sp, #32]
 800d0a8:	42ab      	cmp	r3, r5
 800d0aa:	d130      	bne.n	800d10e <_dtoa_r+0x8b2>
 800d0ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0ae:	031b      	lsls	r3, r3, #12
 800d0b0:	42ab      	cmp	r3, r5
 800d0b2:	d12c      	bne.n	800d10e <_dtoa_r+0x8b2>
 800d0b4:	4b72      	ldr	r3, [pc, #456]	; (800d280 <_dtoa_r+0xa24>)
 800d0b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0b8:	4213      	tst	r3, r2
 800d0ba:	d028      	beq.n	800d10e <_dtoa_r+0x8b2>
 800d0bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0be:	3501      	adds	r5, #1
 800d0c0:	3301      	adds	r3, #1
 800d0c2:	930a      	str	r3, [sp, #40]	; 0x28
 800d0c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d0c6:	3301      	adds	r3, #1
 800d0c8:	930c      	str	r3, [sp, #48]	; 0x30
 800d0ca:	e020      	b.n	800d10e <_dtoa_r+0x8b2>
 800d0cc:	2336      	movs	r3, #54	; 0x36
 800d0ce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d0d0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800d0d2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d0d4:	1a9b      	subs	r3, r3, r2
 800d0d6:	e795      	b.n	800d004 <_dtoa_r+0x7a8>
 800d0d8:	9b07      	ldr	r3, [sp, #28]
 800d0da:	1e5d      	subs	r5, r3, #1
 800d0dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d0de:	42ab      	cmp	r3, r5
 800d0e0:	db07      	blt.n	800d0f2 <_dtoa_r+0x896>
 800d0e2:	1b5d      	subs	r5, r3, r5
 800d0e4:	9b07      	ldr	r3, [sp, #28]
 800d0e6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	da8b      	bge.n	800d004 <_dtoa_r+0x7a8>
 800d0ec:	1ae4      	subs	r4, r4, r3
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	e788      	b.n	800d004 <_dtoa_r+0x7a8>
 800d0f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d0f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d0f6:	1aeb      	subs	r3, r5, r3
 800d0f8:	18d3      	adds	r3, r2, r3
 800d0fa:	950d      	str	r5, [sp, #52]	; 0x34
 800d0fc:	9313      	str	r3, [sp, #76]	; 0x4c
 800d0fe:	2500      	movs	r5, #0
 800d100:	e7f0      	b.n	800d0e4 <_dtoa_r+0x888>
 800d102:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d104:	e7b7      	b.n	800d076 <_dtoa_r+0x81a>
 800d106:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d108:	2500      	movs	r5, #0
 800d10a:	2b01      	cmp	r3, #1
 800d10c:	ddca      	ble.n	800d0a4 <_dtoa_r+0x848>
 800d10e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d110:	2001      	movs	r0, #1
 800d112:	2b00      	cmp	r3, #0
 800d114:	d008      	beq.n	800d128 <_dtoa_r+0x8cc>
 800d116:	6933      	ldr	r3, [r6, #16]
 800d118:	3303      	adds	r3, #3
 800d11a:	009b      	lsls	r3, r3, #2
 800d11c:	18f3      	adds	r3, r6, r3
 800d11e:	6858      	ldr	r0, [r3, #4]
 800d120:	f000 fe5a 	bl	800ddd8 <__hi0bits>
 800d124:	2320      	movs	r3, #32
 800d126:	1a18      	subs	r0, r3, r0
 800d128:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d12a:	1818      	adds	r0, r3, r0
 800d12c:	0002      	movs	r2, r0
 800d12e:	231f      	movs	r3, #31
 800d130:	401a      	ands	r2, r3
 800d132:	4218      	tst	r0, r3
 800d134:	d047      	beq.n	800d1c6 <_dtoa_r+0x96a>
 800d136:	3301      	adds	r3, #1
 800d138:	1a9b      	subs	r3, r3, r2
 800d13a:	2b04      	cmp	r3, #4
 800d13c:	dd3f      	ble.n	800d1be <_dtoa_r+0x962>
 800d13e:	231c      	movs	r3, #28
 800d140:	1a9b      	subs	r3, r3, r2
 800d142:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d144:	18e4      	adds	r4, r4, r3
 800d146:	18d2      	adds	r2, r2, r3
 800d148:	920a      	str	r2, [sp, #40]	; 0x28
 800d14a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d14c:	18d3      	adds	r3, r2, r3
 800d14e:	930c      	str	r3, [sp, #48]	; 0x30
 800d150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d152:	2b00      	cmp	r3, #0
 800d154:	dd05      	ble.n	800d162 <_dtoa_r+0x906>
 800d156:	001a      	movs	r2, r3
 800d158:	9905      	ldr	r1, [sp, #20]
 800d15a:	9804      	ldr	r0, [sp, #16]
 800d15c:	f000 ffa8 	bl	800e0b0 <__lshift>
 800d160:	9005      	str	r0, [sp, #20]
 800d162:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d164:	2b00      	cmp	r3, #0
 800d166:	dd05      	ble.n	800d174 <_dtoa_r+0x918>
 800d168:	0031      	movs	r1, r6
 800d16a:	001a      	movs	r2, r3
 800d16c:	9804      	ldr	r0, [sp, #16]
 800d16e:	f000 ff9f 	bl	800e0b0 <__lshift>
 800d172:	0006      	movs	r6, r0
 800d174:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d176:	2b00      	cmp	r3, #0
 800d178:	d027      	beq.n	800d1ca <_dtoa_r+0x96e>
 800d17a:	0031      	movs	r1, r6
 800d17c:	9805      	ldr	r0, [sp, #20]
 800d17e:	f001 f805 	bl	800e18c <__mcmp>
 800d182:	2800      	cmp	r0, #0
 800d184:	da21      	bge.n	800d1ca <_dtoa_r+0x96e>
 800d186:	9b03      	ldr	r3, [sp, #12]
 800d188:	220a      	movs	r2, #10
 800d18a:	3b01      	subs	r3, #1
 800d18c:	9303      	str	r3, [sp, #12]
 800d18e:	9905      	ldr	r1, [sp, #20]
 800d190:	2300      	movs	r3, #0
 800d192:	9804      	ldr	r0, [sp, #16]
 800d194:	f000 fd90 	bl	800dcb8 <__multadd>
 800d198:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d19a:	9005      	str	r0, [sp, #20]
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d100      	bne.n	800d1a2 <_dtoa_r+0x946>
 800d1a0:	e15d      	b.n	800d45e <_dtoa_r+0xc02>
 800d1a2:	2300      	movs	r3, #0
 800d1a4:	0039      	movs	r1, r7
 800d1a6:	220a      	movs	r2, #10
 800d1a8:	9804      	ldr	r0, [sp, #16]
 800d1aa:	f000 fd85 	bl	800dcb8 <__multadd>
 800d1ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d1b0:	0007      	movs	r7, r0
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	dc49      	bgt.n	800d24a <_dtoa_r+0x9ee>
 800d1b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d1b8:	2b02      	cmp	r3, #2
 800d1ba:	dc0e      	bgt.n	800d1da <_dtoa_r+0x97e>
 800d1bc:	e045      	b.n	800d24a <_dtoa_r+0x9ee>
 800d1be:	2b04      	cmp	r3, #4
 800d1c0:	d0c6      	beq.n	800d150 <_dtoa_r+0x8f4>
 800d1c2:	331c      	adds	r3, #28
 800d1c4:	e7bd      	b.n	800d142 <_dtoa_r+0x8e6>
 800d1c6:	0013      	movs	r3, r2
 800d1c8:	e7fb      	b.n	800d1c2 <_dtoa_r+0x966>
 800d1ca:	9b07      	ldr	r3, [sp, #28]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	dc36      	bgt.n	800d23e <_dtoa_r+0x9e2>
 800d1d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d1d2:	2b02      	cmp	r3, #2
 800d1d4:	dd33      	ble.n	800d23e <_dtoa_r+0x9e2>
 800d1d6:	9b07      	ldr	r3, [sp, #28]
 800d1d8:	930b      	str	r3, [sp, #44]	; 0x2c
 800d1da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d10c      	bne.n	800d1fa <_dtoa_r+0x99e>
 800d1e0:	0031      	movs	r1, r6
 800d1e2:	2205      	movs	r2, #5
 800d1e4:	9804      	ldr	r0, [sp, #16]
 800d1e6:	f000 fd67 	bl	800dcb8 <__multadd>
 800d1ea:	0006      	movs	r6, r0
 800d1ec:	0001      	movs	r1, r0
 800d1ee:	9805      	ldr	r0, [sp, #20]
 800d1f0:	f000 ffcc 	bl	800e18c <__mcmp>
 800d1f4:	2800      	cmp	r0, #0
 800d1f6:	dd00      	ble.n	800d1fa <_dtoa_r+0x99e>
 800d1f8:	e59f      	b.n	800cd3a <_dtoa_r+0x4de>
 800d1fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d1fc:	43db      	mvns	r3, r3
 800d1fe:	9303      	str	r3, [sp, #12]
 800d200:	9b06      	ldr	r3, [sp, #24]
 800d202:	9308      	str	r3, [sp, #32]
 800d204:	2500      	movs	r5, #0
 800d206:	0031      	movs	r1, r6
 800d208:	9804      	ldr	r0, [sp, #16]
 800d20a:	f000 fd31 	bl	800dc70 <_Bfree>
 800d20e:	2f00      	cmp	r7, #0
 800d210:	d100      	bne.n	800d214 <_dtoa_r+0x9b8>
 800d212:	e6a3      	b.n	800cf5c <_dtoa_r+0x700>
 800d214:	2d00      	cmp	r5, #0
 800d216:	d005      	beq.n	800d224 <_dtoa_r+0x9c8>
 800d218:	42bd      	cmp	r5, r7
 800d21a:	d003      	beq.n	800d224 <_dtoa_r+0x9c8>
 800d21c:	0029      	movs	r1, r5
 800d21e:	9804      	ldr	r0, [sp, #16]
 800d220:	f000 fd26 	bl	800dc70 <_Bfree>
 800d224:	0039      	movs	r1, r7
 800d226:	9804      	ldr	r0, [sp, #16]
 800d228:	f000 fd22 	bl	800dc70 <_Bfree>
 800d22c:	e696      	b.n	800cf5c <_dtoa_r+0x700>
 800d22e:	2600      	movs	r6, #0
 800d230:	0037      	movs	r7, r6
 800d232:	e7e2      	b.n	800d1fa <_dtoa_r+0x99e>
 800d234:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d236:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800d238:	9303      	str	r3, [sp, #12]
 800d23a:	0037      	movs	r7, r6
 800d23c:	e57d      	b.n	800cd3a <_dtoa_r+0x4de>
 800d23e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d240:	2b00      	cmp	r3, #0
 800d242:	d100      	bne.n	800d246 <_dtoa_r+0x9ea>
 800d244:	e0c3      	b.n	800d3ce <_dtoa_r+0xb72>
 800d246:	9b07      	ldr	r3, [sp, #28]
 800d248:	930b      	str	r3, [sp, #44]	; 0x2c
 800d24a:	2c00      	cmp	r4, #0
 800d24c:	dd05      	ble.n	800d25a <_dtoa_r+0x9fe>
 800d24e:	0039      	movs	r1, r7
 800d250:	0022      	movs	r2, r4
 800d252:	9804      	ldr	r0, [sp, #16]
 800d254:	f000 ff2c 	bl	800e0b0 <__lshift>
 800d258:	0007      	movs	r7, r0
 800d25a:	0038      	movs	r0, r7
 800d25c:	2d00      	cmp	r5, #0
 800d25e:	d024      	beq.n	800d2aa <_dtoa_r+0xa4e>
 800d260:	6879      	ldr	r1, [r7, #4]
 800d262:	9804      	ldr	r0, [sp, #16]
 800d264:	f000 fcc0 	bl	800dbe8 <_Balloc>
 800d268:	1e04      	subs	r4, r0, #0
 800d26a:	d111      	bne.n	800d290 <_dtoa_r+0xa34>
 800d26c:	0022      	movs	r2, r4
 800d26e:	4b05      	ldr	r3, [pc, #20]	; (800d284 <_dtoa_r+0xa28>)
 800d270:	4805      	ldr	r0, [pc, #20]	; (800d288 <_dtoa_r+0xa2c>)
 800d272:	4906      	ldr	r1, [pc, #24]	; (800d28c <_dtoa_r+0xa30>)
 800d274:	f7ff fb07 	bl	800c886 <_dtoa_r+0x2a>
 800d278:	40240000 	.word	0x40240000
 800d27c:	00000433 	.word	0x00000433
 800d280:	7ff00000 	.word	0x7ff00000
 800d284:	0800fdf4 	.word	0x0800fdf4
 800d288:	0800fd9c 	.word	0x0800fd9c
 800d28c:	000002ef 	.word	0x000002ef
 800d290:	0039      	movs	r1, r7
 800d292:	693a      	ldr	r2, [r7, #16]
 800d294:	310c      	adds	r1, #12
 800d296:	3202      	adds	r2, #2
 800d298:	0092      	lsls	r2, r2, #2
 800d29a:	300c      	adds	r0, #12
 800d29c:	f7ff fa34 	bl	800c708 <memcpy>
 800d2a0:	2201      	movs	r2, #1
 800d2a2:	0021      	movs	r1, r4
 800d2a4:	9804      	ldr	r0, [sp, #16]
 800d2a6:	f000 ff03 	bl	800e0b0 <__lshift>
 800d2aa:	9b06      	ldr	r3, [sp, #24]
 800d2ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d2ae:	9307      	str	r3, [sp, #28]
 800d2b0:	3b01      	subs	r3, #1
 800d2b2:	189b      	adds	r3, r3, r2
 800d2b4:	2201      	movs	r2, #1
 800d2b6:	003d      	movs	r5, r7
 800d2b8:	0007      	movs	r7, r0
 800d2ba:	930e      	str	r3, [sp, #56]	; 0x38
 800d2bc:	9b08      	ldr	r3, [sp, #32]
 800d2be:	4013      	ands	r3, r2
 800d2c0:	930d      	str	r3, [sp, #52]	; 0x34
 800d2c2:	0031      	movs	r1, r6
 800d2c4:	9805      	ldr	r0, [sp, #20]
 800d2c6:	f7ff fa3a 	bl	800c73e <quorem>
 800d2ca:	0029      	movs	r1, r5
 800d2cc:	0004      	movs	r4, r0
 800d2ce:	900b      	str	r0, [sp, #44]	; 0x2c
 800d2d0:	9805      	ldr	r0, [sp, #20]
 800d2d2:	f000 ff5b 	bl	800e18c <__mcmp>
 800d2d6:	003a      	movs	r2, r7
 800d2d8:	900c      	str	r0, [sp, #48]	; 0x30
 800d2da:	0031      	movs	r1, r6
 800d2dc:	9804      	ldr	r0, [sp, #16]
 800d2de:	f000 ff71 	bl	800e1c4 <__mdiff>
 800d2e2:	2201      	movs	r2, #1
 800d2e4:	68c3      	ldr	r3, [r0, #12]
 800d2e6:	3430      	adds	r4, #48	; 0x30
 800d2e8:	9008      	str	r0, [sp, #32]
 800d2ea:	920a      	str	r2, [sp, #40]	; 0x28
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d104      	bne.n	800d2fa <_dtoa_r+0xa9e>
 800d2f0:	0001      	movs	r1, r0
 800d2f2:	9805      	ldr	r0, [sp, #20]
 800d2f4:	f000 ff4a 	bl	800e18c <__mcmp>
 800d2f8:	900a      	str	r0, [sp, #40]	; 0x28
 800d2fa:	9908      	ldr	r1, [sp, #32]
 800d2fc:	9804      	ldr	r0, [sp, #16]
 800d2fe:	f000 fcb7 	bl	800dc70 <_Bfree>
 800d302:	9b07      	ldr	r3, [sp, #28]
 800d304:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d306:	3301      	adds	r3, #1
 800d308:	9308      	str	r3, [sp, #32]
 800d30a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d30c:	4313      	orrs	r3, r2
 800d30e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d310:	4313      	orrs	r3, r2
 800d312:	d109      	bne.n	800d328 <_dtoa_r+0xacc>
 800d314:	2c39      	cmp	r4, #57	; 0x39
 800d316:	d022      	beq.n	800d35e <_dtoa_r+0xb02>
 800d318:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	dd01      	ble.n	800d322 <_dtoa_r+0xac6>
 800d31e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d320:	3431      	adds	r4, #49	; 0x31
 800d322:	9b07      	ldr	r3, [sp, #28]
 800d324:	701c      	strb	r4, [r3, #0]
 800d326:	e76e      	b.n	800d206 <_dtoa_r+0x9aa>
 800d328:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	db04      	blt.n	800d338 <_dtoa_r+0xadc>
 800d32e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d330:	4313      	orrs	r3, r2
 800d332:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d334:	4313      	orrs	r3, r2
 800d336:	d11e      	bne.n	800d376 <_dtoa_r+0xb1a>
 800d338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	ddf1      	ble.n	800d322 <_dtoa_r+0xac6>
 800d33e:	9905      	ldr	r1, [sp, #20]
 800d340:	2201      	movs	r2, #1
 800d342:	9804      	ldr	r0, [sp, #16]
 800d344:	f000 feb4 	bl	800e0b0 <__lshift>
 800d348:	0031      	movs	r1, r6
 800d34a:	9005      	str	r0, [sp, #20]
 800d34c:	f000 ff1e 	bl	800e18c <__mcmp>
 800d350:	2800      	cmp	r0, #0
 800d352:	dc02      	bgt.n	800d35a <_dtoa_r+0xafe>
 800d354:	d1e5      	bne.n	800d322 <_dtoa_r+0xac6>
 800d356:	07e3      	lsls	r3, r4, #31
 800d358:	d5e3      	bpl.n	800d322 <_dtoa_r+0xac6>
 800d35a:	2c39      	cmp	r4, #57	; 0x39
 800d35c:	d1df      	bne.n	800d31e <_dtoa_r+0xac2>
 800d35e:	2339      	movs	r3, #57	; 0x39
 800d360:	9a07      	ldr	r2, [sp, #28]
 800d362:	7013      	strb	r3, [r2, #0]
 800d364:	9b08      	ldr	r3, [sp, #32]
 800d366:	9308      	str	r3, [sp, #32]
 800d368:	3b01      	subs	r3, #1
 800d36a:	781a      	ldrb	r2, [r3, #0]
 800d36c:	2a39      	cmp	r2, #57	; 0x39
 800d36e:	d063      	beq.n	800d438 <_dtoa_r+0xbdc>
 800d370:	3201      	adds	r2, #1
 800d372:	701a      	strb	r2, [r3, #0]
 800d374:	e747      	b.n	800d206 <_dtoa_r+0x9aa>
 800d376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d378:	2b00      	cmp	r3, #0
 800d37a:	dd03      	ble.n	800d384 <_dtoa_r+0xb28>
 800d37c:	2c39      	cmp	r4, #57	; 0x39
 800d37e:	d0ee      	beq.n	800d35e <_dtoa_r+0xb02>
 800d380:	3401      	adds	r4, #1
 800d382:	e7ce      	b.n	800d322 <_dtoa_r+0xac6>
 800d384:	9b07      	ldr	r3, [sp, #28]
 800d386:	9a07      	ldr	r2, [sp, #28]
 800d388:	701c      	strb	r4, [r3, #0]
 800d38a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d38c:	4293      	cmp	r3, r2
 800d38e:	d03e      	beq.n	800d40e <_dtoa_r+0xbb2>
 800d390:	2300      	movs	r3, #0
 800d392:	220a      	movs	r2, #10
 800d394:	9905      	ldr	r1, [sp, #20]
 800d396:	9804      	ldr	r0, [sp, #16]
 800d398:	f000 fc8e 	bl	800dcb8 <__multadd>
 800d39c:	2300      	movs	r3, #0
 800d39e:	9005      	str	r0, [sp, #20]
 800d3a0:	220a      	movs	r2, #10
 800d3a2:	0029      	movs	r1, r5
 800d3a4:	9804      	ldr	r0, [sp, #16]
 800d3a6:	42bd      	cmp	r5, r7
 800d3a8:	d106      	bne.n	800d3b8 <_dtoa_r+0xb5c>
 800d3aa:	f000 fc85 	bl	800dcb8 <__multadd>
 800d3ae:	0005      	movs	r5, r0
 800d3b0:	0007      	movs	r7, r0
 800d3b2:	9b08      	ldr	r3, [sp, #32]
 800d3b4:	9307      	str	r3, [sp, #28]
 800d3b6:	e784      	b.n	800d2c2 <_dtoa_r+0xa66>
 800d3b8:	f000 fc7e 	bl	800dcb8 <__multadd>
 800d3bc:	0039      	movs	r1, r7
 800d3be:	0005      	movs	r5, r0
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	220a      	movs	r2, #10
 800d3c4:	9804      	ldr	r0, [sp, #16]
 800d3c6:	f000 fc77 	bl	800dcb8 <__multadd>
 800d3ca:	0007      	movs	r7, r0
 800d3cc:	e7f1      	b.n	800d3b2 <_dtoa_r+0xb56>
 800d3ce:	9b07      	ldr	r3, [sp, #28]
 800d3d0:	930b      	str	r3, [sp, #44]	; 0x2c
 800d3d2:	2500      	movs	r5, #0
 800d3d4:	0031      	movs	r1, r6
 800d3d6:	9805      	ldr	r0, [sp, #20]
 800d3d8:	f7ff f9b1 	bl	800c73e <quorem>
 800d3dc:	9b06      	ldr	r3, [sp, #24]
 800d3de:	3030      	adds	r0, #48	; 0x30
 800d3e0:	5558      	strb	r0, [r3, r5]
 800d3e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3e4:	3501      	adds	r5, #1
 800d3e6:	0004      	movs	r4, r0
 800d3e8:	42ab      	cmp	r3, r5
 800d3ea:	dd07      	ble.n	800d3fc <_dtoa_r+0xba0>
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	220a      	movs	r2, #10
 800d3f0:	9905      	ldr	r1, [sp, #20]
 800d3f2:	9804      	ldr	r0, [sp, #16]
 800d3f4:	f000 fc60 	bl	800dcb8 <__multadd>
 800d3f8:	9005      	str	r0, [sp, #20]
 800d3fa:	e7eb      	b.n	800d3d4 <_dtoa_r+0xb78>
 800d3fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d3fe:	2301      	movs	r3, #1
 800d400:	2a00      	cmp	r2, #0
 800d402:	dd00      	ble.n	800d406 <_dtoa_r+0xbaa>
 800d404:	0013      	movs	r3, r2
 800d406:	2500      	movs	r5, #0
 800d408:	9a06      	ldr	r2, [sp, #24]
 800d40a:	18d3      	adds	r3, r2, r3
 800d40c:	9308      	str	r3, [sp, #32]
 800d40e:	9905      	ldr	r1, [sp, #20]
 800d410:	2201      	movs	r2, #1
 800d412:	9804      	ldr	r0, [sp, #16]
 800d414:	f000 fe4c 	bl	800e0b0 <__lshift>
 800d418:	0031      	movs	r1, r6
 800d41a:	9005      	str	r0, [sp, #20]
 800d41c:	f000 feb6 	bl	800e18c <__mcmp>
 800d420:	2800      	cmp	r0, #0
 800d422:	dc9f      	bgt.n	800d364 <_dtoa_r+0xb08>
 800d424:	d101      	bne.n	800d42a <_dtoa_r+0xbce>
 800d426:	07e4      	lsls	r4, r4, #31
 800d428:	d49c      	bmi.n	800d364 <_dtoa_r+0xb08>
 800d42a:	9b08      	ldr	r3, [sp, #32]
 800d42c:	9308      	str	r3, [sp, #32]
 800d42e:	3b01      	subs	r3, #1
 800d430:	781a      	ldrb	r2, [r3, #0]
 800d432:	2a30      	cmp	r2, #48	; 0x30
 800d434:	d0fa      	beq.n	800d42c <_dtoa_r+0xbd0>
 800d436:	e6e6      	b.n	800d206 <_dtoa_r+0x9aa>
 800d438:	9a06      	ldr	r2, [sp, #24]
 800d43a:	429a      	cmp	r2, r3
 800d43c:	d193      	bne.n	800d366 <_dtoa_r+0xb0a>
 800d43e:	9b03      	ldr	r3, [sp, #12]
 800d440:	3301      	adds	r3, #1
 800d442:	9303      	str	r3, [sp, #12]
 800d444:	2331      	movs	r3, #49	; 0x31
 800d446:	7013      	strb	r3, [r2, #0]
 800d448:	e6dd      	b.n	800d206 <_dtoa_r+0x9aa>
 800d44a:	4b09      	ldr	r3, [pc, #36]	; (800d470 <_dtoa_r+0xc14>)
 800d44c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d44e:	9306      	str	r3, [sp, #24]
 800d450:	4b08      	ldr	r3, [pc, #32]	; (800d474 <_dtoa_r+0xc18>)
 800d452:	2a00      	cmp	r2, #0
 800d454:	d001      	beq.n	800d45a <_dtoa_r+0xbfe>
 800d456:	f7ff fa49 	bl	800c8ec <_dtoa_r+0x90>
 800d45a:	f7ff fa49 	bl	800c8f0 <_dtoa_r+0x94>
 800d45e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d460:	2b00      	cmp	r3, #0
 800d462:	dcb6      	bgt.n	800d3d2 <_dtoa_r+0xb76>
 800d464:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d466:	2b02      	cmp	r3, #2
 800d468:	dd00      	ble.n	800d46c <_dtoa_r+0xc10>
 800d46a:	e6b6      	b.n	800d1da <_dtoa_r+0x97e>
 800d46c:	e7b1      	b.n	800d3d2 <_dtoa_r+0xb76>
 800d46e:	46c0      	nop			; (mov r8, r8)
 800d470:	0800fd78 	.word	0x0800fd78
 800d474:	0800fd80 	.word	0x0800fd80

0800d478 <_free_r>:
 800d478:	b570      	push	{r4, r5, r6, lr}
 800d47a:	0005      	movs	r5, r0
 800d47c:	2900      	cmp	r1, #0
 800d47e:	d010      	beq.n	800d4a2 <_free_r+0x2a>
 800d480:	1f0c      	subs	r4, r1, #4
 800d482:	6823      	ldr	r3, [r4, #0]
 800d484:	2b00      	cmp	r3, #0
 800d486:	da00      	bge.n	800d48a <_free_r+0x12>
 800d488:	18e4      	adds	r4, r4, r3
 800d48a:	0028      	movs	r0, r5
 800d48c:	f7fd f8f6 	bl	800a67c <__malloc_lock>
 800d490:	4a1d      	ldr	r2, [pc, #116]	; (800d508 <_free_r+0x90>)
 800d492:	6813      	ldr	r3, [r2, #0]
 800d494:	2b00      	cmp	r3, #0
 800d496:	d105      	bne.n	800d4a4 <_free_r+0x2c>
 800d498:	6063      	str	r3, [r4, #4]
 800d49a:	6014      	str	r4, [r2, #0]
 800d49c:	0028      	movs	r0, r5
 800d49e:	f7fd f8f5 	bl	800a68c <__malloc_unlock>
 800d4a2:	bd70      	pop	{r4, r5, r6, pc}
 800d4a4:	42a3      	cmp	r3, r4
 800d4a6:	d908      	bls.n	800d4ba <_free_r+0x42>
 800d4a8:	6820      	ldr	r0, [r4, #0]
 800d4aa:	1821      	adds	r1, r4, r0
 800d4ac:	428b      	cmp	r3, r1
 800d4ae:	d1f3      	bne.n	800d498 <_free_r+0x20>
 800d4b0:	6819      	ldr	r1, [r3, #0]
 800d4b2:	685b      	ldr	r3, [r3, #4]
 800d4b4:	1809      	adds	r1, r1, r0
 800d4b6:	6021      	str	r1, [r4, #0]
 800d4b8:	e7ee      	b.n	800d498 <_free_r+0x20>
 800d4ba:	001a      	movs	r2, r3
 800d4bc:	685b      	ldr	r3, [r3, #4]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d001      	beq.n	800d4c6 <_free_r+0x4e>
 800d4c2:	42a3      	cmp	r3, r4
 800d4c4:	d9f9      	bls.n	800d4ba <_free_r+0x42>
 800d4c6:	6811      	ldr	r1, [r2, #0]
 800d4c8:	1850      	adds	r0, r2, r1
 800d4ca:	42a0      	cmp	r0, r4
 800d4cc:	d10b      	bne.n	800d4e6 <_free_r+0x6e>
 800d4ce:	6820      	ldr	r0, [r4, #0]
 800d4d0:	1809      	adds	r1, r1, r0
 800d4d2:	1850      	adds	r0, r2, r1
 800d4d4:	6011      	str	r1, [r2, #0]
 800d4d6:	4283      	cmp	r3, r0
 800d4d8:	d1e0      	bne.n	800d49c <_free_r+0x24>
 800d4da:	6818      	ldr	r0, [r3, #0]
 800d4dc:	685b      	ldr	r3, [r3, #4]
 800d4de:	1841      	adds	r1, r0, r1
 800d4e0:	6011      	str	r1, [r2, #0]
 800d4e2:	6053      	str	r3, [r2, #4]
 800d4e4:	e7da      	b.n	800d49c <_free_r+0x24>
 800d4e6:	42a0      	cmp	r0, r4
 800d4e8:	d902      	bls.n	800d4f0 <_free_r+0x78>
 800d4ea:	230c      	movs	r3, #12
 800d4ec:	602b      	str	r3, [r5, #0]
 800d4ee:	e7d5      	b.n	800d49c <_free_r+0x24>
 800d4f0:	6820      	ldr	r0, [r4, #0]
 800d4f2:	1821      	adds	r1, r4, r0
 800d4f4:	428b      	cmp	r3, r1
 800d4f6:	d103      	bne.n	800d500 <_free_r+0x88>
 800d4f8:	6819      	ldr	r1, [r3, #0]
 800d4fa:	685b      	ldr	r3, [r3, #4]
 800d4fc:	1809      	adds	r1, r1, r0
 800d4fe:	6021      	str	r1, [r4, #0]
 800d500:	6063      	str	r3, [r4, #4]
 800d502:	6054      	str	r4, [r2, #4]
 800d504:	e7ca      	b.n	800d49c <_free_r+0x24>
 800d506:	46c0      	nop			; (mov r8, r8)
 800d508:	200009e8 	.word	0x200009e8

0800d50c <rshift>:
 800d50c:	0002      	movs	r2, r0
 800d50e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d510:	6904      	ldr	r4, [r0, #16]
 800d512:	114b      	asrs	r3, r1, #5
 800d514:	b085      	sub	sp, #20
 800d516:	3214      	adds	r2, #20
 800d518:	9302      	str	r3, [sp, #8]
 800d51a:	114d      	asrs	r5, r1, #5
 800d51c:	0013      	movs	r3, r2
 800d51e:	42ac      	cmp	r4, r5
 800d520:	dd32      	ble.n	800d588 <rshift+0x7c>
 800d522:	261f      	movs	r6, #31
 800d524:	000f      	movs	r7, r1
 800d526:	114b      	asrs	r3, r1, #5
 800d528:	009b      	lsls	r3, r3, #2
 800d52a:	00a5      	lsls	r5, r4, #2
 800d52c:	18d3      	adds	r3, r2, r3
 800d52e:	4037      	ands	r7, r6
 800d530:	1955      	adds	r5, r2, r5
 800d532:	9300      	str	r3, [sp, #0]
 800d534:	9701      	str	r7, [sp, #4]
 800d536:	4231      	tst	r1, r6
 800d538:	d10d      	bne.n	800d556 <rshift+0x4a>
 800d53a:	0016      	movs	r6, r2
 800d53c:	0019      	movs	r1, r3
 800d53e:	428d      	cmp	r5, r1
 800d540:	d836      	bhi.n	800d5b0 <rshift+0xa4>
 800d542:	9900      	ldr	r1, [sp, #0]
 800d544:	2300      	movs	r3, #0
 800d546:	3903      	subs	r1, #3
 800d548:	428d      	cmp	r5, r1
 800d54a:	d302      	bcc.n	800d552 <rshift+0x46>
 800d54c:	9b02      	ldr	r3, [sp, #8]
 800d54e:	1ae4      	subs	r4, r4, r3
 800d550:	00a3      	lsls	r3, r4, #2
 800d552:	18d3      	adds	r3, r2, r3
 800d554:	e018      	b.n	800d588 <rshift+0x7c>
 800d556:	2120      	movs	r1, #32
 800d558:	9e01      	ldr	r6, [sp, #4]
 800d55a:	9f01      	ldr	r7, [sp, #4]
 800d55c:	1b89      	subs	r1, r1, r6
 800d55e:	9e00      	ldr	r6, [sp, #0]
 800d560:	9103      	str	r1, [sp, #12]
 800d562:	ce02      	ldmia	r6!, {r1}
 800d564:	4694      	mov	ip, r2
 800d566:	40f9      	lsrs	r1, r7
 800d568:	42b5      	cmp	r5, r6
 800d56a:	d816      	bhi.n	800d59a <rshift+0x8e>
 800d56c:	9e00      	ldr	r6, [sp, #0]
 800d56e:	2300      	movs	r3, #0
 800d570:	3601      	adds	r6, #1
 800d572:	42b5      	cmp	r5, r6
 800d574:	d303      	bcc.n	800d57e <rshift+0x72>
 800d576:	9b02      	ldr	r3, [sp, #8]
 800d578:	1ae3      	subs	r3, r4, r3
 800d57a:	009b      	lsls	r3, r3, #2
 800d57c:	3b04      	subs	r3, #4
 800d57e:	18d3      	adds	r3, r2, r3
 800d580:	6019      	str	r1, [r3, #0]
 800d582:	2900      	cmp	r1, #0
 800d584:	d000      	beq.n	800d588 <rshift+0x7c>
 800d586:	3304      	adds	r3, #4
 800d588:	1a99      	subs	r1, r3, r2
 800d58a:	1089      	asrs	r1, r1, #2
 800d58c:	6101      	str	r1, [r0, #16]
 800d58e:	4293      	cmp	r3, r2
 800d590:	d101      	bne.n	800d596 <rshift+0x8a>
 800d592:	2300      	movs	r3, #0
 800d594:	6143      	str	r3, [r0, #20]
 800d596:	b005      	add	sp, #20
 800d598:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d59a:	6837      	ldr	r7, [r6, #0]
 800d59c:	9b03      	ldr	r3, [sp, #12]
 800d59e:	409f      	lsls	r7, r3
 800d5a0:	430f      	orrs	r7, r1
 800d5a2:	4661      	mov	r1, ip
 800d5a4:	c180      	stmia	r1!, {r7}
 800d5a6:	468c      	mov	ip, r1
 800d5a8:	9b01      	ldr	r3, [sp, #4]
 800d5aa:	ce02      	ldmia	r6!, {r1}
 800d5ac:	40d9      	lsrs	r1, r3
 800d5ae:	e7db      	b.n	800d568 <rshift+0x5c>
 800d5b0:	c980      	ldmia	r1!, {r7}
 800d5b2:	c680      	stmia	r6!, {r7}
 800d5b4:	e7c3      	b.n	800d53e <rshift+0x32>

0800d5b6 <__hexdig_fun>:
 800d5b6:	0002      	movs	r2, r0
 800d5b8:	3a30      	subs	r2, #48	; 0x30
 800d5ba:	0003      	movs	r3, r0
 800d5bc:	2a09      	cmp	r2, #9
 800d5be:	d802      	bhi.n	800d5c6 <__hexdig_fun+0x10>
 800d5c0:	3b20      	subs	r3, #32
 800d5c2:	b2d8      	uxtb	r0, r3
 800d5c4:	4770      	bx	lr
 800d5c6:	0002      	movs	r2, r0
 800d5c8:	3a61      	subs	r2, #97	; 0x61
 800d5ca:	2a05      	cmp	r2, #5
 800d5cc:	d801      	bhi.n	800d5d2 <__hexdig_fun+0x1c>
 800d5ce:	3b47      	subs	r3, #71	; 0x47
 800d5d0:	e7f7      	b.n	800d5c2 <__hexdig_fun+0xc>
 800d5d2:	001a      	movs	r2, r3
 800d5d4:	3a41      	subs	r2, #65	; 0x41
 800d5d6:	2000      	movs	r0, #0
 800d5d8:	2a05      	cmp	r2, #5
 800d5da:	d8f3      	bhi.n	800d5c4 <__hexdig_fun+0xe>
 800d5dc:	3b27      	subs	r3, #39	; 0x27
 800d5de:	e7f0      	b.n	800d5c2 <__hexdig_fun+0xc>

0800d5e0 <__gethex>:
 800d5e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5e2:	b089      	sub	sp, #36	; 0x24
 800d5e4:	9307      	str	r3, [sp, #28]
 800d5e6:	2302      	movs	r3, #2
 800d5e8:	9201      	str	r2, [sp, #4]
 800d5ea:	680a      	ldr	r2, [r1, #0]
 800d5ec:	425b      	negs	r3, r3
 800d5ee:	9003      	str	r0, [sp, #12]
 800d5f0:	9106      	str	r1, [sp, #24]
 800d5f2:	1c96      	adds	r6, r2, #2
 800d5f4:	1a9b      	subs	r3, r3, r2
 800d5f6:	199a      	adds	r2, r3, r6
 800d5f8:	9600      	str	r6, [sp, #0]
 800d5fa:	9205      	str	r2, [sp, #20]
 800d5fc:	9a00      	ldr	r2, [sp, #0]
 800d5fe:	3601      	adds	r6, #1
 800d600:	7810      	ldrb	r0, [r2, #0]
 800d602:	2830      	cmp	r0, #48	; 0x30
 800d604:	d0f7      	beq.n	800d5f6 <__gethex+0x16>
 800d606:	f7ff ffd6 	bl	800d5b6 <__hexdig_fun>
 800d60a:	2300      	movs	r3, #0
 800d60c:	001d      	movs	r5, r3
 800d60e:	9302      	str	r3, [sp, #8]
 800d610:	4298      	cmp	r0, r3
 800d612:	d11d      	bne.n	800d650 <__gethex+0x70>
 800d614:	2201      	movs	r2, #1
 800d616:	49a6      	ldr	r1, [pc, #664]	; (800d8b0 <__gethex+0x2d0>)
 800d618:	9800      	ldr	r0, [sp, #0]
 800d61a:	f7fe ffb1 	bl	800c580 <strncmp>
 800d61e:	0007      	movs	r7, r0
 800d620:	42a8      	cmp	r0, r5
 800d622:	d169      	bne.n	800d6f8 <__gethex+0x118>
 800d624:	9b00      	ldr	r3, [sp, #0]
 800d626:	0034      	movs	r4, r6
 800d628:	7858      	ldrb	r0, [r3, #1]
 800d62a:	f7ff ffc4 	bl	800d5b6 <__hexdig_fun>
 800d62e:	2301      	movs	r3, #1
 800d630:	9302      	str	r3, [sp, #8]
 800d632:	42a8      	cmp	r0, r5
 800d634:	d02f      	beq.n	800d696 <__gethex+0xb6>
 800d636:	9600      	str	r6, [sp, #0]
 800d638:	9b00      	ldr	r3, [sp, #0]
 800d63a:	7818      	ldrb	r0, [r3, #0]
 800d63c:	2830      	cmp	r0, #48	; 0x30
 800d63e:	d009      	beq.n	800d654 <__gethex+0x74>
 800d640:	f7ff ffb9 	bl	800d5b6 <__hexdig_fun>
 800d644:	4242      	negs	r2, r0
 800d646:	4142      	adcs	r2, r0
 800d648:	2301      	movs	r3, #1
 800d64a:	0035      	movs	r5, r6
 800d64c:	9202      	str	r2, [sp, #8]
 800d64e:	9305      	str	r3, [sp, #20]
 800d650:	9c00      	ldr	r4, [sp, #0]
 800d652:	e004      	b.n	800d65e <__gethex+0x7e>
 800d654:	9b00      	ldr	r3, [sp, #0]
 800d656:	3301      	adds	r3, #1
 800d658:	9300      	str	r3, [sp, #0]
 800d65a:	e7ed      	b.n	800d638 <__gethex+0x58>
 800d65c:	3401      	adds	r4, #1
 800d65e:	7820      	ldrb	r0, [r4, #0]
 800d660:	f7ff ffa9 	bl	800d5b6 <__hexdig_fun>
 800d664:	1e07      	subs	r7, r0, #0
 800d666:	d1f9      	bne.n	800d65c <__gethex+0x7c>
 800d668:	2201      	movs	r2, #1
 800d66a:	0020      	movs	r0, r4
 800d66c:	4990      	ldr	r1, [pc, #576]	; (800d8b0 <__gethex+0x2d0>)
 800d66e:	f7fe ff87 	bl	800c580 <strncmp>
 800d672:	2800      	cmp	r0, #0
 800d674:	d10d      	bne.n	800d692 <__gethex+0xb2>
 800d676:	2d00      	cmp	r5, #0
 800d678:	d106      	bne.n	800d688 <__gethex+0xa8>
 800d67a:	3401      	adds	r4, #1
 800d67c:	0025      	movs	r5, r4
 800d67e:	7820      	ldrb	r0, [r4, #0]
 800d680:	f7ff ff99 	bl	800d5b6 <__hexdig_fun>
 800d684:	2800      	cmp	r0, #0
 800d686:	d102      	bne.n	800d68e <__gethex+0xae>
 800d688:	1b2d      	subs	r5, r5, r4
 800d68a:	00af      	lsls	r7, r5, #2
 800d68c:	e003      	b.n	800d696 <__gethex+0xb6>
 800d68e:	3401      	adds	r4, #1
 800d690:	e7f5      	b.n	800d67e <__gethex+0x9e>
 800d692:	2d00      	cmp	r5, #0
 800d694:	d1f8      	bne.n	800d688 <__gethex+0xa8>
 800d696:	2220      	movs	r2, #32
 800d698:	7823      	ldrb	r3, [r4, #0]
 800d69a:	0026      	movs	r6, r4
 800d69c:	4393      	bics	r3, r2
 800d69e:	2b50      	cmp	r3, #80	; 0x50
 800d6a0:	d11d      	bne.n	800d6de <__gethex+0xfe>
 800d6a2:	7863      	ldrb	r3, [r4, #1]
 800d6a4:	2b2b      	cmp	r3, #43	; 0x2b
 800d6a6:	d02c      	beq.n	800d702 <__gethex+0x122>
 800d6a8:	2b2d      	cmp	r3, #45	; 0x2d
 800d6aa:	d02e      	beq.n	800d70a <__gethex+0x12a>
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	1c66      	adds	r6, r4, #1
 800d6b0:	9304      	str	r3, [sp, #16]
 800d6b2:	7830      	ldrb	r0, [r6, #0]
 800d6b4:	f7ff ff7f 	bl	800d5b6 <__hexdig_fun>
 800d6b8:	1e43      	subs	r3, r0, #1
 800d6ba:	b2db      	uxtb	r3, r3
 800d6bc:	2b18      	cmp	r3, #24
 800d6be:	d82b      	bhi.n	800d718 <__gethex+0x138>
 800d6c0:	3810      	subs	r0, #16
 800d6c2:	0005      	movs	r5, r0
 800d6c4:	7870      	ldrb	r0, [r6, #1]
 800d6c6:	f7ff ff76 	bl	800d5b6 <__hexdig_fun>
 800d6ca:	1e43      	subs	r3, r0, #1
 800d6cc:	b2db      	uxtb	r3, r3
 800d6ce:	3601      	adds	r6, #1
 800d6d0:	2b18      	cmp	r3, #24
 800d6d2:	d91c      	bls.n	800d70e <__gethex+0x12e>
 800d6d4:	9b04      	ldr	r3, [sp, #16]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d000      	beq.n	800d6dc <__gethex+0xfc>
 800d6da:	426d      	negs	r5, r5
 800d6dc:	197f      	adds	r7, r7, r5
 800d6de:	9b06      	ldr	r3, [sp, #24]
 800d6e0:	601e      	str	r6, [r3, #0]
 800d6e2:	9b02      	ldr	r3, [sp, #8]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d019      	beq.n	800d71c <__gethex+0x13c>
 800d6e8:	2600      	movs	r6, #0
 800d6ea:	9b05      	ldr	r3, [sp, #20]
 800d6ec:	42b3      	cmp	r3, r6
 800d6ee:	d100      	bne.n	800d6f2 <__gethex+0x112>
 800d6f0:	3606      	adds	r6, #6
 800d6f2:	0030      	movs	r0, r6
 800d6f4:	b009      	add	sp, #36	; 0x24
 800d6f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6f8:	2301      	movs	r3, #1
 800d6fa:	2700      	movs	r7, #0
 800d6fc:	9c00      	ldr	r4, [sp, #0]
 800d6fe:	9302      	str	r3, [sp, #8]
 800d700:	e7c9      	b.n	800d696 <__gethex+0xb6>
 800d702:	2300      	movs	r3, #0
 800d704:	9304      	str	r3, [sp, #16]
 800d706:	1ca6      	adds	r6, r4, #2
 800d708:	e7d3      	b.n	800d6b2 <__gethex+0xd2>
 800d70a:	2301      	movs	r3, #1
 800d70c:	e7fa      	b.n	800d704 <__gethex+0x124>
 800d70e:	230a      	movs	r3, #10
 800d710:	435d      	muls	r5, r3
 800d712:	182d      	adds	r5, r5, r0
 800d714:	3d10      	subs	r5, #16
 800d716:	e7d5      	b.n	800d6c4 <__gethex+0xe4>
 800d718:	0026      	movs	r6, r4
 800d71a:	e7e0      	b.n	800d6de <__gethex+0xfe>
 800d71c:	9b00      	ldr	r3, [sp, #0]
 800d71e:	9902      	ldr	r1, [sp, #8]
 800d720:	1ae3      	subs	r3, r4, r3
 800d722:	3b01      	subs	r3, #1
 800d724:	2b07      	cmp	r3, #7
 800d726:	dc0a      	bgt.n	800d73e <__gethex+0x15e>
 800d728:	9803      	ldr	r0, [sp, #12]
 800d72a:	f000 fa5d 	bl	800dbe8 <_Balloc>
 800d72e:	1e05      	subs	r5, r0, #0
 800d730:	d108      	bne.n	800d744 <__gethex+0x164>
 800d732:	002a      	movs	r2, r5
 800d734:	21e4      	movs	r1, #228	; 0xe4
 800d736:	4b5f      	ldr	r3, [pc, #380]	; (800d8b4 <__gethex+0x2d4>)
 800d738:	485f      	ldr	r0, [pc, #380]	; (800d8b8 <__gethex+0x2d8>)
 800d73a:	f7fc fec9 	bl	800a4d0 <__assert_func>
 800d73e:	3101      	adds	r1, #1
 800d740:	105b      	asrs	r3, r3, #1
 800d742:	e7ef      	b.n	800d724 <__gethex+0x144>
 800d744:	0003      	movs	r3, r0
 800d746:	3314      	adds	r3, #20
 800d748:	9302      	str	r3, [sp, #8]
 800d74a:	9305      	str	r3, [sp, #20]
 800d74c:	2300      	movs	r3, #0
 800d74e:	001e      	movs	r6, r3
 800d750:	9304      	str	r3, [sp, #16]
 800d752:	9b00      	ldr	r3, [sp, #0]
 800d754:	42a3      	cmp	r3, r4
 800d756:	d33f      	bcc.n	800d7d8 <__gethex+0x1f8>
 800d758:	9c05      	ldr	r4, [sp, #20]
 800d75a:	9b02      	ldr	r3, [sp, #8]
 800d75c:	c440      	stmia	r4!, {r6}
 800d75e:	1ae4      	subs	r4, r4, r3
 800d760:	10a4      	asrs	r4, r4, #2
 800d762:	0030      	movs	r0, r6
 800d764:	612c      	str	r4, [r5, #16]
 800d766:	f000 fb37 	bl	800ddd8 <__hi0bits>
 800d76a:	9b01      	ldr	r3, [sp, #4]
 800d76c:	0164      	lsls	r4, r4, #5
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	1a26      	subs	r6, r4, r0
 800d772:	9300      	str	r3, [sp, #0]
 800d774:	429e      	cmp	r6, r3
 800d776:	dd51      	ble.n	800d81c <__gethex+0x23c>
 800d778:	1af6      	subs	r6, r6, r3
 800d77a:	0031      	movs	r1, r6
 800d77c:	0028      	movs	r0, r5
 800d77e:	f000 fecb 	bl	800e518 <__any_on>
 800d782:	1e04      	subs	r4, r0, #0
 800d784:	d016      	beq.n	800d7b4 <__gethex+0x1d4>
 800d786:	2401      	movs	r4, #1
 800d788:	231f      	movs	r3, #31
 800d78a:	0020      	movs	r0, r4
 800d78c:	1e72      	subs	r2, r6, #1
 800d78e:	4013      	ands	r3, r2
 800d790:	4098      	lsls	r0, r3
 800d792:	0003      	movs	r3, r0
 800d794:	1151      	asrs	r1, r2, #5
 800d796:	9802      	ldr	r0, [sp, #8]
 800d798:	0089      	lsls	r1, r1, #2
 800d79a:	5809      	ldr	r1, [r1, r0]
 800d79c:	4219      	tst	r1, r3
 800d79e:	d009      	beq.n	800d7b4 <__gethex+0x1d4>
 800d7a0:	42a2      	cmp	r2, r4
 800d7a2:	dd06      	ble.n	800d7b2 <__gethex+0x1d2>
 800d7a4:	0028      	movs	r0, r5
 800d7a6:	1eb1      	subs	r1, r6, #2
 800d7a8:	f000 feb6 	bl	800e518 <__any_on>
 800d7ac:	3402      	adds	r4, #2
 800d7ae:	2800      	cmp	r0, #0
 800d7b0:	d100      	bne.n	800d7b4 <__gethex+0x1d4>
 800d7b2:	2402      	movs	r4, #2
 800d7b4:	0031      	movs	r1, r6
 800d7b6:	0028      	movs	r0, r5
 800d7b8:	f7ff fea8 	bl	800d50c <rshift>
 800d7bc:	19bf      	adds	r7, r7, r6
 800d7be:	9b01      	ldr	r3, [sp, #4]
 800d7c0:	689b      	ldr	r3, [r3, #8]
 800d7c2:	42bb      	cmp	r3, r7
 800d7c4:	da3a      	bge.n	800d83c <__gethex+0x25c>
 800d7c6:	0029      	movs	r1, r5
 800d7c8:	9803      	ldr	r0, [sp, #12]
 800d7ca:	f000 fa51 	bl	800dc70 <_Bfree>
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d7d2:	26a3      	movs	r6, #163	; 0xa3
 800d7d4:	6013      	str	r3, [r2, #0]
 800d7d6:	e78c      	b.n	800d6f2 <__gethex+0x112>
 800d7d8:	3c01      	subs	r4, #1
 800d7da:	7823      	ldrb	r3, [r4, #0]
 800d7dc:	2b2e      	cmp	r3, #46	; 0x2e
 800d7de:	d012      	beq.n	800d806 <__gethex+0x226>
 800d7e0:	9b04      	ldr	r3, [sp, #16]
 800d7e2:	2b20      	cmp	r3, #32
 800d7e4:	d104      	bne.n	800d7f0 <__gethex+0x210>
 800d7e6:	9b05      	ldr	r3, [sp, #20]
 800d7e8:	c340      	stmia	r3!, {r6}
 800d7ea:	2600      	movs	r6, #0
 800d7ec:	9305      	str	r3, [sp, #20]
 800d7ee:	9604      	str	r6, [sp, #16]
 800d7f0:	7820      	ldrb	r0, [r4, #0]
 800d7f2:	f7ff fee0 	bl	800d5b6 <__hexdig_fun>
 800d7f6:	230f      	movs	r3, #15
 800d7f8:	4018      	ands	r0, r3
 800d7fa:	9b04      	ldr	r3, [sp, #16]
 800d7fc:	4098      	lsls	r0, r3
 800d7fe:	3304      	adds	r3, #4
 800d800:	4306      	orrs	r6, r0
 800d802:	9304      	str	r3, [sp, #16]
 800d804:	e7a5      	b.n	800d752 <__gethex+0x172>
 800d806:	9b00      	ldr	r3, [sp, #0]
 800d808:	42a3      	cmp	r3, r4
 800d80a:	d8e9      	bhi.n	800d7e0 <__gethex+0x200>
 800d80c:	2201      	movs	r2, #1
 800d80e:	0020      	movs	r0, r4
 800d810:	4927      	ldr	r1, [pc, #156]	; (800d8b0 <__gethex+0x2d0>)
 800d812:	f7fe feb5 	bl	800c580 <strncmp>
 800d816:	2800      	cmp	r0, #0
 800d818:	d1e2      	bne.n	800d7e0 <__gethex+0x200>
 800d81a:	e79a      	b.n	800d752 <__gethex+0x172>
 800d81c:	9b00      	ldr	r3, [sp, #0]
 800d81e:	2400      	movs	r4, #0
 800d820:	429e      	cmp	r6, r3
 800d822:	dacc      	bge.n	800d7be <__gethex+0x1de>
 800d824:	1b9e      	subs	r6, r3, r6
 800d826:	0029      	movs	r1, r5
 800d828:	0032      	movs	r2, r6
 800d82a:	9803      	ldr	r0, [sp, #12]
 800d82c:	f000 fc40 	bl	800e0b0 <__lshift>
 800d830:	0003      	movs	r3, r0
 800d832:	3314      	adds	r3, #20
 800d834:	0005      	movs	r5, r0
 800d836:	1bbf      	subs	r7, r7, r6
 800d838:	9302      	str	r3, [sp, #8]
 800d83a:	e7c0      	b.n	800d7be <__gethex+0x1de>
 800d83c:	9b01      	ldr	r3, [sp, #4]
 800d83e:	685e      	ldr	r6, [r3, #4]
 800d840:	42be      	cmp	r6, r7
 800d842:	dd70      	ble.n	800d926 <__gethex+0x346>
 800d844:	9b00      	ldr	r3, [sp, #0]
 800d846:	1bf6      	subs	r6, r6, r7
 800d848:	42b3      	cmp	r3, r6
 800d84a:	dc37      	bgt.n	800d8bc <__gethex+0x2dc>
 800d84c:	9b01      	ldr	r3, [sp, #4]
 800d84e:	68db      	ldr	r3, [r3, #12]
 800d850:	2b02      	cmp	r3, #2
 800d852:	d024      	beq.n	800d89e <__gethex+0x2be>
 800d854:	2b03      	cmp	r3, #3
 800d856:	d026      	beq.n	800d8a6 <__gethex+0x2c6>
 800d858:	2b01      	cmp	r3, #1
 800d85a:	d117      	bne.n	800d88c <__gethex+0x2ac>
 800d85c:	9b00      	ldr	r3, [sp, #0]
 800d85e:	42b3      	cmp	r3, r6
 800d860:	d114      	bne.n	800d88c <__gethex+0x2ac>
 800d862:	2b01      	cmp	r3, #1
 800d864:	d10b      	bne.n	800d87e <__gethex+0x29e>
 800d866:	9b01      	ldr	r3, [sp, #4]
 800d868:	9a07      	ldr	r2, [sp, #28]
 800d86a:	685b      	ldr	r3, [r3, #4]
 800d86c:	2662      	movs	r6, #98	; 0x62
 800d86e:	6013      	str	r3, [r2, #0]
 800d870:	2301      	movs	r3, #1
 800d872:	9a02      	ldr	r2, [sp, #8]
 800d874:	612b      	str	r3, [r5, #16]
 800d876:	6013      	str	r3, [r2, #0]
 800d878:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d87a:	601d      	str	r5, [r3, #0]
 800d87c:	e739      	b.n	800d6f2 <__gethex+0x112>
 800d87e:	9900      	ldr	r1, [sp, #0]
 800d880:	0028      	movs	r0, r5
 800d882:	3901      	subs	r1, #1
 800d884:	f000 fe48 	bl	800e518 <__any_on>
 800d888:	2800      	cmp	r0, #0
 800d88a:	d1ec      	bne.n	800d866 <__gethex+0x286>
 800d88c:	0029      	movs	r1, r5
 800d88e:	9803      	ldr	r0, [sp, #12]
 800d890:	f000 f9ee 	bl	800dc70 <_Bfree>
 800d894:	2300      	movs	r3, #0
 800d896:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d898:	2650      	movs	r6, #80	; 0x50
 800d89a:	6013      	str	r3, [r2, #0]
 800d89c:	e729      	b.n	800d6f2 <__gethex+0x112>
 800d89e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d1f3      	bne.n	800d88c <__gethex+0x2ac>
 800d8a4:	e7df      	b.n	800d866 <__gethex+0x286>
 800d8a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d1dc      	bne.n	800d866 <__gethex+0x286>
 800d8ac:	e7ee      	b.n	800d88c <__gethex+0x2ac>
 800d8ae:	46c0      	nop			; (mov r8, r8)
 800d8b0:	0800fbe0 	.word	0x0800fbe0
 800d8b4:	0800fdf4 	.word	0x0800fdf4
 800d8b8:	0800fe05 	.word	0x0800fe05
 800d8bc:	1e77      	subs	r7, r6, #1
 800d8be:	2c00      	cmp	r4, #0
 800d8c0:	d12f      	bne.n	800d922 <__gethex+0x342>
 800d8c2:	2f00      	cmp	r7, #0
 800d8c4:	d004      	beq.n	800d8d0 <__gethex+0x2f0>
 800d8c6:	0039      	movs	r1, r7
 800d8c8:	0028      	movs	r0, r5
 800d8ca:	f000 fe25 	bl	800e518 <__any_on>
 800d8ce:	0004      	movs	r4, r0
 800d8d0:	231f      	movs	r3, #31
 800d8d2:	117a      	asrs	r2, r7, #5
 800d8d4:	401f      	ands	r7, r3
 800d8d6:	3b1e      	subs	r3, #30
 800d8d8:	40bb      	lsls	r3, r7
 800d8da:	9902      	ldr	r1, [sp, #8]
 800d8dc:	0092      	lsls	r2, r2, #2
 800d8de:	5852      	ldr	r2, [r2, r1]
 800d8e0:	421a      	tst	r2, r3
 800d8e2:	d001      	beq.n	800d8e8 <__gethex+0x308>
 800d8e4:	2302      	movs	r3, #2
 800d8e6:	431c      	orrs	r4, r3
 800d8e8:	9b00      	ldr	r3, [sp, #0]
 800d8ea:	0031      	movs	r1, r6
 800d8ec:	1b9b      	subs	r3, r3, r6
 800d8ee:	2602      	movs	r6, #2
 800d8f0:	0028      	movs	r0, r5
 800d8f2:	9300      	str	r3, [sp, #0]
 800d8f4:	f7ff fe0a 	bl	800d50c <rshift>
 800d8f8:	9b01      	ldr	r3, [sp, #4]
 800d8fa:	685f      	ldr	r7, [r3, #4]
 800d8fc:	2c00      	cmp	r4, #0
 800d8fe:	d041      	beq.n	800d984 <__gethex+0x3a4>
 800d900:	9b01      	ldr	r3, [sp, #4]
 800d902:	68db      	ldr	r3, [r3, #12]
 800d904:	2b02      	cmp	r3, #2
 800d906:	d010      	beq.n	800d92a <__gethex+0x34a>
 800d908:	2b03      	cmp	r3, #3
 800d90a:	d012      	beq.n	800d932 <__gethex+0x352>
 800d90c:	2b01      	cmp	r3, #1
 800d90e:	d106      	bne.n	800d91e <__gethex+0x33e>
 800d910:	07a2      	lsls	r2, r4, #30
 800d912:	d504      	bpl.n	800d91e <__gethex+0x33e>
 800d914:	9a02      	ldr	r2, [sp, #8]
 800d916:	6812      	ldr	r2, [r2, #0]
 800d918:	4314      	orrs	r4, r2
 800d91a:	421c      	tst	r4, r3
 800d91c:	d10c      	bne.n	800d938 <__gethex+0x358>
 800d91e:	2310      	movs	r3, #16
 800d920:	e02f      	b.n	800d982 <__gethex+0x3a2>
 800d922:	2401      	movs	r4, #1
 800d924:	e7d4      	b.n	800d8d0 <__gethex+0x2f0>
 800d926:	2601      	movs	r6, #1
 800d928:	e7e8      	b.n	800d8fc <__gethex+0x31c>
 800d92a:	2301      	movs	r3, #1
 800d92c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d92e:	1a9b      	subs	r3, r3, r2
 800d930:	930f      	str	r3, [sp, #60]	; 0x3c
 800d932:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d934:	2b00      	cmp	r3, #0
 800d936:	d0f2      	beq.n	800d91e <__gethex+0x33e>
 800d938:	692b      	ldr	r3, [r5, #16]
 800d93a:	2000      	movs	r0, #0
 800d93c:	9302      	str	r3, [sp, #8]
 800d93e:	009b      	lsls	r3, r3, #2
 800d940:	9304      	str	r3, [sp, #16]
 800d942:	002b      	movs	r3, r5
 800d944:	9a04      	ldr	r2, [sp, #16]
 800d946:	3314      	adds	r3, #20
 800d948:	1899      	adds	r1, r3, r2
 800d94a:	681a      	ldr	r2, [r3, #0]
 800d94c:	1c54      	adds	r4, r2, #1
 800d94e:	d01e      	beq.n	800d98e <__gethex+0x3ae>
 800d950:	3201      	adds	r2, #1
 800d952:	601a      	str	r2, [r3, #0]
 800d954:	002b      	movs	r3, r5
 800d956:	3314      	adds	r3, #20
 800d958:	2e02      	cmp	r6, #2
 800d95a:	d141      	bne.n	800d9e0 <__gethex+0x400>
 800d95c:	9a01      	ldr	r2, [sp, #4]
 800d95e:	9900      	ldr	r1, [sp, #0]
 800d960:	6812      	ldr	r2, [r2, #0]
 800d962:	3a01      	subs	r2, #1
 800d964:	428a      	cmp	r2, r1
 800d966:	d10b      	bne.n	800d980 <__gethex+0x3a0>
 800d968:	221f      	movs	r2, #31
 800d96a:	9800      	ldr	r0, [sp, #0]
 800d96c:	1149      	asrs	r1, r1, #5
 800d96e:	4002      	ands	r2, r0
 800d970:	2001      	movs	r0, #1
 800d972:	0004      	movs	r4, r0
 800d974:	4094      	lsls	r4, r2
 800d976:	0089      	lsls	r1, r1, #2
 800d978:	58cb      	ldr	r3, [r1, r3]
 800d97a:	4223      	tst	r3, r4
 800d97c:	d000      	beq.n	800d980 <__gethex+0x3a0>
 800d97e:	2601      	movs	r6, #1
 800d980:	2320      	movs	r3, #32
 800d982:	431e      	orrs	r6, r3
 800d984:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d986:	601d      	str	r5, [r3, #0]
 800d988:	9b07      	ldr	r3, [sp, #28]
 800d98a:	601f      	str	r7, [r3, #0]
 800d98c:	e6b1      	b.n	800d6f2 <__gethex+0x112>
 800d98e:	c301      	stmia	r3!, {r0}
 800d990:	4299      	cmp	r1, r3
 800d992:	d8da      	bhi.n	800d94a <__gethex+0x36a>
 800d994:	68ab      	ldr	r3, [r5, #8]
 800d996:	9a02      	ldr	r2, [sp, #8]
 800d998:	429a      	cmp	r2, r3
 800d99a:	db18      	blt.n	800d9ce <__gethex+0x3ee>
 800d99c:	6869      	ldr	r1, [r5, #4]
 800d99e:	9803      	ldr	r0, [sp, #12]
 800d9a0:	3101      	adds	r1, #1
 800d9a2:	f000 f921 	bl	800dbe8 <_Balloc>
 800d9a6:	1e04      	subs	r4, r0, #0
 800d9a8:	d104      	bne.n	800d9b4 <__gethex+0x3d4>
 800d9aa:	0022      	movs	r2, r4
 800d9ac:	2184      	movs	r1, #132	; 0x84
 800d9ae:	4b1c      	ldr	r3, [pc, #112]	; (800da20 <__gethex+0x440>)
 800d9b0:	481c      	ldr	r0, [pc, #112]	; (800da24 <__gethex+0x444>)
 800d9b2:	e6c2      	b.n	800d73a <__gethex+0x15a>
 800d9b4:	0029      	movs	r1, r5
 800d9b6:	692a      	ldr	r2, [r5, #16]
 800d9b8:	310c      	adds	r1, #12
 800d9ba:	3202      	adds	r2, #2
 800d9bc:	0092      	lsls	r2, r2, #2
 800d9be:	300c      	adds	r0, #12
 800d9c0:	f7fe fea2 	bl	800c708 <memcpy>
 800d9c4:	0029      	movs	r1, r5
 800d9c6:	9803      	ldr	r0, [sp, #12]
 800d9c8:	f000 f952 	bl	800dc70 <_Bfree>
 800d9cc:	0025      	movs	r5, r4
 800d9ce:	692b      	ldr	r3, [r5, #16]
 800d9d0:	1c5a      	adds	r2, r3, #1
 800d9d2:	612a      	str	r2, [r5, #16]
 800d9d4:	2201      	movs	r2, #1
 800d9d6:	3304      	adds	r3, #4
 800d9d8:	009b      	lsls	r3, r3, #2
 800d9da:	18eb      	adds	r3, r5, r3
 800d9dc:	605a      	str	r2, [r3, #4]
 800d9de:	e7b9      	b.n	800d954 <__gethex+0x374>
 800d9e0:	692a      	ldr	r2, [r5, #16]
 800d9e2:	9902      	ldr	r1, [sp, #8]
 800d9e4:	428a      	cmp	r2, r1
 800d9e6:	dd09      	ble.n	800d9fc <__gethex+0x41c>
 800d9e8:	2101      	movs	r1, #1
 800d9ea:	0028      	movs	r0, r5
 800d9ec:	f7ff fd8e 	bl	800d50c <rshift>
 800d9f0:	9b01      	ldr	r3, [sp, #4]
 800d9f2:	3701      	adds	r7, #1
 800d9f4:	689b      	ldr	r3, [r3, #8]
 800d9f6:	42bb      	cmp	r3, r7
 800d9f8:	dac1      	bge.n	800d97e <__gethex+0x39e>
 800d9fa:	e6e4      	b.n	800d7c6 <__gethex+0x1e6>
 800d9fc:	221f      	movs	r2, #31
 800d9fe:	9c00      	ldr	r4, [sp, #0]
 800da00:	9900      	ldr	r1, [sp, #0]
 800da02:	2601      	movs	r6, #1
 800da04:	4014      	ands	r4, r2
 800da06:	4211      	tst	r1, r2
 800da08:	d0ba      	beq.n	800d980 <__gethex+0x3a0>
 800da0a:	9a04      	ldr	r2, [sp, #16]
 800da0c:	189b      	adds	r3, r3, r2
 800da0e:	3b04      	subs	r3, #4
 800da10:	6818      	ldr	r0, [r3, #0]
 800da12:	f000 f9e1 	bl	800ddd8 <__hi0bits>
 800da16:	2320      	movs	r3, #32
 800da18:	1b1b      	subs	r3, r3, r4
 800da1a:	4298      	cmp	r0, r3
 800da1c:	dbe4      	blt.n	800d9e8 <__gethex+0x408>
 800da1e:	e7af      	b.n	800d980 <__gethex+0x3a0>
 800da20:	0800fdf4 	.word	0x0800fdf4
 800da24:	0800fe05 	.word	0x0800fe05

0800da28 <L_shift>:
 800da28:	2308      	movs	r3, #8
 800da2a:	b570      	push	{r4, r5, r6, lr}
 800da2c:	2520      	movs	r5, #32
 800da2e:	1a9a      	subs	r2, r3, r2
 800da30:	0092      	lsls	r2, r2, #2
 800da32:	1aad      	subs	r5, r5, r2
 800da34:	6843      	ldr	r3, [r0, #4]
 800da36:	6804      	ldr	r4, [r0, #0]
 800da38:	001e      	movs	r6, r3
 800da3a:	40ae      	lsls	r6, r5
 800da3c:	40d3      	lsrs	r3, r2
 800da3e:	4334      	orrs	r4, r6
 800da40:	6004      	str	r4, [r0, #0]
 800da42:	6043      	str	r3, [r0, #4]
 800da44:	3004      	adds	r0, #4
 800da46:	4288      	cmp	r0, r1
 800da48:	d3f4      	bcc.n	800da34 <L_shift+0xc>
 800da4a:	bd70      	pop	{r4, r5, r6, pc}

0800da4c <__match>:
 800da4c:	b530      	push	{r4, r5, lr}
 800da4e:	6803      	ldr	r3, [r0, #0]
 800da50:	780c      	ldrb	r4, [r1, #0]
 800da52:	3301      	adds	r3, #1
 800da54:	2c00      	cmp	r4, #0
 800da56:	d102      	bne.n	800da5e <__match+0x12>
 800da58:	6003      	str	r3, [r0, #0]
 800da5a:	2001      	movs	r0, #1
 800da5c:	bd30      	pop	{r4, r5, pc}
 800da5e:	781a      	ldrb	r2, [r3, #0]
 800da60:	0015      	movs	r5, r2
 800da62:	3d41      	subs	r5, #65	; 0x41
 800da64:	2d19      	cmp	r5, #25
 800da66:	d800      	bhi.n	800da6a <__match+0x1e>
 800da68:	3220      	adds	r2, #32
 800da6a:	3101      	adds	r1, #1
 800da6c:	42a2      	cmp	r2, r4
 800da6e:	d0ef      	beq.n	800da50 <__match+0x4>
 800da70:	2000      	movs	r0, #0
 800da72:	e7f3      	b.n	800da5c <__match+0x10>

0800da74 <__hexnan>:
 800da74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da76:	680b      	ldr	r3, [r1, #0]
 800da78:	b08b      	sub	sp, #44	; 0x2c
 800da7a:	9201      	str	r2, [sp, #4]
 800da7c:	9901      	ldr	r1, [sp, #4]
 800da7e:	115a      	asrs	r2, r3, #5
 800da80:	0092      	lsls	r2, r2, #2
 800da82:	188a      	adds	r2, r1, r2
 800da84:	9202      	str	r2, [sp, #8]
 800da86:	0019      	movs	r1, r3
 800da88:	221f      	movs	r2, #31
 800da8a:	4011      	ands	r1, r2
 800da8c:	9008      	str	r0, [sp, #32]
 800da8e:	9106      	str	r1, [sp, #24]
 800da90:	4213      	tst	r3, r2
 800da92:	d002      	beq.n	800da9a <__hexnan+0x26>
 800da94:	9b02      	ldr	r3, [sp, #8]
 800da96:	3304      	adds	r3, #4
 800da98:	9302      	str	r3, [sp, #8]
 800da9a:	9b02      	ldr	r3, [sp, #8]
 800da9c:	2500      	movs	r5, #0
 800da9e:	1f1f      	subs	r7, r3, #4
 800daa0:	003e      	movs	r6, r7
 800daa2:	003c      	movs	r4, r7
 800daa4:	9b08      	ldr	r3, [sp, #32]
 800daa6:	603d      	str	r5, [r7, #0]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	9507      	str	r5, [sp, #28]
 800daac:	9305      	str	r3, [sp, #20]
 800daae:	9503      	str	r5, [sp, #12]
 800dab0:	9b05      	ldr	r3, [sp, #20]
 800dab2:	3301      	adds	r3, #1
 800dab4:	9309      	str	r3, [sp, #36]	; 0x24
 800dab6:	9b05      	ldr	r3, [sp, #20]
 800dab8:	785b      	ldrb	r3, [r3, #1]
 800daba:	9304      	str	r3, [sp, #16]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d028      	beq.n	800db12 <__hexnan+0x9e>
 800dac0:	9804      	ldr	r0, [sp, #16]
 800dac2:	f7ff fd78 	bl	800d5b6 <__hexdig_fun>
 800dac6:	2800      	cmp	r0, #0
 800dac8:	d154      	bne.n	800db74 <__hexnan+0x100>
 800daca:	9b04      	ldr	r3, [sp, #16]
 800dacc:	2b20      	cmp	r3, #32
 800dace:	d819      	bhi.n	800db04 <__hexnan+0x90>
 800dad0:	9b03      	ldr	r3, [sp, #12]
 800dad2:	9a07      	ldr	r2, [sp, #28]
 800dad4:	4293      	cmp	r3, r2
 800dad6:	dd12      	ble.n	800dafe <__hexnan+0x8a>
 800dad8:	42b4      	cmp	r4, r6
 800dada:	d206      	bcs.n	800daea <__hexnan+0x76>
 800dadc:	2d07      	cmp	r5, #7
 800dade:	dc04      	bgt.n	800daea <__hexnan+0x76>
 800dae0:	002a      	movs	r2, r5
 800dae2:	0031      	movs	r1, r6
 800dae4:	0020      	movs	r0, r4
 800dae6:	f7ff ff9f 	bl	800da28 <L_shift>
 800daea:	9b01      	ldr	r3, [sp, #4]
 800daec:	2508      	movs	r5, #8
 800daee:	429c      	cmp	r4, r3
 800daf0:	d905      	bls.n	800dafe <__hexnan+0x8a>
 800daf2:	1f26      	subs	r6, r4, #4
 800daf4:	2500      	movs	r5, #0
 800daf6:	0034      	movs	r4, r6
 800daf8:	9b03      	ldr	r3, [sp, #12]
 800dafa:	6035      	str	r5, [r6, #0]
 800dafc:	9307      	str	r3, [sp, #28]
 800dafe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db00:	9305      	str	r3, [sp, #20]
 800db02:	e7d5      	b.n	800dab0 <__hexnan+0x3c>
 800db04:	9b04      	ldr	r3, [sp, #16]
 800db06:	2b29      	cmp	r3, #41	; 0x29
 800db08:	d159      	bne.n	800dbbe <__hexnan+0x14a>
 800db0a:	9b05      	ldr	r3, [sp, #20]
 800db0c:	9a08      	ldr	r2, [sp, #32]
 800db0e:	3302      	adds	r3, #2
 800db10:	6013      	str	r3, [r2, #0]
 800db12:	9b03      	ldr	r3, [sp, #12]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d052      	beq.n	800dbbe <__hexnan+0x14a>
 800db18:	42b4      	cmp	r4, r6
 800db1a:	d206      	bcs.n	800db2a <__hexnan+0xb6>
 800db1c:	2d07      	cmp	r5, #7
 800db1e:	dc04      	bgt.n	800db2a <__hexnan+0xb6>
 800db20:	002a      	movs	r2, r5
 800db22:	0031      	movs	r1, r6
 800db24:	0020      	movs	r0, r4
 800db26:	f7ff ff7f 	bl	800da28 <L_shift>
 800db2a:	9b01      	ldr	r3, [sp, #4]
 800db2c:	429c      	cmp	r4, r3
 800db2e:	d935      	bls.n	800db9c <__hexnan+0x128>
 800db30:	001a      	movs	r2, r3
 800db32:	0023      	movs	r3, r4
 800db34:	cb02      	ldmia	r3!, {r1}
 800db36:	c202      	stmia	r2!, {r1}
 800db38:	429f      	cmp	r7, r3
 800db3a:	d2fb      	bcs.n	800db34 <__hexnan+0xc0>
 800db3c:	9b02      	ldr	r3, [sp, #8]
 800db3e:	1c62      	adds	r2, r4, #1
 800db40:	1ed9      	subs	r1, r3, #3
 800db42:	2304      	movs	r3, #4
 800db44:	4291      	cmp	r1, r2
 800db46:	d305      	bcc.n	800db54 <__hexnan+0xe0>
 800db48:	9b02      	ldr	r3, [sp, #8]
 800db4a:	3b04      	subs	r3, #4
 800db4c:	1b1b      	subs	r3, r3, r4
 800db4e:	089b      	lsrs	r3, r3, #2
 800db50:	3301      	adds	r3, #1
 800db52:	009b      	lsls	r3, r3, #2
 800db54:	9a01      	ldr	r2, [sp, #4]
 800db56:	18d3      	adds	r3, r2, r3
 800db58:	2200      	movs	r2, #0
 800db5a:	c304      	stmia	r3!, {r2}
 800db5c:	429f      	cmp	r7, r3
 800db5e:	d2fc      	bcs.n	800db5a <__hexnan+0xe6>
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d104      	bne.n	800db70 <__hexnan+0xfc>
 800db66:	9b01      	ldr	r3, [sp, #4]
 800db68:	429f      	cmp	r7, r3
 800db6a:	d126      	bne.n	800dbba <__hexnan+0x146>
 800db6c:	2301      	movs	r3, #1
 800db6e:	603b      	str	r3, [r7, #0]
 800db70:	2005      	movs	r0, #5
 800db72:	e025      	b.n	800dbc0 <__hexnan+0x14c>
 800db74:	9b03      	ldr	r3, [sp, #12]
 800db76:	3501      	adds	r5, #1
 800db78:	3301      	adds	r3, #1
 800db7a:	9303      	str	r3, [sp, #12]
 800db7c:	2d08      	cmp	r5, #8
 800db7e:	dd06      	ble.n	800db8e <__hexnan+0x11a>
 800db80:	9b01      	ldr	r3, [sp, #4]
 800db82:	429c      	cmp	r4, r3
 800db84:	d9bb      	bls.n	800dafe <__hexnan+0x8a>
 800db86:	2300      	movs	r3, #0
 800db88:	2501      	movs	r5, #1
 800db8a:	3c04      	subs	r4, #4
 800db8c:	6023      	str	r3, [r4, #0]
 800db8e:	220f      	movs	r2, #15
 800db90:	6823      	ldr	r3, [r4, #0]
 800db92:	4010      	ands	r0, r2
 800db94:	011b      	lsls	r3, r3, #4
 800db96:	4303      	orrs	r3, r0
 800db98:	6023      	str	r3, [r4, #0]
 800db9a:	e7b0      	b.n	800dafe <__hexnan+0x8a>
 800db9c:	9b06      	ldr	r3, [sp, #24]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d0de      	beq.n	800db60 <__hexnan+0xec>
 800dba2:	2320      	movs	r3, #32
 800dba4:	9a06      	ldr	r2, [sp, #24]
 800dba6:	9902      	ldr	r1, [sp, #8]
 800dba8:	1a9b      	subs	r3, r3, r2
 800dbaa:	2201      	movs	r2, #1
 800dbac:	4252      	negs	r2, r2
 800dbae:	40da      	lsrs	r2, r3
 800dbb0:	3904      	subs	r1, #4
 800dbb2:	680b      	ldr	r3, [r1, #0]
 800dbb4:	4013      	ands	r3, r2
 800dbb6:	600b      	str	r3, [r1, #0]
 800dbb8:	e7d2      	b.n	800db60 <__hexnan+0xec>
 800dbba:	3f04      	subs	r7, #4
 800dbbc:	e7d0      	b.n	800db60 <__hexnan+0xec>
 800dbbe:	2004      	movs	r0, #4
 800dbc0:	b00b      	add	sp, #44	; 0x2c
 800dbc2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800dbc4 <__ascii_mbtowc>:
 800dbc4:	b082      	sub	sp, #8
 800dbc6:	2900      	cmp	r1, #0
 800dbc8:	d100      	bne.n	800dbcc <__ascii_mbtowc+0x8>
 800dbca:	a901      	add	r1, sp, #4
 800dbcc:	1e10      	subs	r0, r2, #0
 800dbce:	d006      	beq.n	800dbde <__ascii_mbtowc+0x1a>
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d006      	beq.n	800dbe2 <__ascii_mbtowc+0x1e>
 800dbd4:	7813      	ldrb	r3, [r2, #0]
 800dbd6:	600b      	str	r3, [r1, #0]
 800dbd8:	7810      	ldrb	r0, [r2, #0]
 800dbda:	1e43      	subs	r3, r0, #1
 800dbdc:	4198      	sbcs	r0, r3
 800dbde:	b002      	add	sp, #8
 800dbe0:	4770      	bx	lr
 800dbe2:	2002      	movs	r0, #2
 800dbe4:	4240      	negs	r0, r0
 800dbe6:	e7fa      	b.n	800dbde <__ascii_mbtowc+0x1a>

0800dbe8 <_Balloc>:
 800dbe8:	b570      	push	{r4, r5, r6, lr}
 800dbea:	69c5      	ldr	r5, [r0, #28]
 800dbec:	0006      	movs	r6, r0
 800dbee:	000c      	movs	r4, r1
 800dbf0:	2d00      	cmp	r5, #0
 800dbf2:	d10e      	bne.n	800dc12 <_Balloc+0x2a>
 800dbf4:	2010      	movs	r0, #16
 800dbf6:	f7fc fc89 	bl	800a50c <malloc>
 800dbfa:	1e02      	subs	r2, r0, #0
 800dbfc:	61f0      	str	r0, [r6, #28]
 800dbfe:	d104      	bne.n	800dc0a <_Balloc+0x22>
 800dc00:	216b      	movs	r1, #107	; 0x6b
 800dc02:	4b19      	ldr	r3, [pc, #100]	; (800dc68 <_Balloc+0x80>)
 800dc04:	4819      	ldr	r0, [pc, #100]	; (800dc6c <_Balloc+0x84>)
 800dc06:	f7fc fc63 	bl	800a4d0 <__assert_func>
 800dc0a:	6045      	str	r5, [r0, #4]
 800dc0c:	6085      	str	r5, [r0, #8]
 800dc0e:	6005      	str	r5, [r0, #0]
 800dc10:	60c5      	str	r5, [r0, #12]
 800dc12:	69f5      	ldr	r5, [r6, #28]
 800dc14:	68eb      	ldr	r3, [r5, #12]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d013      	beq.n	800dc42 <_Balloc+0x5a>
 800dc1a:	69f3      	ldr	r3, [r6, #28]
 800dc1c:	00a2      	lsls	r2, r4, #2
 800dc1e:	68db      	ldr	r3, [r3, #12]
 800dc20:	189b      	adds	r3, r3, r2
 800dc22:	6818      	ldr	r0, [r3, #0]
 800dc24:	2800      	cmp	r0, #0
 800dc26:	d118      	bne.n	800dc5a <_Balloc+0x72>
 800dc28:	2101      	movs	r1, #1
 800dc2a:	000d      	movs	r5, r1
 800dc2c:	40a5      	lsls	r5, r4
 800dc2e:	1d6a      	adds	r2, r5, #5
 800dc30:	0030      	movs	r0, r6
 800dc32:	0092      	lsls	r2, r2, #2
 800dc34:	f001 fd1a 	bl	800f66c <_calloc_r>
 800dc38:	2800      	cmp	r0, #0
 800dc3a:	d00c      	beq.n	800dc56 <_Balloc+0x6e>
 800dc3c:	6044      	str	r4, [r0, #4]
 800dc3e:	6085      	str	r5, [r0, #8]
 800dc40:	e00d      	b.n	800dc5e <_Balloc+0x76>
 800dc42:	2221      	movs	r2, #33	; 0x21
 800dc44:	2104      	movs	r1, #4
 800dc46:	0030      	movs	r0, r6
 800dc48:	f001 fd10 	bl	800f66c <_calloc_r>
 800dc4c:	69f3      	ldr	r3, [r6, #28]
 800dc4e:	60e8      	str	r0, [r5, #12]
 800dc50:	68db      	ldr	r3, [r3, #12]
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d1e1      	bne.n	800dc1a <_Balloc+0x32>
 800dc56:	2000      	movs	r0, #0
 800dc58:	bd70      	pop	{r4, r5, r6, pc}
 800dc5a:	6802      	ldr	r2, [r0, #0]
 800dc5c:	601a      	str	r2, [r3, #0]
 800dc5e:	2300      	movs	r3, #0
 800dc60:	6103      	str	r3, [r0, #16]
 800dc62:	60c3      	str	r3, [r0, #12]
 800dc64:	e7f8      	b.n	800dc58 <_Balloc+0x70>
 800dc66:	46c0      	nop			; (mov r8, r8)
 800dc68:	0800fd85 	.word	0x0800fd85
 800dc6c:	0800fe65 	.word	0x0800fe65

0800dc70 <_Bfree>:
 800dc70:	b570      	push	{r4, r5, r6, lr}
 800dc72:	69c6      	ldr	r6, [r0, #28]
 800dc74:	0005      	movs	r5, r0
 800dc76:	000c      	movs	r4, r1
 800dc78:	2e00      	cmp	r6, #0
 800dc7a:	d10e      	bne.n	800dc9a <_Bfree+0x2a>
 800dc7c:	2010      	movs	r0, #16
 800dc7e:	f7fc fc45 	bl	800a50c <malloc>
 800dc82:	1e02      	subs	r2, r0, #0
 800dc84:	61e8      	str	r0, [r5, #28]
 800dc86:	d104      	bne.n	800dc92 <_Bfree+0x22>
 800dc88:	218f      	movs	r1, #143	; 0x8f
 800dc8a:	4b09      	ldr	r3, [pc, #36]	; (800dcb0 <_Bfree+0x40>)
 800dc8c:	4809      	ldr	r0, [pc, #36]	; (800dcb4 <_Bfree+0x44>)
 800dc8e:	f7fc fc1f 	bl	800a4d0 <__assert_func>
 800dc92:	6046      	str	r6, [r0, #4]
 800dc94:	6086      	str	r6, [r0, #8]
 800dc96:	6006      	str	r6, [r0, #0]
 800dc98:	60c6      	str	r6, [r0, #12]
 800dc9a:	2c00      	cmp	r4, #0
 800dc9c:	d007      	beq.n	800dcae <_Bfree+0x3e>
 800dc9e:	69eb      	ldr	r3, [r5, #28]
 800dca0:	6862      	ldr	r2, [r4, #4]
 800dca2:	68db      	ldr	r3, [r3, #12]
 800dca4:	0092      	lsls	r2, r2, #2
 800dca6:	189b      	adds	r3, r3, r2
 800dca8:	681a      	ldr	r2, [r3, #0]
 800dcaa:	6022      	str	r2, [r4, #0]
 800dcac:	601c      	str	r4, [r3, #0]
 800dcae:	bd70      	pop	{r4, r5, r6, pc}
 800dcb0:	0800fd85 	.word	0x0800fd85
 800dcb4:	0800fe65 	.word	0x0800fe65

0800dcb8 <__multadd>:
 800dcb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dcba:	000e      	movs	r6, r1
 800dcbc:	9001      	str	r0, [sp, #4]
 800dcbe:	000c      	movs	r4, r1
 800dcc0:	001d      	movs	r5, r3
 800dcc2:	2000      	movs	r0, #0
 800dcc4:	690f      	ldr	r7, [r1, #16]
 800dcc6:	3614      	adds	r6, #20
 800dcc8:	6833      	ldr	r3, [r6, #0]
 800dcca:	3001      	adds	r0, #1
 800dccc:	b299      	uxth	r1, r3
 800dcce:	4351      	muls	r1, r2
 800dcd0:	0c1b      	lsrs	r3, r3, #16
 800dcd2:	4353      	muls	r3, r2
 800dcd4:	1949      	adds	r1, r1, r5
 800dcd6:	0c0d      	lsrs	r5, r1, #16
 800dcd8:	195b      	adds	r3, r3, r5
 800dcda:	0c1d      	lsrs	r5, r3, #16
 800dcdc:	b289      	uxth	r1, r1
 800dcde:	041b      	lsls	r3, r3, #16
 800dce0:	185b      	adds	r3, r3, r1
 800dce2:	c608      	stmia	r6!, {r3}
 800dce4:	4287      	cmp	r7, r0
 800dce6:	dcef      	bgt.n	800dcc8 <__multadd+0x10>
 800dce8:	2d00      	cmp	r5, #0
 800dcea:	d022      	beq.n	800dd32 <__multadd+0x7a>
 800dcec:	68a3      	ldr	r3, [r4, #8]
 800dcee:	42bb      	cmp	r3, r7
 800dcf0:	dc19      	bgt.n	800dd26 <__multadd+0x6e>
 800dcf2:	6861      	ldr	r1, [r4, #4]
 800dcf4:	9801      	ldr	r0, [sp, #4]
 800dcf6:	3101      	adds	r1, #1
 800dcf8:	f7ff ff76 	bl	800dbe8 <_Balloc>
 800dcfc:	1e06      	subs	r6, r0, #0
 800dcfe:	d105      	bne.n	800dd0c <__multadd+0x54>
 800dd00:	0032      	movs	r2, r6
 800dd02:	21ba      	movs	r1, #186	; 0xba
 800dd04:	4b0c      	ldr	r3, [pc, #48]	; (800dd38 <__multadd+0x80>)
 800dd06:	480d      	ldr	r0, [pc, #52]	; (800dd3c <__multadd+0x84>)
 800dd08:	f7fc fbe2 	bl	800a4d0 <__assert_func>
 800dd0c:	0021      	movs	r1, r4
 800dd0e:	6922      	ldr	r2, [r4, #16]
 800dd10:	310c      	adds	r1, #12
 800dd12:	3202      	adds	r2, #2
 800dd14:	0092      	lsls	r2, r2, #2
 800dd16:	300c      	adds	r0, #12
 800dd18:	f7fe fcf6 	bl	800c708 <memcpy>
 800dd1c:	0021      	movs	r1, r4
 800dd1e:	9801      	ldr	r0, [sp, #4]
 800dd20:	f7ff ffa6 	bl	800dc70 <_Bfree>
 800dd24:	0034      	movs	r4, r6
 800dd26:	1d3b      	adds	r3, r7, #4
 800dd28:	009b      	lsls	r3, r3, #2
 800dd2a:	18e3      	adds	r3, r4, r3
 800dd2c:	605d      	str	r5, [r3, #4]
 800dd2e:	1c7b      	adds	r3, r7, #1
 800dd30:	6123      	str	r3, [r4, #16]
 800dd32:	0020      	movs	r0, r4
 800dd34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dd36:	46c0      	nop			; (mov r8, r8)
 800dd38:	0800fdf4 	.word	0x0800fdf4
 800dd3c:	0800fe65 	.word	0x0800fe65

0800dd40 <__s2b>:
 800dd40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd42:	0006      	movs	r6, r0
 800dd44:	0018      	movs	r0, r3
 800dd46:	000c      	movs	r4, r1
 800dd48:	3008      	adds	r0, #8
 800dd4a:	2109      	movs	r1, #9
 800dd4c:	9301      	str	r3, [sp, #4]
 800dd4e:	0015      	movs	r5, r2
 800dd50:	f7f2 fa80 	bl	8000254 <__divsi3>
 800dd54:	2301      	movs	r3, #1
 800dd56:	2100      	movs	r1, #0
 800dd58:	4283      	cmp	r3, r0
 800dd5a:	db0a      	blt.n	800dd72 <__s2b+0x32>
 800dd5c:	0030      	movs	r0, r6
 800dd5e:	f7ff ff43 	bl	800dbe8 <_Balloc>
 800dd62:	1e01      	subs	r1, r0, #0
 800dd64:	d108      	bne.n	800dd78 <__s2b+0x38>
 800dd66:	000a      	movs	r2, r1
 800dd68:	4b19      	ldr	r3, [pc, #100]	; (800ddd0 <__s2b+0x90>)
 800dd6a:	481a      	ldr	r0, [pc, #104]	; (800ddd4 <__s2b+0x94>)
 800dd6c:	31d3      	adds	r1, #211	; 0xd3
 800dd6e:	f7fc fbaf 	bl	800a4d0 <__assert_func>
 800dd72:	005b      	lsls	r3, r3, #1
 800dd74:	3101      	adds	r1, #1
 800dd76:	e7ef      	b.n	800dd58 <__s2b+0x18>
 800dd78:	9b08      	ldr	r3, [sp, #32]
 800dd7a:	6143      	str	r3, [r0, #20]
 800dd7c:	2301      	movs	r3, #1
 800dd7e:	6103      	str	r3, [r0, #16]
 800dd80:	2d09      	cmp	r5, #9
 800dd82:	dd18      	ble.n	800ddb6 <__s2b+0x76>
 800dd84:	0023      	movs	r3, r4
 800dd86:	3309      	adds	r3, #9
 800dd88:	001f      	movs	r7, r3
 800dd8a:	9300      	str	r3, [sp, #0]
 800dd8c:	1964      	adds	r4, r4, r5
 800dd8e:	783b      	ldrb	r3, [r7, #0]
 800dd90:	220a      	movs	r2, #10
 800dd92:	0030      	movs	r0, r6
 800dd94:	3b30      	subs	r3, #48	; 0x30
 800dd96:	f7ff ff8f 	bl	800dcb8 <__multadd>
 800dd9a:	3701      	adds	r7, #1
 800dd9c:	0001      	movs	r1, r0
 800dd9e:	42a7      	cmp	r7, r4
 800dda0:	d1f5      	bne.n	800dd8e <__s2b+0x4e>
 800dda2:	002c      	movs	r4, r5
 800dda4:	9b00      	ldr	r3, [sp, #0]
 800dda6:	3c08      	subs	r4, #8
 800dda8:	191c      	adds	r4, r3, r4
 800ddaa:	002f      	movs	r7, r5
 800ddac:	9b01      	ldr	r3, [sp, #4]
 800ddae:	429f      	cmp	r7, r3
 800ddb0:	db04      	blt.n	800ddbc <__s2b+0x7c>
 800ddb2:	0008      	movs	r0, r1
 800ddb4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ddb6:	2509      	movs	r5, #9
 800ddb8:	340a      	adds	r4, #10
 800ddba:	e7f6      	b.n	800ddaa <__s2b+0x6a>
 800ddbc:	1b63      	subs	r3, r4, r5
 800ddbe:	5ddb      	ldrb	r3, [r3, r7]
 800ddc0:	220a      	movs	r2, #10
 800ddc2:	0030      	movs	r0, r6
 800ddc4:	3b30      	subs	r3, #48	; 0x30
 800ddc6:	f7ff ff77 	bl	800dcb8 <__multadd>
 800ddca:	3701      	adds	r7, #1
 800ddcc:	0001      	movs	r1, r0
 800ddce:	e7ed      	b.n	800ddac <__s2b+0x6c>
 800ddd0:	0800fdf4 	.word	0x0800fdf4
 800ddd4:	0800fe65 	.word	0x0800fe65

0800ddd8 <__hi0bits>:
 800ddd8:	0003      	movs	r3, r0
 800ddda:	0c02      	lsrs	r2, r0, #16
 800dddc:	2000      	movs	r0, #0
 800ddde:	4282      	cmp	r2, r0
 800dde0:	d101      	bne.n	800dde6 <__hi0bits+0xe>
 800dde2:	041b      	lsls	r3, r3, #16
 800dde4:	3010      	adds	r0, #16
 800dde6:	0e1a      	lsrs	r2, r3, #24
 800dde8:	d101      	bne.n	800ddee <__hi0bits+0x16>
 800ddea:	3008      	adds	r0, #8
 800ddec:	021b      	lsls	r3, r3, #8
 800ddee:	0f1a      	lsrs	r2, r3, #28
 800ddf0:	d101      	bne.n	800ddf6 <__hi0bits+0x1e>
 800ddf2:	3004      	adds	r0, #4
 800ddf4:	011b      	lsls	r3, r3, #4
 800ddf6:	0f9a      	lsrs	r2, r3, #30
 800ddf8:	d101      	bne.n	800ddfe <__hi0bits+0x26>
 800ddfa:	3002      	adds	r0, #2
 800ddfc:	009b      	lsls	r3, r3, #2
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	db03      	blt.n	800de0a <__hi0bits+0x32>
 800de02:	3001      	adds	r0, #1
 800de04:	005b      	lsls	r3, r3, #1
 800de06:	d400      	bmi.n	800de0a <__hi0bits+0x32>
 800de08:	2020      	movs	r0, #32
 800de0a:	4770      	bx	lr

0800de0c <__lo0bits>:
 800de0c:	6803      	ldr	r3, [r0, #0]
 800de0e:	0001      	movs	r1, r0
 800de10:	2207      	movs	r2, #7
 800de12:	0018      	movs	r0, r3
 800de14:	4010      	ands	r0, r2
 800de16:	4213      	tst	r3, r2
 800de18:	d00d      	beq.n	800de36 <__lo0bits+0x2a>
 800de1a:	3a06      	subs	r2, #6
 800de1c:	2000      	movs	r0, #0
 800de1e:	4213      	tst	r3, r2
 800de20:	d105      	bne.n	800de2e <__lo0bits+0x22>
 800de22:	3002      	adds	r0, #2
 800de24:	4203      	tst	r3, r0
 800de26:	d003      	beq.n	800de30 <__lo0bits+0x24>
 800de28:	40d3      	lsrs	r3, r2
 800de2a:	0010      	movs	r0, r2
 800de2c:	600b      	str	r3, [r1, #0]
 800de2e:	4770      	bx	lr
 800de30:	089b      	lsrs	r3, r3, #2
 800de32:	600b      	str	r3, [r1, #0]
 800de34:	e7fb      	b.n	800de2e <__lo0bits+0x22>
 800de36:	b29a      	uxth	r2, r3
 800de38:	2a00      	cmp	r2, #0
 800de3a:	d101      	bne.n	800de40 <__lo0bits+0x34>
 800de3c:	2010      	movs	r0, #16
 800de3e:	0c1b      	lsrs	r3, r3, #16
 800de40:	b2da      	uxtb	r2, r3
 800de42:	2a00      	cmp	r2, #0
 800de44:	d101      	bne.n	800de4a <__lo0bits+0x3e>
 800de46:	3008      	adds	r0, #8
 800de48:	0a1b      	lsrs	r3, r3, #8
 800de4a:	071a      	lsls	r2, r3, #28
 800de4c:	d101      	bne.n	800de52 <__lo0bits+0x46>
 800de4e:	3004      	adds	r0, #4
 800de50:	091b      	lsrs	r3, r3, #4
 800de52:	079a      	lsls	r2, r3, #30
 800de54:	d101      	bne.n	800de5a <__lo0bits+0x4e>
 800de56:	3002      	adds	r0, #2
 800de58:	089b      	lsrs	r3, r3, #2
 800de5a:	07da      	lsls	r2, r3, #31
 800de5c:	d4e9      	bmi.n	800de32 <__lo0bits+0x26>
 800de5e:	3001      	adds	r0, #1
 800de60:	085b      	lsrs	r3, r3, #1
 800de62:	d1e6      	bne.n	800de32 <__lo0bits+0x26>
 800de64:	2020      	movs	r0, #32
 800de66:	e7e2      	b.n	800de2e <__lo0bits+0x22>

0800de68 <__i2b>:
 800de68:	b510      	push	{r4, lr}
 800de6a:	000c      	movs	r4, r1
 800de6c:	2101      	movs	r1, #1
 800de6e:	f7ff febb 	bl	800dbe8 <_Balloc>
 800de72:	2800      	cmp	r0, #0
 800de74:	d107      	bne.n	800de86 <__i2b+0x1e>
 800de76:	2146      	movs	r1, #70	; 0x46
 800de78:	4c05      	ldr	r4, [pc, #20]	; (800de90 <__i2b+0x28>)
 800de7a:	0002      	movs	r2, r0
 800de7c:	4b05      	ldr	r3, [pc, #20]	; (800de94 <__i2b+0x2c>)
 800de7e:	0020      	movs	r0, r4
 800de80:	31ff      	adds	r1, #255	; 0xff
 800de82:	f7fc fb25 	bl	800a4d0 <__assert_func>
 800de86:	2301      	movs	r3, #1
 800de88:	6144      	str	r4, [r0, #20]
 800de8a:	6103      	str	r3, [r0, #16]
 800de8c:	bd10      	pop	{r4, pc}
 800de8e:	46c0      	nop			; (mov r8, r8)
 800de90:	0800fe65 	.word	0x0800fe65
 800de94:	0800fdf4 	.word	0x0800fdf4

0800de98 <__multiply>:
 800de98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de9a:	0015      	movs	r5, r2
 800de9c:	690a      	ldr	r2, [r1, #16]
 800de9e:	692b      	ldr	r3, [r5, #16]
 800dea0:	000c      	movs	r4, r1
 800dea2:	b08b      	sub	sp, #44	; 0x2c
 800dea4:	429a      	cmp	r2, r3
 800dea6:	da01      	bge.n	800deac <__multiply+0x14>
 800dea8:	002c      	movs	r4, r5
 800deaa:	000d      	movs	r5, r1
 800deac:	6927      	ldr	r7, [r4, #16]
 800deae:	692e      	ldr	r6, [r5, #16]
 800deb0:	6861      	ldr	r1, [r4, #4]
 800deb2:	19bb      	adds	r3, r7, r6
 800deb4:	9303      	str	r3, [sp, #12]
 800deb6:	68a3      	ldr	r3, [r4, #8]
 800deb8:	19ba      	adds	r2, r7, r6
 800deba:	4293      	cmp	r3, r2
 800debc:	da00      	bge.n	800dec0 <__multiply+0x28>
 800debe:	3101      	adds	r1, #1
 800dec0:	f7ff fe92 	bl	800dbe8 <_Balloc>
 800dec4:	9002      	str	r0, [sp, #8]
 800dec6:	2800      	cmp	r0, #0
 800dec8:	d106      	bne.n	800ded8 <__multiply+0x40>
 800deca:	21b1      	movs	r1, #177	; 0xb1
 800decc:	4b48      	ldr	r3, [pc, #288]	; (800dff0 <__multiply+0x158>)
 800dece:	4849      	ldr	r0, [pc, #292]	; (800dff4 <__multiply+0x15c>)
 800ded0:	9a02      	ldr	r2, [sp, #8]
 800ded2:	0049      	lsls	r1, r1, #1
 800ded4:	f7fc fafc 	bl	800a4d0 <__assert_func>
 800ded8:	9b02      	ldr	r3, [sp, #8]
 800deda:	2200      	movs	r2, #0
 800dedc:	3314      	adds	r3, #20
 800dede:	469c      	mov	ip, r3
 800dee0:	19bb      	adds	r3, r7, r6
 800dee2:	009b      	lsls	r3, r3, #2
 800dee4:	4463      	add	r3, ip
 800dee6:	9304      	str	r3, [sp, #16]
 800dee8:	4663      	mov	r3, ip
 800deea:	9904      	ldr	r1, [sp, #16]
 800deec:	428b      	cmp	r3, r1
 800deee:	d32a      	bcc.n	800df46 <__multiply+0xae>
 800def0:	0023      	movs	r3, r4
 800def2:	00bf      	lsls	r7, r7, #2
 800def4:	3314      	adds	r3, #20
 800def6:	3514      	adds	r5, #20
 800def8:	9308      	str	r3, [sp, #32]
 800defa:	00b6      	lsls	r6, r6, #2
 800defc:	19db      	adds	r3, r3, r7
 800defe:	9305      	str	r3, [sp, #20]
 800df00:	19ab      	adds	r3, r5, r6
 800df02:	9309      	str	r3, [sp, #36]	; 0x24
 800df04:	2304      	movs	r3, #4
 800df06:	9306      	str	r3, [sp, #24]
 800df08:	0023      	movs	r3, r4
 800df0a:	9a05      	ldr	r2, [sp, #20]
 800df0c:	3315      	adds	r3, #21
 800df0e:	9501      	str	r5, [sp, #4]
 800df10:	429a      	cmp	r2, r3
 800df12:	d305      	bcc.n	800df20 <__multiply+0x88>
 800df14:	1b13      	subs	r3, r2, r4
 800df16:	3b15      	subs	r3, #21
 800df18:	089b      	lsrs	r3, r3, #2
 800df1a:	3301      	adds	r3, #1
 800df1c:	009b      	lsls	r3, r3, #2
 800df1e:	9306      	str	r3, [sp, #24]
 800df20:	9b01      	ldr	r3, [sp, #4]
 800df22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df24:	4293      	cmp	r3, r2
 800df26:	d310      	bcc.n	800df4a <__multiply+0xb2>
 800df28:	9b03      	ldr	r3, [sp, #12]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	dd05      	ble.n	800df3a <__multiply+0xa2>
 800df2e:	9b04      	ldr	r3, [sp, #16]
 800df30:	3b04      	subs	r3, #4
 800df32:	9304      	str	r3, [sp, #16]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d056      	beq.n	800dfe8 <__multiply+0x150>
 800df3a:	9b02      	ldr	r3, [sp, #8]
 800df3c:	9a03      	ldr	r2, [sp, #12]
 800df3e:	0018      	movs	r0, r3
 800df40:	611a      	str	r2, [r3, #16]
 800df42:	b00b      	add	sp, #44	; 0x2c
 800df44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df46:	c304      	stmia	r3!, {r2}
 800df48:	e7cf      	b.n	800deea <__multiply+0x52>
 800df4a:	9b01      	ldr	r3, [sp, #4]
 800df4c:	6818      	ldr	r0, [r3, #0]
 800df4e:	b280      	uxth	r0, r0
 800df50:	2800      	cmp	r0, #0
 800df52:	d01e      	beq.n	800df92 <__multiply+0xfa>
 800df54:	4667      	mov	r7, ip
 800df56:	2500      	movs	r5, #0
 800df58:	9e08      	ldr	r6, [sp, #32]
 800df5a:	ce02      	ldmia	r6!, {r1}
 800df5c:	683b      	ldr	r3, [r7, #0]
 800df5e:	9307      	str	r3, [sp, #28]
 800df60:	b28b      	uxth	r3, r1
 800df62:	4343      	muls	r3, r0
 800df64:	001a      	movs	r2, r3
 800df66:	466b      	mov	r3, sp
 800df68:	8b9b      	ldrh	r3, [r3, #28]
 800df6a:	18d3      	adds	r3, r2, r3
 800df6c:	195b      	adds	r3, r3, r5
 800df6e:	0c0d      	lsrs	r5, r1, #16
 800df70:	4345      	muls	r5, r0
 800df72:	9a07      	ldr	r2, [sp, #28]
 800df74:	0c11      	lsrs	r1, r2, #16
 800df76:	1869      	adds	r1, r5, r1
 800df78:	0c1a      	lsrs	r2, r3, #16
 800df7a:	188a      	adds	r2, r1, r2
 800df7c:	b29b      	uxth	r3, r3
 800df7e:	0c15      	lsrs	r5, r2, #16
 800df80:	0412      	lsls	r2, r2, #16
 800df82:	431a      	orrs	r2, r3
 800df84:	9b05      	ldr	r3, [sp, #20]
 800df86:	c704      	stmia	r7!, {r2}
 800df88:	42b3      	cmp	r3, r6
 800df8a:	d8e6      	bhi.n	800df5a <__multiply+0xc2>
 800df8c:	4663      	mov	r3, ip
 800df8e:	9a06      	ldr	r2, [sp, #24]
 800df90:	509d      	str	r5, [r3, r2]
 800df92:	9b01      	ldr	r3, [sp, #4]
 800df94:	6818      	ldr	r0, [r3, #0]
 800df96:	0c00      	lsrs	r0, r0, #16
 800df98:	d020      	beq.n	800dfdc <__multiply+0x144>
 800df9a:	4663      	mov	r3, ip
 800df9c:	0025      	movs	r5, r4
 800df9e:	4661      	mov	r1, ip
 800dfa0:	2700      	movs	r7, #0
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	3514      	adds	r5, #20
 800dfa6:	682a      	ldr	r2, [r5, #0]
 800dfa8:	680e      	ldr	r6, [r1, #0]
 800dfaa:	b292      	uxth	r2, r2
 800dfac:	4342      	muls	r2, r0
 800dfae:	0c36      	lsrs	r6, r6, #16
 800dfb0:	1992      	adds	r2, r2, r6
 800dfb2:	19d2      	adds	r2, r2, r7
 800dfb4:	0416      	lsls	r6, r2, #16
 800dfb6:	b29b      	uxth	r3, r3
 800dfb8:	431e      	orrs	r6, r3
 800dfba:	600e      	str	r6, [r1, #0]
 800dfbc:	cd40      	ldmia	r5!, {r6}
 800dfbe:	684b      	ldr	r3, [r1, #4]
 800dfc0:	0c36      	lsrs	r6, r6, #16
 800dfc2:	4346      	muls	r6, r0
 800dfc4:	b29b      	uxth	r3, r3
 800dfc6:	0c12      	lsrs	r2, r2, #16
 800dfc8:	18f3      	adds	r3, r6, r3
 800dfca:	189b      	adds	r3, r3, r2
 800dfcc:	9a05      	ldr	r2, [sp, #20]
 800dfce:	0c1f      	lsrs	r7, r3, #16
 800dfd0:	3104      	adds	r1, #4
 800dfd2:	42aa      	cmp	r2, r5
 800dfd4:	d8e7      	bhi.n	800dfa6 <__multiply+0x10e>
 800dfd6:	4662      	mov	r2, ip
 800dfd8:	9906      	ldr	r1, [sp, #24]
 800dfda:	5053      	str	r3, [r2, r1]
 800dfdc:	9b01      	ldr	r3, [sp, #4]
 800dfde:	3304      	adds	r3, #4
 800dfe0:	9301      	str	r3, [sp, #4]
 800dfe2:	2304      	movs	r3, #4
 800dfe4:	449c      	add	ip, r3
 800dfe6:	e79b      	b.n	800df20 <__multiply+0x88>
 800dfe8:	9b03      	ldr	r3, [sp, #12]
 800dfea:	3b01      	subs	r3, #1
 800dfec:	9303      	str	r3, [sp, #12]
 800dfee:	e79b      	b.n	800df28 <__multiply+0x90>
 800dff0:	0800fdf4 	.word	0x0800fdf4
 800dff4:	0800fe65 	.word	0x0800fe65

0800dff8 <__pow5mult>:
 800dff8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dffa:	2303      	movs	r3, #3
 800dffc:	0015      	movs	r5, r2
 800dffe:	0007      	movs	r7, r0
 800e000:	000e      	movs	r6, r1
 800e002:	401a      	ands	r2, r3
 800e004:	421d      	tst	r5, r3
 800e006:	d008      	beq.n	800e01a <__pow5mult+0x22>
 800e008:	4925      	ldr	r1, [pc, #148]	; (800e0a0 <__pow5mult+0xa8>)
 800e00a:	3a01      	subs	r2, #1
 800e00c:	0092      	lsls	r2, r2, #2
 800e00e:	5852      	ldr	r2, [r2, r1]
 800e010:	2300      	movs	r3, #0
 800e012:	0031      	movs	r1, r6
 800e014:	f7ff fe50 	bl	800dcb8 <__multadd>
 800e018:	0006      	movs	r6, r0
 800e01a:	10ad      	asrs	r5, r5, #2
 800e01c:	d03d      	beq.n	800e09a <__pow5mult+0xa2>
 800e01e:	69fc      	ldr	r4, [r7, #28]
 800e020:	2c00      	cmp	r4, #0
 800e022:	d10f      	bne.n	800e044 <__pow5mult+0x4c>
 800e024:	2010      	movs	r0, #16
 800e026:	f7fc fa71 	bl	800a50c <malloc>
 800e02a:	1e02      	subs	r2, r0, #0
 800e02c:	61f8      	str	r0, [r7, #28]
 800e02e:	d105      	bne.n	800e03c <__pow5mult+0x44>
 800e030:	21b4      	movs	r1, #180	; 0xb4
 800e032:	4b1c      	ldr	r3, [pc, #112]	; (800e0a4 <__pow5mult+0xac>)
 800e034:	481c      	ldr	r0, [pc, #112]	; (800e0a8 <__pow5mult+0xb0>)
 800e036:	31ff      	adds	r1, #255	; 0xff
 800e038:	f7fc fa4a 	bl	800a4d0 <__assert_func>
 800e03c:	6044      	str	r4, [r0, #4]
 800e03e:	6084      	str	r4, [r0, #8]
 800e040:	6004      	str	r4, [r0, #0]
 800e042:	60c4      	str	r4, [r0, #12]
 800e044:	69fb      	ldr	r3, [r7, #28]
 800e046:	689c      	ldr	r4, [r3, #8]
 800e048:	9301      	str	r3, [sp, #4]
 800e04a:	2c00      	cmp	r4, #0
 800e04c:	d108      	bne.n	800e060 <__pow5mult+0x68>
 800e04e:	0038      	movs	r0, r7
 800e050:	4916      	ldr	r1, [pc, #88]	; (800e0ac <__pow5mult+0xb4>)
 800e052:	f7ff ff09 	bl	800de68 <__i2b>
 800e056:	9b01      	ldr	r3, [sp, #4]
 800e058:	0004      	movs	r4, r0
 800e05a:	6098      	str	r0, [r3, #8]
 800e05c:	2300      	movs	r3, #0
 800e05e:	6003      	str	r3, [r0, #0]
 800e060:	2301      	movs	r3, #1
 800e062:	421d      	tst	r5, r3
 800e064:	d00a      	beq.n	800e07c <__pow5mult+0x84>
 800e066:	0031      	movs	r1, r6
 800e068:	0022      	movs	r2, r4
 800e06a:	0038      	movs	r0, r7
 800e06c:	f7ff ff14 	bl	800de98 <__multiply>
 800e070:	0031      	movs	r1, r6
 800e072:	9001      	str	r0, [sp, #4]
 800e074:	0038      	movs	r0, r7
 800e076:	f7ff fdfb 	bl	800dc70 <_Bfree>
 800e07a:	9e01      	ldr	r6, [sp, #4]
 800e07c:	106d      	asrs	r5, r5, #1
 800e07e:	d00c      	beq.n	800e09a <__pow5mult+0xa2>
 800e080:	6820      	ldr	r0, [r4, #0]
 800e082:	2800      	cmp	r0, #0
 800e084:	d107      	bne.n	800e096 <__pow5mult+0x9e>
 800e086:	0022      	movs	r2, r4
 800e088:	0021      	movs	r1, r4
 800e08a:	0038      	movs	r0, r7
 800e08c:	f7ff ff04 	bl	800de98 <__multiply>
 800e090:	2300      	movs	r3, #0
 800e092:	6020      	str	r0, [r4, #0]
 800e094:	6003      	str	r3, [r0, #0]
 800e096:	0004      	movs	r4, r0
 800e098:	e7e2      	b.n	800e060 <__pow5mult+0x68>
 800e09a:	0030      	movs	r0, r6
 800e09c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e09e:	46c0      	nop			; (mov r8, r8)
 800e0a0:	0800ffb0 	.word	0x0800ffb0
 800e0a4:	0800fd85 	.word	0x0800fd85
 800e0a8:	0800fe65 	.word	0x0800fe65
 800e0ac:	00000271 	.word	0x00000271

0800e0b0 <__lshift>:
 800e0b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0b2:	000c      	movs	r4, r1
 800e0b4:	0017      	movs	r7, r2
 800e0b6:	6923      	ldr	r3, [r4, #16]
 800e0b8:	1155      	asrs	r5, r2, #5
 800e0ba:	b087      	sub	sp, #28
 800e0bc:	18eb      	adds	r3, r5, r3
 800e0be:	9302      	str	r3, [sp, #8]
 800e0c0:	3301      	adds	r3, #1
 800e0c2:	9301      	str	r3, [sp, #4]
 800e0c4:	6849      	ldr	r1, [r1, #4]
 800e0c6:	68a3      	ldr	r3, [r4, #8]
 800e0c8:	9004      	str	r0, [sp, #16]
 800e0ca:	9a01      	ldr	r2, [sp, #4]
 800e0cc:	4293      	cmp	r3, r2
 800e0ce:	db10      	blt.n	800e0f2 <__lshift+0x42>
 800e0d0:	9804      	ldr	r0, [sp, #16]
 800e0d2:	f7ff fd89 	bl	800dbe8 <_Balloc>
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	0002      	movs	r2, r0
 800e0da:	0006      	movs	r6, r0
 800e0dc:	0019      	movs	r1, r3
 800e0de:	3214      	adds	r2, #20
 800e0e0:	4298      	cmp	r0, r3
 800e0e2:	d10c      	bne.n	800e0fe <__lshift+0x4e>
 800e0e4:	31df      	adds	r1, #223	; 0xdf
 800e0e6:	0032      	movs	r2, r6
 800e0e8:	4b26      	ldr	r3, [pc, #152]	; (800e184 <__lshift+0xd4>)
 800e0ea:	4827      	ldr	r0, [pc, #156]	; (800e188 <__lshift+0xd8>)
 800e0ec:	31ff      	adds	r1, #255	; 0xff
 800e0ee:	f7fc f9ef 	bl	800a4d0 <__assert_func>
 800e0f2:	3101      	adds	r1, #1
 800e0f4:	005b      	lsls	r3, r3, #1
 800e0f6:	e7e8      	b.n	800e0ca <__lshift+0x1a>
 800e0f8:	0098      	lsls	r0, r3, #2
 800e0fa:	5011      	str	r1, [r2, r0]
 800e0fc:	3301      	adds	r3, #1
 800e0fe:	42ab      	cmp	r3, r5
 800e100:	dbfa      	blt.n	800e0f8 <__lshift+0x48>
 800e102:	43eb      	mvns	r3, r5
 800e104:	17db      	asrs	r3, r3, #31
 800e106:	401d      	ands	r5, r3
 800e108:	211f      	movs	r1, #31
 800e10a:	0023      	movs	r3, r4
 800e10c:	0038      	movs	r0, r7
 800e10e:	00ad      	lsls	r5, r5, #2
 800e110:	1955      	adds	r5, r2, r5
 800e112:	6922      	ldr	r2, [r4, #16]
 800e114:	3314      	adds	r3, #20
 800e116:	0092      	lsls	r2, r2, #2
 800e118:	4008      	ands	r0, r1
 800e11a:	4684      	mov	ip, r0
 800e11c:	189a      	adds	r2, r3, r2
 800e11e:	420f      	tst	r7, r1
 800e120:	d02a      	beq.n	800e178 <__lshift+0xc8>
 800e122:	3101      	adds	r1, #1
 800e124:	1a09      	subs	r1, r1, r0
 800e126:	9105      	str	r1, [sp, #20]
 800e128:	2100      	movs	r1, #0
 800e12a:	9503      	str	r5, [sp, #12]
 800e12c:	4667      	mov	r7, ip
 800e12e:	6818      	ldr	r0, [r3, #0]
 800e130:	40b8      	lsls	r0, r7
 800e132:	4308      	orrs	r0, r1
 800e134:	9903      	ldr	r1, [sp, #12]
 800e136:	c101      	stmia	r1!, {r0}
 800e138:	9103      	str	r1, [sp, #12]
 800e13a:	9805      	ldr	r0, [sp, #20]
 800e13c:	cb02      	ldmia	r3!, {r1}
 800e13e:	40c1      	lsrs	r1, r0
 800e140:	429a      	cmp	r2, r3
 800e142:	d8f3      	bhi.n	800e12c <__lshift+0x7c>
 800e144:	0020      	movs	r0, r4
 800e146:	3015      	adds	r0, #21
 800e148:	2304      	movs	r3, #4
 800e14a:	4282      	cmp	r2, r0
 800e14c:	d304      	bcc.n	800e158 <__lshift+0xa8>
 800e14e:	1b13      	subs	r3, r2, r4
 800e150:	3b15      	subs	r3, #21
 800e152:	089b      	lsrs	r3, r3, #2
 800e154:	3301      	adds	r3, #1
 800e156:	009b      	lsls	r3, r3, #2
 800e158:	50e9      	str	r1, [r5, r3]
 800e15a:	2900      	cmp	r1, #0
 800e15c:	d002      	beq.n	800e164 <__lshift+0xb4>
 800e15e:	9b02      	ldr	r3, [sp, #8]
 800e160:	3302      	adds	r3, #2
 800e162:	9301      	str	r3, [sp, #4]
 800e164:	9b01      	ldr	r3, [sp, #4]
 800e166:	9804      	ldr	r0, [sp, #16]
 800e168:	3b01      	subs	r3, #1
 800e16a:	0021      	movs	r1, r4
 800e16c:	6133      	str	r3, [r6, #16]
 800e16e:	f7ff fd7f 	bl	800dc70 <_Bfree>
 800e172:	0030      	movs	r0, r6
 800e174:	b007      	add	sp, #28
 800e176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e178:	cb02      	ldmia	r3!, {r1}
 800e17a:	c502      	stmia	r5!, {r1}
 800e17c:	429a      	cmp	r2, r3
 800e17e:	d8fb      	bhi.n	800e178 <__lshift+0xc8>
 800e180:	e7f0      	b.n	800e164 <__lshift+0xb4>
 800e182:	46c0      	nop			; (mov r8, r8)
 800e184:	0800fdf4 	.word	0x0800fdf4
 800e188:	0800fe65 	.word	0x0800fe65

0800e18c <__mcmp>:
 800e18c:	b530      	push	{r4, r5, lr}
 800e18e:	690b      	ldr	r3, [r1, #16]
 800e190:	6904      	ldr	r4, [r0, #16]
 800e192:	0002      	movs	r2, r0
 800e194:	1ae0      	subs	r0, r4, r3
 800e196:	429c      	cmp	r4, r3
 800e198:	d10e      	bne.n	800e1b8 <__mcmp+0x2c>
 800e19a:	3214      	adds	r2, #20
 800e19c:	009b      	lsls	r3, r3, #2
 800e19e:	3114      	adds	r1, #20
 800e1a0:	0014      	movs	r4, r2
 800e1a2:	18c9      	adds	r1, r1, r3
 800e1a4:	18d2      	adds	r2, r2, r3
 800e1a6:	3a04      	subs	r2, #4
 800e1a8:	3904      	subs	r1, #4
 800e1aa:	6815      	ldr	r5, [r2, #0]
 800e1ac:	680b      	ldr	r3, [r1, #0]
 800e1ae:	429d      	cmp	r5, r3
 800e1b0:	d003      	beq.n	800e1ba <__mcmp+0x2e>
 800e1b2:	2001      	movs	r0, #1
 800e1b4:	429d      	cmp	r5, r3
 800e1b6:	d303      	bcc.n	800e1c0 <__mcmp+0x34>
 800e1b8:	bd30      	pop	{r4, r5, pc}
 800e1ba:	4294      	cmp	r4, r2
 800e1bc:	d3f3      	bcc.n	800e1a6 <__mcmp+0x1a>
 800e1be:	e7fb      	b.n	800e1b8 <__mcmp+0x2c>
 800e1c0:	4240      	negs	r0, r0
 800e1c2:	e7f9      	b.n	800e1b8 <__mcmp+0x2c>

0800e1c4 <__mdiff>:
 800e1c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1c6:	000e      	movs	r6, r1
 800e1c8:	0007      	movs	r7, r0
 800e1ca:	0011      	movs	r1, r2
 800e1cc:	0030      	movs	r0, r6
 800e1ce:	b087      	sub	sp, #28
 800e1d0:	0014      	movs	r4, r2
 800e1d2:	f7ff ffdb 	bl	800e18c <__mcmp>
 800e1d6:	1e05      	subs	r5, r0, #0
 800e1d8:	d110      	bne.n	800e1fc <__mdiff+0x38>
 800e1da:	0001      	movs	r1, r0
 800e1dc:	0038      	movs	r0, r7
 800e1de:	f7ff fd03 	bl	800dbe8 <_Balloc>
 800e1e2:	1e02      	subs	r2, r0, #0
 800e1e4:	d104      	bne.n	800e1f0 <__mdiff+0x2c>
 800e1e6:	4b3f      	ldr	r3, [pc, #252]	; (800e2e4 <__mdiff+0x120>)
 800e1e8:	483f      	ldr	r0, [pc, #252]	; (800e2e8 <__mdiff+0x124>)
 800e1ea:	4940      	ldr	r1, [pc, #256]	; (800e2ec <__mdiff+0x128>)
 800e1ec:	f7fc f970 	bl	800a4d0 <__assert_func>
 800e1f0:	2301      	movs	r3, #1
 800e1f2:	6145      	str	r5, [r0, #20]
 800e1f4:	6103      	str	r3, [r0, #16]
 800e1f6:	0010      	movs	r0, r2
 800e1f8:	b007      	add	sp, #28
 800e1fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e1fc:	2301      	movs	r3, #1
 800e1fe:	9301      	str	r3, [sp, #4]
 800e200:	2800      	cmp	r0, #0
 800e202:	db04      	blt.n	800e20e <__mdiff+0x4a>
 800e204:	0023      	movs	r3, r4
 800e206:	0034      	movs	r4, r6
 800e208:	001e      	movs	r6, r3
 800e20a:	2300      	movs	r3, #0
 800e20c:	9301      	str	r3, [sp, #4]
 800e20e:	0038      	movs	r0, r7
 800e210:	6861      	ldr	r1, [r4, #4]
 800e212:	f7ff fce9 	bl	800dbe8 <_Balloc>
 800e216:	1e02      	subs	r2, r0, #0
 800e218:	d103      	bne.n	800e222 <__mdiff+0x5e>
 800e21a:	4b32      	ldr	r3, [pc, #200]	; (800e2e4 <__mdiff+0x120>)
 800e21c:	4832      	ldr	r0, [pc, #200]	; (800e2e8 <__mdiff+0x124>)
 800e21e:	4934      	ldr	r1, [pc, #208]	; (800e2f0 <__mdiff+0x12c>)
 800e220:	e7e4      	b.n	800e1ec <__mdiff+0x28>
 800e222:	9b01      	ldr	r3, [sp, #4]
 800e224:	2700      	movs	r7, #0
 800e226:	60c3      	str	r3, [r0, #12]
 800e228:	6920      	ldr	r0, [r4, #16]
 800e22a:	3414      	adds	r4, #20
 800e22c:	0083      	lsls	r3, r0, #2
 800e22e:	18e3      	adds	r3, r4, r3
 800e230:	0021      	movs	r1, r4
 800e232:	9401      	str	r4, [sp, #4]
 800e234:	0034      	movs	r4, r6
 800e236:	9302      	str	r3, [sp, #8]
 800e238:	6933      	ldr	r3, [r6, #16]
 800e23a:	3414      	adds	r4, #20
 800e23c:	009b      	lsls	r3, r3, #2
 800e23e:	18e3      	adds	r3, r4, r3
 800e240:	9303      	str	r3, [sp, #12]
 800e242:	0013      	movs	r3, r2
 800e244:	3314      	adds	r3, #20
 800e246:	469c      	mov	ip, r3
 800e248:	9305      	str	r3, [sp, #20]
 800e24a:	9104      	str	r1, [sp, #16]
 800e24c:	9b04      	ldr	r3, [sp, #16]
 800e24e:	cc02      	ldmia	r4!, {r1}
 800e250:	cb20      	ldmia	r3!, {r5}
 800e252:	9304      	str	r3, [sp, #16]
 800e254:	b2ab      	uxth	r3, r5
 800e256:	19df      	adds	r7, r3, r7
 800e258:	b28b      	uxth	r3, r1
 800e25a:	1afb      	subs	r3, r7, r3
 800e25c:	0c09      	lsrs	r1, r1, #16
 800e25e:	0c2d      	lsrs	r5, r5, #16
 800e260:	1a6d      	subs	r5, r5, r1
 800e262:	1419      	asrs	r1, r3, #16
 800e264:	1869      	adds	r1, r5, r1
 800e266:	b29b      	uxth	r3, r3
 800e268:	140f      	asrs	r7, r1, #16
 800e26a:	0409      	lsls	r1, r1, #16
 800e26c:	4319      	orrs	r1, r3
 800e26e:	4663      	mov	r3, ip
 800e270:	c302      	stmia	r3!, {r1}
 800e272:	469c      	mov	ip, r3
 800e274:	9b03      	ldr	r3, [sp, #12]
 800e276:	42a3      	cmp	r3, r4
 800e278:	d8e8      	bhi.n	800e24c <__mdiff+0x88>
 800e27a:	0031      	movs	r1, r6
 800e27c:	9c03      	ldr	r4, [sp, #12]
 800e27e:	3115      	adds	r1, #21
 800e280:	2304      	movs	r3, #4
 800e282:	428c      	cmp	r4, r1
 800e284:	d304      	bcc.n	800e290 <__mdiff+0xcc>
 800e286:	1ba3      	subs	r3, r4, r6
 800e288:	3b15      	subs	r3, #21
 800e28a:	089b      	lsrs	r3, r3, #2
 800e28c:	3301      	adds	r3, #1
 800e28e:	009b      	lsls	r3, r3, #2
 800e290:	9901      	ldr	r1, [sp, #4]
 800e292:	18cd      	adds	r5, r1, r3
 800e294:	9905      	ldr	r1, [sp, #20]
 800e296:	002e      	movs	r6, r5
 800e298:	18cb      	adds	r3, r1, r3
 800e29a:	469c      	mov	ip, r3
 800e29c:	9902      	ldr	r1, [sp, #8]
 800e29e:	428e      	cmp	r6, r1
 800e2a0:	d310      	bcc.n	800e2c4 <__mdiff+0x100>
 800e2a2:	9e02      	ldr	r6, [sp, #8]
 800e2a4:	1ee9      	subs	r1, r5, #3
 800e2a6:	2400      	movs	r4, #0
 800e2a8:	428e      	cmp	r6, r1
 800e2aa:	d304      	bcc.n	800e2b6 <__mdiff+0xf2>
 800e2ac:	0031      	movs	r1, r6
 800e2ae:	3103      	adds	r1, #3
 800e2b0:	1b49      	subs	r1, r1, r5
 800e2b2:	0889      	lsrs	r1, r1, #2
 800e2b4:	008c      	lsls	r4, r1, #2
 800e2b6:	191b      	adds	r3, r3, r4
 800e2b8:	3b04      	subs	r3, #4
 800e2ba:	6819      	ldr	r1, [r3, #0]
 800e2bc:	2900      	cmp	r1, #0
 800e2be:	d00f      	beq.n	800e2e0 <__mdiff+0x11c>
 800e2c0:	6110      	str	r0, [r2, #16]
 800e2c2:	e798      	b.n	800e1f6 <__mdiff+0x32>
 800e2c4:	ce02      	ldmia	r6!, {r1}
 800e2c6:	b28c      	uxth	r4, r1
 800e2c8:	19e4      	adds	r4, r4, r7
 800e2ca:	0c0f      	lsrs	r7, r1, #16
 800e2cc:	1421      	asrs	r1, r4, #16
 800e2ce:	1879      	adds	r1, r7, r1
 800e2d0:	b2a4      	uxth	r4, r4
 800e2d2:	140f      	asrs	r7, r1, #16
 800e2d4:	0409      	lsls	r1, r1, #16
 800e2d6:	4321      	orrs	r1, r4
 800e2d8:	4664      	mov	r4, ip
 800e2da:	c402      	stmia	r4!, {r1}
 800e2dc:	46a4      	mov	ip, r4
 800e2de:	e7dd      	b.n	800e29c <__mdiff+0xd8>
 800e2e0:	3801      	subs	r0, #1
 800e2e2:	e7e9      	b.n	800e2b8 <__mdiff+0xf4>
 800e2e4:	0800fdf4 	.word	0x0800fdf4
 800e2e8:	0800fe65 	.word	0x0800fe65
 800e2ec:	00000237 	.word	0x00000237
 800e2f0:	00000245 	.word	0x00000245

0800e2f4 <__ulp>:
 800e2f4:	2000      	movs	r0, #0
 800e2f6:	4b0b      	ldr	r3, [pc, #44]	; (800e324 <__ulp+0x30>)
 800e2f8:	4019      	ands	r1, r3
 800e2fa:	4b0b      	ldr	r3, [pc, #44]	; (800e328 <__ulp+0x34>)
 800e2fc:	18c9      	adds	r1, r1, r3
 800e2fe:	4281      	cmp	r1, r0
 800e300:	dc06      	bgt.n	800e310 <__ulp+0x1c>
 800e302:	4249      	negs	r1, r1
 800e304:	150b      	asrs	r3, r1, #20
 800e306:	2b13      	cmp	r3, #19
 800e308:	dc03      	bgt.n	800e312 <__ulp+0x1e>
 800e30a:	2180      	movs	r1, #128	; 0x80
 800e30c:	0309      	lsls	r1, r1, #12
 800e30e:	4119      	asrs	r1, r3
 800e310:	4770      	bx	lr
 800e312:	3b14      	subs	r3, #20
 800e314:	2001      	movs	r0, #1
 800e316:	2b1e      	cmp	r3, #30
 800e318:	dc02      	bgt.n	800e320 <__ulp+0x2c>
 800e31a:	2080      	movs	r0, #128	; 0x80
 800e31c:	0600      	lsls	r0, r0, #24
 800e31e:	40d8      	lsrs	r0, r3
 800e320:	2100      	movs	r1, #0
 800e322:	e7f5      	b.n	800e310 <__ulp+0x1c>
 800e324:	7ff00000 	.word	0x7ff00000
 800e328:	fcc00000 	.word	0xfcc00000

0800e32c <__b2d>:
 800e32c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e32e:	0006      	movs	r6, r0
 800e330:	6903      	ldr	r3, [r0, #16]
 800e332:	3614      	adds	r6, #20
 800e334:	009b      	lsls	r3, r3, #2
 800e336:	18f3      	adds	r3, r6, r3
 800e338:	1f1d      	subs	r5, r3, #4
 800e33a:	682c      	ldr	r4, [r5, #0]
 800e33c:	000f      	movs	r7, r1
 800e33e:	0020      	movs	r0, r4
 800e340:	9301      	str	r3, [sp, #4]
 800e342:	f7ff fd49 	bl	800ddd8 <__hi0bits>
 800e346:	2220      	movs	r2, #32
 800e348:	1a12      	subs	r2, r2, r0
 800e34a:	603a      	str	r2, [r7, #0]
 800e34c:	0003      	movs	r3, r0
 800e34e:	4a1c      	ldr	r2, [pc, #112]	; (800e3c0 <__b2d+0x94>)
 800e350:	280a      	cmp	r0, #10
 800e352:	dc15      	bgt.n	800e380 <__b2d+0x54>
 800e354:	210b      	movs	r1, #11
 800e356:	0027      	movs	r7, r4
 800e358:	1a09      	subs	r1, r1, r0
 800e35a:	40cf      	lsrs	r7, r1
 800e35c:	433a      	orrs	r2, r7
 800e35e:	468c      	mov	ip, r1
 800e360:	0011      	movs	r1, r2
 800e362:	2200      	movs	r2, #0
 800e364:	42ae      	cmp	r6, r5
 800e366:	d202      	bcs.n	800e36e <__b2d+0x42>
 800e368:	9a01      	ldr	r2, [sp, #4]
 800e36a:	3a08      	subs	r2, #8
 800e36c:	6812      	ldr	r2, [r2, #0]
 800e36e:	3315      	adds	r3, #21
 800e370:	409c      	lsls	r4, r3
 800e372:	4663      	mov	r3, ip
 800e374:	0027      	movs	r7, r4
 800e376:	40da      	lsrs	r2, r3
 800e378:	4317      	orrs	r7, r2
 800e37a:	0038      	movs	r0, r7
 800e37c:	b003      	add	sp, #12
 800e37e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e380:	2700      	movs	r7, #0
 800e382:	42ae      	cmp	r6, r5
 800e384:	d202      	bcs.n	800e38c <__b2d+0x60>
 800e386:	9d01      	ldr	r5, [sp, #4]
 800e388:	3d08      	subs	r5, #8
 800e38a:	682f      	ldr	r7, [r5, #0]
 800e38c:	210b      	movs	r1, #11
 800e38e:	4249      	negs	r1, r1
 800e390:	468c      	mov	ip, r1
 800e392:	449c      	add	ip, r3
 800e394:	2b0b      	cmp	r3, #11
 800e396:	d010      	beq.n	800e3ba <__b2d+0x8e>
 800e398:	4661      	mov	r1, ip
 800e39a:	2320      	movs	r3, #32
 800e39c:	408c      	lsls	r4, r1
 800e39e:	1a5b      	subs	r3, r3, r1
 800e3a0:	0039      	movs	r1, r7
 800e3a2:	40d9      	lsrs	r1, r3
 800e3a4:	430c      	orrs	r4, r1
 800e3a6:	4322      	orrs	r2, r4
 800e3a8:	0011      	movs	r1, r2
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	42b5      	cmp	r5, r6
 800e3ae:	d901      	bls.n	800e3b4 <__b2d+0x88>
 800e3b0:	3d04      	subs	r5, #4
 800e3b2:	682a      	ldr	r2, [r5, #0]
 800e3b4:	4664      	mov	r4, ip
 800e3b6:	40a7      	lsls	r7, r4
 800e3b8:	e7dd      	b.n	800e376 <__b2d+0x4a>
 800e3ba:	4322      	orrs	r2, r4
 800e3bc:	0011      	movs	r1, r2
 800e3be:	e7dc      	b.n	800e37a <__b2d+0x4e>
 800e3c0:	3ff00000 	.word	0x3ff00000

0800e3c4 <__d2b>:
 800e3c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e3c6:	2101      	movs	r1, #1
 800e3c8:	0014      	movs	r4, r2
 800e3ca:	001d      	movs	r5, r3
 800e3cc:	9f08      	ldr	r7, [sp, #32]
 800e3ce:	f7ff fc0b 	bl	800dbe8 <_Balloc>
 800e3d2:	1e06      	subs	r6, r0, #0
 800e3d4:	d105      	bne.n	800e3e2 <__d2b+0x1e>
 800e3d6:	0032      	movs	r2, r6
 800e3d8:	4b24      	ldr	r3, [pc, #144]	; (800e46c <__d2b+0xa8>)
 800e3da:	4825      	ldr	r0, [pc, #148]	; (800e470 <__d2b+0xac>)
 800e3dc:	4925      	ldr	r1, [pc, #148]	; (800e474 <__d2b+0xb0>)
 800e3de:	f7fc f877 	bl	800a4d0 <__assert_func>
 800e3e2:	032b      	lsls	r3, r5, #12
 800e3e4:	006d      	lsls	r5, r5, #1
 800e3e6:	0b1b      	lsrs	r3, r3, #12
 800e3e8:	0d6d      	lsrs	r5, r5, #21
 800e3ea:	d125      	bne.n	800e438 <__d2b+0x74>
 800e3ec:	9301      	str	r3, [sp, #4]
 800e3ee:	2c00      	cmp	r4, #0
 800e3f0:	d028      	beq.n	800e444 <__d2b+0x80>
 800e3f2:	4668      	mov	r0, sp
 800e3f4:	9400      	str	r4, [sp, #0]
 800e3f6:	f7ff fd09 	bl	800de0c <__lo0bits>
 800e3fa:	9b01      	ldr	r3, [sp, #4]
 800e3fc:	9900      	ldr	r1, [sp, #0]
 800e3fe:	2800      	cmp	r0, #0
 800e400:	d01e      	beq.n	800e440 <__d2b+0x7c>
 800e402:	2220      	movs	r2, #32
 800e404:	001c      	movs	r4, r3
 800e406:	1a12      	subs	r2, r2, r0
 800e408:	4094      	lsls	r4, r2
 800e40a:	0022      	movs	r2, r4
 800e40c:	40c3      	lsrs	r3, r0
 800e40e:	430a      	orrs	r2, r1
 800e410:	6172      	str	r2, [r6, #20]
 800e412:	9301      	str	r3, [sp, #4]
 800e414:	9c01      	ldr	r4, [sp, #4]
 800e416:	61b4      	str	r4, [r6, #24]
 800e418:	1e63      	subs	r3, r4, #1
 800e41a:	419c      	sbcs	r4, r3
 800e41c:	3401      	adds	r4, #1
 800e41e:	6134      	str	r4, [r6, #16]
 800e420:	2d00      	cmp	r5, #0
 800e422:	d017      	beq.n	800e454 <__d2b+0x90>
 800e424:	2435      	movs	r4, #53	; 0x35
 800e426:	4b14      	ldr	r3, [pc, #80]	; (800e478 <__d2b+0xb4>)
 800e428:	18ed      	adds	r5, r5, r3
 800e42a:	182d      	adds	r5, r5, r0
 800e42c:	603d      	str	r5, [r7, #0]
 800e42e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e430:	1a24      	subs	r4, r4, r0
 800e432:	601c      	str	r4, [r3, #0]
 800e434:	0030      	movs	r0, r6
 800e436:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e438:	2280      	movs	r2, #128	; 0x80
 800e43a:	0352      	lsls	r2, r2, #13
 800e43c:	4313      	orrs	r3, r2
 800e43e:	e7d5      	b.n	800e3ec <__d2b+0x28>
 800e440:	6171      	str	r1, [r6, #20]
 800e442:	e7e7      	b.n	800e414 <__d2b+0x50>
 800e444:	a801      	add	r0, sp, #4
 800e446:	f7ff fce1 	bl	800de0c <__lo0bits>
 800e44a:	9b01      	ldr	r3, [sp, #4]
 800e44c:	2401      	movs	r4, #1
 800e44e:	6173      	str	r3, [r6, #20]
 800e450:	3020      	adds	r0, #32
 800e452:	e7e4      	b.n	800e41e <__d2b+0x5a>
 800e454:	4b09      	ldr	r3, [pc, #36]	; (800e47c <__d2b+0xb8>)
 800e456:	18c0      	adds	r0, r0, r3
 800e458:	4b09      	ldr	r3, [pc, #36]	; (800e480 <__d2b+0xbc>)
 800e45a:	6038      	str	r0, [r7, #0]
 800e45c:	18e3      	adds	r3, r4, r3
 800e45e:	009b      	lsls	r3, r3, #2
 800e460:	18f3      	adds	r3, r6, r3
 800e462:	6958      	ldr	r0, [r3, #20]
 800e464:	f7ff fcb8 	bl	800ddd8 <__hi0bits>
 800e468:	0164      	lsls	r4, r4, #5
 800e46a:	e7e0      	b.n	800e42e <__d2b+0x6a>
 800e46c:	0800fdf4 	.word	0x0800fdf4
 800e470:	0800fe65 	.word	0x0800fe65
 800e474:	0000030f 	.word	0x0000030f
 800e478:	fffffbcd 	.word	0xfffffbcd
 800e47c:	fffffbce 	.word	0xfffffbce
 800e480:	3fffffff 	.word	0x3fffffff

0800e484 <__ratio>:
 800e484:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e486:	b087      	sub	sp, #28
 800e488:	000f      	movs	r7, r1
 800e48a:	a904      	add	r1, sp, #16
 800e48c:	0006      	movs	r6, r0
 800e48e:	f7ff ff4d 	bl	800e32c <__b2d>
 800e492:	9000      	str	r0, [sp, #0]
 800e494:	9101      	str	r1, [sp, #4]
 800e496:	9c00      	ldr	r4, [sp, #0]
 800e498:	9d01      	ldr	r5, [sp, #4]
 800e49a:	0038      	movs	r0, r7
 800e49c:	a905      	add	r1, sp, #20
 800e49e:	f7ff ff45 	bl	800e32c <__b2d>
 800e4a2:	9002      	str	r0, [sp, #8]
 800e4a4:	9103      	str	r1, [sp, #12]
 800e4a6:	9a02      	ldr	r2, [sp, #8]
 800e4a8:	9b03      	ldr	r3, [sp, #12]
 800e4aa:	6930      	ldr	r0, [r6, #16]
 800e4ac:	6939      	ldr	r1, [r7, #16]
 800e4ae:	9e04      	ldr	r6, [sp, #16]
 800e4b0:	1a40      	subs	r0, r0, r1
 800e4b2:	9905      	ldr	r1, [sp, #20]
 800e4b4:	0140      	lsls	r0, r0, #5
 800e4b6:	1a71      	subs	r1, r6, r1
 800e4b8:	1841      	adds	r1, r0, r1
 800e4ba:	0508      	lsls	r0, r1, #20
 800e4bc:	2900      	cmp	r1, #0
 800e4be:	dd07      	ble.n	800e4d0 <__ratio+0x4c>
 800e4c0:	9901      	ldr	r1, [sp, #4]
 800e4c2:	1845      	adds	r5, r0, r1
 800e4c4:	0020      	movs	r0, r4
 800e4c6:	0029      	movs	r1, r5
 800e4c8:	f7f3 fa84 	bl	80019d4 <__aeabi_ddiv>
 800e4cc:	b007      	add	sp, #28
 800e4ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4d0:	9903      	ldr	r1, [sp, #12]
 800e4d2:	1a0b      	subs	r3, r1, r0
 800e4d4:	e7f6      	b.n	800e4c4 <__ratio+0x40>

0800e4d6 <__copybits>:
 800e4d6:	b570      	push	{r4, r5, r6, lr}
 800e4d8:	0014      	movs	r4, r2
 800e4da:	0005      	movs	r5, r0
 800e4dc:	3901      	subs	r1, #1
 800e4de:	6913      	ldr	r3, [r2, #16]
 800e4e0:	1149      	asrs	r1, r1, #5
 800e4e2:	3101      	adds	r1, #1
 800e4e4:	0089      	lsls	r1, r1, #2
 800e4e6:	3414      	adds	r4, #20
 800e4e8:	009b      	lsls	r3, r3, #2
 800e4ea:	1841      	adds	r1, r0, r1
 800e4ec:	18e3      	adds	r3, r4, r3
 800e4ee:	42a3      	cmp	r3, r4
 800e4f0:	d80d      	bhi.n	800e50e <__copybits+0x38>
 800e4f2:	0014      	movs	r4, r2
 800e4f4:	3411      	adds	r4, #17
 800e4f6:	2500      	movs	r5, #0
 800e4f8:	429c      	cmp	r4, r3
 800e4fa:	d803      	bhi.n	800e504 <__copybits+0x2e>
 800e4fc:	1a9b      	subs	r3, r3, r2
 800e4fe:	3b11      	subs	r3, #17
 800e500:	089b      	lsrs	r3, r3, #2
 800e502:	009d      	lsls	r5, r3, #2
 800e504:	2300      	movs	r3, #0
 800e506:	1940      	adds	r0, r0, r5
 800e508:	4281      	cmp	r1, r0
 800e50a:	d803      	bhi.n	800e514 <__copybits+0x3e>
 800e50c:	bd70      	pop	{r4, r5, r6, pc}
 800e50e:	cc40      	ldmia	r4!, {r6}
 800e510:	c540      	stmia	r5!, {r6}
 800e512:	e7ec      	b.n	800e4ee <__copybits+0x18>
 800e514:	c008      	stmia	r0!, {r3}
 800e516:	e7f7      	b.n	800e508 <__copybits+0x32>

0800e518 <__any_on>:
 800e518:	0002      	movs	r2, r0
 800e51a:	6900      	ldr	r0, [r0, #16]
 800e51c:	b510      	push	{r4, lr}
 800e51e:	3214      	adds	r2, #20
 800e520:	114b      	asrs	r3, r1, #5
 800e522:	4298      	cmp	r0, r3
 800e524:	db13      	blt.n	800e54e <__any_on+0x36>
 800e526:	dd0c      	ble.n	800e542 <__any_on+0x2a>
 800e528:	241f      	movs	r4, #31
 800e52a:	0008      	movs	r0, r1
 800e52c:	4020      	ands	r0, r4
 800e52e:	4221      	tst	r1, r4
 800e530:	d007      	beq.n	800e542 <__any_on+0x2a>
 800e532:	0099      	lsls	r1, r3, #2
 800e534:	588c      	ldr	r4, [r1, r2]
 800e536:	0021      	movs	r1, r4
 800e538:	40c1      	lsrs	r1, r0
 800e53a:	4081      	lsls	r1, r0
 800e53c:	2001      	movs	r0, #1
 800e53e:	428c      	cmp	r4, r1
 800e540:	d104      	bne.n	800e54c <__any_on+0x34>
 800e542:	009b      	lsls	r3, r3, #2
 800e544:	18d3      	adds	r3, r2, r3
 800e546:	4293      	cmp	r3, r2
 800e548:	d803      	bhi.n	800e552 <__any_on+0x3a>
 800e54a:	2000      	movs	r0, #0
 800e54c:	bd10      	pop	{r4, pc}
 800e54e:	0003      	movs	r3, r0
 800e550:	e7f7      	b.n	800e542 <__any_on+0x2a>
 800e552:	3b04      	subs	r3, #4
 800e554:	6819      	ldr	r1, [r3, #0]
 800e556:	2900      	cmp	r1, #0
 800e558:	d0f5      	beq.n	800e546 <__any_on+0x2e>
 800e55a:	2001      	movs	r0, #1
 800e55c:	e7f6      	b.n	800e54c <__any_on+0x34>

0800e55e <_malloc_usable_size_r>:
 800e55e:	1f0b      	subs	r3, r1, #4
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	1f18      	subs	r0, r3, #4
 800e564:	2b00      	cmp	r3, #0
 800e566:	da01      	bge.n	800e56c <_malloc_usable_size_r+0xe>
 800e568:	580b      	ldr	r3, [r1, r0]
 800e56a:	18c0      	adds	r0, r0, r3
 800e56c:	4770      	bx	lr
	...

0800e570 <_strtol_l.constprop.0>:
 800e570:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e572:	b087      	sub	sp, #28
 800e574:	001e      	movs	r6, r3
 800e576:	9005      	str	r0, [sp, #20]
 800e578:	9101      	str	r1, [sp, #4]
 800e57a:	9202      	str	r2, [sp, #8]
 800e57c:	2b01      	cmp	r3, #1
 800e57e:	d048      	beq.n	800e612 <_strtol_l.constprop.0+0xa2>
 800e580:	000b      	movs	r3, r1
 800e582:	2e24      	cmp	r6, #36	; 0x24
 800e584:	d845      	bhi.n	800e612 <_strtol_l.constprop.0+0xa2>
 800e586:	4a3b      	ldr	r2, [pc, #236]	; (800e674 <_strtol_l.constprop.0+0x104>)
 800e588:	2108      	movs	r1, #8
 800e58a:	4694      	mov	ip, r2
 800e58c:	001a      	movs	r2, r3
 800e58e:	4660      	mov	r0, ip
 800e590:	7814      	ldrb	r4, [r2, #0]
 800e592:	3301      	adds	r3, #1
 800e594:	5d00      	ldrb	r0, [r0, r4]
 800e596:	001d      	movs	r5, r3
 800e598:	0007      	movs	r7, r0
 800e59a:	400f      	ands	r7, r1
 800e59c:	4208      	tst	r0, r1
 800e59e:	d1f5      	bne.n	800e58c <_strtol_l.constprop.0+0x1c>
 800e5a0:	2c2d      	cmp	r4, #45	; 0x2d
 800e5a2:	d13d      	bne.n	800e620 <_strtol_l.constprop.0+0xb0>
 800e5a4:	2701      	movs	r7, #1
 800e5a6:	781c      	ldrb	r4, [r3, #0]
 800e5a8:	1c95      	adds	r5, r2, #2
 800e5aa:	2e00      	cmp	r6, #0
 800e5ac:	d05e      	beq.n	800e66c <_strtol_l.constprop.0+0xfc>
 800e5ae:	2e10      	cmp	r6, #16
 800e5b0:	d109      	bne.n	800e5c6 <_strtol_l.constprop.0+0x56>
 800e5b2:	2c30      	cmp	r4, #48	; 0x30
 800e5b4:	d107      	bne.n	800e5c6 <_strtol_l.constprop.0+0x56>
 800e5b6:	2220      	movs	r2, #32
 800e5b8:	782b      	ldrb	r3, [r5, #0]
 800e5ba:	4393      	bics	r3, r2
 800e5bc:	2b58      	cmp	r3, #88	; 0x58
 800e5be:	d150      	bne.n	800e662 <_strtol_l.constprop.0+0xf2>
 800e5c0:	2610      	movs	r6, #16
 800e5c2:	786c      	ldrb	r4, [r5, #1]
 800e5c4:	3502      	adds	r5, #2
 800e5c6:	4b2c      	ldr	r3, [pc, #176]	; (800e678 <_strtol_l.constprop.0+0x108>)
 800e5c8:	0031      	movs	r1, r6
 800e5ca:	18fb      	adds	r3, r7, r3
 800e5cc:	0018      	movs	r0, r3
 800e5ce:	9303      	str	r3, [sp, #12]
 800e5d0:	f7f1 fe3c 	bl	800024c <__aeabi_uidivmod>
 800e5d4:	2200      	movs	r2, #0
 800e5d6:	9104      	str	r1, [sp, #16]
 800e5d8:	2101      	movs	r1, #1
 800e5da:	4684      	mov	ip, r0
 800e5dc:	0010      	movs	r0, r2
 800e5de:	4249      	negs	r1, r1
 800e5e0:	0023      	movs	r3, r4
 800e5e2:	3b30      	subs	r3, #48	; 0x30
 800e5e4:	2b09      	cmp	r3, #9
 800e5e6:	d903      	bls.n	800e5f0 <_strtol_l.constprop.0+0x80>
 800e5e8:	3b11      	subs	r3, #17
 800e5ea:	2b19      	cmp	r3, #25
 800e5ec:	d81d      	bhi.n	800e62a <_strtol_l.constprop.0+0xba>
 800e5ee:	330a      	adds	r3, #10
 800e5f0:	429e      	cmp	r6, r3
 800e5f2:	dd1e      	ble.n	800e632 <_strtol_l.constprop.0+0xc2>
 800e5f4:	1c54      	adds	r4, r2, #1
 800e5f6:	d009      	beq.n	800e60c <_strtol_l.constprop.0+0x9c>
 800e5f8:	000a      	movs	r2, r1
 800e5fa:	4584      	cmp	ip, r0
 800e5fc:	d306      	bcc.n	800e60c <_strtol_l.constprop.0+0x9c>
 800e5fe:	d102      	bne.n	800e606 <_strtol_l.constprop.0+0x96>
 800e600:	9c04      	ldr	r4, [sp, #16]
 800e602:	429c      	cmp	r4, r3
 800e604:	db02      	blt.n	800e60c <_strtol_l.constprop.0+0x9c>
 800e606:	2201      	movs	r2, #1
 800e608:	4370      	muls	r0, r6
 800e60a:	1818      	adds	r0, r3, r0
 800e60c:	782c      	ldrb	r4, [r5, #0]
 800e60e:	3501      	adds	r5, #1
 800e610:	e7e6      	b.n	800e5e0 <_strtol_l.constprop.0+0x70>
 800e612:	f7fe f841 	bl	800c698 <__errno>
 800e616:	2316      	movs	r3, #22
 800e618:	6003      	str	r3, [r0, #0]
 800e61a:	2000      	movs	r0, #0
 800e61c:	b007      	add	sp, #28
 800e61e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e620:	2c2b      	cmp	r4, #43	; 0x2b
 800e622:	d1c2      	bne.n	800e5aa <_strtol_l.constprop.0+0x3a>
 800e624:	781c      	ldrb	r4, [r3, #0]
 800e626:	1c95      	adds	r5, r2, #2
 800e628:	e7bf      	b.n	800e5aa <_strtol_l.constprop.0+0x3a>
 800e62a:	0023      	movs	r3, r4
 800e62c:	3b61      	subs	r3, #97	; 0x61
 800e62e:	2b19      	cmp	r3, #25
 800e630:	d9dd      	bls.n	800e5ee <_strtol_l.constprop.0+0x7e>
 800e632:	1c53      	adds	r3, r2, #1
 800e634:	d109      	bne.n	800e64a <_strtol_l.constprop.0+0xda>
 800e636:	2322      	movs	r3, #34	; 0x22
 800e638:	9a05      	ldr	r2, [sp, #20]
 800e63a:	9803      	ldr	r0, [sp, #12]
 800e63c:	6013      	str	r3, [r2, #0]
 800e63e:	9b02      	ldr	r3, [sp, #8]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d0eb      	beq.n	800e61c <_strtol_l.constprop.0+0xac>
 800e644:	1e6b      	subs	r3, r5, #1
 800e646:	9301      	str	r3, [sp, #4]
 800e648:	e007      	b.n	800e65a <_strtol_l.constprop.0+0xea>
 800e64a:	2f00      	cmp	r7, #0
 800e64c:	d000      	beq.n	800e650 <_strtol_l.constprop.0+0xe0>
 800e64e:	4240      	negs	r0, r0
 800e650:	9b02      	ldr	r3, [sp, #8]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d0e2      	beq.n	800e61c <_strtol_l.constprop.0+0xac>
 800e656:	2a00      	cmp	r2, #0
 800e658:	d1f4      	bne.n	800e644 <_strtol_l.constprop.0+0xd4>
 800e65a:	9b02      	ldr	r3, [sp, #8]
 800e65c:	9a01      	ldr	r2, [sp, #4]
 800e65e:	601a      	str	r2, [r3, #0]
 800e660:	e7dc      	b.n	800e61c <_strtol_l.constprop.0+0xac>
 800e662:	2430      	movs	r4, #48	; 0x30
 800e664:	2e00      	cmp	r6, #0
 800e666:	d1ae      	bne.n	800e5c6 <_strtol_l.constprop.0+0x56>
 800e668:	3608      	adds	r6, #8
 800e66a:	e7ac      	b.n	800e5c6 <_strtol_l.constprop.0+0x56>
 800e66c:	2c30      	cmp	r4, #48	; 0x30
 800e66e:	d0a2      	beq.n	800e5b6 <_strtol_l.constprop.0+0x46>
 800e670:	260a      	movs	r6, #10
 800e672:	e7a8      	b.n	800e5c6 <_strtol_l.constprop.0+0x56>
 800e674:	0800fc39 	.word	0x0800fc39
 800e678:	7fffffff 	.word	0x7fffffff

0800e67c <_strtol_r>:
 800e67c:	b510      	push	{r4, lr}
 800e67e:	f7ff ff77 	bl	800e570 <_strtol_l.constprop.0>
 800e682:	bd10      	pop	{r4, pc}

0800e684 <__ascii_wctomb>:
 800e684:	0003      	movs	r3, r0
 800e686:	1e08      	subs	r0, r1, #0
 800e688:	d005      	beq.n	800e696 <__ascii_wctomb+0x12>
 800e68a:	2aff      	cmp	r2, #255	; 0xff
 800e68c:	d904      	bls.n	800e698 <__ascii_wctomb+0x14>
 800e68e:	228a      	movs	r2, #138	; 0x8a
 800e690:	2001      	movs	r0, #1
 800e692:	601a      	str	r2, [r3, #0]
 800e694:	4240      	negs	r0, r0
 800e696:	4770      	bx	lr
 800e698:	2001      	movs	r0, #1
 800e69a:	700a      	strb	r2, [r1, #0]
 800e69c:	e7fb      	b.n	800e696 <__ascii_wctomb+0x12>
	...

0800e6a0 <__ssputs_r>:
 800e6a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e6a2:	b085      	sub	sp, #20
 800e6a4:	9301      	str	r3, [sp, #4]
 800e6a6:	9203      	str	r2, [sp, #12]
 800e6a8:	688e      	ldr	r6, [r1, #8]
 800e6aa:	9a01      	ldr	r2, [sp, #4]
 800e6ac:	0007      	movs	r7, r0
 800e6ae:	000c      	movs	r4, r1
 800e6b0:	680b      	ldr	r3, [r1, #0]
 800e6b2:	4296      	cmp	r6, r2
 800e6b4:	d831      	bhi.n	800e71a <__ssputs_r+0x7a>
 800e6b6:	898a      	ldrh	r2, [r1, #12]
 800e6b8:	2190      	movs	r1, #144	; 0x90
 800e6ba:	00c9      	lsls	r1, r1, #3
 800e6bc:	420a      	tst	r2, r1
 800e6be:	d029      	beq.n	800e714 <__ssputs_r+0x74>
 800e6c0:	2003      	movs	r0, #3
 800e6c2:	6921      	ldr	r1, [r4, #16]
 800e6c4:	1a5b      	subs	r3, r3, r1
 800e6c6:	9302      	str	r3, [sp, #8]
 800e6c8:	6963      	ldr	r3, [r4, #20]
 800e6ca:	4343      	muls	r3, r0
 800e6cc:	0fdd      	lsrs	r5, r3, #31
 800e6ce:	18ed      	adds	r5, r5, r3
 800e6d0:	9b01      	ldr	r3, [sp, #4]
 800e6d2:	9802      	ldr	r0, [sp, #8]
 800e6d4:	3301      	adds	r3, #1
 800e6d6:	181b      	adds	r3, r3, r0
 800e6d8:	106d      	asrs	r5, r5, #1
 800e6da:	42ab      	cmp	r3, r5
 800e6dc:	d900      	bls.n	800e6e0 <__ssputs_r+0x40>
 800e6de:	001d      	movs	r5, r3
 800e6e0:	0552      	lsls	r2, r2, #21
 800e6e2:	d529      	bpl.n	800e738 <__ssputs_r+0x98>
 800e6e4:	0029      	movs	r1, r5
 800e6e6:	0038      	movs	r0, r7
 800e6e8:	f7fb ff46 	bl	800a578 <_malloc_r>
 800e6ec:	1e06      	subs	r6, r0, #0
 800e6ee:	d02d      	beq.n	800e74c <__ssputs_r+0xac>
 800e6f0:	9a02      	ldr	r2, [sp, #8]
 800e6f2:	6921      	ldr	r1, [r4, #16]
 800e6f4:	f7fe f808 	bl	800c708 <memcpy>
 800e6f8:	89a2      	ldrh	r2, [r4, #12]
 800e6fa:	4b19      	ldr	r3, [pc, #100]	; (800e760 <__ssputs_r+0xc0>)
 800e6fc:	401a      	ands	r2, r3
 800e6fe:	2380      	movs	r3, #128	; 0x80
 800e700:	4313      	orrs	r3, r2
 800e702:	81a3      	strh	r3, [r4, #12]
 800e704:	9b02      	ldr	r3, [sp, #8]
 800e706:	6126      	str	r6, [r4, #16]
 800e708:	18f6      	adds	r6, r6, r3
 800e70a:	6026      	str	r6, [r4, #0]
 800e70c:	6165      	str	r5, [r4, #20]
 800e70e:	9e01      	ldr	r6, [sp, #4]
 800e710:	1aed      	subs	r5, r5, r3
 800e712:	60a5      	str	r5, [r4, #8]
 800e714:	9b01      	ldr	r3, [sp, #4]
 800e716:	429e      	cmp	r6, r3
 800e718:	d900      	bls.n	800e71c <__ssputs_r+0x7c>
 800e71a:	9e01      	ldr	r6, [sp, #4]
 800e71c:	0032      	movs	r2, r6
 800e71e:	9903      	ldr	r1, [sp, #12]
 800e720:	6820      	ldr	r0, [r4, #0]
 800e722:	f000 ff21 	bl	800f568 <memmove>
 800e726:	2000      	movs	r0, #0
 800e728:	68a3      	ldr	r3, [r4, #8]
 800e72a:	1b9b      	subs	r3, r3, r6
 800e72c:	60a3      	str	r3, [r4, #8]
 800e72e:	6823      	ldr	r3, [r4, #0]
 800e730:	199b      	adds	r3, r3, r6
 800e732:	6023      	str	r3, [r4, #0]
 800e734:	b005      	add	sp, #20
 800e736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e738:	002a      	movs	r2, r5
 800e73a:	0038      	movs	r0, r7
 800e73c:	f7fb ffb8 	bl	800a6b0 <_realloc_r>
 800e740:	1e06      	subs	r6, r0, #0
 800e742:	d1df      	bne.n	800e704 <__ssputs_r+0x64>
 800e744:	0038      	movs	r0, r7
 800e746:	6921      	ldr	r1, [r4, #16]
 800e748:	f7fe fe96 	bl	800d478 <_free_r>
 800e74c:	230c      	movs	r3, #12
 800e74e:	2001      	movs	r0, #1
 800e750:	603b      	str	r3, [r7, #0]
 800e752:	89a2      	ldrh	r2, [r4, #12]
 800e754:	3334      	adds	r3, #52	; 0x34
 800e756:	4313      	orrs	r3, r2
 800e758:	81a3      	strh	r3, [r4, #12]
 800e75a:	4240      	negs	r0, r0
 800e75c:	e7ea      	b.n	800e734 <__ssputs_r+0x94>
 800e75e:	46c0      	nop			; (mov r8, r8)
 800e760:	fffffb7f 	.word	0xfffffb7f

0800e764 <_svfiprintf_r>:
 800e764:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e766:	b0a1      	sub	sp, #132	; 0x84
 800e768:	9003      	str	r0, [sp, #12]
 800e76a:	001d      	movs	r5, r3
 800e76c:	898b      	ldrh	r3, [r1, #12]
 800e76e:	000f      	movs	r7, r1
 800e770:	0016      	movs	r6, r2
 800e772:	061b      	lsls	r3, r3, #24
 800e774:	d511      	bpl.n	800e79a <_svfiprintf_r+0x36>
 800e776:	690b      	ldr	r3, [r1, #16]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d10e      	bne.n	800e79a <_svfiprintf_r+0x36>
 800e77c:	2140      	movs	r1, #64	; 0x40
 800e77e:	f7fb fefb 	bl	800a578 <_malloc_r>
 800e782:	6038      	str	r0, [r7, #0]
 800e784:	6138      	str	r0, [r7, #16]
 800e786:	2800      	cmp	r0, #0
 800e788:	d105      	bne.n	800e796 <_svfiprintf_r+0x32>
 800e78a:	230c      	movs	r3, #12
 800e78c:	9a03      	ldr	r2, [sp, #12]
 800e78e:	3801      	subs	r0, #1
 800e790:	6013      	str	r3, [r2, #0]
 800e792:	b021      	add	sp, #132	; 0x84
 800e794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e796:	2340      	movs	r3, #64	; 0x40
 800e798:	617b      	str	r3, [r7, #20]
 800e79a:	2300      	movs	r3, #0
 800e79c:	ac08      	add	r4, sp, #32
 800e79e:	6163      	str	r3, [r4, #20]
 800e7a0:	3320      	adds	r3, #32
 800e7a2:	7663      	strb	r3, [r4, #25]
 800e7a4:	3310      	adds	r3, #16
 800e7a6:	76a3      	strb	r3, [r4, #26]
 800e7a8:	9507      	str	r5, [sp, #28]
 800e7aa:	0035      	movs	r5, r6
 800e7ac:	782b      	ldrb	r3, [r5, #0]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d001      	beq.n	800e7b6 <_svfiprintf_r+0x52>
 800e7b2:	2b25      	cmp	r3, #37	; 0x25
 800e7b4:	d148      	bne.n	800e848 <_svfiprintf_r+0xe4>
 800e7b6:	1bab      	subs	r3, r5, r6
 800e7b8:	9305      	str	r3, [sp, #20]
 800e7ba:	42b5      	cmp	r5, r6
 800e7bc:	d00b      	beq.n	800e7d6 <_svfiprintf_r+0x72>
 800e7be:	0032      	movs	r2, r6
 800e7c0:	0039      	movs	r1, r7
 800e7c2:	9803      	ldr	r0, [sp, #12]
 800e7c4:	f7ff ff6c 	bl	800e6a0 <__ssputs_r>
 800e7c8:	3001      	adds	r0, #1
 800e7ca:	d100      	bne.n	800e7ce <_svfiprintf_r+0x6a>
 800e7cc:	e0af      	b.n	800e92e <_svfiprintf_r+0x1ca>
 800e7ce:	6963      	ldr	r3, [r4, #20]
 800e7d0:	9a05      	ldr	r2, [sp, #20]
 800e7d2:	189b      	adds	r3, r3, r2
 800e7d4:	6163      	str	r3, [r4, #20]
 800e7d6:	782b      	ldrb	r3, [r5, #0]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d100      	bne.n	800e7de <_svfiprintf_r+0x7a>
 800e7dc:	e0a7      	b.n	800e92e <_svfiprintf_r+0x1ca>
 800e7de:	2201      	movs	r2, #1
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	4252      	negs	r2, r2
 800e7e4:	6062      	str	r2, [r4, #4]
 800e7e6:	a904      	add	r1, sp, #16
 800e7e8:	3254      	adds	r2, #84	; 0x54
 800e7ea:	1852      	adds	r2, r2, r1
 800e7ec:	1c6e      	adds	r6, r5, #1
 800e7ee:	6023      	str	r3, [r4, #0]
 800e7f0:	60e3      	str	r3, [r4, #12]
 800e7f2:	60a3      	str	r3, [r4, #8]
 800e7f4:	7013      	strb	r3, [r2, #0]
 800e7f6:	65a3      	str	r3, [r4, #88]	; 0x58
 800e7f8:	4b55      	ldr	r3, [pc, #340]	; (800e950 <_svfiprintf_r+0x1ec>)
 800e7fa:	2205      	movs	r2, #5
 800e7fc:	0018      	movs	r0, r3
 800e7fe:	7831      	ldrb	r1, [r6, #0]
 800e800:	9305      	str	r3, [sp, #20]
 800e802:	f7fd ff76 	bl	800c6f2 <memchr>
 800e806:	1c75      	adds	r5, r6, #1
 800e808:	2800      	cmp	r0, #0
 800e80a:	d11f      	bne.n	800e84c <_svfiprintf_r+0xe8>
 800e80c:	6822      	ldr	r2, [r4, #0]
 800e80e:	06d3      	lsls	r3, r2, #27
 800e810:	d504      	bpl.n	800e81c <_svfiprintf_r+0xb8>
 800e812:	2353      	movs	r3, #83	; 0x53
 800e814:	a904      	add	r1, sp, #16
 800e816:	185b      	adds	r3, r3, r1
 800e818:	2120      	movs	r1, #32
 800e81a:	7019      	strb	r1, [r3, #0]
 800e81c:	0713      	lsls	r3, r2, #28
 800e81e:	d504      	bpl.n	800e82a <_svfiprintf_r+0xc6>
 800e820:	2353      	movs	r3, #83	; 0x53
 800e822:	a904      	add	r1, sp, #16
 800e824:	185b      	adds	r3, r3, r1
 800e826:	212b      	movs	r1, #43	; 0x2b
 800e828:	7019      	strb	r1, [r3, #0]
 800e82a:	7833      	ldrb	r3, [r6, #0]
 800e82c:	2b2a      	cmp	r3, #42	; 0x2a
 800e82e:	d016      	beq.n	800e85e <_svfiprintf_r+0xfa>
 800e830:	0035      	movs	r5, r6
 800e832:	2100      	movs	r1, #0
 800e834:	200a      	movs	r0, #10
 800e836:	68e3      	ldr	r3, [r4, #12]
 800e838:	782a      	ldrb	r2, [r5, #0]
 800e83a:	1c6e      	adds	r6, r5, #1
 800e83c:	3a30      	subs	r2, #48	; 0x30
 800e83e:	2a09      	cmp	r2, #9
 800e840:	d94e      	bls.n	800e8e0 <_svfiprintf_r+0x17c>
 800e842:	2900      	cmp	r1, #0
 800e844:	d111      	bne.n	800e86a <_svfiprintf_r+0x106>
 800e846:	e017      	b.n	800e878 <_svfiprintf_r+0x114>
 800e848:	3501      	adds	r5, #1
 800e84a:	e7af      	b.n	800e7ac <_svfiprintf_r+0x48>
 800e84c:	9b05      	ldr	r3, [sp, #20]
 800e84e:	6822      	ldr	r2, [r4, #0]
 800e850:	1ac0      	subs	r0, r0, r3
 800e852:	2301      	movs	r3, #1
 800e854:	4083      	lsls	r3, r0
 800e856:	4313      	orrs	r3, r2
 800e858:	002e      	movs	r6, r5
 800e85a:	6023      	str	r3, [r4, #0]
 800e85c:	e7cc      	b.n	800e7f8 <_svfiprintf_r+0x94>
 800e85e:	9b07      	ldr	r3, [sp, #28]
 800e860:	1d19      	adds	r1, r3, #4
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	9107      	str	r1, [sp, #28]
 800e866:	2b00      	cmp	r3, #0
 800e868:	db01      	blt.n	800e86e <_svfiprintf_r+0x10a>
 800e86a:	930b      	str	r3, [sp, #44]	; 0x2c
 800e86c:	e004      	b.n	800e878 <_svfiprintf_r+0x114>
 800e86e:	425b      	negs	r3, r3
 800e870:	60e3      	str	r3, [r4, #12]
 800e872:	2302      	movs	r3, #2
 800e874:	4313      	orrs	r3, r2
 800e876:	6023      	str	r3, [r4, #0]
 800e878:	782b      	ldrb	r3, [r5, #0]
 800e87a:	2b2e      	cmp	r3, #46	; 0x2e
 800e87c:	d10a      	bne.n	800e894 <_svfiprintf_r+0x130>
 800e87e:	786b      	ldrb	r3, [r5, #1]
 800e880:	2b2a      	cmp	r3, #42	; 0x2a
 800e882:	d135      	bne.n	800e8f0 <_svfiprintf_r+0x18c>
 800e884:	9b07      	ldr	r3, [sp, #28]
 800e886:	3502      	adds	r5, #2
 800e888:	1d1a      	adds	r2, r3, #4
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	9207      	str	r2, [sp, #28]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	db2b      	blt.n	800e8ea <_svfiprintf_r+0x186>
 800e892:	9309      	str	r3, [sp, #36]	; 0x24
 800e894:	4e2f      	ldr	r6, [pc, #188]	; (800e954 <_svfiprintf_r+0x1f0>)
 800e896:	2203      	movs	r2, #3
 800e898:	0030      	movs	r0, r6
 800e89a:	7829      	ldrb	r1, [r5, #0]
 800e89c:	f7fd ff29 	bl	800c6f2 <memchr>
 800e8a0:	2800      	cmp	r0, #0
 800e8a2:	d006      	beq.n	800e8b2 <_svfiprintf_r+0x14e>
 800e8a4:	2340      	movs	r3, #64	; 0x40
 800e8a6:	1b80      	subs	r0, r0, r6
 800e8a8:	4083      	lsls	r3, r0
 800e8aa:	6822      	ldr	r2, [r4, #0]
 800e8ac:	3501      	adds	r5, #1
 800e8ae:	4313      	orrs	r3, r2
 800e8b0:	6023      	str	r3, [r4, #0]
 800e8b2:	7829      	ldrb	r1, [r5, #0]
 800e8b4:	2206      	movs	r2, #6
 800e8b6:	4828      	ldr	r0, [pc, #160]	; (800e958 <_svfiprintf_r+0x1f4>)
 800e8b8:	1c6e      	adds	r6, r5, #1
 800e8ba:	7621      	strb	r1, [r4, #24]
 800e8bc:	f7fd ff19 	bl	800c6f2 <memchr>
 800e8c0:	2800      	cmp	r0, #0
 800e8c2:	d03c      	beq.n	800e93e <_svfiprintf_r+0x1da>
 800e8c4:	4b25      	ldr	r3, [pc, #148]	; (800e95c <_svfiprintf_r+0x1f8>)
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d125      	bne.n	800e916 <_svfiprintf_r+0x1b2>
 800e8ca:	2207      	movs	r2, #7
 800e8cc:	9b07      	ldr	r3, [sp, #28]
 800e8ce:	3307      	adds	r3, #7
 800e8d0:	4393      	bics	r3, r2
 800e8d2:	3308      	adds	r3, #8
 800e8d4:	9307      	str	r3, [sp, #28]
 800e8d6:	6963      	ldr	r3, [r4, #20]
 800e8d8:	9a04      	ldr	r2, [sp, #16]
 800e8da:	189b      	adds	r3, r3, r2
 800e8dc:	6163      	str	r3, [r4, #20]
 800e8de:	e764      	b.n	800e7aa <_svfiprintf_r+0x46>
 800e8e0:	4343      	muls	r3, r0
 800e8e2:	0035      	movs	r5, r6
 800e8e4:	2101      	movs	r1, #1
 800e8e6:	189b      	adds	r3, r3, r2
 800e8e8:	e7a6      	b.n	800e838 <_svfiprintf_r+0xd4>
 800e8ea:	2301      	movs	r3, #1
 800e8ec:	425b      	negs	r3, r3
 800e8ee:	e7d0      	b.n	800e892 <_svfiprintf_r+0x12e>
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	200a      	movs	r0, #10
 800e8f4:	001a      	movs	r2, r3
 800e8f6:	3501      	adds	r5, #1
 800e8f8:	6063      	str	r3, [r4, #4]
 800e8fa:	7829      	ldrb	r1, [r5, #0]
 800e8fc:	1c6e      	adds	r6, r5, #1
 800e8fe:	3930      	subs	r1, #48	; 0x30
 800e900:	2909      	cmp	r1, #9
 800e902:	d903      	bls.n	800e90c <_svfiprintf_r+0x1a8>
 800e904:	2b00      	cmp	r3, #0
 800e906:	d0c5      	beq.n	800e894 <_svfiprintf_r+0x130>
 800e908:	9209      	str	r2, [sp, #36]	; 0x24
 800e90a:	e7c3      	b.n	800e894 <_svfiprintf_r+0x130>
 800e90c:	4342      	muls	r2, r0
 800e90e:	0035      	movs	r5, r6
 800e910:	2301      	movs	r3, #1
 800e912:	1852      	adds	r2, r2, r1
 800e914:	e7f1      	b.n	800e8fa <_svfiprintf_r+0x196>
 800e916:	aa07      	add	r2, sp, #28
 800e918:	9200      	str	r2, [sp, #0]
 800e91a:	0021      	movs	r1, r4
 800e91c:	003a      	movs	r2, r7
 800e91e:	4b10      	ldr	r3, [pc, #64]	; (800e960 <_svfiprintf_r+0x1fc>)
 800e920:	9803      	ldr	r0, [sp, #12]
 800e922:	f7fc fdc7 	bl	800b4b4 <_printf_float>
 800e926:	9004      	str	r0, [sp, #16]
 800e928:	9b04      	ldr	r3, [sp, #16]
 800e92a:	3301      	adds	r3, #1
 800e92c:	d1d3      	bne.n	800e8d6 <_svfiprintf_r+0x172>
 800e92e:	89bb      	ldrh	r3, [r7, #12]
 800e930:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e932:	065b      	lsls	r3, r3, #25
 800e934:	d400      	bmi.n	800e938 <_svfiprintf_r+0x1d4>
 800e936:	e72c      	b.n	800e792 <_svfiprintf_r+0x2e>
 800e938:	2001      	movs	r0, #1
 800e93a:	4240      	negs	r0, r0
 800e93c:	e729      	b.n	800e792 <_svfiprintf_r+0x2e>
 800e93e:	aa07      	add	r2, sp, #28
 800e940:	9200      	str	r2, [sp, #0]
 800e942:	0021      	movs	r1, r4
 800e944:	003a      	movs	r2, r7
 800e946:	4b06      	ldr	r3, [pc, #24]	; (800e960 <_svfiprintf_r+0x1fc>)
 800e948:	9803      	ldr	r0, [sp, #12]
 800e94a:	f7fd f879 	bl	800ba40 <_printf_i>
 800e94e:	e7ea      	b.n	800e926 <_svfiprintf_r+0x1c2>
 800e950:	0800ffbc 	.word	0x0800ffbc
 800e954:	0800ffc2 	.word	0x0800ffc2
 800e958:	0800ffc6 	.word	0x0800ffc6
 800e95c:	0800b4b5 	.word	0x0800b4b5
 800e960:	0800e6a1 	.word	0x0800e6a1

0800e964 <_sungetc_r>:
 800e964:	b570      	push	{r4, r5, r6, lr}
 800e966:	0014      	movs	r4, r2
 800e968:	1c4b      	adds	r3, r1, #1
 800e96a:	d103      	bne.n	800e974 <_sungetc_r+0x10>
 800e96c:	2501      	movs	r5, #1
 800e96e:	426d      	negs	r5, r5
 800e970:	0028      	movs	r0, r5
 800e972:	bd70      	pop	{r4, r5, r6, pc}
 800e974:	8993      	ldrh	r3, [r2, #12]
 800e976:	2220      	movs	r2, #32
 800e978:	4393      	bics	r3, r2
 800e97a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800e97c:	81a3      	strh	r3, [r4, #12]
 800e97e:	b2ce      	uxtb	r6, r1
 800e980:	6863      	ldr	r3, [r4, #4]
 800e982:	b2cd      	uxtb	r5, r1
 800e984:	2a00      	cmp	r2, #0
 800e986:	d010      	beq.n	800e9aa <_sungetc_r+0x46>
 800e988:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800e98a:	429a      	cmp	r2, r3
 800e98c:	dd07      	ble.n	800e99e <_sungetc_r+0x3a>
 800e98e:	6823      	ldr	r3, [r4, #0]
 800e990:	3b01      	subs	r3, #1
 800e992:	6023      	str	r3, [r4, #0]
 800e994:	701e      	strb	r6, [r3, #0]
 800e996:	6863      	ldr	r3, [r4, #4]
 800e998:	3301      	adds	r3, #1
 800e99a:	6063      	str	r3, [r4, #4]
 800e99c:	e7e8      	b.n	800e970 <_sungetc_r+0xc>
 800e99e:	0021      	movs	r1, r4
 800e9a0:	f000 fda4 	bl	800f4ec <__submore>
 800e9a4:	2800      	cmp	r0, #0
 800e9a6:	d0f2      	beq.n	800e98e <_sungetc_r+0x2a>
 800e9a8:	e7e0      	b.n	800e96c <_sungetc_r+0x8>
 800e9aa:	6921      	ldr	r1, [r4, #16]
 800e9ac:	6822      	ldr	r2, [r4, #0]
 800e9ae:	2900      	cmp	r1, #0
 800e9b0:	d007      	beq.n	800e9c2 <_sungetc_r+0x5e>
 800e9b2:	4291      	cmp	r1, r2
 800e9b4:	d205      	bcs.n	800e9c2 <_sungetc_r+0x5e>
 800e9b6:	1e51      	subs	r1, r2, #1
 800e9b8:	7808      	ldrb	r0, [r1, #0]
 800e9ba:	42a8      	cmp	r0, r5
 800e9bc:	d101      	bne.n	800e9c2 <_sungetc_r+0x5e>
 800e9be:	6021      	str	r1, [r4, #0]
 800e9c0:	e7ea      	b.n	800e998 <_sungetc_r+0x34>
 800e9c2:	6423      	str	r3, [r4, #64]	; 0x40
 800e9c4:	0023      	movs	r3, r4
 800e9c6:	3344      	adds	r3, #68	; 0x44
 800e9c8:	6363      	str	r3, [r4, #52]	; 0x34
 800e9ca:	2303      	movs	r3, #3
 800e9cc:	63a3      	str	r3, [r4, #56]	; 0x38
 800e9ce:	0023      	movs	r3, r4
 800e9d0:	3346      	adds	r3, #70	; 0x46
 800e9d2:	63e2      	str	r2, [r4, #60]	; 0x3c
 800e9d4:	701e      	strb	r6, [r3, #0]
 800e9d6:	6023      	str	r3, [r4, #0]
 800e9d8:	2301      	movs	r3, #1
 800e9da:	e7de      	b.n	800e99a <_sungetc_r+0x36>

0800e9dc <__ssrefill_r>:
 800e9dc:	b510      	push	{r4, lr}
 800e9de:	000c      	movs	r4, r1
 800e9e0:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800e9e2:	2900      	cmp	r1, #0
 800e9e4:	d00e      	beq.n	800ea04 <__ssrefill_r+0x28>
 800e9e6:	0023      	movs	r3, r4
 800e9e8:	3344      	adds	r3, #68	; 0x44
 800e9ea:	4299      	cmp	r1, r3
 800e9ec:	d001      	beq.n	800e9f2 <__ssrefill_r+0x16>
 800e9ee:	f7fe fd43 	bl	800d478 <_free_r>
 800e9f2:	2000      	movs	r0, #0
 800e9f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e9f6:	6360      	str	r0, [r4, #52]	; 0x34
 800e9f8:	6063      	str	r3, [r4, #4]
 800e9fa:	4283      	cmp	r3, r0
 800e9fc:	d002      	beq.n	800ea04 <__ssrefill_r+0x28>
 800e9fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ea00:	6023      	str	r3, [r4, #0]
 800ea02:	bd10      	pop	{r4, pc}
 800ea04:	6923      	ldr	r3, [r4, #16]
 800ea06:	2001      	movs	r0, #1
 800ea08:	6023      	str	r3, [r4, #0]
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	89a2      	ldrh	r2, [r4, #12]
 800ea0e:	6063      	str	r3, [r4, #4]
 800ea10:	3320      	adds	r3, #32
 800ea12:	4313      	orrs	r3, r2
 800ea14:	81a3      	strh	r3, [r4, #12]
 800ea16:	4240      	negs	r0, r0
 800ea18:	e7f3      	b.n	800ea02 <__ssrefill_r+0x26>
	...

0800ea1c <__ssvfiscanf_r>:
 800ea1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea1e:	4cae      	ldr	r4, [pc, #696]	; (800ecd8 <__ssvfiscanf_r+0x2bc>)
 800ea20:	0006      	movs	r6, r0
 800ea22:	44a5      	add	sp, r4
 800ea24:	000c      	movs	r4, r1
 800ea26:	2100      	movs	r1, #0
 800ea28:	20be      	movs	r0, #190	; 0xbe
 800ea2a:	9146      	str	r1, [sp, #280]	; 0x118
 800ea2c:	9147      	str	r1, [sp, #284]	; 0x11c
 800ea2e:	a903      	add	r1, sp, #12
 800ea30:	9148      	str	r1, [sp, #288]	; 0x120
 800ea32:	49aa      	ldr	r1, [pc, #680]	; (800ecdc <__ssvfiscanf_r+0x2c0>)
 800ea34:	0040      	lsls	r0, r0, #1
 800ea36:	ad43      	add	r5, sp, #268	; 0x10c
 800ea38:	5029      	str	r1, [r5, r0]
 800ea3a:	25c0      	movs	r5, #192	; 0xc0
 800ea3c:	49a8      	ldr	r1, [pc, #672]	; (800ece0 <__ssvfiscanf_r+0x2c4>)
 800ea3e:	006d      	lsls	r5, r5, #1
 800ea40:	a843      	add	r0, sp, #268	; 0x10c
 800ea42:	5141      	str	r1, [r0, r5]
 800ea44:	9302      	str	r3, [sp, #8]
 800ea46:	7815      	ldrb	r5, [r2, #0]
 800ea48:	2d00      	cmp	r5, #0
 800ea4a:	d100      	bne.n	800ea4e <__ssvfiscanf_r+0x32>
 800ea4c:	e141      	b.n	800ecd2 <__ssvfiscanf_r+0x2b6>
 800ea4e:	4ba5      	ldr	r3, [pc, #660]	; (800ece4 <__ssvfiscanf_r+0x2c8>)
 800ea50:	2008      	movs	r0, #8
 800ea52:	5d59      	ldrb	r1, [r3, r5]
 800ea54:	9300      	str	r3, [sp, #0]
 800ea56:	2308      	movs	r3, #8
 800ea58:	1c57      	adds	r7, r2, #1
 800ea5a:	400b      	ands	r3, r1
 800ea5c:	4201      	tst	r1, r0
 800ea5e:	d01e      	beq.n	800ea9e <__ssvfiscanf_r+0x82>
 800ea60:	6863      	ldr	r3, [r4, #4]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	dd11      	ble.n	800ea8a <__ssvfiscanf_r+0x6e>
 800ea66:	6823      	ldr	r3, [r4, #0]
 800ea68:	9900      	ldr	r1, [sp, #0]
 800ea6a:	781a      	ldrb	r2, [r3, #0]
 800ea6c:	5c8a      	ldrb	r2, [r1, r2]
 800ea6e:	2108      	movs	r1, #8
 800ea70:	420a      	tst	r2, r1
 800ea72:	d101      	bne.n	800ea78 <__ssvfiscanf_r+0x5c>
 800ea74:	003a      	movs	r2, r7
 800ea76:	e7e6      	b.n	800ea46 <__ssvfiscanf_r+0x2a>
 800ea78:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800ea7a:	3301      	adds	r3, #1
 800ea7c:	3201      	adds	r2, #1
 800ea7e:	9247      	str	r2, [sp, #284]	; 0x11c
 800ea80:	6862      	ldr	r2, [r4, #4]
 800ea82:	6023      	str	r3, [r4, #0]
 800ea84:	3a01      	subs	r2, #1
 800ea86:	6062      	str	r2, [r4, #4]
 800ea88:	e7ea      	b.n	800ea60 <__ssvfiscanf_r+0x44>
 800ea8a:	22c0      	movs	r2, #192	; 0xc0
 800ea8c:	ab43      	add	r3, sp, #268	; 0x10c
 800ea8e:	0052      	lsls	r2, r2, #1
 800ea90:	0021      	movs	r1, r4
 800ea92:	0030      	movs	r0, r6
 800ea94:	589b      	ldr	r3, [r3, r2]
 800ea96:	4798      	blx	r3
 800ea98:	2800      	cmp	r0, #0
 800ea9a:	d0e4      	beq.n	800ea66 <__ssvfiscanf_r+0x4a>
 800ea9c:	e7ea      	b.n	800ea74 <__ssvfiscanf_r+0x58>
 800ea9e:	2d25      	cmp	r5, #37	; 0x25
 800eaa0:	d162      	bne.n	800eb68 <__ssvfiscanf_r+0x14c>
 800eaa2:	9345      	str	r3, [sp, #276]	; 0x114
 800eaa4:	9343      	str	r3, [sp, #268]	; 0x10c
 800eaa6:	7853      	ldrb	r3, [r2, #1]
 800eaa8:	2b2a      	cmp	r3, #42	; 0x2a
 800eaaa:	d102      	bne.n	800eab2 <__ssvfiscanf_r+0x96>
 800eaac:	3b1a      	subs	r3, #26
 800eaae:	9343      	str	r3, [sp, #268]	; 0x10c
 800eab0:	1c97      	adds	r7, r2, #2
 800eab2:	003d      	movs	r5, r7
 800eab4:	220a      	movs	r2, #10
 800eab6:	7829      	ldrb	r1, [r5, #0]
 800eab8:	1c6b      	adds	r3, r5, #1
 800eaba:	9301      	str	r3, [sp, #4]
 800eabc:	000b      	movs	r3, r1
 800eabe:	3b30      	subs	r3, #48	; 0x30
 800eac0:	2b09      	cmp	r3, #9
 800eac2:	d91e      	bls.n	800eb02 <__ssvfiscanf_r+0xe6>
 800eac4:	4f88      	ldr	r7, [pc, #544]	; (800ece8 <__ssvfiscanf_r+0x2cc>)
 800eac6:	2203      	movs	r2, #3
 800eac8:	0038      	movs	r0, r7
 800eaca:	f7fd fe12 	bl	800c6f2 <memchr>
 800eace:	2800      	cmp	r0, #0
 800ead0:	d006      	beq.n	800eae0 <__ssvfiscanf_r+0xc4>
 800ead2:	2301      	movs	r3, #1
 800ead4:	1bc0      	subs	r0, r0, r7
 800ead6:	4083      	lsls	r3, r0
 800ead8:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800eada:	9d01      	ldr	r5, [sp, #4]
 800eadc:	4313      	orrs	r3, r2
 800eade:	9343      	str	r3, [sp, #268]	; 0x10c
 800eae0:	1c6f      	adds	r7, r5, #1
 800eae2:	782d      	ldrb	r5, [r5, #0]
 800eae4:	2d78      	cmp	r5, #120	; 0x78
 800eae6:	d807      	bhi.n	800eaf8 <__ssvfiscanf_r+0xdc>
 800eae8:	2d57      	cmp	r5, #87	; 0x57
 800eaea:	d811      	bhi.n	800eb10 <__ssvfiscanf_r+0xf4>
 800eaec:	2d25      	cmp	r5, #37	; 0x25
 800eaee:	d03b      	beq.n	800eb68 <__ssvfiscanf_r+0x14c>
 800eaf0:	d835      	bhi.n	800eb5e <__ssvfiscanf_r+0x142>
 800eaf2:	2d00      	cmp	r5, #0
 800eaf4:	d100      	bne.n	800eaf8 <__ssvfiscanf_r+0xdc>
 800eaf6:	e0e9      	b.n	800eccc <__ssvfiscanf_r+0x2b0>
 800eaf8:	2303      	movs	r3, #3
 800eafa:	9349      	str	r3, [sp, #292]	; 0x124
 800eafc:	3307      	adds	r3, #7
 800eafe:	9344      	str	r3, [sp, #272]	; 0x110
 800eb00:	e06d      	b.n	800ebde <__ssvfiscanf_r+0x1c2>
 800eb02:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800eb04:	9d01      	ldr	r5, [sp, #4]
 800eb06:	4353      	muls	r3, r2
 800eb08:	3b30      	subs	r3, #48	; 0x30
 800eb0a:	185b      	adds	r3, r3, r1
 800eb0c:	9345      	str	r3, [sp, #276]	; 0x114
 800eb0e:	e7d2      	b.n	800eab6 <__ssvfiscanf_r+0x9a>
 800eb10:	0028      	movs	r0, r5
 800eb12:	3858      	subs	r0, #88	; 0x58
 800eb14:	2820      	cmp	r0, #32
 800eb16:	d8ef      	bhi.n	800eaf8 <__ssvfiscanf_r+0xdc>
 800eb18:	f7f1 fb08 	bl	800012c <__gnu_thumb1_case_shi>
 800eb1c:	ffee004d 	.word	0xffee004d
 800eb20:	007fffee 	.word	0x007fffee
 800eb24:	ffeeffee 	.word	0xffeeffee
 800eb28:	ffeeffee 	.word	0xffeeffee
 800eb2c:	ffeeffee 	.word	0xffeeffee
 800eb30:	008affee 	.word	0x008affee
 800eb34:	0024007d 	.word	0x0024007d
 800eb38:	00240024 	.word	0x00240024
 800eb3c:	0059ffee 	.word	0x0059ffee
 800eb40:	ffeeffee 	.word	0xffeeffee
 800eb44:	ffeeffee 	.word	0xffeeffee
 800eb48:	005d0092 	.word	0x005d0092
 800eb4c:	ffee0049 	.word	0xffee0049
 800eb50:	0090ffee 	.word	0x0090ffee
 800eb54:	007dffee 	.word	0x007dffee
 800eb58:	ffeeffee 	.word	0xffeeffee
 800eb5c:	004d      	.short	0x004d
 800eb5e:	3d45      	subs	r5, #69	; 0x45
 800eb60:	2d02      	cmp	r5, #2
 800eb62:	d8c9      	bhi.n	800eaf8 <__ssvfiscanf_r+0xdc>
 800eb64:	2305      	movs	r3, #5
 800eb66:	e039      	b.n	800ebdc <__ssvfiscanf_r+0x1c0>
 800eb68:	6863      	ldr	r3, [r4, #4]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	dd0d      	ble.n	800eb8a <__ssvfiscanf_r+0x16e>
 800eb6e:	6823      	ldr	r3, [r4, #0]
 800eb70:	781a      	ldrb	r2, [r3, #0]
 800eb72:	42aa      	cmp	r2, r5
 800eb74:	d000      	beq.n	800eb78 <__ssvfiscanf_r+0x15c>
 800eb76:	e0ac      	b.n	800ecd2 <__ssvfiscanf_r+0x2b6>
 800eb78:	3301      	adds	r3, #1
 800eb7a:	6862      	ldr	r2, [r4, #4]
 800eb7c:	6023      	str	r3, [r4, #0]
 800eb7e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800eb80:	3a01      	subs	r2, #1
 800eb82:	3301      	adds	r3, #1
 800eb84:	6062      	str	r2, [r4, #4]
 800eb86:	9347      	str	r3, [sp, #284]	; 0x11c
 800eb88:	e774      	b.n	800ea74 <__ssvfiscanf_r+0x58>
 800eb8a:	22c0      	movs	r2, #192	; 0xc0
 800eb8c:	ab43      	add	r3, sp, #268	; 0x10c
 800eb8e:	0052      	lsls	r2, r2, #1
 800eb90:	0021      	movs	r1, r4
 800eb92:	0030      	movs	r0, r6
 800eb94:	589b      	ldr	r3, [r3, r2]
 800eb96:	4798      	blx	r3
 800eb98:	2800      	cmp	r0, #0
 800eb9a:	d0e8      	beq.n	800eb6e <__ssvfiscanf_r+0x152>
 800eb9c:	9846      	ldr	r0, [sp, #280]	; 0x118
 800eb9e:	2800      	cmp	r0, #0
 800eba0:	d000      	beq.n	800eba4 <__ssvfiscanf_r+0x188>
 800eba2:	e08f      	b.n	800ecc4 <__ssvfiscanf_r+0x2a8>
 800eba4:	3801      	subs	r0, #1
 800eba6:	23a5      	movs	r3, #165	; 0xa5
 800eba8:	009b      	lsls	r3, r3, #2
 800ebaa:	449d      	add	sp, r3
 800ebac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebae:	2320      	movs	r3, #32
 800ebb0:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800ebb2:	4313      	orrs	r3, r2
 800ebb4:	9343      	str	r3, [sp, #268]	; 0x10c
 800ebb6:	2380      	movs	r3, #128	; 0x80
 800ebb8:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800ebba:	009b      	lsls	r3, r3, #2
 800ebbc:	4313      	orrs	r3, r2
 800ebbe:	9343      	str	r3, [sp, #268]	; 0x10c
 800ebc0:	2310      	movs	r3, #16
 800ebc2:	9344      	str	r3, [sp, #272]	; 0x110
 800ebc4:	236e      	movs	r3, #110	; 0x6e
 800ebc6:	42ab      	cmp	r3, r5
 800ebc8:	419b      	sbcs	r3, r3
 800ebca:	425b      	negs	r3, r3
 800ebcc:	e001      	b.n	800ebd2 <__ssvfiscanf_r+0x1b6>
 800ebce:	2300      	movs	r3, #0
 800ebd0:	9344      	str	r3, [sp, #272]	; 0x110
 800ebd2:	3303      	adds	r3, #3
 800ebd4:	e002      	b.n	800ebdc <__ssvfiscanf_r+0x1c0>
 800ebd6:	2308      	movs	r3, #8
 800ebd8:	9344      	str	r3, [sp, #272]	; 0x110
 800ebda:	3b04      	subs	r3, #4
 800ebdc:	9349      	str	r3, [sp, #292]	; 0x124
 800ebde:	6863      	ldr	r3, [r4, #4]
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	dd3c      	ble.n	800ec5e <__ssvfiscanf_r+0x242>
 800ebe4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800ebe6:	065b      	lsls	r3, r3, #25
 800ebe8:	d406      	bmi.n	800ebf8 <__ssvfiscanf_r+0x1dc>
 800ebea:	6823      	ldr	r3, [r4, #0]
 800ebec:	9900      	ldr	r1, [sp, #0]
 800ebee:	781a      	ldrb	r2, [r3, #0]
 800ebf0:	5c8a      	ldrb	r2, [r1, r2]
 800ebf2:	2108      	movs	r1, #8
 800ebf4:	420a      	tst	r2, r1
 800ebf6:	d13c      	bne.n	800ec72 <__ssvfiscanf_r+0x256>
 800ebf8:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800ebfa:	2b02      	cmp	r3, #2
 800ebfc:	dc4e      	bgt.n	800ec9c <__ssvfiscanf_r+0x280>
 800ebfe:	0022      	movs	r2, r4
 800ec00:	0030      	movs	r0, r6
 800ec02:	ab02      	add	r3, sp, #8
 800ec04:	a943      	add	r1, sp, #268	; 0x10c
 800ec06:	f000 f9b7 	bl	800ef78 <_scanf_chars>
 800ec0a:	2801      	cmp	r0, #1
 800ec0c:	d061      	beq.n	800ecd2 <__ssvfiscanf_r+0x2b6>
 800ec0e:	2802      	cmp	r0, #2
 800ec10:	d000      	beq.n	800ec14 <__ssvfiscanf_r+0x1f8>
 800ec12:	e72f      	b.n	800ea74 <__ssvfiscanf_r+0x58>
 800ec14:	e7c2      	b.n	800eb9c <__ssvfiscanf_r+0x180>
 800ec16:	230a      	movs	r3, #10
 800ec18:	e7d3      	b.n	800ebc2 <__ssvfiscanf_r+0x1a6>
 800ec1a:	0039      	movs	r1, r7
 800ec1c:	a803      	add	r0, sp, #12
 800ec1e:	f000 fc29 	bl	800f474 <__sccl>
 800ec22:	2340      	movs	r3, #64	; 0x40
 800ec24:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800ec26:	0007      	movs	r7, r0
 800ec28:	4313      	orrs	r3, r2
 800ec2a:	9343      	str	r3, [sp, #268]	; 0x10c
 800ec2c:	2301      	movs	r3, #1
 800ec2e:	e7d5      	b.n	800ebdc <__ssvfiscanf_r+0x1c0>
 800ec30:	2340      	movs	r3, #64	; 0x40
 800ec32:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800ec34:	4313      	orrs	r3, r2
 800ec36:	9343      	str	r3, [sp, #268]	; 0x10c
 800ec38:	2300      	movs	r3, #0
 800ec3a:	e7cf      	b.n	800ebdc <__ssvfiscanf_r+0x1c0>
 800ec3c:	2302      	movs	r3, #2
 800ec3e:	e7cd      	b.n	800ebdc <__ssvfiscanf_r+0x1c0>
 800ec40:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800ec42:	06d3      	lsls	r3, r2, #27
 800ec44:	d500      	bpl.n	800ec48 <__ssvfiscanf_r+0x22c>
 800ec46:	e715      	b.n	800ea74 <__ssvfiscanf_r+0x58>
 800ec48:	9b02      	ldr	r3, [sp, #8]
 800ec4a:	9947      	ldr	r1, [sp, #284]	; 0x11c
 800ec4c:	1d18      	adds	r0, r3, #4
 800ec4e:	9002      	str	r0, [sp, #8]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	07d5      	lsls	r5, r2, #31
 800ec54:	d501      	bpl.n	800ec5a <__ssvfiscanf_r+0x23e>
 800ec56:	8019      	strh	r1, [r3, #0]
 800ec58:	e70c      	b.n	800ea74 <__ssvfiscanf_r+0x58>
 800ec5a:	6019      	str	r1, [r3, #0]
 800ec5c:	e70a      	b.n	800ea74 <__ssvfiscanf_r+0x58>
 800ec5e:	22c0      	movs	r2, #192	; 0xc0
 800ec60:	ab43      	add	r3, sp, #268	; 0x10c
 800ec62:	0052      	lsls	r2, r2, #1
 800ec64:	0021      	movs	r1, r4
 800ec66:	0030      	movs	r0, r6
 800ec68:	589b      	ldr	r3, [r3, r2]
 800ec6a:	4798      	blx	r3
 800ec6c:	2800      	cmp	r0, #0
 800ec6e:	d0b9      	beq.n	800ebe4 <__ssvfiscanf_r+0x1c8>
 800ec70:	e794      	b.n	800eb9c <__ssvfiscanf_r+0x180>
 800ec72:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800ec74:	3201      	adds	r2, #1
 800ec76:	9247      	str	r2, [sp, #284]	; 0x11c
 800ec78:	6862      	ldr	r2, [r4, #4]
 800ec7a:	3a01      	subs	r2, #1
 800ec7c:	6062      	str	r2, [r4, #4]
 800ec7e:	2a00      	cmp	r2, #0
 800ec80:	dd02      	ble.n	800ec88 <__ssvfiscanf_r+0x26c>
 800ec82:	3301      	adds	r3, #1
 800ec84:	6023      	str	r3, [r4, #0]
 800ec86:	e7b0      	b.n	800ebea <__ssvfiscanf_r+0x1ce>
 800ec88:	22c0      	movs	r2, #192	; 0xc0
 800ec8a:	ab43      	add	r3, sp, #268	; 0x10c
 800ec8c:	0052      	lsls	r2, r2, #1
 800ec8e:	0021      	movs	r1, r4
 800ec90:	0030      	movs	r0, r6
 800ec92:	589b      	ldr	r3, [r3, r2]
 800ec94:	4798      	blx	r3
 800ec96:	2800      	cmp	r0, #0
 800ec98:	d0a7      	beq.n	800ebea <__ssvfiscanf_r+0x1ce>
 800ec9a:	e77f      	b.n	800eb9c <__ssvfiscanf_r+0x180>
 800ec9c:	2b04      	cmp	r3, #4
 800ec9e:	dc06      	bgt.n	800ecae <__ssvfiscanf_r+0x292>
 800eca0:	0022      	movs	r2, r4
 800eca2:	0030      	movs	r0, r6
 800eca4:	ab02      	add	r3, sp, #8
 800eca6:	a943      	add	r1, sp, #268	; 0x10c
 800eca8:	f000 f9c4 	bl	800f034 <_scanf_i>
 800ecac:	e7ad      	b.n	800ec0a <__ssvfiscanf_r+0x1ee>
 800ecae:	4b0f      	ldr	r3, [pc, #60]	; (800ecec <__ssvfiscanf_r+0x2d0>)
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d100      	bne.n	800ecb6 <__ssvfiscanf_r+0x29a>
 800ecb4:	e6de      	b.n	800ea74 <__ssvfiscanf_r+0x58>
 800ecb6:	0022      	movs	r2, r4
 800ecb8:	0030      	movs	r0, r6
 800ecba:	ab02      	add	r3, sp, #8
 800ecbc:	a943      	add	r1, sp, #268	; 0x10c
 800ecbe:	f7fc ffcf 	bl	800bc60 <_scanf_float>
 800ecc2:	e7a2      	b.n	800ec0a <__ssvfiscanf_r+0x1ee>
 800ecc4:	89a3      	ldrh	r3, [r4, #12]
 800ecc6:	065b      	lsls	r3, r3, #25
 800ecc8:	d400      	bmi.n	800eccc <__ssvfiscanf_r+0x2b0>
 800ecca:	e76c      	b.n	800eba6 <__ssvfiscanf_r+0x18a>
 800eccc:	2001      	movs	r0, #1
 800ecce:	4240      	negs	r0, r0
 800ecd0:	e769      	b.n	800eba6 <__ssvfiscanf_r+0x18a>
 800ecd2:	9846      	ldr	r0, [sp, #280]	; 0x118
 800ecd4:	e767      	b.n	800eba6 <__ssvfiscanf_r+0x18a>
 800ecd6:	46c0      	nop			; (mov r8, r8)
 800ecd8:	fffffd6c 	.word	0xfffffd6c
 800ecdc:	0800e965 	.word	0x0800e965
 800ece0:	0800e9dd 	.word	0x0800e9dd
 800ece4:	0800fc39 	.word	0x0800fc39
 800ece8:	0800ffc2 	.word	0x0800ffc2
 800ecec:	0800bc61 	.word	0x0800bc61

0800ecf0 <__sfputc_r>:
 800ecf0:	6893      	ldr	r3, [r2, #8]
 800ecf2:	b510      	push	{r4, lr}
 800ecf4:	3b01      	subs	r3, #1
 800ecf6:	6093      	str	r3, [r2, #8]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	da04      	bge.n	800ed06 <__sfputc_r+0x16>
 800ecfc:	6994      	ldr	r4, [r2, #24]
 800ecfe:	42a3      	cmp	r3, r4
 800ed00:	db07      	blt.n	800ed12 <__sfputc_r+0x22>
 800ed02:	290a      	cmp	r1, #10
 800ed04:	d005      	beq.n	800ed12 <__sfputc_r+0x22>
 800ed06:	6813      	ldr	r3, [r2, #0]
 800ed08:	1c58      	adds	r0, r3, #1
 800ed0a:	6010      	str	r0, [r2, #0]
 800ed0c:	7019      	strb	r1, [r3, #0]
 800ed0e:	0008      	movs	r0, r1
 800ed10:	bd10      	pop	{r4, pc}
 800ed12:	f7fd fb87 	bl	800c424 <__swbuf_r>
 800ed16:	0001      	movs	r1, r0
 800ed18:	e7f9      	b.n	800ed0e <__sfputc_r+0x1e>

0800ed1a <__sfputs_r>:
 800ed1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed1c:	0006      	movs	r6, r0
 800ed1e:	000f      	movs	r7, r1
 800ed20:	0014      	movs	r4, r2
 800ed22:	18d5      	adds	r5, r2, r3
 800ed24:	42ac      	cmp	r4, r5
 800ed26:	d101      	bne.n	800ed2c <__sfputs_r+0x12>
 800ed28:	2000      	movs	r0, #0
 800ed2a:	e007      	b.n	800ed3c <__sfputs_r+0x22>
 800ed2c:	7821      	ldrb	r1, [r4, #0]
 800ed2e:	003a      	movs	r2, r7
 800ed30:	0030      	movs	r0, r6
 800ed32:	f7ff ffdd 	bl	800ecf0 <__sfputc_r>
 800ed36:	3401      	adds	r4, #1
 800ed38:	1c43      	adds	r3, r0, #1
 800ed3a:	d1f3      	bne.n	800ed24 <__sfputs_r+0xa>
 800ed3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ed40 <_vfiprintf_r>:
 800ed40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed42:	b0a1      	sub	sp, #132	; 0x84
 800ed44:	000f      	movs	r7, r1
 800ed46:	0015      	movs	r5, r2
 800ed48:	001e      	movs	r6, r3
 800ed4a:	9003      	str	r0, [sp, #12]
 800ed4c:	2800      	cmp	r0, #0
 800ed4e:	d004      	beq.n	800ed5a <_vfiprintf_r+0x1a>
 800ed50:	6a03      	ldr	r3, [r0, #32]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d101      	bne.n	800ed5a <_vfiprintf_r+0x1a>
 800ed56:	f7fd fa1b 	bl	800c190 <__sinit>
 800ed5a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ed5c:	07db      	lsls	r3, r3, #31
 800ed5e:	d405      	bmi.n	800ed6c <_vfiprintf_r+0x2c>
 800ed60:	89bb      	ldrh	r3, [r7, #12]
 800ed62:	059b      	lsls	r3, r3, #22
 800ed64:	d402      	bmi.n	800ed6c <_vfiprintf_r+0x2c>
 800ed66:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ed68:	f7fd fcc1 	bl	800c6ee <__retarget_lock_acquire_recursive>
 800ed6c:	89bb      	ldrh	r3, [r7, #12]
 800ed6e:	071b      	lsls	r3, r3, #28
 800ed70:	d502      	bpl.n	800ed78 <_vfiprintf_r+0x38>
 800ed72:	693b      	ldr	r3, [r7, #16]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d113      	bne.n	800eda0 <_vfiprintf_r+0x60>
 800ed78:	0039      	movs	r1, r7
 800ed7a:	9803      	ldr	r0, [sp, #12]
 800ed7c:	f7fd fb94 	bl	800c4a8 <__swsetup_r>
 800ed80:	2800      	cmp	r0, #0
 800ed82:	d00d      	beq.n	800eda0 <_vfiprintf_r+0x60>
 800ed84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ed86:	07db      	lsls	r3, r3, #31
 800ed88:	d503      	bpl.n	800ed92 <_vfiprintf_r+0x52>
 800ed8a:	2001      	movs	r0, #1
 800ed8c:	4240      	negs	r0, r0
 800ed8e:	b021      	add	sp, #132	; 0x84
 800ed90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed92:	89bb      	ldrh	r3, [r7, #12]
 800ed94:	059b      	lsls	r3, r3, #22
 800ed96:	d4f8      	bmi.n	800ed8a <_vfiprintf_r+0x4a>
 800ed98:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ed9a:	f7fd fca9 	bl	800c6f0 <__retarget_lock_release_recursive>
 800ed9e:	e7f4      	b.n	800ed8a <_vfiprintf_r+0x4a>
 800eda0:	2300      	movs	r3, #0
 800eda2:	ac08      	add	r4, sp, #32
 800eda4:	6163      	str	r3, [r4, #20]
 800eda6:	3320      	adds	r3, #32
 800eda8:	7663      	strb	r3, [r4, #25]
 800edaa:	3310      	adds	r3, #16
 800edac:	76a3      	strb	r3, [r4, #26]
 800edae:	9607      	str	r6, [sp, #28]
 800edb0:	002e      	movs	r6, r5
 800edb2:	7833      	ldrb	r3, [r6, #0]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d001      	beq.n	800edbc <_vfiprintf_r+0x7c>
 800edb8:	2b25      	cmp	r3, #37	; 0x25
 800edba:	d148      	bne.n	800ee4e <_vfiprintf_r+0x10e>
 800edbc:	1b73      	subs	r3, r6, r5
 800edbe:	9305      	str	r3, [sp, #20]
 800edc0:	42ae      	cmp	r6, r5
 800edc2:	d00b      	beq.n	800eddc <_vfiprintf_r+0x9c>
 800edc4:	002a      	movs	r2, r5
 800edc6:	0039      	movs	r1, r7
 800edc8:	9803      	ldr	r0, [sp, #12]
 800edca:	f7ff ffa6 	bl	800ed1a <__sfputs_r>
 800edce:	3001      	adds	r0, #1
 800edd0:	d100      	bne.n	800edd4 <_vfiprintf_r+0x94>
 800edd2:	e0af      	b.n	800ef34 <_vfiprintf_r+0x1f4>
 800edd4:	6963      	ldr	r3, [r4, #20]
 800edd6:	9a05      	ldr	r2, [sp, #20]
 800edd8:	189b      	adds	r3, r3, r2
 800edda:	6163      	str	r3, [r4, #20]
 800eddc:	7833      	ldrb	r3, [r6, #0]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d100      	bne.n	800ede4 <_vfiprintf_r+0xa4>
 800ede2:	e0a7      	b.n	800ef34 <_vfiprintf_r+0x1f4>
 800ede4:	2201      	movs	r2, #1
 800ede6:	2300      	movs	r3, #0
 800ede8:	4252      	negs	r2, r2
 800edea:	6062      	str	r2, [r4, #4]
 800edec:	a904      	add	r1, sp, #16
 800edee:	3254      	adds	r2, #84	; 0x54
 800edf0:	1852      	adds	r2, r2, r1
 800edf2:	1c75      	adds	r5, r6, #1
 800edf4:	6023      	str	r3, [r4, #0]
 800edf6:	60e3      	str	r3, [r4, #12]
 800edf8:	60a3      	str	r3, [r4, #8]
 800edfa:	7013      	strb	r3, [r2, #0]
 800edfc:	65a3      	str	r3, [r4, #88]	; 0x58
 800edfe:	4b59      	ldr	r3, [pc, #356]	; (800ef64 <_vfiprintf_r+0x224>)
 800ee00:	2205      	movs	r2, #5
 800ee02:	0018      	movs	r0, r3
 800ee04:	7829      	ldrb	r1, [r5, #0]
 800ee06:	9305      	str	r3, [sp, #20]
 800ee08:	f7fd fc73 	bl	800c6f2 <memchr>
 800ee0c:	1c6e      	adds	r6, r5, #1
 800ee0e:	2800      	cmp	r0, #0
 800ee10:	d11f      	bne.n	800ee52 <_vfiprintf_r+0x112>
 800ee12:	6822      	ldr	r2, [r4, #0]
 800ee14:	06d3      	lsls	r3, r2, #27
 800ee16:	d504      	bpl.n	800ee22 <_vfiprintf_r+0xe2>
 800ee18:	2353      	movs	r3, #83	; 0x53
 800ee1a:	a904      	add	r1, sp, #16
 800ee1c:	185b      	adds	r3, r3, r1
 800ee1e:	2120      	movs	r1, #32
 800ee20:	7019      	strb	r1, [r3, #0]
 800ee22:	0713      	lsls	r3, r2, #28
 800ee24:	d504      	bpl.n	800ee30 <_vfiprintf_r+0xf0>
 800ee26:	2353      	movs	r3, #83	; 0x53
 800ee28:	a904      	add	r1, sp, #16
 800ee2a:	185b      	adds	r3, r3, r1
 800ee2c:	212b      	movs	r1, #43	; 0x2b
 800ee2e:	7019      	strb	r1, [r3, #0]
 800ee30:	782b      	ldrb	r3, [r5, #0]
 800ee32:	2b2a      	cmp	r3, #42	; 0x2a
 800ee34:	d016      	beq.n	800ee64 <_vfiprintf_r+0x124>
 800ee36:	002e      	movs	r6, r5
 800ee38:	2100      	movs	r1, #0
 800ee3a:	200a      	movs	r0, #10
 800ee3c:	68e3      	ldr	r3, [r4, #12]
 800ee3e:	7832      	ldrb	r2, [r6, #0]
 800ee40:	1c75      	adds	r5, r6, #1
 800ee42:	3a30      	subs	r2, #48	; 0x30
 800ee44:	2a09      	cmp	r2, #9
 800ee46:	d94e      	bls.n	800eee6 <_vfiprintf_r+0x1a6>
 800ee48:	2900      	cmp	r1, #0
 800ee4a:	d111      	bne.n	800ee70 <_vfiprintf_r+0x130>
 800ee4c:	e017      	b.n	800ee7e <_vfiprintf_r+0x13e>
 800ee4e:	3601      	adds	r6, #1
 800ee50:	e7af      	b.n	800edb2 <_vfiprintf_r+0x72>
 800ee52:	9b05      	ldr	r3, [sp, #20]
 800ee54:	6822      	ldr	r2, [r4, #0]
 800ee56:	1ac0      	subs	r0, r0, r3
 800ee58:	2301      	movs	r3, #1
 800ee5a:	4083      	lsls	r3, r0
 800ee5c:	4313      	orrs	r3, r2
 800ee5e:	0035      	movs	r5, r6
 800ee60:	6023      	str	r3, [r4, #0]
 800ee62:	e7cc      	b.n	800edfe <_vfiprintf_r+0xbe>
 800ee64:	9b07      	ldr	r3, [sp, #28]
 800ee66:	1d19      	adds	r1, r3, #4
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	9107      	str	r1, [sp, #28]
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	db01      	blt.n	800ee74 <_vfiprintf_r+0x134>
 800ee70:	930b      	str	r3, [sp, #44]	; 0x2c
 800ee72:	e004      	b.n	800ee7e <_vfiprintf_r+0x13e>
 800ee74:	425b      	negs	r3, r3
 800ee76:	60e3      	str	r3, [r4, #12]
 800ee78:	2302      	movs	r3, #2
 800ee7a:	4313      	orrs	r3, r2
 800ee7c:	6023      	str	r3, [r4, #0]
 800ee7e:	7833      	ldrb	r3, [r6, #0]
 800ee80:	2b2e      	cmp	r3, #46	; 0x2e
 800ee82:	d10a      	bne.n	800ee9a <_vfiprintf_r+0x15a>
 800ee84:	7873      	ldrb	r3, [r6, #1]
 800ee86:	2b2a      	cmp	r3, #42	; 0x2a
 800ee88:	d135      	bne.n	800eef6 <_vfiprintf_r+0x1b6>
 800ee8a:	9b07      	ldr	r3, [sp, #28]
 800ee8c:	3602      	adds	r6, #2
 800ee8e:	1d1a      	adds	r2, r3, #4
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	9207      	str	r2, [sp, #28]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	db2b      	blt.n	800eef0 <_vfiprintf_r+0x1b0>
 800ee98:	9309      	str	r3, [sp, #36]	; 0x24
 800ee9a:	4d33      	ldr	r5, [pc, #204]	; (800ef68 <_vfiprintf_r+0x228>)
 800ee9c:	2203      	movs	r2, #3
 800ee9e:	0028      	movs	r0, r5
 800eea0:	7831      	ldrb	r1, [r6, #0]
 800eea2:	f7fd fc26 	bl	800c6f2 <memchr>
 800eea6:	2800      	cmp	r0, #0
 800eea8:	d006      	beq.n	800eeb8 <_vfiprintf_r+0x178>
 800eeaa:	2340      	movs	r3, #64	; 0x40
 800eeac:	1b40      	subs	r0, r0, r5
 800eeae:	4083      	lsls	r3, r0
 800eeb0:	6822      	ldr	r2, [r4, #0]
 800eeb2:	3601      	adds	r6, #1
 800eeb4:	4313      	orrs	r3, r2
 800eeb6:	6023      	str	r3, [r4, #0]
 800eeb8:	7831      	ldrb	r1, [r6, #0]
 800eeba:	2206      	movs	r2, #6
 800eebc:	482b      	ldr	r0, [pc, #172]	; (800ef6c <_vfiprintf_r+0x22c>)
 800eebe:	1c75      	adds	r5, r6, #1
 800eec0:	7621      	strb	r1, [r4, #24]
 800eec2:	f7fd fc16 	bl	800c6f2 <memchr>
 800eec6:	2800      	cmp	r0, #0
 800eec8:	d043      	beq.n	800ef52 <_vfiprintf_r+0x212>
 800eeca:	4b29      	ldr	r3, [pc, #164]	; (800ef70 <_vfiprintf_r+0x230>)
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d125      	bne.n	800ef1c <_vfiprintf_r+0x1dc>
 800eed0:	2207      	movs	r2, #7
 800eed2:	9b07      	ldr	r3, [sp, #28]
 800eed4:	3307      	adds	r3, #7
 800eed6:	4393      	bics	r3, r2
 800eed8:	3308      	adds	r3, #8
 800eeda:	9307      	str	r3, [sp, #28]
 800eedc:	6963      	ldr	r3, [r4, #20]
 800eede:	9a04      	ldr	r2, [sp, #16]
 800eee0:	189b      	adds	r3, r3, r2
 800eee2:	6163      	str	r3, [r4, #20]
 800eee4:	e764      	b.n	800edb0 <_vfiprintf_r+0x70>
 800eee6:	4343      	muls	r3, r0
 800eee8:	002e      	movs	r6, r5
 800eeea:	2101      	movs	r1, #1
 800eeec:	189b      	adds	r3, r3, r2
 800eeee:	e7a6      	b.n	800ee3e <_vfiprintf_r+0xfe>
 800eef0:	2301      	movs	r3, #1
 800eef2:	425b      	negs	r3, r3
 800eef4:	e7d0      	b.n	800ee98 <_vfiprintf_r+0x158>
 800eef6:	2300      	movs	r3, #0
 800eef8:	200a      	movs	r0, #10
 800eefa:	001a      	movs	r2, r3
 800eefc:	3601      	adds	r6, #1
 800eefe:	6063      	str	r3, [r4, #4]
 800ef00:	7831      	ldrb	r1, [r6, #0]
 800ef02:	1c75      	adds	r5, r6, #1
 800ef04:	3930      	subs	r1, #48	; 0x30
 800ef06:	2909      	cmp	r1, #9
 800ef08:	d903      	bls.n	800ef12 <_vfiprintf_r+0x1d2>
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d0c5      	beq.n	800ee9a <_vfiprintf_r+0x15a>
 800ef0e:	9209      	str	r2, [sp, #36]	; 0x24
 800ef10:	e7c3      	b.n	800ee9a <_vfiprintf_r+0x15a>
 800ef12:	4342      	muls	r2, r0
 800ef14:	002e      	movs	r6, r5
 800ef16:	2301      	movs	r3, #1
 800ef18:	1852      	adds	r2, r2, r1
 800ef1a:	e7f1      	b.n	800ef00 <_vfiprintf_r+0x1c0>
 800ef1c:	aa07      	add	r2, sp, #28
 800ef1e:	9200      	str	r2, [sp, #0]
 800ef20:	0021      	movs	r1, r4
 800ef22:	003a      	movs	r2, r7
 800ef24:	4b13      	ldr	r3, [pc, #76]	; (800ef74 <_vfiprintf_r+0x234>)
 800ef26:	9803      	ldr	r0, [sp, #12]
 800ef28:	f7fc fac4 	bl	800b4b4 <_printf_float>
 800ef2c:	9004      	str	r0, [sp, #16]
 800ef2e:	9b04      	ldr	r3, [sp, #16]
 800ef30:	3301      	adds	r3, #1
 800ef32:	d1d3      	bne.n	800eedc <_vfiprintf_r+0x19c>
 800ef34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ef36:	07db      	lsls	r3, r3, #31
 800ef38:	d405      	bmi.n	800ef46 <_vfiprintf_r+0x206>
 800ef3a:	89bb      	ldrh	r3, [r7, #12]
 800ef3c:	059b      	lsls	r3, r3, #22
 800ef3e:	d402      	bmi.n	800ef46 <_vfiprintf_r+0x206>
 800ef40:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ef42:	f7fd fbd5 	bl	800c6f0 <__retarget_lock_release_recursive>
 800ef46:	89bb      	ldrh	r3, [r7, #12]
 800ef48:	065b      	lsls	r3, r3, #25
 800ef4a:	d500      	bpl.n	800ef4e <_vfiprintf_r+0x20e>
 800ef4c:	e71d      	b.n	800ed8a <_vfiprintf_r+0x4a>
 800ef4e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ef50:	e71d      	b.n	800ed8e <_vfiprintf_r+0x4e>
 800ef52:	aa07      	add	r2, sp, #28
 800ef54:	9200      	str	r2, [sp, #0]
 800ef56:	0021      	movs	r1, r4
 800ef58:	003a      	movs	r2, r7
 800ef5a:	4b06      	ldr	r3, [pc, #24]	; (800ef74 <_vfiprintf_r+0x234>)
 800ef5c:	9803      	ldr	r0, [sp, #12]
 800ef5e:	f7fc fd6f 	bl	800ba40 <_printf_i>
 800ef62:	e7e3      	b.n	800ef2c <_vfiprintf_r+0x1ec>
 800ef64:	0800ffbc 	.word	0x0800ffbc
 800ef68:	0800ffc2 	.word	0x0800ffc2
 800ef6c:	0800ffc6 	.word	0x0800ffc6
 800ef70:	0800b4b5 	.word	0x0800b4b5
 800ef74:	0800ed1b 	.word	0x0800ed1b

0800ef78 <_scanf_chars>:
 800ef78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ef7a:	0015      	movs	r5, r2
 800ef7c:	688a      	ldr	r2, [r1, #8]
 800ef7e:	000c      	movs	r4, r1
 800ef80:	9001      	str	r0, [sp, #4]
 800ef82:	2a00      	cmp	r2, #0
 800ef84:	d105      	bne.n	800ef92 <_scanf_chars+0x1a>
 800ef86:	6989      	ldr	r1, [r1, #24]
 800ef88:	3201      	adds	r2, #1
 800ef8a:	2900      	cmp	r1, #0
 800ef8c:	d000      	beq.n	800ef90 <_scanf_chars+0x18>
 800ef8e:	3a02      	subs	r2, #2
 800ef90:	60a2      	str	r2, [r4, #8]
 800ef92:	6822      	ldr	r2, [r4, #0]
 800ef94:	06d2      	lsls	r2, r2, #27
 800ef96:	d403      	bmi.n	800efa0 <_scanf_chars+0x28>
 800ef98:	681a      	ldr	r2, [r3, #0]
 800ef9a:	1d11      	adds	r1, r2, #4
 800ef9c:	6019      	str	r1, [r3, #0]
 800ef9e:	6817      	ldr	r7, [r2, #0]
 800efa0:	2600      	movs	r6, #0
 800efa2:	69a0      	ldr	r0, [r4, #24]
 800efa4:	2800      	cmp	r0, #0
 800efa6:	d013      	beq.n	800efd0 <_scanf_chars+0x58>
 800efa8:	2801      	cmp	r0, #1
 800efaa:	d108      	bne.n	800efbe <_scanf_chars+0x46>
 800efac:	682b      	ldr	r3, [r5, #0]
 800efae:	6962      	ldr	r2, [r4, #20]
 800efb0:	781b      	ldrb	r3, [r3, #0]
 800efb2:	5cd3      	ldrb	r3, [r2, r3]
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d10b      	bne.n	800efd0 <_scanf_chars+0x58>
 800efb8:	2e00      	cmp	r6, #0
 800efba:	d038      	beq.n	800f02e <_scanf_chars+0xb6>
 800efbc:	e026      	b.n	800f00c <_scanf_chars+0x94>
 800efbe:	2802      	cmp	r0, #2
 800efc0:	d124      	bne.n	800f00c <_scanf_chars+0x94>
 800efc2:	682b      	ldr	r3, [r5, #0]
 800efc4:	4a1a      	ldr	r2, [pc, #104]	; (800f030 <_scanf_chars+0xb8>)
 800efc6:	781b      	ldrb	r3, [r3, #0]
 800efc8:	5cd3      	ldrb	r3, [r2, r3]
 800efca:	2208      	movs	r2, #8
 800efcc:	4213      	tst	r3, r2
 800efce:	d11d      	bne.n	800f00c <_scanf_chars+0x94>
 800efd0:	2210      	movs	r2, #16
 800efd2:	6823      	ldr	r3, [r4, #0]
 800efd4:	3601      	adds	r6, #1
 800efd6:	4213      	tst	r3, r2
 800efd8:	d103      	bne.n	800efe2 <_scanf_chars+0x6a>
 800efda:	682b      	ldr	r3, [r5, #0]
 800efdc:	781b      	ldrb	r3, [r3, #0]
 800efde:	703b      	strb	r3, [r7, #0]
 800efe0:	3701      	adds	r7, #1
 800efe2:	682a      	ldr	r2, [r5, #0]
 800efe4:	686b      	ldr	r3, [r5, #4]
 800efe6:	3201      	adds	r2, #1
 800efe8:	602a      	str	r2, [r5, #0]
 800efea:	68a2      	ldr	r2, [r4, #8]
 800efec:	3b01      	subs	r3, #1
 800efee:	3a01      	subs	r2, #1
 800eff0:	606b      	str	r3, [r5, #4]
 800eff2:	60a2      	str	r2, [r4, #8]
 800eff4:	2a00      	cmp	r2, #0
 800eff6:	d009      	beq.n	800f00c <_scanf_chars+0x94>
 800eff8:	2b00      	cmp	r3, #0
 800effa:	dcd2      	bgt.n	800efa2 <_scanf_chars+0x2a>
 800effc:	23c0      	movs	r3, #192	; 0xc0
 800effe:	005b      	lsls	r3, r3, #1
 800f000:	0029      	movs	r1, r5
 800f002:	58e3      	ldr	r3, [r4, r3]
 800f004:	9801      	ldr	r0, [sp, #4]
 800f006:	4798      	blx	r3
 800f008:	2800      	cmp	r0, #0
 800f00a:	d0ca      	beq.n	800efa2 <_scanf_chars+0x2a>
 800f00c:	6822      	ldr	r2, [r4, #0]
 800f00e:	2310      	movs	r3, #16
 800f010:	0011      	movs	r1, r2
 800f012:	4019      	ands	r1, r3
 800f014:	421a      	tst	r2, r3
 800f016:	d106      	bne.n	800f026 <_scanf_chars+0xae>
 800f018:	68e3      	ldr	r3, [r4, #12]
 800f01a:	3301      	adds	r3, #1
 800f01c:	60e3      	str	r3, [r4, #12]
 800f01e:	69a3      	ldr	r3, [r4, #24]
 800f020:	2b00      	cmp	r3, #0
 800f022:	d000      	beq.n	800f026 <_scanf_chars+0xae>
 800f024:	7039      	strb	r1, [r7, #0]
 800f026:	2000      	movs	r0, #0
 800f028:	6923      	ldr	r3, [r4, #16]
 800f02a:	199b      	adds	r3, r3, r6
 800f02c:	6123      	str	r3, [r4, #16]
 800f02e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f030:	0800fc39 	.word	0x0800fc39

0800f034 <_scanf_i>:
 800f034:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f036:	b08b      	sub	sp, #44	; 0x2c
 800f038:	9301      	str	r3, [sp, #4]
 800f03a:	4b7a      	ldr	r3, [pc, #488]	; (800f224 <_scanf_i+0x1f0>)
 800f03c:	0016      	movs	r6, r2
 800f03e:	9004      	str	r0, [sp, #16]
 800f040:	aa07      	add	r2, sp, #28
 800f042:	cba1      	ldmia	r3!, {r0, r5, r7}
 800f044:	c2a1      	stmia	r2!, {r0, r5, r7}
 800f046:	4a78      	ldr	r2, [pc, #480]	; (800f228 <_scanf_i+0x1f4>)
 800f048:	698b      	ldr	r3, [r1, #24]
 800f04a:	000c      	movs	r4, r1
 800f04c:	9205      	str	r2, [sp, #20]
 800f04e:	2b03      	cmp	r3, #3
 800f050:	d001      	beq.n	800f056 <_scanf_i+0x22>
 800f052:	4b76      	ldr	r3, [pc, #472]	; (800f22c <_scanf_i+0x1f8>)
 800f054:	9305      	str	r3, [sp, #20]
 800f056:	22ae      	movs	r2, #174	; 0xae
 800f058:	2000      	movs	r0, #0
 800f05a:	68a3      	ldr	r3, [r4, #8]
 800f05c:	0052      	lsls	r2, r2, #1
 800f05e:	1e59      	subs	r1, r3, #1
 800f060:	9003      	str	r0, [sp, #12]
 800f062:	4291      	cmp	r1, r2
 800f064:	d905      	bls.n	800f072 <_scanf_i+0x3e>
 800f066:	3b5e      	subs	r3, #94	; 0x5e
 800f068:	3bff      	subs	r3, #255	; 0xff
 800f06a:	9303      	str	r3, [sp, #12]
 800f06c:	235e      	movs	r3, #94	; 0x5e
 800f06e:	33ff      	adds	r3, #255	; 0xff
 800f070:	60a3      	str	r3, [r4, #8]
 800f072:	0023      	movs	r3, r4
 800f074:	331c      	adds	r3, #28
 800f076:	9300      	str	r3, [sp, #0]
 800f078:	23d0      	movs	r3, #208	; 0xd0
 800f07a:	2700      	movs	r7, #0
 800f07c:	6822      	ldr	r2, [r4, #0]
 800f07e:	011b      	lsls	r3, r3, #4
 800f080:	4313      	orrs	r3, r2
 800f082:	6023      	str	r3, [r4, #0]
 800f084:	9b00      	ldr	r3, [sp, #0]
 800f086:	9302      	str	r3, [sp, #8]
 800f088:	6833      	ldr	r3, [r6, #0]
 800f08a:	a807      	add	r0, sp, #28
 800f08c:	7819      	ldrb	r1, [r3, #0]
 800f08e:	00bb      	lsls	r3, r7, #2
 800f090:	2202      	movs	r2, #2
 800f092:	5818      	ldr	r0, [r3, r0]
 800f094:	f7fd fb2d 	bl	800c6f2 <memchr>
 800f098:	2800      	cmp	r0, #0
 800f09a:	d02a      	beq.n	800f0f2 <_scanf_i+0xbe>
 800f09c:	2f01      	cmp	r7, #1
 800f09e:	d161      	bne.n	800f164 <_scanf_i+0x130>
 800f0a0:	6863      	ldr	r3, [r4, #4]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d106      	bne.n	800f0b4 <_scanf_i+0x80>
 800f0a6:	3308      	adds	r3, #8
 800f0a8:	6822      	ldr	r2, [r4, #0]
 800f0aa:	6063      	str	r3, [r4, #4]
 800f0ac:	33f9      	adds	r3, #249	; 0xf9
 800f0ae:	33ff      	adds	r3, #255	; 0xff
 800f0b0:	4313      	orrs	r3, r2
 800f0b2:	6023      	str	r3, [r4, #0]
 800f0b4:	6823      	ldr	r3, [r4, #0]
 800f0b6:	4a5e      	ldr	r2, [pc, #376]	; (800f230 <_scanf_i+0x1fc>)
 800f0b8:	4013      	ands	r3, r2
 800f0ba:	6023      	str	r3, [r4, #0]
 800f0bc:	68a3      	ldr	r3, [r4, #8]
 800f0be:	1e5a      	subs	r2, r3, #1
 800f0c0:	60a2      	str	r2, [r4, #8]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d015      	beq.n	800f0f2 <_scanf_i+0xbe>
 800f0c6:	6833      	ldr	r3, [r6, #0]
 800f0c8:	1c5a      	adds	r2, r3, #1
 800f0ca:	6032      	str	r2, [r6, #0]
 800f0cc:	781b      	ldrb	r3, [r3, #0]
 800f0ce:	9a02      	ldr	r2, [sp, #8]
 800f0d0:	7013      	strb	r3, [r2, #0]
 800f0d2:	6873      	ldr	r3, [r6, #4]
 800f0d4:	1c55      	adds	r5, r2, #1
 800f0d6:	3b01      	subs	r3, #1
 800f0d8:	6073      	str	r3, [r6, #4]
 800f0da:	9502      	str	r5, [sp, #8]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	dc08      	bgt.n	800f0f2 <_scanf_i+0xbe>
 800f0e0:	23c0      	movs	r3, #192	; 0xc0
 800f0e2:	005b      	lsls	r3, r3, #1
 800f0e4:	0031      	movs	r1, r6
 800f0e6:	58e3      	ldr	r3, [r4, r3]
 800f0e8:	9804      	ldr	r0, [sp, #16]
 800f0ea:	4798      	blx	r3
 800f0ec:	2800      	cmp	r0, #0
 800f0ee:	d000      	beq.n	800f0f2 <_scanf_i+0xbe>
 800f0f0:	e080      	b.n	800f1f4 <_scanf_i+0x1c0>
 800f0f2:	3701      	adds	r7, #1
 800f0f4:	2f03      	cmp	r7, #3
 800f0f6:	d1c7      	bne.n	800f088 <_scanf_i+0x54>
 800f0f8:	6863      	ldr	r3, [r4, #4]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d101      	bne.n	800f102 <_scanf_i+0xce>
 800f0fe:	330a      	adds	r3, #10
 800f100:	6063      	str	r3, [r4, #4]
 800f102:	2110      	movs	r1, #16
 800f104:	2700      	movs	r7, #0
 800f106:	6863      	ldr	r3, [r4, #4]
 800f108:	6960      	ldr	r0, [r4, #20]
 800f10a:	1ac9      	subs	r1, r1, r3
 800f10c:	4b49      	ldr	r3, [pc, #292]	; (800f234 <_scanf_i+0x200>)
 800f10e:	18c9      	adds	r1, r1, r3
 800f110:	f000 f9b0 	bl	800f474 <__sccl>
 800f114:	9d02      	ldr	r5, [sp, #8]
 800f116:	68a3      	ldr	r3, [r4, #8]
 800f118:	6820      	ldr	r0, [r4, #0]
 800f11a:	9302      	str	r3, [sp, #8]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d040      	beq.n	800f1a2 <_scanf_i+0x16e>
 800f120:	6831      	ldr	r1, [r6, #0]
 800f122:	6963      	ldr	r3, [r4, #20]
 800f124:	780a      	ldrb	r2, [r1, #0]
 800f126:	5c9b      	ldrb	r3, [r3, r2]
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d03a      	beq.n	800f1a2 <_scanf_i+0x16e>
 800f12c:	2a30      	cmp	r2, #48	; 0x30
 800f12e:	d129      	bne.n	800f184 <_scanf_i+0x150>
 800f130:	2380      	movs	r3, #128	; 0x80
 800f132:	011b      	lsls	r3, r3, #4
 800f134:	4218      	tst	r0, r3
 800f136:	d025      	beq.n	800f184 <_scanf_i+0x150>
 800f138:	9b03      	ldr	r3, [sp, #12]
 800f13a:	3701      	adds	r7, #1
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d005      	beq.n	800f14c <_scanf_i+0x118>
 800f140:	001a      	movs	r2, r3
 800f142:	9b02      	ldr	r3, [sp, #8]
 800f144:	3a01      	subs	r2, #1
 800f146:	3301      	adds	r3, #1
 800f148:	9203      	str	r2, [sp, #12]
 800f14a:	60a3      	str	r3, [r4, #8]
 800f14c:	6873      	ldr	r3, [r6, #4]
 800f14e:	3b01      	subs	r3, #1
 800f150:	6073      	str	r3, [r6, #4]
 800f152:	2b00      	cmp	r3, #0
 800f154:	dd1d      	ble.n	800f192 <_scanf_i+0x15e>
 800f156:	6833      	ldr	r3, [r6, #0]
 800f158:	3301      	adds	r3, #1
 800f15a:	6033      	str	r3, [r6, #0]
 800f15c:	68a3      	ldr	r3, [r4, #8]
 800f15e:	3b01      	subs	r3, #1
 800f160:	60a3      	str	r3, [r4, #8]
 800f162:	e7d8      	b.n	800f116 <_scanf_i+0xe2>
 800f164:	2f02      	cmp	r7, #2
 800f166:	d1a9      	bne.n	800f0bc <_scanf_i+0x88>
 800f168:	21c0      	movs	r1, #192	; 0xc0
 800f16a:	2380      	movs	r3, #128	; 0x80
 800f16c:	6822      	ldr	r2, [r4, #0]
 800f16e:	00c9      	lsls	r1, r1, #3
 800f170:	4011      	ands	r1, r2
 800f172:	009b      	lsls	r3, r3, #2
 800f174:	4299      	cmp	r1, r3
 800f176:	d1bf      	bne.n	800f0f8 <_scanf_i+0xc4>
 800f178:	3bf1      	subs	r3, #241	; 0xf1
 800f17a:	3bff      	subs	r3, #255	; 0xff
 800f17c:	6063      	str	r3, [r4, #4]
 800f17e:	33f0      	adds	r3, #240	; 0xf0
 800f180:	4313      	orrs	r3, r2
 800f182:	e79a      	b.n	800f0ba <_scanf_i+0x86>
 800f184:	4b2c      	ldr	r3, [pc, #176]	; (800f238 <_scanf_i+0x204>)
 800f186:	4003      	ands	r3, r0
 800f188:	6023      	str	r3, [r4, #0]
 800f18a:	780b      	ldrb	r3, [r1, #0]
 800f18c:	702b      	strb	r3, [r5, #0]
 800f18e:	3501      	adds	r5, #1
 800f190:	e7dc      	b.n	800f14c <_scanf_i+0x118>
 800f192:	23c0      	movs	r3, #192	; 0xc0
 800f194:	005b      	lsls	r3, r3, #1
 800f196:	0031      	movs	r1, r6
 800f198:	58e3      	ldr	r3, [r4, r3]
 800f19a:	9804      	ldr	r0, [sp, #16]
 800f19c:	4798      	blx	r3
 800f19e:	2800      	cmp	r0, #0
 800f1a0:	d0dc      	beq.n	800f15c <_scanf_i+0x128>
 800f1a2:	6823      	ldr	r3, [r4, #0]
 800f1a4:	05db      	lsls	r3, r3, #23
 800f1a6:	d50e      	bpl.n	800f1c6 <_scanf_i+0x192>
 800f1a8:	9b00      	ldr	r3, [sp, #0]
 800f1aa:	429d      	cmp	r5, r3
 800f1ac:	d907      	bls.n	800f1be <_scanf_i+0x18a>
 800f1ae:	23be      	movs	r3, #190	; 0xbe
 800f1b0:	3d01      	subs	r5, #1
 800f1b2:	005b      	lsls	r3, r3, #1
 800f1b4:	0032      	movs	r2, r6
 800f1b6:	7829      	ldrb	r1, [r5, #0]
 800f1b8:	58e3      	ldr	r3, [r4, r3]
 800f1ba:	9804      	ldr	r0, [sp, #16]
 800f1bc:	4798      	blx	r3
 800f1be:	9b00      	ldr	r3, [sp, #0]
 800f1c0:	2001      	movs	r0, #1
 800f1c2:	429d      	cmp	r5, r3
 800f1c4:	d029      	beq.n	800f21a <_scanf_i+0x1e6>
 800f1c6:	6821      	ldr	r1, [r4, #0]
 800f1c8:	2310      	movs	r3, #16
 800f1ca:	000a      	movs	r2, r1
 800f1cc:	401a      	ands	r2, r3
 800f1ce:	4219      	tst	r1, r3
 800f1d0:	d11c      	bne.n	800f20c <_scanf_i+0x1d8>
 800f1d2:	702a      	strb	r2, [r5, #0]
 800f1d4:	6863      	ldr	r3, [r4, #4]
 800f1d6:	9900      	ldr	r1, [sp, #0]
 800f1d8:	9804      	ldr	r0, [sp, #16]
 800f1da:	9e05      	ldr	r6, [sp, #20]
 800f1dc:	47b0      	blx	r6
 800f1de:	9b01      	ldr	r3, [sp, #4]
 800f1e0:	6822      	ldr	r2, [r4, #0]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	0691      	lsls	r1, r2, #26
 800f1e6:	d507      	bpl.n	800f1f8 <_scanf_i+0x1c4>
 800f1e8:	9901      	ldr	r1, [sp, #4]
 800f1ea:	1d1a      	adds	r2, r3, #4
 800f1ec:	600a      	str	r2, [r1, #0]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	6018      	str	r0, [r3, #0]
 800f1f2:	e008      	b.n	800f206 <_scanf_i+0x1d2>
 800f1f4:	2700      	movs	r7, #0
 800f1f6:	e7d4      	b.n	800f1a2 <_scanf_i+0x16e>
 800f1f8:	1d19      	adds	r1, r3, #4
 800f1fa:	07d6      	lsls	r6, r2, #31
 800f1fc:	d50f      	bpl.n	800f21e <_scanf_i+0x1ea>
 800f1fe:	9a01      	ldr	r2, [sp, #4]
 800f200:	6011      	str	r1, [r2, #0]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	8018      	strh	r0, [r3, #0]
 800f206:	68e3      	ldr	r3, [r4, #12]
 800f208:	3301      	adds	r3, #1
 800f20a:	60e3      	str	r3, [r4, #12]
 800f20c:	2000      	movs	r0, #0
 800f20e:	9b00      	ldr	r3, [sp, #0]
 800f210:	1aed      	subs	r5, r5, r3
 800f212:	6923      	ldr	r3, [r4, #16]
 800f214:	19ed      	adds	r5, r5, r7
 800f216:	195b      	adds	r3, r3, r5
 800f218:	6123      	str	r3, [r4, #16]
 800f21a:	b00b      	add	sp, #44	; 0x2c
 800f21c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f21e:	9a01      	ldr	r2, [sp, #4]
 800f220:	6011      	str	r1, [r2, #0]
 800f222:	e7e4      	b.n	800f1ee <_scanf_i+0x1ba>
 800f224:	0800f96c 	.word	0x0800f96c
 800f228:	0800e67d 	.word	0x0800e67d
 800f22c:	0800f7cd 	.word	0x0800f7cd
 800f230:	fffffaff 	.word	0xfffffaff
 800f234:	0800ffcd 	.word	0x0800ffcd
 800f238:	fffff6ff 	.word	0xfffff6ff

0800f23c <__sflush_r>:
 800f23c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f23e:	898b      	ldrh	r3, [r1, #12]
 800f240:	0005      	movs	r5, r0
 800f242:	000c      	movs	r4, r1
 800f244:	071a      	lsls	r2, r3, #28
 800f246:	d45c      	bmi.n	800f302 <__sflush_r+0xc6>
 800f248:	684a      	ldr	r2, [r1, #4]
 800f24a:	2a00      	cmp	r2, #0
 800f24c:	dc04      	bgt.n	800f258 <__sflush_r+0x1c>
 800f24e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800f250:	2a00      	cmp	r2, #0
 800f252:	dc01      	bgt.n	800f258 <__sflush_r+0x1c>
 800f254:	2000      	movs	r0, #0
 800f256:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f258:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800f25a:	2f00      	cmp	r7, #0
 800f25c:	d0fa      	beq.n	800f254 <__sflush_r+0x18>
 800f25e:	2200      	movs	r2, #0
 800f260:	2080      	movs	r0, #128	; 0x80
 800f262:	682e      	ldr	r6, [r5, #0]
 800f264:	602a      	str	r2, [r5, #0]
 800f266:	001a      	movs	r2, r3
 800f268:	0140      	lsls	r0, r0, #5
 800f26a:	6a21      	ldr	r1, [r4, #32]
 800f26c:	4002      	ands	r2, r0
 800f26e:	4203      	tst	r3, r0
 800f270:	d034      	beq.n	800f2dc <__sflush_r+0xa0>
 800f272:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f274:	89a3      	ldrh	r3, [r4, #12]
 800f276:	075b      	lsls	r3, r3, #29
 800f278:	d506      	bpl.n	800f288 <__sflush_r+0x4c>
 800f27a:	6863      	ldr	r3, [r4, #4]
 800f27c:	1ac0      	subs	r0, r0, r3
 800f27e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f280:	2b00      	cmp	r3, #0
 800f282:	d001      	beq.n	800f288 <__sflush_r+0x4c>
 800f284:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f286:	1ac0      	subs	r0, r0, r3
 800f288:	0002      	movs	r2, r0
 800f28a:	2300      	movs	r3, #0
 800f28c:	0028      	movs	r0, r5
 800f28e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800f290:	6a21      	ldr	r1, [r4, #32]
 800f292:	47b8      	blx	r7
 800f294:	89a2      	ldrh	r2, [r4, #12]
 800f296:	1c43      	adds	r3, r0, #1
 800f298:	d106      	bne.n	800f2a8 <__sflush_r+0x6c>
 800f29a:	6829      	ldr	r1, [r5, #0]
 800f29c:	291d      	cmp	r1, #29
 800f29e:	d82c      	bhi.n	800f2fa <__sflush_r+0xbe>
 800f2a0:	4b2a      	ldr	r3, [pc, #168]	; (800f34c <__sflush_r+0x110>)
 800f2a2:	410b      	asrs	r3, r1
 800f2a4:	07db      	lsls	r3, r3, #31
 800f2a6:	d428      	bmi.n	800f2fa <__sflush_r+0xbe>
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	6063      	str	r3, [r4, #4]
 800f2ac:	6923      	ldr	r3, [r4, #16]
 800f2ae:	6023      	str	r3, [r4, #0]
 800f2b0:	04d2      	lsls	r2, r2, #19
 800f2b2:	d505      	bpl.n	800f2c0 <__sflush_r+0x84>
 800f2b4:	1c43      	adds	r3, r0, #1
 800f2b6:	d102      	bne.n	800f2be <__sflush_r+0x82>
 800f2b8:	682b      	ldr	r3, [r5, #0]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d100      	bne.n	800f2c0 <__sflush_r+0x84>
 800f2be:	6560      	str	r0, [r4, #84]	; 0x54
 800f2c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f2c2:	602e      	str	r6, [r5, #0]
 800f2c4:	2900      	cmp	r1, #0
 800f2c6:	d0c5      	beq.n	800f254 <__sflush_r+0x18>
 800f2c8:	0023      	movs	r3, r4
 800f2ca:	3344      	adds	r3, #68	; 0x44
 800f2cc:	4299      	cmp	r1, r3
 800f2ce:	d002      	beq.n	800f2d6 <__sflush_r+0x9a>
 800f2d0:	0028      	movs	r0, r5
 800f2d2:	f7fe f8d1 	bl	800d478 <_free_r>
 800f2d6:	2000      	movs	r0, #0
 800f2d8:	6360      	str	r0, [r4, #52]	; 0x34
 800f2da:	e7bc      	b.n	800f256 <__sflush_r+0x1a>
 800f2dc:	2301      	movs	r3, #1
 800f2de:	0028      	movs	r0, r5
 800f2e0:	47b8      	blx	r7
 800f2e2:	1c43      	adds	r3, r0, #1
 800f2e4:	d1c6      	bne.n	800f274 <__sflush_r+0x38>
 800f2e6:	682b      	ldr	r3, [r5, #0]
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d0c3      	beq.n	800f274 <__sflush_r+0x38>
 800f2ec:	2b1d      	cmp	r3, #29
 800f2ee:	d001      	beq.n	800f2f4 <__sflush_r+0xb8>
 800f2f0:	2b16      	cmp	r3, #22
 800f2f2:	d101      	bne.n	800f2f8 <__sflush_r+0xbc>
 800f2f4:	602e      	str	r6, [r5, #0]
 800f2f6:	e7ad      	b.n	800f254 <__sflush_r+0x18>
 800f2f8:	89a2      	ldrh	r2, [r4, #12]
 800f2fa:	2340      	movs	r3, #64	; 0x40
 800f2fc:	4313      	orrs	r3, r2
 800f2fe:	81a3      	strh	r3, [r4, #12]
 800f300:	e7a9      	b.n	800f256 <__sflush_r+0x1a>
 800f302:	690e      	ldr	r6, [r1, #16]
 800f304:	2e00      	cmp	r6, #0
 800f306:	d0a5      	beq.n	800f254 <__sflush_r+0x18>
 800f308:	680f      	ldr	r7, [r1, #0]
 800f30a:	600e      	str	r6, [r1, #0]
 800f30c:	1bba      	subs	r2, r7, r6
 800f30e:	9201      	str	r2, [sp, #4]
 800f310:	2200      	movs	r2, #0
 800f312:	079b      	lsls	r3, r3, #30
 800f314:	d100      	bne.n	800f318 <__sflush_r+0xdc>
 800f316:	694a      	ldr	r2, [r1, #20]
 800f318:	60a2      	str	r2, [r4, #8]
 800f31a:	9b01      	ldr	r3, [sp, #4]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	dd99      	ble.n	800f254 <__sflush_r+0x18>
 800f320:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f322:	0032      	movs	r2, r6
 800f324:	001f      	movs	r7, r3
 800f326:	0028      	movs	r0, r5
 800f328:	9b01      	ldr	r3, [sp, #4]
 800f32a:	6a21      	ldr	r1, [r4, #32]
 800f32c:	47b8      	blx	r7
 800f32e:	2800      	cmp	r0, #0
 800f330:	dc06      	bgt.n	800f340 <__sflush_r+0x104>
 800f332:	2340      	movs	r3, #64	; 0x40
 800f334:	2001      	movs	r0, #1
 800f336:	89a2      	ldrh	r2, [r4, #12]
 800f338:	4240      	negs	r0, r0
 800f33a:	4313      	orrs	r3, r2
 800f33c:	81a3      	strh	r3, [r4, #12]
 800f33e:	e78a      	b.n	800f256 <__sflush_r+0x1a>
 800f340:	9b01      	ldr	r3, [sp, #4]
 800f342:	1836      	adds	r6, r6, r0
 800f344:	1a1b      	subs	r3, r3, r0
 800f346:	9301      	str	r3, [sp, #4]
 800f348:	e7e7      	b.n	800f31a <__sflush_r+0xde>
 800f34a:	46c0      	nop			; (mov r8, r8)
 800f34c:	dfbffffe 	.word	0xdfbffffe

0800f350 <_fflush_r>:
 800f350:	690b      	ldr	r3, [r1, #16]
 800f352:	b570      	push	{r4, r5, r6, lr}
 800f354:	0005      	movs	r5, r0
 800f356:	000c      	movs	r4, r1
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d102      	bne.n	800f362 <_fflush_r+0x12>
 800f35c:	2500      	movs	r5, #0
 800f35e:	0028      	movs	r0, r5
 800f360:	bd70      	pop	{r4, r5, r6, pc}
 800f362:	2800      	cmp	r0, #0
 800f364:	d004      	beq.n	800f370 <_fflush_r+0x20>
 800f366:	6a03      	ldr	r3, [r0, #32]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d101      	bne.n	800f370 <_fflush_r+0x20>
 800f36c:	f7fc ff10 	bl	800c190 <__sinit>
 800f370:	220c      	movs	r2, #12
 800f372:	5ea3      	ldrsh	r3, [r4, r2]
 800f374:	2b00      	cmp	r3, #0
 800f376:	d0f1      	beq.n	800f35c <_fflush_r+0xc>
 800f378:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f37a:	07d2      	lsls	r2, r2, #31
 800f37c:	d404      	bmi.n	800f388 <_fflush_r+0x38>
 800f37e:	059b      	lsls	r3, r3, #22
 800f380:	d402      	bmi.n	800f388 <_fflush_r+0x38>
 800f382:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f384:	f7fd f9b3 	bl	800c6ee <__retarget_lock_acquire_recursive>
 800f388:	0028      	movs	r0, r5
 800f38a:	0021      	movs	r1, r4
 800f38c:	f7ff ff56 	bl	800f23c <__sflush_r>
 800f390:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f392:	0005      	movs	r5, r0
 800f394:	07db      	lsls	r3, r3, #31
 800f396:	d4e2      	bmi.n	800f35e <_fflush_r+0xe>
 800f398:	89a3      	ldrh	r3, [r4, #12]
 800f39a:	059b      	lsls	r3, r3, #22
 800f39c:	d4df      	bmi.n	800f35e <_fflush_r+0xe>
 800f39e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f3a0:	f7fd f9a6 	bl	800c6f0 <__retarget_lock_release_recursive>
 800f3a4:	e7db      	b.n	800f35e <_fflush_r+0xe>
	...

0800f3a8 <__swhatbuf_r>:
 800f3a8:	b570      	push	{r4, r5, r6, lr}
 800f3aa:	000e      	movs	r6, r1
 800f3ac:	001d      	movs	r5, r3
 800f3ae:	230e      	movs	r3, #14
 800f3b0:	5ec9      	ldrsh	r1, [r1, r3]
 800f3b2:	0014      	movs	r4, r2
 800f3b4:	b096      	sub	sp, #88	; 0x58
 800f3b6:	2900      	cmp	r1, #0
 800f3b8:	da0c      	bge.n	800f3d4 <__swhatbuf_r+0x2c>
 800f3ba:	89b2      	ldrh	r2, [r6, #12]
 800f3bc:	2380      	movs	r3, #128	; 0x80
 800f3be:	0011      	movs	r1, r2
 800f3c0:	4019      	ands	r1, r3
 800f3c2:	421a      	tst	r2, r3
 800f3c4:	d013      	beq.n	800f3ee <__swhatbuf_r+0x46>
 800f3c6:	2100      	movs	r1, #0
 800f3c8:	3b40      	subs	r3, #64	; 0x40
 800f3ca:	2000      	movs	r0, #0
 800f3cc:	6029      	str	r1, [r5, #0]
 800f3ce:	6023      	str	r3, [r4, #0]
 800f3d0:	b016      	add	sp, #88	; 0x58
 800f3d2:	bd70      	pop	{r4, r5, r6, pc}
 800f3d4:	466a      	mov	r2, sp
 800f3d6:	f000 f90f 	bl	800f5f8 <_fstat_r>
 800f3da:	2800      	cmp	r0, #0
 800f3dc:	dbed      	blt.n	800f3ba <__swhatbuf_r+0x12>
 800f3de:	23f0      	movs	r3, #240	; 0xf0
 800f3e0:	9901      	ldr	r1, [sp, #4]
 800f3e2:	021b      	lsls	r3, r3, #8
 800f3e4:	4019      	ands	r1, r3
 800f3e6:	4b03      	ldr	r3, [pc, #12]	; (800f3f4 <__swhatbuf_r+0x4c>)
 800f3e8:	18c9      	adds	r1, r1, r3
 800f3ea:	424b      	negs	r3, r1
 800f3ec:	4159      	adcs	r1, r3
 800f3ee:	2380      	movs	r3, #128	; 0x80
 800f3f0:	00db      	lsls	r3, r3, #3
 800f3f2:	e7ea      	b.n	800f3ca <__swhatbuf_r+0x22>
 800f3f4:	ffffe000 	.word	0xffffe000

0800f3f8 <__smakebuf_r>:
 800f3f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f3fa:	2602      	movs	r6, #2
 800f3fc:	898b      	ldrh	r3, [r1, #12]
 800f3fe:	0005      	movs	r5, r0
 800f400:	000c      	movs	r4, r1
 800f402:	4233      	tst	r3, r6
 800f404:	d006      	beq.n	800f414 <__smakebuf_r+0x1c>
 800f406:	0023      	movs	r3, r4
 800f408:	3347      	adds	r3, #71	; 0x47
 800f40a:	6023      	str	r3, [r4, #0]
 800f40c:	6123      	str	r3, [r4, #16]
 800f40e:	2301      	movs	r3, #1
 800f410:	6163      	str	r3, [r4, #20]
 800f412:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800f414:	466a      	mov	r2, sp
 800f416:	ab01      	add	r3, sp, #4
 800f418:	f7ff ffc6 	bl	800f3a8 <__swhatbuf_r>
 800f41c:	9900      	ldr	r1, [sp, #0]
 800f41e:	0007      	movs	r7, r0
 800f420:	0028      	movs	r0, r5
 800f422:	f7fb f8a9 	bl	800a578 <_malloc_r>
 800f426:	2800      	cmp	r0, #0
 800f428:	d108      	bne.n	800f43c <__smakebuf_r+0x44>
 800f42a:	220c      	movs	r2, #12
 800f42c:	5ea3      	ldrsh	r3, [r4, r2]
 800f42e:	059a      	lsls	r2, r3, #22
 800f430:	d4ef      	bmi.n	800f412 <__smakebuf_r+0x1a>
 800f432:	2203      	movs	r2, #3
 800f434:	4393      	bics	r3, r2
 800f436:	431e      	orrs	r6, r3
 800f438:	81a6      	strh	r6, [r4, #12]
 800f43a:	e7e4      	b.n	800f406 <__smakebuf_r+0xe>
 800f43c:	2380      	movs	r3, #128	; 0x80
 800f43e:	89a2      	ldrh	r2, [r4, #12]
 800f440:	6020      	str	r0, [r4, #0]
 800f442:	4313      	orrs	r3, r2
 800f444:	81a3      	strh	r3, [r4, #12]
 800f446:	9b00      	ldr	r3, [sp, #0]
 800f448:	6120      	str	r0, [r4, #16]
 800f44a:	6163      	str	r3, [r4, #20]
 800f44c:	9b01      	ldr	r3, [sp, #4]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d00c      	beq.n	800f46c <__smakebuf_r+0x74>
 800f452:	0028      	movs	r0, r5
 800f454:	230e      	movs	r3, #14
 800f456:	5ee1      	ldrsh	r1, [r4, r3]
 800f458:	f000 f8e0 	bl	800f61c <_isatty_r>
 800f45c:	2800      	cmp	r0, #0
 800f45e:	d005      	beq.n	800f46c <__smakebuf_r+0x74>
 800f460:	2303      	movs	r3, #3
 800f462:	89a2      	ldrh	r2, [r4, #12]
 800f464:	439a      	bics	r2, r3
 800f466:	3b02      	subs	r3, #2
 800f468:	4313      	orrs	r3, r2
 800f46a:	81a3      	strh	r3, [r4, #12]
 800f46c:	89a3      	ldrh	r3, [r4, #12]
 800f46e:	433b      	orrs	r3, r7
 800f470:	81a3      	strh	r3, [r4, #12]
 800f472:	e7ce      	b.n	800f412 <__smakebuf_r+0x1a>

0800f474 <__sccl>:
 800f474:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f476:	780b      	ldrb	r3, [r1, #0]
 800f478:	0004      	movs	r4, r0
 800f47a:	2b5e      	cmp	r3, #94	; 0x5e
 800f47c:	d019      	beq.n	800f4b2 <__sccl+0x3e>
 800f47e:	2200      	movs	r2, #0
 800f480:	1c4d      	adds	r5, r1, #1
 800f482:	0021      	movs	r1, r4
 800f484:	1c60      	adds	r0, r4, #1
 800f486:	30ff      	adds	r0, #255	; 0xff
 800f488:	700a      	strb	r2, [r1, #0]
 800f48a:	3101      	adds	r1, #1
 800f48c:	4281      	cmp	r1, r0
 800f48e:	d1fb      	bne.n	800f488 <__sccl+0x14>
 800f490:	1e68      	subs	r0, r5, #1
 800f492:	2b00      	cmp	r3, #0
 800f494:	d00c      	beq.n	800f4b0 <__sccl+0x3c>
 800f496:	2101      	movs	r1, #1
 800f498:	262d      	movs	r6, #45	; 0x2d
 800f49a:	404a      	eors	r2, r1
 800f49c:	0028      	movs	r0, r5
 800f49e:	54e2      	strb	r2, [r4, r3]
 800f4a0:	7801      	ldrb	r1, [r0, #0]
 800f4a2:	1c45      	adds	r5, r0, #1
 800f4a4:	292d      	cmp	r1, #45	; 0x2d
 800f4a6:	d00c      	beq.n	800f4c2 <__sccl+0x4e>
 800f4a8:	295d      	cmp	r1, #93	; 0x5d
 800f4aa:	d01d      	beq.n	800f4e8 <__sccl+0x74>
 800f4ac:	2900      	cmp	r1, #0
 800f4ae:	d104      	bne.n	800f4ba <__sccl+0x46>
 800f4b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f4b2:	2201      	movs	r2, #1
 800f4b4:	784b      	ldrb	r3, [r1, #1]
 800f4b6:	1c8d      	adds	r5, r1, #2
 800f4b8:	e7e3      	b.n	800f482 <__sccl+0xe>
 800f4ba:	000b      	movs	r3, r1
 800f4bc:	e7ee      	b.n	800f49c <__sccl+0x28>
 800f4be:	0033      	movs	r3, r6
 800f4c0:	e7ec      	b.n	800f49c <__sccl+0x28>
 800f4c2:	7841      	ldrb	r1, [r0, #1]
 800f4c4:	295d      	cmp	r1, #93	; 0x5d
 800f4c6:	d0fa      	beq.n	800f4be <__sccl+0x4a>
 800f4c8:	428b      	cmp	r3, r1
 800f4ca:	dcf8      	bgt.n	800f4be <__sccl+0x4a>
 800f4cc:	001d      	movs	r5, r3
 800f4ce:	3002      	adds	r0, #2
 800f4d0:	3501      	adds	r5, #1
 800f4d2:	5562      	strb	r2, [r4, r5]
 800f4d4:	42a9      	cmp	r1, r5
 800f4d6:	dcfb      	bgt.n	800f4d0 <__sccl+0x5c>
 800f4d8:	2500      	movs	r5, #0
 800f4da:	1c5f      	adds	r7, r3, #1
 800f4dc:	428b      	cmp	r3, r1
 800f4de:	da01      	bge.n	800f4e4 <__sccl+0x70>
 800f4e0:	1acd      	subs	r5, r1, r3
 800f4e2:	3d01      	subs	r5, #1
 800f4e4:	197b      	adds	r3, r7, r5
 800f4e6:	e7db      	b.n	800f4a0 <__sccl+0x2c>
 800f4e8:	0028      	movs	r0, r5
 800f4ea:	e7e1      	b.n	800f4b0 <__sccl+0x3c>

0800f4ec <__submore>:
 800f4ec:	000b      	movs	r3, r1
 800f4ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4f0:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 800f4f2:	3344      	adds	r3, #68	; 0x44
 800f4f4:	000c      	movs	r4, r1
 800f4f6:	429d      	cmp	r5, r3
 800f4f8:	d11c      	bne.n	800f534 <__submore+0x48>
 800f4fa:	2680      	movs	r6, #128	; 0x80
 800f4fc:	00f6      	lsls	r6, r6, #3
 800f4fe:	0031      	movs	r1, r6
 800f500:	f7fb f83a 	bl	800a578 <_malloc_r>
 800f504:	2800      	cmp	r0, #0
 800f506:	d102      	bne.n	800f50e <__submore+0x22>
 800f508:	2001      	movs	r0, #1
 800f50a:	4240      	negs	r0, r0
 800f50c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f50e:	0023      	movs	r3, r4
 800f510:	6360      	str	r0, [r4, #52]	; 0x34
 800f512:	63a6      	str	r6, [r4, #56]	; 0x38
 800f514:	3346      	adds	r3, #70	; 0x46
 800f516:	781a      	ldrb	r2, [r3, #0]
 800f518:	4b10      	ldr	r3, [pc, #64]	; (800f55c <__submore+0x70>)
 800f51a:	54c2      	strb	r2, [r0, r3]
 800f51c:	0023      	movs	r3, r4
 800f51e:	3345      	adds	r3, #69	; 0x45
 800f520:	781a      	ldrb	r2, [r3, #0]
 800f522:	4b0f      	ldr	r3, [pc, #60]	; (800f560 <__submore+0x74>)
 800f524:	54c2      	strb	r2, [r0, r3]
 800f526:	782a      	ldrb	r2, [r5, #0]
 800f528:	4b0e      	ldr	r3, [pc, #56]	; (800f564 <__submore+0x78>)
 800f52a:	54c2      	strb	r2, [r0, r3]
 800f52c:	18c0      	adds	r0, r0, r3
 800f52e:	6020      	str	r0, [r4, #0]
 800f530:	2000      	movs	r0, #0
 800f532:	e7eb      	b.n	800f50c <__submore+0x20>
 800f534:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 800f536:	0029      	movs	r1, r5
 800f538:	0073      	lsls	r3, r6, #1
 800f53a:	001a      	movs	r2, r3
 800f53c:	9301      	str	r3, [sp, #4]
 800f53e:	f7fb f8b7 	bl	800a6b0 <_realloc_r>
 800f542:	1e05      	subs	r5, r0, #0
 800f544:	d0e0      	beq.n	800f508 <__submore+0x1c>
 800f546:	1987      	adds	r7, r0, r6
 800f548:	0001      	movs	r1, r0
 800f54a:	0032      	movs	r2, r6
 800f54c:	0038      	movs	r0, r7
 800f54e:	f7fd f8db 	bl	800c708 <memcpy>
 800f552:	9b01      	ldr	r3, [sp, #4]
 800f554:	6027      	str	r7, [r4, #0]
 800f556:	6365      	str	r5, [r4, #52]	; 0x34
 800f558:	63a3      	str	r3, [r4, #56]	; 0x38
 800f55a:	e7e9      	b.n	800f530 <__submore+0x44>
 800f55c:	000003ff 	.word	0x000003ff
 800f560:	000003fe 	.word	0x000003fe
 800f564:	000003fd 	.word	0x000003fd

0800f568 <memmove>:
 800f568:	b510      	push	{r4, lr}
 800f56a:	4288      	cmp	r0, r1
 800f56c:	d902      	bls.n	800f574 <memmove+0xc>
 800f56e:	188b      	adds	r3, r1, r2
 800f570:	4298      	cmp	r0, r3
 800f572:	d303      	bcc.n	800f57c <memmove+0x14>
 800f574:	2300      	movs	r3, #0
 800f576:	e007      	b.n	800f588 <memmove+0x20>
 800f578:	5c8b      	ldrb	r3, [r1, r2]
 800f57a:	5483      	strb	r3, [r0, r2]
 800f57c:	3a01      	subs	r2, #1
 800f57e:	d2fb      	bcs.n	800f578 <memmove+0x10>
 800f580:	bd10      	pop	{r4, pc}
 800f582:	5ccc      	ldrb	r4, [r1, r3]
 800f584:	54c4      	strb	r4, [r0, r3]
 800f586:	3301      	adds	r3, #1
 800f588:	429a      	cmp	r2, r3
 800f58a:	d1fa      	bne.n	800f582 <memmove+0x1a>
 800f58c:	e7f8      	b.n	800f580 <memmove+0x18>

0800f58e <_raise_r>:
 800f58e:	b570      	push	{r4, r5, r6, lr}
 800f590:	0004      	movs	r4, r0
 800f592:	000d      	movs	r5, r1
 800f594:	291f      	cmp	r1, #31
 800f596:	d904      	bls.n	800f5a2 <_raise_r+0x14>
 800f598:	2316      	movs	r3, #22
 800f59a:	6003      	str	r3, [r0, #0]
 800f59c:	2001      	movs	r0, #1
 800f59e:	4240      	negs	r0, r0
 800f5a0:	bd70      	pop	{r4, r5, r6, pc}
 800f5a2:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d004      	beq.n	800f5b2 <_raise_r+0x24>
 800f5a8:	008a      	lsls	r2, r1, #2
 800f5aa:	189b      	adds	r3, r3, r2
 800f5ac:	681a      	ldr	r2, [r3, #0]
 800f5ae:	2a00      	cmp	r2, #0
 800f5b0:	d108      	bne.n	800f5c4 <_raise_r+0x36>
 800f5b2:	0020      	movs	r0, r4
 800f5b4:	f000 f856 	bl	800f664 <_getpid_r>
 800f5b8:	002a      	movs	r2, r5
 800f5ba:	0001      	movs	r1, r0
 800f5bc:	0020      	movs	r0, r4
 800f5be:	f000 f83f 	bl	800f640 <_kill_r>
 800f5c2:	e7ed      	b.n	800f5a0 <_raise_r+0x12>
 800f5c4:	2000      	movs	r0, #0
 800f5c6:	2a01      	cmp	r2, #1
 800f5c8:	d0ea      	beq.n	800f5a0 <_raise_r+0x12>
 800f5ca:	1c51      	adds	r1, r2, #1
 800f5cc:	d103      	bne.n	800f5d6 <_raise_r+0x48>
 800f5ce:	2316      	movs	r3, #22
 800f5d0:	3001      	adds	r0, #1
 800f5d2:	6023      	str	r3, [r4, #0]
 800f5d4:	e7e4      	b.n	800f5a0 <_raise_r+0x12>
 800f5d6:	2400      	movs	r4, #0
 800f5d8:	0028      	movs	r0, r5
 800f5da:	601c      	str	r4, [r3, #0]
 800f5dc:	4790      	blx	r2
 800f5de:	0020      	movs	r0, r4
 800f5e0:	e7de      	b.n	800f5a0 <_raise_r+0x12>
	...

0800f5e4 <raise>:
 800f5e4:	b510      	push	{r4, lr}
 800f5e6:	4b03      	ldr	r3, [pc, #12]	; (800f5f4 <raise+0x10>)
 800f5e8:	0001      	movs	r1, r0
 800f5ea:	6818      	ldr	r0, [r3, #0]
 800f5ec:	f7ff ffcf 	bl	800f58e <_raise_r>
 800f5f0:	bd10      	pop	{r4, pc}
 800f5f2:	46c0      	nop			; (mov r8, r8)
 800f5f4:	200002a0 	.word	0x200002a0

0800f5f8 <_fstat_r>:
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	b570      	push	{r4, r5, r6, lr}
 800f5fc:	4d06      	ldr	r5, [pc, #24]	; (800f618 <_fstat_r+0x20>)
 800f5fe:	0004      	movs	r4, r0
 800f600:	0008      	movs	r0, r1
 800f602:	0011      	movs	r1, r2
 800f604:	602b      	str	r3, [r5, #0]
 800f606:	f7f6 f996 	bl	8005936 <_fstat>
 800f60a:	1c43      	adds	r3, r0, #1
 800f60c:	d103      	bne.n	800f616 <_fstat_r+0x1e>
 800f60e:	682b      	ldr	r3, [r5, #0]
 800f610:	2b00      	cmp	r3, #0
 800f612:	d000      	beq.n	800f616 <_fstat_r+0x1e>
 800f614:	6023      	str	r3, [r4, #0]
 800f616:	bd70      	pop	{r4, r5, r6, pc}
 800f618:	20000b2c 	.word	0x20000b2c

0800f61c <_isatty_r>:
 800f61c:	2300      	movs	r3, #0
 800f61e:	b570      	push	{r4, r5, r6, lr}
 800f620:	4d06      	ldr	r5, [pc, #24]	; (800f63c <_isatty_r+0x20>)
 800f622:	0004      	movs	r4, r0
 800f624:	0008      	movs	r0, r1
 800f626:	602b      	str	r3, [r5, #0]
 800f628:	f7f6 f993 	bl	8005952 <_isatty>
 800f62c:	1c43      	adds	r3, r0, #1
 800f62e:	d103      	bne.n	800f638 <_isatty_r+0x1c>
 800f630:	682b      	ldr	r3, [r5, #0]
 800f632:	2b00      	cmp	r3, #0
 800f634:	d000      	beq.n	800f638 <_isatty_r+0x1c>
 800f636:	6023      	str	r3, [r4, #0]
 800f638:	bd70      	pop	{r4, r5, r6, pc}
 800f63a:	46c0      	nop			; (mov r8, r8)
 800f63c:	20000b2c 	.word	0x20000b2c

0800f640 <_kill_r>:
 800f640:	2300      	movs	r3, #0
 800f642:	b570      	push	{r4, r5, r6, lr}
 800f644:	4d06      	ldr	r5, [pc, #24]	; (800f660 <_kill_r+0x20>)
 800f646:	0004      	movs	r4, r0
 800f648:	0008      	movs	r0, r1
 800f64a:	0011      	movs	r1, r2
 800f64c:	602b      	str	r3, [r5, #0]
 800f64e:	f7f6 f913 	bl	8005878 <_kill>
 800f652:	1c43      	adds	r3, r0, #1
 800f654:	d103      	bne.n	800f65e <_kill_r+0x1e>
 800f656:	682b      	ldr	r3, [r5, #0]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d000      	beq.n	800f65e <_kill_r+0x1e>
 800f65c:	6023      	str	r3, [r4, #0]
 800f65e:	bd70      	pop	{r4, r5, r6, pc}
 800f660:	20000b2c 	.word	0x20000b2c

0800f664 <_getpid_r>:
 800f664:	b510      	push	{r4, lr}
 800f666:	f7f6 f901 	bl	800586c <_getpid>
 800f66a:	bd10      	pop	{r4, pc}

0800f66c <_calloc_r>:
 800f66c:	b570      	push	{r4, r5, r6, lr}
 800f66e:	0c0b      	lsrs	r3, r1, #16
 800f670:	0c15      	lsrs	r5, r2, #16
 800f672:	2b00      	cmp	r3, #0
 800f674:	d11e      	bne.n	800f6b4 <_calloc_r+0x48>
 800f676:	2d00      	cmp	r5, #0
 800f678:	d10c      	bne.n	800f694 <_calloc_r+0x28>
 800f67a:	b289      	uxth	r1, r1
 800f67c:	b294      	uxth	r4, r2
 800f67e:	434c      	muls	r4, r1
 800f680:	0021      	movs	r1, r4
 800f682:	f7fa ff79 	bl	800a578 <_malloc_r>
 800f686:	1e05      	subs	r5, r0, #0
 800f688:	d01b      	beq.n	800f6c2 <_calloc_r+0x56>
 800f68a:	0022      	movs	r2, r4
 800f68c:	2100      	movs	r1, #0
 800f68e:	f7fc ff6f 	bl	800c570 <memset>
 800f692:	e016      	b.n	800f6c2 <_calloc_r+0x56>
 800f694:	1c2b      	adds	r3, r5, #0
 800f696:	1c0c      	adds	r4, r1, #0
 800f698:	b289      	uxth	r1, r1
 800f69a:	b292      	uxth	r2, r2
 800f69c:	434a      	muls	r2, r1
 800f69e:	b2a1      	uxth	r1, r4
 800f6a0:	b29c      	uxth	r4, r3
 800f6a2:	434c      	muls	r4, r1
 800f6a4:	0c13      	lsrs	r3, r2, #16
 800f6a6:	18e4      	adds	r4, r4, r3
 800f6a8:	0c23      	lsrs	r3, r4, #16
 800f6aa:	d107      	bne.n	800f6bc <_calloc_r+0x50>
 800f6ac:	0424      	lsls	r4, r4, #16
 800f6ae:	b292      	uxth	r2, r2
 800f6b0:	4314      	orrs	r4, r2
 800f6b2:	e7e5      	b.n	800f680 <_calloc_r+0x14>
 800f6b4:	2d00      	cmp	r5, #0
 800f6b6:	d101      	bne.n	800f6bc <_calloc_r+0x50>
 800f6b8:	1c14      	adds	r4, r2, #0
 800f6ba:	e7ed      	b.n	800f698 <_calloc_r+0x2c>
 800f6bc:	230c      	movs	r3, #12
 800f6be:	2500      	movs	r5, #0
 800f6c0:	6003      	str	r3, [r0, #0]
 800f6c2:	0028      	movs	r0, r5
 800f6c4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f6c8 <_strtoul_l.constprop.0>:
 800f6c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f6ca:	b087      	sub	sp, #28
 800f6cc:	9202      	str	r2, [sp, #8]
 800f6ce:	4a3e      	ldr	r2, [pc, #248]	; (800f7c8 <_strtoul_l.constprop.0+0x100>)
 800f6d0:	001e      	movs	r6, r3
 800f6d2:	9101      	str	r1, [sp, #4]
 800f6d4:	000b      	movs	r3, r1
 800f6d6:	4694      	mov	ip, r2
 800f6d8:	2108      	movs	r1, #8
 800f6da:	9005      	str	r0, [sp, #20]
 800f6dc:	001a      	movs	r2, r3
 800f6de:	4660      	mov	r0, ip
 800f6e0:	7814      	ldrb	r4, [r2, #0]
 800f6e2:	3301      	adds	r3, #1
 800f6e4:	5d00      	ldrb	r0, [r0, r4]
 800f6e6:	001d      	movs	r5, r3
 800f6e8:	0007      	movs	r7, r0
 800f6ea:	400f      	ands	r7, r1
 800f6ec:	4208      	tst	r0, r1
 800f6ee:	d1f5      	bne.n	800f6dc <_strtoul_l.constprop.0+0x14>
 800f6f0:	2c2d      	cmp	r4, #45	; 0x2d
 800f6f2:	d13d      	bne.n	800f770 <_strtoul_l.constprop.0+0xa8>
 800f6f4:	2701      	movs	r7, #1
 800f6f6:	781c      	ldrb	r4, [r3, #0]
 800f6f8:	1c95      	adds	r5, r2, #2
 800f6fa:	2e00      	cmp	r6, #0
 800f6fc:	d05f      	beq.n	800f7be <_strtoul_l.constprop.0+0xf6>
 800f6fe:	2e10      	cmp	r6, #16
 800f700:	d109      	bne.n	800f716 <_strtoul_l.constprop.0+0x4e>
 800f702:	2c30      	cmp	r4, #48	; 0x30
 800f704:	d107      	bne.n	800f716 <_strtoul_l.constprop.0+0x4e>
 800f706:	2220      	movs	r2, #32
 800f708:	782b      	ldrb	r3, [r5, #0]
 800f70a:	4393      	bics	r3, r2
 800f70c:	2b58      	cmp	r3, #88	; 0x58
 800f70e:	d151      	bne.n	800f7b4 <_strtoul_l.constprop.0+0xec>
 800f710:	2610      	movs	r6, #16
 800f712:	786c      	ldrb	r4, [r5, #1]
 800f714:	3502      	adds	r5, #2
 800f716:	2001      	movs	r0, #1
 800f718:	0031      	movs	r1, r6
 800f71a:	4240      	negs	r0, r0
 800f71c:	f7f0 fd10 	bl	8000140 <__udivsi3>
 800f720:	9003      	str	r0, [sp, #12]
 800f722:	2001      	movs	r0, #1
 800f724:	0031      	movs	r1, r6
 800f726:	4240      	negs	r0, r0
 800f728:	f7f0 fd90 	bl	800024c <__aeabi_uidivmod>
 800f72c:	2300      	movs	r3, #0
 800f72e:	2201      	movs	r2, #1
 800f730:	9104      	str	r1, [sp, #16]
 800f732:	2101      	movs	r1, #1
 800f734:	0018      	movs	r0, r3
 800f736:	4694      	mov	ip, r2
 800f738:	4249      	negs	r1, r1
 800f73a:	0022      	movs	r2, r4
 800f73c:	3a30      	subs	r2, #48	; 0x30
 800f73e:	2a09      	cmp	r2, #9
 800f740:	d903      	bls.n	800f74a <_strtoul_l.constprop.0+0x82>
 800f742:	3a11      	subs	r2, #17
 800f744:	2a19      	cmp	r2, #25
 800f746:	d818      	bhi.n	800f77a <_strtoul_l.constprop.0+0xb2>
 800f748:	320a      	adds	r2, #10
 800f74a:	4296      	cmp	r6, r2
 800f74c:	dd19      	ble.n	800f782 <_strtoul_l.constprop.0+0xba>
 800f74e:	1c5c      	adds	r4, r3, #1
 800f750:	d00b      	beq.n	800f76a <_strtoul_l.constprop.0+0xa2>
 800f752:	9c03      	ldr	r4, [sp, #12]
 800f754:	000b      	movs	r3, r1
 800f756:	4284      	cmp	r4, r0
 800f758:	d307      	bcc.n	800f76a <_strtoul_l.constprop.0+0xa2>
 800f75a:	d103      	bne.n	800f764 <_strtoul_l.constprop.0+0x9c>
 800f75c:	9c04      	ldr	r4, [sp, #16]
 800f75e:	000b      	movs	r3, r1
 800f760:	4294      	cmp	r4, r2
 800f762:	db02      	blt.n	800f76a <_strtoul_l.constprop.0+0xa2>
 800f764:	4663      	mov	r3, ip
 800f766:	4370      	muls	r0, r6
 800f768:	1810      	adds	r0, r2, r0
 800f76a:	782c      	ldrb	r4, [r5, #0]
 800f76c:	3501      	adds	r5, #1
 800f76e:	e7e4      	b.n	800f73a <_strtoul_l.constprop.0+0x72>
 800f770:	2c2b      	cmp	r4, #43	; 0x2b
 800f772:	d1c2      	bne.n	800f6fa <_strtoul_l.constprop.0+0x32>
 800f774:	781c      	ldrb	r4, [r3, #0]
 800f776:	1c95      	adds	r5, r2, #2
 800f778:	e7bf      	b.n	800f6fa <_strtoul_l.constprop.0+0x32>
 800f77a:	0022      	movs	r2, r4
 800f77c:	3a61      	subs	r2, #97	; 0x61
 800f77e:	2a19      	cmp	r2, #25
 800f780:	d9e2      	bls.n	800f748 <_strtoul_l.constprop.0+0x80>
 800f782:	1c5a      	adds	r2, r3, #1
 800f784:	d108      	bne.n	800f798 <_strtoul_l.constprop.0+0xd0>
 800f786:	2222      	movs	r2, #34	; 0x22
 800f788:	9905      	ldr	r1, [sp, #20]
 800f78a:	0018      	movs	r0, r3
 800f78c:	600a      	str	r2, [r1, #0]
 800f78e:	9a02      	ldr	r2, [sp, #8]
 800f790:	2a00      	cmp	r2, #0
 800f792:	d109      	bne.n	800f7a8 <_strtoul_l.constprop.0+0xe0>
 800f794:	b007      	add	sp, #28
 800f796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f798:	2f00      	cmp	r7, #0
 800f79a:	d000      	beq.n	800f79e <_strtoul_l.constprop.0+0xd6>
 800f79c:	4240      	negs	r0, r0
 800f79e:	9a02      	ldr	r2, [sp, #8]
 800f7a0:	2a00      	cmp	r2, #0
 800f7a2:	d0f7      	beq.n	800f794 <_strtoul_l.constprop.0+0xcc>
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d001      	beq.n	800f7ac <_strtoul_l.constprop.0+0xe4>
 800f7a8:	1e6b      	subs	r3, r5, #1
 800f7aa:	9301      	str	r3, [sp, #4]
 800f7ac:	9b02      	ldr	r3, [sp, #8]
 800f7ae:	9a01      	ldr	r2, [sp, #4]
 800f7b0:	601a      	str	r2, [r3, #0]
 800f7b2:	e7ef      	b.n	800f794 <_strtoul_l.constprop.0+0xcc>
 800f7b4:	2430      	movs	r4, #48	; 0x30
 800f7b6:	2e00      	cmp	r6, #0
 800f7b8:	d1ad      	bne.n	800f716 <_strtoul_l.constprop.0+0x4e>
 800f7ba:	3608      	adds	r6, #8
 800f7bc:	e7ab      	b.n	800f716 <_strtoul_l.constprop.0+0x4e>
 800f7be:	2c30      	cmp	r4, #48	; 0x30
 800f7c0:	d0a1      	beq.n	800f706 <_strtoul_l.constprop.0+0x3e>
 800f7c2:	260a      	movs	r6, #10
 800f7c4:	e7a7      	b.n	800f716 <_strtoul_l.constprop.0+0x4e>
 800f7c6:	46c0      	nop			; (mov r8, r8)
 800f7c8:	0800fc39 	.word	0x0800fc39

0800f7cc <_strtoul_r>:
 800f7cc:	b510      	push	{r4, lr}
 800f7ce:	f7ff ff7b 	bl	800f6c8 <_strtoul_l.constprop.0>
 800f7d2:	bd10      	pop	{r4, pc}

0800f7d4 <_init>:
 800f7d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7d6:	46c0      	nop			; (mov r8, r8)
 800f7d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7da:	bc08      	pop	{r3}
 800f7dc:	469e      	mov	lr, r3
 800f7de:	4770      	bx	lr

0800f7e0 <_fini>:
 800f7e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7e2:	46c0      	nop			; (mov r8, r8)
 800f7e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7e6:	bc08      	pop	{r3}
 800f7e8:	469e      	mov	lr, r3
 800f7ea:	4770      	bx	lr
