#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000fb36e0 .scope module, "ADSR" "ADSR" 2 162;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "A_INTERVAL"
    .port_info 2 /INPUT 16 "D_INTERVAL"
    .port_info 3 /INPUT 16 "R_INTERVAL"
    .port_info 4 /INPUT 7 "SUS_LVL"
    .port_info 5 /INPUT 1 "START"
    .port_info 6 /OUTPUT 7 "OUTVALUE"
    .port_info 7 /OUTPUT 1 "RUNNING"
o00000000027a01a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000fa73d0_0 .net "A_INTERVAL", 15 0, o00000000027a01a8;  0 drivers
o00000000027a0388 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000fa7470_0 .net "D_INTERVAL", 15 0, o00000000027a0388;  0 drivers
v0000000000fa7290_0 .var "OUTVALUE", 6 0;
v0000000000fa7330_0 .net "RUNNING", 0 0, L_0000000000fdd700;  1 drivers
o00000000027a0568 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000fa75b0_0 .net "R_INTERVAL", 15 0, o00000000027a0568;  0 drivers
o00000000027a06b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fa84b0_0 .net "START", 0 0, o00000000027a06b8;  0 drivers
v0000000000fa7650_0 .net "START_fallingedge", 0 0, L_0000000000fdd340;  1 drivers
v0000000000fa7ab0_0 .net "START_risingedge", 0 0, L_0000000000fdc6c0;  1 drivers
v0000000000fa7dd0_0 .var "STARTr", 2 0;
o00000000027a0778 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000fa8870_0 .net "SUS_LVL", 6 0, o00000000027a0778;  0 drivers
v0000000000fa7e70_0 .net *"_s1", 1 0, L_0000000000fdcd00;  1 drivers
L_00000000027d1138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000000000fa8a50_0 .net/2u *"_s12", 3 0, L_00000000027d1138;  1 drivers
L_00000000027d1180 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000000000fa7f10_0 .net/2u *"_s16", 3 0, L_00000000027d1180;  1 drivers
L_00000000027d10a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000000fa8690_0 .net/2u *"_s2", 1 0, L_00000000027d10a8;  1 drivers
L_00000000027d11c8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000fa8730_0 .net/2u *"_s20", 3 0, L_00000000027d11c8;  1 drivers
L_00000000027d1210 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000000000fa7fb0_0 .net/2u *"_s24", 3 0, L_00000000027d1210;  1 drivers
L_00000000027d1258 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000fa8af0_0 .net/2u *"_s28", 3 0, L_00000000027d1258;  1 drivers
v0000000000f8aed0_0 .net *"_s7", 1 0, L_0000000000fdc580;  1 drivers
L_00000000027d10f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000000f8bb50_0 .net/2u *"_s8", 1 0, L_00000000027d10f0;  1 drivers
v0000000000f8af70_0 .net "a_enable", 0 0, L_0000000000fdc1c0;  1 drivers
v0000000000f8ba10_0 .net "a_fire", 0 0, L_0000000000f62690;  1 drivers
o00000000027a0088 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f8bd30_0 .net "clk", 0 0, o00000000027a0088;  0 drivers
v0000000000f8a9d0_0 .net "d_enable", 0 0, L_0000000000fdc800;  1 drivers
v0000000000f8b830_0 .net "d_fire", 0 0, L_0000000000f62700;  1 drivers
v0000000000f8bdd0_0 .net "r_enable", 0 0, L_0000000000fdc260;  1 drivers
v0000000000f8b150_0 .net "r_fire", 0 0, L_0000000000f62bd0;  1 drivers
v0000000000f8b290_0 .net "s_enable", 0 0, L_0000000000fdc8a0;  1 drivers
v0000000000f8be70_0 .var "state", 3 0;
L_0000000000fdcd00 .part v0000000000fa7dd0_0, 0, 2;
L_0000000000fdc6c0 .cmp/eq 2, L_0000000000fdcd00, L_00000000027d10a8;
L_0000000000fdc580 .part v0000000000fa7dd0_0, 1, 2;
L_0000000000fdd340 .cmp/eq 2, L_0000000000fdc580, L_00000000027d10f0;
L_0000000000fdc1c0 .cmp/eq 4, v0000000000f8be70_0, L_00000000027d1138;
L_0000000000fdc800 .cmp/eq 4, v0000000000f8be70_0, L_00000000027d1180;
L_0000000000fdc8a0 .cmp/eq 4, v0000000000f8be70_0, L_00000000027d11c8;
L_0000000000fdc260 .cmp/eq 4, v0000000000f8be70_0, L_00000000027d1210;
L_0000000000fdd700 .cmp/ne 4, v0000000000f8be70_0, L_00000000027d1258;
S_0000000000f2e9b0 .scope module, "t_attack" "TMR" 2 190, 2 130 0, S_0000000000fb36e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_0000000000f62690 .functor BUFZ 1, v0000000000fa7150_0, C4<0>, C4<0>, C4<0>;
v0000000000fa8050_0 .net "clk", 0 0, o00000000027a0088;  alias, 0 drivers
v0000000000fa7790_0 .var "cnt", 15 0;
v0000000000fa6ed0_0 .net "enable", 0 0, L_0000000000fdc1c0;  alias, 1 drivers
v0000000000fa7150_0 .var "f", 0 0;
v0000000000fa78d0_0 .net "fire", 0 0, L_0000000000f62690;  alias, 1 drivers
v0000000000fa8cd0_0 .net "fireD", 0 0, L_0000000000fdcda0;  1 drivers
v0000000000fa6f70_0 .net "prescale", 15 0, o00000000027a01a8;  alias, 0 drivers
E_0000000000fb0fb0 .event posedge, v0000000000fa8050_0;
L_0000000000fdcda0 .cmp/eq 16, v0000000000fa7790_0, o00000000027a01a8;
S_0000000000f444f0 .scope module, "t_decay" "TMR" 2 191, 2 130 0, S_0000000000fb36e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_0000000000f62700 .functor BUFZ 1, v0000000000fa85f0_0, C4<0>, C4<0>, C4<0>;
v0000000000fa7010_0 .net "clk", 0 0, o00000000027a0088;  alias, 0 drivers
v0000000000fa8b90_0 .var "cnt", 15 0;
v0000000000fa7510_0 .net "enable", 0 0, L_0000000000fdc800;  alias, 1 drivers
v0000000000fa85f0_0 .var "f", 0 0;
v0000000000fa8370_0 .net "fire", 0 0, L_0000000000f62700;  alias, 1 drivers
v0000000000fa82d0_0 .net "fireD", 0 0, L_0000000000fdd2a0;  1 drivers
v0000000000fa7bf0_0 .net "prescale", 15 0, o00000000027a0388;  alias, 0 drivers
L_0000000000fdd2a0 .cmp/eq 16, v0000000000fa8b90_0, o00000000027a0388;
S_0000000000f44670 .scope module, "t_release" "TMR" 2 192, 2 130 0, S_0000000000fb36e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_0000000000f62bd0 .functor BUFZ 1, v0000000000fa8410_0, C4<0>, C4<0>, C4<0>;
v0000000000fa8190_0 .net "clk", 0 0, o00000000027a0088;  alias, 0 drivers
v0000000000fa71f0_0 .var "cnt", 15 0;
v0000000000fa8230_0 .net "enable", 0 0, L_0000000000fdc260;  alias, 1 drivers
v0000000000fa8410_0 .var "f", 0 0;
v0000000000fa7970_0 .net "fire", 0 0, L_0000000000f62bd0;  alias, 1 drivers
v0000000000fa7c90_0 .net "fireD", 0 0, L_0000000000fdd3e0;  1 drivers
v0000000000fa76f0_0 .net "prescale", 15 0, o00000000027a0568;  alias, 0 drivers
L_0000000000fdd3e0 .cmp/eq 16, v0000000000fa71f0_0, o00000000027a0568;
S_0000000000fb3860 .scope module, "DINTERP" "DINTERP" 2 317;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "DATA_READY"
    .port_info 2 /INPUT 32 "DATA"
    .port_info 3 /OUTPUT 2 "wbank"
    .port_info 4 /OUTPUT 8 "WADDR"
    .port_info 5 /OUTPUT 21 "WE"
    .port_info 6 /OUTPUT 8 "RE"
    .port_info 7 /OUTPUT 1 "WCLK"
    .port_info 8 /OUTPUT 16 "RDATA"
o00000000027a0b38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000f8b330_0 .net "DATA", 31 0, o00000000027a0b38;  0 drivers
o00000000027a0b68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f8bab0_0 .net "DATA_READY", 0 0, o00000000027a0b68;  0 drivers
v0000000000f8bf10_0 .var "RDATA", 15 0;
v0000000000f8c370_0 .var "RE", 7 0;
v0000000000f8c410_0 .var "WADDR", 7 0;
v0000000000f8c5f0_0 .var "WCLK", 0 0;
v0000000000f4b120_0 .var "WE", 20 0;
L_00000000027d12a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000000f4a720_0 .net/2u *"_s0", 1 0, L_00000000027d12a0;  1 drivers
o00000000027a0cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f4a9a0_0 .net "clk", 0 0, o00000000027a0cb8;  0 drivers
v0000000000f4aa40_0 .net "latch", 0 0, L_0000000000fdc300;  1 drivers
v0000000000f4aae0_0 .var "shft", 1 0;
v0000000000fd8100_0 .var "wbank", 1 0;
E_0000000000fb10f0 .event posedge, v0000000000f4a9a0_0;
L_0000000000fdc300 .cmp/eq 2, v0000000000f4aae0_0, L_00000000027d12a0;
S_0000000000f65120 .scope module, "GEN_REG" "GEN_REG" 2 79;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "GEN_OUT"
    .port_info 2 /INPUT 16 "WDATA"
    .port_info 3 /INPUT 1 "WE"
    .port_info 4 /INPUT 1 "WCLK"
v0000000000fd8c40_0 .var "GEN_OUT", 15 0;
o00000000027a0f58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fd82e0_0 .net "WCLK", 0 0, o00000000027a0f58;  0 drivers
o00000000027a0f88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000fd98c0_0 .net "WDATA", 15 0, o00000000027a0f88;  0 drivers
o00000000027a0fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fd8420_0 .net "WE", 0 0, o00000000027a0fb8;  0 drivers
o00000000027a0fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fd81a0_0 .net "clk", 0 0, o00000000027a0fe8;  0 drivers
E_0000000000fb12f0 .event posedge, v0000000000fd82e0_0;
S_0000000000f652a0 .scope module, "NOISE" "NOISE" 2 108;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "NOISE_OUT"
v0000000000fd8d80_0 .net "NOISE_OUT", 0 0, L_0000000000fdd7a0;  1 drivers
o00000000027a1348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000000fd8e20_0 name=_s0
o00000000027a1108 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fd9a00_0 .net "clk", 0 0, o00000000027a1108;  0 drivers
o00000000027a1168 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fd9be0_0 .net "enable", 0 0, o00000000027a1168;  0 drivers
v0000000000fd9500_0 .net "fire", 0 0, L_0000000000f62770;  1 drivers
v0000000000fd9780_0 .var "noiselatch", 0 0;
o00000000027a1228 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000fd8740_0 .net "prescale", 15 0, o00000000027a1228;  0 drivers
v0000000000fd87e0_0 .var "r", 31 0;
E_0000000000fb1030 .event posedge, v0000000000fd89c0_0;
L_0000000000fdd7a0 .functor MUXZ 1, o00000000027a1348, v0000000000fd9780_0, o00000000027a1168, C4<>;
S_0000000000f31710 .scope module, "t" "TMR" 2 119, 2 130 0, S_0000000000f652a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_0000000000f62770 .functor BUFZ 1, v0000000000fd8240_0, C4<0>, C4<0>, C4<0>;
v0000000000fd86a0_0 .net "clk", 0 0, o00000000027a1108;  alias, 0 drivers
v0000000000fd8920_0 .var "cnt", 15 0;
v0000000000fd9f00_0 .net "enable", 0 0, o00000000027a1168;  alias, 0 drivers
v0000000000fd8240_0 .var "f", 0 0;
v0000000000fd89c0_0 .net "fire", 0 0, L_0000000000f62770;  alias, 1 drivers
v0000000000fd9dc0_0 .net "fireD", 0 0, L_0000000000fdd840;  1 drivers
v0000000000fd9d20_0 .net "prescale", 15 0, o00000000027a1228;  alias, 0 drivers
E_0000000000fb15f0 .event posedge, v0000000000fd86a0_0;
L_0000000000fdd840 .cmp/eq 16, v0000000000fd8920_0, o00000000027a1228;
S_0000000000f35410 .scope module, "PORT" "PORT" 2 233;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "PORT_STEP"
    .port_info 2 /OUTPUT 16 "GEN_OUT"
    .port_info 3 /INPUT 16 "WDATA"
    .port_info 4 /INPUT 1 "WE"
    .port_info 5 /INPUT 1 "WCLK"
v0000000000fd9960_0 .net "FS_TARGET", 12 0, L_0000000000fdc3a0;  1 drivers
v0000000000fd9820_0 .var "GEN_OUT", 15 0;
o00000000027a15b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000fd9b40_0 .net "PORT_STEP", 15 0, o00000000027a15b8;  0 drivers
v0000000000fd8ec0_0 .var "TARGET", 15 0;
o00000000027a1738 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fd9640_0 .net "WCLK", 0 0, o00000000027a1738;  0 drivers
o00000000027a1768 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000fd8600_0 .net "WDATA", 15 0, o00000000027a1768;  0 drivers
o00000000027a1798 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fd9e60_0 .net "WE", 0 0, o00000000027a1798;  0 drivers
L_00000000027d12e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000fd8b00_0 .net/2u *"_s4", 15 0, L_00000000027d12e8;  1 drivers
o00000000027a1498 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fd8f60_0 .net "clk", 0 0, o00000000027a1498;  0 drivers
v0000000000fd8ba0_0 .net "enable", 0 0, L_000000000282ab50;  1 drivers
v0000000000fd91e0_0 .net "fire", 0 0, L_0000000000f622a0;  1 drivers
v0000000000fd9c80_0 .var "fs_latch", 12 0;
v0000000000fd8060_0 .var "step_latch", 2 0;
v0000000000fd8ce0_0 .net "step_target", 2 0, L_0000000000fdc440;  1 drivers
E_0000000000fb1330 .event posedge, v0000000000fd9640_0;
L_0000000000fdc3a0 .part v0000000000fd8ec0_0, 3, 13;
L_0000000000fdc440 .part v0000000000fd8ec0_0, 0, 3;
L_000000000282ab50 .cmp/ne 16, v0000000000fd8ec0_0, L_00000000027d12e8;
S_0000000000f31890 .scope module, "t" "TMR" 2 252, 2 130 0, S_0000000000f35410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_0000000000f622a0 .functor BUFZ 1, v0000000000fd8a60_0, C4<0>, C4<0>, C4<0>;
v0000000000fd8380_0 .net "clk", 0 0, o00000000027a1498;  alias, 0 drivers
v0000000000fd84c0_0 .var "cnt", 15 0;
L_00000000027d1330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000fd8880_0 .net "enable", 0 0, L_00000000027d1330;  1 drivers
v0000000000fd8a60_0 .var "f", 0 0;
v0000000000fd8560_0 .net "fire", 0 0, L_0000000000f622a0;  alias, 1 drivers
v0000000000fd9aa0_0 .net "fireD", 0 0, L_0000000002829570;  1 drivers
v0000000000fd90a0_0 .net "prescale", 15 0, o00000000027a15b8;  alias, 0 drivers
E_0000000000fb1070 .event posedge, v0000000000fd8380_0;
L_0000000002829570 .cmp/eq 16, v0000000000fd84c0_0, o00000000027a15b8;
S_0000000000f35590 .scope module, "PWM" "PWM" 2 93;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "PWM_OUT"
    .port_info 2 /INPUT 12 "dc"
v0000000000fd9000_0 .var "PWM_OUT", 0 0;
o00000000027a1a08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fd9140_0 .net "clk", 0 0, o00000000027a1a08;  0 drivers
v0000000000fd9280_0 .var "cnt", 11 0;
o00000000027a1a68 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000000000fd9320_0 .net "dc", 11 0, o00000000027a1a68;  0 drivers
E_0000000000fb1670 .event posedge, v0000000000fd9140_0;
S_0000000000f59c10 .scope module, "SPI_SLAVE" "SPI_SLAVE" 2 371;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "SCK"
    .port_info 2 /INPUT 1 "MOSI"
    .port_info 3 /OUTPUT 1 "MISO"
    .port_info 4 /INPUT 1 "SSEL"
    .port_info 5 /OUTPUT 32 "DATA_OUT"
    .port_info 6 /OUTPUT 1 "DATA_READY"
    .port_info 7 /INPUT 16 "READ_OUT"
L_0000000000f62930 .functor NOT 1, L_000000000282a010, C4<0>, C4<0>, C4<0>;
v0000000000fd93c0_0 .var "DATA_OUT", 31 0;
v0000000000fd9460_0 .var "DATA_READY", 0 0;
v0000000000fd95a0_0 .net "MISO", 0 0, L_0000000002829430;  1 drivers
o00000000027a1bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fd96e0_0 .net "MOSI", 0 0, o00000000027a1bb8;  0 drivers
v0000000000fdbe70_0 .net "MOSI_data", 0 0, L_0000000002829250;  1 drivers
v0000000000fdbdd0_0 .var "MOSIr", 1 0;
o00000000027a1c48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000fdbbf0_0 .net "READ_OUT", 15 0, o00000000027a1c48;  0 drivers
o00000000027a1c78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fdb8d0_0 .net "SCK", 0 0, o00000000027a1c78;  0 drivers
v0000000000fdba10_0 .net "SCK_fallingedge", 0 0, L_000000000282ac90;  1 drivers
v0000000000fda070_0 .net "SCK_risingedge", 0 0, L_00000000028292f0;  1 drivers
v0000000000fdb1f0_0 .var "SCKr", 2 0;
o00000000027a1d38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fda570_0 .net "SSEL", 0 0, o00000000027a1d38;  0 drivers
v0000000000fdb830_0 .net "SSEL_active", 0 0, L_0000000000f62930;  1 drivers
v0000000000fda430_0 .net "SSEL_endmessage", 0 0, L_000000000282a970;  1 drivers
v0000000000fda4d0_0 .net "SSEL_startmessage", 0 0, L_000000000282abf0;  1 drivers
v0000000000fdb5b0_0 .var "SSELr", 2 0;
v0000000000fda750_0 .net *"_s1", 1 0, L_0000000002829750;  1 drivers
v0000000000fda1b0_0 .net *"_s13", 0 0, L_000000000282a010;  1 drivers
v0000000000fda610_0 .net *"_s17", 1 0, L_0000000002829b10;  1 drivers
L_00000000027d1408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000000fda250_0 .net/2u *"_s18", 1 0, L_00000000027d1408;  1 drivers
L_00000000027d1378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000000fdabb0_0 .net/2u *"_s2", 1 0, L_00000000027d1378;  1 drivers
v0000000000fda6b0_0 .net *"_s23", 1 0, L_000000000282ad30;  1 drivers
L_00000000027d1450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000000fdb330_0 .net/2u *"_s24", 1 0, L_00000000027d1450;  1 drivers
v0000000000fdb790_0 .net *"_s31", 0 0, L_0000000002829610;  1 drivers
v0000000000fda390_0 .net *"_s33", 0 0, L_000000000282a5b0;  1 drivers
o00000000027a1fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000000fdb970_0 name=_s34
v0000000000fda2f0_0 .net *"_s7", 1 0, L_000000000282a830;  1 drivers
L_00000000027d13c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000000fda7f0_0 .net/2u *"_s8", 1 0, L_00000000027d13c0;  1 drivers
v0000000000fdbf10_0 .var "bitcnt", 4 0;
v0000000000fdb650_0 .var "byte_data_received", 31 0;
v0000000000fdb010_0 .var "byte_data_sent", 15 0;
v0000000000fda890_0 .var "byte_received", 0 0;
o00000000027a2128 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fda930_0 .net "clk", 0 0, o00000000027a2128;  0 drivers
E_0000000000fb0cb0 .event posedge, v0000000000fda930_0;
L_0000000002829750 .part v0000000000fdb1f0_0, 1, 2;
L_00000000028292f0 .cmp/eq 2, L_0000000002829750, L_00000000027d1378;
L_000000000282a830 .part v0000000000fdb1f0_0, 1, 2;
L_000000000282ac90 .cmp/eq 2, L_000000000282a830, L_00000000027d13c0;
L_000000000282a010 .part v0000000000fdb5b0_0, 1, 1;
L_0000000002829b10 .part v0000000000fdb5b0_0, 1, 2;
L_000000000282abf0 .cmp/eq 2, L_0000000002829b10, L_00000000027d1408;
L_000000000282ad30 .part v0000000000fdb5b0_0, 1, 2;
L_000000000282a970 .cmp/eq 2, L_000000000282ad30, L_00000000027d1450;
L_0000000002829250 .part v0000000000fdbdd0_0, 1, 1;
L_0000000002829610 .reduce/nor o00000000027a1d38;
L_000000000282a5b0 .part v0000000000fdb010_0, 15, 1;
L_0000000002829430 .functor MUXZ 1, o00000000027a1fd8, L_000000000282a5b0, L_0000000002829610, C4<>;
S_0000000000f59d90 .scope module, "WAVETABLE" "WAVETABLE" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "Fs"
    .port_info 2 /INPUT 3 "step"
    .port_info 3 /INPUT 1 "RUNNING"
    .port_info 4 /INPUT 1 "sub_en"
    .port_info 5 /OUTPUT 8 "RADDR"
    .port_info 6 /OUTPUT 2 "rbank"
    .port_info 7 /INPUT 16 "RDATA"
    .port_info 8 /OUTPUT 1 "RCLK"
    .port_info 9 /OUTPUT 16 "dout"
    .port_info 10 /OUTPUT 1 "SUB_OUT"
    .port_info 11 /INPUT 1 "EXT_READ"
    .port_info 12 /INPUT 1 "EXT_READ_ENABLE"
o00000000027a2608 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000f62310 .functor AND 1, L_000000000282add0, o00000000027a2608, C4<1>, C4<1>;
o00000000027a29f8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000027d1570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000000f62cb0 .functor XNOR 1, o00000000027a29f8, L_00000000027d1570, C4<0>, C4<0>;
L_0000000000f62380 .functor AND 1, L_0000000000f62cb0, L_0000000000f62310, C4<1>, C4<1>;
o00000000027a24e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fdbab0_0 .net "EXT_READ", 0 0, o00000000027a24e8;  0 drivers
o00000000027a2518 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fdb290_0 .net "EXT_READ_ENABLE", 0 0, o00000000027a2518;  0 drivers
v0000000000fdb3d0_0 .var "EXT_READr", 1 0;
o00000000027a23f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000fda110_0 .net "Fs", 15 0, o00000000027a23f8;  0 drivers
v0000000000fdad90_0 .var "RADDR", 7 0;
v0000000000fdaf70_0 .var "RCLK", 0 0;
o00000000027a25d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000fdb6f0_0 .net "RDATA", 15 0, o00000000027a25d8;  0 drivers
v0000000000fdb0b0_0 .net "RUNNING", 0 0, o00000000027a2608;  0 drivers
v0000000000fdbb50_0 .net "SUB_OUT", 0 0, L_00000000028297f0;  1 drivers
v0000000000fdb150_0 .var "SUB_STATE", 0 0;
L_00000000027d1498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000fdb510_0 .net/2u *"_s0", 15 0, L_00000000027d1498;  1 drivers
v0000000000fdbc90_0 .net *"_s11", 1 0, L_000000000282a470;  1 drivers
L_00000000027d1528 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000000fdbd30_0 .net/2u *"_s12", 1 0, L_00000000027d1528;  1 drivers
v0000000000fdb470_0 .net/2u *"_s16", 0 0, L_00000000027d1570;  1 drivers
v0000000000fdc9e0_0 .net *"_s18", 0 0, L_0000000000f62cb0;  1 drivers
v0000000000fdca80_0 .net *"_s2", 0 0, L_000000000282add0;  1 drivers
v0000000000fdd520_0 .net *"_s20", 0 0, L_0000000000f62380;  1 drivers
o00000000027a27e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000000fdd8e0_0 name=_s22
L_00000000027d15b8 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000fdd980_0 .net/2u *"_s26", 15 0, L_00000000027d15b8;  1 drivers
L_00000000027d14e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000000fdc620_0 .net/2u *"_s6", 1 0, L_00000000027d14e0;  1 drivers
o00000000027a22d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fddc00_0 .net "clk", 0 0, o00000000027a22d8;  0 drivers
v0000000000fdd020_0 .var "cnt", 7 0;
v0000000000fdcf80_0 .net "dataRdy", 0 0, L_00000000028296b0;  1 drivers
v0000000000fdc940_0 .var "dlatch", 15 0;
v0000000000fddf20_0 .net "dout", 15 0, L_0000000002829890;  1 drivers
v0000000000fdcee0_0 .net "enable", 0 0, L_0000000000f62310;  1 drivers
v0000000000fdd0c0_0 .net "ext_read_rising", 0 0, L_0000000002829390;  1 drivers
v0000000000fdce40_0 .net "fire", 0 0, L_0000000000f62a10;  1 drivers
v0000000000fddac0_0 .var "rbank", 1 0;
v0000000000fdd200_0 .var "shft", 2 0;
o00000000027a29c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000000000fdc080_0 .net "step", 2 0, o00000000027a29c8;  0 drivers
v0000000000fdda20_0 .net "sub_en", 0 0, o00000000027a29f8;  0 drivers
L_000000000282add0 .cmp/ne 16, o00000000027a23f8, L_00000000027d1498;
L_0000000002829390 .cmp/eq 2, v0000000000fdb3d0_0, L_00000000027d14e0;
L_000000000282a470 .part v0000000000fdd200_0, 1, 2;
L_00000000028296b0 .cmp/eq 2, L_000000000282a470, L_00000000027d1528;
L_00000000028297f0 .functor MUXZ 1, o00000000027a27e8, v0000000000fdb150_0, L_0000000000f62380, C4<>;
L_0000000002829890 .functor MUXZ 16, L_00000000027d15b8, v0000000000fdc940_0, L_0000000000f62310, C4<>;
S_0000000000f2e320 .scope module, "t" "TMR" 2 40, 2 130 0, S_0000000000f59d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_0000000000f62a10 .functor BUFZ 1, v0000000000fdac50_0, C4<0>, C4<0>, C4<0>;
v0000000000fda9d0_0 .net "clk", 0 0, o00000000027a22d8;  alias, 0 drivers
v0000000000fdaa70_0 .var "cnt", 15 0;
v0000000000fdab10_0 .net "enable", 0 0, L_0000000000f62310;  alias, 1 drivers
v0000000000fdac50_0 .var "f", 0 0;
v0000000000fdae30_0 .net "fire", 0 0, L_0000000000f62a10;  alias, 1 drivers
v0000000000fdaed0_0 .net "fireD", 0 0, L_000000000282ae70;  1 drivers
v0000000000fdacf0_0 .net "prescale", 15 0, o00000000027a23f8;  alias, 0 drivers
E_0000000000fb0930 .event posedge, v0000000000fda9d0_0;
L_000000000282ae70 .cmp/eq 16, v0000000000fdaa70_0, o00000000027a23f8;
S_0000000000f2e830 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0000000000fdcb20_0 .net "DC_POST", 15 0, v0000000000fddb60_0;  1 drivers
v0000000000fdcbc0_0 .var "DC_PRE", 11 0;
v0000000000fddde0_0 .var "ENV", 6 0;
v0000000000fdc4e0_0 .var "MUL", 4 0;
v0000000000fdcc60_0 .var "clk", 0 0;
S_0000000000f57bd0 .scope module, "uut" "MIX" 3 33, 2 297 0, S_0000000000f2e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 7 "ENV"
    .port_info 2 /INPUT 12 "DC_PRE"
    .port_info 3 /INPUT 5 "MUL"
    .port_info 4 /OUTPUT 16 "DC_POST"
v0000000000fddb60_0 .var "DC_POST", 15 0;
v0000000000fdc760_0 .net "DC_PRE", 11 0, v0000000000fdcbc0_0;  1 drivers
v0000000000fddca0_0 .net "ENV", 6 0, v0000000000fddde0_0;  1 drivers
v0000000000fdd160_0 .net "MUL", 4 0, v0000000000fdc4e0_0;  1 drivers
L_00000000027d1600 .functor BUFT 1, C4<0000111111111111>, C4<0>, C4<0>, C4<0>;
v0000000000fdd5c0_0 .net/2u *"_s0", 15 0, L_00000000027d1600;  1 drivers
v0000000000fdde80_0 .net *"_s2", 0 0, L_000000000282a6f0;  1 drivers
L_00000000027d1648 .functor BUFT 1, C4<0000111111111111>, C4<0>, C4<0>, C4<0>;
v0000000000fdd480_0 .net/2u *"_s4", 15 0, L_00000000027d1648;  1 drivers
v0000000000fddd40_0 .net "clk", 0 0, v0000000000fdcc60_0;  1 drivers
v0000000000fdc120_0 .net "outval", 15 0, L_000000000282af10;  1 drivers
v0000000000fdd660_0 .var "tmp", 15 0;
E_0000000000fb0c30 .event posedge, v0000000000fddd40_0;
L_000000000282a6f0 .cmp/gt 16, v0000000000fdd660_0, L_00000000027d1600;
L_000000000282af10 .functor MUXZ 16, v0000000000fdd660_0, L_00000000027d1648, L_000000000282a6f0, C4<>;
    .scope S_0000000000f2e9b0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000fa7790_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0000000000f2e9b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fa7150_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000000000f2e9b0;
T_2 ;
    %wait E_0000000000fb0fb0;
    %load/vec4 v0000000000fa6ed0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fa7790_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000fa7790_0;
    %load/vec4 v0000000000fa6f70_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fa7790_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000fa7790_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000000fa7790_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f2e9b0;
T_3 ;
    %wait E_0000000000fb0fb0;
    %load/vec4 v0000000000fa6ed0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fa7150_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000fa8cd0_0;
    %assign/vec4 v0000000000fa7150_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000f444f0;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000fa8b90_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0000000000f444f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fa85f0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000f444f0;
T_6 ;
    %wait E_0000000000fb0fb0;
    %load/vec4 v0000000000fa7510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fa8b90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000fa8b90_0;
    %load/vec4 v0000000000fa7bf0_0;
    %cmp/e;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fa8b90_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000000fa8b90_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000000fa8b90_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000f444f0;
T_7 ;
    %wait E_0000000000fb0fb0;
    %load/vec4 v0000000000fa7510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fa85f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000fa82d0_0;
    %assign/vec4 v0000000000fa85f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000f44670;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000fa71f0_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0000000000f44670;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fa8410_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000000000f44670;
T_10 ;
    %wait E_0000000000fb0fb0;
    %load/vec4 v0000000000fa8230_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fa71f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000000fa71f0_0;
    %load/vec4 v0000000000fa76f0_0;
    %cmp/e;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fa71f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000000000fa71f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000000fa71f0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000f44670;
T_11 ;
    %wait E_0000000000fb0fb0;
    %load/vec4 v0000000000fa8230_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fa8410_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000000fa7c90_0;
    %assign/vec4 v0000000000fa8410_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000fb36e0;
T_12 ;
    %wait E_0000000000fb0fb0;
    %load/vec4 v0000000000fa7dd0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000000000fa84b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000fa7dd0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000fb36e0;
T_13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000f8be70_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_0000000000fb36e0;
T_14 ;
    %wait E_0000000000fb0fb0;
    %load/vec4 v0000000000fa7ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000000fa7290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000000f8be70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000000f8ba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000000000fa7290_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000000000fa7290_0, 0;
    %load/vec4 v0000000000fa7290_0;
    %cmpi/e 126, 0, 7;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000f8be70_0, 0;
T_14.4 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000000000f8b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0000000000fa7290_0;
    %subi 1, 0, 7;
    %assign/vec4 v0000000000fa7290_0, 0;
    %load/vec4 v0000000000fa7290_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000f8be70_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0000000000fa7290_0;
    %load/vec4 v0000000000fa8870_0;
    %addi 1, 0, 7;
    %cmp/e;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000000f8be70_0, 0;
T_14.10 ;
T_14.9 ;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0000000000fa7650_0;
    %load/vec4 v0000000000fa8870_0;
    %pad/u 16;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v0000000000fa8870_0;
    %assign/vec4 v0000000000fa7290_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000000f8be70_0, 0;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0000000000f8b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0000000000fa7290_0;
    %subi 1, 0, 7;
    %assign/vec4 v0000000000fa7290_0, 0;
    %load/vec4 v0000000000fa7290_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_14.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000f8be70_0, 0;
T_14.16 ;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0000000000f8be70_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_14.18, 4;
    %load/vec4 v0000000000fa8870_0;
    %assign/vec4 v0000000000fa7290_0, 0;
T_14.18 ;
T_14.15 ;
T_14.13 ;
T_14.7 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000000fb3860;
T_15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000f4aae0_0, 0, 2;
    %end;
    .thread T_15;
    .scope S_0000000000fb3860;
T_16 ;
    %wait E_0000000000fb10f0;
    %load/vec4 v0000000000f4aae0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000f8bab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000f4aae0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000fb3860;
T_17 ;
    %wait E_0000000000fb10f0;
    %load/vec4 v0000000000f8bab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000f8b330_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000000000f8b330_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0000000000fd8100_0, 0;
    %load/vec4 v0000000000f8b330_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0000000000f8c410_0, 0;
    %load/vec4 v0000000000f8b330_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000f8c370_0, 0;
    %pushi/vec4 1, 0, 21;
    %load/vec4 v0000000000f8b330_0;
    %parti/s 4, 26, 6;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0000000000f4b120_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0000000000f8b330_0;
    %parti/s 4, 26, 6;
    %pad/u 8;
    %assign/vec4 v0000000000f8c370_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000000000f4b120_0, 0;
T_17.5 ;
    %load/vec4 v0000000000f8b330_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000000000f8bf10_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000000000f8b330_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000f8c370_0, 0;
    %pushi/vec4 1, 0, 21;
    %load/vec4 v0000000000f8b330_0;
    %parti/s 8, 22, 6;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0000000000f4b120_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0000000000f8b330_0;
    %parti/s 8, 22, 6;
    %assign/vec4 v0000000000f8c370_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000000000f4b120_0, 0;
T_17.7 ;
    %load/vec4 v0000000000f8b330_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000000000f8bf10_0, 0;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000fb3860;
T_18 ;
    %wait E_0000000000fb10f0;
    %load/vec4 v0000000000f4aa40_0;
    %assign/vec4 v0000000000f8c5f0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000f65120;
T_19 ;
    %wait E_0000000000fb12f0;
    %load/vec4 v0000000000fd8420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000fd98c0_0;
    %assign/vec4 v0000000000fd8c40_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000f31710;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000fd8920_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0000000000f31710;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd8240_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0000000000f31710;
T_22 ;
    %wait E_0000000000fb15f0;
    %load/vec4 v0000000000fd9f00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fd8920_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000fd8920_0;
    %load/vec4 v0000000000fd9d20_0;
    %cmp/e;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fd8920_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0000000000fd8920_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000000fd8920_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000f31710;
T_23 ;
    %wait E_0000000000fb15f0;
    %load/vec4 v0000000000fd9f00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd8240_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000fd9dc0_0;
    %assign/vec4 v0000000000fd8240_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000f652a0;
T_24 ;
    %pushi/vec4 4170438, 0, 32;
    %store/vec4 v0000000000fd87e0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0000000000f652a0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd9780_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0000000000f652a0;
T_26 ;
    %wait E_0000000000fb1030;
    %load/vec4 v0000000000fd87e0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0000000000fd87e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000fd87e0_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0000000000fd87e0_0;
    %parti/s 1, 25, 6;
    %xor;
    %load/vec4 v0000000000fd87e0_0;
    %parti/s 1, 24, 6;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000fd87e0_0, 0;
    %load/vec4 v0000000000fd87e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000fd9780_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000f31890;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000fd84c0_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0000000000f31890;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd8a60_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0000000000f31890;
T_29 ;
    %wait E_0000000000fb1070;
    %load/vec4 v0000000000fd8880_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fd84c0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000fd84c0_0;
    %load/vec4 v0000000000fd90a0_0;
    %cmp/e;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fd84c0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0000000000fd84c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000000fd84c0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000f31890;
T_30 ;
    %wait E_0000000000fb1070;
    %load/vec4 v0000000000fd8880_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd8a60_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000fd9aa0_0;
    %assign/vec4 v0000000000fd8a60_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000f35410;
T_31 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000000000fd9c80_0, 0, 13;
    %end;
    .thread T_31;
    .scope S_0000000000f35410;
T_32 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000fd8060_0, 0, 3;
    %end;
    .thread T_32;
    .scope S_0000000000f35410;
T_33 ;
    %wait E_0000000000fb1330;
    %load/vec4 v0000000000fd9e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000000000fd8600_0;
    %assign/vec4 v0000000000fd8ec0_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000f35410;
T_34 ;
    %wait E_0000000000fb1070;
    %load/vec4 v0000000000fd9c80_0;
    %pushi/vec4 0, 0, 13;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fd9b40_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000fd9960_0;
    %pushi/vec4 0, 0, 13;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0000000000fd9960_0;
    %assign/vec4 v0000000000fd9c80_0, 0;
    %load/vec4 v0000000000fd8ce0_0;
    %assign/vec4 v0000000000fd8060_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000000000fd91e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000000000fd9960_0;
    %load/vec4 v0000000000fd9c80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v0000000000fd8ce0_0;
    %load/vec4 v0000000000fd8060_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_34.4, 4;
    %load/vec4 v0000000000fd8060_0;
    %load/vec4 v0000000000fd8ce0_0;
    %cmp/u;
    %jmp/0xz  T_34.6, 5;
    %pushi/vec4 999, 0, 13;
    %load/vec4 v0000000000fd9c80_0;
    %cmp/u;
    %jmp/0xz  T_34.8, 5;
    %load/vec4 v0000000000fd9c80_0;
    %subi 1, 0, 13;
    %assign/vec4 v0000000000fd9c80_0, 0;
    %jmp T_34.9;
T_34.8 ;
    %load/vec4 v0000000000fd8060_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000000fd8060_0, 0;
    %pushi/vec4 1995, 0, 13;
    %assign/vec4 v0000000000fd9c80_0, 0;
T_34.9 ;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0000000000fd8ce0_0;
    %load/vec4 v0000000000fd8060_0;
    %cmp/u;
    %jmp/0xz  T_34.10, 5;
    %load/vec4 v0000000000fd9c80_0;
    %cmpi/u 1995, 0, 13;
    %jmp/0xz  T_34.12, 5;
    %load/vec4 v0000000000fd9c80_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000000fd9c80_0, 0;
    %jmp T_34.13;
T_34.12 ;
    %load/vec4 v0000000000fd8060_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000000000fd8060_0, 0;
    %pushi/vec4 999, 0, 13;
    %assign/vec4 v0000000000fd9c80_0, 0;
T_34.13 ;
    %jmp T_34.11;
T_34.10 ;
    %load/vec4 v0000000000fd9c80_0;
    %load/vec4 v0000000000fd9960_0;
    %cmp/u;
    %jmp/0xz  T_34.14, 5;
    %load/vec4 v0000000000fd9c80_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000000fd9c80_0, 0;
    %jmp T_34.15;
T_34.14 ;
    %load/vec4 v0000000000fd9c80_0;
    %subi 1, 0, 13;
    %assign/vec4 v0000000000fd9c80_0, 0;
T_34.15 ;
T_34.11 ;
T_34.7 ;
T_34.4 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000000f35410;
T_35 ;
    %wait E_0000000000fb1070;
    %load/vec4 v0000000000fd8ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %load/vec4 v0000000000fd9c80_0;
    %load/vec4 v0000000000fd8060_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %assign/vec4 v0000000000fd9820_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0000000000f35590;
T_36 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000000fd9280_0, 0, 12;
    %end;
    .thread T_36;
    .scope S_0000000000f35590;
T_37 ;
    %wait E_0000000000fb1670;
    %load/vec4 v0000000000fd9280_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000000fd9280_0, 0;
    %load/vec4 v0000000000fd9280_0;
    %load/vec4 v0000000000fd9320_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0000000000fd9000_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000000f59c10;
T_38 ;
    %wait E_0000000000fb0cb0;
    %load/vec4 v0000000000fdb1f0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000000000fdb8d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000fdb1f0_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0000000000f59c10;
T_39 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000000fdb5b0_0, 0, 3;
    %end;
    .thread T_39;
    .scope S_0000000000f59c10;
T_40 ;
    %wait E_0000000000fb0cb0;
    %load/vec4 v0000000000fdb5b0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000000000fda570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000fdb5b0_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0000000000f59c10;
T_41 ;
    %wait E_0000000000fb0cb0;
    %load/vec4 v0000000000fdbdd0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000fd96e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000fdbdd0_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0000000000f59c10;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fdb650_0, 0, 32;
    %end;
    .thread T_42;
    .scope S_0000000000f59c10;
T_43 ;
    %wait E_0000000000fb0cb0;
    %load/vec4 v0000000000fdb830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000fdbf10_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000000000fda070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0000000000fdbf10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000fdbf10_0, 0;
    %load/vec4 v0000000000fdb650_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0000000000fdbe70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000fdb650_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000000000f59c10;
T_44 ;
    %wait E_0000000000fb0cb0;
    %load/vec4 v0000000000fdb830_0;
    %load/vec4 v0000000000fda070_0;
    %and;
    %load/vec4 v0000000000fdbf10_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0000000000fda890_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0000000000f59c10;
T_45 ;
    %wait E_0000000000fb0cb0;
    %load/vec4 v0000000000fda890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0000000000fdb650_0;
    %assign/vec4 v0000000000fd93c0_0, 0;
T_45.0 ;
    %load/vec4 v0000000000fda890_0;
    %assign/vec4 v0000000000fd9460_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000f59c10;
T_46 ;
    %wait E_0000000000fb0cb0;
    %load/vec4 v0000000000fdb830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0000000000fda4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0000000000fdbbf0_0;
    %assign/vec4 v0000000000fdb010_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0000000000fdba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0000000000fdb010_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000000000fdb010_0, 0;
T_46.4 ;
T_46.3 ;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000000f2e320;
T_47 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000fdaa70_0, 0, 16;
    %end;
    .thread T_47;
    .scope S_0000000000f2e320;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fdac50_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0000000000f2e320;
T_49 ;
    %wait E_0000000000fb0930;
    %load/vec4 v0000000000fdab10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fdaa70_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000000000fdaa70_0;
    %load/vec4 v0000000000fdacf0_0;
    %cmp/e;
    %jmp/0xz  T_49.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fdaa70_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0000000000fdaa70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000000fdaa70_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000000f2e320;
T_50 ;
    %wait E_0000000000fb0930;
    %load/vec4 v0000000000fdab10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_50.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fdac50_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0000000000fdaed0_0;
    %assign/vec4 v0000000000fdac50_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000000f59d90;
T_51 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000fdd020_0, 0, 8;
    %end;
    .thread T_51;
    .scope S_0000000000f59d90;
T_52 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000fdc940_0, 0, 16;
    %end;
    .thread T_52;
    .scope S_0000000000f59d90;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fdb150_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0000000000f59d90;
T_54 ;
    %wait E_0000000000fb0930;
    %load/vec4 v0000000000fdb3d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000fdbab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000fdb3d0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0000000000f59d90;
T_55 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000fdd200_0, 0, 3;
    %end;
    .thread T_55;
    .scope S_0000000000f59d90;
T_56 ;
    %wait E_0000000000fb0930;
    %load/vec4 v0000000000fdd200_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000000000fdce40_0;
    %load/vec4 v0000000000fdcee0_0;
    %and;
    %load/vec4 v0000000000fdb290_0;
    %load/vec4 v0000000000fdd0c0_0;
    %and;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000fdd200_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0000000000f59d90;
T_57 ;
    %wait E_0000000000fb0930;
    %load/vec4 v0000000000fdcee0_0;
    %inv;
    %load/vec4 v0000000000fdb290_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000fdad90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000fddac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000fdd020_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000000000fdcf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0000000000fdcee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %load/vec4 v0000000000fdb6f0_0;
    %assign/vec4 v0000000000fdc940_0, 0;
T_57.4 ;
    %load/vec4 v0000000000fdd020_0;
    %pushi/vec4 255, 0, 8;
    %ix/getv 4, v0000000000fdc080_0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0000000000fddac0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000000fddac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000fdd020_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000fdad90_0, 0;
    %load/vec4 v0000000000fddac0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v0000000000fdb150_0;
    %inv;
    %assign/vec4 v0000000000fdb150_0, 0;
T_57.8 ;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0000000000fdd020_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000fdd020_0, 0;
    %load/vec4 v0000000000fdad90_0;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0000000000fdc080_0;
    %shiftl 4;
    %add;
    %assign/vec4 v0000000000fdad90_0, 0;
T_57.7 ;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000000000f59d90;
T_58 ;
    %wait E_0000000000fb0930;
    %load/vec4 v0000000000fdcee0_0;
    %inv;
    %load/vec4 v0000000000fdb290_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fdaf70_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000000000fdce40_0;
    %load/vec4 v0000000000fdb290_0;
    %load/vec4 v0000000000fdd0c0_0;
    %and;
    %or;
    %assign/vec4 v0000000000fdaf70_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000000000f57bd0;
T_59 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000fdd660_0, 0, 16;
    %end;
    .thread T_59;
    .scope S_0000000000f57bd0;
T_60 ;
    %wait E_0000000000fb0c30;
    %load/vec4 v0000000000fdc760_0;
    %pad/u 16;
    %load/vec4 v0000000000fddca0_0;
    %pad/u 16;
    %load/vec4 v0000000000fdd160_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0000000000fdd660_0, 0;
    %load/vec4 v0000000000fdc120_0;
    %assign/vec4 v0000000000fddb60_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0000000000f2e830;
T_61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fdcc60_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0000000000f2e830;
T_62 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000000000fddde0_0, 0, 7;
    %end;
    .thread T_62;
    .scope S_0000000000f2e830;
T_63 ;
    %pushi/vec4 5, 0, 12;
    %store/vec4 v0000000000fdcbc0_0, 0, 12;
    %end;
    .thread T_63;
    .scope S_0000000000f2e830;
T_64 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000000fdc4e0_0, 0, 5;
    %end;
    .thread T_64;
    .scope S_0000000000f2e830;
T_65 ;
    %delay 1, 0;
    %load/vec4 v0000000000fdcc60_0;
    %inv;
    %store/vec4 v0000000000fdcc60_0, 0, 1;
    %jmp T_65;
    .thread T_65;
    .scope S_0000000000f2e830;
T_66 ;
    %vpi_call 3 16 "$display", "1..2" {0 0 0};
    %pushi/vec4 4, 0, 32;
T_66.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_66.1, 5;
    %jmp/1 T_66.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000000fb0c30;
    %jmp T_66.0;
T_66.1 ;
    %pop/vec4 1;
    %load/vec4 v0000000000fdcb20_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_66.2, 4;
    %vpi_call 3 18 "$display", "ok 1 - output is correct" {0 0 0};
    %jmp T_66.3;
T_66.2 ;
    %vpi_call 3 19 "$display", "not ok 1 - output is incorrect: %d", v0000000000fdcb20_0 {0 0 0};
T_66.3 ;
    %pushi/vec4 125, 0, 7;
    %assign/vec4 v0000000000fddde0_0, 0;
    %pushi/vec4 255, 0, 12;
    %assign/vec4 v0000000000fdcbc0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000000000fdc4e0_0, 0;
    %pushi/vec4 4, 0, 32;
T_66.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_66.5, 5;
    %jmp/1 T_66.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000000fb0c30;
    %jmp T_66.4;
T_66.5 ;
    %pop/vec4 1;
    %load/vec4 v0000000000fdcb20_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_66.6, 4;
    %vpi_call 3 27 "$display", "ok 2 - output is limited correctly" {0 0 0};
    %jmp T_66.7;
T_66.6 ;
    %vpi_call 3 28 "$display", "not ok 2 - output not limited correctly: %d", v0000000000fdcb20_0 {0 0 0};
T_66.7 ;
    %vpi_call 3 30 "$finish" {0 0 0};
    %end;
    .thread T_66;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../modules.v";
    "mix_tb.v";
