# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do dac_test_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+H:/VERI/dac_test {H:/VERI/dac_test/pulse_gen.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pulse_gen
# 
# Top level modules:
# 	pulse_gen
# 
vsim work.pulse_gen
# vsim work.pulse_gen 
# Loading work.pulse_gen
add wave -position end  sim:/pulse_gen/trigger
add wave -position end  sim:/pulse_gen/clk
add wave -position end  sim:/pulse_gen/pulse_out
add wave -position end  sim:/pulse_gen/state
force /pulse_gen/clk 0 0ns, 1 10ns -repeat 20ns
force /pulse_gen/trigger 0 0ns, 1 44ns -repeat 88ns
run 380ns
