############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "axi_interfaces" d_o
set_directive_interface -mode s_axilite "axi_interfaces"
set_directive_interface -mode s_axilite "axi_interfaces" d_i
set_directive_pipeline "axi_interfaces/axi_interfaces_label0"
set_directive_unroll "axi_interfaces/axi_interfaces_label0"
set_directive_pipeline "axi_interfaces/For_Loop"
set_directive_unroll "axi_interfaces/For_Loop"
