{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609738790759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609738790759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 23:39:50 2021 " "Processing started: Sun Jan 03 23:39:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609738790759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738790759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_controller_test -c sdram_controller_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_controller_test -c sdram_controller_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738790759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609738791056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609738791056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(44) " "Verilog HDL warning at sdram_write.v(44): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_write.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796861 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(45) " "Verilog HDL warning at sdram_write.v(45): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_write.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796861 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(46) " "Verilog HDL warning at sdram_write.v(46): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_write.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796861 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(47) " "Verilog HDL warning at sdram_write.v(47): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_write.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796861 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(50) " "Verilog HDL warning at sdram_write.v(50): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_write.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609738796862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738796862 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(46) " "Verilog HDL warning at sdram_read.v(46): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796864 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(47) " "Verilog HDL warning at sdram_read.v(47): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796864 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(48) " "Verilog HDL warning at sdram_read.v(48): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796864 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(49) " "Verilog HDL warning at sdram_read.v(49): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609738796864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738796864 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(44) " "Verilog HDL warning at sdram_intialize.v(44): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_intialize.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796865 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(45) " "Verilog HDL warning at sdram_intialize.v(45): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_intialize.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(46) " "Verilog HDL warning at sdram_intialize.v(46): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_intialize.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(47) " "Verilog HDL warning at sdram_intialize.v(47): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_intialize.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(50) " "Verilog HDL warning at sdram_intialize.v(50): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_intialize.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609738796866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_intialize.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_intialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_initalize " "Found entity 1: sdram_initalize" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_intialize.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609738796866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738796866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../sdram/sdram_controller.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609738796868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738796868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller_test " "Found entity 1: sdram_controller_test" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609738796869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738796869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arqtop " "Found design unit 1: top-arqtop" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609738797201 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609738797201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_controller_test " "Elaborating entity \"sdram_controller_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609738797233 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_data sdram_controller_test.v(116) " "Verilog HDL Always Construct warning at sdram_controller_test.v(116): variable \"read_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797234 "|sdram_controller_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data sdram_controller_test.v(87) " "Verilog HDL Always Construct warning at sdram_controller_test.v(87): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609738797235 "|sdram_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] sdram_controller_test.v(87) " "Inferred latch for \"data\[0\]\" at sdram_controller_test.v(87)" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797237 "|sdram_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] sdram_controller_test.v(87) " "Inferred latch for \"data\[1\]\" at sdram_controller_test.v(87)" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797237 "|sdram_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] sdram_controller_test.v(87) " "Inferred latch for \"data\[2\]\" at sdram_controller_test.v(87)" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797237 "|sdram_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] sdram_controller_test.v(87) " "Inferred latch for \"data\[3\]\" at sdram_controller_test.v(87)" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797237 "|sdram_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] sdram_controller_test.v(87) " "Inferred latch for \"data\[4\]\" at sdram_controller_test.v(87)" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797237 "|sdram_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] sdram_controller_test.v(87) " "Inferred latch for \"data\[5\]\" at sdram_controller_test.v(87)" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797237 "|sdram_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] sdram_controller_test.v(87) " "Inferred latch for \"data\[6\]\" at sdram_controller_test.v(87)" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797237 "|sdram_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] sdram_controller_test.v(87) " "Inferred latch for \"data\[7\]\" at sdram_controller_test.v(87)" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797237 "|sdram_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] sdram_controller_test.v(87) " "Inferred latch for \"data\[8\]\" at sdram_controller_test.v(87)" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797237 "|sdram_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] sdram_controller_test.v(87) " "Inferred latch for \"data\[9\]\" at sdram_controller_test.v(87)" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797237 "|sdram_controller_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:sdram_controller\"" {  } { { "sdram_controller_test.v" "sdram_controller" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609738797250 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_prior sdram_controller.v(130) " "Verilog HDL Always Construct warning at sdram_controller.v(130): inferring latch(es) for variable \"next_prior\", which holds its previous value in one or more paths through the always construct" {  } { { "../sdram/sdram_controller.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_controller.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609738797251 "|sdram_controller_test|sdram_controller:sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_prior sdram_controller.v(130) " "Inferred latch for \"next_prior\" at sdram_controller.v(130)" {  } { { "../sdram/sdram_controller.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_controller.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797253 "|sdram_controller_test|sdram_controller:sdram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_initalize sdram_controller:sdram_controller\|sdram_initalize:sdram_init " "Elaborating entity \"sdram_initalize\" for hierarchy \"sdram_controller:sdram_controller\|sdram_initalize:sdram_init\"" {  } { { "../sdram/sdram_controller.v" "sdram_init" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609738797270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_write sdram_controller:sdram_controller\|sdram_write:sdram_write " "Elaborating entity \"sdram_write\" for hierarchy \"sdram_controller:sdram_controller\|sdram_write:sdram_write\"" {  } { { "../sdram/sdram_controller.v" "sdram_write" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_controller.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609738797272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read sdram_controller:sdram_controller\|sdram_read:sdram_read " "Elaborating entity \"sdram_read\" for hierarchy \"sdram_controller:sdram_controller\|sdram_read:sdram_read\"" {  } { { "../sdram/sdram_controller.v" "sdram_read" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_controller.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609738797274 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data sdram_read.v(120) " "Verilog HDL Always Construct warning at sdram_read.v(120): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "irow sdram_read.v(129) " "Verilog HDL Always Construct warning at sdram_read.v(129): variable \"irow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ibank sdram_read.v(130) " "Verilog HDL Always Construct warning at sdram_read.v(130): variable \"ibank\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data sdram_read.v(132) " "Verilog HDL Always Construct warning at sdram_read.v(132): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data sdram_read.v(144) " "Verilog HDL Always Construct warning at sdram_read.v(144): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icolumn sdram_read.v(153) " "Verilog HDL Always Construct warning at sdram_read.v(153): variable \"icolumn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ibank sdram_read.v(154) " "Verilog HDL Always Construct warning at sdram_read.v(154): variable \"ibank\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data sdram_read.v(156) " "Verilog HDL Always Construct warning at sdram_read.v(156): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data sdram_read.v(168) " "Verilog HDL Always Construct warning at sdram_read.v(168): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data sdram_read.v(180) " "Verilog HDL Always Construct warning at sdram_read.v(180): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dqm_count sdram_read.v(191) " "Verilog HDL Always Construct warning at sdram_read.v(191): variable \"dqm_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data sdram_read.v(192) " "Verilog HDL Always Construct warning at sdram_read.v(192): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DRAM_DQ sdram_read.v(192) " "Verilog HDL Always Construct warning at sdram_read.v(192): variable \"DRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data sdram_read.v(204) " "Verilog HDL Always Construct warning at sdram_read.v(204): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data sdram_read.v(110) " "Verilog HDL Always Construct warning at sdram_read.v(110): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] sdram_read.v(110) " "Inferred latch for \"data\[0\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] sdram_read.v(110) " "Inferred latch for \"data\[1\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] sdram_read.v(110) " "Inferred latch for \"data\[2\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] sdram_read.v(110) " "Inferred latch for \"data\[3\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] sdram_read.v(110) " "Inferred latch for \"data\[4\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] sdram_read.v(110) " "Inferred latch for \"data\[5\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] sdram_read.v(110) " "Inferred latch for \"data\[6\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] sdram_read.v(110) " "Inferred latch for \"data\[7\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] sdram_read.v(110) " "Inferred latch for \"data\[8\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] sdram_read.v(110) " "Inferred latch for \"data\[9\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] sdram_read.v(110) " "Inferred latch for \"data\[10\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] sdram_read.v(110) " "Inferred latch for \"data\[11\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797276 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] sdram_read.v(110) " "Inferred latch for \"data\[12\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] sdram_read.v(110) " "Inferred latch for \"data\[13\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] sdram_read.v(110) " "Inferred latch for \"data\[14\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] sdram_read.v(110) " "Inferred latch for \"data\[15\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] sdram_read.v(110) " "Inferred latch for \"data\[16\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] sdram_read.v(110) " "Inferred latch for \"data\[17\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] sdram_read.v(110) " "Inferred latch for \"data\[18\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] sdram_read.v(110) " "Inferred latch for \"data\[19\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] sdram_read.v(110) " "Inferred latch for \"data\[20\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] sdram_read.v(110) " "Inferred latch for \"data\[21\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] sdram_read.v(110) " "Inferred latch for \"data\[22\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] sdram_read.v(110) " "Inferred latch for \"data\[23\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] sdram_read.v(110) " "Inferred latch for \"data\[24\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] sdram_read.v(110) " "Inferred latch for \"data\[25\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] sdram_read.v(110) " "Inferred latch for \"data\[26\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] sdram_read.v(110) " "Inferred latch for \"data\[27\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] sdram_read.v(110) " "Inferred latch for \"data\[28\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] sdram_read.v(110) " "Inferred latch for \"data\[29\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] sdram_read.v(110) " "Inferred latch for \"data\[30\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] sdram_read.v(110) " "Inferred latch for \"data\[31\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[32\] sdram_read.v(110) " "Inferred latch for \"data\[32\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[33\] sdram_read.v(110) " "Inferred latch for \"data\[33\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[34\] sdram_read.v(110) " "Inferred latch for \"data\[34\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[35\] sdram_read.v(110) " "Inferred latch for \"data\[35\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[36\] sdram_read.v(110) " "Inferred latch for \"data\[36\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[37\] sdram_read.v(110) " "Inferred latch for \"data\[37\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[38\] sdram_read.v(110) " "Inferred latch for \"data\[38\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[39\] sdram_read.v(110) " "Inferred latch for \"data\[39\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[40\] sdram_read.v(110) " "Inferred latch for \"data\[40\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[41\] sdram_read.v(110) " "Inferred latch for \"data\[41\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[42\] sdram_read.v(110) " "Inferred latch for \"data\[42\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[43\] sdram_read.v(110) " "Inferred latch for \"data\[43\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[44\] sdram_read.v(110) " "Inferred latch for \"data\[44\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[45\] sdram_read.v(110) " "Inferred latch for \"data\[45\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[46\] sdram_read.v(110) " "Inferred latch for \"data\[46\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[47\] sdram_read.v(110) " "Inferred latch for \"data\[47\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[48\] sdram_read.v(110) " "Inferred latch for \"data\[48\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[49\] sdram_read.v(110) " "Inferred latch for \"data\[49\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[50\] sdram_read.v(110) " "Inferred latch for \"data\[50\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[51\] sdram_read.v(110) " "Inferred latch for \"data\[51\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797277 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[52\] sdram_read.v(110) " "Inferred latch for \"data\[52\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[53\] sdram_read.v(110) " "Inferred latch for \"data\[53\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[54\] sdram_read.v(110) " "Inferred latch for \"data\[54\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[55\] sdram_read.v(110) " "Inferred latch for \"data\[55\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[56\] sdram_read.v(110) " "Inferred latch for \"data\[56\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[57\] sdram_read.v(110) " "Inferred latch for \"data\[57\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[58\] sdram_read.v(110) " "Inferred latch for \"data\[58\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[59\] sdram_read.v(110) " "Inferred latch for \"data\[59\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[60\] sdram_read.v(110) " "Inferred latch for \"data\[60\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[61\] sdram_read.v(110) " "Inferred latch for \"data\[61\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[62\] sdram_read.v(110) " "Inferred latch for \"data\[62\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[63\] sdram_read.v(110) " "Inferred latch for \"data\[63\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[64\] sdram_read.v(110) " "Inferred latch for \"data\[64\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[65\] sdram_read.v(110) " "Inferred latch for \"data\[65\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[66\] sdram_read.v(110) " "Inferred latch for \"data\[66\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[67\] sdram_read.v(110) " "Inferred latch for \"data\[67\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[68\] sdram_read.v(110) " "Inferred latch for \"data\[68\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[69\] sdram_read.v(110) " "Inferred latch for \"data\[69\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[70\] sdram_read.v(110) " "Inferred latch for \"data\[70\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[71\] sdram_read.v(110) " "Inferred latch for \"data\[71\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[72\] sdram_read.v(110) " "Inferred latch for \"data\[72\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[73\] sdram_read.v(110) " "Inferred latch for \"data\[73\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[74\] sdram_read.v(110) " "Inferred latch for \"data\[74\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[75\] sdram_read.v(110) " "Inferred latch for \"data\[75\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[76\] sdram_read.v(110) " "Inferred latch for \"data\[76\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[77\] sdram_read.v(110) " "Inferred latch for \"data\[77\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[78\] sdram_read.v(110) " "Inferred latch for \"data\[78\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[79\] sdram_read.v(110) " "Inferred latch for \"data\[79\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[80\] sdram_read.v(110) " "Inferred latch for \"data\[80\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[81\] sdram_read.v(110) " "Inferred latch for \"data\[81\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[82\] sdram_read.v(110) " "Inferred latch for \"data\[82\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[83\] sdram_read.v(110) " "Inferred latch for \"data\[83\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[84\] sdram_read.v(110) " "Inferred latch for \"data\[84\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[85\] sdram_read.v(110) " "Inferred latch for \"data\[85\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[86\] sdram_read.v(110) " "Inferred latch for \"data\[86\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[87\] sdram_read.v(110) " "Inferred latch for \"data\[87\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[88\] sdram_read.v(110) " "Inferred latch for \"data\[88\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[89\] sdram_read.v(110) " "Inferred latch for \"data\[89\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797278 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[90\] sdram_read.v(110) " "Inferred latch for \"data\[90\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[91\] sdram_read.v(110) " "Inferred latch for \"data\[91\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[92\] sdram_read.v(110) " "Inferred latch for \"data\[92\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[93\] sdram_read.v(110) " "Inferred latch for \"data\[93\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[94\] sdram_read.v(110) " "Inferred latch for \"data\[94\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[95\] sdram_read.v(110) " "Inferred latch for \"data\[95\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[96\] sdram_read.v(110) " "Inferred latch for \"data\[96\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[97\] sdram_read.v(110) " "Inferred latch for \"data\[97\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[98\] sdram_read.v(110) " "Inferred latch for \"data\[98\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[99\] sdram_read.v(110) " "Inferred latch for \"data\[99\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[100\] sdram_read.v(110) " "Inferred latch for \"data\[100\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[101\] sdram_read.v(110) " "Inferred latch for \"data\[101\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[102\] sdram_read.v(110) " "Inferred latch for \"data\[102\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[103\] sdram_read.v(110) " "Inferred latch for \"data\[103\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[104\] sdram_read.v(110) " "Inferred latch for \"data\[104\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[105\] sdram_read.v(110) " "Inferred latch for \"data\[105\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[106\] sdram_read.v(110) " "Inferred latch for \"data\[106\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[107\] sdram_read.v(110) " "Inferred latch for \"data\[107\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[108\] sdram_read.v(110) " "Inferred latch for \"data\[108\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[109\] sdram_read.v(110) " "Inferred latch for \"data\[109\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[110\] sdram_read.v(110) " "Inferred latch for \"data\[110\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[111\] sdram_read.v(110) " "Inferred latch for \"data\[111\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[112\] sdram_read.v(110) " "Inferred latch for \"data\[112\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[113\] sdram_read.v(110) " "Inferred latch for \"data\[113\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[114\] sdram_read.v(110) " "Inferred latch for \"data\[114\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[115\] sdram_read.v(110) " "Inferred latch for \"data\[115\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[116\] sdram_read.v(110) " "Inferred latch for \"data\[116\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[117\] sdram_read.v(110) " "Inferred latch for \"data\[117\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[118\] sdram_read.v(110) " "Inferred latch for \"data\[118\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[119\] sdram_read.v(110) " "Inferred latch for \"data\[119\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[120\] sdram_read.v(110) " "Inferred latch for \"data\[120\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[121\] sdram_read.v(110) " "Inferred latch for \"data\[121\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[122\] sdram_read.v(110) " "Inferred latch for \"data\[122\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[123\] sdram_read.v(110) " "Inferred latch for \"data\[123\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[124\] sdram_read.v(110) " "Inferred latch for \"data\[124\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[125\] sdram_read.v(110) " "Inferred latch for \"data\[125\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[126\] sdram_read.v(110) " "Inferred latch for \"data\[126\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[127\] sdram_read.v(110) " "Inferred latch for \"data\[127\]\" at sdram_read.v(110)" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738797279 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609738797782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.map.smsg " "Generated suppressed messages file C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738798100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609738798206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609738798206 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609738798306 "|sdram_controller_test|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609738798306 "|sdram_controller_test|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609738798306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609738798306 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609738798306 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1609738798306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "222 " "Implemented 222 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609738798306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609738798306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609738798350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 23:39:58 2021 " "Processing ended: Sun Jan 03 23:39:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609738798350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609738798350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609738798350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609738798350 ""}
