

================================================================
== Vitis HLS Report for 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3'
================================================================
* Date:           Fri Jul 18 13:03:56 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.239 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1303|     1303|  13.030 us|  13.030 us|  1300|  1300|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_2_VITIS_LOOP_52_3  |     1301|     1301|        10|          4|          4|   324|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     198|    170|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    120|    -|
|Register         |        -|    -|     121|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     319|    387|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------+--------------------+---------+----+----+----+-----+
    |mul_5ns_7ns_11_1_1_U36  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  30|    0|
    |mul_5ns_7ns_11_1_1_U37  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  30|    0|
    |urem_5ns_3ns_2_9_1_U34  |urem_5ns_3ns_2_9_1  |        0|   0|  99|  55|    0|
    |urem_5ns_3ns_2_9_1_U35  |urem_5ns_3ns_2_9_1  |        0|   0|  99|  55|    0|
    +------------------------+--------------------+---------+----+----+----+-----+
    |Total                   |                    |        0|   0| 198| 170|    0|
    +------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln51_1_fu_245_p2   |         +|   0|  0|   9|           9|           1|
    |add_ln51_fu_257_p2     |         +|   0|  0|   7|           5|           1|
    |add_ln52_fu_291_p2     |         +|   0|  0|   7|           5|           1|
    |add_ln54_fu_398_p2     |         +|   0|  0|   7|           6|           6|
    |sub_ln53_fu_389_p2     |         -|   0|  0|   7|           6|           6|
    |icmp_ln51_fu_239_p2    |      icmp|   0|  0|   9|           9|           9|
    |icmp_ln52_fu_263_p2    |      icmp|   0|  0|   7|           5|           5|
    |grp_fu_285_p0          |    select|   0|  0|   5|           1|           5|
    |select_ln51_fu_269_p3  |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  65|          48|          37|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_80                               |   9|          2|    5|         10|
    |indvar_flatten_fu_84                  |   9|          2|    9|         18|
    |j_fu_76                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 120|         27|   44|         91|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln54_reg_475                     |   6|   0|    6|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |i_fu_80                              |   5|   0|    5|          0|
    |icmp_ln51_reg_450                    |   1|   0|    1|          0|
    |icmp_ln51_reg_450_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten_fu_84                 |   9|   0|    9|          0|
    |j_fu_76                              |   5|   0|    5|          0|
    |select_ln51_1_reg_460                |   5|   0|    5|          0|
    |select_ln51_1_reg_460_pp0_iter1_reg  |   5|   0|    5|          0|
    |select_ln51_reg_454                  |   5|   0|    5|          0|
    |tmp_12_reg_466                       |   4|   0|    4|          0|
    |trunc_ln51_reg_471                   |   2|   0|    2|          0|
    |select_ln51_reg_454                  |  64|  32|    5|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 121|  32|   62|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|input_buf_2_2_address0  |  out|    6|   ap_memory|                                                      input_buf_2_2|         array|
|input_buf_2_2_ce0       |  out|    1|   ap_memory|                                                      input_buf_2_2|         array|
|input_buf_2_2_we0       |  out|    1|   ap_memory|                                                      input_buf_2_2|         array|
|input_buf_2_2_d0        |  out|   16|   ap_memory|                                                      input_buf_2_2|         array|
|input_buf_2_1_address0  |  out|    6|   ap_memory|                                                      input_buf_2_1|         array|
|input_buf_2_1_ce0       |  out|    1|   ap_memory|                                                      input_buf_2_1|         array|
|input_buf_2_1_we0       |  out|    1|   ap_memory|                                                      input_buf_2_1|         array|
|input_buf_2_1_d0        |  out|   16|   ap_memory|                                                      input_buf_2_1|         array|
|input_buf_2_0_address0  |  out|    6|   ap_memory|                                                      input_buf_2_0|         array|
|input_buf_2_0_ce0       |  out|    1|   ap_memory|                                                      input_buf_2_0|         array|
|input_buf_2_0_we0       |  out|    1|   ap_memory|                                                      input_buf_2_0|         array|
|input_buf_2_0_d0        |  out|   16|   ap_memory|                                                      input_buf_2_0|         array|
|input_buf_1_2_address0  |  out|    6|   ap_memory|                                                      input_buf_1_2|         array|
|input_buf_1_2_ce0       |  out|    1|   ap_memory|                                                      input_buf_1_2|         array|
|input_buf_1_2_we0       |  out|    1|   ap_memory|                                                      input_buf_1_2|         array|
|input_buf_1_2_d0        |  out|   16|   ap_memory|                                                      input_buf_1_2|         array|
|input_buf_1_1_address0  |  out|    6|   ap_memory|                                                      input_buf_1_1|         array|
|input_buf_1_1_ce0       |  out|    1|   ap_memory|                                                      input_buf_1_1|         array|
|input_buf_1_1_we0       |  out|    1|   ap_memory|                                                      input_buf_1_1|         array|
|input_buf_1_1_d0        |  out|   16|   ap_memory|                                                      input_buf_1_1|         array|
|input_buf_1_0_address0  |  out|    6|   ap_memory|                                                      input_buf_1_0|         array|
|input_buf_1_0_ce0       |  out|    1|   ap_memory|                                                      input_buf_1_0|         array|
|input_buf_1_0_we0       |  out|    1|   ap_memory|                                                      input_buf_1_0|         array|
|input_buf_1_0_d0        |  out|   16|   ap_memory|                                                      input_buf_1_0|         array|
|input_buf_0_2_address0  |  out|    6|   ap_memory|                                                      input_buf_0_2|         array|
|input_buf_0_2_ce0       |  out|    1|   ap_memory|                                                      input_buf_0_2|         array|
|input_buf_0_2_we0       |  out|    1|   ap_memory|                                                      input_buf_0_2|         array|
|input_buf_0_2_d0        |  out|   16|   ap_memory|                                                      input_buf_0_2|         array|
|input_buf_0_1_address0  |  out|    6|   ap_memory|                                                      input_buf_0_1|         array|
|input_buf_0_1_ce0       |  out|    1|   ap_memory|                                                      input_buf_0_1|         array|
|input_buf_0_1_we0       |  out|    1|   ap_memory|                                                      input_buf_0_1|         array|
|input_buf_0_1_d0        |  out|   16|   ap_memory|                                                      input_buf_0_1|         array|
|input_buf_0_0_address0  |  out|    6|   ap_memory|                                                      input_buf_0_0|         array|
|input_buf_0_0_ce0       |  out|    1|   ap_memory|                                                      input_buf_0_0|         array|
|input_buf_0_0_we0       |  out|    1|   ap_memory|                                                      input_buf_0_0|         array|
|input_buf_0_0_d0        |  out|   16|   ap_memory|                                                      input_buf_0_0|         array|
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

