Revision: d5a6ebbb1b9ee277a99103b7ee27b22ecc1348ea
Patch-set: 1
File: compiler/dex/quick/gen_common.cc

1940:15-1940:16
Fri May 09 06:19:41 2014 +0000
Author: Ian Rogers <1010118@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 2aa8a88f_789f350a
Bytes: 59
style nit, comments belong on declarations not definitions.

File: compiler/dex/quick/x86/codegen_x86.h

25:16-25:17
Fri May 09 06:19:41 2014 +0000
Author: Ian Rogers <1010118@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 2aa8a88f_f88a45c2
Bytes: 40
non-final to allow sub-classing, 64-bit?

170:0-170:73
Fri May 09 06:19:41 2014 +0000
Author: Ian Rogers <1010118@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 2aa8a88f_1879c90b
Bytes: 32
whilst we're here, add OVERRIDE?

255:17-255:40
Fri May 09 06:19:41 2014 +0000
Author: Ian Rogers <1010118@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 8a999485_060a4a3b
Bytes: 120
document what this means: address vs operand? aren't Intel instructions usually 2 operand? why the member function? AVX?

255:42-255:43
Fri May 09 06:19:41 2014 +0000
Author: Ian Rogers <1010118@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 8a999485_a6125e77
Bytes: 7
const ?

File: compiler/dex/quick/x86/int_x86.cc

1837:0-1837:40
Fri May 09 06:19:41 2014 +0000
Author: Ian Rogers <1010118@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 8a999485_26ff4ed2
Bytes: 244
fwiw, if we fused instance-of with the always to be there subsequent branch then we could lose the SETcc altogether.
fwiw2, x86-64 has an empty REX prefix that allows byte operations to work on all registers, not just the low 4 "byte" registers

File: compiler/dex/quick/x86/target_x86.cc

363:0-363:41
Fri May 09 06:19:41 2014 +0000
Author: Ian Rogers <1010118@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: eac4d062_fecf95e1
Bytes: 95
comment:
// On x86 the temp registers are ax, bx, cx and dx. These are also all byte registers.

