#+OPTIONS: toc:nil H:10 tex:t
#+TITLE:   
#+STARTUP: odd hidestars indent
#+INCLUDE: personal-info.org
#+LaTeX_HEADER: \usepackage{mycv}
#+LaTeX_HEADER: \hypersetup{hidelinks}
#+LaTeX_CLASS_OPTIONS: [11pt,letterpaper]

{{{HEADER}}}

* Education
*** NTUST Taipei, Taiwan
***** June 2013 - Sept. 2011
/M.E.E., Electrical and Engineering/, GPA: 3.88/4
*** NTUST Taipei, Taiwan
***** Aug. 2008 - July 2011
/B.E.E., Electrical and Engineering/, GPA: 3.40/4

* Experience
*** Senior Hardware Engineer at International Game System co., ltd. (IGS) 
***** April 2016 - Now
- Designed Microcontroller programmer with basic IO interface including USB and
  Bluetooth 
- Maintainded Linux or android native libraries connected with IO board
- Survey SoCs(ARM core) for IGS next generation game platform
*** Hardware Engineer at International Game System co., ltd. 
***** Sept. 2013 - March 2016
- Maintained Microcontroller programs
- Designed simple IO PCB board like LED or motor driver board 
*** Graduation Research Assistant at Laboratory for Dependable and Secure Computing (DSC)
***** Sept. 2011 - June 2013
- Implemented memory Built-In Self-Test (BIST) and Built-In Redundancy Analysis
  (BIRA) circuit by cell-based design flow  
* Publish
*** Efficient Test and Repair Architectures for Logit-Memory Stated 3D ICs
***** July 2013
- Emulated how to test memory in 3D IC processa
- Desined an BIST circuit with boundary scan followed IEEE 1149.1 standard
- Verified my design in FPGA with 2D memories 
  
* Skills
- Languages :: Chinese (native), English (medium), Japanese (JLPT N1)
- Platform :: Linux, MS Windows
- Programming Languages :: C/C++, Python, LaTex, Matlab
- C Compiler/IDE :: GCC toolchain, ARM toolchain, Keil, IAR
- Hardware Development :: OrCad, Verilog, ISE, QartusII, Libero
