{
  "Top": "sum_io",
  "RtlTop": "sum_io",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_interface sum_io ",
      "set_directive_interface sum_io ",
      "set_directive_interface sum_io "
    ],
    "DirectiveInfo": [
      "interface sum_io {{ap_hs positionBoolean0mode} {port positionBooleanTextRequiredin1}} {}",
      "interface sum_io {{ap_vld positionBoolean0mode} {port positionBooleanTextRequiredin2}} {}",
      "interface sum_io {{ap_hs positionBoolean0mode} {port positionBooleanTextRequiredsum}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sum_io",
    "Version": "1.0",
    "DisplayName": "Sum_io",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/sum_io.c"],
    "Vhdl": ["impl\/vhdl\/sum_io.vhd"],
    "Verilog": ["impl\/verilog\/sum_io.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/amiri\/Documents\/Snippets\/HLS\/sum_io\/proj_sum_io\/solution2\/.autopilot\/db\/sum_io.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "in2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "sum_i": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "sum_o": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "in1": {
      "dir": "in",
      "width": "32"
    },
    "in1_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "in1_ap_ack": {
      "dir": "out",
      "width": "1"
    },
    "in2": {
      "dir": "in",
      "width": "32"
    },
    "in2_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "sum_i": {
      "dir": "in",
      "width": "32"
    },
    "sum_i_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "sum_i_ap_ack": {
      "dir": "out",
      "width": "1"
    },
    "sum_o": {
      "dir": "out",
      "width": "32"
    },
    "sum_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "sum_o_ap_ack": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "32"
    },
    "in1": {
      "interfaceRef": "in1",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_hs"
    },
    "in2": {
      "interfaceRef": "in2",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_vld"
    },
    "sum_i": {
      "interfaceRef": "sum_i",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_hs"
    },
    "sum_o": {
      "interfaceRef": "sum_o",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_hs"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "sum_io"},
    "Metrics": {"sum_io": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "2.552"
        },
        "Area": {
          "FF": "134",
          "LUT": "164",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "sum_io",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-06-05 12:00:46 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3.1"
  }
}
