Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'MedianFilter'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7vx330t-ffg1157-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o MedianFilter_map.ncd MedianFilter.ngd MedianFilter.pcf 
Target Device  : xc7vx330t
Target Package : ffg1157
Target Speed   : -3
Mapper Version : virtex7 -- $Revision: 1.55 $
Mapped Date    : Tue Jul 19 16:09:53 2016

WARNING:LIT:701 - PAD symbol "CLK" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "CLK" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 44 secs 
Total CPU  time at the beginning of Placer: 37 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d6263) REAL time: 55 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d6263) REAL time: 56 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d6263) REAL time: 56 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:6042d9e6) REAL time: 1 mins 5 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:6042d9e6) REAL time: 1 mins 5 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:149fe962) REAL time: 1 mins 8 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:149fe962) REAL time: 1 mins 8 secs 

Phase 8.8  Global Placement
.............................
