set_property PACKAGE_PIN R3 [get_ports uart_rtsn]
set_property PACKAGE_PIN N8 [get_ports uart_rxd]
set_property PACKAGE_PIN M7 [get_ports uart_dcdn]
set_property PACKAGE_PIN L1 [get_ports {user_data_in[3]}]
set_property PACKAGE_PIN L2 [get_ports {profinet_rxd[0]}]
set_property PACKAGE_PIN AB9 [get_ports {pcie_rxn[0]}]
set_property PACKAGE_PIN AA9 [get_ports {pcie_rxp[0]}]
set_property PACKAGE_PIN AB5 [get_ports {pcie_txn[0]}]
set_property PACKAGE_PIN AA5 [get_ports {pcie_txp[0]}]
set_property PACKAGE_PIN N4 [get_ports {hispi_data_p[5]}]
set_property PACKAGE_PIN N3 [get_ports {hispi_data_n[5]}]
set_property PACKAGE_PIN F2 [get_ports {hispi_data_p[1]}]
set_property PACKAGE_PIN F1 [get_ports {hispi_data_n[1]}]
set_property PACKAGE_PIN Y6 [get_ports {pcie_rxn[1]}]
set_property PACKAGE_PIN W6 [get_ports {pcie_rxp[1]}]
set_property PACKAGE_PIN Y2 [get_ports {pcie_txn[1]}]
set_property PACKAGE_PIN W2 [get_ports {pcie_txp[1]}]
set_property PACKAGE_PIN L5 [get_ports {hispi_serial_clk_p[4]}]
set_property PACKAGE_PIN L4 [get_ports {hispi_serial_clk_n[4]}]
set_property PACKAGE_PIN K4 [get_ports {hispi_serial_clk_p[3]}]
set_property PACKAGE_PIN K3 [get_ports {hispi_serial_clk_n[3]}]
set_property PACKAGE_PIN U2 [get_ports {hispi_serial_clk_p[2]}]
set_property PACKAGE_PIN U1 [get_ports {hispi_serial_clk_n[2]}]
set_property PACKAGE_PIN T2 [get_ports {hispi_serial_clk_p[5]}]
set_property PACKAGE_PIN T1 [get_ports {hispi_serial_clk_n[5]}]
set_property PACKAGE_PIN C6 [get_ports {hispi_serial_clk_p[0]}]
set_property PACKAGE_PIN C5 [get_ports {hispi_serial_clk_n[0]}]
set_property PACKAGE_PIN D3 [get_ports {hispi_serial_clk_p[1]}]
set_property PACKAGE_PIN C3 [get_ports {hispi_serial_clk_n[1]}]
set_property PACKAGE_PIN N5 [get_ports {profinet_txd[0]}]
set_property PACKAGE_PIN P5 [get_ports {user_data_out[1]}]
set_property PACKAGE_PIN R8 [get_ports {user_data_out[0]}]
set_property PACKAGE_PIN K2 [get_ports {profinet_rxd[1]}]
set_property PACKAGE_PIN J1 [get_ports profinet_crs_dv]
set_property PACKAGE_PIN U9 [get_ports pcie_refclk_p]
set_property PACKAGE_PIN V9 [get_ports pcie_refclk_n]
set_property PACKAGE_PIN M8 [get_ports uart_dsrn]
set_property PACKAGE_PIN P8 [get_ports uart_ri]
set_property PACKAGE_PIN P1 [get_ports uart_txd]
set_property PACKAGE_PIN P3 [get_ports profinet_tx_en]
set_property PACKAGE_PIN R2 [get_ports uart_dtrn]
set_property PACKAGE_PIN P2 [get_ports ncsi_clk_out]
set_property PACKAGE_PIN J3 [get_ports pcie_reset_n]
set_property PACKAGE_PIN P6 [get_ports {user_data_out[2]}]
set_property PACKAGE_PIN R5 [get_ports {hispi_data_p[3]}]
set_property PACKAGE_PIN R4 [get_ports {hispi_data_n[3]}]
set_property PACKAGE_PIN M4 [get_ports {hispi_data_p[4]}]
set_property PACKAGE_PIN M3 [get_ports {hispi_data_n[4]}]
set_property PACKAGE_PIN H1 [get_ports {hispi_data_p[0]}]
set_property PACKAGE_PIN G1 [get_ports {hispi_data_n[0]}]
set_property PACKAGE_PIN N6 [get_ports {profinet_txd[1]}]
set_property PACKAGE_PIN P7 [get_ports {hispi_data_p[2]}]
set_property PACKAGE_PIN R7 [get_ports {hispi_data_n[2]}]
set_property PACKAGE_PIN M1 [get_ports {user_data_in[1]}]
set_property PACKAGE_PIN N1 [get_ports {user_data_in[0]}]
set_property PACKAGE_PIN M2 [get_ports {user_data_in[2]}]
set_property PACKAGE_PIN J5 [get_ports uart_ctsn]
set_property PACKAGE_PIN J2 [get_ports profinet_rx_er]
set_property PACKAGE_PIN K5 [get_ports ref_clk]
set_property DIRECTION OUT [get_ports {user_data_out[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_out[2]}]
set_property DRIVE 12 [get_ports {user_data_out[2]}]
set_property SLEW SLOW [get_ports {user_data_out[2]}]
set_property DIRECTION OUT [get_ports {user_data_out[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_out[1]}]
set_property DRIVE 12 [get_ports {user_data_out[1]}]
set_property SLEW SLOW [get_ports {user_data_out[1]}]
set_property DIRECTION OUT [get_ports {user_data_out[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_out[0]}]
set_property DRIVE 12 [get_ports {user_data_out[0]}]
set_property SLEW SLOW [get_ports {user_data_out[0]}]
set_property DIRECTION IN [get_ports {hispi_data_n[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[5]}]
set_property DIRECTION IN [get_ports {hispi_data_n[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[4]}]
set_property DIRECTION IN [get_ports {hispi_data_n[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[3]}]
set_property DIRECTION IN [get_ports {hispi_data_n[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[2]}]
set_property DIRECTION IN [get_ports {hispi_data_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[1]}]
set_property DIRECTION IN [get_ports {hispi_data_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[0]}]
set_property DIRECTION IN [get_ports {hispi_data_p[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[5]}]
set_property DIRECTION IN [get_ports {hispi_data_p[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[4]}]
set_property DIRECTION IN [get_ports {hispi_data_p[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[3]}]
set_property DIRECTION IN [get_ports {hispi_data_p[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[2]}]
set_property DIRECTION IN [get_ports {hispi_data_p[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[1]}]
set_property DIRECTION IN [get_ports {hispi_data_p[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[0]}]
set_property DIRECTION IN [get_ports {user_data_in[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[3]}]
set_property DIRECTION IN [get_ports {user_data_in[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[2]}]
set_property DIRECTION IN [get_ports {user_data_in[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[1]}]
set_property DIRECTION IN [get_ports {user_data_in[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[0]}]
set_property DIRECTION IN [get_ports ref_clk]
set_property IOSTANDARD LVCMOS18 [get_ports ref_clk]
set_property DIRECTION IN [get_ports uart_ctsn]
set_property IOSTANDARD LVCMOS18 [get_ports uart_ctsn]
set_property DIRECTION IN [get_ports uart_dcdn]
set_property IOSTANDARD LVCMOS18 [get_ports uart_dcdn]
set_property DIRECTION IN [get_ports uart_dsrn]
set_property IOSTANDARD LVCMOS18 [get_ports uart_dsrn]
set_property DIRECTION OUT [get_ports uart_dtrn]
set_property IOSTANDARD LVCMOS18 [get_ports uart_dtrn]
set_property DRIVE 12 [get_ports uart_dtrn]
set_property SLEW SLOW [get_ports uart_dtrn]
set_property DIRECTION IN [get_ports uart_ri]
set_property IOSTANDARD LVCMOS18 [get_ports uart_ri]
set_property DIRECTION OUT [get_ports uart_rtsn]
set_property IOSTANDARD LVCMOS18 [get_ports uart_rtsn]
set_property DRIVE 12 [get_ports uart_rtsn]
set_property SLEW SLOW [get_ports uart_rtsn]
set_property DIRECTION IN [get_ports uart_rxd]
set_property IOSTANDARD LVCMOS18 [get_ports uart_rxd]
set_property DIRECTION OUT [get_ports uart_txd]
set_property IOSTANDARD LVCMOS18 [get_ports uart_txd]
set_property DRIVE 12 [get_ports uart_txd]
set_property SLEW SLOW [get_ports uart_txd]
set_property DIRECTION IN [get_ports {pcie_rxn[1]}]
set_property DIRECTION IN [get_ports {pcie_rxn[0]}]
set_property DIRECTION IN [get_ports {pcie_rxp[1]}]
set_property DIRECTION IN [get_ports {pcie_rxp[0]}]
set_property DIRECTION OUT [get_ports {pcie_txn[1]}]
set_property DIRECTION OUT [get_ports {pcie_txn[0]}]
set_property DIRECTION OUT [get_ports {pcie_txp[1]}]
set_property DIRECTION OUT [get_ports {pcie_txp[0]}]
set_property DIRECTION IN [get_ports pcie_refclk_n]
set_property DIRECTION IN [get_ports pcie_refclk_p]
set_property DIRECTION IN [get_ports {hispi_serial_clk_p[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[5]}]
set_property DIRECTION IN [get_ports {hispi_serial_clk_p[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[4]}]
set_property DIRECTION IN [get_ports {hispi_serial_clk_p[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[3]}]
set_property DIRECTION IN [get_ports {hispi_serial_clk_p[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[2]}]
set_property DIRECTION IN [get_ports {hispi_serial_clk_p[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[1]}]
set_property DIRECTION IN [get_ports {hispi_serial_clk_p[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[0]}]
set_property DIRECTION IN [get_ports {hispi_serial_clk_n[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[5]}]
set_property DIRECTION IN [get_ports {hispi_serial_clk_n[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[4]}]
set_property DIRECTION IN [get_ports {hispi_serial_clk_n[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[3]}]
set_property DIRECTION IN [get_ports {hispi_serial_clk_n[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[2]}]
set_property DIRECTION IN [get_ports {hispi_serial_clk_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[1]}]
set_property DIRECTION IN [get_ports {hispi_serial_clk_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[0]}]
set_property DIRECTION IN [get_ports {profinet_rxd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {profinet_rxd[1]}]
set_property DIRECTION IN [get_ports {profinet_rxd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {profinet_rxd[0]}]
set_property DIRECTION OUT [get_ports {profinet_txd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {profinet_txd[1]}]
set_property DRIVE 12 [get_ports {profinet_txd[1]}]
set_property SLEW SLOW [get_ports {profinet_txd[1]}]
set_property DIRECTION OUT [get_ports {profinet_txd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {profinet_txd[0]}]
set_property DRIVE 12 [get_ports {profinet_txd[0]}]
set_property SLEW SLOW [get_ports {profinet_txd[0]}]
set_property DIRECTION IN [get_ports profinet_crs_dv]
set_property IOSTANDARD LVCMOS18 [get_ports profinet_crs_dv]
set_property DIRECTION IN [get_ports profinet_rx_er]
set_property IOSTANDARD LVCMOS18 [get_ports profinet_rx_er]
set_property DIRECTION OUT [get_ports profinet_tx_en]
set_property IOSTANDARD LVCMOS18 [get_ports profinet_tx_en]
set_property DRIVE 12 [get_ports profinet_tx_en]
set_property SLEW SLOW [get_ports profinet_tx_en]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[53]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[53]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[53]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[53]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[52]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[52]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[52]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[52]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[51]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[51]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[51]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[51]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[50]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[50]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[50]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[50]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[49]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[49]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[49]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[49]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[48]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[48]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[48]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[48]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[47]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[47]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[47]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[47]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[46]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[46]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[46]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[46]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[45]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[45]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[45]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[45]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[44]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[44]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[44]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[44]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[43]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[43]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[43]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[43]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[42]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[42]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[42]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[42]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[41]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[41]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[41]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[41]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[40]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[40]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[40]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[40]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[39]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[39]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[39]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[39]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[38]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[38]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[38]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[38]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[37]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[37]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[37]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[37]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[36]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[36]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[36]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[36]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[35]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[35]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[35]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[35]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[34]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[34]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[34]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[34]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[33]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[33]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[33]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[33]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[32]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[32]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[32]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[32]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[31]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[31]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[31]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[30]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[30]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[30]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[29]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[29]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[29]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[28]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[28]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[28]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[27]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[27]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[27]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[26]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[26]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[26]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[25]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[25]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[25]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[24]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[24]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[24]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[23]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[23]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[23]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[22]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[22]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[22]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[21]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[21]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[21]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[20]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[20]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[20]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[19]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[19]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[19]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[18]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[18]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[18]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[17]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[17]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[17]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[16]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[16]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[16]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[15]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[15]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[15]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[14]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[14]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[14]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[13]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[13]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[13]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[12]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[12]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[12]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[11]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[11]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[11]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[10]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[10]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[10]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[9]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[9]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[9]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[8]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[8]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[8]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[7]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[7]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[7]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[6]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[6]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[6]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[5]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[5]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[5]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[4]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[4]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[4]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[3]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[3]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[3]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[2]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[2]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[2]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[1]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[1]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[1]}]
set_property PULLUP true [get_ports {fixed_io_mio[1]}]
set_property DIRECTION INOUT [get_ports {fixed_io_mio[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[0]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[0]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[0]}]
set_property DIRECTION INOUT [get_ports fixed_io_ps_clk]
set_property IOSTANDARD LVCMOS33 [get_ports fixed_io_ps_clk]
set_property DRIVE 12 [get_ports fixed_io_ps_clk]
set_property SLEW FAST [get_ports fixed_io_ps_clk]
set_property DIRECTION INOUT [get_ports fixed_io_ps_porb]
set_property IOSTANDARD LVCMOS33 [get_ports fixed_io_ps_porb]
set_property DRIVE 12 [get_ports fixed_io_ps_porb]
set_property SLEW FAST [get_ports fixed_io_ps_porb]
set_property DIRECTION INOUT [get_ports fixed_io_ps_srstb]
set_property IOSTANDARD LVCMOS33 [get_ports fixed_io_ps_srstb]
set_property DRIVE 12 [get_ports fixed_io_ps_srstb]
set_property SLEW FAST [get_ports fixed_io_ps_srstb]
set_property DIRECTION OUT [get_ports ncsi_clk_out]
set_property IOSTANDARD LVCMOS18 [get_ports ncsi_clk_out]
set_property DRIVE 12 [get_ports ncsi_clk_out]
set_property SLEW SLOW [get_ports ncsi_clk_out]
set_property DIRECTION IN [get_ports pcie_reset_n]
set_property IOSTANDARD LVCMOS18 [get_ports pcie_reset_n]
current_instance xsystem_pb_wrapper/system_pb_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Nov 27 22:09:26 GMT 2019"
current_instance -quiet
current_instance xsystem_pb_wrapper/system_pb_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Nov 27 22:09:26 GMT 2019"
current_instance -quiet
current_instance xsystem_pb_wrapper/system_pb_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Nov 27 22:09:26 GMT 2019"
current_instance -quiet
current_instance xsystem_pb_wrapper/system_pb_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Nov 27 22:09:26 GMT 2019"
current_instance -quiet
current_instance xsystem_pb_wrapper/system_pb_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Nov 27 22:09:26 GMT 2019"
current_instance -quiet
current_instance xsystem_pb_wrapper/system_pb_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Nov 27 22:09:26 GMT 2019"
current_instance -quiet
current_instance xsystem_pb_wrapper/system_pb_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Nov 27 22:09:26 GMT 2019"
current_instance -quiet
current_instance xsystem_pb_wrapper/system_pb_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Nov 27 22:09:26 GMT 2019"
current_instance -quiet
current_instance xsystem_pb_wrapper/system_pb_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Nov 27 22:09:26 GMT 2019"
current_instance -quiet
current_instance xsystem_pb_wrapper/system_pb_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Nov 27 22:09:26 GMT 2019"
current_instance -quiet
current_instance xsystem_pb_wrapper/system_pb_i/axi_interconnect_0/m01_couplers/auto_cc/inst
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock.  Hence there should not be any issues cause by this logic" -tags "1024161" -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Wed Nov 27 22:09:25 GMT 2019"
create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock.  Hence there should not be any issues cause by this logic" -tags "1024161" -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Wed Nov 27 22:09:25 GMT 2019"
create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Wed Nov 27 22:09:26 GMT 2019"
#revert back to original instance
current_instance -quiet
