#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x59f4f3f15f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59f4f3f1b190 .scope package, "sigma_pkg" "sigma_pkg" 3 3;
 .timescale 0 0;
P_0x59f4f3f34e00 .param/l "ALU_ADD" 0 3 11, C4<0000>;
P_0x59f4f3f34e40 .param/l "ALU_AND" 0 3 13, C4<0010>;
P_0x59f4f3f34e80 .param/l "ALU_COPY_B" 0 3 21, C4<1010>;
P_0x59f4f3f34ec0 .param/l "ALU_OP_TYPE_LSU" 0 3 89, C4<01>;
P_0x59f4f3f34f00 .param/l "ALU_OP_TYPE_LUI" 0 3 90, C4<10>;
P_0x59f4f3f34f40 .param/l "ALU_OP_TYPE_R_I" 0 3 88, C4<00>;
P_0x59f4f3f34f80 .param/l "ALU_OR" 0 3 14, C4<0011>;
P_0x59f4f3f34fc0 .param/l "ALU_SLL" 0 3 16, C4<0101>;
P_0x59f4f3f35000 .param/l "ALU_SLT" 0 3 19, C4<1000>;
P_0x59f4f3f35040 .param/l "ALU_SLTU" 0 3 20, C4<1001>;
P_0x59f4f3f35080 .param/l "ALU_SRA" 0 3 18, C4<0111>;
P_0x59f4f3f350c0 .param/l "ALU_SRC_IMM" 0 3 79, C4<1>;
P_0x59f4f3f35100 .param/l "ALU_SRC_REG" 0 3 78, C4<0>;
P_0x59f4f3f35140 .param/l "ALU_SRL" 0 3 17, C4<0110>;
P_0x59f4f3f35180 .param/l "ALU_SUB" 0 3 12, C4<0001>;
P_0x59f4f3f351c0 .param/l "ALU_XOR" 0 3 15, C4<0100>;
P_0x59f4f3f35200 .param/l "FUNCT3_ADD" 0 3 61, C4<000>;
P_0x59f4f3f35240 .param/l "FUNCT3_SW" 0 3 63, C4<010>;
P_0x59f4f3f35280 .param/l "FUNCT7_ADD" 0 3 66, C4<0000000>;
P_0x59f4f3f352c0 .param/l "FUNCT7_SUB" 0 3 67, C4<0100000>;
P_0x59f4f3f35300 .param/l "IMM_TYPE_B" 0 3 33, C4<011>;
P_0x59f4f3f35340 .param/l "IMM_TYPE_I" 0 3 31, C4<001>;
P_0x59f4f3f35380 .param/l "IMM_TYPE_J" 0 3 35, C4<101>;
P_0x59f4f3f353c0 .param/l "IMM_TYPE_NONE" 0 3 30, C4<000>;
P_0x59f4f3f35400 .param/l "IMM_TYPE_S" 0 3 32, C4<010>;
P_0x59f4f3f35440 .param/l "IMM_TYPE_U" 0 3 34, C4<100>;
P_0x59f4f3f35480 .param/l "MEM_TO_REG_ALU_RES" 0 3 83, C4<0>;
P_0x59f4f3f354c0 .param/l "MEM_TO_REG_MEM_DATA" 0 3 84, C4<1>;
P_0x59f4f3f35500 .param/l "OPCODE_BRANCH" 0 3 51, C4<1100011>;
P_0x59f4f3f35540 .param/l "OPCODE_IMM" 0 3 48, C4<0010011>;
P_0x59f4f3f35580 .param/l "OPCODE_LOAD" 0 3 50, C4<0000011>;
P_0x59f4f3f355c0 .param/l "OPCODE_LUI" 0 3 46, C4<0110111>;
P_0x59f4f3f35600 .param/l "OPCODE_RTYPE" 0 3 49, C4<0110011>;
P_0x59f4f3f35640 .param/l "OPCODE_STORE" 0 3 47, C4<0100011>;
P_0x59f4f3f35680 .param/l "S_DECODE" 0 3 102, C4<0001>;
P_0x59f4f3f356c0 .param/l "S_EXEC_I_TYPE" 0 3 107, C4<0110>;
P_0x59f4f3f35700 .param/l "S_EXEC_R_TYPE" 0 3 105, C4<0100>;
P_0x59f4f3f35740 .param/l "S_FETCH" 0 3 101, C4<0000>;
P_0x59f4f3f35780 .param/l "S_MEM_ADDR_COMP" 0 3 103, C4<0010>;
P_0x59f4f3f357c0 .param/l "S_MEM_WRITE" 0 3 104, C4<0011>;
P_0x59f4f3f35800 .param/l "S_WB_I_TYPE" 0 3 108, C4<0111>;
P_0x59f4f3f35840 .param/l "S_WB_R_TYPE" 0 3 106, C4<0101>;
S_0x59f4f3f19740 .scope module, "instruction_decoder" "instruction_decoder" 4 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction_in";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
v0x59f4f3f2bf50_0 .net "funct3", 2 0, L_0x59f4f3f56a30;  1 drivers
v0x59f4f3f2c310_0 .net "funct7", 6 0, L_0x59f4f3f56ca0;  1 drivers
o0x75a0e70b7078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x59f4f3f2da70_0 .net "instruction_in", 31 0, o0x75a0e70b7078;  0 drivers
v0x59f4f3f1c640_0 .net "opcode", 6 0, L_0x59f4f3f568f0;  1 drivers
v0x59f4f3f17dc0_0 .net "rd", 4 0, L_0x59f4f3f56990;  1 drivers
v0x59f4f3f29200_0 .net "rs1", 4 0, L_0x59f4f3f56ad0;  1 drivers
v0x59f4f3e78330_0 .net "rs2", 4 0, L_0x59f4f3f56c00;  1 drivers
L_0x59f4f3f568f0 .part o0x75a0e70b7078, 0, 7;
L_0x59f4f3f56990 .part o0x75a0e70b7078, 7, 5;
L_0x59f4f3f56a30 .part o0x75a0e70b7078, 12, 3;
L_0x59f4f3f56ad0 .part o0x75a0e70b7078, 15, 5;
L_0x59f4f3f56c00 .part o0x75a0e70b7078, 20, 5;
L_0x59f4f3f56ca0 .part o0x75a0e70b7078, 25, 7;
S_0x59f4f3ee2640 .scope module, "tb_sigmacore_top" "tb_sigmacore_top" 5 3;
 .timescale -9 -12;
P_0x59f4f3ef34f0 .param/l "CLOCK_PERIOD" 1 5 22, +C4<00000000000000000000000000001010>;
v0x59f4f3f56590_0 .var "clk_tb", 0 0;
v0x59f4f3f56650_0 .net "instruction_out_tb", 31 0, L_0x59f4f3f1c520;  1 drivers
v0x59f4f3f56760_0 .net "pc_out_tb", 31 0, L_0x59f4f3f2d950;  1 drivers
v0x59f4f3f56850_0 .var "reset_n_tb", 0 0;
S_0x59f4f3f4c9d0 .scope module, "dut" "sigmacore_top" 5 14, 6 11 0, S_0x59f4f3ee2640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 32 "final_pc_out";
    .port_info 3 /OUTPUT 32 "final_instruction_out";
L_0x59f4f3f683f0 .functor BUFT 1, v0x59f4f3f54a50_0, C4<0>, C4<0>, C4<0>;
v0x59f4f3f554f0_0 .net "alu_op_type", 1 0, v0x59f4f3f4cdd0_0;  1 drivers
v0x59f4f3f555d0_0 .net "alu_out_write", 0 0, v0x59f4f3f544f0_0;  1 drivers
v0x59f4f3f556e0_0 .net "alu_src_a", 0 0, v0x59f4f3f545b0_0;  1 drivers
v0x59f4f3f557d0_0 .net "alu_src_b", 1 0, v0x59f4f3f546b0_0;  1 drivers
v0x59f4f3f558c0_0 .net "clk", 0 0, v0x59f4f3f56590_0;  1 drivers
v0x59f4f3f559b0_0 .net "final_instruction_out", 31 0, L_0x59f4f3f1c520;  alias, 1 drivers
v0x59f4f3f55a50_0 .net "final_pc_out", 31 0, L_0x59f4f3f2d950;  alias, 1 drivers
v0x59f4f3f55af0_0 .net "imm_src", 2 0, v0x59f4f3f54910_0;  1 drivers
v0x59f4f3f55b90_0 .net "ir_write", 0 0, v0x59f4f3f549b0_0;  1 drivers
v0x59f4f3f55c30_0 .net "mem_read", 0 0, v0x59f4f3f54a50_0;  1 drivers
v0x59f4f3f55cd0_0 .net "mem_to_reg", 0 0, v0x59f4f3f54b80_0;  1 drivers
v0x59f4f3f55dc0_0 .net "mem_write", 0 0, v0x59f4f3f54c20_0;  1 drivers
v0x59f4f3f55e60_0 .net "opcode_from_datapath", 6 0, L_0x59f4f3f68500;  1 drivers
v0x59f4f3f55f00_0 .net "pc_source", 1 0, v0x59f4f3f54e40_0;  1 drivers
v0x59f4f3f55ff0_0 .net "pc_write", 0 0, v0x59f4f3f54f00_0;  1 drivers
v0x59f4f3f560e0_0 .net "reg_a_write", 0 0, v0x59f4f3f54fd0_0;  1 drivers
v0x59f4f3f561d0_0 .net "reg_b_write", 0 0, v0x59f4f3f550a0_0;  1 drivers
v0x59f4f3f563d0_0 .net "reg_write", 0 0, v0x59f4f3f55170_0;  1 drivers
v0x59f4f3f56470_0 .net "reset_n", 0 0, v0x59f4f3f56850_0;  1 drivers
L_0x59f4f3f68500 .part L_0x59f4f3f1c520, 0, 7;
S_0x59f4f3f4cbd0 .scope module, "datapath" "multicycle_cpu" 6 61, 7 12 0, S_0x59f4f3f4c9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "pc_write";
    .port_info 3 /INPUT 1 "ir_write";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /INPUT 1 "mem_write";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 2 "pc_source";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "alu_src_a";
    .port_info 10 /INPUT 2 "alu_src_b";
    .port_info 11 /INPUT 3 "imm_src";
    .port_info 12 /INPUT 2 "alu_op_type";
    .port_info 13 /INPUT 1 "reg_a_write";
    .port_info 14 /INPUT 1 "reg_b_write";
    .port_info 15 /INPUT 1 "alu_out_write";
    .port_info 16 /OUTPUT 32 "current_pc_out";
    .port_info 17 /OUTPUT 32 "instruction_out";
L_0x59f4f3f2d950 .functor BUFZ 32, v0x59f4f3f53270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59f4f3f1c520 .functor BUFZ 32, v0x59f4f3f52cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x75a0e706e1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x59f4f3f290e0 .functor XNOR 1, v0x59f4f3f545b0_0, L_0x75a0e706e1c8, C4<0>, C4<0>;
L_0x75a0e706e258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x59f4f3f31520 .functor XNOR 1, v0x59f4f3f54b80_0, L_0x75a0e706e258, C4<0>, C4<0>;
v0x59f4f3f51de0_0 .net/2u *"_ivl_10", 0 0, L_0x75a0e706e1c8;  1 drivers
v0x59f4f3f51ec0_0 .net *"_ivl_12", 0 0, L_0x59f4f3f290e0;  1 drivers
v0x59f4f3f51f80_0 .net/2u *"_ivl_20", 0 0, L_0x75a0e706e258;  1 drivers
v0x59f4f3f52040_0 .net *"_ivl_22", 0 0, L_0x59f4f3f31520;  1 drivers
v0x59f4f3f52100_0 .net "alu_input_a", 31 0, L_0x59f4f3f67c10;  1 drivers
v0x59f4f3f52210_0 .var "alu_input_b", 31 0;
v0x59f4f3f522b0_0 .net "alu_op", 3 0, v0x59f4f3f4d300_0;  1 drivers
v0x59f4f3f523a0_0 .net "alu_op_type", 1 0, v0x59f4f3f4cdd0_0;  alias, 1 drivers
v0x59f4f3f52460_0 .net "alu_out_write", 0 0, v0x59f4f3f544f0_0;  alias, 1 drivers
v0x59f4f3f52500_0 .net "alu_result", 31 0, v0x59f4f3f4fa40_0;  1 drivers
v0x59f4f3f525f0_0 .var "alu_result_register", 31 0;
v0x59f4f3f526c0_0 .net "alu_src_a", 0 0, v0x59f4f3f545b0_0;  alias, 1 drivers
v0x59f4f3f52760_0 .net "alu_src_b", 1 0, v0x59f4f3f546b0_0;  alias, 1 drivers
v0x59f4f3f52840_0 .net "alu_zero_flag", 0 0, L_0x59f4f3f67ed0;  1 drivers
v0x59f4f3f52910_0 .net "clk", 0 0, v0x59f4f3f56590_0;  alias, 1 drivers
v0x59f4f3f529b0_0 .net "current_pc_out", 31 0, L_0x59f4f3f2d950;  alias, 1 drivers
v0x59f4f3f52a70_0 .net "imm_src", 2 0, v0x59f4f3f54910_0;  alias, 1 drivers
v0x59f4f3f52b60_0 .net "instruction_from_imem", 31 0, v0x59f4f3f4e9f0_0;  1 drivers
v0x59f4f3f52c30_0 .net "instruction_out", 31 0, L_0x59f4f3f1c520;  alias, 1 drivers
v0x59f4f3f52cf0_0 .var "instruction_register", 31 0;
v0x59f4f3f52de0_0 .net "ir_write", 0 0, v0x59f4f3f549b0_0;  alias, 1 drivers
v0x59f4f3f52e80_0 .var "mem_data_register", 31 0;
RS_0x75a0e70b74c8 .resolv tri, v0x59f4f3f4de40_0, L_0x59f4f3f683f0;
v0x59f4f3f52f60_0 .net8 "mem_read", 0 0, RS_0x75a0e70b74c8;  2 drivers
v0x59f4f3f53030_0 .net "mem_read_data", 31 0, v0x59f4f3f4dd60_0;  1 drivers
v0x59f4f3f53100_0 .net "mem_to_reg", 0 0, v0x59f4f3f54b80_0;  alias, 1 drivers
v0x59f4f3f531a0_0 .net "mem_write", 0 0, v0x59f4f3f54c20_0;  alias, 1 drivers
v0x59f4f3f53270_0 .var "pc_current", 31 0;
v0x59f4f3f53340_0 .var "pc_next", 31 0;
v0x59f4f3f53400_0 .net "pc_source", 1 0, v0x59f4f3f54e40_0;  alias, 1 drivers
v0x59f4f3f534e0_0 .net "pc_write", 0 0, v0x59f4f3f54f00_0;  alias, 1 drivers
v0x59f4f3f535a0_0 .var "reg_a", 31 0;
v0x59f4f3f53680_0 .net "reg_a_write", 0 0, v0x59f4f3f54fd0_0;  alias, 1 drivers
v0x59f4f3f53740_0 .var "reg_b", 31 0;
v0x59f4f3f53830_0 .net "reg_b_write", 0 0, v0x59f4f3f550a0_0;  alias, 1 drivers
v0x59f4f3f538d0_0 .net "reg_file_read_data1", 31 0, L_0x59f4f3f67160;  1 drivers
v0x59f4f3f539c0_0 .net "reg_file_read_data2", 31 0, L_0x59f4f3f67720;  1 drivers
v0x59f4f3f53a90_0 .net "reg_write", 0 0, v0x59f4f3f55170_0;  alias, 1 drivers
v0x59f4f3f53b60_0 .net "reg_write_data", 31 0, L_0x59f4f3f682b0;  1 drivers
v0x59f4f3f53c30_0 .net "reset_n", 0 0, v0x59f4f3f56850_0;  alias, 1 drivers
v0x59f4f3f53d00_0 .net "sign_extended_imm", 31 0, L_0x59f4f3f17ca0;  1 drivers
E_0x59f4f3eda7b0 .event anyedge, v0x59f4f3f53400_0, v0x59f4f3f4fa40_0, v0x59f4f3f4dad0_0, v0x59f4f3f4eb80_0;
E_0x59f4f3eda260 .event anyedge, v0x59f4f3f52760_0, v0x59f4f3f4e030_0, v0x59f4f3f519e0_0;
E_0x59f4f3e9b7e0/0 .event negedge, v0x59f4f3f51260_0;
E_0x59f4f3e9b7e0/1 .event posedge, v0x59f4f3f4dbd0_0;
E_0x59f4f3e9b7e0 .event/or E_0x59f4f3e9b7e0/0, E_0x59f4f3e9b7e0/1;
L_0x59f4f3f67950 .part v0x59f4f3f52cf0_0, 15, 5;
L_0x59f4f3f679f0 .part v0x59f4f3f52cf0_0, 20, 5;
L_0x59f4f3f67b20 .part v0x59f4f3f52cf0_0, 7, 5;
L_0x59f4f3f67c10 .functor MUXZ 32, v0x59f4f3f53270_0, v0x59f4f3f535a0_0, L_0x59f4f3f290e0, C4<>;
L_0x59f4f3f67d50 .part v0x59f4f3f52cf0_0, 12, 3;
L_0x59f4f3f67df0 .part v0x59f4f3f52cf0_0, 25, 7;
L_0x59f4f3f682b0 .functor MUXZ 32, v0x59f4f3f52e80_0, v0x59f4f3f525f0_0, L_0x59f4f3f31520, C4<>;
S_0x59f4f3f4d0c0 .scope module, "alu_ctrl" "alu_control" 7 131, 8 8 0, S_0x59f4f3f4cbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op_type_in";
    .port_info 1 /INPUT 3 "funct3_in";
    .port_info 2 /INPUT 7 "funct7_in";
    .port_info 3 /OUTPUT 4 "alu_op_out";
v0x59f4f3f4d300_0 .var "alu_op_out", 3 0;
v0x59f4f3f4d400_0 .net "alu_op_type_in", 1 0, v0x59f4f3f4cdd0_0;  alias, 1 drivers
v0x59f4f3f4d4e0_0 .net "funct3_in", 2 0, L_0x59f4f3f67d50;  1 drivers
v0x59f4f3f4d5a0_0 .net "funct7_in", 6 0, L_0x59f4f3f67df0;  1 drivers
E_0x59f4f3f320b0 .event anyedge, v0x59f4f3f4d400_0, v0x59f4f3f4d4e0_0, v0x59f4f3f4d5a0_0;
S_0x59f4f3f4d700 .scope module, "dmem" "data_memory" 7 160, 9 13 0, S_0x59f4f3f4cbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr_in";
    .port_info 2 /INPUT 32 "write_data_in";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 1 "read_enable";
    .port_info 5 /OUTPUT 32 "read_data_out";
P_0x59f4f3ec9b80 .param/l "ADDR_WIDTH" 1 9 25, +C4<00000000000000000000000000001010>;
P_0x59f4f3ec9bc0 .param/l "MEM_SIZE_WORDS" 1 9 24, +C4<00000000000000000000010000000000>;
v0x59f4f3f4dad0_0 .net "addr_in", 31 0, v0x59f4f3f525f0_0;  1 drivers
v0x59f4f3f4dbd0_0 .net "clk", 0 0, v0x59f4f3f56590_0;  alias, 1 drivers
v0x59f4f3f4dc90 .array "memory", 1023 0, 31 0;
v0x59f4f3f4dd60_0 .var "read_data_out", 31 0;
v0x59f4f3f4de40_0 .var "read_enable", 0 0;
v0x59f4f3f4df50_0 .net "word_addr", 9 0, L_0x59f4f3f68100;  1 drivers
v0x59f4f3f4e030_0 .net "write_data_in", 31 0, v0x59f4f3f53740_0;  1 drivers
v0x59f4f3f4e110_0 .net "write_enable", 0 0, v0x59f4f3f54c20_0;  alias, 1 drivers
E_0x59f4f3f4da70 .event posedge, v0x59f4f3f4dbd0_0;
L_0x59f4f3f68100 .part v0x59f4f3f525f0_0, 2, 10;
S_0x59f4f3f4e2d0 .scope module, "imem" "instruction_memory" 7 70, 10 15 0, S_0x59f4f3f4cbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "read_addr_in";
    .port_info 2 /OUTPUT 32 "instruction_out";
P_0x59f4f3f28ae0 .param/l "ADDR_WIDTH" 1 10 25, +C4<00000000000000000000000000000100>;
P_0x59f4f3f28b20 .param/l "MEM_SIZE_WORDS" 1 10 24, +C4<00000000000000000000000000010000>;
v0x59f4f3f4e900_0 .net "clk", 0 0, v0x59f4f3f56590_0;  alias, 1 drivers
v0x59f4f3f4e9f0_0 .var "instruction_out", 31 0;
v0x59f4f3f4eab0 .array "memory", 15 0, 31 0;
v0x59f4f3f4eb80_0 .net "read_addr_in", 31 0, v0x59f4f3f53270_0;  1 drivers
S_0x59f4f3f4e600 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 36, 10 36 0, S_0x59f4f3f4e2d0;
 .timescale -9 -12;
v0x59f4f3f4e800_0 .var/2s "i", 31 0;
S_0x59f4f3f4ece0 .scope module, "main_alu" "alu" 7 138, 11 26 0, S_0x59f4f3f4cbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "negative_flag";
    .port_info 6 /OUTPUT 1 "overflow_flag";
    .port_info 7 /OUTPUT 1 "carry_flag";
L_0x75a0e706e210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59f4f3f4f330_0 .net/2u *"_ivl_0", 31 0, L_0x75a0e706e210;  1 drivers
v0x59f4f3f4f430_0 .net "alu_op", 3 0, v0x59f4f3f4d300_0;  alias, 1 drivers
v0x59f4f3f4f520_0 .var "carry_flag", 0 0;
v0x59f4f3f4f5f0_0 .var "ext_sum_sub", 32 0;
v0x59f4f3f4f6b0_0 .net "negative_flag", 0 0, L_0x59f4f3f68060;  1 drivers
v0x59f4f3f4f7c0_0 .net "operand1", 31 0, L_0x59f4f3f67c10;  alias, 1 drivers
v0x59f4f3f4f8a0_0 .net "operand2", 31 0, v0x59f4f3f52210_0;  1 drivers
v0x59f4f3f4f980_0 .var "overflow_flag", 0 0;
v0x59f4f3f4fa40_0 .var "result", 31 0;
v0x59f4f3f4fb20_0 .net "zero_flag", 0 0, L_0x59f4f3f67ed0;  alias, 1 drivers
E_0x59f4f3f326c0/0 .event anyedge, v0x59f4f3f4d300_0, v0x59f4f3f4f7c0_0, v0x59f4f3f4f8a0_0, v0x59f4f3f4f5f0_0;
E_0x59f4f3f326c0/1 .event anyedge, v0x59f4f3f4f5f0_0, v0x59f4f3f4f7c0_0, v0x59f4f3f4f8a0_0, v0x59f4f3f4fa40_0;
E_0x59f4f3f326c0/2 .event anyedge, v0x59f4f3f4f8a0_0;
E_0x59f4f3f326c0 .event/or E_0x59f4f3f326c0/0, E_0x59f4f3f326c0/1, E_0x59f4f3f326c0/2;
L_0x59f4f3f67ed0 .cmp/eq 32, v0x59f4f3f4fa40_0, L_0x75a0e706e210;
L_0x59f4f3f68060 .part v0x59f4f3f4fa40_0, 31, 1;
S_0x59f4f3f4f030 .scope begin, "$unm_blk_29" "$unm_blk_29" 11 45, 11 45 0, S_0x59f4f3f4ece0;
 .timescale -9 -12;
v0x59f4f3f4f230_0 .var "shift_temp", 4 0;
S_0x59f4f3f4fce0 .scope module, "reg_file" "register_file" 7 88, 12 19 0, S_0x59f4f3f4cbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_0x75a0e706e018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x59f4f3f502f0_0 .net/2u *"_ivl_0", 4 0, L_0x75a0e706e018;  1 drivers
L_0x75a0e706e0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59f4f3f503f0_0 .net *"_ivl_11", 1 0, L_0x75a0e706e0a8;  1 drivers
L_0x75a0e706e0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x59f4f3f504d0_0 .net/2u *"_ivl_14", 4 0, L_0x75a0e706e0f0;  1 drivers
v0x59f4f3f50590_0 .net *"_ivl_16", 0 0, L_0x59f4f3f67370;  1 drivers
L_0x75a0e706e138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59f4f3f50650_0 .net/2u *"_ivl_18", 31 0, L_0x75a0e706e138;  1 drivers
v0x59f4f3f50780_0 .net *"_ivl_2", 0 0, L_0x59f4f3f56dd0;  1 drivers
v0x59f4f3f50840_0 .net *"_ivl_20", 31 0, L_0x59f4f3f674b0;  1 drivers
v0x59f4f3f50920_0 .net *"_ivl_22", 6 0, L_0x59f4f3f67590;  1 drivers
L_0x75a0e706e180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59f4f3f50a00_0 .net *"_ivl_25", 1 0, L_0x75a0e706e180;  1 drivers
L_0x75a0e706e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59f4f3f50ae0_0 .net/2u *"_ivl_4", 31 0, L_0x75a0e706e060;  1 drivers
v0x59f4f3f50bc0_0 .net *"_ivl_6", 31 0, L_0x59f4f3f66ed0;  1 drivers
v0x59f4f3f50ca0_0 .net *"_ivl_8", 6 0, L_0x59f4f3f66fd0;  1 drivers
v0x59f4f3f50d80_0 .net "clk", 0 0, v0x59f4f3f56590_0;  alias, 1 drivers
v0x59f4f3f50e20_0 .net "read_addr1", 4 0, L_0x59f4f3f67950;  1 drivers
v0x59f4f3f50f00_0 .net "read_addr2", 4 0, L_0x59f4f3f679f0;  1 drivers
v0x59f4f3f50fe0_0 .net "read_data1", 31 0, L_0x59f4f3f67160;  alias, 1 drivers
v0x59f4f3f510c0_0 .net "read_data2", 31 0, L_0x59f4f3f67720;  alias, 1 drivers
v0x59f4f3f511a0 .array "registers", 31 0, 31 0;
v0x59f4f3f51260_0 .net "reset_n", 0 0, v0x59f4f3f56850_0;  alias, 1 drivers
v0x59f4f3f51320_0 .net "write_addr", 4 0, L_0x59f4f3f67b20;  1 drivers
v0x59f4f3f51400_0 .net "write_data", 31 0, L_0x59f4f3f682b0;  alias, 1 drivers
v0x59f4f3f514e0_0 .net "write_enable", 0 0, v0x59f4f3f55170_0;  alias, 1 drivers
L_0x59f4f3f56dd0 .cmp/eq 5, L_0x59f4f3f67950, L_0x75a0e706e018;
L_0x59f4f3f66ed0 .array/port v0x59f4f3f511a0, L_0x59f4f3f66fd0;
L_0x59f4f3f66fd0 .concat [ 5 2 0 0], L_0x59f4f3f67950, L_0x75a0e706e0a8;
L_0x59f4f3f67160 .functor MUXZ 32, L_0x59f4f3f66ed0, L_0x75a0e706e060, L_0x59f4f3f56dd0, C4<>;
L_0x59f4f3f67370 .cmp/eq 5, L_0x59f4f3f679f0, L_0x75a0e706e0f0;
L_0x59f4f3f674b0 .array/port v0x59f4f3f511a0, L_0x59f4f3f67590;
L_0x59f4f3f67590 .concat [ 5 2 0 0], L_0x59f4f3f679f0, L_0x75a0e706e180;
L_0x59f4f3f67720 .functor MUXZ 32, L_0x59f4f3f674b0, L_0x75a0e706e138, L_0x59f4f3f67370, C4<>;
S_0x59f4f3f4fff0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 12 46, 12 46 0, S_0x59f4f3f4fce0;
 .timescale -9 -12;
v0x59f4f3f501f0_0 .var/2s "i", 31 0;
S_0x59f4f3f51710 .scope module, "sign_ext" "sign_extender" 7 107, 13 17 0, S_0x59f4f3f4cbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction_in";
    .port_info 1 /INPUT 3 "imm_type_in";
    .port_info 2 /OUTPUT 32 "imm_extended_out";
L_0x59f4f3f17ca0 .functor BUFZ 32, v0x59f4f3f51ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59f4f3f519e0_0 .net "imm_extended_out", 31 0, L_0x59f4f3f17ca0;  alias, 1 drivers
v0x59f4f3f51ae0_0 .var "imm_temp", 31 0;
v0x59f4f3f51bc0_0 .net "imm_type_in", 2 0, v0x59f4f3f54910_0;  alias, 1 drivers
v0x59f4f3f51c80_0 .net "instruction_in", 31 0, v0x59f4f3f52cf0_0;  1 drivers
E_0x59f4f3f51910/0 .event anyedge, v0x59f4f3f51bc0_0, v0x59f4f3f51c80_0, v0x59f4f3f51c80_0, v0x59f4f3f51c80_0;
E_0x59f4f3f51910/1 .event anyedge, v0x59f4f3f51c80_0, v0x59f4f3f51c80_0, v0x59f4f3f51c80_0, v0x59f4f3f51c80_0;
E_0x59f4f3f51910/2 .event anyedge, v0x59f4f3f51c80_0, v0x59f4f3f51c80_0, v0x59f4f3f51c80_0, v0x59f4f3f51c80_0;
E_0x59f4f3f51910 .event/or E_0x59f4f3f51910/0, E_0x59f4f3f51910/1, E_0x59f4f3f51910/2;
S_0x59f4f3f54050 .scope module, "fsm_ctrl" "control_unit_fsm" 6 39, 14 13 0, S_0x59f4f3f4c9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 1 "pc_write";
    .port_info 4 /OUTPUT 1 "ir_write";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "mem_read";
    .port_info 8 /OUTPUT 2 "pc_source";
    .port_info 9 /OUTPUT 1 "mem_to_reg";
    .port_info 10 /OUTPUT 1 "alu_src_a";
    .port_info 11 /OUTPUT 2 "alu_src_b";
    .port_info 12 /OUTPUT 3 "imm_src";
    .port_info 13 /OUTPUT 2 "alu_op_type";
    .port_info 14 /OUTPUT 1 "reg_a_write";
    .port_info 15 /OUTPUT 1 "reg_b_write";
    .port_info 16 /OUTPUT 1 "alu_out_write";
v0x59f4f3f4cdd0_0 .var "alu_op_type", 1 0;
v0x59f4f3f544f0_0 .var "alu_out_write", 0 0;
v0x59f4f3f545b0_0 .var "alu_src_a", 0 0;
v0x59f4f3f546b0_0 .var "alu_src_b", 1 0;
v0x59f4f3f54780_0 .net "clk", 0 0, v0x59f4f3f56590_0;  alias, 1 drivers
v0x59f4f3f54870_0 .var "current_state", 3 0;
v0x59f4f3f54910_0 .var "imm_src", 2 0;
v0x59f4f3f549b0_0 .var "ir_write", 0 0;
v0x59f4f3f54a50_0 .var "mem_read", 0 0;
v0x59f4f3f54b80_0 .var "mem_to_reg", 0 0;
v0x59f4f3f54c20_0 .var "mem_write", 0 0;
v0x59f4f3f54cc0_0 .var "next_state", 3 0;
v0x59f4f3f54d60_0 .net "opcode", 6 0, L_0x59f4f3f68500;  alias, 1 drivers
v0x59f4f3f54e40_0 .var "pc_source", 1 0;
v0x59f4f3f54f00_0 .var "pc_write", 0 0;
v0x59f4f3f54fd0_0 .var "reg_a_write", 0 0;
v0x59f4f3f550a0_0 .var "reg_b_write", 0 0;
v0x59f4f3f55170_0 .var "reg_write", 0 0;
v0x59f4f3f55260_0 .net "reset_n", 0 0, v0x59f4f3f56850_0;  alias, 1 drivers
E_0x59f4f3f543a0 .event anyedge, v0x59f4f3f54870_0;
E_0x59f4f3f54400 .event anyedge, v0x59f4f3f54870_0, v0x59f4f3f54d60_0;
    .scope S_0x59f4f3f54050;
T_0 ;
    %wait E_0x59f4f3e9b7e0;
    %load/vec4 v0x59f4f3f55260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59f4f3f54870_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x59f4f3f54cc0_0;
    %assign/vec4 v0x59f4f3f54870_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x59f4f3f54050;
T_1 ;
Ewait_0 .event/or E_0x59f4f3f54400, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %load/vec4 v0x59f4f3f54870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v0x59f4f3f54d60_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f4f3f54cc0_0, 0, 4;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x59f4f3f54050;
T_2 ;
Ewait_1 .event/or E_0x59f4f3f543a0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f54f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f549b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f55170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f54c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f54a50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f4f3f54e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f54b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f545b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f4f3f546b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59f4f3f54910_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f4f3f4cdd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f54fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f550a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f544f0_0, 0, 1;
    %load/vec4 v0x59f4f3f54870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f54a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f549b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f54f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f545b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59f4f3f546b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59f4f3f4cdd0_0, 0, 2;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f54fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f550a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f544f0_0, 0, 1;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f545b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59f4f3f546b0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59f4f3f54910_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59f4f3f4cdd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f544f0_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f54c20_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f545b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f4f3f546b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f4f3f4cdd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f544f0_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f55170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f54b80_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f545b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59f4f3f546b0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59f4f3f54910_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f4f3f4cdd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f544f0_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f55170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f54b80_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x59f4f3f54050;
T_3 ;
    %wait E_0x59f4f3e9b7e0;
    %load/vec4 v0x59f4f3f55260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59f4f3f54870_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x59f4f3f54cc0_0;
    %assign/vec4 v0x59f4f3f54870_0, 0;
T_3.1 ;
    %vpi_call/w 14 210 "$display", "State: %d, Opcode: %h", v0x59f4f3f54870_0, v0x59f4f3f54d60_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x59f4f3f4e2d0;
T_4 ;
    %vpi_call/w 10 32 "$display", "IMEM: Initializing instruction memory from program.hex..." {0 0 0};
    %vpi_call/w 10 34 "$readmemh", "program.hex", v0x59f4f3f4eab0 {0 0 0};
    %fork t_1, S_0x59f4f3f4e600;
    %jmp t_0;
    .scope S_0x59f4f3f4e600;
t_1 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x59f4f3f4e800_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x59f4f3f4e800_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x59f4f3f4e800_0;
    %store/vec4a v0x59f4f3f4eab0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59f4f3f4e800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59f4f3f4e800_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x59f4f3f4e2d0;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_0x59f4f3f4e2d0;
T_5 ;
    %wait E_0x59f4f3f4da70;
    %load/vec4 v0x59f4f3f4eb80_0;
    %parti/s 2, 2, 3;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x59f4f3f4eab0, 4;
    %assign/vec4 v0x59f4f3f4e9f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59f4f3f4fce0;
T_6 ;
    %wait E_0x59f4f3f4da70;
    %load/vec4 v0x59f4f3f51260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x59f4f3f4fff0;
    %jmp t_2;
    .scope S_0x59f4f3f4fff0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f4f3f501f0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x59f4f3f501f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x59f4f3f501f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59f4f3f511a0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59f4f3f501f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59f4f3f501f0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x59f4f3f4fce0;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x59f4f3f514e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x59f4f3f51320_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x59f4f3f51400_0;
    %load/vec4 v0x59f4f3f51320_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59f4f3f511a0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x59f4f3f51710;
T_7 ;
Ewait_2 .event/or E_0x59f4f3f51910, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f4f3f51ae0_0, 0, 32;
    %load/vec4 v0x59f4f3f51bc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f4f3f51ae0_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59f4f3f51ae0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59f4f3f51ae0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f51ae0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x59f4f3f51ae0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f4f3f51c80_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f51ae0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f4f3f51ae0_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x59f4f3f4d0c0;
T_8 ;
Ewait_3 .event/or E_0x59f4f3f320b0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f4f3f4d300_0, 0, 4;
    %load/vec4 v0x59f4f3f4d400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f4f3f4d300_0, 0, 4;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x59f4f3f4d4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f4f3f4d300_0, 0, 4;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x59f4f3f4d5a0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f4f3f4d300_0, 0, 4;
T_8.8 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f4f3f4d300_0, 0, 4;
    %jmp T_8.4;
T_8.2 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x59f4f3f4d300_0, 0, 4;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x59f4f3f4ece0;
T_9 ;
Ewait_4 .event/or E_0x59f4f3f326c0, E_0x0;
    %wait Ewait_4;
    %fork t_5, S_0x59f4f3f4f030;
    %jmp t_4;
    .scope S_0x59f4f3f4f030;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f4f3f4fa40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f4f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f4f980_0, 0, 1;
    %load/vec4 v0x59f4f3f4f430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f4f3f4fa40_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59f4f3f4f8a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x59f4f3f4f5f0_0, 0, 33;
    %load/vec4 v0x59f4f3f4f5f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x59f4f3f4fa40_0, 0, 32;
    %load/vec4 v0x59f4f3f4f5f0_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x59f4f3f4f520_0, 0, 1;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x59f4f3f4f8a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_9.12, 4;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x59f4f3f4fa40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f4f980_0, 0, 1;
T_9.10 ;
    %jmp T_9.9;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59f4f3f4f8a0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 33;
    %store/vec4 v0x59f4f3f4f5f0_0, 0, 33;
    %load/vec4 v0x59f4f3f4f5f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x59f4f3f4fa40_0, 0, 32;
    %load/vec4 v0x59f4f3f4f5f0_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x59f4f3f4f520_0, 0, 1;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x59f4f3f4f8a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_9.15, 4;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x59f4f3f4fa40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f4f980_0, 0, 1;
T_9.13 ;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %load/vec4 v0x59f4f3f4f8a0_0;
    %and;
    %store/vec4 v0x59f4f3f4fa40_0, 0, 32;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %load/vec4 v0x59f4f3f4f8a0_0;
    %or;
    %store/vec4 v0x59f4f3f4fa40_0, 0, 32;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %load/vec4 v0x59f4f3f4f8a0_0;
    %xor;
    %store/vec4 v0x59f4f3f4fa40_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x59f4f3f4f8a0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x59f4f3f4f230_0, 0, 5;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %ix/getv 4, v0x59f4f3f4f230_0;
    %shiftl 4;
    %store/vec4 v0x59f4f3f4fa40_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x59f4f3f4f8a0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x59f4f3f4f230_0, 0, 5;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %ix/getv 4, v0x59f4f3f4f230_0;
    %shiftr 4;
    %store/vec4 v0x59f4f3f4fa40_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x59f4f3f4f8a0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x59f4f3f4f230_0, 0, 5;
    %load/vec4 v0x59f4f3f4f7c0_0;
    %ix/getv 4, v0x59f4f3f4f230_0;
    %shiftr/s 4;
    %store/vec4 v0x59f4f3f4fa40_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x59f4f3f4ece0;
t_4 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x59f4f3f4d700;
T_10 ;
    %wait E_0x59f4f3f4da70;
    %load/vec4 v0x59f4f3f4e110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x59f4f3f4e030_0;
    %load/vec4 v0x59f4f3f4df50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59f4f3f4dc90, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x59f4f3f4d700;
T_11 ;
    %wait E_0x59f4f3f4da70;
    %load/vec4 v0x59f4f3f4de40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x59f4f3f4df50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x59f4f3f4dc90, 4;
    %assign/vec4 v0x59f4f3f4dd60_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x59f4f3f4cbd0;
T_12 ;
    %wait E_0x59f4f3e9b7e0;
    %load/vec4 v0x59f4f3f53c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f4f3f53270_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x59f4f3f534e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x59f4f3f53340_0;
    %assign/vec4 v0x59f4f3f53270_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x59f4f3f4cbd0;
T_13 ;
    %wait E_0x59f4f3f4da70;
    %load/vec4 v0x59f4f3f52de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x59f4f3f52b60_0;
    %assign/vec4 v0x59f4f3f52cf0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x59f4f3f4cbd0;
T_14 ;
    %wait E_0x59f4f3f4da70;
    %load/vec4 v0x59f4f3f53680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x59f4f3f538d0_0;
    %assign/vec4 v0x59f4f3f535a0_0, 0;
T_14.0 ;
    %load/vec4 v0x59f4f3f53830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x59f4f3f539c0_0;
    %assign/vec4 v0x59f4f3f53740_0, 0;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x59f4f3f4cbd0;
T_15 ;
Ewait_5 .event/or E_0x59f4f3eda260, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x59f4f3f52760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x59f4f3f52210_0, 0, 32;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x59f4f3f53740_0;
    %store/vec4 v0x59f4f3f52210_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x59f4f3f53d00_0;
    %store/vec4 v0x59f4f3f52210_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x59f4f3f52210_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x59f4f3f4cbd0;
T_16 ;
    %wait E_0x59f4f3f4da70;
    %load/vec4 v0x59f4f3f52500_0;
    %assign/vec4 v0x59f4f3f525f0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x59f4f3f4cbd0;
T_17 ;
    %wait E_0x59f4f3f4da70;
    %load/vec4 v0x59f4f3f52f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x59f4f3f53030_0;
    %assign/vec4 v0x59f4f3f52e80_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x59f4f3f4cbd0;
T_18 ;
Ewait_6 .event/or E_0x59f4f3eda7b0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x59f4f3f53400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %load/vec4 v0x59f4f3f53270_0;
    %store/vec4 v0x59f4f3f53340_0, 0, 32;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x59f4f3f52500_0;
    %store/vec4 v0x59f4f3f53340_0, 0, 32;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x59f4f3f525f0_0;
    %store/vec4 v0x59f4f3f53340_0, 0, 32;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x59f4f3f525f0_0;
    %store/vec4 v0x59f4f3f53340_0, 0, 32;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x59f4f3f4cbd0;
T_19 ;
    %wait E_0x59f4f3f4da70;
    %load/vec4 v0x59f4f3f53a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call/w 7 201 "$display", "Write to x%d: %h, mem_to_reg: %b", &PV<v0x59f4f3f52cf0_0, 7, 5>, v0x59f4f3f53b60_0, v0x59f4f3f53100_0 {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x59f4f3ee2640;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f56590_0, 0, 1;
T_20.0 ;
    %delay 5000, 0;
    %load/vec4 v0x59f4f3f56590_0;
    %inv;
    %store/vec4 v0x59f4f3f56590_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0x59f4f3ee2640;
T_21 ;
    %vpi_call/w 5 30 "$dumpfile", "cpu_waveforms.vcd" {0 0 0};
    %vpi_call/w 5 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59f4f3ee2640 {0 0 0};
    %vpi_call/w 5 33 "$display", "Starting Top-Level CPU Testbench..." {0 0 0};
    %vpi_call/w 5 34 "$display", "===================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f4f3f56850_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59f4f3f4da70;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f4f3f56850_0, 0, 1;
    %vpi_call/w 5 40 "$display", "[%0t ns] Reset released. Running CPU program...", $time {0 0 0};
    %pushi/vec4 80, 0, 32;
T_21.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.3, 5;
    %jmp/1 T_21.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59f4f3f4da70;
    %jmp T_21.2;
T_21.3 ;
    %pop/vec4 1;
    %vpi_call/w 5 46 "$display", "[%0t ns] Simulation finished.", $time {0 0 0};
    %vpi_call/w 5 47 "$display", "===================================" {0 0 0};
    %vpi_call/w 5 48 "$display", "Note: Verify register and memory values using cpu_waveforms.vcd (e.g., x5, x6, x7, memory at 0xCAFEF00C)." {0 0 0};
    %vpi_call/w 5 49 "$display", "Expected: x5=0xCAFEF000, x6=0xCAFEF100, x7=0x95FDE100, memory[0xCAFEF00C]=0x95FDE100." {0 0 0};
    %vpi_call/w 5 50 "$display", "===================================" {0 0 0};
    %vpi_call/w 5 51 "$display", "Top-Level CPU Testbench Finished." {0 0 0};
    %vpi_call/w 5 52 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x59f4f3ee2640;
T_22 ;
    %wait E_0x59f4f3f4da70;
    %load/vec4 v0x59f4f3f56850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 5 58 "$display", "TRACE | PC: %h | Instruction: %h", v0x59f4f3f56760_0, v0x59f4f3f56650_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/packages/sigma_pkg.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/instruction_decoder.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/test/tb_sigmacore_top.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/sigmacore_top.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/multicycle_cpu.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/alu_control.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/data_memory.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/instruction_memory.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/alu.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/register_file.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/sign_extender.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/control_unit_fsm.sv";
