
sterownik_plyta_glowna.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077d8  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  0800799c  0800799c  0000899c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bbc  08007bbc  00009490  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007bbc  08007bbc  00008bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bc4  08007bc4  00009490  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bc4  08007bc4  00008bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007bc8  08007bc8  00008bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000490  20000000  08007bcc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b48  20000490  0800805c  00009490  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fd8  0800805c  00009fd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009490  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016b8d  00000000  00000000  000094c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003eff  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e0  00000000  00000000  00023f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f33  00000000  00000000  00025330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023ef8  00000000  00000000  00026263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cc05  00000000  00000000  0004a15b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0e2e  00000000  00000000  00066d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137b8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005104  00000000  00000000  00137bd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0013ccd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000490 	.word	0x20000490
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08007984 	.word	0x08007984

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000494 	.word	0x20000494
 8000200:	08007984 	.word	0x08007984

08000204 <strcmp>:
 8000204:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
 800020c:	2a01      	cmp	r2, #1
 800020e:	bf28      	it	cs
 8000210:	429a      	cmpcs	r2, r3
 8000212:	d0f7      	beq.n	8000204 <strcmp>
 8000214:	1ad0      	subs	r0, r2, r3
 8000216:	4770      	bx	lr

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b08a      	sub	sp, #40	@ 0x28
 8000548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800054a:	f107 0310 	add.w	r3, r7, #16
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
 8000558:	611a      	str	r2, [r3, #16]
 800055a:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 800055c:	463b      	mov	r3, r7
 800055e:	2200      	movs	r2, #0
 8000560:	601a      	str	r2, [r3, #0]
 8000562:	605a      	str	r2, [r3, #4]
 8000564:	609a      	str	r2, [r3, #8]
 8000566:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000568:	4b5e      	ldr	r3, [pc, #376]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800056a:	4a5f      	ldr	r2, [pc, #380]	@ (80006e8 <MX_ADC1_Init+0x1a4>)
 800056c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800056e:	4b5d      	ldr	r3, [pc, #372]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000570:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000574:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000576:	4b5b      	ldr	r3, [pc, #364]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000578:	2200      	movs	r2, #0
 800057a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800057c:	4b59      	ldr	r3, [pc, #356]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800057e:	2201      	movs	r2, #1
 8000580:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000582:	4b58      	ldr	r3, [pc, #352]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000584:	2201      	movs	r2, #1
 8000586:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000588:	4b56      	ldr	r3, [pc, #344]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800058a:	2200      	movs	r2, #0
 800058c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000590:	4b54      	ldr	r3, [pc, #336]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000592:	2200      	movs	r2, #0
 8000594:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000596:	4b53      	ldr	r3, [pc, #332]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000598:	4a54      	ldr	r2, [pc, #336]	@ (80006ec <MX_ADC1_Init+0x1a8>)
 800059a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800059c:	4b51      	ldr	r3, [pc, #324]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800059e:	2200      	movs	r2, #0
 80005a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 80005a2:	4b50      	ldr	r3, [pc, #320]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005a4:	2208      	movs	r2, #8
 80005a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005a8:	4b4e      	ldr	r3, [pc, #312]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005b0:	4b4c      	ldr	r3, [pc, #304]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005b6:	484b      	ldr	r0, [pc, #300]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005b8:	f002 fb74 	bl	8002ca4 <HAL_ADC_Init>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 80005c2:	f001 f919 	bl	80017f8 <Error_Handler>
  }

  /** Configure the analog watchdog
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80005c6:	4b4a      	ldr	r3, [pc, #296]	@ (80006f0 <MX_ADC1_Init+0x1ac>)
 80005c8:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 0;
 80005ca:	2300      	movs	r3, #0
 80005cc:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.LowThreshold = 0;
 80005ce:	2300      	movs	r3, #0
 80005d0:	61bb      	str	r3, [r7, #24]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 80005d2:	2300      	movs	r3, #0
 80005d4:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.ITMode = DISABLE;
 80005d6:	2300      	movs	r3, #0
 80005d8:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80005dc:	f107 0310 	add.w	r3, r7, #16
 80005e0:	4619      	mov	r1, r3
 80005e2:	4840      	ldr	r0, [pc, #256]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005e4:	f002 ffa4 	bl	8003530 <HAL_ADC_AnalogWDGConfig>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80005ee:	f001 f903 	bl	80017f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f6:	2301      	movs	r3, #1
 80005f8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80005fa:	2302      	movs	r3, #2
 80005fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fe:	463b      	mov	r3, r7
 8000600:	4619      	mov	r1, r3
 8000602:	4838      	ldr	r0, [pc, #224]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000604:	f002 fe72 	bl	80032ec <HAL_ADC_ConfigChannel>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 800060e:	f001 f8f3 	bl	80017f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000612:	2302      	movs	r3, #2
 8000614:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000616:	2302      	movs	r3, #2
 8000618:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800061a:	463b      	mov	r3, r7
 800061c:	4619      	mov	r1, r3
 800061e:	4831      	ldr	r0, [pc, #196]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000620:	f002 fe64 	bl	80032ec <HAL_ADC_ConfigChannel>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 800062a:	f001 f8e5 	bl	80017f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800062e:	2301      	movs	r3, #1
 8000630:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000632:	2303      	movs	r3, #3
 8000634:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000636:	2304      	movs	r3, #4
 8000638:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800063a:	463b      	mov	r3, r7
 800063c:	4619      	mov	r1, r3
 800063e:	4829      	ldr	r0, [pc, #164]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000640:	f002 fe54 	bl	80032ec <HAL_ADC_ConfigChannel>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 800064a:	f001 f8d5 	bl	80017f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800064e:	2303      	movs	r3, #3
 8000650:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000652:	2304      	movs	r3, #4
 8000654:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000656:	463b      	mov	r3, r7
 8000658:	4619      	mov	r1, r3
 800065a:	4822      	ldr	r0, [pc, #136]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800065c:	f002 fe46 	bl	80032ec <HAL_ADC_ConfigChannel>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8000666:	f001 f8c7 	bl	80017f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800066a:	2304      	movs	r3, #4
 800066c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800066e:	2305      	movs	r3, #5
 8000670:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000672:	463b      	mov	r3, r7
 8000674:	4619      	mov	r1, r3
 8000676:	481b      	ldr	r0, [pc, #108]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000678:	f002 fe38 	bl	80032ec <HAL_ADC_ConfigChannel>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8000682:	f001 f8b9 	bl	80017f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000686:	2305      	movs	r3, #5
 8000688:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800068a:	2306      	movs	r3, #6
 800068c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800068e:	463b      	mov	r3, r7
 8000690:	4619      	mov	r1, r3
 8000692:	4814      	ldr	r0, [pc, #80]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000694:	f002 fe2a 	bl	80032ec <HAL_ADC_ConfigChannel>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_ADC1_Init+0x15e>
  {
    Error_Handler();
 800069e:	f001 f8ab 	bl	80017f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80006a2:	2306      	movs	r3, #6
 80006a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80006a6:	2307      	movs	r3, #7
 80006a8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006aa:	463b      	mov	r3, r7
 80006ac:	4619      	mov	r1, r3
 80006ae:	480d      	ldr	r0, [pc, #52]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80006b0:	f002 fe1c 	bl	80032ec <HAL_ADC_ConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 80006ba:	f001 f89d 	bl	80017f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80006be:	2307      	movs	r3, #7
 80006c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80006c2:	2308      	movs	r3, #8
 80006c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006c6:	463b      	mov	r3, r7
 80006c8:	4619      	mov	r1, r3
 80006ca:	4806      	ldr	r0, [pc, #24]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80006cc:	f002 fe0e 	bl	80032ec <HAL_ADC_ConfigChannel>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_ADC1_Init+0x196>
  {
    Error_Handler();
 80006d6:	f001 f88f 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006da:	bf00      	nop
 80006dc:	3728      	adds	r7, #40	@ 0x28
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	200004ac 	.word	0x200004ac
 80006e8:	40012000 	.word	0x40012000
 80006ec:	0f000001 	.word	0x0f000001
 80006f0:	00800200 	.word	0x00800200

080006f4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08a      	sub	sp, #40	@ 0x28
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fc:	f107 0314 	add.w	r3, r7, #20
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]
 800070a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a33      	ldr	r2, [pc, #204]	@ (80007e0 <HAL_ADC_MspInit+0xec>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d160      	bne.n	80007d8 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	613b      	str	r3, [r7, #16]
 800071a:	4b32      	ldr	r3, [pc, #200]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 800071c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800071e:	4a31      	ldr	r2, [pc, #196]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000720:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000724:	6453      	str	r3, [r2, #68]	@ 0x44
 8000726:	4b2f      	ldr	r3, [pc, #188]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800072a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800072e:	613b      	str	r3, [r7, #16]
 8000730:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	60fb      	str	r3, [r7, #12]
 8000736:	4b2b      	ldr	r3, [pc, #172]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	4a2a      	ldr	r2, [pc, #168]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6313      	str	r3, [r2, #48]	@ 0x30
 8000742:	4b28      	ldr	r3, [pc, #160]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800074e:	23ff      	movs	r3, #255	@ 0xff
 8000750:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000752:	2303      	movs	r3, #3
 8000754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075a:	f107 0314 	add.w	r3, r7, #20
 800075e:	4619      	mov	r1, r3
 8000760:	4821      	ldr	r0, [pc, #132]	@ (80007e8 <HAL_ADC_MspInit+0xf4>)
 8000762:	f003 fde1 	bl	8004328 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000766:	4b21      	ldr	r3, [pc, #132]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000768:	4a21      	ldr	r2, [pc, #132]	@ (80007f0 <HAL_ADC_MspInit+0xfc>)
 800076a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800076c:	4b1f      	ldr	r3, [pc, #124]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 800076e:	2200      	movs	r2, #0
 8000770:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000772:	4b1e      	ldr	r3, [pc, #120]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000778:	4b1c      	ldr	r3, [pc, #112]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 800077a:	2200      	movs	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800077e:	4b1b      	ldr	r3, [pc, #108]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000780:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000784:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000786:	4b19      	ldr	r3, [pc, #100]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000788:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800078c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800078e:	4b17      	ldr	r3, [pc, #92]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000790:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000794:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000796:	4b15      	ldr	r3, [pc, #84]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000798:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800079c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800079e:	4b13      	ldr	r3, [pc, #76]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007a0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007a4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80007a6:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007ac:	480f      	ldr	r0, [pc, #60]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007ae:	f003 f9b9 	bl	8003b24 <HAL_DMA_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80007b8:	f001 f81e 	bl	80017f8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	4a0b      	ldr	r2, [pc, #44]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80007c2:	4a0a      	ldr	r2, [pc, #40]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2100      	movs	r1, #0
 80007cc:	2012      	movs	r0, #18
 80007ce:	f003 f972 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80007d2:	2012      	movs	r0, #18
 80007d4:	f003 f98b 	bl	8003aee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007d8:	bf00      	nop
 80007da:	3728      	adds	r7, #40	@ 0x28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40012000 	.word	0x40012000
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40020000 	.word	0x40020000
 80007ec:	200004f4 	.word	0x200004f4
 80007f0:	40026410 	.word	0x40026410

080007f4 <adc_filter>:
static uint32_t adc_sum[4];
static uint8_t  adc_idx[4];
static uint8_t  adc_fill[4];

static uint16_t adc_filter(uint8_t ch, uint16_t v)
{
 80007f4:	b490      	push	{r4, r7}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	460a      	mov	r2, r1
 80007fe:	71fb      	strb	r3, [r7, #7]
 8000800:	4613      	mov	r3, r2
 8000802:	80bb      	strh	r3, [r7, #4]
    adc_sum[ch] -= adc_buf[ch][adc_idx[ch]];
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	4a2b      	ldr	r2, [pc, #172]	@ (80008b4 <adc_filter+0xc0>)
 8000808:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	79f9      	ldrb	r1, [r7, #7]
 8000810:	4829      	ldr	r0, [pc, #164]	@ (80008b8 <adc_filter+0xc4>)
 8000812:	5c41      	ldrb	r1, [r0, r1]
 8000814:	460c      	mov	r4, r1
 8000816:	4929      	ldr	r1, [pc, #164]	@ (80008bc <adc_filter+0xc8>)
 8000818:	2032      	movs	r0, #50	@ 0x32
 800081a:	fb00 f303 	mul.w	r3, r0, r3
 800081e:	4423      	add	r3, r4
 8000820:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000824:	4619      	mov	r1, r3
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	1a52      	subs	r2, r2, r1
 800082a:	4922      	ldr	r1, [pc, #136]	@ (80008b4 <adc_filter+0xc0>)
 800082c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    adc_buf[ch][adc_idx[ch]] = v;
 8000830:	79fb      	ldrb	r3, [r7, #7]
 8000832:	79fa      	ldrb	r2, [r7, #7]
 8000834:	4920      	ldr	r1, [pc, #128]	@ (80008b8 <adc_filter+0xc4>)
 8000836:	5c8a      	ldrb	r2, [r1, r2]
 8000838:	4610      	mov	r0, r2
 800083a:	4920      	ldr	r1, [pc, #128]	@ (80008bc <adc_filter+0xc8>)
 800083c:	2232      	movs	r2, #50	@ 0x32
 800083e:	fb02 f303 	mul.w	r3, r2, r3
 8000842:	4403      	add	r3, r0
 8000844:	88ba      	ldrh	r2, [r7, #4]
 8000846:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    adc_sum[ch] += v;
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	4a19      	ldr	r2, [pc, #100]	@ (80008b4 <adc_filter+0xc0>)
 800084e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000852:	88ba      	ldrh	r2, [r7, #4]
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	440a      	add	r2, r1
 8000858:	4916      	ldr	r1, [pc, #88]	@ (80008b4 <adc_filter+0xc0>)
 800085a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    if (++adc_idx[ch] >= FILTER_SIZE) adc_idx[ch] = 0;
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	4a15      	ldr	r2, [pc, #84]	@ (80008b8 <adc_filter+0xc4>)
 8000862:	5cd2      	ldrb	r2, [r2, r3]
 8000864:	3201      	adds	r2, #1
 8000866:	b2d1      	uxtb	r1, r2
 8000868:	4a13      	ldr	r2, [pc, #76]	@ (80008b8 <adc_filter+0xc4>)
 800086a:	54d1      	strb	r1, [r2, r3]
 800086c:	4a12      	ldr	r2, [pc, #72]	@ (80008b8 <adc_filter+0xc4>)
 800086e:	5cd3      	ldrb	r3, [r2, r3]
 8000870:	2b31      	cmp	r3, #49	@ 0x31
 8000872:	d903      	bls.n	800087c <adc_filter+0x88>
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	4a10      	ldr	r2, [pc, #64]	@ (80008b8 <adc_filter+0xc4>)
 8000878:	2100      	movs	r1, #0
 800087a:	54d1      	strb	r1, [r2, r3]
    if (adc_fill[ch] < FILTER_SIZE) adc_fill[ch]++;
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	4a10      	ldr	r2, [pc, #64]	@ (80008c0 <adc_filter+0xcc>)
 8000880:	5cd3      	ldrb	r3, [r2, r3]
 8000882:	2b31      	cmp	r3, #49	@ 0x31
 8000884:	d806      	bhi.n	8000894 <adc_filter+0xa0>
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	4a0d      	ldr	r2, [pc, #52]	@ (80008c0 <adc_filter+0xcc>)
 800088a:	5cd2      	ldrb	r2, [r2, r3]
 800088c:	3201      	adds	r2, #1
 800088e:	b2d1      	uxtb	r1, r2
 8000890:	4a0b      	ldr	r2, [pc, #44]	@ (80008c0 <adc_filter+0xcc>)
 8000892:	54d1      	strb	r1, [r2, r3]

    return adc_sum[ch] / adc_fill[ch];
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	4a07      	ldr	r2, [pc, #28]	@ (80008b4 <adc_filter+0xc0>)
 8000898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800089c:	79fa      	ldrb	r2, [r7, #7]
 800089e:	4908      	ldr	r1, [pc, #32]	@ (80008c0 <adc_filter+0xcc>)
 80008a0:	5c8a      	ldrb	r2, [r1, r2]
 80008a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80008a6:	b29b      	uxth	r3, r3
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bc90      	pop	{r4, r7}
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	20000718 	.word	0x20000718
 80008b8:	20000728 	.word	0x20000728
 80008bc:	20000588 	.word	0x20000588
 80008c0:	2000072c 	.word	0x2000072c

080008c4 <process_adc>:

static void process_adc(void)
{
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 4; i++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	71fb      	strb	r3, [r7, #7]
 80008ce:	e015      	b.n	80008fc <process_adc+0x38>
        temperature[i] = NTC_ADC2Temperature(adc_filter(i, adc[i]));
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	4a0e      	ldr	r2, [pc, #56]	@ (800090c <process_adc+0x48>)
 80008d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008d8:	b29a      	uxth	r2, r3
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	4611      	mov	r1, r2
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff ff88 	bl	80007f4 <adc_filter>
 80008e4:	4603      	mov	r3, r0
 80008e6:	79fc      	ldrb	r4, [r7, #7]
 80008e8:	4618      	mov	r0, r3
 80008ea:	f001 fd11 	bl	8002310 <NTC_ADC2Temperature>
 80008ee:	4603      	mov	r3, r0
 80008f0:	4a07      	ldr	r2, [pc, #28]	@ (8000910 <process_adc+0x4c>)
 80008f2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    for (uint8_t i = 0; i < 4; i++)
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	3301      	adds	r3, #1
 80008fa:	71fb      	strb	r3, [r7, #7]
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	2b03      	cmp	r3, #3
 8000900:	d9e6      	bls.n	80008d0 <process_adc+0xc>
}
 8000902:	bf00      	nop
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	bd90      	pop	{r4, r7, pc}
 800090c:	20000778 	.word	0x20000778
 8000910:	20000560 	.word	0x20000560

08000914 <process_uart>:

/* =========================================================
 *                UART – NEXTION
 * ========================================================= */
static void process_uart(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b086      	sub	sp, #24
 8000918:	af00      	add	r7, sp, #0
    static uint8_t cmd[32];
    uint8_t len = uart_cmd_pop(cmd, sizeof(cmd) - 1);
 800091a:	211f      	movs	r1, #31
 800091c:	48a1      	ldr	r0, [pc, #644]	@ (8000ba4 <process_uart+0x290>)
 800091e:	f001 fed1 	bl	80026c4 <uart_cmd_pop>
 8000922:	4603      	mov	r3, r0
 8000924:	75fb      	strb	r3, [r7, #23]
    if (!len) return;
 8000926:	7dfb      	ldrb	r3, [r7, #23]
 8000928:	2b00      	cmp	r3, #0
 800092a:	f000 81b0 	beq.w	8000c8e <process_uart+0x37a>

    cmd[len] = 0;
 800092e:	7dfb      	ldrb	r3, [r7, #23]
 8000930:	4a9c      	ldr	r2, [pc, #624]	@ (8000ba4 <process_uart+0x290>)
 8000932:	2100      	movs	r1, #0
 8000934:	54d1      	strb	r1, [r2, r3]
     *  - wyłącza wszystkie strefy
     *  - wyłącza CWU
     *  - wyłącza cyrkulację
     *  - uruchamia cooldown kotła
     * ===================================================== */
    if (!strcmp((char*)cmd, "alloffCWP"))
 8000936:	499c      	ldr	r1, [pc, #624]	@ (8000ba8 <process_uart+0x294>)
 8000938:	489a      	ldr	r0, [pc, #616]	@ (8000ba4 <process_uart+0x290>)
 800093a:	f7ff fc63 	bl	8000204 <strcmp>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d115      	bne.n	8000970 <process_uart+0x5c>
    {
        enable_zone1 = 0;
 8000944:	4b99      	ldr	r3, [pc, #612]	@ (8000bac <process_uart+0x298>)
 8000946:	2200      	movs	r2, #0
 8000948:	701a      	strb	r2, [r3, #0]
        enable_zone2 = 0;
 800094a:	4b99      	ldr	r3, [pc, #612]	@ (8000bb0 <process_uart+0x29c>)
 800094c:	2200      	movs	r2, #0
 800094e:	701a      	strb	r2, [r3, #0]
        enable_zone3 = 0;
 8000950:	4b98      	ldr	r3, [pc, #608]	@ (8000bb4 <process_uart+0x2a0>)
 8000952:	2200      	movs	r2, #0
 8000954:	701a      	strb	r2, [r3, #0]
        enable_cwu   = 0;
 8000956:	4b98      	ldr	r3, [pc, #608]	@ (8000bb8 <process_uart+0x2a4>)
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
        enable_circulation = 0;
 800095c:	4b97      	ldr	r3, [pc, #604]	@ (8000bbc <process_uart+0x2a8>)
 800095e:	2200      	movs	r2, #0
 8000960:	701a      	strb	r2, [r3, #0]

        boiler_cooldown_active = 1;
 8000962:	4b97      	ldr	r3, [pc, #604]	@ (8000bc0 <process_uart+0x2ac>)
 8000964:	2201      	movs	r2, #1
 8000966:	701a      	strb	r2, [r3, #0]
        boiler_cooldown_timer  = 0;
 8000968:	4b96      	ldr	r3, [pc, #600]	@ (8000bc4 <process_uart+0x2b0>)
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
        return;
 800096e:	e197      	b.n	8000ca0 <process_uart+0x38c>
    /* =====================================================
     * KOMENDY CWU
     * ===================================================== */

    /* KOMENDA: cwuonCWP → włączenie CWU */
    if (!strcmp((char*)cmd, "cwuonCWP"))
 8000970:	4995      	ldr	r1, [pc, #596]	@ (8000bc8 <process_uart+0x2b4>)
 8000972:	488c      	ldr	r0, [pc, #560]	@ (8000ba4 <process_uart+0x290>)
 8000974:	f7ff fc46 	bl	8000204 <strcmp>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d103      	bne.n	8000986 <process_uart+0x72>
    {
        enable_cwu = 1;
 800097e:	4b8e      	ldr	r3, [pc, #568]	@ (8000bb8 <process_uart+0x2a4>)
 8000980:	2201      	movs	r2, #1
 8000982:	701a      	strb	r2, [r3, #0]
        return;
 8000984:	e18c      	b.n	8000ca0 <process_uart+0x38c>
    }

    /* KOMENDA: cwuoffCWP → wyłączenie CWU */
    if (!strcmp((char*)cmd, "cwuoffCWP"))
 8000986:	4991      	ldr	r1, [pc, #580]	@ (8000bcc <process_uart+0x2b8>)
 8000988:	4886      	ldr	r0, [pc, #536]	@ (8000ba4 <process_uart+0x290>)
 800098a:	f7ff fc3b 	bl	8000204 <strcmp>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d11b      	bne.n	80009cc <process_uart+0xb8>
    {
        enable_cwu = 0;
 8000994:	4b88      	ldr	r3, [pc, #544]	@ (8000bb8 <process_uart+0x2a4>)
 8000996:	2200      	movs	r2, #0
 8000998:	701a      	strb	r2, [r3, #0]

        if((enable_zone1 == 1) || (enable_zone2 == 1) || (enable_zone3 == 1))
 800099a:	4b84      	ldr	r3, [pc, #528]	@ (8000bac <process_uart+0x298>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	f000 8176 	beq.w	8000c92 <process_uart+0x37e>
 80009a6:	4b82      	ldr	r3, [pc, #520]	@ (8000bb0 <process_uart+0x29c>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	2b01      	cmp	r3, #1
 80009ae:	f000 8170 	beq.w	8000c92 <process_uart+0x37e>
 80009b2:	4b80      	ldr	r3, [pc, #512]	@ (8000bb4 <process_uart+0x2a0>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	f000 816a 	beq.w	8000c92 <process_uart+0x37e>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 80009be:	4b80      	ldr	r3, [pc, #512]	@ (8000bc0 <process_uart+0x2ac>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 80009c4:	4b7f      	ldr	r3, [pc, #508]	@ (8000bc4 <process_uart+0x2b0>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
        }

        return;
 80009ca:	e162      	b.n	8000c92 <process_uart+0x37e>
    }

    /* KOMENDA: cwuxxCWP → ustawienie temperatury CWU
     * PRZYKŁAD: cwu30CWP
     */
    if (!strncmp((char*)cmd, "cwu", 3))
 80009cc:	2203      	movs	r2, #3
 80009ce:	4980      	ldr	r1, [pc, #512]	@ (8000bd0 <process_uart+0x2bc>)
 80009d0:	4874      	ldr	r0, [pc, #464]	@ (8000ba4 <process_uart+0x290>)
 80009d2:	f006 ff9b 	bl	800790c <strncmp>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d107      	bne.n	80009ec <process_uart+0xd8>
    {
        int temp = atoi((char*)&cmd[3]);
 80009dc:	487d      	ldr	r0, [pc, #500]	@ (8000bd4 <process_uart+0x2c0>)
 80009de:	f006 ff05 	bl	80077ec <atoi>
 80009e2:	6078      	str	r0, [r7, #4]
        set_cwu = temp;
 80009e4:	4a7c      	ldr	r2, [pc, #496]	@ (8000bd8 <process_uart+0x2c4>)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6013      	str	r3, [r2, #0]
        return;
 80009ea:	e159      	b.n	8000ca0 <process_uart+0x38c>
    /* =====================================================
     * KOMENDY STREFA 1
     * ===================================================== */

    /* KOMENDA: z1onCWP → włączenie strefy 1 */
    if (!strcmp((char*)cmd, "z1onCWP"))
 80009ec:	497b      	ldr	r1, [pc, #492]	@ (8000bdc <process_uart+0x2c8>)
 80009ee:	486d      	ldr	r0, [pc, #436]	@ (8000ba4 <process_uart+0x290>)
 80009f0:	f7ff fc08 	bl	8000204 <strcmp>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d103      	bne.n	8000a02 <process_uart+0xee>
    {
        enable_zone1 = 1;
 80009fa:	4b6c      	ldr	r3, [pc, #432]	@ (8000bac <process_uart+0x298>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	701a      	strb	r2, [r3, #0]

        return;
 8000a00:	e14e      	b.n	8000ca0 <process_uart+0x38c>
    }
    /* KOMENDA: z1offCWP → wyłączenie strefy 1 */
    if (!strcmp((char*)cmd, "z1offCWP"))
 8000a02:	4977      	ldr	r1, [pc, #476]	@ (8000be0 <process_uart+0x2cc>)
 8000a04:	4867      	ldr	r0, [pc, #412]	@ (8000ba4 <process_uart+0x290>)
 8000a06:	f7ff fbfd 	bl	8000204 <strcmp>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d11b      	bne.n	8000a48 <process_uart+0x134>
    {
        enable_zone1 = 0;
 8000a10:	4b66      	ldr	r3, [pc, #408]	@ (8000bac <process_uart+0x298>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	701a      	strb	r2, [r3, #0]

        if((enable_cwu == 1) || (enable_zone2 == 1) || (enable_zone3 == 1))
 8000a16:	4b68      	ldr	r3, [pc, #416]	@ (8000bb8 <process_uart+0x2a4>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	f000 813a 	beq.w	8000c96 <process_uart+0x382>
 8000a22:	4b63      	ldr	r3, [pc, #396]	@ (8000bb0 <process_uart+0x29c>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	f000 8134 	beq.w	8000c96 <process_uart+0x382>
 8000a2e:	4b61      	ldr	r3, [pc, #388]	@ (8000bb4 <process_uart+0x2a0>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	f000 812e 	beq.w	8000c96 <process_uart+0x382>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 8000a3a:	4b61      	ldr	r3, [pc, #388]	@ (8000bc0 <process_uart+0x2ac>)
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 8000a40:	4b60      	ldr	r3, [pc, #384]	@ (8000bc4 <process_uart+0x2b0>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	601a      	str	r2, [r3, #0]
        }
        return;
 8000a46:	e126      	b.n	8000c96 <process_uart+0x382>
    }

    /* KOMENDA: z1xxCWP → ustawienie temperatury strefy 1
     * PRZYKŁAD: z125CWP
     */
    if (!strncmp((char*)cmd, "z1", 2))
 8000a48:	2202      	movs	r2, #2
 8000a4a:	4966      	ldr	r1, [pc, #408]	@ (8000be4 <process_uart+0x2d0>)
 8000a4c:	4855      	ldr	r0, [pc, #340]	@ (8000ba4 <process_uart+0x290>)
 8000a4e:	f006 ff5d 	bl	800790c <strncmp>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d107      	bne.n	8000a68 <process_uart+0x154>
    {
        int temp = atoi((char*)&cmd[2]);
 8000a58:	4863      	ldr	r0, [pc, #396]	@ (8000be8 <process_uart+0x2d4>)
 8000a5a:	f006 fec7 	bl	80077ec <atoi>
 8000a5e:	60b8      	str	r0, [r7, #8]
        set_co1 = temp;
 8000a60:	4a62      	ldr	r2, [pc, #392]	@ (8000bec <process_uart+0x2d8>)
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	6013      	str	r3, [r2, #0]
        return;
 8000a66:	e11b      	b.n	8000ca0 <process_uart+0x38c>
    /* =====================================================
     * KOMENDY STREFA 2
     * ===================================================== */

    /* KOMENDA: z2onCWP → włączenie strefy 2 */
    if (!strcmp((char*)cmd, "z2onCWP"))
 8000a68:	4961      	ldr	r1, [pc, #388]	@ (8000bf0 <process_uart+0x2dc>)
 8000a6a:	484e      	ldr	r0, [pc, #312]	@ (8000ba4 <process_uart+0x290>)
 8000a6c:	f7ff fbca 	bl	8000204 <strcmp>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d103      	bne.n	8000a7e <process_uart+0x16a>
    {
        enable_zone2 = 1;
 8000a76:	4b4e      	ldr	r3, [pc, #312]	@ (8000bb0 <process_uart+0x29c>)
 8000a78:	2201      	movs	r2, #1
 8000a7a:	701a      	strb	r2, [r3, #0]
        return;
 8000a7c:	e110      	b.n	8000ca0 <process_uart+0x38c>
    }

    /* KOMENDA: z2offCWP → wyłączenie strefy 2 */
    if (!strcmp((char*)cmd, "z2offCWP"))
 8000a7e:	495d      	ldr	r1, [pc, #372]	@ (8000bf4 <process_uart+0x2e0>)
 8000a80:	4848      	ldr	r0, [pc, #288]	@ (8000ba4 <process_uart+0x290>)
 8000a82:	f7ff fbbf 	bl	8000204 <strcmp>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d11b      	bne.n	8000ac4 <process_uart+0x1b0>
    {
        enable_zone2 = 0;
 8000a8c:	4b48      	ldr	r3, [pc, #288]	@ (8000bb0 <process_uart+0x29c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	701a      	strb	r2, [r3, #0]
        if((enable_zone1 == 1) || (enable_cwu == 1) || (enable_zone3 == 1))
 8000a92:	4b46      	ldr	r3, [pc, #280]	@ (8000bac <process_uart+0x298>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	f000 80fe 	beq.w	8000c9a <process_uart+0x386>
 8000a9e:	4b46      	ldr	r3, [pc, #280]	@ (8000bb8 <process_uart+0x2a4>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	f000 80f8 	beq.w	8000c9a <process_uart+0x386>
 8000aaa:	4b42      	ldr	r3, [pc, #264]	@ (8000bb4 <process_uart+0x2a0>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	f000 80f2 	beq.w	8000c9a <process_uart+0x386>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 8000ab6:	4b42      	ldr	r3, [pc, #264]	@ (8000bc0 <process_uart+0x2ac>)
 8000ab8:	2201      	movs	r2, #1
 8000aba:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 8000abc:	4b41      	ldr	r3, [pc, #260]	@ (8000bc4 <process_uart+0x2b0>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
        }

        return;
 8000ac2:	e0ea      	b.n	8000c9a <process_uart+0x386>
    }

    /* KOMENDA: z2xxCWP → ustawienie temperatury strefy 2
     * PRZYKŁAD: z228CWP
     */
    if (!strncmp((char*)cmd, "z2", 2))
 8000ac4:	2202      	movs	r2, #2
 8000ac6:	494c      	ldr	r1, [pc, #304]	@ (8000bf8 <process_uart+0x2e4>)
 8000ac8:	4836      	ldr	r0, [pc, #216]	@ (8000ba4 <process_uart+0x290>)
 8000aca:	f006 ff1f 	bl	800790c <strncmp>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d107      	bne.n	8000ae4 <process_uart+0x1d0>
    {
        int temp = atoi((char*)&cmd[2]);
 8000ad4:	4844      	ldr	r0, [pc, #272]	@ (8000be8 <process_uart+0x2d4>)
 8000ad6:	f006 fe89 	bl	80077ec <atoi>
 8000ada:	60f8      	str	r0, [r7, #12]
        set_co2 = temp;
 8000adc:	4a47      	ldr	r2, [pc, #284]	@ (8000bfc <process_uart+0x2e8>)
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	6013      	str	r3, [r2, #0]
        return;
 8000ae2:	e0dd      	b.n	8000ca0 <process_uart+0x38c>
    /* =====================================================
     * KOMENDY STREFA 3
     * ===================================================== */

    /* KOMENDA: z3onCWP → włączenie strefy 3 */
    if (!strcmp((char*)cmd, "z3onCWP"))
 8000ae4:	4946      	ldr	r1, [pc, #280]	@ (8000c00 <process_uart+0x2ec>)
 8000ae6:	482f      	ldr	r0, [pc, #188]	@ (8000ba4 <process_uart+0x290>)
 8000ae8:	f7ff fb8c 	bl	8000204 <strcmp>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d103      	bne.n	8000afa <process_uart+0x1e6>
    {
        enable_zone3 = 1;
 8000af2:	4b30      	ldr	r3, [pc, #192]	@ (8000bb4 <process_uart+0x2a0>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	701a      	strb	r2, [r3, #0]
        return;
 8000af8:	e0d2      	b.n	8000ca0 <process_uart+0x38c>
    }
    /* KOMENDA: z3offCWP → wyłączenie strefy 3 */
    if (!strcmp((char*)cmd, "z3offCWP"))
 8000afa:	4942      	ldr	r1, [pc, #264]	@ (8000c04 <process_uart+0x2f0>)
 8000afc:	4829      	ldr	r0, [pc, #164]	@ (8000ba4 <process_uart+0x290>)
 8000afe:	f7ff fb81 	bl	8000204 <strcmp>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d11b      	bne.n	8000b40 <process_uart+0x22c>
    {
        enable_zone3 = 0;
 8000b08:	4b2a      	ldr	r3, [pc, #168]	@ (8000bb4 <process_uart+0x2a0>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	701a      	strb	r2, [r3, #0]
        if((enable_zone1 == 1) || (enable_zone2 == 1) || (enable_cwu == 1))
 8000b0e:	4b27      	ldr	r3, [pc, #156]	@ (8000bac <process_uart+0x298>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	f000 80c2 	beq.w	8000c9e <process_uart+0x38a>
 8000b1a:	4b25      	ldr	r3, [pc, #148]	@ (8000bb0 <process_uart+0x29c>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	f000 80bc 	beq.w	8000c9e <process_uart+0x38a>
 8000b26:	4b24      	ldr	r3, [pc, #144]	@ (8000bb8 <process_uart+0x2a4>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	f000 80b6 	beq.w	8000c9e <process_uart+0x38a>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 8000b32:	4b23      	ldr	r3, [pc, #140]	@ (8000bc0 <process_uart+0x2ac>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 8000b38:	4b22      	ldr	r3, [pc, #136]	@ (8000bc4 <process_uart+0x2b0>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
        }

        return;
 8000b3e:	e0ae      	b.n	8000c9e <process_uart+0x38a>
    }
    /* KOMENDA: z3xxCWP → ustawienie temperatury strefy 3
     * PRZYKŁAD: z320CWP
     */
    if (!strncmp((char*)cmd, "z3", 2))
 8000b40:	2202      	movs	r2, #2
 8000b42:	4931      	ldr	r1, [pc, #196]	@ (8000c08 <process_uart+0x2f4>)
 8000b44:	4817      	ldr	r0, [pc, #92]	@ (8000ba4 <process_uart+0x290>)
 8000b46:	f006 fee1 	bl	800790c <strncmp>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d107      	bne.n	8000b60 <process_uart+0x24c>
    {
        int temp = atoi((char*)&cmd[2]);
 8000b50:	4825      	ldr	r0, [pc, #148]	@ (8000be8 <process_uart+0x2d4>)
 8000b52:	f006 fe4b 	bl	80077ec <atoi>
 8000b56:	6138      	str	r0, [r7, #16]
        set_co3 = temp;
 8000b58:	4a2c      	ldr	r2, [pc, #176]	@ (8000c0c <process_uart+0x2f8>)
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	6013      	str	r3, [r2, #0]
        return;
 8000b5e:	e09f      	b.n	8000ca0 <process_uart+0x38c>
    /* =====================================================
     * KOMENDY CYRKULACJA
     * ===================================================== */

    /* KOMENDA: conCWP → włączenie cyrkulacji */
    if (!strcmp((char*)cmd, "conCWP"))
 8000b60:	492b      	ldr	r1, [pc, #172]	@ (8000c10 <process_uart+0x2fc>)
 8000b62:	4810      	ldr	r0, [pc, #64]	@ (8000ba4 <process_uart+0x290>)
 8000b64:	f7ff fb4e 	bl	8000204 <strcmp>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d103      	bne.n	8000b76 <process_uart+0x262>
    {
        enable_circulation = 1;
 8000b6e:	4b13      	ldr	r3, [pc, #76]	@ (8000bbc <process_uart+0x2a8>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	701a      	strb	r2, [r3, #0]
        return;
 8000b74:	e094      	b.n	8000ca0 <process_uart+0x38c>
    }

    /* KOMENDA: coffCWP → wyłączenie cyrkulacji */
    if (!strcmp((char*)cmd, "coffCWP"))
 8000b76:	4927      	ldr	r1, [pc, #156]	@ (8000c14 <process_uart+0x300>)
 8000b78:	480a      	ldr	r0, [pc, #40]	@ (8000ba4 <process_uart+0x290>)
 8000b7a:	f7ff fb43 	bl	8000204 <strcmp>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d103      	bne.n	8000b8c <process_uart+0x278>
    {
        enable_circulation = 0;
 8000b84:	4b0d      	ldr	r3, [pc, #52]	@ (8000bbc <process_uart+0x2a8>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	701a      	strb	r2, [r3, #0]
        return;
 8000b8a:	e089      	b.n	8000ca0 <process_uart+0x38c>
    /* =====================================================
     * KOMENDY TERMOSTAT POKOJOWY
     * ===================================================== */

    /* KOMENDA: tonCWP → włączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t1onCWP"))
 8000b8c:	4922      	ldr	r1, [pc, #136]	@ (8000c18 <process_uart+0x304>)
 8000b8e:	4805      	ldr	r0, [pc, #20]	@ (8000ba4 <process_uart+0x290>)
 8000b90:	f7ff fb38 	bl	8000204 <strcmp>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d142      	bne.n	8000c20 <process_uart+0x30c>
    {
    	enable_room_thermostat_z1 = 1;
 8000b9a:	4b20      	ldr	r3, [pc, #128]	@ (8000c1c <process_uart+0x308>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
        return;
 8000ba0:	e07e      	b.n	8000ca0 <process_uart+0x38c>
 8000ba2:	bf00      	nop
 8000ba4:	2000073c 	.word	0x2000073c
 8000ba8:	0800799c 	.word	0x0800799c
 8000bac:	20000554 	.word	0x20000554
 8000bb0:	20000555 	.word	0x20000555
 8000bb4:	20000556 	.word	0x20000556
 8000bb8:	20000557 	.word	0x20000557
 8000bbc:	20000000 	.word	0x20000000
 8000bc0:	2000055b 	.word	0x2000055b
 8000bc4:	2000055c 	.word	0x2000055c
 8000bc8:	080079a8 	.word	0x080079a8
 8000bcc:	080079b4 	.word	0x080079b4
 8000bd0:	080079c0 	.word	0x080079c0
 8000bd4:	2000073f 	.word	0x2000073f
 8000bd8:	2000001c 	.word	0x2000001c
 8000bdc:	080079c4 	.word	0x080079c4
 8000be0:	080079cc 	.word	0x080079cc
 8000be4:	080079d8 	.word	0x080079d8
 8000be8:	2000073e 	.word	0x2000073e
 8000bec:	20000004 	.word	0x20000004
 8000bf0:	080079dc 	.word	0x080079dc
 8000bf4:	080079e4 	.word	0x080079e4
 8000bf8:	080079f0 	.word	0x080079f0
 8000bfc:	2000000c 	.word	0x2000000c
 8000c00:	080079f4 	.word	0x080079f4
 8000c04:	080079fc 	.word	0x080079fc
 8000c08:	08007a08 	.word	0x08007a08
 8000c0c:	20000014 	.word	0x20000014
 8000c10:	08007a0c 	.word	0x08007a0c
 8000c14:	08007a14 	.word	0x08007a14
 8000c18:	08007a1c 	.word	0x08007a1c
 8000c1c:	20000558 	.word	0x20000558
    }

    /* KOMENDA: toffCWP → wyłączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t1offCWP"))
 8000c20:	4921      	ldr	r1, [pc, #132]	@ (8000ca8 <process_uart+0x394>)
 8000c22:	4822      	ldr	r0, [pc, #136]	@ (8000cac <process_uart+0x398>)
 8000c24:	f7ff faee 	bl	8000204 <strcmp>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d103      	bne.n	8000c36 <process_uart+0x322>
    {
        enable_room_thermostat_z1 = 0;
 8000c2e:	4b20      	ldr	r3, [pc, #128]	@ (8000cb0 <process_uart+0x39c>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	701a      	strb	r2, [r3, #0]
        return;
 8000c34:	e034      	b.n	8000ca0 <process_uart+0x38c>
    }

    if (!strcmp((char*)cmd, "t2onCWP"))
 8000c36:	491f      	ldr	r1, [pc, #124]	@ (8000cb4 <process_uart+0x3a0>)
 8000c38:	481c      	ldr	r0, [pc, #112]	@ (8000cac <process_uart+0x398>)
 8000c3a:	f7ff fae3 	bl	8000204 <strcmp>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d103      	bne.n	8000c4c <process_uart+0x338>
    {
    	enable_room_thermostat_z2 = 1;
 8000c44:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb8 <process_uart+0x3a4>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	701a      	strb	r2, [r3, #0]
        return;
 8000c4a:	e029      	b.n	8000ca0 <process_uart+0x38c>
    }

    /* KOMENDA: toffCWP → wyłączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t2offCWP"))
 8000c4c:	491b      	ldr	r1, [pc, #108]	@ (8000cbc <process_uart+0x3a8>)
 8000c4e:	4817      	ldr	r0, [pc, #92]	@ (8000cac <process_uart+0x398>)
 8000c50:	f7ff fad8 	bl	8000204 <strcmp>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d103      	bne.n	8000c62 <process_uart+0x34e>
    {
        enable_room_thermostat_z2 = 0;
 8000c5a:	4b17      	ldr	r3, [pc, #92]	@ (8000cb8 <process_uart+0x3a4>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	701a      	strb	r2, [r3, #0]
        return;
 8000c60:	e01e      	b.n	8000ca0 <process_uart+0x38c>
    }

    if (!strcmp((char*)cmd, "t3onCWP"))
 8000c62:	4917      	ldr	r1, [pc, #92]	@ (8000cc0 <process_uart+0x3ac>)
 8000c64:	4811      	ldr	r0, [pc, #68]	@ (8000cac <process_uart+0x398>)
 8000c66:	f7ff facd 	bl	8000204 <strcmp>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d103      	bne.n	8000c78 <process_uart+0x364>
    {
    	enable_room_thermostat_z3 = 1;
 8000c70:	4b14      	ldr	r3, [pc, #80]	@ (8000cc4 <process_uart+0x3b0>)
 8000c72:	2201      	movs	r2, #1
 8000c74:	701a      	strb	r2, [r3, #0]
        return;
 8000c76:	e013      	b.n	8000ca0 <process_uart+0x38c>
    }

    /* KOMENDA: toffCWP → wyłączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t3offCWP"))
 8000c78:	4913      	ldr	r1, [pc, #76]	@ (8000cc8 <process_uart+0x3b4>)
 8000c7a:	480c      	ldr	r0, [pc, #48]	@ (8000cac <process_uart+0x398>)
 8000c7c:	f7ff fac2 	bl	8000204 <strcmp>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d10c      	bne.n	8000ca0 <process_uart+0x38c>
    {
        enable_room_thermostat_z3 = 0;
 8000c86:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc4 <process_uart+0x3b0>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]
        return;
 8000c8c:	e008      	b.n	8000ca0 <process_uart+0x38c>
    if (!len) return;
 8000c8e:	bf00      	nop
 8000c90:	e006      	b.n	8000ca0 <process_uart+0x38c>
        return;
 8000c92:	bf00      	nop
 8000c94:	e004      	b.n	8000ca0 <process_uart+0x38c>
        return;
 8000c96:	bf00      	nop
 8000c98:	e002      	b.n	8000ca0 <process_uart+0x38c>
        return;
 8000c9a:	bf00      	nop
 8000c9c:	e000      	b.n	8000ca0 <process_uart+0x38c>
        return;
 8000c9e:	bf00      	nop
    }
}
 8000ca0:	3718      	adds	r7, #24
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	08007a24 	.word	0x08007a24
 8000cac:	2000073c 	.word	0x2000073c
 8000cb0:	20000558 	.word	0x20000558
 8000cb4:	08007a30 	.word	0x08007a30
 8000cb8:	20000559 	.word	0x20000559
 8000cbc:	08007a38 	.word	0x08007a38
 8000cc0:	08007a44 	.word	0x08007a44
 8000cc4:	2000055a 	.word	0x2000055a
 8000cc8:	08007a4c 	.word	0x08007a4c

08000ccc <process_timers>:
 *                TIMERY SEKUNDOWE
 * ========================================================= */
static uint32_t last_sec = 0;

static void process_timers(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
    if ((sys_ms - last_sec) >= 1000)
 8000cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d04 <process_timers+0x38>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000d08 <process_timers+0x3c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000cde:	d30c      	bcc.n	8000cfa <process_timers+0x2e>
    {
        last_sec = sys_ms;
 8000ce0:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <process_timers+0x38>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a08      	ldr	r2, [pc, #32]	@ (8000d08 <process_timers+0x3c>)
 8000ce6:	6013      	str	r3, [r2, #0]

        if (boiler_cooldown_active)
 8000ce8:	4b08      	ldr	r3, [pc, #32]	@ (8000d0c <process_timers+0x40>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d004      	beq.n	8000cfa <process_timers+0x2e>
            boiler_cooldown_timer++;
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <process_timers+0x44>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	4a06      	ldr	r2, [pc, #24]	@ (8000d10 <process_timers+0x44>)
 8000cf8:	6013      	str	r3, [r2, #0]
    }
}
 8000cfa:	bf00      	nop
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	20000798 	.word	0x20000798
 8000d08:	20000730 	.word	0x20000730
 8000d0c:	2000055b 	.word	0x2000055b
 8000d10:	2000055c 	.word	0x2000055c

08000d14 <nrf_fsm>:

static nrf_state_t nrf_state = NRF_IDLE;
static uint32_t nrf_ts = 0;

static void nrf_fsm(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
    switch (nrf_state)
 8000d18:	4b20      	ldr	r3, [pc, #128]	@ (8000d9c <nrf_fsm+0x88>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b02      	cmp	r3, #2
 8000d1e:	d029      	beq.n	8000d74 <nrf_fsm+0x60>
 8000d20:	2b02      	cmp	r3, #2
 8000d22:	dc39      	bgt.n	8000d98 <nrf_fsm+0x84>
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d002      	beq.n	8000d2e <nrf_fsm+0x1a>
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d012      	beq.n	8000d52 <nrf_fsm+0x3e>
                nrf24l01p_switch_tx_to_rx();
                nrf_state = NRF_IDLE;
            }
            break;
    }
}
 8000d2c:	e034      	b.n	8000d98 <nrf_fsm+0x84>
            if (rf_flag)
 8000d2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000da0 <nrf_fsm+0x8c>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d02a      	beq.n	8000d8e <nrf_fsm+0x7a>
                rf_flag = 0;
 8000d38:	4b19      	ldr	r3, [pc, #100]	@ (8000da0 <nrf_fsm+0x8c>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	701a      	strb	r2, [r3, #0]
                nrf24l01p_switch_rx_to_tx();
 8000d3e:	f001 f8bd 	bl	8001ebc <nrf24l01p_switch_rx_to_tx>
                nrf_ts = sys_ms;
 8000d42:	4b18      	ldr	r3, [pc, #96]	@ (8000da4 <nrf_fsm+0x90>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a18      	ldr	r2, [pc, #96]	@ (8000da8 <nrf_fsm+0x94>)
 8000d48:	6013      	str	r3, [r2, #0]
                nrf_state = NRF_WAIT_BEFORE_TX;
 8000d4a:	4b14      	ldr	r3, [pc, #80]	@ (8000d9c <nrf_fsm+0x88>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]
            break;
 8000d50:	e01d      	b.n	8000d8e <nrf_fsm+0x7a>
            if ((sys_ms - nrf_ts) >= 1)
 8000d52:	4b14      	ldr	r3, [pc, #80]	@ (8000da4 <nrf_fsm+0x90>)
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	4b14      	ldr	r3, [pc, #80]	@ (8000da8 <nrf_fsm+0x94>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d019      	beq.n	8000d92 <nrf_fsm+0x7e>
                nrf24l01p_tx_transmit(tx_data);
 8000d5e:	4813      	ldr	r0, [pc, #76]	@ (8000dac <nrf_fsm+0x98>)
 8000d60:	f001 f85c 	bl	8001e1c <nrf24l01p_tx_transmit>
                nrf_ts = sys_ms;
 8000d64:	4b0f      	ldr	r3, [pc, #60]	@ (8000da4 <nrf_fsm+0x90>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a0f      	ldr	r2, [pc, #60]	@ (8000da8 <nrf_fsm+0x94>)
 8000d6a:	6013      	str	r3, [r2, #0]
                nrf_state = NRF_WAIT_AFTER_TX;
 8000d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d9c <nrf_fsm+0x88>)
 8000d6e:	2202      	movs	r2, #2
 8000d70:	701a      	strb	r2, [r3, #0]
            break;
 8000d72:	e00e      	b.n	8000d92 <nrf_fsm+0x7e>
            if ((sys_ms - nrf_ts) >= 50)
 8000d74:	4b0b      	ldr	r3, [pc, #44]	@ (8000da4 <nrf_fsm+0x90>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b0b      	ldr	r3, [pc, #44]	@ (8000da8 <nrf_fsm+0x94>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	2b31      	cmp	r3, #49	@ 0x31
 8000d80:	d909      	bls.n	8000d96 <nrf_fsm+0x82>
                nrf24l01p_switch_tx_to_rx();
 8000d82:	f001 f8ae 	bl	8001ee2 <nrf24l01p_switch_tx_to_rx>
                nrf_state = NRF_IDLE;
 8000d86:	4b05      	ldr	r3, [pc, #20]	@ (8000d9c <nrf_fsm+0x88>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	701a      	strb	r2, [r3, #0]
            break;
 8000d8c:	e003      	b.n	8000d96 <nrf_fsm+0x82>
            break;
 8000d8e:	bf00      	nop
 8000d90:	e002      	b.n	8000d98 <nrf_fsm+0x84>
            break;
 8000d92:	bf00      	nop
 8000d94:	e000      	b.n	8000d98 <nrf_fsm+0x84>
            break;
 8000d96:	bf00      	nop
}
 8000d98:	bf00      	nop
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20000734 	.word	0x20000734
 8000da0:	2000079e 	.word	0x2000079e
 8000da4:	20000798 	.word	0x20000798
 8000da8:	20000738 	.word	0x20000738
 8000dac:	20000578 	.word	0x20000578

08000db0 <cycle>:

/* =========================================================
 *                CYCLE
 * ========================================================= */
void cycle(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
    process_adc();
 8000db4:	f7ff fd86 	bl	80008c4 <process_adc>
    process_uart();
 8000db8:	f7ff fdac 	bl	8000914 <process_uart>
    process_timers();
 8000dbc:	f7ff ff86 	bl	8000ccc <process_timers>

    heat();        /* cała logika grzania */
 8000dc0:	f000 fbc0 	bl	8001544 <heat>

    nrf_fsm();     /* NRF bez HAL_Delay */
 8000dc4:	f7ff ffa6 	bl	8000d14 <nrf_fsm>

    if (uart_tx_flag)
 8000dc8:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <cycle+0x64>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d004      	beq.n	8000dda <cycle+0x2a>
    {
        SendTemperatureNextion();
 8000dd0:	f000 fe00 	bl	80019d4 <SendTemperatureNextion>
        uart_tx_flag = 0;
 8000dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e14 <cycle+0x64>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	701a      	strb	r2, [r3, #0]
    }

    if (nrf_rx_flag)
 8000dda:	4b0f      	ldr	r3, [pc, #60]	@ (8000e18 <cycle+0x68>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d015      	beq.n	8000e0e <cycle+0x5e>
    {
        nrf24l01p_rx_receive(rx_data);
 8000de2:	480e      	ldr	r0, [pc, #56]	@ (8000e1c <cycle+0x6c>)
 8000de4:	f001 f846 	bl	8001e74 <nrf24l01p_rx_receive>
        if (rx_data[0] == 7 && rx_data[1] == 7)
 8000de8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <cycle+0x6c>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2b07      	cmp	r3, #7
 8000dee:	d103      	bne.n	8000df8 <cycle+0x48>
 8000df0:	4b0a      	ldr	r3, [pc, #40]	@ (8000e1c <cycle+0x6c>)
 8000df2:	785b      	ldrb	r3, [r3, #1]
 8000df4:	2b07      	cmp	r3, #7
 8000df6:	d007      	beq.n	8000e08 <cycle+0x58>
        {

        }
        else {
            t_room1 = rx_data[0];
 8000df8:	4b08      	ldr	r3, [pc, #32]	@ (8000e1c <cycle+0x6c>)
 8000dfa:	781a      	ldrb	r2, [r3, #0]
 8000dfc:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <cycle+0x70>)
 8000dfe:	701a      	strb	r2, [r3, #0]
            t_set1 = rx_data[2];
 8000e00:	4b06      	ldr	r3, [pc, #24]	@ (8000e1c <cycle+0x6c>)
 8000e02:	789a      	ldrb	r2, [r3, #2]
 8000e04:	4b07      	ldr	r3, [pc, #28]	@ (8000e24 <cycle+0x74>)
 8000e06:	701a      	strb	r2, [r3, #0]
		}

        nrf_rx_flag = 0;
 8000e08:	4b03      	ldr	r3, [pc, #12]	@ (8000e18 <cycle+0x68>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	701a      	strb	r2, [r3, #0]
    }
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	2000079c 	.word	0x2000079c
 8000e18:	2000079d 	.word	0x2000079d
 8000e1c:	20000580 	.word	0x20000580
 8000e20:	20000570 	.word	0x20000570
 8000e24:	20000573 	.word	0x20000573

08000e28 <delay_us_init>:
#include "delay_us.h"

static uint32_t cycles_per_us;

void delay_us_init(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
    /* Włącz dostęp do DWT */
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e64 <delay_us_init+0x3c>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	4a0c      	ldr	r2, [pc, #48]	@ (8000e64 <delay_us_init+0x3c>)
 8000e32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000e36:	60d3      	str	r3, [r2, #12]

    /* Reset licznika cykli */
    DWT->CYCCNT = 0;
 8000e38:	4b0b      	ldr	r3, [pc, #44]	@ (8000e68 <delay_us_init+0x40>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	605a      	str	r2, [r3, #4]

    /* Włącz licznik CYCCNT */
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e68 <delay_us_init+0x40>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a09      	ldr	r2, [pc, #36]	@ (8000e68 <delay_us_init+0x40>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	6013      	str	r3, [r2, #0]

    /* 100 MHz -> 100 cykli na 1 µs */
    cycles_per_us = SystemCoreClock / 1000000UL;
 8000e4a:	4b08      	ldr	r3, [pc, #32]	@ (8000e6c <delay_us_init+0x44>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a08      	ldr	r2, [pc, #32]	@ (8000e70 <delay_us_init+0x48>)
 8000e50:	fba2 2303 	umull	r2, r3, r2, r3
 8000e54:	0c9b      	lsrs	r3, r3, #18
 8000e56:	4a07      	ldr	r2, [pc, #28]	@ (8000e74 <delay_us_init+0x4c>)
 8000e58:	6013      	str	r3, [r2, #0]
}
 8000e5a:	bf00      	nop
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	e000edf0 	.word	0xe000edf0
 8000e68:	e0001000 	.word	0xe0001000
 8000e6c:	20000030 	.word	0x20000030
 8000e70:	431bde83 	.word	0x431bde83
 8000e74:	2000075c 	.word	0x2000075c

08000e78 <delay_us>:

void delay_us(uint32_t us)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8000e80:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb4 <delay_us+0x3c>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * cycles_per_us;
 8000e86:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb8 <delay_us+0x40>)
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	fb02 f303 	mul.w	r3, r2, r3
 8000e90:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < ticks)
 8000e92:	e000      	b.n	8000e96 <delay_us+0x1e>
    {
        __NOP();
 8000e94:	bf00      	nop
    while ((DWT->CYCCNT - start) < ticks)
 8000e96:	4b07      	ldr	r3, [pc, #28]	@ (8000eb4 <delay_us+0x3c>)
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	68ba      	ldr	r2, [r7, #8]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d8f7      	bhi.n	8000e94 <delay_us+0x1c>
    }
}
 8000ea4:	bf00      	nop
 8000ea6:	bf00      	nop
 8000ea8:	3714      	adds	r7, #20
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	e0001000 	.word	0xe0001000
 8000eb8:	2000075c 	.word	0x2000075c

08000ebc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	607b      	str	r3, [r7, #4]
 8000ec6:	4b14      	ldr	r3, [pc, #80]	@ (8000f18 <MX_DMA_Init+0x5c>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	4a13      	ldr	r2, [pc, #76]	@ (8000f18 <MX_DMA_Init+0x5c>)
 8000ecc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ed2:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <MX_DMA_Init+0x5c>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000eda:	607b      	str	r3, [r7, #4]
 8000edc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	2038      	movs	r0, #56	@ 0x38
 8000ee4:	f002 fde7 	bl	8003ab6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000ee8:	2038      	movs	r0, #56	@ 0x38
 8000eea:	f002 fe00 	bl	8003aee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	203a      	movs	r0, #58	@ 0x3a
 8000ef4:	f002 fddf 	bl	8003ab6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000ef8:	203a      	movs	r0, #58	@ 0x3a
 8000efa:	f002 fdf8 	bl	8003aee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2100      	movs	r1, #0
 8000f02:	2046      	movs	r0, #70	@ 0x46
 8000f04:	f002 fdd7 	bl	8003ab6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000f08:	2046      	movs	r0, #70	@ 0x46
 8000f0a:	f002 fdf0 	bl	8003aee <HAL_NVIC_EnableIRQ>

}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40023800 	.word	0x40023800

08000f1c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f22:	f107 030c 	add.w	r3, r7, #12
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	605a      	str	r2, [r3, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
 8000f2e:	60da      	str	r2, [r3, #12]
 8000f30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	4b49      	ldr	r3, [pc, #292]	@ (800105c <MX_GPIO_Init+0x140>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a48      	ldr	r2, [pc, #288]	@ (800105c <MX_GPIO_Init+0x140>)
 8000f3c:	f043 0304 	orr.w	r3, r3, #4
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b46      	ldr	r3, [pc, #280]	@ (800105c <MX_GPIO_Init+0x140>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0304 	and.w	r3, r3, #4
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	4b42      	ldr	r3, [pc, #264]	@ (800105c <MX_GPIO_Init+0x140>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	4a41      	ldr	r2, [pc, #260]	@ (800105c <MX_GPIO_Init+0x140>)
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5e:	4b3f      	ldr	r3, [pc, #252]	@ (800105c <MX_GPIO_Init+0x140>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	f003 0301 	and.w	r3, r3, #1
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	603b      	str	r3, [r7, #0]
 8000f6e:	4b3b      	ldr	r3, [pc, #236]	@ (800105c <MX_GPIO_Init+0x140>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	4a3a      	ldr	r2, [pc, #232]	@ (800105c <MX_GPIO_Init+0x140>)
 8000f74:	f043 0302 	orr.w	r3, r3, #2
 8000f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7a:	4b38      	ldr	r3, [pc, #224]	@ (800105c <MX_GPIO_Init+0x140>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	603b      	str	r3, [r7, #0]
 8000f84:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_LED_GPIO_Port, MCU_LED_Pin, GPIO_PIN_RESET);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2101      	movs	r1, #1
 8000f8a:	4835      	ldr	r0, [pc, #212]	@ (8001060 <MX_GPIO_Init+0x144>)
 8000f8c:	f003 fb48 	bl	8004620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8000f90:	2201      	movs	r2, #1
 8000f92:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f96:	4832      	ldr	r0, [pc, #200]	@ (8001060 <MX_GPIO_Init+0x144>)
 8000f98:	f003 fb42 	bl	8004620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fa2:	4830      	ldr	r0, [pc, #192]	@ (8001064 <MX_GPIO_Init+0x148>)
 8000fa4:	f003 fb3c 	bl	8004620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8000fae:	482e      	ldr	r0, [pc, #184]	@ (8001068 <MX_GPIO_Init+0x14c>)
 8000fb0:	f003 fb36 	bl	8004620 <HAL_GPIO_WritePin>
                          |OUT1_Pin|OUT2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : MCU_LED_Pin */
  GPIO_InitStruct.Pin = MCU_LED_Pin;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MCU_LED_GPIO_Port, &GPIO_InitStruct);
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4825      	ldr	r0, [pc, #148]	@ (8001060 <MX_GPIO_Init+0x144>)
 8000fcc:	f003 f9ac 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 8000fd0:	2380      	movs	r3, #128	@ 0x80
 8000fd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fd4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000fd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 8000fde:	f107 030c 	add.w	r3, r7, #12
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	481e      	ldr	r0, [pc, #120]	@ (8001060 <MX_GPIO_Init+0x144>)
 8000fe6:	f003 f99f 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : CSN_Pin */
  GPIO_InitStruct.Pin = CSN_Pin;
 8000fea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	4619      	mov	r1, r3
 8001002:	4817      	ldr	r0, [pc, #92]	@ (8001060 <MX_GPIO_Init+0x144>)
 8001004:	f003 f990 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : CE_Pin */
  GPIO_InitStruct.Pin = CE_Pin;
 8001008:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800100c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800100e:	2301      	movs	r3, #1
 8001010:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001016:	2303      	movs	r3, #3
 8001018:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 800101a:	f107 030c 	add.w	r3, r7, #12
 800101e:	4619      	mov	r1, r3
 8001020:	4810      	ldr	r0, [pc, #64]	@ (8001064 <MX_GPIO_Init+0x148>)
 8001022:	f003 f981 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT6_Pin OUT5_Pin OUT4_Pin OUT3_Pin
                           OUT1_Pin OUT2_Pin */
  GPIO_InitStruct.Pin = OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 8001026:	f44f 737c 	mov.w	r3, #1008	@ 0x3f0
 800102a:	60fb      	str	r3, [r7, #12]
                          |OUT1_Pin|OUT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102c:	2301      	movs	r3, #1
 800102e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001034:	2300      	movs	r3, #0
 8001036:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001038:	f107 030c 	add.w	r3, r7, #12
 800103c:	4619      	mov	r1, r3
 800103e:	480a      	ldr	r0, [pc, #40]	@ (8001068 <MX_GPIO_Init+0x14c>)
 8001040:	f003 f972 	bl	8004328 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001044:	2200      	movs	r2, #0
 8001046:	2100      	movs	r1, #0
 8001048:	2017      	movs	r0, #23
 800104a:	f002 fd34 	bl	8003ab6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800104e:	2017      	movs	r0, #23
 8001050:	f002 fd4d 	bl	8003aee <HAL_NVIC_EnableIRQ>

}
 8001054:	bf00      	nop
 8001056:	3720      	adds	r7, #32
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40023800 	.word	0x40023800
 8001060:	40020800 	.word	0x40020800
 8001064:	40020000 	.word	0x40020000
 8001068:	40020400 	.word	0x40020400

0800106c <room_thermostat_allows>:

/* =========================================================
 *                TERMOSTAT – LOGIKA
 * ========================================================= */
static uint8_t room_thermostat_allows(uint8_t zone)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
    static uint8_t allow[4] = {1,1,1,1};
    uint8_t t_room, t_set, enable;

    if (zone == 1) {
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d109      	bne.n	8001090 <room_thermostat_allows+0x24>
        t_room = t_room1; t_set = t_set1; enable = enable_room_thermostat_z1;
 800107c:	4b25      	ldr	r3, [pc, #148]	@ (8001114 <room_thermostat_allows+0xa8>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	73fb      	strb	r3, [r7, #15]
 8001082:	4b25      	ldr	r3, [pc, #148]	@ (8001118 <room_thermostat_allows+0xac>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	73bb      	strb	r3, [r7, #14]
 8001088:	4b24      	ldr	r3, [pc, #144]	@ (800111c <room_thermostat_allows+0xb0>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	737b      	strb	r3, [r7, #13]
 800108e:	e015      	b.n	80010bc <room_thermostat_allows+0x50>
    } else if (zone == 2) {
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	2b02      	cmp	r3, #2
 8001094:	d109      	bne.n	80010aa <room_thermostat_allows+0x3e>
        t_room = t_room2; t_set = t_set2; enable = enable_room_thermostat_z2;
 8001096:	4b22      	ldr	r3, [pc, #136]	@ (8001120 <room_thermostat_allows+0xb4>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	73fb      	strb	r3, [r7, #15]
 800109c:	4b21      	ldr	r3, [pc, #132]	@ (8001124 <room_thermostat_allows+0xb8>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	73bb      	strb	r3, [r7, #14]
 80010a2:	4b21      	ldr	r3, [pc, #132]	@ (8001128 <room_thermostat_allows+0xbc>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	737b      	strb	r3, [r7, #13]
 80010a8:	e008      	b.n	80010bc <room_thermostat_allows+0x50>
    } else {
        t_room = t_room3; t_set = t_set3; enable = enable_room_thermostat_z3;
 80010aa:	4b20      	ldr	r3, [pc, #128]	@ (800112c <room_thermostat_allows+0xc0>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	73fb      	strb	r3, [r7, #15]
 80010b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <room_thermostat_allows+0xc4>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	73bb      	strb	r3, [r7, #14]
 80010b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001134 <room_thermostat_allows+0xc8>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	737b      	strb	r3, [r7, #13]
    }

    if (!enable || t_set == 0)
 80010bc:	7b7b      	ldrb	r3, [r7, #13]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d002      	beq.n	80010c8 <room_thermostat_allows+0x5c>
 80010c2:	7bbb      	ldrb	r3, [r7, #14]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d101      	bne.n	80010cc <room_thermostat_allows+0x60>
        return 1;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e01d      	b.n	8001108 <room_thermostat_allows+0x9c>

    if (allow[zone] && t_room >= t_set)
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	4a1a      	ldr	r2, [pc, #104]	@ (8001138 <room_thermostat_allows+0xcc>)
 80010d0:	5cd3      	ldrb	r3, [r2, r3]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d008      	beq.n	80010e8 <room_thermostat_allows+0x7c>
 80010d6:	7bfa      	ldrb	r2, [r7, #15]
 80010d8:	7bbb      	ldrb	r3, [r7, #14]
 80010da:	429a      	cmp	r2, r3
 80010dc:	d304      	bcc.n	80010e8 <room_thermostat_allows+0x7c>
        allow[zone] = 0;
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	4a15      	ldr	r2, [pc, #84]	@ (8001138 <room_thermostat_allows+0xcc>)
 80010e2:	2100      	movs	r1, #0
 80010e4:	54d1      	strb	r1, [r2, r3]
 80010e6:	e00c      	b.n	8001102 <room_thermostat_allows+0x96>
    else if (!allow[zone] && t_room <= (t_set - ROOM_HYST))
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	4a13      	ldr	r2, [pc, #76]	@ (8001138 <room_thermostat_allows+0xcc>)
 80010ec:	5cd3      	ldrb	r3, [r2, r3]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d107      	bne.n	8001102 <room_thermostat_allows+0x96>
 80010f2:	7bba      	ldrb	r2, [r7, #14]
 80010f4:	7bfb      	ldrb	r3, [r7, #15]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d903      	bls.n	8001102 <room_thermostat_allows+0x96>
        allow[zone] = 1;
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	4a0e      	ldr	r2, [pc, #56]	@ (8001138 <room_thermostat_allows+0xcc>)
 80010fe:	2101      	movs	r1, #1
 8001100:	54d1      	strb	r1, [r2, r3]

    return allow[zone];
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	4a0c      	ldr	r2, [pc, #48]	@ (8001138 <room_thermostat_allows+0xcc>)
 8001106:	5cd3      	ldrb	r3, [r2, r3]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3714      	adds	r7, #20
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	20000570 	.word	0x20000570
 8001118:	20000573 	.word	0x20000573
 800111c:	20000558 	.word	0x20000558
 8001120:	20000571 	.word	0x20000571
 8001124:	20000574 	.word	0x20000574
 8001128:	20000559 	.word	0x20000559
 800112c:	20000572 	.word	0x20000572
 8001130:	20000575 	.word	0x20000575
 8001134:	2000055a 	.word	0x2000055a
 8001138:	2000002c 	.word	0x2000002c

0800113c <start_zone_cooldown>:

/* =========================================================
 *                START COOLDOWNU STREFY
 * ========================================================= */
static void start_zone_cooldown(uint8_t zone)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
    if (zone < 1 || zone > 3) return;
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d00c      	beq.n	8001166 <start_zone_cooldown+0x2a>
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	2b03      	cmp	r3, #3
 8001150:	d809      	bhi.n	8001166 <start_zone_cooldown+0x2a>

    zone_cooldown_active[zone] = 1;
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	4a07      	ldr	r2, [pc, #28]	@ (8001174 <start_zone_cooldown+0x38>)
 8001156:	2101      	movs	r1, #1
 8001158:	54d1      	strb	r1, [r2, r3]
    zone_cooldown_timer[zone]  = 0;
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	4a06      	ldr	r2, [pc, #24]	@ (8001178 <start_zone_cooldown+0x3c>)
 800115e:	2100      	movs	r1, #0
 8001160:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001164:	e000      	b.n	8001168 <start_zone_cooldown+0x2c>
    if (zone < 1 || zone > 3) return;
 8001166:	bf00      	nop
}
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	20000764 	.word	0x20000764
 8001178:	20000768 	.word	0x20000768

0800117c <logic_cwu>:

/* =========================================================
 *                CWU – PRIORYTET
 * ========================================================= */
static void logic_cwu(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
    if (!enable_cwu)
 8001180:	4b17      	ldr	r3, [pc, #92]	@ (80011e0 <logic_cwu+0x64>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	2b00      	cmp	r3, #0
 8001188:	d106      	bne.n	8001198 <logic_cwu+0x1c>
    {
        heating_cwu = 0;
 800118a:	4b16      	ldr	r3, [pc, #88]	@ (80011e4 <logic_cwu+0x68>)
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
        relay3(0);
 8001190:	2000      	movs	r0, #0
 8001192:	f000 fef3 	bl	8001f7c <relay3>
        return;
 8001196:	e022      	b.n	80011de <logic_cwu+0x62>
    }

    if (!heating_cwu && temperature[1] <= (set_cwu - hyst_cwu))
 8001198:	4b12      	ldr	r3, [pc, #72]	@ (80011e4 <logic_cwu+0x68>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d10c      	bne.n	80011ba <logic_cwu+0x3e>
 80011a0:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <logic_cwu+0x6c>)
 80011a2:	685a      	ldr	r2, [r3, #4]
 80011a4:	4b11      	ldr	r3, [pc, #68]	@ (80011ec <logic_cwu+0x70>)
 80011a6:	6819      	ldr	r1, [r3, #0]
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <logic_cwu+0x74>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	1acb      	subs	r3, r1, r3
 80011ae:	429a      	cmp	r2, r3
 80011b0:	dc03      	bgt.n	80011ba <logic_cwu+0x3e>
        heating_cwu = 1;
 80011b2:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <logic_cwu+0x68>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	701a      	strb	r2, [r3, #0]
 80011b8:	e00c      	b.n	80011d4 <logic_cwu+0x58>
    else if (heating_cwu && temperature[1] >= set_cwu)
 80011ba:	4b0a      	ldr	r3, [pc, #40]	@ (80011e4 <logic_cwu+0x68>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d008      	beq.n	80011d4 <logic_cwu+0x58>
 80011c2:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <logic_cwu+0x6c>)
 80011c4:	685a      	ldr	r2, [r3, #4]
 80011c6:	4b09      	ldr	r3, [pc, #36]	@ (80011ec <logic_cwu+0x70>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	429a      	cmp	r2, r3
 80011cc:	db02      	blt.n	80011d4 <logic_cwu+0x58>
        heating_cwu = 0;
 80011ce:	4b05      	ldr	r3, [pc, #20]	@ (80011e4 <logic_cwu+0x68>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]

    relay3(heating_cwu);
 80011d4:	4b03      	ldr	r3, [pc, #12]	@ (80011e4 <logic_cwu+0x68>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	4618      	mov	r0, r3
 80011da:	f000 fecf 	bl	8001f7c <relay3>
}
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000557 	.word	0x20000557
 80011e4:	20000760 	.word	0x20000760
 80011e8:	20000560 	.word	0x20000560
 80011ec:	2000001c 	.word	0x2000001c
 80011f0:	20000020 	.word	0x20000020

080011f4 <logic_pumps>:

/* =========================================================
 *                POMPY CO + COOLDOWN
 * ========================================================= */
static void logic_pumps(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
    if (heating_cwu)
 80011f8:	4b44      	ldr	r3, [pc, #272]	@ (800130c <logic_pumps+0x118>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d009      	beq.n	8001214 <logic_pumps+0x20>
    {
        relay2(0);
 8001200:	2000      	movs	r0, #0
 8001202:	f000 fe9f 	bl	8001f44 <relay2>
        relay4(0);
 8001206:	2000      	movs	r0, #0
 8001208:	f000 fed2 	bl	8001fb0 <relay4>
        relay5(0);
 800120c:	2000      	movs	r0, #0
 800120e:	f000 fee9 	bl	8001fe4 <relay5>
        return;
 8001212:	e07a      	b.n	800130a <logic_pumps+0x116>
    }

    /* STREFA 1 */
    if (zone_cooldown_active[1])
 8001214:	4b3e      	ldr	r3, [pc, #248]	@ (8001310 <logic_pumps+0x11c>)
 8001216:	785b      	ldrb	r3, [r3, #1]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d010      	beq.n	800123e <logic_pumps+0x4a>
    {
        relay2(1);
 800121c:	2001      	movs	r0, #1
 800121e:	f000 fe91 	bl	8001f44 <relay2>
        if (zone_cooldown_timer[1] >= BOILER_COOLDOWN_TIME)
 8001222:	4b3c      	ldr	r3, [pc, #240]	@ (8001314 <logic_pumps+0x120>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	2b3b      	cmp	r3, #59	@ 0x3b
 8001228:	d91d      	bls.n	8001266 <logic_pumps+0x72>
        {
            zone_cooldown_active[1] = 0;
 800122a:	4b39      	ldr	r3, [pc, #228]	@ (8001310 <logic_pumps+0x11c>)
 800122c:	2200      	movs	r2, #0
 800122e:	705a      	strb	r2, [r3, #1]
            zone_cooldown_timer[1]  = 0;
 8001230:	4b38      	ldr	r3, [pc, #224]	@ (8001314 <logic_pumps+0x120>)
 8001232:	2200      	movs	r2, #0
 8001234:	605a      	str	r2, [r3, #4]
            relay2(0);
 8001236:	2000      	movs	r0, #0
 8001238:	f000 fe84 	bl	8001f44 <relay2>
 800123c:	e013      	b.n	8001266 <logic_pumps+0x72>
        }
    }
    else
        relay2(enable_zone1 && boiler_on && boiler_mode == BOILER_CO1);
 800123e:	4b36      	ldr	r3, [pc, #216]	@ (8001318 <logic_pumps+0x124>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	b2db      	uxtb	r3, r3
 8001244:	2b00      	cmp	r3, #0
 8001246:	d009      	beq.n	800125c <logic_pumps+0x68>
 8001248:	4b34      	ldr	r3, [pc, #208]	@ (800131c <logic_pumps+0x128>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d005      	beq.n	800125c <logic_pumps+0x68>
 8001250:	4b33      	ldr	r3, [pc, #204]	@ (8001320 <logic_pumps+0x12c>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b02      	cmp	r3, #2
 8001256:	d101      	bne.n	800125c <logic_pumps+0x68>
 8001258:	2301      	movs	r3, #1
 800125a:	e000      	b.n	800125e <logic_pumps+0x6a>
 800125c:	2300      	movs	r3, #0
 800125e:	b2db      	uxtb	r3, r3
 8001260:	4618      	mov	r0, r3
 8001262:	f000 fe6f 	bl	8001f44 <relay2>

    /* STREFA 2 */
    if (zone_cooldown_active[2])
 8001266:	4b2a      	ldr	r3, [pc, #168]	@ (8001310 <logic_pumps+0x11c>)
 8001268:	789b      	ldrb	r3, [r3, #2]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d010      	beq.n	8001290 <logic_pumps+0x9c>
    {
        relay4(1);
 800126e:	2001      	movs	r0, #1
 8001270:	f000 fe9e 	bl	8001fb0 <relay4>
        if (zone_cooldown_timer[2] >= BOILER_COOLDOWN_TIME)
 8001274:	4b27      	ldr	r3, [pc, #156]	@ (8001314 <logic_pumps+0x120>)
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	2b3b      	cmp	r3, #59	@ 0x3b
 800127a:	d91d      	bls.n	80012b8 <logic_pumps+0xc4>
        {
            zone_cooldown_active[2] = 0;
 800127c:	4b24      	ldr	r3, [pc, #144]	@ (8001310 <logic_pumps+0x11c>)
 800127e:	2200      	movs	r2, #0
 8001280:	709a      	strb	r2, [r3, #2]
            zone_cooldown_timer[2]  = 0;
 8001282:	4b24      	ldr	r3, [pc, #144]	@ (8001314 <logic_pumps+0x120>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
            relay4(0);
 8001288:	2000      	movs	r0, #0
 800128a:	f000 fe91 	bl	8001fb0 <relay4>
 800128e:	e013      	b.n	80012b8 <logic_pumps+0xc4>
        }
    }
    else
        relay4(enable_zone2 && boiler_on && boiler_mode == BOILER_CO2);
 8001290:	4b24      	ldr	r3, [pc, #144]	@ (8001324 <logic_pumps+0x130>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	b2db      	uxtb	r3, r3
 8001296:	2b00      	cmp	r3, #0
 8001298:	d009      	beq.n	80012ae <logic_pumps+0xba>
 800129a:	4b20      	ldr	r3, [pc, #128]	@ (800131c <logic_pumps+0x128>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d005      	beq.n	80012ae <logic_pumps+0xba>
 80012a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001320 <logic_pumps+0x12c>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b03      	cmp	r3, #3
 80012a8:	d101      	bne.n	80012ae <logic_pumps+0xba>
 80012aa:	2301      	movs	r3, #1
 80012ac:	e000      	b.n	80012b0 <logic_pumps+0xbc>
 80012ae:	2300      	movs	r3, #0
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 fe7c 	bl	8001fb0 <relay4>

    /* STREFA 3 */
    if (zone_cooldown_active[3])
 80012b8:	4b15      	ldr	r3, [pc, #84]	@ (8001310 <logic_pumps+0x11c>)
 80012ba:	78db      	ldrb	r3, [r3, #3]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d010      	beq.n	80012e2 <logic_pumps+0xee>
    {
        relay5(1);
 80012c0:	2001      	movs	r0, #1
 80012c2:	f000 fe8f 	bl	8001fe4 <relay5>
        if (zone_cooldown_timer[3] >= BOILER_COOLDOWN_TIME)
 80012c6:	4b13      	ldr	r3, [pc, #76]	@ (8001314 <logic_pumps+0x120>)
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	2b3b      	cmp	r3, #59	@ 0x3b
 80012cc:	d91d      	bls.n	800130a <logic_pumps+0x116>
        {
            zone_cooldown_active[3] = 0;
 80012ce:	4b10      	ldr	r3, [pc, #64]	@ (8001310 <logic_pumps+0x11c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	70da      	strb	r2, [r3, #3]
            zone_cooldown_timer[3]  = 0;
 80012d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001314 <logic_pumps+0x120>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	60da      	str	r2, [r3, #12]
            relay5(0);
 80012da:	2000      	movs	r0, #0
 80012dc:	f000 fe82 	bl	8001fe4 <relay5>
 80012e0:	e013      	b.n	800130a <logic_pumps+0x116>
        }
    }
    else
        relay5(enable_zone3 && boiler_on && boiler_mode == BOILER_CO3);
 80012e2:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <logic_pumps+0x134>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d009      	beq.n	8001300 <logic_pumps+0x10c>
 80012ec:	4b0b      	ldr	r3, [pc, #44]	@ (800131c <logic_pumps+0x128>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d005      	beq.n	8001300 <logic_pumps+0x10c>
 80012f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <logic_pumps+0x12c>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b04      	cmp	r3, #4
 80012fa:	d101      	bne.n	8001300 <logic_pumps+0x10c>
 80012fc:	2301      	movs	r3, #1
 80012fe:	e000      	b.n	8001302 <logic_pumps+0x10e>
 8001300:	2300      	movs	r3, #0
 8001302:	b2db      	uxtb	r3, r3
 8001304:	4618      	mov	r0, r3
 8001306:	f000 fe6d 	bl	8001fe4 <relay5>
}
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000760 	.word	0x20000760
 8001310:	20000764 	.word	0x20000764
 8001314:	20000768 	.word	0x20000768
 8001318:	20000554 	.word	0x20000554
 800131c:	20000761 	.word	0x20000761
 8001320:	20000762 	.word	0x20000762
 8001324:	20000555 	.word	0x20000555
 8001328:	20000556 	.word	0x20000556

0800132c <logic_boiler>:

/* =========================================================
 *                KOCIOŁ – FSM + HISTER.
 * ========================================================= */
static void logic_boiler(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
    /* ===== CWU ===== */
    if (heating_cwu)
 8001330:	4b75      	ldr	r3, [pc, #468]	@ (8001508 <logic_boiler+0x1dc>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d026      	beq.n	8001386 <logic_boiler+0x5a>
    {
        boiler_mode = BOILER_CWU;
 8001338:	4b74      	ldr	r3, [pc, #464]	@ (800150c <logic_boiler+0x1e0>)
 800133a:	2201      	movs	r2, #1
 800133c:	701a      	strb	r2, [r3, #0]

        if (boiler_on && temperature[0] >= boiler_max)
 800133e:	4b74      	ldr	r3, [pc, #464]	@ (8001510 <logic_boiler+0x1e4>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d009      	beq.n	800135a <logic_boiler+0x2e>
 8001346:	4b73      	ldr	r3, [pc, #460]	@ (8001514 <logic_boiler+0x1e8>)
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	4b73      	ldr	r3, [pc, #460]	@ (8001518 <logic_boiler+0x1ec>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	429a      	cmp	r2, r3
 8001350:	db03      	blt.n	800135a <logic_boiler+0x2e>
            boiler_on = 0;
 8001352:	4b6f      	ldr	r3, [pc, #444]	@ (8001510 <logic_boiler+0x1e4>)
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]
 8001358:	e00f      	b.n	800137a <logic_boiler+0x4e>
        else if (!boiler_on &&
 800135a:	4b6d      	ldr	r3, [pc, #436]	@ (8001510 <logic_boiler+0x1e4>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10b      	bne.n	800137a <logic_boiler+0x4e>
                 temperature[0] <= (boiler_max - boiler_hyst))
 8001362:	4b6c      	ldr	r3, [pc, #432]	@ (8001514 <logic_boiler+0x1e8>)
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	4b6c      	ldr	r3, [pc, #432]	@ (8001518 <logic_boiler+0x1ec>)
 8001368:	6819      	ldr	r1, [r3, #0]
 800136a:	4b6c      	ldr	r3, [pc, #432]	@ (800151c <logic_boiler+0x1f0>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	1acb      	subs	r3, r1, r3
        else if (!boiler_on &&
 8001370:	429a      	cmp	r2, r3
 8001372:	dc02      	bgt.n	800137a <logic_boiler+0x4e>
            boiler_on = 1;
 8001374:	4b66      	ldr	r3, [pc, #408]	@ (8001510 <logic_boiler+0x1e4>)
 8001376:	2201      	movs	r2, #1
 8001378:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 800137a:	4b65      	ldr	r3, [pc, #404]	@ (8001510 <logic_boiler+0x1e4>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f000 fdc4 	bl	8001f0c <relay1>
        return;
 8001384:	e0be      	b.n	8001504 <logic_boiler+0x1d8>
    }

    /* ===== STREFA 1 ===== */
    if (enable_zone1 && room_thermostat_allows(1))
 8001386:	4b66      	ldr	r3, [pc, #408]	@ (8001520 <logic_boiler+0x1f4>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	d033      	beq.n	80013f8 <logic_boiler+0xcc>
 8001390:	2001      	movs	r0, #1
 8001392:	f7ff fe6b 	bl	800106c <room_thermostat_allows>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d02d      	beq.n	80013f8 <logic_boiler+0xcc>
    {
        if (boiler_mode != BOILER_CO1)
 800139c:	4b5b      	ldr	r3, [pc, #364]	@ (800150c <logic_boiler+0x1e0>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d005      	beq.n	80013b0 <logic_boiler+0x84>
        {
            boiler_mode = BOILER_CO1;
 80013a4:	4b59      	ldr	r3, [pc, #356]	@ (800150c <logic_boiler+0x1e0>)
 80013a6:	2202      	movs	r2, #2
 80013a8:	701a      	strb	r2, [r3, #0]
            boiler_on   = 1;
 80013aa:	4b59      	ldr	r3, [pc, #356]	@ (8001510 <logic_boiler+0x1e4>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	701a      	strb	r2, [r3, #0]
        }

        if (boiler_on && temperature[0] >= set_co1)
 80013b0:	4b57      	ldr	r3, [pc, #348]	@ (8001510 <logic_boiler+0x1e4>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d009      	beq.n	80013cc <logic_boiler+0xa0>
 80013b8:	4b56      	ldr	r3, [pc, #344]	@ (8001514 <logic_boiler+0x1e8>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4b59      	ldr	r3, [pc, #356]	@ (8001524 <logic_boiler+0x1f8>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	db03      	blt.n	80013cc <logic_boiler+0xa0>
            boiler_on = 0;
 80013c4:	4b52      	ldr	r3, [pc, #328]	@ (8001510 <logic_boiler+0x1e4>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
 80013ca:	e00f      	b.n	80013ec <logic_boiler+0xc0>
        else if (!boiler_on &&
 80013cc:	4b50      	ldr	r3, [pc, #320]	@ (8001510 <logic_boiler+0x1e4>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d10b      	bne.n	80013ec <logic_boiler+0xc0>
                 temperature[0] <= (set_co1 - hyst_co1))
 80013d4:	4b4f      	ldr	r3, [pc, #316]	@ (8001514 <logic_boiler+0x1e8>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	4b52      	ldr	r3, [pc, #328]	@ (8001524 <logic_boiler+0x1f8>)
 80013da:	6819      	ldr	r1, [r3, #0]
 80013dc:	4b52      	ldr	r3, [pc, #328]	@ (8001528 <logic_boiler+0x1fc>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	1acb      	subs	r3, r1, r3
        else if (!boiler_on &&
 80013e2:	429a      	cmp	r2, r3
 80013e4:	dc02      	bgt.n	80013ec <logic_boiler+0xc0>
            boiler_on = 1;
 80013e6:	4b4a      	ldr	r3, [pc, #296]	@ (8001510 <logic_boiler+0x1e4>)
 80013e8:	2201      	movs	r2, #1
 80013ea:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 80013ec:	4b48      	ldr	r3, [pc, #288]	@ (8001510 <logic_boiler+0x1e4>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f000 fd8b 	bl	8001f0c <relay1>
        return;
 80013f6:	e085      	b.n	8001504 <logic_boiler+0x1d8>
    }

    /* ===== STREFA 2 ===== */
    if (enable_zone2 && room_thermostat_allows(2))
 80013f8:	4b4c      	ldr	r3, [pc, #304]	@ (800152c <logic_boiler+0x200>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d033      	beq.n	800146a <logic_boiler+0x13e>
 8001402:	2002      	movs	r0, #2
 8001404:	f7ff fe32 	bl	800106c <room_thermostat_allows>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d02d      	beq.n	800146a <logic_boiler+0x13e>
    {
        if (boiler_mode != BOILER_CO2)
 800140e:	4b3f      	ldr	r3, [pc, #252]	@ (800150c <logic_boiler+0x1e0>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b03      	cmp	r3, #3
 8001414:	d005      	beq.n	8001422 <logic_boiler+0xf6>
        {
            boiler_mode = BOILER_CO2;
 8001416:	4b3d      	ldr	r3, [pc, #244]	@ (800150c <logic_boiler+0x1e0>)
 8001418:	2203      	movs	r2, #3
 800141a:	701a      	strb	r2, [r3, #0]
            boiler_on   = 1;
 800141c:	4b3c      	ldr	r3, [pc, #240]	@ (8001510 <logic_boiler+0x1e4>)
 800141e:	2201      	movs	r2, #1
 8001420:	701a      	strb	r2, [r3, #0]
        }

        if (boiler_on && temperature[0] >= set_co2)
 8001422:	4b3b      	ldr	r3, [pc, #236]	@ (8001510 <logic_boiler+0x1e4>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d009      	beq.n	800143e <logic_boiler+0x112>
 800142a:	4b3a      	ldr	r3, [pc, #232]	@ (8001514 <logic_boiler+0x1e8>)
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	4b40      	ldr	r3, [pc, #256]	@ (8001530 <logic_boiler+0x204>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	429a      	cmp	r2, r3
 8001434:	db03      	blt.n	800143e <logic_boiler+0x112>
            boiler_on = 0;
 8001436:	4b36      	ldr	r3, [pc, #216]	@ (8001510 <logic_boiler+0x1e4>)
 8001438:	2200      	movs	r2, #0
 800143a:	701a      	strb	r2, [r3, #0]
 800143c:	e00f      	b.n	800145e <logic_boiler+0x132>
        else if (!boiler_on &&
 800143e:	4b34      	ldr	r3, [pc, #208]	@ (8001510 <logic_boiler+0x1e4>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d10b      	bne.n	800145e <logic_boiler+0x132>
                 temperature[0] <= (set_co2 - hyst_co2))
 8001446:	4b33      	ldr	r3, [pc, #204]	@ (8001514 <logic_boiler+0x1e8>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	4b39      	ldr	r3, [pc, #228]	@ (8001530 <logic_boiler+0x204>)
 800144c:	6819      	ldr	r1, [r3, #0]
 800144e:	4b39      	ldr	r3, [pc, #228]	@ (8001534 <logic_boiler+0x208>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	1acb      	subs	r3, r1, r3
        else if (!boiler_on &&
 8001454:	429a      	cmp	r2, r3
 8001456:	dc02      	bgt.n	800145e <logic_boiler+0x132>
            boiler_on = 1;
 8001458:	4b2d      	ldr	r3, [pc, #180]	@ (8001510 <logic_boiler+0x1e4>)
 800145a:	2201      	movs	r2, #1
 800145c:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 800145e:	4b2c      	ldr	r3, [pc, #176]	@ (8001510 <logic_boiler+0x1e4>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f000 fd52 	bl	8001f0c <relay1>
        return;
 8001468:	e04c      	b.n	8001504 <logic_boiler+0x1d8>
    }

    /* ===== STREFA 3 ===== */
    if (enable_zone3 && room_thermostat_allows(3))
 800146a:	4b33      	ldr	r3, [pc, #204]	@ (8001538 <logic_boiler+0x20c>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	b2db      	uxtb	r3, r3
 8001470:	2b00      	cmp	r3, #0
 8001472:	d033      	beq.n	80014dc <logic_boiler+0x1b0>
 8001474:	2003      	movs	r0, #3
 8001476:	f7ff fdf9 	bl	800106c <room_thermostat_allows>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d02d      	beq.n	80014dc <logic_boiler+0x1b0>
    {
        if (boiler_mode != BOILER_CO3)
 8001480:	4b22      	ldr	r3, [pc, #136]	@ (800150c <logic_boiler+0x1e0>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b04      	cmp	r3, #4
 8001486:	d005      	beq.n	8001494 <logic_boiler+0x168>
        {
            boiler_mode = BOILER_CO3;
 8001488:	4b20      	ldr	r3, [pc, #128]	@ (800150c <logic_boiler+0x1e0>)
 800148a:	2204      	movs	r2, #4
 800148c:	701a      	strb	r2, [r3, #0]
            boiler_on   = 1;
 800148e:	4b20      	ldr	r3, [pc, #128]	@ (8001510 <logic_boiler+0x1e4>)
 8001490:	2201      	movs	r2, #1
 8001492:	701a      	strb	r2, [r3, #0]
        }

        if (boiler_on && temperature[0] >= set_co3)
 8001494:	4b1e      	ldr	r3, [pc, #120]	@ (8001510 <logic_boiler+0x1e4>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d009      	beq.n	80014b0 <logic_boiler+0x184>
 800149c:	4b1d      	ldr	r3, [pc, #116]	@ (8001514 <logic_boiler+0x1e8>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b26      	ldr	r3, [pc, #152]	@ (800153c <logic_boiler+0x210>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	db03      	blt.n	80014b0 <logic_boiler+0x184>
            boiler_on = 0;
 80014a8:	4b19      	ldr	r3, [pc, #100]	@ (8001510 <logic_boiler+0x1e4>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	701a      	strb	r2, [r3, #0]
 80014ae:	e00f      	b.n	80014d0 <logic_boiler+0x1a4>
        else if (!boiler_on &&
 80014b0:	4b17      	ldr	r3, [pc, #92]	@ (8001510 <logic_boiler+0x1e4>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d10b      	bne.n	80014d0 <logic_boiler+0x1a4>
                 temperature[0] <= (set_co3 - hyst_co3))
 80014b8:	4b16      	ldr	r3, [pc, #88]	@ (8001514 <logic_boiler+0x1e8>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	4b1f      	ldr	r3, [pc, #124]	@ (800153c <logic_boiler+0x210>)
 80014be:	6819      	ldr	r1, [r3, #0]
 80014c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001540 <logic_boiler+0x214>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	1acb      	subs	r3, r1, r3
        else if (!boiler_on &&
 80014c6:	429a      	cmp	r2, r3
 80014c8:	dc02      	bgt.n	80014d0 <logic_boiler+0x1a4>
            boiler_on = 1;
 80014ca:	4b11      	ldr	r3, [pc, #68]	@ (8001510 <logic_boiler+0x1e4>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 80014d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001510 <logic_boiler+0x1e4>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f000 fd19 	bl	8001f0c <relay1>
        return;
 80014da:	e013      	b.n	8001504 <logic_boiler+0x1d8>
    }

    /* ===== WYJŚCIE ===== */
    if (boiler_mode != BOILER_IDLE)
 80014dc:	4b0b      	ldr	r3, [pc, #44]	@ (800150c <logic_boiler+0x1e0>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d006      	beq.n	80014f2 <logic_boiler+0x1c6>
    {
        start_zone_cooldown(boiler_mode - BOILER_CO1 + 1);
 80014e4:	4b09      	ldr	r3, [pc, #36]	@ (800150c <logic_boiler+0x1e0>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	3b01      	subs	r3, #1
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fe25 	bl	800113c <start_zone_cooldown>
    }

    boiler_mode = BOILER_IDLE;
 80014f2:	4b06      	ldr	r3, [pc, #24]	@ (800150c <logic_boiler+0x1e0>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	701a      	strb	r2, [r3, #0]
    boiler_on   = 0;
 80014f8:	4b05      	ldr	r3, [pc, #20]	@ (8001510 <logic_boiler+0x1e4>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	701a      	strb	r2, [r3, #0]
    relay1(0);
 80014fe:	2000      	movs	r0, #0
 8001500:	f000 fd04 	bl	8001f0c <relay1>
}
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000760 	.word	0x20000760
 800150c:	20000762 	.word	0x20000762
 8001510:	20000761 	.word	0x20000761
 8001514:	20000560 	.word	0x20000560
 8001518:	20000024 	.word	0x20000024
 800151c:	20000028 	.word	0x20000028
 8001520:	20000554 	.word	0x20000554
 8001524:	20000004 	.word	0x20000004
 8001528:	20000008 	.word	0x20000008
 800152c:	20000555 	.word	0x20000555
 8001530:	2000000c 	.word	0x2000000c
 8001534:	20000010 	.word	0x20000010
 8001538:	20000556 	.word	0x20000556
 800153c:	20000014 	.word	0x20000014
 8001540:	20000018 	.word	0x20000018

08001544 <heat>:

/* =========================================================
 *                API
 * ========================================================= */
void heat(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
    logic_cwu();
 8001548:	f7ff fe18 	bl	800117c <logic_cwu>
    logic_pumps();
 800154c:	f7ff fe52 	bl	80011f4 <logic_pumps>
    logic_boiler();
 8001550:	f7ff feec 	bl	800132c <logic_boiler>
}
 8001554:	bf00      	nop
 8001556:	bd80      	pop	{r7, pc}

08001558 <init>:

extern uint8_t rx_buf[RX_BUF_SIZE];


void init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
	HAL_Delay(1000);
 800155c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001560:	f001 fb7c 	bl	8002c5c <HAL_Delay>
	HAL_TIM_Base_Start_IT(&htim6);
 8001564:	4812      	ldr	r0, [pc, #72]	@ (80015b0 <init+0x58>)
 8001566:	f004 fc31 	bl	8005dcc <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800156a:	4812      	ldr	r0, [pc, #72]	@ (80015b4 <init+0x5c>)
 800156c:	f004 fc2e 	bl	8005dcc <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8001570:	4811      	ldr	r0, [pc, #68]	@ (80015b8 <init+0x60>)
 8001572:	f004 fc2b 	bl	8005dcc <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim14);
 8001576:	4811      	ldr	r0, [pc, #68]	@ (80015bc <init+0x64>)
 8001578:	f004 fc28 	bl	8005dcc <HAL_TIM_Base_Start_IT>
    HAL_ADC_Start(&hadc1);
 800157c:	4810      	ldr	r0, [pc, #64]	@ (80015c0 <init+0x68>)
 800157e:	f001 fbd5 	bl	8002d2c <HAL_ADC_Start>
	HAL_ADC_Start_DMA(&hadc1, adc, 8);
 8001582:	2208      	movs	r2, #8
 8001584:	490f      	ldr	r1, [pc, #60]	@ (80015c4 <init+0x6c>)
 8001586:	480e      	ldr	r0, [pc, #56]	@ (80015c0 <init+0x68>)
 8001588:	f001 fd94 	bl	80030b4 <HAL_ADC_Start_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
 800158c:	2214      	movs	r2, #20
 800158e:	490e      	ldr	r1, [pc, #56]	@ (80015c8 <init+0x70>)
 8001590:	480e      	ldr	r0, [pc, #56]	@ (80015cc <init+0x74>)
 8001592:	f004 ffca 	bl	800652a <HAL_UARTEx_ReceiveToIdle_DMA>
    nrf24l01p_rx_init(2476, _250kbps);
 8001596:	2102      	movs	r1, #2
 8001598:	f640 10ac 	movw	r0, #2476	@ 0x9ac
 800159c:	f000 fc10 	bl	8001dc0 <nrf24l01p_rx_init>
    delay_us_init();
 80015a0:	f7ff fc42 	bl	8000e28 <delay_us_init>
    uart_tx_init();
 80015a4:	f001 f8ca 	bl	800273c <uart_tx_init>
    uart_rx_init();
 80015a8:	f001 f9b8 	bl	800291c <uart_rx_init>

}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	2000089c 	.word	0x2000089c
 80015b4:	200008e4 	.word	0x200008e4
 80015b8:	20000974 	.word	0x20000974
 80015bc:	200009bc 	.word	0x200009bc
 80015c0:	200004ac 	.word	0x200004ac
 80015c4:	20000778 	.word	0x20000778
 80015c8:	200007a0 	.word	0x200007a0
 80015cc:	20000d94 	.word	0x20000d94

080015d0 <HAL_GPIO_EXTI_Callback>:

/* =========================================================
 *                GPIO IRQ – NRF
 * ========================================================= */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == NRF24L01P_IRQ_PIN_NUMBER)
 80015da:	88fb      	ldrh	r3, [r7, #6]
 80015dc:	2b80      	cmp	r3, #128	@ 0x80
 80015de:	d102      	bne.n	80015e6 <HAL_GPIO_EXTI_Callback+0x16>
    {
        nrf_rx_flag = 1;
 80015e0:	4b04      	ldr	r3, [pc, #16]	@ (80015f4 <HAL_GPIO_EXTI_Callback+0x24>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	701a      	strb	r2, [r3, #0]
    }
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	2000079d 	.word	0x2000079d

080015f8 <HAL_TIM_PeriodElapsedCallback>:

/* =========================================================
 *                TIMERY
 * ========================================================= */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
    /* ---- 1 ms system tick ---- */
    if (htim->Instance == TIM7)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a1e      	ldr	r2, [pc, #120]	@ (8001680 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d104      	bne.n	8001614 <HAL_TIM_PeriodElapsedCallback+0x1c>
    {
        sys_ms++;
 800160a:	4b1e      	ldr	r3, [pc, #120]	@ (8001684 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	3301      	adds	r3, #1
 8001610:	4a1c      	ldr	r2, [pc, #112]	@ (8001684 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001612:	6013      	str	r3, [r2, #0]
    }

    if (htim->Instance == TIM6)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a1b      	ldr	r2, [pc, #108]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d11a      	bne.n	8001654 <HAL_TIM_PeriodElapsedCallback+0x5c>
    {
        if (zone_cooldown_active[1]) zone_cooldown_timer[1]++;
 800161e:	4b1b      	ldr	r3, [pc, #108]	@ (800168c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001620:	785b      	ldrb	r3, [r3, #1]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d004      	beq.n	8001630 <HAL_TIM_PeriodElapsedCallback+0x38>
 8001626:	4b1a      	ldr	r3, [pc, #104]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	3301      	adds	r3, #1
 800162c:	4a18      	ldr	r2, [pc, #96]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800162e:	6053      	str	r3, [r2, #4]
        if (zone_cooldown_active[2]) zone_cooldown_timer[2]++;
 8001630:	4b16      	ldr	r3, [pc, #88]	@ (800168c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001632:	789b      	ldrb	r3, [r3, #2]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d004      	beq.n	8001642 <HAL_TIM_PeriodElapsedCallback+0x4a>
 8001638:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	3301      	adds	r3, #1
 800163e:	4a14      	ldr	r2, [pc, #80]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001640:	6093      	str	r3, [r2, #8]
        if (zone_cooldown_active[3]) zone_cooldown_timer[3]++;
 8001642:	4b12      	ldr	r3, [pc, #72]	@ (800168c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001644:	78db      	ldrb	r3, [r3, #3]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d004      	beq.n	8001654 <HAL_TIM_PeriodElapsedCallback+0x5c>
 800164a:	4b11      	ldr	r3, [pc, #68]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	3301      	adds	r3, #1
 8001650:	4a0f      	ldr	r2, [pc, #60]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001652:	60d3      	str	r3, [r2, #12]




    /* ---- Nextion refresh ---- */
    if (htim->Instance == TIM14)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a0e      	ldr	r2, [pc, #56]	@ (8001694 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d102      	bne.n	8001664 <HAL_TIM_PeriodElapsedCallback+0x6c>
    {
        uart_tx_flag = 1;
 800165e:	4b0e      	ldr	r3, [pc, #56]	@ (8001698 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001660:	2201      	movs	r2, #1
 8001662:	701a      	strb	r2, [r3, #0]
    }

    /* ---- NRF TX trigger ---- */
    if (htim->Instance == TIM13)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a0c      	ldr	r2, [pc, #48]	@ (800169c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d102      	bne.n	8001674 <HAL_TIM_PeriodElapsedCallback+0x7c>
    {
        rf_flag = 1;
 800166e:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001670:	2201      	movs	r2, #1
 8001672:	701a      	strb	r2, [r3, #0]
    }
}
 8001674:	bf00      	nop
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	40001400 	.word	0x40001400
 8001684:	20000798 	.word	0x20000798
 8001688:	40001000 	.word	0x40001000
 800168c:	20000764 	.word	0x20000764
 8001690:	20000768 	.word	0x20000768
 8001694:	40002000 	.word	0x40002000
 8001698:	2000079c 	.word	0x2000079c
 800169c:	40001c00 	.word	0x40001c00
 80016a0:	2000079e 	.word	0x2000079e

080016a4 <HAL_UARTEx_RxEventCallback>:

/* =========================================================
 *                UART RX → FIFO
 * ========================================================= */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	460b      	mov	r3, r1
 80016ae:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART1)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a08      	ldr	r2, [pc, #32]	@ (80016d8 <HAL_UARTEx_RxEventCallback+0x34>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d109      	bne.n	80016ce <HAL_UARTEx_RxEventCallback+0x2a>
    {
        uart_cmd_push(rx_buf, Size);
 80016ba:	887b      	ldrh	r3, [r7, #2]
 80016bc:	4619      	mov	r1, r3
 80016be:	4807      	ldr	r0, [pc, #28]	@ (80016dc <HAL_UARTEx_RxEventCallback+0x38>)
 80016c0:	f000 ffa6 	bl	8002610 <uart_cmd_push>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
 80016c4:	2220      	movs	r2, #32
 80016c6:	4905      	ldr	r1, [pc, #20]	@ (80016dc <HAL_UARTEx_RxEventCallback+0x38>)
 80016c8:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <HAL_UARTEx_RxEventCallback+0x3c>)
 80016ca:	f004 ff2e 	bl	800652a <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40011000 	.word	0x40011000
 80016dc:	200007a0 	.word	0x200007a0
 80016e0:	20000d94 	.word	0x20000d94

080016e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e8:	f001 fa46 	bl	8002b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ec:	f000 f81a 	bl	8001724 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f0:	f7ff fc14 	bl	8000f1c <MX_GPIO_Init>
  MX_DMA_Init();
 80016f4:	f7ff fbe2 	bl	8000ebc <MX_DMA_Init>
  MX_ADC1_Init();
 80016f8:	f7fe ff24 	bl	8000544 <MX_ADC1_Init>
  MX_TIM10_Init();
 80016fc:	f000 fe84 	bl	8002408 <MX_TIM10_Init>
  MX_TIM14_Init();
 8001700:	f000 feca 	bl	8002498 <MX_TIM14_Init>
  MX_USART1_UART_Init();
 8001704:	f001 f92c 	bl	8002960 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8001708:	f000 fc86 	bl	8002018 <MX_SPI2_Init>
  MX_TIM13_Init();
 800170c:	f000 fea0 	bl	8002450 <MX_TIM13_Init>
  MX_TIM6_Init();
 8001710:	f000 fe24 	bl	800235c <MX_TIM6_Init>
  MX_TIM7_Init();
 8001714:	f000 fe58 	bl	80023c8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  init();
 8001718:	f7ff ff1e 	bl	8001558 <init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


cycle();
 800171c:	f7ff fb48 	bl	8000db0 <cycle>
 8001720:	e7fc      	b.n	800171c <main+0x38>
	...

08001724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b094      	sub	sp, #80	@ 0x50
 8001728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800172a:	f107 031c 	add.w	r3, r7, #28
 800172e:	2234      	movs	r2, #52	@ 0x34
 8001730:	2100      	movs	r1, #0
 8001732:	4618      	mov	r0, r3
 8001734:	f006 f8e2 	bl	80078fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001738:	f107 0308 	add.w	r3, r7, #8
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
 8001746:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001748:	2300      	movs	r3, #0
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	4b28      	ldr	r3, [pc, #160]	@ (80017f0 <SystemClock_Config+0xcc>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001750:	4a27      	ldr	r2, [pc, #156]	@ (80017f0 <SystemClock_Config+0xcc>)
 8001752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001756:	6413      	str	r3, [r2, #64]	@ 0x40
 8001758:	4b25      	ldr	r3, [pc, #148]	@ (80017f0 <SystemClock_Config+0xcc>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001760:	607b      	str	r3, [r7, #4]
 8001762:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001764:	2300      	movs	r3, #0
 8001766:	603b      	str	r3, [r7, #0]
 8001768:	4b22      	ldr	r3, [pc, #136]	@ (80017f4 <SystemClock_Config+0xd0>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a21      	ldr	r2, [pc, #132]	@ (80017f4 <SystemClock_Config+0xd0>)
 800176e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001772:	6013      	str	r3, [r2, #0]
 8001774:	4b1f      	ldr	r3, [pc, #124]	@ (80017f4 <SystemClock_Config+0xd0>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800177c:	603b      	str	r3, [r7, #0]
 800177e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001780:	2302      	movs	r3, #2
 8001782:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001784:	2301      	movs	r3, #1
 8001786:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001788:	2310      	movs	r3, #16
 800178a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800178c:	2302      	movs	r3, #2
 800178e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001790:	2300      	movs	r3, #0
 8001792:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001794:	2308      	movs	r3, #8
 8001796:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001798:	2364      	movs	r3, #100	@ 0x64
 800179a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800179c:	2302      	movs	r3, #2
 800179e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80017a0:	2302      	movs	r3, #2
 80017a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017a4:	2302      	movs	r3, #2
 80017a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a8:	f107 031c 	add.w	r3, r7, #28
 80017ac:	4618      	mov	r0, r3
 80017ae:	f003 f949 	bl	8004a44 <HAL_RCC_OscConfig>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80017b8:	f000 f81e 	bl	80017f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017bc:	230f      	movs	r3, #15
 80017be:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017c0:	2302      	movs	r3, #2
 80017c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c4:	2300      	movs	r3, #0
 80017c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ce:	2300      	movs	r3, #0
 80017d0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80017d2:	f107 0308 	add.w	r3, r7, #8
 80017d6:	2103      	movs	r1, #3
 80017d8:	4618      	mov	r0, r3
 80017da:	f002 ff53 	bl	8004684 <HAL_RCC_ClockConfig>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80017e4:	f000 f808 	bl	80017f8 <Error_Handler>
  }
}
 80017e8:	bf00      	nop
 80017ea:	3750      	adds	r7, #80	@ 0x50
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40007000 	.word	0x40007000

080017f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017fc:	b672      	cpsid	i
}
 80017fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <Error_Handler+0x8>

08001804 <build_nextion_msg>:
// statyczne bufory dla DMA — jeden na każdą wiadomość (bezpieczne dla DMA)
#define NEXTION_MSG_MAX 32
static uint8_t dma_buf[4][NEXTION_MSG_MAX];

static int build_nextion_msg(const char *comp, int temp, uint8_t *outbuf)
{
 8001804:	b480      	push	{r7}
 8001806:	b091      	sub	sp, #68	@ 0x44
 8001808:	af00      	add	r7, sp, #0
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	607a      	str	r2, [r7, #4]
    // ❌ nie wysyłamy ujemnych temperatur
    if (temp < 0) {
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	2b00      	cmp	r3, #0
 8001814:	da02      	bge.n	800181c <build_nextion_msg+0x18>
        return -1;
 8001816:	f04f 33ff 	mov.w	r3, #4294967295
 800181a:	e0d1      	b.n	80019c0 <build_nextion_msg+0x1bc>
    }

    // budujemy: comp.txt="xx.xC" + 0xFF 0xFF 0xFF
    int i = 0;
 800181c:	2300      	movs	r3, #0
 800181e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // component name i ".txt="
    const char *p = comp;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	63bb      	str	r3, [r7, #56]	@ 0x38
    while (*p && i < NEXTION_MSG_MAX) outbuf[i++] = *p++;
 8001824:	e00a      	b.n	800183c <build_nextion_msg+0x38>
 8001826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800182c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800182e:	1c51      	adds	r1, r2, #1
 8001830:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8001832:	4611      	mov	r1, r2
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	440a      	add	r2, r1
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	7013      	strb	r3, [r2, #0]
 800183c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d002      	beq.n	800184a <build_nextion_msg+0x46>
 8001844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001846:	2b1f      	cmp	r3, #31
 8001848:	dded      	ble.n	8001826 <build_nextion_msg+0x22>
    const char suffix[] = ".txt=\"";
 800184a:	4a60      	ldr	r2, [pc, #384]	@ (80019cc <build_nextion_msg+0x1c8>)
 800184c:	f107 0318 	add.w	r3, r7, #24
 8001850:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001854:	6018      	str	r0, [r3, #0]
 8001856:	3304      	adds	r3, #4
 8001858:	8019      	strh	r1, [r3, #0]
 800185a:	3302      	adds	r3, #2
 800185c:	0c0a      	lsrs	r2, r1, #16
 800185e:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < (int)sizeof(suffix)-1 && i < NEXTION_MSG_MAX; k++)
 8001860:	2300      	movs	r3, #0
 8001862:	637b      	str	r3, [r7, #52]	@ 0x34
 8001864:	e00e      	b.n	8001884 <build_nextion_msg+0x80>
        outbuf[i++] = suffix[k];
 8001866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001868:	1c5a      	adds	r2, r3, #1
 800186a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800186c:	461a      	mov	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4413      	add	r3, r2
 8001872:	f107 0118 	add.w	r1, r7, #24
 8001876:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001878:	440a      	add	r2, r1
 800187a:	7812      	ldrb	r2, [r2, #0]
 800187c:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < (int)sizeof(suffix)-1 && i < NEXTION_MSG_MAX; k++)
 800187e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001880:	3301      	adds	r3, #1
 8001882:	637b      	str	r3, [r7, #52]	@ 0x34
 8001884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001886:	2b05      	cmp	r3, #5
 8001888:	dc02      	bgt.n	8001890 <build_nextion_msg+0x8c>
 800188a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800188c:	2b1f      	cmp	r3, #31
 800188e:	ddea      	ble.n	8001866 <build_nextion_msg+0x62>

    // temp jest w dziesiątych (np. 245 -> 24.5)
    int integer = temp / 10;
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	4a4f      	ldr	r2, [pc, #316]	@ (80019d0 <build_nextion_msg+0x1cc>)
 8001894:	fb82 1203 	smull	r1, r2, r2, r3
 8001898:	1092      	asrs	r2, r2, #2
 800189a:	17db      	asrs	r3, r3, #31
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	627b      	str	r3, [r7, #36]	@ 0x24
    int frac = temp % 10;
 80018a0:	68ba      	ldr	r2, [r7, #8]
 80018a2:	4b4b      	ldr	r3, [pc, #300]	@ (80019d0 <build_nextion_msg+0x1cc>)
 80018a4:	fb83 1302 	smull	r1, r3, r3, r2
 80018a8:	1099      	asrs	r1, r3, #2
 80018aa:	17d3      	asrs	r3, r2, #31
 80018ac:	1ac9      	subs	r1, r1, r3
 80018ae:	460b      	mov	r3, r1
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	440b      	add	r3, r1
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	623b      	str	r3, [r7, #32]

    // część całkowita
    char numbuf[8];
    int idx = 0;
 80018ba:	2300      	movs	r3, #0
 80018bc:	633b      	str	r3, [r7, #48]	@ 0x30
    if (integer == 0) numbuf[idx++] = '0';
 80018be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d108      	bne.n	80018d6 <build_nextion_msg+0xd2>
 80018c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018c6:	1c5a      	adds	r2, r3, #1
 80018c8:	633a      	str	r2, [r7, #48]	@ 0x30
 80018ca:	3340      	adds	r3, #64	@ 0x40
 80018cc:	443b      	add	r3, r7
 80018ce:	2230      	movs	r2, #48	@ 0x30
 80018d0:	f803 2c30 	strb.w	r2, [r3, #-48]
 80018d4:	e026      	b.n	8001924 <build_nextion_msg+0x120>
    else {
        int t = integer;
 80018d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (t > 0 && idx < (int)sizeof(numbuf)) {
 80018da:	e01d      	b.n	8001918 <build_nextion_msg+0x114>
            numbuf[idx++] = '0' + (t % 10);
 80018dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018de:	4b3c      	ldr	r3, [pc, #240]	@ (80019d0 <build_nextion_msg+0x1cc>)
 80018e0:	fb83 1302 	smull	r1, r3, r3, r2
 80018e4:	1099      	asrs	r1, r3, #2
 80018e6:	17d3      	asrs	r3, r2, #31
 80018e8:	1ac9      	subs	r1, r1, r3
 80018ea:	460b      	mov	r3, r1
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	440b      	add	r3, r1
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	1ad1      	subs	r1, r2, r3
 80018f4:	b2ca      	uxtb	r2, r1
 80018f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018f8:	1c59      	adds	r1, r3, #1
 80018fa:	6339      	str	r1, [r7, #48]	@ 0x30
 80018fc:	3230      	adds	r2, #48	@ 0x30
 80018fe:	b2d2      	uxtb	r2, r2
 8001900:	3340      	adds	r3, #64	@ 0x40
 8001902:	443b      	add	r3, r7
 8001904:	f803 2c30 	strb.w	r2, [r3, #-48]
            t /= 10;
 8001908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800190a:	4a31      	ldr	r2, [pc, #196]	@ (80019d0 <build_nextion_msg+0x1cc>)
 800190c:	fb82 1203 	smull	r1, r2, r2, r3
 8001910:	1092      	asrs	r2, r2, #2
 8001912:	17db      	asrs	r3, r3, #31
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (t > 0 && idx < (int)sizeof(numbuf)) {
 8001918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800191a:	2b00      	cmp	r3, #0
 800191c:	dd02      	ble.n	8001924 <build_nextion_msg+0x120>
 800191e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001920:	2b07      	cmp	r3, #7
 8001922:	dddb      	ble.n	80018dc <build_nextion_msg+0xd8>
        }
    }

    for (int j = idx-1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001926:	3b01      	subs	r3, #1
 8001928:	62bb      	str	r3, [r7, #40]	@ 0x28
 800192a:	e00e      	b.n	800194a <build_nextion_msg+0x146>
        outbuf[i++] = numbuf[j];
 800192c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800192e:	1c5a      	adds	r2, r3, #1
 8001930:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001932:	461a      	mov	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4413      	add	r3, r2
 8001938:	f107 0110 	add.w	r1, r7, #16
 800193c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800193e:	440a      	add	r2, r1
 8001940:	7812      	ldrb	r2, [r2, #0]
 8001942:	701a      	strb	r2, [r3, #0]
    for (int j = idx-1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001946:	3b01      	subs	r3, #1
 8001948:	62bb      	str	r3, [r7, #40]	@ 0x28
 800194a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800194c:	2b00      	cmp	r3, #0
 800194e:	db02      	blt.n	8001956 <build_nextion_msg+0x152>
 8001950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001952:	2b1f      	cmp	r3, #31
 8001954:	ddea      	ble.n	800192c <build_nextion_msg+0x128>
    // część ułamkowa
   // if (i < NEXTION_MSG_MAX) outbuf[i++] = '.';
    //if (i < NEXTION_MSG_MAX) outbuf[i++] = '0' + frac;

    // 'C' i zamknięcie
    if (i < NEXTION_MSG_MAX) outbuf[i++] = 'C';
 8001956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001958:	2b1f      	cmp	r3, #31
 800195a:	dc07      	bgt.n	800196c <build_nextion_msg+0x168>
 800195c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800195e:	1c5a      	adds	r2, r3, #1
 8001960:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001962:	461a      	mov	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	4413      	add	r3, r2
 8001968:	2243      	movs	r2, #67	@ 0x43
 800196a:	701a      	strb	r2, [r3, #0]
    if (i < NEXTION_MSG_MAX) outbuf[i++] = '"';
 800196c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800196e:	2b1f      	cmp	r3, #31
 8001970:	dc07      	bgt.n	8001982 <build_nextion_msg+0x17e>
 8001972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001974:	1c5a      	adds	r2, r3, #1
 8001976:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001978:	461a      	mov	r2, r3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4413      	add	r3, r2
 800197e:	2222      	movs	r2, #34	@ 0x22
 8001980:	701a      	strb	r2, [r3, #0]

    // terminator Nextion
    if (i + 3 <= NEXTION_MSG_MAX) {
 8001982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001984:	2b1d      	cmp	r3, #29
 8001986:	dc19      	bgt.n	80019bc <build_nextion_msg+0x1b8>
        outbuf[i++] = 0xFF;
 8001988:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800198a:	1c5a      	adds	r2, r3, #1
 800198c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800198e:	461a      	mov	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	4413      	add	r3, r2
 8001994:	22ff      	movs	r2, #255	@ 0xff
 8001996:	701a      	strb	r2, [r3, #0]
        outbuf[i++] = 0xFF;
 8001998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800199a:	1c5a      	adds	r2, r3, #1
 800199c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800199e:	461a      	mov	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4413      	add	r3, r2
 80019a4:	22ff      	movs	r2, #255	@ 0xff
 80019a6:	701a      	strb	r2, [r3, #0]
        outbuf[i++] = 0xFF;
 80019a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019aa:	1c5a      	adds	r2, r3, #1
 80019ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019ae:	461a      	mov	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4413      	add	r3, r2
 80019b4:	22ff      	movs	r2, #255	@ 0xff
 80019b6:	701a      	strb	r2, [r3, #0]
    } else {
        return -1;
    }

    return i;
 80019b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019ba:	e001      	b.n	80019c0 <build_nextion_msg+0x1bc>
        return -1;
 80019bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3744      	adds	r7, #68	@ 0x44
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr
 80019cc:	08007a58 	.word	0x08007a58
 80019d0:	66666667 	.word	0x66666667

080019d4 <SendTemperatureNextion>:


void SendTemperatureNextion(void)
{
 80019d4:	b590      	push	{r4, r7, lr}
 80019d6:	b087      	sub	sp, #28
 80019d8:	af00      	add	r7, sp, #0
    /* ===================== RX z NRF ===================== */
    if (rx_data[0] == 7 && rx_data[1] == 7)
 80019da:	4b2a      	ldr	r3, [pc, #168]	@ (8001a84 <SendTemperatureNextion+0xb0>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b07      	cmp	r3, #7
 80019e0:	d103      	bne.n	80019ea <SendTemperatureNextion+0x16>
 80019e2:	4b28      	ldr	r3, [pc, #160]	@ (8001a84 <SendTemperatureNextion+0xb0>)
 80019e4:	785b      	ldrb	r3, [r3, #1]
 80019e6:	2b07      	cmp	r3, #7
 80019e8:	d009      	beq.n	80019fe <SendTemperatureNextion+0x2a>
    {
        // pakiet synchronizacyjny – nic nie rób
    }
    else
    {
        temperature[2] = (rx_data[0] * 10) ;
 80019ea:	4b26      	ldr	r3, [pc, #152]	@ (8001a84 <SendTemperatureNextion+0xb0>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	461a      	mov	r2, r3
 80019f0:	4613      	mov	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4413      	add	r3, r2
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <SendTemperatureNextion+0xb4>)
 80019fc:	609a      	str	r2, [r3, #8]
    }

    /* ===================== ROUND ROBIN ===================== */
    static uint8_t current_index = 0;

    const char *names[4] = {
 80019fe:	4b23      	ldr	r3, [pc, #140]	@ (8001a8c <SendTemperatureNextion+0xb8>)
 8001a00:	1d3c      	adds	r4, r7, #4
 8001a02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        "t_room",
        "tTemp4"
    };

    /* ===================== BUILD FRAME ===================== */
    int len = build_nextion_msg(
 8001a08:	4b21      	ldr	r3, [pc, #132]	@ (8001a90 <SendTemperatureNextion+0xbc>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	3318      	adds	r3, #24
 8001a10:	443b      	add	r3, r7
 8001a12:	f853 0c14 	ldr.w	r0, [r3, #-20]
 8001a16:	4b1e      	ldr	r3, [pc, #120]	@ (8001a90 <SendTemperatureNextion+0xbc>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a88 <SendTemperatureNextion+0xb4>)
 8001a1e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
        names[current_index],
        temperature[current_index],
        dma_buf[current_index]
 8001a22:	4b1b      	ldr	r3, [pc, #108]	@ (8001a90 <SendTemperatureNextion+0xbc>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	015b      	lsls	r3, r3, #5
 8001a28:	4a1a      	ldr	r2, [pc, #104]	@ (8001a94 <SendTemperatureNextion+0xc0>)
 8001a2a:	4413      	add	r3, r2
    int len = build_nextion_msg(
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	f7ff fee9 	bl	8001804 <build_nextion_msg>
 8001a32:	6178      	str	r0, [r7, #20]
    );

    if (len <= 0)
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	dc09      	bgt.n	8001a4e <SendTemperatureNextion+0x7a>
    {
        current_index = (current_index + 1) & 0x03;
 8001a3a:	4b15      	ldr	r3, [pc, #84]	@ (8001a90 <SendTemperatureNextion+0xbc>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	f003 0303 	and.w	r3, r3, #3
 8001a46:	b2da      	uxtb	r2, r3
 8001a48:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <SendTemperatureNextion+0xbc>)
 8001a4a:	701a      	strb	r2, [r3, #0]
 8001a4c:	e017      	b.n	8001a7e <SendTemperatureNextion+0xaa>
        return;
    }

    /* ===================== TX BUFFER (DMA BACKGROUND) ===================== */
    uart_tx_write(dma_buf[current_index], (uint16_t)len);
 8001a4e:	4b10      	ldr	r3, [pc, #64]	@ (8001a90 <SendTemperatureNextion+0xbc>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	015b      	lsls	r3, r3, #5
 8001a54:	4a0f      	ldr	r2, [pc, #60]	@ (8001a94 <SendTemperatureNextion+0xc0>)
 8001a56:	4413      	add	r3, r2
 8001a58:	697a      	ldr	r2, [r7, #20]
 8001a5a:	b292      	uxth	r2, r2
 8001a5c:	4611      	mov	r1, r2
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f000 fe84 	bl	800276c <uart_tx_write>

    current_index++;
 8001a64:	4b0a      	ldr	r3, [pc, #40]	@ (8001a90 <SendTemperatureNextion+0xbc>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	b2da      	uxtb	r2, r3
 8001a6c:	4b08      	ldr	r3, [pc, #32]	@ (8001a90 <SendTemperatureNextion+0xbc>)
 8001a6e:	701a      	strb	r2, [r3, #0]
    if (current_index >= 4)
 8001a70:	4b07      	ldr	r3, [pc, #28]	@ (8001a90 <SendTemperatureNextion+0xbc>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b03      	cmp	r3, #3
 8001a76:	d902      	bls.n	8001a7e <SendTemperatureNextion+0xaa>
        current_index = 0;
 8001a78:	4b05      	ldr	r3, [pc, #20]	@ (8001a90 <SendTemperatureNextion+0xbc>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	701a      	strb	r2, [r3, #0]
}
 8001a7e:	371c      	adds	r7, #28
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd90      	pop	{r4, r7, pc}
 8001a84:	20000580 	.word	0x20000580
 8001a88:	20000560 	.word	0x20000560
 8001a8c:	08007a80 	.word	0x08007a80
 8001a90:	20000840 	.word	0x20000840
 8001a94:	200007c0 	.word	0x200007c0

08001a98 <cs_high>:
/* ============================================================
 *  GPIO helpers
 * ============================================================ */

static inline void cs_high(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001aa2:	4802      	ldr	r0, [pc, #8]	@ (8001aac <cs_high+0x14>)
 8001aa4:	f002 fdbc 	bl	8004620 <HAL_GPIO_WritePin>
                      NRF24L01P_SPI_CS_PIN_NUMBER,
                      GPIO_PIN_SET);
}
 8001aa8:	bf00      	nop
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40020800 	.word	0x40020800

08001ab0 <cs_low>:

static inline void cs_low(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001aba:	4802      	ldr	r0, [pc, #8]	@ (8001ac4 <cs_low+0x14>)
 8001abc:	f002 fdb0 	bl	8004620 <HAL_GPIO_WritePin>
                      NRF24L01P_SPI_CS_PIN_NUMBER,
                      GPIO_PIN_RESET);
}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	40020800 	.word	0x40020800

08001ac8 <ce_high>:

static inline void ce_high(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8001acc:	2201      	movs	r2, #1
 8001ace:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ad2:	4802      	ldr	r0, [pc, #8]	@ (8001adc <ce_high+0x14>)
 8001ad4:	f002 fda4 	bl	8004620 <HAL_GPIO_WritePin>
                      NRF24L01P_CE_PIN_NUMBER,
                      GPIO_PIN_SET);
}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40020000 	.word	0x40020000

08001ae0 <ce_low>:

static inline void ce_low(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001aea:	4802      	ldr	r0, [pc, #8]	@ (8001af4 <ce_low+0x14>)
 8001aec:	f002 fd98 	bl	8004620 <HAL_GPIO_WritePin>
                      NRF24L01P_CE_PIN_NUMBER,
                      GPIO_PIN_RESET);
}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40020000 	.word	0x40020000

08001af8 <read_register>:
/* ============================================================
 *  SPI low level
 * ============================================================ */

static uint8_t read_register(uint8_t reg)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af02      	add	r7, sp, #8
 8001afe:	4603      	mov	r3, r0
 8001b00:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	73fb      	strb	r3, [r7, #15]
    uint8_t status, val;

    cs_low();
 8001b06:	f7ff ffd3 	bl	8001ab0 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8001b0a:	f107 020e 	add.w	r2, r7, #14
 8001b0e:	f107 010f 	add.w	r1, r7, #15
 8001b12:	f04f 33ff 	mov.w	r3, #4294967295
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	2301      	movs	r3, #1
 8001b1a:	4809      	ldr	r0, [pc, #36]	@ (8001b40 <read_register+0x48>)
 8001b1c:	f003 fcfc 	bl	8005518 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &val, 1, HAL_MAX_DELAY);
 8001b20:	f107 010d 	add.w	r1, r7, #13
 8001b24:	f04f 33ff 	mov.w	r3, #4294967295
 8001b28:	2201      	movs	r2, #1
 8001b2a:	4805      	ldr	r0, [pc, #20]	@ (8001b40 <read_register+0x48>)
 8001b2c:	f003 fbdb 	bl	80052e6 <HAL_SPI_Receive>
    cs_high();
 8001b30:	f7ff ffb2 	bl	8001a98 <cs_high>

    return val;
 8001b34:	7b7b      	ldrb	r3, [r7, #13]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000844 	.word	0x20000844

08001b44 <write_register>:

static void write_register(uint8_t reg, uint8_t value)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	460a      	mov	r2, r1
 8001b4e:	71fb      	strb	r3, [r7, #7]
 8001b50:	4613      	mov	r3, r2
 8001b52:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	f043 0320 	orr.w	r3, r3, #32
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	73fb      	strb	r3, [r7, #15]

    cs_low();
 8001b5e:	f7ff ffa7 	bl	8001ab0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001b62:	f107 010f 	add.w	r1, r7, #15
 8001b66:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	4807      	ldr	r0, [pc, #28]	@ (8001b8c <write_register+0x48>)
 8001b6e:	f003 fa76 	bl	800505e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001b72:	1db9      	adds	r1, r7, #6
 8001b74:	f04f 33ff 	mov.w	r3, #4294967295
 8001b78:	2201      	movs	r2, #1
 8001b7a:	4804      	ldr	r0, [pc, #16]	@ (8001b8c <write_register+0x48>)
 8001b7c:	f003 fa6f 	bl	800505e <HAL_SPI_Transmit>
    cs_high();
 8001b80:	f7ff ff8a 	bl	8001a98 <cs_high>
}
 8001b84:	bf00      	nop
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20000844 	.word	0x20000844

08001b90 <write_address>:

static void write_address(uint8_t reg, const uint8_t *addr, uint8_t len)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	6039      	str	r1, [r7, #0]
 8001b9a:	71fb      	strb	r3, [r7, #7]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	f043 0320 	orr.w	r3, r3, #32
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	73fb      	strb	r3, [r7, #15]

    cs_low();
 8001baa:	f7ff ff81 	bl	8001ab0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001bae:	f107 010f 	add.w	r1, r7, #15
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	4808      	ldr	r0, [pc, #32]	@ (8001bdc <write_address+0x4c>)
 8001bba:	f003 fa50 	bl	800505e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, (uint8_t *)addr, len, HAL_MAX_DELAY);
 8001bbe:	79bb      	ldrb	r3, [r7, #6]
 8001bc0:	b29a      	uxth	r2, r3
 8001bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc6:	6839      	ldr	r1, [r7, #0]
 8001bc8:	4804      	ldr	r0, [pc, #16]	@ (8001bdc <write_address+0x4c>)
 8001bca:	f003 fa48 	bl	800505e <HAL_SPI_Transmit>
    cs_high();
 8001bce:	f7ff ff63 	bl	8001a98 <cs_high>
}
 8001bd2:	bf00      	nop
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000844 	.word	0x20000844

08001be0 <nrf24l01p_reset>:
/* ============================================================
 *  CORE
 * ============================================================ */

void nrf24l01p_reset(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
    cs_high();
 8001be4:	f7ff ff58 	bl	8001a98 <cs_high>
    ce_low();
 8001be8:	f7ff ff7a 	bl	8001ae0 <ce_low>

    write_register(NRF24L01P_REG_CONFIG,     0x08);
 8001bec:	2108      	movs	r1, #8
 8001bee:	2000      	movs	r0, #0
 8001bf0:	f7ff ffa8 	bl	8001b44 <write_register>
    write_register(NRF24L01P_REG_EN_AA,      0x3F);   // ACK ON
 8001bf4:	213f      	movs	r1, #63	@ 0x3f
 8001bf6:	2001      	movs	r0, #1
 8001bf8:	f7ff ffa4 	bl	8001b44 <write_register>
    write_register(NRF24L01P_REG_EN_RXADDR,  0x01);
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	2002      	movs	r0, #2
 8001c00:	f7ff ffa0 	bl	8001b44 <write_register>
    write_register(NRF24L01P_REG_SETUP_AW,   0x03);
 8001c04:	2103      	movs	r1, #3
 8001c06:	2003      	movs	r0, #3
 8001c08:	f7ff ff9c 	bl	8001b44 <write_register>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x13);   // 500us, 3 retry
 8001c0c:	2113      	movs	r1, #19
 8001c0e:	2004      	movs	r0, #4
 8001c10:	f7ff ff98 	bl	8001b44 <write_register>
    write_register(NRF24L01P_REG_RF_CH,      76);
 8001c14:	214c      	movs	r1, #76	@ 0x4c
 8001c16:	2005      	movs	r0, #5
 8001c18:	f7ff ff94 	bl	8001b44 <write_register>
    write_register(NRF24L01P_REG_RF_SETUP,   0x07);
 8001c1c:	2107      	movs	r1, #7
 8001c1e:	2006      	movs	r0, #6
 8001c20:	f7ff ff90 	bl	8001b44 <write_register>
    write_register(NRF24L01P_REG_STATUS,     0x70);
 8001c24:	2170      	movs	r1, #112	@ 0x70
 8001c26:	2007      	movs	r0, #7
 8001c28:	f7ff ff8c 	bl	8001b44 <write_register>
    write_register(NRF24L01P_REG_DYNPD,      0x00);
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	201c      	movs	r0, #28
 8001c30:	f7ff ff88 	bl	8001b44 <write_register>
    write_register(NRF24L01P_REG_FEATURE,    0x00);
 8001c34:	2100      	movs	r1, #0
 8001c36:	201d      	movs	r0, #29
 8001c38:	f7ff ff84 	bl	8001b44 <write_register>

    nrf24l01p_flush_rx_fifo();
 8001c3c:	f000 f8aa 	bl	8001d94 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8001c40:	f000 f892 	bl	8001d68 <nrf24l01p_flush_tx_fifo>
}
 8001c44:	bf00      	nop
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <nrf24l01p_power_up>:

void nrf24l01p_power_up(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 8001c4e:	2000      	movs	r0, #0
 8001c50:	f7ff ff52 	bl	8001af8 <read_register>
 8001c54:	4603      	mov	r3, r0
 8001c56:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 1));
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	f043 0302 	orr.w	r3, r3, #2
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	4619      	mov	r1, r3
 8001c62:	2000      	movs	r0, #0
 8001c64:	f7ff ff6e 	bl	8001b44 <write_register>
}
 8001c68:	bf00      	nop
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <nrf24l01p_prx_mode>:

void nrf24l01p_prx_mode(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 8001c76:	2000      	movs	r0, #0
 8001c78:	f7ff ff3e 	bl	8001af8 <read_register>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 0));
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	f043 0301 	orr.w	r3, r3, #1
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	4619      	mov	r1, r3
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f7ff ff5a 	bl	8001b44 <write_register>
}
 8001c90:	bf00      	nop
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <nrf24l01p_ptx_mode>:

void nrf24l01p_ptx_mode(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 8001c9e:	2000      	movs	r0, #0
 8001ca0:	f7ff ff2a 	bl	8001af8 <read_register>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg & ~(1 << 0));
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	f023 0301 	bic.w	r3, r3, #1
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	f7ff ff46 	bl	8001b44 <write_register>
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <nrf24l01p_set_rf_channel>:
/* ============================================================
 *  RF
 * ============================================================ */

void nrf24l01p_set_rf_channel(channel MHz)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	80fb      	strh	r3, [r7, #6]
    write_register(NRF24L01P_REG_RF_CH, MHz - 2400);
 8001cca:	88fb      	ldrh	r3, [r7, #6]
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	3b60      	subs	r3, #96	@ 0x60
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	2005      	movs	r0, #5
 8001cd6:	f7ff ff35 	bl	8001b44 <write_register>
}
 8001cda:	bf00      	nop
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <nrf24l01p_set_rf_air_data_rate>:

void nrf24l01p_set_rf_air_data_rate(air_data_rate bps)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b084      	sub	sp, #16
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	4603      	mov	r3, r0
 8001cea:	71fb      	strb	r3, [r7, #7]
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 8001cec:	2006      	movs	r0, #6
 8001cee:	f7ff ff03 	bl	8001af8 <read_register>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001cf8:	73fb      	strb	r3, [r7, #15]
    if (bps == _2Mbps)      rf |= (1 << 3);
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d104      	bne.n	8001d0a <nrf24l01p_set_rf_air_data_rate+0x28>
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	f043 0308 	orr.w	r3, r3, #8
 8001d06:	73fb      	strb	r3, [r7, #15]
 8001d08:	e006      	b.n	8001d18 <nrf24l01p_set_rf_air_data_rate+0x36>
    else if (bps == _250kbps) rf |= (1 << 5);
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d103      	bne.n	8001d18 <nrf24l01p_set_rf_air_data_rate+0x36>
 8001d10:	7bfb      	ldrb	r3, [r7, #15]
 8001d12:	f043 0320 	orr.w	r3, r3, #32
 8001d16:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_RF_SETUP, rf);
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	2006      	movs	r0, #6
 8001d1e:	f7ff ff11 	bl	8001b44 <write_register>
}
 8001d22:	bf00      	nop
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <nrf24l01p_set_rf_tx_output_power>:

void nrf24l01p_set_rf_tx_output_power(output_power dBm)
{
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b084      	sub	sp, #16
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	4603      	mov	r3, r0
 8001d32:	71fb      	strb	r3, [r7, #7]
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 8001d34:	2006      	movs	r0, #6
 8001d36:	f7ff fedf 	bl	8001af8 <read_register>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	f023 0306 	bic.w	r3, r3, #6
 8001d40:	73fb      	strb	r3, [r7, #15]
    rf |= (dBm << 1);
 8001d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	b25a      	sxtb	r2, r3
 8001d4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	b25b      	sxtb	r3, r3
 8001d52:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_RF_SETUP, rf);
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
 8001d56:	4619      	mov	r1, r3
 8001d58:	2006      	movs	r0, #6
 8001d5a:	f7ff fef3 	bl	8001b44 <write_register>
}
 8001d5e:	bf00      	nop
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <nrf24l01p_flush_tx_fifo>:
/* ============================================================
 *  FIFO
 * ============================================================ */

void nrf24l01p_flush_tx_fifo(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 8001d6e:	23e1      	movs	r3, #225	@ 0xe1
 8001d70:	71fb      	strb	r3, [r7, #7]
    cs_low();
 8001d72:	f7ff fe9d 	bl	8001ab0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001d76:	1df9      	adds	r1, r7, #7
 8001d78:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	4804      	ldr	r0, [pc, #16]	@ (8001d90 <nrf24l01p_flush_tx_fifo+0x28>)
 8001d80:	f003 f96d 	bl	800505e <HAL_SPI_Transmit>
    cs_high();
 8001d84:	f7ff fe88 	bl	8001a98 <cs_high>
}
 8001d88:	bf00      	nop
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000844 	.word	0x20000844

08001d94 <nrf24l01p_flush_rx_fifo>:

void nrf24l01p_flush_rx_fifo(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
    uint8_t cmd = NRF24L01P_CMD_FLUSH_RX;
 8001d9a:	23e2      	movs	r3, #226	@ 0xe2
 8001d9c:	71fb      	strb	r3, [r7, #7]
    cs_low();
 8001d9e:	f7ff fe87 	bl	8001ab0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001da2:	1df9      	adds	r1, r7, #7
 8001da4:	f04f 33ff 	mov.w	r3, #4294967295
 8001da8:	2201      	movs	r2, #1
 8001daa:	4804      	ldr	r0, [pc, #16]	@ (8001dbc <nrf24l01p_flush_rx_fifo+0x28>)
 8001dac:	f003 f957 	bl	800505e <HAL_SPI_Transmit>
    cs_high();
 8001db0:	f7ff fe72 	bl	8001a98 <cs_high>
}
 8001db4:	bf00      	nop
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20000844 	.word	0x20000844

08001dc0 <nrf24l01p_rx_init>:
/* ============================================================
 *  INIT
 * ============================================================ */

void nrf24l01p_rx_init(channel MHz, air_data_rate bps)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	460a      	mov	r2, r1
 8001dca:	80fb      	strh	r3, [r7, #6]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	717b      	strb	r3, [r7, #5]
    nrf24l01p_reset();
 8001dd0:	f7ff ff06 	bl	8001be0 <nrf24l01p_reset>
    nrf24l01p_prx_mode();
 8001dd4:	f7ff ff4c 	bl	8001c70 <nrf24l01p_prx_mode>
    nrf24l01p_power_up();
 8001dd8:	f7ff ff36 	bl	8001c48 <nrf24l01p_power_up>
    HAL_Delay(2);
 8001ddc:	2002      	movs	r0, #2
 8001dde:	f000 ff3d 	bl	8002c5c <HAL_Delay>

    nrf24l01p_set_rf_channel(MHz);
 8001de2:	88fb      	ldrh	r3, [r7, #6]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff ff6b 	bl	8001cc0 <nrf24l01p_set_rf_channel>
    nrf24l01p_set_rf_air_data_rate(bps);
 8001dea:	797b      	ldrb	r3, [r7, #5]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff ff78 	bl	8001ce2 <nrf24l01p_set_rf_air_data_rate>
    nrf24l01p_set_rf_tx_output_power(_0dBm);
 8001df2:	2003      	movs	r0, #3
 8001df4:	f7ff ff99 	bl	8001d2a <nrf24l01p_set_rf_tx_output_power>

    write_address(NRF24L01P_REG_RX_ADDR_P0, NRF_ADDR, 5);
 8001df8:	2205      	movs	r2, #5
 8001dfa:	4907      	ldr	r1, [pc, #28]	@ (8001e18 <nrf24l01p_rx_init+0x58>)
 8001dfc:	200a      	movs	r0, #10
 8001dfe:	f7ff fec7 	bl	8001b90 <write_address>
    write_register(NRF24L01P_REG_RX_PW_P0, NRF24L01P_PAYLOAD_LENGTH);
 8001e02:	2108      	movs	r1, #8
 8001e04:	2011      	movs	r0, #17
 8001e06:	f7ff fe9d 	bl	8001b44 <write_register>

    ce_high();   // RX ciągle włączony
 8001e0a:	f7ff fe5d 	bl	8001ac8 <ce_high>
}
 8001e0e:	bf00      	nop
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	08007a90 	.word	0x08007a90

08001e1c <nrf24l01p_tx_transmit>:
/* ============================================================
 *  TRANSMIT
 * ============================================================ */

void nrf24l01p_tx_transmit(uint8_t *payload)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
    // skasuj wszystkie flagi IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001e24:	2170      	movs	r1, #112	@ 0x70
 8001e26:	2007      	movs	r0, #7
 8001e28:	f7ff fe8c 	bl	8001b44 <write_register>

    // FIFO musi być puste
    nrf24l01p_flush_tx_fifo();
 8001e2c:	f7ff ff9c 	bl	8001d68 <nrf24l01p_flush_tx_fifo>

    // załaduj payload
    uint8_t cmd = NRF24L01P_CMD_W_TX_PAYLOAD;
 8001e30:	23a0      	movs	r3, #160	@ 0xa0
 8001e32:	73fb      	strb	r3, [r7, #15]
    cs_low();
 8001e34:	f7ff fe3c 	bl	8001ab0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001e38:	f107 010f 	add.w	r1, r7, #15
 8001e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e40:	2201      	movs	r2, #1
 8001e42:	480b      	ldr	r0, [pc, #44]	@ (8001e70 <nrf24l01p_tx_transmit+0x54>)
 8001e44:	f003 f90b 	bl	800505e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 8001e48:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4c:	2208      	movs	r2, #8
 8001e4e:	6879      	ldr	r1, [r7, #4]
 8001e50:	4807      	ldr	r0, [pc, #28]	@ (8001e70 <nrf24l01p_tx_transmit+0x54>)
 8001e52:	f003 f904 	bl	800505e <HAL_SPI_Transmit>
    cs_high();
 8001e56:	f7ff fe1f 	bl	8001a98 <cs_high>

    // impuls CE (>=10 µs)
    ce_high();
 8001e5a:	f7ff fe35 	bl	8001ac8 <ce_high>
    delay_us(20);
 8001e5e:	2014      	movs	r0, #20
 8001e60:	f7ff f80a 	bl	8000e78 <delay_us>
    ce_low();
 8001e64:	f7ff fe3c 	bl	8001ae0 <ce_low>
}
 8001e68:	bf00      	nop
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	20000844 	.word	0x20000844

08001e74 <nrf24l01p_rx_receive>:
        write_register(NRF24L01P_REG_STATUS, (1 << 4));
    }
}

void nrf24l01p_rx_receive(uint8_t *rx_payload)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
    uint8_t cmd = NRF24L01P_CMD_R_RX_PAYLOAD;
 8001e7c:	2361      	movs	r3, #97	@ 0x61
 8001e7e:	73fb      	strb	r3, [r7, #15]
    cs_low();
 8001e80:	f7ff fe16 	bl	8001ab0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001e84:	f107 010f 	add.w	r1, r7, #15
 8001e88:	f04f 33ff 	mov.w	r3, #4294967295
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	480a      	ldr	r0, [pc, #40]	@ (8001eb8 <nrf24l01p_rx_receive+0x44>)
 8001e90:	f003 f8e5 	bl	800505e <HAL_SPI_Transmit>
    HAL_SPI_Receive(NRF24L01P_SPI, rx_payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 8001e94:	f04f 33ff 	mov.w	r3, #4294967295
 8001e98:	2208      	movs	r2, #8
 8001e9a:	6879      	ldr	r1, [r7, #4]
 8001e9c:	4806      	ldr	r0, [pc, #24]	@ (8001eb8 <nrf24l01p_rx_receive+0x44>)
 8001e9e:	f003 fa22 	bl	80052e6 <HAL_SPI_Receive>
    cs_high();
 8001ea2:	f7ff fdf9 	bl	8001a98 <cs_high>

    write_register(NRF24L01P_REG_STATUS, (1 << 6)); // RX_DR
 8001ea6:	2140      	movs	r1, #64	@ 0x40
 8001ea8:	2007      	movs	r0, #7
 8001eaa:	f7ff fe4b 	bl	8001b44 <write_register>
}
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20000844 	.word	0x20000844

08001ebc <nrf24l01p_switch_rx_to_tx>:
/**
 * @brief Przełączenie z RX do TX (bez wysyłania danych)
 *        Zawsze wołaj PRZED nrf24l01p_tx_transmit()
 */
void nrf24l01p_switch_rx_to_tx(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
    // 1️⃣ ZAWSZE CE LOW przed zmianą trybu
    ce_low();
 8001ec0:	f7ff fe0e 	bl	8001ae0 <ce_low>

    // 2️⃣ Skasuj wszystkie flagi IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001ec4:	2170      	movs	r1, #112	@ 0x70
 8001ec6:	2007      	movs	r0, #7
 8001ec8:	f7ff fe3c 	bl	8001b44 <write_register>

    // 3️⃣ Wyczyść FIFO
    nrf24l01p_flush_rx_fifo();
 8001ecc:	f7ff ff62 	bl	8001d94 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8001ed0:	f7ff ff4a 	bl	8001d68 <nrf24l01p_flush_tx_fifo>

    // 4️⃣ Tryb TX
    nrf24l01p_ptx_mode();
 8001ed4:	f7ff fee0 	bl	8001c98 <nrf24l01p_ptx_mode>

    // 5️⃣ Czas przejścia STBY->TX (datasheet)
    delay_us(130);
 8001ed8:	2082      	movs	r0, #130	@ 0x82
 8001eda:	f7fe ffcd 	bl	8000e78 <delay_us>
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <nrf24l01p_switch_tx_to_rx>:
/**
 * @brief Przełączenie z TX do RX (powrót do nasłuchu)
 *        Wołaj PO wysłaniu danych
 */
void nrf24l01p_switch_tx_to_rx(void)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	af00      	add	r7, sp, #0
    // 1️⃣ CE LOW
    ce_low();
 8001ee6:	f7ff fdfb 	bl	8001ae0 <ce_low>

    // 2️⃣ Skasuj IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001eea:	2170      	movs	r1, #112	@ 0x70
 8001eec:	2007      	movs	r0, #7
 8001eee:	f7ff fe29 	bl	8001b44 <write_register>

    // 3️⃣ Wyczyść FIFO
    nrf24l01p_flush_tx_fifo();
 8001ef2:	f7ff ff39 	bl	8001d68 <nrf24l01p_flush_tx_fifo>
    nrf24l01p_flush_rx_fifo();
 8001ef6:	f7ff ff4d 	bl	8001d94 <nrf24l01p_flush_rx_fifo>

    // 4️⃣ Tryb RX
    nrf24l01p_prx_mode();
 8001efa:	f7ff feb9 	bl	8001c70 <nrf24l01p_prx_mode>

    // 5️⃣ Czas STBY->RX
    delay_us(130);
 8001efe:	2082      	movs	r0, #130	@ 0x82
 8001f00:	f7fe ffba 	bl	8000e78 <delay_us>

    // 6️⃣ Start nasłuchu
    ce_high();
 8001f04:	f7ff fde0 	bl	8001ac8 <ce_high>
}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <relay1>:




void relay1(uint8_t state)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d106      	bne.n	8001f2a <relay1+0x1e>
	{
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_RESET);
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f22:	4807      	ldr	r0, [pc, #28]	@ (8001f40 <relay1+0x34>)
 8001f24:	f002 fb7c 	bl	8004620 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
	}
}
 8001f28:	e005      	b.n	8001f36 <relay1+0x2a>
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f30:	4803      	ldr	r0, [pc, #12]	@ (8001f40 <relay1+0x34>)
 8001f32:	f002 fb75 	bl	8004620 <HAL_GPIO_WritePin>
}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40020400 	.word	0x40020400

08001f44 <relay2>:


void relay2(uint8_t state)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d106      	bne.n	8001f62 <relay2+0x1e>
	{
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_RESET);
 8001f54:	2200      	movs	r2, #0
 8001f56:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f5a:	4807      	ldr	r0, [pc, #28]	@ (8001f78 <relay2+0x34>)
 8001f5c:	f002 fb60 	bl	8004620 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
	}
}
 8001f60:	e005      	b.n	8001f6e <relay2+0x2a>
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 8001f62:	2201      	movs	r2, #1
 8001f64:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f68:	4803      	ldr	r0, [pc, #12]	@ (8001f78 <relay2+0x34>)
 8001f6a:	f002 fb59 	bl	8004620 <HAL_GPIO_WritePin>
}
 8001f6e:	bf00      	nop
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40020400 	.word	0x40020400

08001f7c <relay3>:


void relay3(uint8_t state)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d105      	bne.n	8001f98 <relay3+0x1c>
	{
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_RESET);
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	2180      	movs	r1, #128	@ 0x80
 8001f90:	4806      	ldr	r0, [pc, #24]	@ (8001fac <relay3+0x30>)
 8001f92:	f002 fb45 	bl	8004620 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
	}
}
 8001f96:	e004      	b.n	8001fa2 <relay3+0x26>
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 8001f98:	2201      	movs	r2, #1
 8001f9a:	2180      	movs	r1, #128	@ 0x80
 8001f9c:	4803      	ldr	r0, [pc, #12]	@ (8001fac <relay3+0x30>)
 8001f9e:	f002 fb3f 	bl	8004620 <HAL_GPIO_WritePin>
}
 8001fa2:	bf00      	nop
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40020400 	.word	0x40020400

08001fb0 <relay4>:

void relay4(uint8_t state)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001fba:	79fb      	ldrb	r3, [r7, #7]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d105      	bne.n	8001fcc <relay4+0x1c>
	{
		HAL_GPIO_WritePin(OUT4_GPIO_Port, OUT4_Pin, GPIO_PIN_RESET);
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	2140      	movs	r1, #64	@ 0x40
 8001fc4:	4806      	ldr	r0, [pc, #24]	@ (8001fe0 <relay4+0x30>)
 8001fc6:	f002 fb2b 	bl	8004620 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT4_GPIO_Port, OUT4_Pin, GPIO_PIN_SET);
	}
}
 8001fca:	e004      	b.n	8001fd6 <relay4+0x26>
		HAL_GPIO_WritePin(OUT4_GPIO_Port, OUT4_Pin, GPIO_PIN_SET);
 8001fcc:	2201      	movs	r2, #1
 8001fce:	2140      	movs	r1, #64	@ 0x40
 8001fd0:	4803      	ldr	r0, [pc, #12]	@ (8001fe0 <relay4+0x30>)
 8001fd2:	f002 fb25 	bl	8004620 <HAL_GPIO_WritePin>
}
 8001fd6:	bf00      	nop
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40020400 	.word	0x40020400

08001fe4 <relay5>:


void relay5(uint8_t state)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d105      	bne.n	8002000 <relay5+0x1c>
	{
		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	2120      	movs	r1, #32
 8001ff8:	4806      	ldr	r0, [pc, #24]	@ (8002014 <relay5+0x30>)
 8001ffa:	f002 fb11 	bl	8004620 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
	}
}
 8001ffe:	e004      	b.n	800200a <relay5+0x26>
		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
 8002000:	2201      	movs	r2, #1
 8002002:	2120      	movs	r1, #32
 8002004:	4803      	ldr	r0, [pc, #12]	@ (8002014 <relay5+0x30>)
 8002006:	f002 fb0b 	bl	8004620 <HAL_GPIO_WritePin>
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40020400 	.word	0x40020400

08002018 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800201c:	4b17      	ldr	r3, [pc, #92]	@ (800207c <MX_SPI2_Init+0x64>)
 800201e:	4a18      	ldr	r2, [pc, #96]	@ (8002080 <MX_SPI2_Init+0x68>)
 8002020:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002022:	4b16      	ldr	r3, [pc, #88]	@ (800207c <MX_SPI2_Init+0x64>)
 8002024:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002028:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800202a:	4b14      	ldr	r3, [pc, #80]	@ (800207c <MX_SPI2_Init+0x64>)
 800202c:	2200      	movs	r2, #0
 800202e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002030:	4b12      	ldr	r3, [pc, #72]	@ (800207c <MX_SPI2_Init+0x64>)
 8002032:	2200      	movs	r2, #0
 8002034:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002036:	4b11      	ldr	r3, [pc, #68]	@ (800207c <MX_SPI2_Init+0x64>)
 8002038:	2200      	movs	r2, #0
 800203a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800203c:	4b0f      	ldr	r3, [pc, #60]	@ (800207c <MX_SPI2_Init+0x64>)
 800203e:	2200      	movs	r2, #0
 8002040:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002042:	4b0e      	ldr	r3, [pc, #56]	@ (800207c <MX_SPI2_Init+0x64>)
 8002044:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002048:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800204a:	4b0c      	ldr	r3, [pc, #48]	@ (800207c <MX_SPI2_Init+0x64>)
 800204c:	2230      	movs	r2, #48	@ 0x30
 800204e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002050:	4b0a      	ldr	r3, [pc, #40]	@ (800207c <MX_SPI2_Init+0x64>)
 8002052:	2200      	movs	r2, #0
 8002054:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002056:	4b09      	ldr	r3, [pc, #36]	@ (800207c <MX_SPI2_Init+0x64>)
 8002058:	2200      	movs	r2, #0
 800205a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800205c:	4b07      	ldr	r3, [pc, #28]	@ (800207c <MX_SPI2_Init+0x64>)
 800205e:	2200      	movs	r2, #0
 8002060:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002062:	4b06      	ldr	r3, [pc, #24]	@ (800207c <MX_SPI2_Init+0x64>)
 8002064:	220a      	movs	r2, #10
 8002066:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002068:	4804      	ldr	r0, [pc, #16]	@ (800207c <MX_SPI2_Init+0x64>)
 800206a:	f002 ff6f 	bl	8004f4c <HAL_SPI_Init>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002074:	f7ff fbc0 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002078:	bf00      	nop
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20000844 	.word	0x20000844
 8002080:	40003800 	.word	0x40003800

08002084 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b08a      	sub	sp, #40	@ 0x28
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208c:	f107 0314 	add.w	r3, r7, #20
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	60da      	str	r2, [r3, #12]
 800209a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a2c      	ldr	r2, [pc, #176]	@ (8002154 <HAL_SPI_MspInit+0xd0>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d152      	bne.n	800214c <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	613b      	str	r3, [r7, #16]
 80020aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002158 <HAL_SPI_MspInit+0xd4>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	4a2a      	ldr	r2, [pc, #168]	@ (8002158 <HAL_SPI_MspInit+0xd4>)
 80020b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020b6:	4b28      	ldr	r3, [pc, #160]	@ (8002158 <HAL_SPI_MspInit+0xd4>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020be:	613b      	str	r3, [r7, #16]
 80020c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	4b24      	ldr	r3, [pc, #144]	@ (8002158 <HAL_SPI_MspInit+0xd4>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ca:	4a23      	ldr	r2, [pc, #140]	@ (8002158 <HAL_SPI_MspInit+0xd4>)
 80020cc:	f043 0304 	orr.w	r3, r3, #4
 80020d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d2:	4b21      	ldr	r3, [pc, #132]	@ (8002158 <HAL_SPI_MspInit+0xd4>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	60bb      	str	r3, [r7, #8]
 80020e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002158 <HAL_SPI_MspInit+0xd4>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002158 <HAL_SPI_MspInit+0xd4>)
 80020e8:	f043 0302 	orr.w	r3, r3, #2
 80020ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002158 <HAL_SPI_MspInit+0xd4>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	60bb      	str	r3, [r7, #8]
 80020f8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020fa:	230c      	movs	r3, #12
 80020fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fe:	2302      	movs	r3, #2
 8002100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002106:	2303      	movs	r3, #3
 8002108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800210a:	2305      	movs	r3, #5
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800210e:	f107 0314 	add.w	r3, r7, #20
 8002112:	4619      	mov	r1, r3
 8002114:	4811      	ldr	r0, [pc, #68]	@ (800215c <HAL_SPI_MspInit+0xd8>)
 8002116:	f002 f907 	bl	8004328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800211a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800211e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002128:	2303      	movs	r3, #3
 800212a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800212c:	2305      	movs	r3, #5
 800212e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002130:	f107 0314 	add.w	r3, r7, #20
 8002134:	4619      	mov	r1, r3
 8002136:	480a      	ldr	r0, [pc, #40]	@ (8002160 <HAL_SPI_MspInit+0xdc>)
 8002138:	f002 f8f6 	bl	8004328 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800213c:	2200      	movs	r2, #0
 800213e:	2100      	movs	r1, #0
 8002140:	2024      	movs	r0, #36	@ 0x24
 8002142:	f001 fcb8 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002146:	2024      	movs	r0, #36	@ 0x24
 8002148:	f001 fcd1 	bl	8003aee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800214c:	bf00      	nop
 800214e:	3728      	adds	r7, #40	@ 0x28
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40003800 	.word	0x40003800
 8002158:	40023800 	.word	0x40023800
 800215c:	40020800 	.word	0x40020800
 8002160:	40020400 	.word	0x40020400

08002164 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	607b      	str	r3, [r7, #4]
 800216e:	4b10      	ldr	r3, [pc, #64]	@ (80021b0 <HAL_MspInit+0x4c>)
 8002170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002172:	4a0f      	ldr	r2, [pc, #60]	@ (80021b0 <HAL_MspInit+0x4c>)
 8002174:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002178:	6453      	str	r3, [r2, #68]	@ 0x44
 800217a:	4b0d      	ldr	r3, [pc, #52]	@ (80021b0 <HAL_MspInit+0x4c>)
 800217c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800217e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002182:	607b      	str	r3, [r7, #4]
 8002184:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	603b      	str	r3, [r7, #0]
 800218a:	4b09      	ldr	r3, [pc, #36]	@ (80021b0 <HAL_MspInit+0x4c>)
 800218c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218e:	4a08      	ldr	r2, [pc, #32]	@ (80021b0 <HAL_MspInit+0x4c>)
 8002190:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002194:	6413      	str	r3, [r2, #64]	@ 0x40
 8002196:	4b06      	ldr	r3, [pc, #24]	@ (80021b0 <HAL_MspInit+0x4c>)
 8002198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800219e:	603b      	str	r3, [r7, #0]
 80021a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	40023800 	.word	0x40023800

080021b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021b8:	bf00      	nop
 80021ba:	e7fd      	b.n	80021b8 <NMI_Handler+0x4>

080021bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021c0:	bf00      	nop
 80021c2:	e7fd      	b.n	80021c0 <HardFault_Handler+0x4>

080021c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021c8:	bf00      	nop
 80021ca:	e7fd      	b.n	80021c8 <MemManage_Handler+0x4>

080021cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021d0:	bf00      	nop
 80021d2:	e7fd      	b.n	80021d0 <BusFault_Handler+0x4>

080021d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021d8:	bf00      	nop
 80021da:	e7fd      	b.n	80021d8 <UsageFault_Handler+0x4>

080021dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr

080021ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ea:	b480      	push	{r7}
 80021ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800220a:	f000 fd07 	bl	8002c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002218:	4802      	ldr	r0, [pc, #8]	@ (8002224 <ADC_IRQHandler+0x10>)
 800221a:	f000 fe3b 	bl	8002e94 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800221e:	bf00      	nop
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	200004ac 	.word	0x200004ac

08002228 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ_Pin);
 800222c:	2080      	movs	r0, #128	@ 0x80
 800222e:	f002 fa11 	bl	8004654 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800223c:	4802      	ldr	r0, [pc, #8]	@ (8002248 <SPI2_IRQHandler+0x10>)
 800223e:	f003 fb15 	bl	800586c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000844 	.word	0x20000844

0800224c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002250:	4802      	ldr	r0, [pc, #8]	@ (800225c <USART1_IRQHandler+0x10>)
 8002252:	f004 f9c3 	bl	80065dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	20000d94 	.word	0x20000d94

08002260 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8002264:	4802      	ldr	r0, [pc, #8]	@ (8002270 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8002266:	f003 fe21 	bl	8005eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20000974 	.word	0x20000974

08002274 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002278:	4802      	ldr	r0, [pc, #8]	@ (8002284 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800227a:	f003 fe17 	bl	8005eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	200009bc 	.word	0x200009bc

08002288 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800228c:	4802      	ldr	r0, [pc, #8]	@ (8002298 <TIM6_IRQHandler+0x10>)
 800228e:	f003 fe0d 	bl	8005eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	2000089c 	.word	0x2000089c

0800229c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80022a0:	4802      	ldr	r0, [pc, #8]	@ (80022ac <TIM7_IRQHandler+0x10>)
 80022a2:	f003 fe03 	bl	8005eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	200008e4 	.word	0x200008e4

080022b0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <DMA2_Stream0_IRQHandler+0x10>)
 80022b6:	f001 fdcd 	bl	8003e54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	200004f4 	.word	0x200004f4

080022c4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80022c8:	4802      	ldr	r0, [pc, #8]	@ (80022d4 <DMA2_Stream2_IRQHandler+0x10>)
 80022ca:	f001 fdc3 	bl	8003e54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000ddc 	.word	0x20000ddc

080022d8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80022dc:	4802      	ldr	r0, [pc, #8]	@ (80022e8 <DMA2_Stream7_IRQHandler+0x10>)
 80022de:	f001 fdb9 	bl	8003e54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20000e3c 	.word	0x20000e3c

080022ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022f0:	4b06      	ldr	r3, [pc, #24]	@ (800230c <SystemInit+0x20>)
 80022f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022f6:	4a05      	ldr	r2, [pc, #20]	@ (800230c <SystemInit+0x20>)
 80022f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002300:	bf00      	nop
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	e000ed00 	.word	0xe000ed00

08002310 <NTC_ADC2Temperature>:
  -442, -461, -482, -507, -534, -567, -608,
  -663, -751, -839
};


int NTC_ADC2Temperature(unsigned int adc_value){
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]

  int p1,p2;

  p1 = NTC_table[ (adc_value >> 4)  ];
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	091b      	lsrs	r3, r3, #4
 800231c:	4a0e      	ldr	r2, [pc, #56]	@ (8002358 <NTC_ADC2Temperature+0x48>)
 800231e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002322:	60fb      	str	r3, [r7, #12]
  p2 = NTC_table[ (adc_value >> 4)+1];
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	091b      	lsrs	r3, r3, #4
 8002328:	3301      	adds	r3, #1
 800232a:	4a0b      	ldr	r2, [pc, #44]	@ (8002358 <NTC_ADC2Temperature+0x48>)
 800232c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002330:	60bb      	str	r3, [r7, #8]

  /* Interpolate between both points. */
  return p1 - ( (p1-p2) * (adc_value & 0x000F) ) / 16;
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	68f9      	ldr	r1, [r7, #12]
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	1acb      	subs	r3, r1, r3
 800233a:	4619      	mov	r1, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f003 030f 	and.w	r3, r3, #15
 8002342:	fb01 f303 	mul.w	r3, r1, r3
 8002346:	091b      	lsrs	r3, r3, #4
 8002348:	1ad3      	subs	r3, r2, r3
};
 800234a:	4618      	mov	r0, r3
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	20000034 	.word	0x20000034

0800235c <MX_TIM6_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002362:	463b      	mov	r3, r7
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800236a:	4b15      	ldr	r3, [pc, #84]	@ (80023c0 <MX_TIM6_Init+0x64>)
 800236c:	4a15      	ldr	r2, [pc, #84]	@ (80023c4 <MX_TIM6_Init+0x68>)
 800236e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1599;
 8002370:	4b13      	ldr	r3, [pc, #76]	@ (80023c0 <MX_TIM6_Init+0x64>)
 8002372:	f240 623f 	movw	r2, #1599	@ 0x63f
 8002376:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002378:	4b11      	ldr	r3, [pc, #68]	@ (80023c0 <MX_TIM6_Init+0x64>)
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 62499;
 800237e:	4b10      	ldr	r3, [pc, #64]	@ (80023c0 <MX_TIM6_Init+0x64>)
 8002380:	f24f 4223 	movw	r2, #62499	@ 0xf423
 8002384:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002386:	4b0e      	ldr	r3, [pc, #56]	@ (80023c0 <MX_TIM6_Init+0x64>)
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800238c:	480c      	ldr	r0, [pc, #48]	@ (80023c0 <MX_TIM6_Init+0x64>)
 800238e:	f003 fccd 	bl	8005d2c <HAL_TIM_Base_Init>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002398:	f7ff fa2e 	bl	80017f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800239c:	2300      	movs	r3, #0
 800239e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023a0:	2300      	movs	r3, #0
 80023a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80023a4:	463b      	mov	r3, r7
 80023a6:	4619      	mov	r1, r3
 80023a8:	4805      	ldr	r0, [pc, #20]	@ (80023c0 <MX_TIM6_Init+0x64>)
 80023aa:	f003 ff3d 	bl	8006228 <HAL_TIMEx_MasterConfigSynchronization>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80023b4:	f7ff fa20 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80023b8:	bf00      	nop
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	2000089c 	.word	0x2000089c
 80023c4:	40001000 	.word	0x40001000

080023c8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM7_Init 0 */

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80023cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002400 <MX_TIM7_Init+0x38>)
 80023ce:	4a0d      	ldr	r2, [pc, #52]	@ (8002404 <MX_TIM7_Init+0x3c>)
 80023d0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1;
 80023d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002400 <MX_TIM7_Init+0x38>)
 80023d4:	2201      	movs	r2, #1
 80023d6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023d8:	4b09      	ldr	r3, [pc, #36]	@ (8002400 <MX_TIM7_Init+0x38>)
 80023da:	2200      	movs	r2, #0
 80023dc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49999;
 80023de:	4b08      	ldr	r3, [pc, #32]	@ (8002400 <MX_TIM7_Init+0x38>)
 80023e0:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80023e4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023e6:	4b06      	ldr	r3, [pc, #24]	@ (8002400 <MX_TIM7_Init+0x38>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80023ec:	4804      	ldr	r0, [pc, #16]	@ (8002400 <MX_TIM7_Init+0x38>)
 80023ee:	f003 fc9d 	bl	8005d2c <HAL_TIM_Base_Init>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <MX_TIM7_Init+0x34>
  {
    Error_Handler();
 80023f8:	f7ff f9fe 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80023fc:	bf00      	nop
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	200008e4 	.word	0x200008e4
 8002404:	40001400 	.word	0x40001400

08002408 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800240c:	4b0e      	ldr	r3, [pc, #56]	@ (8002448 <MX_TIM10_Init+0x40>)
 800240e:	4a0f      	ldr	r2, [pc, #60]	@ (800244c <MX_TIM10_Init+0x44>)
 8002410:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8002412:	4b0d      	ldr	r3, [pc, #52]	@ (8002448 <MX_TIM10_Init+0x40>)
 8002414:	2200      	movs	r2, #0
 8002416:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002418:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <MX_TIM10_Init+0x40>)
 800241a:	2200      	movs	r2, #0
 800241c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800241e:	4b0a      	ldr	r3, [pc, #40]	@ (8002448 <MX_TIM10_Init+0x40>)
 8002420:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002424:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002426:	4b08      	ldr	r3, [pc, #32]	@ (8002448 <MX_TIM10_Init+0x40>)
 8002428:	2200      	movs	r2, #0
 800242a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800242c:	4b06      	ldr	r3, [pc, #24]	@ (8002448 <MX_TIM10_Init+0x40>)
 800242e:	2200      	movs	r2, #0
 8002430:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002432:	4805      	ldr	r0, [pc, #20]	@ (8002448 <MX_TIM10_Init+0x40>)
 8002434:	f003 fc7a 	bl	8005d2c <HAL_TIM_Base_Init>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800243e:	f7ff f9db 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002442:	bf00      	nop
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	2000092c 	.word	0x2000092c
 800244c:	40014400 	.word	0x40014400

08002450 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002454:	4b0e      	ldr	r3, [pc, #56]	@ (8002490 <MX_TIM13_Init+0x40>)
 8002456:	4a0f      	ldr	r2, [pc, #60]	@ (8002494 <MX_TIM13_Init+0x44>)
 8002458:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 799;
 800245a:	4b0d      	ldr	r3, [pc, #52]	@ (8002490 <MX_TIM13_Init+0x40>)
 800245c:	f240 321f 	movw	r2, #799	@ 0x31f
 8002460:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002462:	4b0b      	ldr	r3, [pc, #44]	@ (8002490 <MX_TIM13_Init+0x40>)
 8002464:	2200      	movs	r2, #0
 8002466:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 62499;
 8002468:	4b09      	ldr	r3, [pc, #36]	@ (8002490 <MX_TIM13_Init+0x40>)
 800246a:	f24f 4223 	movw	r2, #62499	@ 0xf423
 800246e:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002470:	4b07      	ldr	r3, [pc, #28]	@ (8002490 <MX_TIM13_Init+0x40>)
 8002472:	2200      	movs	r2, #0
 8002474:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002476:	4b06      	ldr	r3, [pc, #24]	@ (8002490 <MX_TIM13_Init+0x40>)
 8002478:	2200      	movs	r2, #0
 800247a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800247c:	4804      	ldr	r0, [pc, #16]	@ (8002490 <MX_TIM13_Init+0x40>)
 800247e:	f003 fc55 	bl	8005d2c <HAL_TIM_Base_Init>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8002488:	f7ff f9b6 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800248c:	bf00      	nop
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20000974 	.word	0x20000974
 8002494:	40001c00 	.word	0x40001c00

08002498 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800249c:	4b0e      	ldr	r3, [pc, #56]	@ (80024d8 <MX_TIM14_Init+0x40>)
 800249e:	4a0f      	ldr	r2, [pc, #60]	@ (80024dc <MX_TIM14_Init+0x44>)
 80024a0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 400;
 80024a2:	4b0d      	ldr	r3, [pc, #52]	@ (80024d8 <MX_TIM14_Init+0x40>)
 80024a4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80024a8:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024aa:	4b0b      	ldr	r3, [pc, #44]	@ (80024d8 <MX_TIM14_Init+0x40>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 49999;
 80024b0:	4b09      	ldr	r3, [pc, #36]	@ (80024d8 <MX_TIM14_Init+0x40>)
 80024b2:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80024b6:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b8:	4b07      	ldr	r3, [pc, #28]	@ (80024d8 <MX_TIM14_Init+0x40>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024be:	4b06      	ldr	r3, [pc, #24]	@ (80024d8 <MX_TIM14_Init+0x40>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80024c4:	4804      	ldr	r0, [pc, #16]	@ (80024d8 <MX_TIM14_Init+0x40>)
 80024c6:	f003 fc31 	bl	8005d2c <HAL_TIM_Base_Init>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 80024d0:	f7ff f992 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80024d4:	bf00      	nop
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	200009bc 	.word	0x200009bc
 80024dc:	40002000 	.word	0x40002000

080024e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b088      	sub	sp, #32
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a42      	ldr	r2, [pc, #264]	@ (80025f8 <HAL_TIM_Base_MspInit+0x118>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d116      	bne.n	8002520 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	61fb      	str	r3, [r7, #28]
 80024f6:	4b41      	ldr	r3, [pc, #260]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	4a40      	ldr	r2, [pc, #256]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 80024fc:	f043 0310 	orr.w	r3, r3, #16
 8002500:	6413      	str	r3, [r2, #64]	@ 0x40
 8002502:	4b3e      	ldr	r3, [pc, #248]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	f003 0310 	and.w	r3, r3, #16
 800250a:	61fb      	str	r3, [r7, #28]
 800250c:	69fb      	ldr	r3, [r7, #28]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800250e:	2200      	movs	r2, #0
 8002510:	2100      	movs	r1, #0
 8002512:	2036      	movs	r0, #54	@ 0x36
 8002514:	f001 facf 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002518:	2036      	movs	r0, #54	@ 0x36
 800251a:	f001 fae8 	bl	8003aee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800251e:	e066      	b.n	80025ee <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM7)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a36      	ldr	r2, [pc, #216]	@ (8002600 <HAL_TIM_Base_MspInit+0x120>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d116      	bne.n	8002558 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800252a:	2300      	movs	r3, #0
 800252c:	61bb      	str	r3, [r7, #24]
 800252e:	4b33      	ldr	r3, [pc, #204]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 8002530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002532:	4a32      	ldr	r2, [pc, #200]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 8002534:	f043 0320 	orr.w	r3, r3, #32
 8002538:	6413      	str	r3, [r2, #64]	@ 0x40
 800253a:	4b30      	ldr	r3, [pc, #192]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253e:	f003 0320 	and.w	r3, r3, #32
 8002542:	61bb      	str	r3, [r7, #24]
 8002544:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002546:	2200      	movs	r2, #0
 8002548:	2100      	movs	r1, #0
 800254a:	2037      	movs	r0, #55	@ 0x37
 800254c:	f001 fab3 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002550:	2037      	movs	r0, #55	@ 0x37
 8002552:	f001 facc 	bl	8003aee <HAL_NVIC_EnableIRQ>
}
 8002556:	e04a      	b.n	80025ee <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM10)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a29      	ldr	r2, [pc, #164]	@ (8002604 <HAL_TIM_Base_MspInit+0x124>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d10e      	bne.n	8002580 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	617b      	str	r3, [r7, #20]
 8002566:	4b25      	ldr	r3, [pc, #148]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 8002568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256a:	4a24      	ldr	r2, [pc, #144]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 800256c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002570:	6453      	str	r3, [r2, #68]	@ 0x44
 8002572:	4b22      	ldr	r3, [pc, #136]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 8002574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800257a:	617b      	str	r3, [r7, #20]
 800257c:	697b      	ldr	r3, [r7, #20]
}
 800257e:	e036      	b.n	80025ee <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM13)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a20      	ldr	r2, [pc, #128]	@ (8002608 <HAL_TIM_Base_MspInit+0x128>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d116      	bne.n	80025b8 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800258a:	2300      	movs	r3, #0
 800258c:	613b      	str	r3, [r7, #16]
 800258e:	4b1b      	ldr	r3, [pc, #108]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 8002590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002592:	4a1a      	ldr	r2, [pc, #104]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 8002594:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002598:	6413      	str	r3, [r2, #64]	@ 0x40
 800259a:	4b18      	ldr	r3, [pc, #96]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 800259c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025a2:	613b      	str	r3, [r7, #16]
 80025a4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80025a6:	2200      	movs	r2, #0
 80025a8:	2100      	movs	r1, #0
 80025aa:	202c      	movs	r0, #44	@ 0x2c
 80025ac:	f001 fa83 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80025b0:	202c      	movs	r0, #44	@ 0x2c
 80025b2:	f001 fa9c 	bl	8003aee <HAL_NVIC_EnableIRQ>
}
 80025b6:	e01a      	b.n	80025ee <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM14)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a13      	ldr	r2, [pc, #76]	@ (800260c <HAL_TIM_Base_MspInit+0x12c>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d115      	bne.n	80025ee <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80025c2:	2300      	movs	r3, #0
 80025c4:	60fb      	str	r3, [r7, #12]
 80025c6:	4b0d      	ldr	r3, [pc, #52]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 80025c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ca:	4a0c      	ldr	r2, [pc, #48]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 80025cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80025d2:	4b0a      	ldr	r3, [pc, #40]	@ (80025fc <HAL_TIM_Base_MspInit+0x11c>)
 80025d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 80025de:	2200      	movs	r2, #0
 80025e0:	2100      	movs	r1, #0
 80025e2:	202d      	movs	r0, #45	@ 0x2d
 80025e4:	f001 fa67 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80025e8:	202d      	movs	r0, #45	@ 0x2d
 80025ea:	f001 fa80 	bl	8003aee <HAL_NVIC_EnableIRQ>
}
 80025ee:	bf00      	nop
 80025f0:	3720      	adds	r7, #32
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	40001000 	.word	0x40001000
 80025fc:	40023800 	.word	0x40023800
 8002600:	40001400 	.word	0x40001400
 8002604:	40014400 	.word	0x40014400
 8002608:	40001c00 	.word	0x40001c00
 800260c:	40002000 	.word	0x40002000

08002610 <uart_cmd_push>:
static uint16_t cmd_tail = 0;



uint8_t uart_cmd_push(const uint8_t *data, uint16_t len)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	460b      	mov	r3, r1
 800261a:	807b      	strh	r3, [r7, #2]
    if (len > CMD_BUF_SIZE)
 800261c:	887b      	ldrh	r3, [r7, #2]
 800261e:	2b80      	cmp	r3, #128	@ 0x80
 8002620:	d901      	bls.n	8002626 <uart_cmd_push+0x16>
        return 0;
 8002622:	2300      	movs	r3, #0
 8002624:	e042      	b.n	80026ac <uart_cmd_push+0x9c>
  __ASM volatile ("cpsid i" : : : "memory");
 8002626:	b672      	cpsid	i
}
 8002628:	bf00      	nop

    __disable_irq();

    uint16_t free = (cmd_head >= cmd_tail)
 800262a:	4b23      	ldr	r3, [pc, #140]	@ (80026b8 <uart_cmd_push+0xa8>)
 800262c:	881a      	ldrh	r2, [r3, #0]
 800262e:	4b23      	ldr	r3, [pc, #140]	@ (80026bc <uart_cmd_push+0xac>)
 8002630:	881b      	ldrh	r3, [r3, #0]
 8002632:	429a      	cmp	r2, r3
 8002634:	d308      	bcc.n	8002648 <uart_cmd_push+0x38>
        ? (CMD_BUF_SIZE - (cmd_head - cmd_tail) - 1)
 8002636:	4b21      	ldr	r3, [pc, #132]	@ (80026bc <uart_cmd_push+0xac>)
 8002638:	881a      	ldrh	r2, [r3, #0]
 800263a:	4b1f      	ldr	r3, [pc, #124]	@ (80026b8 <uart_cmd_push+0xa8>)
 800263c:	881b      	ldrh	r3, [r3, #0]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	b29b      	uxth	r3, r3
    uint16_t free = (cmd_head >= cmd_tail)
 8002642:	337f      	adds	r3, #127	@ 0x7f
 8002644:	b29b      	uxth	r3, r3
 8002646:	e007      	b.n	8002658 <uart_cmd_push+0x48>
        : (cmd_tail - cmd_head - 1);
 8002648:	4b1c      	ldr	r3, [pc, #112]	@ (80026bc <uart_cmd_push+0xac>)
 800264a:	881a      	ldrh	r2, [r3, #0]
 800264c:	4b1a      	ldr	r3, [pc, #104]	@ (80026b8 <uart_cmd_push+0xa8>)
 800264e:	881b      	ldrh	r3, [r3, #0]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	b29b      	uxth	r3, r3
    uint16_t free = (cmd_head >= cmd_tail)
 8002654:	3b01      	subs	r3, #1
 8002656:	b29b      	uxth	r3, r3
 8002658:	81bb      	strh	r3, [r7, #12]

    if (len > free)
 800265a:	887a      	ldrh	r2, [r7, #2]
 800265c:	89bb      	ldrh	r3, [r7, #12]
 800265e:	429a      	cmp	r2, r3
 8002660:	d903      	bls.n	800266a <uart_cmd_push+0x5a>
  __ASM volatile ("cpsie i" : : : "memory");
 8002662:	b662      	cpsie	i
}
 8002664:	bf00      	nop
    {
        __enable_irq();
        return 0;
 8002666:	2300      	movs	r3, #0
 8002668:	e020      	b.n	80026ac <uart_cmd_push+0x9c>
    }

    for (uint16_t i = 0; i < len; i++)
 800266a:	2300      	movs	r3, #0
 800266c:	81fb      	strh	r3, [r7, #14]
 800266e:	e016      	b.n	800269e <uart_cmd_push+0x8e>
    {
        cmd_buf[cmd_head++] = data[i];
 8002670:	89fb      	ldrh	r3, [r7, #14]
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	441a      	add	r2, r3
 8002676:	4b10      	ldr	r3, [pc, #64]	@ (80026b8 <uart_cmd_push+0xa8>)
 8002678:	881b      	ldrh	r3, [r3, #0]
 800267a:	1c59      	adds	r1, r3, #1
 800267c:	b288      	uxth	r0, r1
 800267e:	490e      	ldr	r1, [pc, #56]	@ (80026b8 <uart_cmd_push+0xa8>)
 8002680:	8008      	strh	r0, [r1, #0]
 8002682:	4619      	mov	r1, r3
 8002684:	7812      	ldrb	r2, [r2, #0]
 8002686:	4b0e      	ldr	r3, [pc, #56]	@ (80026c0 <uart_cmd_push+0xb0>)
 8002688:	545a      	strb	r2, [r3, r1]
        if (cmd_head >= CMD_BUF_SIZE)
 800268a:	4b0b      	ldr	r3, [pc, #44]	@ (80026b8 <uart_cmd_push+0xa8>)
 800268c:	881b      	ldrh	r3, [r3, #0]
 800268e:	2b7f      	cmp	r3, #127	@ 0x7f
 8002690:	d902      	bls.n	8002698 <uart_cmd_push+0x88>
            cmd_head = 0;
 8002692:	4b09      	ldr	r3, [pc, #36]	@ (80026b8 <uart_cmd_push+0xa8>)
 8002694:	2200      	movs	r2, #0
 8002696:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++)
 8002698:	89fb      	ldrh	r3, [r7, #14]
 800269a:	3301      	adds	r3, #1
 800269c:	81fb      	strh	r3, [r7, #14]
 800269e:	89fa      	ldrh	r2, [r7, #14]
 80026a0:	887b      	ldrh	r3, [r7, #2]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d3e4      	bcc.n	8002670 <uart_cmd_push+0x60>
  __ASM volatile ("cpsie i" : : : "memory");
 80026a6:	b662      	cpsie	i
}
 80026a8:	bf00      	nop
    }

    __enable_irq();
    return 1;
 80026aa:	2301      	movs	r3, #1
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3714      	adds	r7, #20
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	20000a84 	.word	0x20000a84
 80026bc:	20000a86 	.word	0x20000a86
 80026c0:	20000a04 	.word	0x20000a04

080026c4 <uart_cmd_pop>:

uint8_t uart_cmd_pop(uint8_t *out, uint16_t maxlen)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	460b      	mov	r3, r1
 80026ce:	807b      	strh	r3, [r7, #2]
    uint16_t len = 0;
 80026d0:	2300      	movs	r3, #0
 80026d2:	81fb      	strh	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 80026d4:	b672      	cpsid	i
}
 80026d6:	bf00      	nop

    __disable_irq();

    while (cmd_tail != cmd_head && len < maxlen)
 80026d8:	e016      	b.n	8002708 <uart_cmd_pop+0x44>
    {
        out[len++] = cmd_buf[cmd_tail++];
 80026da:	4b15      	ldr	r3, [pc, #84]	@ (8002730 <uart_cmd_pop+0x6c>)
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	1c5a      	adds	r2, r3, #1
 80026e0:	b291      	uxth	r1, r2
 80026e2:	4a13      	ldr	r2, [pc, #76]	@ (8002730 <uart_cmd_pop+0x6c>)
 80026e4:	8011      	strh	r1, [r2, #0]
 80026e6:	4619      	mov	r1, r3
 80026e8:	89fb      	ldrh	r3, [r7, #14]
 80026ea:	1c5a      	adds	r2, r3, #1
 80026ec:	81fa      	strh	r2, [r7, #14]
 80026ee:	461a      	mov	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	4413      	add	r3, r2
 80026f4:	4a0f      	ldr	r2, [pc, #60]	@ (8002734 <uart_cmd_pop+0x70>)
 80026f6:	5c52      	ldrb	r2, [r2, r1]
 80026f8:	701a      	strb	r2, [r3, #0]
        if (cmd_tail >= CMD_BUF_SIZE)
 80026fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002730 <uart_cmd_pop+0x6c>)
 80026fc:	881b      	ldrh	r3, [r3, #0]
 80026fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8002700:	d902      	bls.n	8002708 <uart_cmd_pop+0x44>
            cmd_tail = 0;
 8002702:	4b0b      	ldr	r3, [pc, #44]	@ (8002730 <uart_cmd_pop+0x6c>)
 8002704:	2200      	movs	r2, #0
 8002706:	801a      	strh	r2, [r3, #0]
    while (cmd_tail != cmd_head && len < maxlen)
 8002708:	4b09      	ldr	r3, [pc, #36]	@ (8002730 <uart_cmd_pop+0x6c>)
 800270a:	881a      	ldrh	r2, [r3, #0]
 800270c:	4b0a      	ldr	r3, [pc, #40]	@ (8002738 <uart_cmd_pop+0x74>)
 800270e:	881b      	ldrh	r3, [r3, #0]
 8002710:	429a      	cmp	r2, r3
 8002712:	d003      	beq.n	800271c <uart_cmd_pop+0x58>
 8002714:	89fa      	ldrh	r2, [r7, #14]
 8002716:	887b      	ldrh	r3, [r7, #2]
 8002718:	429a      	cmp	r2, r3
 800271a:	d3de      	bcc.n	80026da <uart_cmd_pop+0x16>
  __ASM volatile ("cpsie i" : : : "memory");
 800271c:	b662      	cpsie	i
}
 800271e:	bf00      	nop
    }

    __enable_irq();
    return len;
 8002720:	89fb      	ldrh	r3, [r7, #14]
 8002722:	b2db      	uxtb	r3, r3
}
 8002724:	4618      	mov	r0, r3
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	20000a86 	.word	0x20000a86
 8002734:	20000a04 	.word	0x20000a04
 8002738:	20000a84 	.word	0x20000a84

0800273c <uart_tx_init>:

/* =========================================================
 *                         TX
 * ========================================================= */
void uart_tx_init(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
    tx_head = tx_tail = 0;
 8002740:	2100      	movs	r1, #0
 8002742:	4b07      	ldr	r3, [pc, #28]	@ (8002760 <uart_tx_init+0x24>)
 8002744:	460a      	mov	r2, r1
 8002746:	801a      	strh	r2, [r3, #0]
 8002748:	4b06      	ldr	r3, [pc, #24]	@ (8002764 <uart_tx_init+0x28>)
 800274a:	460a      	mov	r2, r1
 800274c:	801a      	strh	r2, [r3, #0]
    tx_dma_busy = 0;
 800274e:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <uart_tx_init+0x2c>)
 8002750:	2200      	movs	r2, #0
 8002752:	701a      	strb	r2, [r3, #0]
}
 8002754:	bf00      	nop
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	20000c8a 	.word	0x20000c8a
 8002764:	20000c88 	.word	0x20000c88
 8002768:	20000c8c 	.word	0x20000c8c

0800276c <uart_tx_write>:

uint8_t uart_tx_write(const uint8_t *data, uint16_t len)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	460b      	mov	r3, r1
 8002776:	807b      	strh	r3, [r7, #2]
    uint16_t free;

    if (tx_head >= tx_tail)
 8002778:	4b2a      	ldr	r3, [pc, #168]	@ (8002824 <uart_tx_write+0xb8>)
 800277a:	881b      	ldrh	r3, [r3, #0]
 800277c:	b29a      	uxth	r2, r3
 800277e:	4b2a      	ldr	r3, [pc, #168]	@ (8002828 <uart_tx_write+0xbc>)
 8002780:	881b      	ldrh	r3, [r3, #0]
 8002782:	b29b      	uxth	r3, r3
 8002784:	429a      	cmp	r2, r3
 8002786:	d30b      	bcc.n	80027a0 <uart_tx_write+0x34>
        free = UART_TX_BUF_SIZE - (tx_head - tx_tail) - 1;
 8002788:	4b27      	ldr	r3, [pc, #156]	@ (8002828 <uart_tx_write+0xbc>)
 800278a:	881b      	ldrh	r3, [r3, #0]
 800278c:	b29a      	uxth	r2, r3
 800278e:	4b25      	ldr	r3, [pc, #148]	@ (8002824 <uart_tx_write+0xb8>)
 8002790:	881b      	ldrh	r3, [r3, #0]
 8002792:	b29b      	uxth	r3, r3
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	b29b      	uxth	r3, r3
 8002798:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800279c:	81fb      	strh	r3, [r7, #14]
 800279e:	e009      	b.n	80027b4 <uart_tx_write+0x48>
    else
        free = tx_tail - tx_head - 1;
 80027a0:	4b21      	ldr	r3, [pc, #132]	@ (8002828 <uart_tx_write+0xbc>)
 80027a2:	881b      	ldrh	r3, [r3, #0]
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002824 <uart_tx_write+0xb8>)
 80027a8:	881b      	ldrh	r3, [r3, #0]
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	3b01      	subs	r3, #1
 80027b2:	81fb      	strh	r3, [r7, #14]

    if (len > free)
 80027b4:	887a      	ldrh	r2, [r7, #2]
 80027b6:	89fb      	ldrh	r3, [r7, #14]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d901      	bls.n	80027c0 <uart_tx_write+0x54>
        return 0;
 80027bc:	2300      	movs	r3, #0
 80027be:	e02c      	b.n	800281a <uart_tx_write+0xae>

    for (uint16_t i = 0; i < len; i++)
 80027c0:	2300      	movs	r3, #0
 80027c2:	81bb      	strh	r3, [r7, #12]
 80027c4:	e019      	b.n	80027fa <uart_tx_write+0x8e>
    {
        tx_buf[tx_head++] = data[i];
 80027c6:	89bb      	ldrh	r3, [r7, #12]
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	441a      	add	r2, r3
 80027cc:	4b15      	ldr	r3, [pc, #84]	@ (8002824 <uart_tx_write+0xb8>)
 80027ce:	881b      	ldrh	r3, [r3, #0]
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	1c59      	adds	r1, r3, #1
 80027d4:	b288      	uxth	r0, r1
 80027d6:	4913      	ldr	r1, [pc, #76]	@ (8002824 <uart_tx_write+0xb8>)
 80027d8:	8008      	strh	r0, [r1, #0]
 80027da:	4619      	mov	r1, r3
 80027dc:	7812      	ldrb	r2, [r2, #0]
 80027de:	4b13      	ldr	r3, [pc, #76]	@ (800282c <uart_tx_write+0xc0>)
 80027e0:	545a      	strb	r2, [r3, r1]
        if (tx_head >= UART_TX_BUF_SIZE)
 80027e2:	4b10      	ldr	r3, [pc, #64]	@ (8002824 <uart_tx_write+0xb8>)
 80027e4:	881b      	ldrh	r3, [r3, #0]
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027ec:	d302      	bcc.n	80027f4 <uart_tx_write+0x88>
            tx_head = 0;
 80027ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002824 <uart_tx_write+0xb8>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++)
 80027f4:	89bb      	ldrh	r3, [r7, #12]
 80027f6:	3301      	adds	r3, #1
 80027f8:	81bb      	strh	r3, [r7, #12]
 80027fa:	89ba      	ldrh	r2, [r7, #12]
 80027fc:	887b      	ldrh	r3, [r7, #2]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d3e1      	bcc.n	80027c6 <uart_tx_write+0x5a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002802:	b672      	cpsid	i
}
 8002804:	bf00      	nop
    }

    __disable_irq();
    if (!tx_dma_busy)
 8002806:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <uart_tx_write+0xc4>)
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b00      	cmp	r3, #0
 800280e:	d101      	bne.n	8002814 <uart_tx_write+0xa8>
        uart_tx_start_dma();
 8002810:	f000 f810 	bl	8002834 <uart_tx_start_dma>
  __ASM volatile ("cpsie i" : : : "memory");
 8002814:	b662      	cpsie	i
}
 8002816:	bf00      	nop
    __enable_irq();

    return 1;
 8002818:	2301      	movs	r3, #1
}
 800281a:	4618      	mov	r0, r3
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20000c88 	.word	0x20000c88
 8002828:	20000c8a 	.word	0x20000c8a
 800282c:	20000a88 	.word	0x20000a88
 8002830:	20000c8c 	.word	0x20000c8c

08002834 <uart_tx_start_dma>:

static void uart_tx_start_dma(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
    if (tx_dma_busy || tx_head == tx_tail)
 800283a:	4b1b      	ldr	r3, [pc, #108]	@ (80028a8 <uart_tx_start_dma+0x74>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	b2db      	uxtb	r3, r3
 8002840:	2b00      	cmp	r3, #0
 8002842:	d12d      	bne.n	80028a0 <uart_tx_start_dma+0x6c>
 8002844:	4b19      	ldr	r3, [pc, #100]	@ (80028ac <uart_tx_start_dma+0x78>)
 8002846:	881b      	ldrh	r3, [r3, #0]
 8002848:	b29a      	uxth	r2, r3
 800284a:	4b19      	ldr	r3, [pc, #100]	@ (80028b0 <uart_tx_start_dma+0x7c>)
 800284c:	881b      	ldrh	r3, [r3, #0]
 800284e:	b29b      	uxth	r3, r3
 8002850:	429a      	cmp	r2, r3
 8002852:	d025      	beq.n	80028a0 <uart_tx_start_dma+0x6c>
        return;

    tx_dma_busy = 1;
 8002854:	4b14      	ldr	r3, [pc, #80]	@ (80028a8 <uart_tx_start_dma+0x74>)
 8002856:	2201      	movs	r2, #1
 8002858:	701a      	strb	r2, [r3, #0]

    uint16_t len;
    if (tx_head > tx_tail)
 800285a:	4b14      	ldr	r3, [pc, #80]	@ (80028ac <uart_tx_start_dma+0x78>)
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	b29a      	uxth	r2, r3
 8002860:	4b13      	ldr	r3, [pc, #76]	@ (80028b0 <uart_tx_start_dma+0x7c>)
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	b29b      	uxth	r3, r3
 8002866:	429a      	cmp	r2, r3
 8002868:	d908      	bls.n	800287c <uart_tx_start_dma+0x48>
        len = tx_head - tx_tail;
 800286a:	4b10      	ldr	r3, [pc, #64]	@ (80028ac <uart_tx_start_dma+0x78>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	b29a      	uxth	r2, r3
 8002870:	4b0f      	ldr	r3, [pc, #60]	@ (80028b0 <uart_tx_start_dma+0x7c>)
 8002872:	881b      	ldrh	r3, [r3, #0]
 8002874:	b29b      	uxth	r3, r3
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	80fb      	strh	r3, [r7, #6]
 800287a:	e005      	b.n	8002888 <uart_tx_start_dma+0x54>
    else
        len = UART_TX_BUF_SIZE - tx_tail;
 800287c:	4b0c      	ldr	r3, [pc, #48]	@ (80028b0 <uart_tx_start_dma+0x7c>)
 800287e:	881b      	ldrh	r3, [r3, #0]
 8002880:	b29b      	uxth	r3, r3
 8002882:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8002886:	80fb      	strh	r3, [r7, #6]

    HAL_UART_Transmit_DMA(&huart1, &tx_buf[tx_tail], len);
 8002888:	4b09      	ldr	r3, [pc, #36]	@ (80028b0 <uart_tx_start_dma+0x7c>)
 800288a:	881b      	ldrh	r3, [r3, #0]
 800288c:	b29b      	uxth	r3, r3
 800288e:	461a      	mov	r2, r3
 8002890:	4b08      	ldr	r3, [pc, #32]	@ (80028b4 <uart_tx_start_dma+0x80>)
 8002892:	4413      	add	r3, r2
 8002894:	88fa      	ldrh	r2, [r7, #6]
 8002896:	4619      	mov	r1, r3
 8002898:	4807      	ldr	r0, [pc, #28]	@ (80028b8 <uart_tx_start_dma+0x84>)
 800289a:	f003 fda5 	bl	80063e8 <HAL_UART_Transmit_DMA>
 800289e:	e000      	b.n	80028a2 <uart_tx_start_dma+0x6e>
        return;
 80028a0:	bf00      	nop
}
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	20000c8c 	.word	0x20000c8c
 80028ac:	20000c88 	.word	0x20000c88
 80028b0:	20000c8a 	.word	0x20000c8a
 80028b4:	20000a88 	.word	0x20000a88
 80028b8:	20000d94 	.word	0x20000d94

080028bc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
    if (huart != &huart1)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a12      	ldr	r2, [pc, #72]	@ (8002910 <HAL_UART_TxCpltCallback+0x54>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d11c      	bne.n	8002906 <HAL_UART_TxCpltCallback+0x4a>
        return;

    tx_tail += huart->TxXferSize;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80028d0:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <HAL_UART_TxCpltCallback+0x58>)
 80028d2:	881b      	ldrh	r3, [r3, #0]
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	4413      	add	r3, r2
 80028d8:	b29a      	uxth	r2, r3
 80028da:	4b0e      	ldr	r3, [pc, #56]	@ (8002914 <HAL_UART_TxCpltCallback+0x58>)
 80028dc:	801a      	strh	r2, [r3, #0]
    if (tx_tail >= UART_TX_BUF_SIZE)
 80028de:	4b0d      	ldr	r3, [pc, #52]	@ (8002914 <HAL_UART_TxCpltCallback+0x58>)
 80028e0:	881b      	ldrh	r3, [r3, #0]
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028e8:	d307      	bcc.n	80028fa <HAL_UART_TxCpltCallback+0x3e>
        tx_tail -= UART_TX_BUF_SIZE;
 80028ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002914 <HAL_UART_TxCpltCallback+0x58>)
 80028ec:	881b      	ldrh	r3, [r3, #0]
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	4b07      	ldr	r3, [pc, #28]	@ (8002914 <HAL_UART_TxCpltCallback+0x58>)
 80028f8:	801a      	strh	r2, [r3, #0]

    tx_dma_busy = 0;
 80028fa:	4b07      	ldr	r3, [pc, #28]	@ (8002918 <HAL_UART_TxCpltCallback+0x5c>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	701a      	strb	r2, [r3, #0]
    uart_tx_start_dma();
 8002900:	f7ff ff98 	bl	8002834 <uart_tx_start_dma>
 8002904:	e000      	b.n	8002908 <HAL_UART_TxCpltCallback+0x4c>
        return;
 8002906:	bf00      	nop
}
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	20000d94 	.word	0x20000d94
 8002914:	20000c8a 	.word	0x20000c8a
 8002918:	20000c8c 	.word	0x20000c8c

0800291c <uart_rx_init>:

/* =========================================================
 *                         RX
 * ========================================================= */
void uart_rx_init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
    rx_head = rx_tail = 0;
 8002920:	2100      	movs	r1, #0
 8002922:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <uart_rx_init+0x34>)
 8002924:	460a      	mov	r2, r1
 8002926:	801a      	strh	r2, [r3, #0]
 8002928:	4b0a      	ldr	r3, [pc, #40]	@ (8002954 <uart_rx_init+0x38>)
 800292a:	460a      	mov	r2, r1
 800292c:	801a      	strh	r2, [r3, #0]

    HAL_UART_Receive_DMA(&huart1, rx_buf, UART_RX_BUF_SIZE);
 800292e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002932:	4909      	ldr	r1, [pc, #36]	@ (8002958 <uart_rx_init+0x3c>)
 8002934:	4809      	ldr	r0, [pc, #36]	@ (800295c <uart_rx_init+0x40>)
 8002936:	f003 fdd3 	bl	80064e0 <HAL_UART_Receive_DMA>

    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 800293a:	4b08      	ldr	r3, [pc, #32]	@ (800295c <uart_rx_init+0x40>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68da      	ldr	r2, [r3, #12]
 8002940:	4b06      	ldr	r3, [pc, #24]	@ (800295c <uart_rx_init+0x40>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f042 0210 	orr.w	r2, r2, #16
 8002948:	60da      	str	r2, [r3, #12]
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	20000d92 	.word	0x20000d92
 8002954:	20000d90 	.word	0x20000d90
 8002958:	20000c90 	.word	0x20000c90
 800295c:	20000d94 	.word	0x20000d94

08002960 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002964:	4b11      	ldr	r3, [pc, #68]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002966:	4a12      	ldr	r2, [pc, #72]	@ (80029b0 <MX_USART1_UART_Init+0x50>)
 8002968:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800296a:	4b10      	ldr	r3, [pc, #64]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 800296c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002970:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002972:	4b0e      	ldr	r3, [pc, #56]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002974:	2200      	movs	r2, #0
 8002976:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002978:	4b0c      	ldr	r3, [pc, #48]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 800297a:	2200      	movs	r2, #0
 800297c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800297e:	4b0b      	ldr	r3, [pc, #44]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002980:	2200      	movs	r2, #0
 8002982:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002984:	4b09      	ldr	r3, [pc, #36]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002986:	220c      	movs	r2, #12
 8002988:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800298a:	4b08      	ldr	r3, [pc, #32]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 800298c:	2200      	movs	r2, #0
 800298e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002990:	4b06      	ldr	r3, [pc, #24]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002992:	2200      	movs	r2, #0
 8002994:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002996:	4805      	ldr	r0, [pc, #20]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002998:	f003 fcd6 	bl	8006348 <HAL_UART_Init>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80029a2:	f7fe ff29 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	20000d94 	.word	0x20000d94
 80029b0:	40011000 	.word	0x40011000

080029b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b08a      	sub	sp, #40	@ 0x28
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029bc:	f107 0314 	add.w	r3, r7, #20
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
 80029c6:	609a      	str	r2, [r3, #8]
 80029c8:	60da      	str	r2, [r3, #12]
 80029ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a4d      	ldr	r2, [pc, #308]	@ (8002b08 <HAL_UART_MspInit+0x154>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	f040 8093 	bne.w	8002afe <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029d8:	2300      	movs	r3, #0
 80029da:	613b      	str	r3, [r7, #16]
 80029dc:	4b4b      	ldr	r3, [pc, #300]	@ (8002b0c <HAL_UART_MspInit+0x158>)
 80029de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029e0:	4a4a      	ldr	r2, [pc, #296]	@ (8002b0c <HAL_UART_MspInit+0x158>)
 80029e2:	f043 0310 	orr.w	r3, r3, #16
 80029e6:	6453      	str	r3, [r2, #68]	@ 0x44
 80029e8:	4b48      	ldr	r3, [pc, #288]	@ (8002b0c <HAL_UART_MspInit+0x158>)
 80029ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ec:	f003 0310 	and.w	r3, r3, #16
 80029f0:	613b      	str	r3, [r7, #16]
 80029f2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029f4:	2300      	movs	r3, #0
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	4b44      	ldr	r3, [pc, #272]	@ (8002b0c <HAL_UART_MspInit+0x158>)
 80029fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fc:	4a43      	ldr	r2, [pc, #268]	@ (8002b0c <HAL_UART_MspInit+0x158>)
 80029fe:	f043 0301 	orr.w	r3, r3, #1
 8002a02:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a04:	4b41      	ldr	r3, [pc, #260]	@ (8002b0c <HAL_UART_MspInit+0x158>)
 8002a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a08:	f003 0301 	and.w	r3, r3, #1
 8002a0c:	60fb      	str	r3, [r7, #12]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a10:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a16:	2302      	movs	r3, #2
 8002a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a22:	2307      	movs	r3, #7
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a26:	f107 0314 	add.w	r3, r7, #20
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4838      	ldr	r0, [pc, #224]	@ (8002b10 <HAL_UART_MspInit+0x15c>)
 8002a2e:	f001 fc7b 	bl	8004328 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002a32:	4b38      	ldr	r3, [pc, #224]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a34:	4a38      	ldr	r2, [pc, #224]	@ (8002b18 <HAL_UART_MspInit+0x164>)
 8002a36:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002a38:	4b36      	ldr	r3, [pc, #216]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a3a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a3e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a40:	4b34      	ldr	r3, [pc, #208]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a46:	4b33      	ldr	r3, [pc, #204]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a4c:	4b31      	ldr	r3, [pc, #196]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a52:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a54:	4b2f      	ldr	r3, [pc, #188]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a5a:	4b2e      	ldr	r3, [pc, #184]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002a60:	4b2c      	ldr	r3, [pc, #176]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002a66:	4b2b      	ldr	r3, [pc, #172]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a68:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002a6c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a6e:	4b29      	ldr	r3, [pc, #164]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002a74:	4827      	ldr	r0, [pc, #156]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a76:	f001 f855 	bl	8003b24 <HAL_DMA_Init>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002a80:	f7fe feba 	bl	80017f8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	4a23      	ldr	r2, [pc, #140]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a88:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a8a:	4a22      	ldr	r2, [pc, #136]	@ (8002b14 <HAL_UART_MspInit+0x160>)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002a90:	4b22      	ldr	r3, [pc, #136]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002a92:	4a23      	ldr	r2, [pc, #140]	@ (8002b20 <HAL_UART_MspInit+0x16c>)
 8002a94:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002a96:	4b21      	ldr	r3, [pc, #132]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002a98:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a9c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002aa0:	2240      	movs	r2, #64	@ 0x40
 8002aa2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002aa4:	4b1d      	ldr	r3, [pc, #116]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002aac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ab0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ab8:	4b18      	ldr	r3, [pc, #96]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002abe:	4b17      	ldr	r3, [pc, #92]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002ac4:	4b15      	ldr	r3, [pc, #84]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002ac6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002aca:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002acc:	4b13      	ldr	r3, [pc, #76]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002ad2:	4812      	ldr	r0, [pc, #72]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002ad4:	f001 f826 	bl	8003b24 <HAL_DMA_Init>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002ade:	f7fe fe8b 	bl	80017f8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002ae6:	639a      	str	r2, [r3, #56]	@ 0x38
 8002ae8:	4a0c      	ldr	r2, [pc, #48]	@ (8002b1c <HAL_UART_MspInit+0x168>)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002aee:	2200      	movs	r2, #0
 8002af0:	2100      	movs	r1, #0
 8002af2:	2025      	movs	r0, #37	@ 0x25
 8002af4:	f000 ffdf 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002af8:	2025      	movs	r0, #37	@ 0x25
 8002afa:	f000 fff8 	bl	8003aee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002afe:	bf00      	nop
 8002b00:	3728      	adds	r7, #40	@ 0x28
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	40011000 	.word	0x40011000
 8002b0c:	40023800 	.word	0x40023800
 8002b10:	40020000 	.word	0x40020000
 8002b14:	20000ddc 	.word	0x20000ddc
 8002b18:	40026440 	.word	0x40026440
 8002b1c:	20000e3c 	.word	0x20000e3c
 8002b20:	400264b8 	.word	0x400264b8

08002b24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002b24:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b5c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002b28:	f7ff fbe0 	bl	80022ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b2c:	480c      	ldr	r0, [pc, #48]	@ (8002b60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b2e:	490d      	ldr	r1, [pc, #52]	@ (8002b64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b30:	4a0d      	ldr	r2, [pc, #52]	@ (8002b68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b34:	e002      	b.n	8002b3c <LoopCopyDataInit>

08002b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b3a:	3304      	adds	r3, #4

08002b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b40:	d3f9      	bcc.n	8002b36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b42:	4a0a      	ldr	r2, [pc, #40]	@ (8002b6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b44:	4c0a      	ldr	r4, [pc, #40]	@ (8002b70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b48:	e001      	b.n	8002b4e <LoopFillZerobss>

08002b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b4c:	3204      	adds	r2, #4

08002b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b50:	d3fb      	bcc.n	8002b4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b52:	f004 fef3 	bl	800793c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b56:	f7fe fdc5 	bl	80016e4 <main>
  bx  lr    
 8002b5a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002b5c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002b60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b64:	20000490 	.word	0x20000490
  ldr r2, =_sidata
 8002b68:	08007bcc 	.word	0x08007bcc
  ldr r2, =_sbss
 8002b6c:	20000490 	.word	0x20000490
  ldr r4, =_ebss
 8002b70:	20000fd8 	.word	0x20000fd8

08002b74 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b74:	e7fe      	b.n	8002b74 <CAN1_RX0_IRQHandler>
	...

08002b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb8 <HAL_Init+0x40>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb8 <HAL_Init+0x40>)
 8002b82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b88:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb8 <HAL_Init+0x40>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb8 <HAL_Init+0x40>)
 8002b8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b94:	4b08      	ldr	r3, [pc, #32]	@ (8002bb8 <HAL_Init+0x40>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a07      	ldr	r2, [pc, #28]	@ (8002bb8 <HAL_Init+0x40>)
 8002b9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ba0:	2003      	movs	r0, #3
 8002ba2:	f000 ff7d 	bl	8003aa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ba6:	200f      	movs	r0, #15
 8002ba8:	f000 f808 	bl	8002bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bac:	f7ff fada 	bl	8002164 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40023c00 	.word	0x40023c00

08002bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bc4:	4b12      	ldr	r3, [pc, #72]	@ (8002c10 <HAL_InitTick+0x54>)
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	4b12      	ldr	r3, [pc, #72]	@ (8002c14 <HAL_InitTick+0x58>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f000 ff95 	bl	8003b0a <HAL_SYSTICK_Config>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e00e      	b.n	8002c08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b0f      	cmp	r3, #15
 8002bee:	d80a      	bhi.n	8002c06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf8:	f000 ff5d 	bl	8003ab6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bfc:	4a06      	ldr	r2, [pc, #24]	@ (8002c18 <HAL_InitTick+0x5c>)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
 8002c04:	e000      	b.n	8002c08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	20000030 	.word	0x20000030
 8002c14:	2000043c 	.word	0x2000043c
 8002c18:	20000438 	.word	0x20000438

08002c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c20:	4b06      	ldr	r3, [pc, #24]	@ (8002c3c <HAL_IncTick+0x20>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	461a      	mov	r2, r3
 8002c26:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <HAL_IncTick+0x24>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	4a04      	ldr	r2, [pc, #16]	@ (8002c40 <HAL_IncTick+0x24>)
 8002c2e:	6013      	str	r3, [r2, #0]
}
 8002c30:	bf00      	nop
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	2000043c 	.word	0x2000043c
 8002c40:	20000e9c 	.word	0x20000e9c

08002c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return uwTick;
 8002c48:	4b03      	ldr	r3, [pc, #12]	@ (8002c58 <HAL_GetTick+0x14>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	20000e9c 	.word	0x20000e9c

08002c5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c64:	f7ff ffee 	bl	8002c44 <HAL_GetTick>
 8002c68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c74:	d005      	beq.n	8002c82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca0 <HAL_Delay+0x44>)
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4413      	add	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c82:	bf00      	nop
 8002c84:	f7ff ffde 	bl	8002c44 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d8f7      	bhi.n	8002c84 <HAL_Delay+0x28>
  {
  }
}
 8002c94:	bf00      	nop
 8002c96:	bf00      	nop
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	2000043c 	.word	0x2000043c

08002ca4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cac:	2300      	movs	r3, #0
 8002cae:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e033      	b.n	8002d22 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d109      	bne.n	8002cd6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7fd fd16 	bl	80006f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cda:	f003 0310 	and.w	r3, r3, #16
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d118      	bne.n	8002d14 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002cea:	f023 0302 	bic.w	r3, r3, #2
 8002cee:	f043 0202 	orr.w	r2, r3, #2
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 fc7a 	bl	80035f0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	f023 0303 	bic.w	r3, r3, #3
 8002d0a:	f043 0201 	orr.w	r2, r3, #1
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d12:	e001      	b.n	8002d18 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
	...

08002d2c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002d34:	2300      	movs	r3, #0
 8002d36:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d101      	bne.n	8002d46 <HAL_ADC_Start+0x1a>
 8002d42:	2302      	movs	r3, #2
 8002d44:	e097      	b.n	8002e76 <HAL_ADC_Start+0x14a>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d018      	beq.n	8002d8e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689a      	ldr	r2, [r3, #8]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f042 0201 	orr.w	r2, r2, #1
 8002d6a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d6c:	4b45      	ldr	r3, [pc, #276]	@ (8002e84 <HAL_ADC_Start+0x158>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a45      	ldr	r2, [pc, #276]	@ (8002e88 <HAL_ADC_Start+0x15c>)
 8002d72:	fba2 2303 	umull	r2, r3, r2, r3
 8002d76:	0c9a      	lsrs	r2, r3, #18
 8002d78:	4613      	mov	r3, r2
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	4413      	add	r3, r2
 8002d7e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d80:	e002      	b.n	8002d88 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	3b01      	subs	r3, #1
 8002d86:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1f9      	bne.n	8002d82 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d15f      	bne.n	8002e5c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002da4:	f023 0301 	bic.w	r3, r3, #1
 8002da8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d007      	beq.n	8002dce <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002dc6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dda:	d106      	bne.n	8002dea <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de0:	f023 0206 	bic.w	r2, r3, #6
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	645a      	str	r2, [r3, #68]	@ 0x44
 8002de8:	e002      	b.n	8002df0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002df8:	4b24      	ldr	r3, [pc, #144]	@ (8002e8c <HAL_ADC_Start+0x160>)
 8002dfa:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002e04:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f003 031f 	and.w	r3, r3, #31
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10f      	bne.n	8002e32 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d129      	bne.n	8002e74 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689a      	ldr	r2, [r3, #8]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e2e:	609a      	str	r2, [r3, #8]
 8002e30:	e020      	b.n	8002e74 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a16      	ldr	r2, [pc, #88]	@ (8002e90 <HAL_ADC_Start+0x164>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d11b      	bne.n	8002e74 <HAL_ADC_Start+0x148>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d114      	bne.n	8002e74 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	689a      	ldr	r2, [r3, #8]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e58:	609a      	str	r2, [r3, #8]
 8002e5a:	e00b      	b.n	8002e74 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e60:	f043 0210 	orr.w	r2, r3, #16
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6c:	f043 0201 	orr.w	r2, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	20000030 	.word	0x20000030
 8002e88:	431bde83 	.word	0x431bde83
 8002e8c:	40012300 	.word	0x40012300
 8002e90:	40012000 	.word	0x40012000

08002e94 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	617b      	str	r3, [r7, #20]
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	f003 0320 	and.w	r3, r3, #32
 8002ec2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d049      	beq.n	8002f5e <HAL_ADC_IRQHandler+0xca>
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d046      	beq.n	8002f5e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed4:	f003 0310 	and.w	r3, r3, #16
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d105      	bne.n	8002ee8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d12b      	bne.n	8002f4e <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d127      	bne.n	8002f4e <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f04:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d006      	beq.n	8002f1a <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d119      	bne.n	8002f4e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	685a      	ldr	r2, [r3, #4]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 0220 	bic.w	r2, r2, #32
 8002f28:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d105      	bne.n	8002f4e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f46:	f043 0201 	orr.w	r2, r3, #1
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f9a4 	bl	800329c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f06f 0212 	mvn.w	r2, #18
 8002f5c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f003 0304 	and.w	r3, r3, #4
 8002f64:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f6c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d057      	beq.n	8003024 <HAL_ADC_IRQHandler+0x190>
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d054      	beq.n	8003024 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7e:	f003 0310 	and.w	r3, r3, #16
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d105      	bne.n	8002f92 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d139      	bne.n	8003014 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d006      	beq.n	8002fbc <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d12b      	bne.n	8003014 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d124      	bne.n	8003014 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d11d      	bne.n	8003014 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d119      	bne.n	8003014 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	685a      	ldr	r2, [r3, #4]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fee:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003004:	2b00      	cmp	r3, #0
 8003006:	d105      	bne.n	8003014 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300c:	f043 0201 	orr.w	r2, r3, #1
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 fc69 	bl	80038ec <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f06f 020c 	mvn.w	r2, #12
 8003022:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003032:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d017      	beq.n	800306a <HAL_ADC_IRQHandler+0x1d6>
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d014      	beq.n	800306a <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b01      	cmp	r3, #1
 800304c:	d10d      	bne.n	800306a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003052:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 f932 	bl	80032c4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f06f 0201 	mvn.w	r2, #1
 8003068:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f003 0320 	and.w	r3, r3, #32
 8003070:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003078:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d015      	beq.n	80030ac <HAL_ADC_IRQHandler+0x218>
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d012      	beq.n	80030ac <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800308a:	f043 0202 	orr.w	r2, r3, #2
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f06f 0220 	mvn.w	r2, #32
 800309a:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f000 f91b 	bl	80032d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f06f 0220 	mvn.w	r2, #32
 80030aa:	601a      	str	r2, [r3, #0]
  }
}
 80030ac:	bf00      	nop
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b088      	sub	sp, #32
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c4:	2300      	movs	r3, #0
 80030c6:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d101      	bne.n	80030d6 <HAL_ADC_Start_DMA+0x22>
 80030d2:	2302      	movs	r3, #2
 80030d4:	e0d0      	b.n	8003278 <HAL_ADC_Start_DMA+0x1c4>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f003 0301 	and.w	r3, r3, #1
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d018      	beq.n	800311e <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689a      	ldr	r2, [r3, #8]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0201 	orr.w	r2, r2, #1
 80030fa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030fc:	4b60      	ldr	r3, [pc, #384]	@ (8003280 <HAL_ADC_Start_DMA+0x1cc>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a60      	ldr	r2, [pc, #384]	@ (8003284 <HAL_ADC_Start_DMA+0x1d0>)
 8003102:	fba2 2303 	umull	r2, r3, r2, r3
 8003106:	0c9a      	lsrs	r2, r3, #18
 8003108:	4613      	mov	r3, r2
 800310a:	005b      	lsls	r3, r3, #1
 800310c:	4413      	add	r3, r2
 800310e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003110:	e002      	b.n	8003118 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	3b01      	subs	r3, #1
 8003116:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1f9      	bne.n	8003112 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800312c:	d107      	bne.n	800313e <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800313c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	2b01      	cmp	r3, #1
 800314a:	f040 8088 	bne.w	800325e <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003152:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003156:	f023 0301 	bic.w	r3, r3, #1
 800315a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800316c:	2b00      	cmp	r3, #0
 800316e:	d007      	beq.n	8003180 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003174:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003178:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003184:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003188:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800318c:	d106      	bne.n	800319c <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003192:	f023 0206 	bic.w	r2, r3, #6
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	645a      	str	r2, [r3, #68]	@ 0x44
 800319a:	e002      	b.n	80031a2 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031aa:	4b37      	ldr	r3, [pc, #220]	@ (8003288 <HAL_ADC_Start_DMA+0x1d4>)
 80031ac:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031b2:	4a36      	ldr	r2, [pc, #216]	@ (800328c <HAL_ADC_Start_DMA+0x1d8>)
 80031b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ba:	4a35      	ldr	r2, [pc, #212]	@ (8003290 <HAL_ADC_Start_DMA+0x1dc>)
 80031bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031c2:	4a34      	ldr	r2, [pc, #208]	@ (8003294 <HAL_ADC_Start_DMA+0x1e0>)
 80031c4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80031ce:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80031de:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689a      	ldr	r2, [r3, #8]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031ee:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	334c      	adds	r3, #76	@ 0x4c
 80031fa:	4619      	mov	r1, r3
 80031fc:	68ba      	ldr	r2, [r7, #8]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f000 fd3e 	bl	8003c80 <HAL_DMA_Start_IT>
 8003204:	4603      	mov	r3, r0
 8003206:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f003 031f 	and.w	r3, r3, #31
 8003210:	2b00      	cmp	r3, #0
 8003212:	d10f      	bne.n	8003234 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d129      	bne.n	8003276 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003230:	609a      	str	r2, [r3, #8]
 8003232:	e020      	b.n	8003276 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a17      	ldr	r2, [pc, #92]	@ (8003298 <HAL_ADC_Start_DMA+0x1e4>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d11b      	bne.n	8003276 <HAL_ADC_Start_DMA+0x1c2>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d114      	bne.n	8003276 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	689a      	ldr	r2, [r3, #8]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800325a:	609a      	str	r2, [r3, #8]
 800325c:	e00b      	b.n	8003276 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003262:	f043 0210 	orr.w	r2, r3, #16
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326e:	f043 0201 	orr.w	r2, r3, #1
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8003276:	7ffb      	ldrb	r3, [r7, #31]
}
 8003278:	4618      	mov	r0, r3
 800327a:	3720      	adds	r7, #32
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	20000030 	.word	0x20000030
 8003284:	431bde83 	.word	0x431bde83
 8003288:	40012300 	.word	0x40012300
 800328c:	080037e9 	.word	0x080037e9
 8003290:	080038a3 	.word	0x080038a3
 8003294:	080038bf 	.word	0x080038bf
 8003298:	40012000 	.word	0x40012000

0800329c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003300:	2b01      	cmp	r3, #1
 8003302:	d101      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x1c>
 8003304:	2302      	movs	r3, #2
 8003306:	e105      	b.n	8003514 <HAL_ADC_ConfigChannel+0x228>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2b09      	cmp	r3, #9
 8003316:	d925      	bls.n	8003364 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68d9      	ldr	r1, [r3, #12]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	b29b      	uxth	r3, r3
 8003324:	461a      	mov	r2, r3
 8003326:	4613      	mov	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4413      	add	r3, r2
 800332c:	3b1e      	subs	r3, #30
 800332e:	2207      	movs	r2, #7
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	43da      	mvns	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	400a      	ands	r2, r1
 800333c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68d9      	ldr	r1, [r3, #12]
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	b29b      	uxth	r3, r3
 800334e:	4618      	mov	r0, r3
 8003350:	4603      	mov	r3, r0
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	4403      	add	r3, r0
 8003356:	3b1e      	subs	r3, #30
 8003358:	409a      	lsls	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	430a      	orrs	r2, r1
 8003360:	60da      	str	r2, [r3, #12]
 8003362:	e022      	b.n	80033aa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6919      	ldr	r1, [r3, #16]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	b29b      	uxth	r3, r3
 8003370:	461a      	mov	r2, r3
 8003372:	4613      	mov	r3, r2
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	4413      	add	r3, r2
 8003378:	2207      	movs	r2, #7
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	43da      	mvns	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	400a      	ands	r2, r1
 8003386:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6919      	ldr	r1, [r3, #16]
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	689a      	ldr	r2, [r3, #8]
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	b29b      	uxth	r3, r3
 8003398:	4618      	mov	r0, r3
 800339a:	4603      	mov	r3, r0
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	4403      	add	r3, r0
 80033a0:	409a      	lsls	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2b06      	cmp	r3, #6
 80033b0:	d824      	bhi.n	80033fc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	4613      	mov	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4413      	add	r3, r2
 80033c2:	3b05      	subs	r3, #5
 80033c4:	221f      	movs	r2, #31
 80033c6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ca:	43da      	mvns	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	400a      	ands	r2, r1
 80033d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	b29b      	uxth	r3, r3
 80033e0:	4618      	mov	r0, r3
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	3b05      	subs	r3, #5
 80033ee:	fa00 f203 	lsl.w	r2, r0, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80033fa:	e04c      	b.n	8003496 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b0c      	cmp	r3, #12
 8003402:	d824      	bhi.n	800344e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	3b23      	subs	r3, #35	@ 0x23
 8003416:	221f      	movs	r2, #31
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43da      	mvns	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	400a      	ands	r2, r1
 8003424:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	b29b      	uxth	r3, r3
 8003432:	4618      	mov	r0, r3
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	3b23      	subs	r3, #35	@ 0x23
 8003440:	fa00 f203 	lsl.w	r2, r0, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	430a      	orrs	r2, r1
 800344a:	631a      	str	r2, [r3, #48]	@ 0x30
 800344c:	e023      	b.n	8003496 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	4613      	mov	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	4413      	add	r3, r2
 800345e:	3b41      	subs	r3, #65	@ 0x41
 8003460:	221f      	movs	r2, #31
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	43da      	mvns	r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	400a      	ands	r2, r1
 800346e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	b29b      	uxth	r3, r3
 800347c:	4618      	mov	r0, r3
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	4613      	mov	r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	4413      	add	r3, r2
 8003488:	3b41      	subs	r3, #65	@ 0x41
 800348a:	fa00 f203 	lsl.w	r2, r0, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	430a      	orrs	r2, r1
 8003494:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003496:	4b22      	ldr	r3, [pc, #136]	@ (8003520 <HAL_ADC_ConfigChannel+0x234>)
 8003498:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a21      	ldr	r2, [pc, #132]	@ (8003524 <HAL_ADC_ConfigChannel+0x238>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d109      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x1cc>
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2b12      	cmp	r3, #18
 80034aa:	d105      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a19      	ldr	r2, [pc, #100]	@ (8003524 <HAL_ADC_ConfigChannel+0x238>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d123      	bne.n	800350a <HAL_ADC_ConfigChannel+0x21e>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2b10      	cmp	r3, #16
 80034c8:	d003      	beq.n	80034d2 <HAL_ADC_ConfigChannel+0x1e6>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2b11      	cmp	r3, #17
 80034d0:	d11b      	bne.n	800350a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2b10      	cmp	r3, #16
 80034e4:	d111      	bne.n	800350a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034e6:	4b10      	ldr	r3, [pc, #64]	@ (8003528 <HAL_ADC_ConfigChannel+0x23c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a10      	ldr	r2, [pc, #64]	@ (800352c <HAL_ADC_ConfigChannel+0x240>)
 80034ec:	fba2 2303 	umull	r2, r3, r2, r3
 80034f0:	0c9a      	lsrs	r2, r3, #18
 80034f2:	4613      	mov	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	4413      	add	r3, r2
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034fc:	e002      	b.n	8003504 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	3b01      	subs	r3, #1
 8003502:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1f9      	bne.n	80034fe <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3714      	adds	r7, #20
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	40012300 	.word	0x40012300
 8003524:	40012000 	.word	0x40012000
 8003528:	20000030 	.word	0x20000030
 800352c:	431bde83 	.word	0x431bde83

08003530 <HAL_ADC_AnalogWDGConfig>:
  * @param  AnalogWDGConfig  pointer to an ADC_AnalogWDGConfTypeDef structure
  *         that contains the configuration information of ADC analog watchdog.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->LowThreshold));
#endif /* USE_FULL_ASSERT  */

  /* Process locked */
  __HAL_LOCK(hadc);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003540:	2b01      	cmp	r3, #1
 8003542:	d101      	bne.n	8003548 <HAL_ADC_AnalogWDGConfig+0x18>
 8003544:	2302      	movs	r3, #2
 8003546:	e04d      	b.n	80035e4 <HAL_ADC_AnalogWDGConfig+0xb4>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (AnalogWDGConfig->ITMode == ENABLE)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	7c1b      	ldrb	r3, [r3, #16]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d108      	bne.n	800356a <HAL_ADC_AnalogWDGConfig+0x3a>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	685a      	ldr	r2, [r3, #4]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003566:	605a      	str	r2, [r3, #4]
 8003568:	e007      	b.n	800357a <HAL_ADC_AnalogWDGConfig+0x4a>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003578:	605a      	str	r2, [r3, #4]
  }

  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6812      	ldr	r2, [r2, #0]
 8003584:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003588:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800358c:	6053      	str	r3, [r2, #4]

  /* Set the analog watchdog enable mode */
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	6859      	ldr	r1, [r3, #4]
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	430a      	orrs	r2, r1
 800359e:	605a      	str	r2, [r3, #4]

  /* Set the high threshold */
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	6852      	ldr	r2, [r2, #4]
 80035a8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the low threshold */
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	6892      	ldr	r2, [r2, #8]
 80035b2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Clear the Analog watchdog channel select bits */
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	685a      	ldr	r2, [r3, #4]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f022 021f 	bic.w	r2, r2, #31
 80035c2:	605a      	str	r2, [r3, #4]

  /* Set the Analog watchdog channel */
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	685a      	ldr	r2, [r3, #4]
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	4619      	mov	r1, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	430a      	orrs	r2, r1
 80035d8:	605a      	str	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035f8:	4b79      	ldr	r3, [pc, #484]	@ (80037e0 <ADC_Init+0x1f0>)
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	431a      	orrs	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	685a      	ldr	r2, [r3, #4]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003624:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	6859      	ldr	r1, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	021a      	lsls	r2, r3, #8
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003648:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	6859      	ldr	r1, [r3, #4]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	430a      	orrs	r2, r1
 800365a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689a      	ldr	r2, [r3, #8]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800366a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	6899      	ldr	r1, [r3, #8]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68da      	ldr	r2, [r3, #12]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	430a      	orrs	r2, r1
 800367c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003682:	4a58      	ldr	r2, [pc, #352]	@ (80037e4 <ADC_Init+0x1f4>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d022      	beq.n	80036ce <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689a      	ldr	r2, [r3, #8]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003696:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	6899      	ldr	r1, [r3, #8]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689a      	ldr	r2, [r3, #8]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6899      	ldr	r1, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	609a      	str	r2, [r3, #8]
 80036cc:	e00f      	b.n	80036ee <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	689a      	ldr	r2, [r3, #8]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689a      	ldr	r2, [r3, #8]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036ec:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689a      	ldr	r2, [r3, #8]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0202 	bic.w	r2, r2, #2
 80036fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	6899      	ldr	r1, [r3, #8]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	7e1b      	ldrb	r3, [r3, #24]
 8003708:	005a      	lsls	r2, r3, #1
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	430a      	orrs	r2, r1
 8003710:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d01b      	beq.n	8003754 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800372a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	685a      	ldr	r2, [r3, #4]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800373a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	6859      	ldr	r1, [r3, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003746:	3b01      	subs	r3, #1
 8003748:	035a      	lsls	r2, r3, #13
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	430a      	orrs	r2, r1
 8003750:	605a      	str	r2, [r3, #4]
 8003752:	e007      	b.n	8003764 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	685a      	ldr	r2, [r3, #4]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003762:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003772:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	69db      	ldr	r3, [r3, #28]
 800377e:	3b01      	subs	r3, #1
 8003780:	051a      	lsls	r2, r3, #20
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003798:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	6899      	ldr	r1, [r3, #8]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80037a6:	025a      	lsls	r2, r3, #9
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689a      	ldr	r2, [r3, #8]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	6899      	ldr	r1, [r3, #8]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	029a      	lsls	r2, r3, #10
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	609a      	str	r2, [r3, #8]
}
 80037d4:	bf00      	nop
 80037d6:	3714      	adds	r7, #20
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr
 80037e0:	40012300 	.word	0x40012300
 80037e4:	0f000001 	.word	0x0f000001

080037e8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fa:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d13c      	bne.n	800387c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003806:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d12b      	bne.n	8003874 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003820:	2b00      	cmp	r3, #0
 8003822:	d127      	bne.n	8003874 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800382e:	2b00      	cmp	r3, #0
 8003830:	d006      	beq.n	8003840 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800383c:	2b00      	cmp	r3, #0
 800383e:	d119      	bne.n	8003874 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	685a      	ldr	r2, [r3, #4]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0220 	bic.w	r2, r2, #32
 800384e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003854:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003860:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d105      	bne.n	8003874 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386c:	f043 0201 	orr.w	r2, r3, #1
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	f7ff fd11 	bl	800329c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800387a:	e00e      	b.n	800389a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003880:	f003 0310 	and.w	r3, r3, #16
 8003884:	2b00      	cmp	r3, #0
 8003886:	d003      	beq.n	8003890 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	f7ff fd25 	bl	80032d8 <HAL_ADC_ErrorCallback>
}
 800388e:	e004      	b.n	800389a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	4798      	blx	r3
}
 800389a:	bf00      	nop
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b084      	sub	sp, #16
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ae:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038b0:	68f8      	ldr	r0, [r7, #12]
 80038b2:	f7ff fcfd 	bl	80032b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038b6:	bf00      	nop
 80038b8:	3710      	adds	r7, #16
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b084      	sub	sp, #16
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ca:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2240      	movs	r2, #64	@ 0x40
 80038d0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d6:	f043 0204 	orr.w	r2, r3, #4
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038de:	68f8      	ldr	r0, [r7, #12]
 80038e0:	f7ff fcfa 	bl	80032d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038e4:	bf00      	nop
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003910:	4b0c      	ldr	r3, [pc, #48]	@ (8003944 <__NVIC_SetPriorityGrouping+0x44>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003916:	68ba      	ldr	r2, [r7, #8]
 8003918:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800391c:	4013      	ands	r3, r2
 800391e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003928:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800392c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003932:	4a04      	ldr	r2, [pc, #16]	@ (8003944 <__NVIC_SetPriorityGrouping+0x44>)
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	60d3      	str	r3, [r2, #12]
}
 8003938:	bf00      	nop
 800393a:	3714      	adds	r7, #20
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	e000ed00 	.word	0xe000ed00

08003948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800394c:	4b04      	ldr	r3, [pc, #16]	@ (8003960 <__NVIC_GetPriorityGrouping+0x18>)
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	0a1b      	lsrs	r3, r3, #8
 8003952:	f003 0307 	and.w	r3, r3, #7
}
 8003956:	4618      	mov	r0, r3
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	e000ed00 	.word	0xe000ed00

08003964 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	4603      	mov	r3, r0
 800396c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800396e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003972:	2b00      	cmp	r3, #0
 8003974:	db0b      	blt.n	800398e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003976:	79fb      	ldrb	r3, [r7, #7]
 8003978:	f003 021f 	and.w	r2, r3, #31
 800397c:	4907      	ldr	r1, [pc, #28]	@ (800399c <__NVIC_EnableIRQ+0x38>)
 800397e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003982:	095b      	lsrs	r3, r3, #5
 8003984:	2001      	movs	r0, #1
 8003986:	fa00 f202 	lsl.w	r2, r0, r2
 800398a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800398e:	bf00      	nop
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	e000e100 	.word	0xe000e100

080039a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	4603      	mov	r3, r0
 80039a8:	6039      	str	r1, [r7, #0]
 80039aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	db0a      	blt.n	80039ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	b2da      	uxtb	r2, r3
 80039b8:	490c      	ldr	r1, [pc, #48]	@ (80039ec <__NVIC_SetPriority+0x4c>)
 80039ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039be:	0112      	lsls	r2, r2, #4
 80039c0:	b2d2      	uxtb	r2, r2
 80039c2:	440b      	add	r3, r1
 80039c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039c8:	e00a      	b.n	80039e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	b2da      	uxtb	r2, r3
 80039ce:	4908      	ldr	r1, [pc, #32]	@ (80039f0 <__NVIC_SetPriority+0x50>)
 80039d0:	79fb      	ldrb	r3, [r7, #7]
 80039d2:	f003 030f 	and.w	r3, r3, #15
 80039d6:	3b04      	subs	r3, #4
 80039d8:	0112      	lsls	r2, r2, #4
 80039da:	b2d2      	uxtb	r2, r2
 80039dc:	440b      	add	r3, r1
 80039de:	761a      	strb	r2, [r3, #24]
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr
 80039ec:	e000e100 	.word	0xe000e100
 80039f0:	e000ed00 	.word	0xe000ed00

080039f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b089      	sub	sp, #36	@ 0x24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	f1c3 0307 	rsb	r3, r3, #7
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	bf28      	it	cs
 8003a12:	2304      	movcs	r3, #4
 8003a14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	3304      	adds	r3, #4
 8003a1a:	2b06      	cmp	r3, #6
 8003a1c:	d902      	bls.n	8003a24 <NVIC_EncodePriority+0x30>
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	3b03      	subs	r3, #3
 8003a22:	e000      	b.n	8003a26 <NVIC_EncodePriority+0x32>
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a28:	f04f 32ff 	mov.w	r2, #4294967295
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a32:	43da      	mvns	r2, r3
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	401a      	ands	r2, r3
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	fa01 f303 	lsl.w	r3, r1, r3
 8003a46:	43d9      	mvns	r1, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a4c:	4313      	orrs	r3, r2
         );
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3724      	adds	r7, #36	@ 0x24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
	...

08003a5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	3b01      	subs	r3, #1
 8003a68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a6c:	d301      	bcc.n	8003a72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e00f      	b.n	8003a92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a72:	4a0a      	ldr	r2, [pc, #40]	@ (8003a9c <SysTick_Config+0x40>)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a7a:	210f      	movs	r1, #15
 8003a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a80:	f7ff ff8e 	bl	80039a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a84:	4b05      	ldr	r3, [pc, #20]	@ (8003a9c <SysTick_Config+0x40>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a8a:	4b04      	ldr	r3, [pc, #16]	@ (8003a9c <SysTick_Config+0x40>)
 8003a8c:	2207      	movs	r2, #7
 8003a8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3708      	adds	r7, #8
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	e000e010 	.word	0xe000e010

08003aa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f7ff ff29 	bl	8003900 <__NVIC_SetPriorityGrouping>
}
 8003aae:	bf00      	nop
 8003ab0:	3708      	adds	r7, #8
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b086      	sub	sp, #24
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	4603      	mov	r3, r0
 8003abe:	60b9      	str	r1, [r7, #8]
 8003ac0:	607a      	str	r2, [r7, #4]
 8003ac2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ac8:	f7ff ff3e 	bl	8003948 <__NVIC_GetPriorityGrouping>
 8003acc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	68b9      	ldr	r1, [r7, #8]
 8003ad2:	6978      	ldr	r0, [r7, #20]
 8003ad4:	f7ff ff8e 	bl	80039f4 <NVIC_EncodePriority>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ade:	4611      	mov	r1, r2
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff ff5d 	bl	80039a0 <__NVIC_SetPriority>
}
 8003ae6:	bf00      	nop
 8003ae8:	3718      	adds	r7, #24
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b082      	sub	sp, #8
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	4603      	mov	r3, r0
 8003af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7ff ff31 	bl	8003964 <__NVIC_EnableIRQ>
}
 8003b02:	bf00      	nop
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b082      	sub	sp, #8
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f7ff ffa2 	bl	8003a5c <SysTick_Config>
 8003b18:	4603      	mov	r3, r0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3708      	adds	r7, #8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
	...

08003b24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b30:	f7ff f888 	bl	8002c44 <HAL_GetTick>
 8003b34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d101      	bne.n	8003b40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e099      	b.n	8003c74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2202      	movs	r2, #2
 8003b44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0201 	bic.w	r2, r2, #1
 8003b5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b60:	e00f      	b.n	8003b82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b62:	f7ff f86f 	bl	8002c44 <HAL_GetTick>
 8003b66:	4602      	mov	r2, r0
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	2b05      	cmp	r3, #5
 8003b6e:	d908      	bls.n	8003b82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2220      	movs	r2, #32
 8003b74:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2203      	movs	r2, #3
 8003b7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e078      	b.n	8003c74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1e8      	bne.n	8003b62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	4b38      	ldr	r3, [pc, #224]	@ (8003c7c <HAL_DMA_Init+0x158>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d107      	bne.n	8003bec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be4:	4313      	orrs	r3, r2
 8003be6:	697a      	ldr	r2, [r7, #20]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	697a      	ldr	r2, [r7, #20]
 8003bf2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	f023 0307 	bic.w	r3, r3, #7
 8003c02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	d117      	bne.n	8003c46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d00e      	beq.n	8003c46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 fb01 	bl	8004230 <DMA_CheckFifoParam>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d008      	beq.n	8003c46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2240      	movs	r2, #64	@ 0x40
 8003c38:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003c42:	2301      	movs	r3, #1
 8003c44:	e016      	b.n	8003c74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 fab8 	bl	80041c4 <DMA_CalcBaseAndBitshift>
 8003c54:	4603      	mov	r3, r0
 8003c56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c5c:	223f      	movs	r2, #63	@ 0x3f
 8003c5e:	409a      	lsls	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3718      	adds	r7, #24
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	f010803f 	.word	0xf010803f

08003c80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b086      	sub	sp, #24
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
 8003c8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d101      	bne.n	8003ca6 <HAL_DMA_Start_IT+0x26>
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	e040      	b.n	8003d28 <HAL_DMA_Start_IT+0xa8>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d12f      	bne.n	8003d1a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	68b9      	ldr	r1, [r7, #8]
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	f000 fa4a 	bl	8004168 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cd8:	223f      	movs	r2, #63	@ 0x3f
 8003cda:	409a      	lsls	r2, r3
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f042 0216 	orr.w	r2, r2, #22
 8003cee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d007      	beq.n	8003d08 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 0208 	orr.w	r2, r2, #8
 8003d06:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f042 0201 	orr.w	r2, r2, #1
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	e005      	b.n	8003d26 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d22:	2302      	movs	r3, #2
 8003d24:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d26:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3718      	adds	r7, #24
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d3e:	f7fe ff81 	bl	8002c44 <HAL_GetTick>
 8003d42:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d008      	beq.n	8003d62 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2280      	movs	r2, #128	@ 0x80
 8003d54:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e052      	b.n	8003e08 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 0216 	bic.w	r2, r2, #22
 8003d70:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695a      	ldr	r2, [r3, #20]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d80:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d103      	bne.n	8003d92 <HAL_DMA_Abort+0x62>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d007      	beq.n	8003da2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0208 	bic.w	r2, r2, #8
 8003da0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 0201 	bic.w	r2, r2, #1
 8003db0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003db2:	e013      	b.n	8003ddc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003db4:	f7fe ff46 	bl	8002c44 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b05      	cmp	r3, #5
 8003dc0:	d90c      	bls.n	8003ddc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2220      	movs	r2, #32
 8003dc6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2203      	movs	r2, #3
 8003dcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e015      	b.n	8003e08 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1e4      	bne.n	8003db4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dee:	223f      	movs	r2, #63	@ 0x3f
 8003df0:	409a      	lsls	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d004      	beq.n	8003e2e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2280      	movs	r2, #128	@ 0x80
 8003e28:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e00c      	b.n	8003e48 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2205      	movs	r2, #5
 8003e32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f022 0201 	bic.w	r2, r2, #1
 8003e44:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e60:	4b8e      	ldr	r3, [pc, #568]	@ (800409c <HAL_DMA_IRQHandler+0x248>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a8e      	ldr	r2, [pc, #568]	@ (80040a0 <HAL_DMA_IRQHandler+0x24c>)
 8003e66:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6a:	0a9b      	lsrs	r3, r3, #10
 8003e6c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e72:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e7e:	2208      	movs	r2, #8
 8003e80:	409a      	lsls	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	4013      	ands	r3, r2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d01a      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0304 	and.w	r3, r3, #4
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d013      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f022 0204 	bic.w	r2, r2, #4
 8003ea6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eac:	2208      	movs	r2, #8
 8003eae:	409a      	lsls	r2, r3
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eb8:	f043 0201 	orr.w	r2, r3, #1
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	409a      	lsls	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d012      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00b      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	409a      	lsls	r2, r3
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eee:	f043 0202 	orr.w	r2, r3, #2
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003efa:	2204      	movs	r2, #4
 8003efc:	409a      	lsls	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	4013      	ands	r3, r2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d012      	beq.n	8003f2c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00b      	beq.n	8003f2c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f18:	2204      	movs	r2, #4
 8003f1a:	409a      	lsls	r2, r3
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f24:	f043 0204 	orr.w	r2, r3, #4
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f30:	2210      	movs	r2, #16
 8003f32:	409a      	lsls	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	4013      	ands	r3, r2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d043      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0308 	and.w	r3, r3, #8
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d03c      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f4e:	2210      	movs	r2, #16
 8003f50:	409a      	lsls	r2, r3
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d018      	beq.n	8003f96 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d108      	bne.n	8003f84 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d024      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	4798      	blx	r3
 8003f82:	e01f      	b.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d01b      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	4798      	blx	r3
 8003f94:	e016      	b.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d107      	bne.n	8003fb4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f022 0208 	bic.w	r2, r2, #8
 8003fb2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d003      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc8:	2220      	movs	r2, #32
 8003fca:	409a      	lsls	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 808f 	beq.w	80040f4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0310 	and.w	r3, r3, #16
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 8087 	beq.w	80040f4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fea:	2220      	movs	r2, #32
 8003fec:	409a      	lsls	r2, r3
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b05      	cmp	r3, #5
 8003ffc:	d136      	bne.n	800406c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 0216 	bic.w	r2, r2, #22
 800400c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	695a      	ldr	r2, [r3, #20]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800401c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004022:	2b00      	cmp	r3, #0
 8004024:	d103      	bne.n	800402e <HAL_DMA_IRQHandler+0x1da>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800402a:	2b00      	cmp	r3, #0
 800402c:	d007      	beq.n	800403e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 0208 	bic.w	r2, r2, #8
 800403c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004042:	223f      	movs	r2, #63	@ 0x3f
 8004044:	409a      	lsls	r2, r3
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800405e:	2b00      	cmp	r3, #0
 8004060:	d07e      	beq.n	8004160 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	4798      	blx	r3
        }
        return;
 800406a:	e079      	b.n	8004160 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d01d      	beq.n	80040b6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d10d      	bne.n	80040a4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800408c:	2b00      	cmp	r3, #0
 800408e:	d031      	beq.n	80040f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	4798      	blx	r3
 8004098:	e02c      	b.n	80040f4 <HAL_DMA_IRQHandler+0x2a0>
 800409a:	bf00      	nop
 800409c:	20000030 	.word	0x20000030
 80040a0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d023      	beq.n	80040f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	4798      	blx	r3
 80040b4:	e01e      	b.n	80040f4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d10f      	bne.n	80040e4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 0210 	bic.w	r2, r2, #16
 80040d2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d003      	beq.n	80040f4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d032      	beq.n	8004162 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004100:	f003 0301 	and.w	r3, r3, #1
 8004104:	2b00      	cmp	r3, #0
 8004106:	d022      	beq.n	800414e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2205      	movs	r2, #5
 800410c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 0201 	bic.w	r2, r2, #1
 800411e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	3301      	adds	r3, #1
 8004124:	60bb      	str	r3, [r7, #8]
 8004126:	697a      	ldr	r2, [r7, #20]
 8004128:	429a      	cmp	r2, r3
 800412a:	d307      	bcc.n	800413c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1f2      	bne.n	8004120 <HAL_DMA_IRQHandler+0x2cc>
 800413a:	e000      	b.n	800413e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800413c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004152:	2b00      	cmp	r3, #0
 8004154:	d005      	beq.n	8004162 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	4798      	blx	r3
 800415e:	e000      	b.n	8004162 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004160:	bf00      	nop
    }
  }
}
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
 8004174:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004184:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	683a      	ldr	r2, [r7, #0]
 800418c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	2b40      	cmp	r3, #64	@ 0x40
 8004194:	d108      	bne.n	80041a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	68ba      	ldr	r2, [r7, #8]
 80041a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80041a6:	e007      	b.n	80041b8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	60da      	str	r2, [r3, #12]
}
 80041b8:	bf00      	nop
 80041ba:	3714      	adds	r7, #20
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	3b10      	subs	r3, #16
 80041d4:	4a14      	ldr	r2, [pc, #80]	@ (8004228 <DMA_CalcBaseAndBitshift+0x64>)
 80041d6:	fba2 2303 	umull	r2, r3, r2, r3
 80041da:	091b      	lsrs	r3, r3, #4
 80041dc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041de:	4a13      	ldr	r2, [pc, #76]	@ (800422c <DMA_CalcBaseAndBitshift+0x68>)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	4413      	add	r3, r2
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	461a      	mov	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2b03      	cmp	r3, #3
 80041f0:	d909      	bls.n	8004206 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041fa:	f023 0303 	bic.w	r3, r3, #3
 80041fe:	1d1a      	adds	r2, r3, #4
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	659a      	str	r2, [r3, #88]	@ 0x58
 8004204:	e007      	b.n	8004216 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800420e:	f023 0303 	bic.w	r3, r3, #3
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800421a:	4618      	mov	r0, r3
 800421c:	3714      	adds	r7, #20
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	aaaaaaab 	.word	0xaaaaaaab
 800422c:	08007ab0 	.word	0x08007ab0

08004230 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004238:	2300      	movs	r3, #0
 800423a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004240:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d11f      	bne.n	800428a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	2b03      	cmp	r3, #3
 800424e:	d856      	bhi.n	80042fe <DMA_CheckFifoParam+0xce>
 8004250:	a201      	add	r2, pc, #4	@ (adr r2, 8004258 <DMA_CheckFifoParam+0x28>)
 8004252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004256:	bf00      	nop
 8004258:	08004269 	.word	0x08004269
 800425c:	0800427b 	.word	0x0800427b
 8004260:	08004269 	.word	0x08004269
 8004264:	080042ff 	.word	0x080042ff
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d046      	beq.n	8004302 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004278:	e043      	b.n	8004302 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004282:	d140      	bne.n	8004306 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004288:	e03d      	b.n	8004306 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004292:	d121      	bne.n	80042d8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	2b03      	cmp	r3, #3
 8004298:	d837      	bhi.n	800430a <DMA_CheckFifoParam+0xda>
 800429a:	a201      	add	r2, pc, #4	@ (adr r2, 80042a0 <DMA_CheckFifoParam+0x70>)
 800429c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a0:	080042b1 	.word	0x080042b1
 80042a4:	080042b7 	.word	0x080042b7
 80042a8:	080042b1 	.word	0x080042b1
 80042ac:	080042c9 	.word	0x080042c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	73fb      	strb	r3, [r7, #15]
      break;
 80042b4:	e030      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d025      	beq.n	800430e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042c6:	e022      	b.n	800430e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042cc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042d0:	d11f      	bne.n	8004312 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042d6:	e01c      	b.n	8004312 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d903      	bls.n	80042e6 <DMA_CheckFifoParam+0xb6>
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	2b03      	cmp	r3, #3
 80042e2:	d003      	beq.n	80042ec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042e4:	e018      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	73fb      	strb	r3, [r7, #15]
      break;
 80042ea:	e015      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00e      	beq.n	8004316 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	73fb      	strb	r3, [r7, #15]
      break;
 80042fc:	e00b      	b.n	8004316 <DMA_CheckFifoParam+0xe6>
      break;
 80042fe:	bf00      	nop
 8004300:	e00a      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 8004302:	bf00      	nop
 8004304:	e008      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 8004306:	bf00      	nop
 8004308:	e006      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 800430a:	bf00      	nop
 800430c:	e004      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 800430e:	bf00      	nop
 8004310:	e002      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;   
 8004312:	bf00      	nop
 8004314:	e000      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 8004316:	bf00      	nop
    }
  } 
  
  return status; 
 8004318:	7bfb      	ldrb	r3, [r7, #15]
}
 800431a:	4618      	mov	r0, r3
 800431c:	3714      	adds	r7, #20
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop

08004328 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004328:	b480      	push	{r7}
 800432a:	b089      	sub	sp, #36	@ 0x24
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004332:	2300      	movs	r3, #0
 8004334:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004336:	2300      	movs	r3, #0
 8004338:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800433a:	2300      	movs	r3, #0
 800433c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800433e:	2300      	movs	r3, #0
 8004340:	61fb      	str	r3, [r7, #28]
 8004342:	e153      	b.n	80045ec <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004344:	2201      	movs	r2, #1
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	fa02 f303 	lsl.w	r3, r2, r3
 800434c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	4013      	ands	r3, r2
 8004356:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	429a      	cmp	r2, r3
 800435e:	f040 8142 	bne.w	80045e6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f003 0303 	and.w	r3, r3, #3
 800436a:	2b01      	cmp	r3, #1
 800436c:	d005      	beq.n	800437a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004376:	2b02      	cmp	r3, #2
 8004378:	d130      	bne.n	80043dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	2203      	movs	r2, #3
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	43db      	mvns	r3, r3
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	4013      	ands	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	68da      	ldr	r2, [r3, #12]
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	005b      	lsls	r3, r3, #1
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043b0:	2201      	movs	r2, #1
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	43db      	mvns	r3, r3
 80043ba:	69ba      	ldr	r2, [r7, #24]
 80043bc:	4013      	ands	r3, r2
 80043be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	091b      	lsrs	r3, r3, #4
 80043c6:	f003 0201 	and.w	r2, r3, #1
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	fa02 f303 	lsl.w	r3, r2, r3
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f003 0303 	and.w	r3, r3, #3
 80043e4:	2b03      	cmp	r3, #3
 80043e6:	d017      	beq.n	8004418 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	005b      	lsls	r3, r3, #1
 80043f2:	2203      	movs	r2, #3
 80043f4:	fa02 f303 	lsl.w	r3, r2, r3
 80043f8:	43db      	mvns	r3, r3
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	4013      	ands	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	689a      	ldr	r2, [r3, #8]
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	fa02 f303 	lsl.w	r3, r2, r3
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	4313      	orrs	r3, r2
 8004410:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	69ba      	ldr	r2, [r7, #24]
 8004416:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f003 0303 	and.w	r3, r3, #3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d123      	bne.n	800446c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	08da      	lsrs	r2, r3, #3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	3208      	adds	r2, #8
 800442c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004430:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	220f      	movs	r2, #15
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	43db      	mvns	r3, r3
 8004442:	69ba      	ldr	r2, [r7, #24]
 8004444:	4013      	ands	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	691a      	ldr	r2, [r3, #16]
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	f003 0307 	and.w	r3, r3, #7
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	69ba      	ldr	r2, [r7, #24]
 800445a:	4313      	orrs	r3, r2
 800445c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	08da      	lsrs	r2, r3, #3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	3208      	adds	r2, #8
 8004466:	69b9      	ldr	r1, [r7, #24]
 8004468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	2203      	movs	r2, #3
 8004478:	fa02 f303 	lsl.w	r3, r2, r3
 800447c:	43db      	mvns	r3, r3
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	4013      	ands	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f003 0203 	and.w	r2, r3, #3
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	4313      	orrs	r3, r2
 8004498:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 809c 	beq.w	80045e6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ae:	2300      	movs	r3, #0
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	4b54      	ldr	r3, [pc, #336]	@ (8004604 <HAL_GPIO_Init+0x2dc>)
 80044b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b6:	4a53      	ldr	r2, [pc, #332]	@ (8004604 <HAL_GPIO_Init+0x2dc>)
 80044b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80044be:	4b51      	ldr	r3, [pc, #324]	@ (8004604 <HAL_GPIO_Init+0x2dc>)
 80044c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044c6:	60fb      	str	r3, [r7, #12]
 80044c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044ca:	4a4f      	ldr	r2, [pc, #316]	@ (8004608 <HAL_GPIO_Init+0x2e0>)
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	089b      	lsrs	r3, r3, #2
 80044d0:	3302      	adds	r3, #2
 80044d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	f003 0303 	and.w	r3, r3, #3
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	220f      	movs	r2, #15
 80044e2:	fa02 f303 	lsl.w	r3, r2, r3
 80044e6:	43db      	mvns	r3, r3
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	4013      	ands	r3, r2
 80044ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a46      	ldr	r2, [pc, #280]	@ (800460c <HAL_GPIO_Init+0x2e4>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d013      	beq.n	800451e <HAL_GPIO_Init+0x1f6>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a45      	ldr	r2, [pc, #276]	@ (8004610 <HAL_GPIO_Init+0x2e8>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d00d      	beq.n	800451a <HAL_GPIO_Init+0x1f2>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a44      	ldr	r2, [pc, #272]	@ (8004614 <HAL_GPIO_Init+0x2ec>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d007      	beq.n	8004516 <HAL_GPIO_Init+0x1ee>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a43      	ldr	r2, [pc, #268]	@ (8004618 <HAL_GPIO_Init+0x2f0>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d101      	bne.n	8004512 <HAL_GPIO_Init+0x1ea>
 800450e:	2303      	movs	r3, #3
 8004510:	e006      	b.n	8004520 <HAL_GPIO_Init+0x1f8>
 8004512:	2307      	movs	r3, #7
 8004514:	e004      	b.n	8004520 <HAL_GPIO_Init+0x1f8>
 8004516:	2302      	movs	r3, #2
 8004518:	e002      	b.n	8004520 <HAL_GPIO_Init+0x1f8>
 800451a:	2301      	movs	r3, #1
 800451c:	e000      	b.n	8004520 <HAL_GPIO_Init+0x1f8>
 800451e:	2300      	movs	r3, #0
 8004520:	69fa      	ldr	r2, [r7, #28]
 8004522:	f002 0203 	and.w	r2, r2, #3
 8004526:	0092      	lsls	r2, r2, #2
 8004528:	4093      	lsls	r3, r2
 800452a:	69ba      	ldr	r2, [r7, #24]
 800452c:	4313      	orrs	r3, r2
 800452e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004530:	4935      	ldr	r1, [pc, #212]	@ (8004608 <HAL_GPIO_Init+0x2e0>)
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	089b      	lsrs	r3, r3, #2
 8004536:	3302      	adds	r3, #2
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800453e:	4b37      	ldr	r3, [pc, #220]	@ (800461c <HAL_GPIO_Init+0x2f4>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	43db      	mvns	r3, r3
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	4013      	ands	r3, r2
 800454c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800455a:	69ba      	ldr	r2, [r7, #24]
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	4313      	orrs	r3, r2
 8004560:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004562:	4a2e      	ldr	r2, [pc, #184]	@ (800461c <HAL_GPIO_Init+0x2f4>)
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004568:	4b2c      	ldr	r3, [pc, #176]	@ (800461c <HAL_GPIO_Init+0x2f4>)
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	43db      	mvns	r3, r3
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	4013      	ands	r3, r2
 8004576:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d003      	beq.n	800458c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	4313      	orrs	r3, r2
 800458a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800458c:	4a23      	ldr	r2, [pc, #140]	@ (800461c <HAL_GPIO_Init+0x2f4>)
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004592:	4b22      	ldr	r3, [pc, #136]	@ (800461c <HAL_GPIO_Init+0x2f4>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	43db      	mvns	r3, r3
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	4013      	ands	r3, r2
 80045a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80045ae:	69ba      	ldr	r2, [r7, #24]
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045b6:	4a19      	ldr	r2, [pc, #100]	@ (800461c <HAL_GPIO_Init+0x2f4>)
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045bc:	4b17      	ldr	r3, [pc, #92]	@ (800461c <HAL_GPIO_Init+0x2f4>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	43db      	mvns	r3, r3
 80045c6:	69ba      	ldr	r2, [r7, #24]
 80045c8:	4013      	ands	r3, r2
 80045ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d003      	beq.n	80045e0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	4313      	orrs	r3, r2
 80045de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045e0:	4a0e      	ldr	r2, [pc, #56]	@ (800461c <HAL_GPIO_Init+0x2f4>)
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	3301      	adds	r3, #1
 80045ea:	61fb      	str	r3, [r7, #28]
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	2b0f      	cmp	r3, #15
 80045f0:	f67f aea8 	bls.w	8004344 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80045f4:	bf00      	nop
 80045f6:	bf00      	nop
 80045f8:	3724      	adds	r7, #36	@ 0x24
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr
 8004602:	bf00      	nop
 8004604:	40023800 	.word	0x40023800
 8004608:	40013800 	.word	0x40013800
 800460c:	40020000 	.word	0x40020000
 8004610:	40020400 	.word	0x40020400
 8004614:	40020800 	.word	0x40020800
 8004618:	40020c00 	.word	0x40020c00
 800461c:	40013c00 	.word	0x40013c00

08004620 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	460b      	mov	r3, r1
 800462a:	807b      	strh	r3, [r7, #2]
 800462c:	4613      	mov	r3, r2
 800462e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004630:	787b      	ldrb	r3, [r7, #1]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d003      	beq.n	800463e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004636:	887a      	ldrh	r2, [r7, #2]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800463c:	e003      	b.n	8004646 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800463e:	887b      	ldrh	r3, [r7, #2]
 8004640:	041a      	lsls	r2, r3, #16
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	619a      	str	r2, [r3, #24]
}
 8004646:	bf00      	nop
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr
	...

08004654 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
 800465a:	4603      	mov	r3, r0
 800465c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800465e:	4b08      	ldr	r3, [pc, #32]	@ (8004680 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004660:	695a      	ldr	r2, [r3, #20]
 8004662:	88fb      	ldrh	r3, [r7, #6]
 8004664:	4013      	ands	r3, r2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d006      	beq.n	8004678 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800466a:	4a05      	ldr	r2, [pc, #20]	@ (8004680 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800466c:	88fb      	ldrh	r3, [r7, #6]
 800466e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004670:	88fb      	ldrh	r3, [r7, #6]
 8004672:	4618      	mov	r0, r3
 8004674:	f7fc ffac 	bl	80015d0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004678:	bf00      	nop
 800467a:	3708      	adds	r7, #8
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	40013c00 	.word	0x40013c00

08004684 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e0cc      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004698:	4b68      	ldr	r3, [pc, #416]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0307 	and.w	r3, r3, #7
 80046a0:	683a      	ldr	r2, [r7, #0]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d90c      	bls.n	80046c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a6:	4b65      	ldr	r3, [pc, #404]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	b2d2      	uxtb	r2, r2
 80046ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ae:	4b63      	ldr	r3, [pc, #396]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0307 	and.w	r3, r3, #7
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d001      	beq.n	80046c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e0b8      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d020      	beq.n	800470e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d005      	beq.n	80046e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046d8:	4b59      	ldr	r3, [pc, #356]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	4a58      	ldr	r2, [pc, #352]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0308 	and.w	r3, r3, #8
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d005      	beq.n	80046fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046f0:	4b53      	ldr	r3, [pc, #332]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	4a52      	ldr	r2, [pc, #328]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046f6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046fc:	4b50      	ldr	r3, [pc, #320]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	494d      	ldr	r1, [pc, #308]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 800470a:	4313      	orrs	r3, r2
 800470c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d044      	beq.n	80047a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d107      	bne.n	8004732 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004722:	4b47      	ldr	r3, [pc, #284]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d119      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e07f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2b02      	cmp	r3, #2
 8004738:	d003      	beq.n	8004742 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800473e:	2b03      	cmp	r3, #3
 8004740:	d107      	bne.n	8004752 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004742:	4b3f      	ldr	r3, [pc, #252]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d109      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e06f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004752:	4b3b      	ldr	r3, [pc, #236]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e067      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004762:	4b37      	ldr	r3, [pc, #220]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f023 0203 	bic.w	r2, r3, #3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	4934      	ldr	r1, [pc, #208]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004770:	4313      	orrs	r3, r2
 8004772:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004774:	f7fe fa66 	bl	8002c44 <HAL_GetTick>
 8004778:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800477a:	e00a      	b.n	8004792 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800477c:	f7fe fa62 	bl	8002c44 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800478a:	4293      	cmp	r3, r2
 800478c:	d901      	bls.n	8004792 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e04f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004792:	4b2b      	ldr	r3, [pc, #172]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 020c 	and.w	r2, r3, #12
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d1eb      	bne.n	800477c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047a4:	4b25      	ldr	r3, [pc, #148]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0307 	and.w	r3, r3, #7
 80047ac:	683a      	ldr	r2, [r7, #0]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d20c      	bcs.n	80047cc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047b2:	4b22      	ldr	r3, [pc, #136]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ba:	4b20      	ldr	r3, [pc, #128]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0307 	and.w	r3, r3, #7
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d001      	beq.n	80047cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e032      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0304 	and.w	r3, r3, #4
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d008      	beq.n	80047ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047d8:	4b19      	ldr	r3, [pc, #100]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	4916      	ldr	r1, [pc, #88]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0308 	and.w	r3, r3, #8
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d009      	beq.n	800480a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047f6:	4b12      	ldr	r3, [pc, #72]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	00db      	lsls	r3, r3, #3
 8004804:	490e      	ldr	r1, [pc, #56]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	4313      	orrs	r3, r2
 8004808:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800480a:	f000 f821 	bl	8004850 <HAL_RCC_GetSysClockFreq>
 800480e:	4602      	mov	r2, r0
 8004810:	4b0b      	ldr	r3, [pc, #44]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	091b      	lsrs	r3, r3, #4
 8004816:	f003 030f 	and.w	r3, r3, #15
 800481a:	490a      	ldr	r1, [pc, #40]	@ (8004844 <HAL_RCC_ClockConfig+0x1c0>)
 800481c:	5ccb      	ldrb	r3, [r1, r3]
 800481e:	fa22 f303 	lsr.w	r3, r2, r3
 8004822:	4a09      	ldr	r2, [pc, #36]	@ (8004848 <HAL_RCC_ClockConfig+0x1c4>)
 8004824:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004826:	4b09      	ldr	r3, [pc, #36]	@ (800484c <HAL_RCC_ClockConfig+0x1c8>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f7fe f9c6 	bl	8002bbc <HAL_InitTick>

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40023c00 	.word	0x40023c00
 8004840:	40023800 	.word	0x40023800
 8004844:	08007a98 	.word	0x08007a98
 8004848:	20000030 	.word	0x20000030
 800484c:	20000438 	.word	0x20000438

08004850 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004850:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004854:	b090      	sub	sp, #64	@ 0x40
 8004856:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800485c:	2300      	movs	r3, #0
 800485e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004860:	2300      	movs	r3, #0
 8004862:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004864:	2300      	movs	r3, #0
 8004866:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004868:	4b59      	ldr	r3, [pc, #356]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 030c 	and.w	r3, r3, #12
 8004870:	2b08      	cmp	r3, #8
 8004872:	d00d      	beq.n	8004890 <HAL_RCC_GetSysClockFreq+0x40>
 8004874:	2b08      	cmp	r3, #8
 8004876:	f200 80a1 	bhi.w	80049bc <HAL_RCC_GetSysClockFreq+0x16c>
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <HAL_RCC_GetSysClockFreq+0x34>
 800487e:	2b04      	cmp	r3, #4
 8004880:	d003      	beq.n	800488a <HAL_RCC_GetSysClockFreq+0x3a>
 8004882:	e09b      	b.n	80049bc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004884:	4b53      	ldr	r3, [pc, #332]	@ (80049d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004886:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004888:	e09b      	b.n	80049c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800488a:	4b53      	ldr	r3, [pc, #332]	@ (80049d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800488c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800488e:	e098      	b.n	80049c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004890:	4b4f      	ldr	r3, [pc, #316]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004898:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800489a:	4b4d      	ldr	r3, [pc, #308]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d028      	beq.n	80048f8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048a6:	4b4a      	ldr	r3, [pc, #296]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	099b      	lsrs	r3, r3, #6
 80048ac:	2200      	movs	r2, #0
 80048ae:	623b      	str	r3, [r7, #32]
 80048b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80048b2:	6a3b      	ldr	r3, [r7, #32]
 80048b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80048b8:	2100      	movs	r1, #0
 80048ba:	4b47      	ldr	r3, [pc, #284]	@ (80049d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80048bc:	fb03 f201 	mul.w	r2, r3, r1
 80048c0:	2300      	movs	r3, #0
 80048c2:	fb00 f303 	mul.w	r3, r0, r3
 80048c6:	4413      	add	r3, r2
 80048c8:	4a43      	ldr	r2, [pc, #268]	@ (80049d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80048ca:	fba0 1202 	umull	r1, r2, r0, r2
 80048ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048d0:	460a      	mov	r2, r1
 80048d2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80048d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048d6:	4413      	add	r3, r2
 80048d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048dc:	2200      	movs	r2, #0
 80048de:	61bb      	str	r3, [r7, #24]
 80048e0:	61fa      	str	r2, [r7, #28]
 80048e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80048ea:	f7fb fc95 	bl	8000218 <__aeabi_uldivmod>
 80048ee:	4602      	mov	r2, r0
 80048f0:	460b      	mov	r3, r1
 80048f2:	4613      	mov	r3, r2
 80048f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048f6:	e053      	b.n	80049a0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048f8:	4b35      	ldr	r3, [pc, #212]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	099b      	lsrs	r3, r3, #6
 80048fe:	2200      	movs	r2, #0
 8004900:	613b      	str	r3, [r7, #16]
 8004902:	617a      	str	r2, [r7, #20]
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800490a:	f04f 0b00 	mov.w	fp, #0
 800490e:	4652      	mov	r2, sl
 8004910:	465b      	mov	r3, fp
 8004912:	f04f 0000 	mov.w	r0, #0
 8004916:	f04f 0100 	mov.w	r1, #0
 800491a:	0159      	lsls	r1, r3, #5
 800491c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004920:	0150      	lsls	r0, r2, #5
 8004922:	4602      	mov	r2, r0
 8004924:	460b      	mov	r3, r1
 8004926:	ebb2 080a 	subs.w	r8, r2, sl
 800492a:	eb63 090b 	sbc.w	r9, r3, fp
 800492e:	f04f 0200 	mov.w	r2, #0
 8004932:	f04f 0300 	mov.w	r3, #0
 8004936:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800493a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800493e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004942:	ebb2 0408 	subs.w	r4, r2, r8
 8004946:	eb63 0509 	sbc.w	r5, r3, r9
 800494a:	f04f 0200 	mov.w	r2, #0
 800494e:	f04f 0300 	mov.w	r3, #0
 8004952:	00eb      	lsls	r3, r5, #3
 8004954:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004958:	00e2      	lsls	r2, r4, #3
 800495a:	4614      	mov	r4, r2
 800495c:	461d      	mov	r5, r3
 800495e:	eb14 030a 	adds.w	r3, r4, sl
 8004962:	603b      	str	r3, [r7, #0]
 8004964:	eb45 030b 	adc.w	r3, r5, fp
 8004968:	607b      	str	r3, [r7, #4]
 800496a:	f04f 0200 	mov.w	r2, #0
 800496e:	f04f 0300 	mov.w	r3, #0
 8004972:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004976:	4629      	mov	r1, r5
 8004978:	028b      	lsls	r3, r1, #10
 800497a:	4621      	mov	r1, r4
 800497c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004980:	4621      	mov	r1, r4
 8004982:	028a      	lsls	r2, r1, #10
 8004984:	4610      	mov	r0, r2
 8004986:	4619      	mov	r1, r3
 8004988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800498a:	2200      	movs	r2, #0
 800498c:	60bb      	str	r3, [r7, #8]
 800498e:	60fa      	str	r2, [r7, #12]
 8004990:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004994:	f7fb fc40 	bl	8000218 <__aeabi_uldivmod>
 8004998:	4602      	mov	r2, r0
 800499a:	460b      	mov	r3, r1
 800499c:	4613      	mov	r3, r2
 800499e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80049a0:	4b0b      	ldr	r3, [pc, #44]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	0c1b      	lsrs	r3, r3, #16
 80049a6:	f003 0303 	and.w	r3, r3, #3
 80049aa:	3301      	adds	r3, #1
 80049ac:	005b      	lsls	r3, r3, #1
 80049ae:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80049b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80049b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049ba:	e002      	b.n	80049c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049bc:	4b05      	ldr	r3, [pc, #20]	@ (80049d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80049be:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3740      	adds	r7, #64	@ 0x40
 80049c8:	46bd      	mov	sp, r7
 80049ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049ce:	bf00      	nop
 80049d0:	40023800 	.word	0x40023800
 80049d4:	00f42400 	.word	0x00f42400
 80049d8:	017d7840 	.word	0x017d7840

080049dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049dc:	b480      	push	{r7}
 80049de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049e0:	4b03      	ldr	r3, [pc, #12]	@ (80049f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80049e2:	681b      	ldr	r3, [r3, #0]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	20000030 	.word	0x20000030

080049f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049f8:	f7ff fff0 	bl	80049dc <HAL_RCC_GetHCLKFreq>
 80049fc:	4602      	mov	r2, r0
 80049fe:	4b05      	ldr	r3, [pc, #20]	@ (8004a14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	0a9b      	lsrs	r3, r3, #10
 8004a04:	f003 0307 	and.w	r3, r3, #7
 8004a08:	4903      	ldr	r1, [pc, #12]	@ (8004a18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a0a:	5ccb      	ldrb	r3, [r1, r3]
 8004a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	40023800 	.word	0x40023800
 8004a18:	08007aa8 	.word	0x08007aa8

08004a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a20:	f7ff ffdc 	bl	80049dc <HAL_RCC_GetHCLKFreq>
 8004a24:	4602      	mov	r2, r0
 8004a26:	4b05      	ldr	r3, [pc, #20]	@ (8004a3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	0b5b      	lsrs	r3, r3, #13
 8004a2c:	f003 0307 	and.w	r3, r3, #7
 8004a30:	4903      	ldr	r1, [pc, #12]	@ (8004a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a32:	5ccb      	ldrb	r3, [r1, r3]
 8004a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	40023800 	.word	0x40023800
 8004a40:	08007aa8 	.word	0x08007aa8

08004a44 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b086      	sub	sp, #24
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d101      	bne.n	8004a56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e273      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d075      	beq.n	8004b4e <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004a62:	4b88      	ldr	r3, [pc, #544]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f003 030c 	and.w	r3, r3, #12
 8004a6a:	2b04      	cmp	r3, #4
 8004a6c:	d00c      	beq.n	8004a88 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a6e:	4b85      	ldr	r3, [pc, #532]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f003 030c 	and.w	r3, r3, #12
        || \
 8004a76:	2b08      	cmp	r3, #8
 8004a78:	d112      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a7a:	4b82      	ldr	r3, [pc, #520]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a86:	d10b      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a88:	4b7e      	ldr	r3, [pc, #504]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d05b      	beq.n	8004b4c <HAL_RCC_OscConfig+0x108>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d157      	bne.n	8004b4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e24e      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aa8:	d106      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x74>
 8004aaa:	4b76      	ldr	r3, [pc, #472]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a75      	ldr	r2, [pc, #468]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ab4:	6013      	str	r3, [r2, #0]
 8004ab6:	e01d      	b.n	8004af4 <HAL_RCC_OscConfig+0xb0>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ac0:	d10c      	bne.n	8004adc <HAL_RCC_OscConfig+0x98>
 8004ac2:	4b70      	ldr	r3, [pc, #448]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a6f      	ldr	r2, [pc, #444]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004ac8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004acc:	6013      	str	r3, [r2, #0]
 8004ace:	4b6d      	ldr	r3, [pc, #436]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a6c      	ldr	r2, [pc, #432]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004ad4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ad8:	6013      	str	r3, [r2, #0]
 8004ada:	e00b      	b.n	8004af4 <HAL_RCC_OscConfig+0xb0>
 8004adc:	4b69      	ldr	r3, [pc, #420]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a68      	ldr	r2, [pc, #416]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004ae2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ae6:	6013      	str	r3, [r2, #0]
 8004ae8:	4b66      	ldr	r3, [pc, #408]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a65      	ldr	r2, [pc, #404]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004aee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004af2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d013      	beq.n	8004b24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004afc:	f7fe f8a2 	bl	8002c44 <HAL_GetTick>
 8004b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b02:	e008      	b.n	8004b16 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b04:	f7fe f89e 	bl	8002c44 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b64      	cmp	r3, #100	@ 0x64
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e213      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b16:	4b5b      	ldr	r3, [pc, #364]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d0f0      	beq.n	8004b04 <HAL_RCC_OscConfig+0xc0>
 8004b22:	e014      	b.n	8004b4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b24:	f7fe f88e 	bl	8002c44 <HAL_GetTick>
 8004b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b2c:	f7fe f88a 	bl	8002c44 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b64      	cmp	r3, #100	@ 0x64
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e1ff      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b3e:	4b51      	ldr	r3, [pc, #324]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1f0      	bne.n	8004b2c <HAL_RCC_OscConfig+0xe8>
 8004b4a:	e000      	b.n	8004b4e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d063      	beq.n	8004c22 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004b5a:	4b4a      	ldr	r3, [pc, #296]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f003 030c 	and.w	r3, r3, #12
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00b      	beq.n	8004b7e <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b66:	4b47      	ldr	r3, [pc, #284]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f003 030c 	and.w	r3, r3, #12
        || \
 8004b6e:	2b08      	cmp	r3, #8
 8004b70:	d11c      	bne.n	8004bac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b72:	4b44      	ldr	r3, [pc, #272]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d116      	bne.n	8004bac <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b7e:	4b41      	ldr	r3, [pc, #260]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d005      	beq.n	8004b96 <HAL_RCC_OscConfig+0x152>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d001      	beq.n	8004b96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e1d3      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b96:	4b3b      	ldr	r3, [pc, #236]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	691b      	ldr	r3, [r3, #16]
 8004ba2:	00db      	lsls	r3, r3, #3
 8004ba4:	4937      	ldr	r1, [pc, #220]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004baa:	e03a      	b.n	8004c22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d020      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bb4:	4b34      	ldr	r3, [pc, #208]	@ (8004c88 <HAL_RCC_OscConfig+0x244>)
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bba:	f7fe f843 	bl	8002c44 <HAL_GetTick>
 8004bbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bc0:	e008      	b.n	8004bd4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bc2:	f7fe f83f 	bl	8002c44 <HAL_GetTick>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d901      	bls.n	8004bd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e1b4      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d0f0      	beq.n	8004bc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004be0:	4b28      	ldr	r3, [pc, #160]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	00db      	lsls	r3, r3, #3
 8004bee:	4925      	ldr	r1, [pc, #148]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	600b      	str	r3, [r1, #0]
 8004bf4:	e015      	b.n	8004c22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bf6:	4b24      	ldr	r3, [pc, #144]	@ (8004c88 <HAL_RCC_OscConfig+0x244>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bfc:	f7fe f822 	bl	8002c44 <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c04:	f7fe f81e 	bl	8002c44 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e193      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c16:	4b1b      	ldr	r3, [pc, #108]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1f0      	bne.n	8004c04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0308 	and.w	r3, r3, #8
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d036      	beq.n	8004c9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d016      	beq.n	8004c64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c36:	4b15      	ldr	r3, [pc, #84]	@ (8004c8c <HAL_RCC_OscConfig+0x248>)
 8004c38:	2201      	movs	r2, #1
 8004c3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c3c:	f7fe f802 	bl	8002c44 <HAL_GetTick>
 8004c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c42:	e008      	b.n	8004c56 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c44:	f7fd fffe 	bl	8002c44 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d901      	bls.n	8004c56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e173      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c56:	4b0b      	ldr	r3, [pc, #44]	@ (8004c84 <HAL_RCC_OscConfig+0x240>)
 8004c58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c5a:	f003 0302 	and.w	r3, r3, #2
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d0f0      	beq.n	8004c44 <HAL_RCC_OscConfig+0x200>
 8004c62:	e01b      	b.n	8004c9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c64:	4b09      	ldr	r3, [pc, #36]	@ (8004c8c <HAL_RCC_OscConfig+0x248>)
 8004c66:	2200      	movs	r2, #0
 8004c68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c6a:	f7fd ffeb 	bl	8002c44 <HAL_GetTick>
 8004c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c70:	e00e      	b.n	8004c90 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c72:	f7fd ffe7 	bl	8002c44 <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d907      	bls.n	8004c90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e15c      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
 8004c84:	40023800 	.word	0x40023800
 8004c88:	42470000 	.word	0x42470000
 8004c8c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c90:	4b8a      	ldr	r3, [pc, #552]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004c92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c94:	f003 0302 	and.w	r3, r3, #2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d1ea      	bne.n	8004c72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0304 	and.w	r3, r3, #4
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	f000 8097 	beq.w	8004dd8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004caa:	2300      	movs	r3, #0
 8004cac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cae:	4b83      	ldr	r3, [pc, #524]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10f      	bne.n	8004cda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cba:	2300      	movs	r3, #0
 8004cbc:	60bb      	str	r3, [r7, #8]
 8004cbe:	4b7f      	ldr	r3, [pc, #508]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc2:	4a7e      	ldr	r2, [pc, #504]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004cc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cca:	4b7c      	ldr	r3, [pc, #496]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cd2:	60bb      	str	r3, [r7, #8]
 8004cd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cda:	4b79      	ldr	r3, [pc, #484]	@ (8004ec0 <HAL_RCC_OscConfig+0x47c>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d118      	bne.n	8004d18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ce6:	4b76      	ldr	r3, [pc, #472]	@ (8004ec0 <HAL_RCC_OscConfig+0x47c>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a75      	ldr	r2, [pc, #468]	@ (8004ec0 <HAL_RCC_OscConfig+0x47c>)
 8004cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cf2:	f7fd ffa7 	bl	8002c44 <HAL_GetTick>
 8004cf6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cf8:	e008      	b.n	8004d0c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cfa:	f7fd ffa3 	bl	8002c44 <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d901      	bls.n	8004d0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e118      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d0c:	4b6c      	ldr	r3, [pc, #432]	@ (8004ec0 <HAL_RCC_OscConfig+0x47c>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d0f0      	beq.n	8004cfa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d106      	bne.n	8004d2e <HAL_RCC_OscConfig+0x2ea>
 8004d20:	4b66      	ldr	r3, [pc, #408]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d24:	4a65      	ldr	r2, [pc, #404]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004d26:	f043 0301 	orr.w	r3, r3, #1
 8004d2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d2c:	e01c      	b.n	8004d68 <HAL_RCC_OscConfig+0x324>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	2b05      	cmp	r3, #5
 8004d34:	d10c      	bne.n	8004d50 <HAL_RCC_OscConfig+0x30c>
 8004d36:	4b61      	ldr	r3, [pc, #388]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d3a:	4a60      	ldr	r2, [pc, #384]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004d3c:	f043 0304 	orr.w	r3, r3, #4
 8004d40:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d42:	4b5e      	ldr	r3, [pc, #376]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d46:	4a5d      	ldr	r2, [pc, #372]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004d48:	f043 0301 	orr.w	r3, r3, #1
 8004d4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d4e:	e00b      	b.n	8004d68 <HAL_RCC_OscConfig+0x324>
 8004d50:	4b5a      	ldr	r3, [pc, #360]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d54:	4a59      	ldr	r2, [pc, #356]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004d56:	f023 0301 	bic.w	r3, r3, #1
 8004d5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d5c:	4b57      	ldr	r3, [pc, #348]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004d5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d60:	4a56      	ldr	r2, [pc, #344]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004d62:	f023 0304 	bic.w	r3, r3, #4
 8004d66:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d015      	beq.n	8004d9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d70:	f7fd ff68 	bl	8002c44 <HAL_GetTick>
 8004d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d76:	e00a      	b.n	8004d8e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d78:	f7fd ff64 	bl	8002c44 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e0d7      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d8e:	4b4b      	ldr	r3, [pc, #300]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d0ee      	beq.n	8004d78 <HAL_RCC_OscConfig+0x334>
 8004d9a:	e014      	b.n	8004dc6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d9c:	f7fd ff52 	bl	8002c44 <HAL_GetTick>
 8004da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004da2:	e00a      	b.n	8004dba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004da4:	f7fd ff4e 	bl	8002c44 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d901      	bls.n	8004dba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e0c1      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dba:	4b40      	ldr	r3, [pc, #256]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dbe:	f003 0302 	and.w	r3, r3, #2
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d1ee      	bne.n	8004da4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004dc6:	7dfb      	ldrb	r3, [r7, #23]
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d105      	bne.n	8004dd8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dcc:	4b3b      	ldr	r3, [pc, #236]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd0:	4a3a      	ldr	r2, [pc, #232]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004dd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dd6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f000 80ad 	beq.w	8004f3c <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004de2:	4b36      	ldr	r3, [pc, #216]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f003 030c 	and.w	r3, r3, #12
 8004dea:	2b08      	cmp	r3, #8
 8004dec:	d060      	beq.n	8004eb0 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d145      	bne.n	8004e82 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004df6:	4b33      	ldr	r3, [pc, #204]	@ (8004ec4 <HAL_RCC_OscConfig+0x480>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfc:	f7fd ff22 	bl	8002c44 <HAL_GetTick>
 8004e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e02:	e008      	b.n	8004e16 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e04:	f7fd ff1e 	bl	8002c44 <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d901      	bls.n	8004e16 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e093      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e16:	4b29      	ldr	r3, [pc, #164]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d1f0      	bne.n	8004e04 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	69da      	ldr	r2, [r3, #28]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a1b      	ldr	r3, [r3, #32]
 8004e2a:	431a      	orrs	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e30:	019b      	lsls	r3, r3, #6
 8004e32:	431a      	orrs	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e38:	085b      	lsrs	r3, r3, #1
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	041b      	lsls	r3, r3, #16
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e44:	061b      	lsls	r3, r3, #24
 8004e46:	431a      	orrs	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e4c:	071b      	lsls	r3, r3, #28
 8004e4e:	491b      	ldr	r1, [pc, #108]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004e50:	4313      	orrs	r3, r2
 8004e52:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e54:	4b1b      	ldr	r3, [pc, #108]	@ (8004ec4 <HAL_RCC_OscConfig+0x480>)
 8004e56:	2201      	movs	r2, #1
 8004e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e5a:	f7fd fef3 	bl	8002c44 <HAL_GetTick>
 8004e5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e60:	e008      	b.n	8004e74 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e62:	f7fd feef 	bl	8002c44 <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	2b02      	cmp	r3, #2
 8004e6e:	d901      	bls.n	8004e74 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e064      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e74:	4b11      	ldr	r3, [pc, #68]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0f0      	beq.n	8004e62 <HAL_RCC_OscConfig+0x41e>
 8004e80:	e05c      	b.n	8004f3c <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e82:	4b10      	ldr	r3, [pc, #64]	@ (8004ec4 <HAL_RCC_OscConfig+0x480>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e88:	f7fd fedc 	bl	8002c44 <HAL_GetTick>
 8004e8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e90:	f7fd fed8 	bl	8002c44 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e04d      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ea2:	4b06      	ldr	r3, [pc, #24]	@ (8004ebc <HAL_RCC_OscConfig+0x478>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1f0      	bne.n	8004e90 <HAL_RCC_OscConfig+0x44c>
 8004eae:	e045      	b.n	8004f3c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	699b      	ldr	r3, [r3, #24]
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d107      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e040      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
 8004ebc:	40023800 	.word	0x40023800
 8004ec0:	40007000 	.word	0x40007000
 8004ec4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ec8:	4b1f      	ldr	r3, [pc, #124]	@ (8004f48 <HAL_RCC_OscConfig+0x504>)
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d030      	beq.n	8004f38 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d129      	bne.n	8004f38 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d122      	bne.n	8004f38 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ef8:	4013      	ands	r3, r2
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004efe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d119      	bne.n	8004f38 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f0e:	085b      	lsrs	r3, r3, #1
 8004f10:	3b01      	subs	r3, #1
 8004f12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d10f      	bne.n	8004f38 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d107      	bne.n	8004f38 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f32:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d001      	beq.n	8004f3c <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e000      	b.n	8004f3e <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3718      	adds	r7, #24
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	40023800 	.word	0x40023800

08004f4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e07b      	b.n	8005056 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d108      	bne.n	8004f78 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f6e:	d009      	beq.n	8004f84 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	61da      	str	r2, [r3, #28]
 8004f76:	e005      	b.n	8004f84 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d106      	bne.n	8004fa4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f7fd f870 	bl	8002084 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fd6:	431a      	orrs	r2, r3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	431a      	orrs	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	431a      	orrs	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	699b      	ldr	r3, [r3, #24]
 8004ff0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ff4:	431a      	orrs	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	69db      	ldr	r3, [r3, #28]
 8004ffa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ffe:	431a      	orrs	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a1b      	ldr	r3, [r3, #32]
 8005004:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005008:	ea42 0103 	orr.w	r1, r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005010:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	430a      	orrs	r2, r1
 800501a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	0c1b      	lsrs	r3, r3, #16
 8005022:	f003 0104 	and.w	r1, r3, #4
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502a:	f003 0210 	and.w	r2, r3, #16
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	430a      	orrs	r2, r1
 8005034:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	69da      	ldr	r2, [r3, #28]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005044:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005054:	2300      	movs	r3, #0
}
 8005056:	4618      	mov	r0, r3
 8005058:	3708      	adds	r7, #8
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800505e:	b580      	push	{r7, lr}
 8005060:	b088      	sub	sp, #32
 8005062:	af00      	add	r7, sp, #0
 8005064:	60f8      	str	r0, [r7, #12]
 8005066:	60b9      	str	r1, [r7, #8]
 8005068:	603b      	str	r3, [r7, #0]
 800506a:	4613      	mov	r3, r2
 800506c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800506e:	f7fd fde9 	bl	8002c44 <HAL_GetTick>
 8005072:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005074:	88fb      	ldrh	r3, [r7, #6]
 8005076:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800507e:	b2db      	uxtb	r3, r3
 8005080:	2b01      	cmp	r3, #1
 8005082:	d001      	beq.n	8005088 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005084:	2302      	movs	r3, #2
 8005086:	e12a      	b.n	80052de <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d002      	beq.n	8005094 <HAL_SPI_Transmit+0x36>
 800508e:	88fb      	ldrh	r3, [r7, #6]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d101      	bne.n	8005098 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e122      	b.n	80052de <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d101      	bne.n	80050a6 <HAL_SPI_Transmit+0x48>
 80050a2:	2302      	movs	r3, #2
 80050a4:	e11b      	b.n	80052de <HAL_SPI_Transmit+0x280>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2203      	movs	r2, #3
 80050b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	68ba      	ldr	r2, [r7, #8]
 80050c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	88fa      	ldrh	r2, [r7, #6]
 80050c6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	88fa      	ldrh	r2, [r7, #6]
 80050cc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2200      	movs	r2, #0
 80050d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2200      	movs	r2, #0
 80050d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2200      	movs	r2, #0
 80050de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050f4:	d10f      	bne.n	8005116 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005104:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005114:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005120:	2b40      	cmp	r3, #64	@ 0x40
 8005122:	d007      	beq.n	8005134 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005132:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800513c:	d152      	bne.n	80051e4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d002      	beq.n	800514c <HAL_SPI_Transmit+0xee>
 8005146:	8b7b      	ldrh	r3, [r7, #26]
 8005148:	2b01      	cmp	r3, #1
 800514a:	d145      	bne.n	80051d8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005150:	881a      	ldrh	r2, [r3, #0]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800515c:	1c9a      	adds	r2, r3, #2
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005166:	b29b      	uxth	r3, r3
 8005168:	3b01      	subs	r3, #1
 800516a:	b29a      	uxth	r2, r3
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005170:	e032      	b.n	80051d8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f003 0302 	and.w	r3, r3, #2
 800517c:	2b02      	cmp	r3, #2
 800517e:	d112      	bne.n	80051a6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005184:	881a      	ldrh	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005190:	1c9a      	adds	r2, r3, #2
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800519a:	b29b      	uxth	r3, r3
 800519c:	3b01      	subs	r3, #1
 800519e:	b29a      	uxth	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80051a4:	e018      	b.n	80051d8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051a6:	f7fd fd4d 	bl	8002c44 <HAL_GetTick>
 80051aa:	4602      	mov	r2, r0
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	1ad3      	subs	r3, r2, r3
 80051b0:	683a      	ldr	r2, [r7, #0]
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d803      	bhi.n	80051be <HAL_SPI_Transmit+0x160>
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051bc:	d102      	bne.n	80051c4 <HAL_SPI_Transmit+0x166>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d109      	bne.n	80051d8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80051d4:	2303      	movs	r3, #3
 80051d6:	e082      	b.n	80052de <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051dc:	b29b      	uxth	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1c7      	bne.n	8005172 <HAL_SPI_Transmit+0x114>
 80051e2:	e053      	b.n	800528c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d002      	beq.n	80051f2 <HAL_SPI_Transmit+0x194>
 80051ec:	8b7b      	ldrh	r3, [r7, #26]
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d147      	bne.n	8005282 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	330c      	adds	r3, #12
 80051fc:	7812      	ldrb	r2, [r2, #0]
 80051fe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005204:	1c5a      	adds	r2, r3, #1
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800520e:	b29b      	uxth	r3, r3
 8005210:	3b01      	subs	r3, #1
 8005212:	b29a      	uxth	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005218:	e033      	b.n	8005282 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f003 0302 	and.w	r3, r3, #2
 8005224:	2b02      	cmp	r3, #2
 8005226:	d113      	bne.n	8005250 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	330c      	adds	r3, #12
 8005232:	7812      	ldrb	r2, [r2, #0]
 8005234:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800523a:	1c5a      	adds	r2, r3, #1
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005244:	b29b      	uxth	r3, r3
 8005246:	3b01      	subs	r3, #1
 8005248:	b29a      	uxth	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800524e:	e018      	b.n	8005282 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005250:	f7fd fcf8 	bl	8002c44 <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	683a      	ldr	r2, [r7, #0]
 800525c:	429a      	cmp	r2, r3
 800525e:	d803      	bhi.n	8005268 <HAL_SPI_Transmit+0x20a>
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005266:	d102      	bne.n	800526e <HAL_SPI_Transmit+0x210>
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d109      	bne.n	8005282 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e02d      	b.n	80052de <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005286:	b29b      	uxth	r3, r3
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1c6      	bne.n	800521a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800528c:	69fa      	ldr	r2, [r7, #28]
 800528e:	6839      	ldr	r1, [r7, #0]
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f000 fcf7 	bl	8005c84 <SPI_EndRxTxTransaction>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d002      	beq.n	80052a2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2220      	movs	r2, #32
 80052a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10a      	bne.n	80052c0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052aa:	2300      	movs	r3, #0
 80052ac:	617b      	str	r3, [r7, #20]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	617b      	str	r3, [r7, #20]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	617b      	str	r3, [r7, #20]
 80052be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d001      	beq.n	80052dc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e000      	b.n	80052de <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80052dc:	2300      	movs	r3, #0
  }
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3720      	adds	r7, #32
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b088      	sub	sp, #32
 80052ea:	af02      	add	r7, sp, #8
 80052ec:	60f8      	str	r0, [r7, #12]
 80052ee:	60b9      	str	r1, [r7, #8]
 80052f0:	603b      	str	r3, [r7, #0]
 80052f2:	4613      	mov	r3, r2
 80052f4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d001      	beq.n	8005306 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005302:	2302      	movs	r3, #2
 8005304:	e104      	b.n	8005510 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d002      	beq.n	8005312 <HAL_SPI_Receive+0x2c>
 800530c:	88fb      	ldrh	r3, [r7, #6]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d101      	bne.n	8005316 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e0fc      	b.n	8005510 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800531e:	d112      	bne.n	8005346 <HAL_SPI_Receive+0x60>
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10e      	bne.n	8005346 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2204      	movs	r2, #4
 800532c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005330:	88fa      	ldrh	r2, [r7, #6]
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	9300      	str	r3, [sp, #0]
 8005336:	4613      	mov	r3, r2
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	68b9      	ldr	r1, [r7, #8]
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	f000 f8eb 	bl	8005518 <HAL_SPI_TransmitReceive>
 8005342:	4603      	mov	r3, r0
 8005344:	e0e4      	b.n	8005510 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005346:	f7fd fc7d 	bl	8002c44 <HAL_GetTick>
 800534a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005352:	2b01      	cmp	r3, #1
 8005354:	d101      	bne.n	800535a <HAL_SPI_Receive+0x74>
 8005356:	2302      	movs	r3, #2
 8005358:	e0da      	b.n	8005510 <HAL_SPI_Receive+0x22a>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2204      	movs	r2, #4
 8005366:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	88fa      	ldrh	r2, [r7, #6]
 800537a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	88fa      	ldrh	r2, [r7, #6]
 8005380:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2200      	movs	r2, #0
 8005386:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2200      	movs	r2, #0
 800539e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053a8:	d10f      	bne.n	80053ca <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053c8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053d4:	2b40      	cmp	r3, #64	@ 0x40
 80053d6:	d007      	beq.n	80053e8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053e6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d170      	bne.n	80054d2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80053f0:	e035      	b.n	800545e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d115      	bne.n	800542c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f103 020c 	add.w	r2, r3, #12
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800540c:	7812      	ldrb	r2, [r2, #0]
 800540e:	b2d2      	uxtb	r2, r2
 8005410:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005416:	1c5a      	adds	r2, r3, #1
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005420:	b29b      	uxth	r3, r3
 8005422:	3b01      	subs	r3, #1
 8005424:	b29a      	uxth	r2, r3
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800542a:	e018      	b.n	800545e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800542c:	f7fd fc0a 	bl	8002c44 <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	683a      	ldr	r2, [r7, #0]
 8005438:	429a      	cmp	r2, r3
 800543a:	d803      	bhi.n	8005444 <HAL_SPI_Receive+0x15e>
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005442:	d102      	bne.n	800544a <HAL_SPI_Receive+0x164>
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d109      	bne.n	800545e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2201      	movs	r2, #1
 800544e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2200      	movs	r2, #0
 8005456:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e058      	b.n	8005510 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005462:	b29b      	uxth	r3, r3
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1c4      	bne.n	80053f2 <HAL_SPI_Receive+0x10c>
 8005468:	e038      	b.n	80054dc <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	2b01      	cmp	r3, #1
 8005476:	d113      	bne.n	80054a0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	68da      	ldr	r2, [r3, #12]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005482:	b292      	uxth	r2, r2
 8005484:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800548a:	1c9a      	adds	r2, r3, #2
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005494:	b29b      	uxth	r3, r3
 8005496:	3b01      	subs	r3, #1
 8005498:	b29a      	uxth	r2, r3
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800549e:	e018      	b.n	80054d2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054a0:	f7fd fbd0 	bl	8002c44 <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	683a      	ldr	r2, [r7, #0]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d803      	bhi.n	80054b8 <HAL_SPI_Receive+0x1d2>
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b6:	d102      	bne.n	80054be <HAL_SPI_Receive+0x1d8>
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d109      	bne.n	80054d2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e01e      	b.n	8005510 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1c6      	bne.n	800546a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054dc:	697a      	ldr	r2, [r7, #20]
 80054de:	6839      	ldr	r1, [r7, #0]
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f000 fb69 	bl	8005bb8 <SPI_EndRxTransaction>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d002      	beq.n	80054f2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2220      	movs	r2, #32
 80054f0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e000      	b.n	8005510 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800550e:	2300      	movs	r3, #0
  }
}
 8005510:	4618      	mov	r0, r3
 8005512:	3718      	adds	r7, #24
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b08a      	sub	sp, #40	@ 0x28
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
 8005524:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005526:	2301      	movs	r3, #1
 8005528:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800552a:	f7fd fb8b 	bl	8002c44 <HAL_GetTick>
 800552e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005536:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800553e:	887b      	ldrh	r3, [r7, #2]
 8005540:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005542:	7ffb      	ldrb	r3, [r7, #31]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d00c      	beq.n	8005562 <HAL_SPI_TransmitReceive+0x4a>
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800554e:	d106      	bne.n	800555e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d102      	bne.n	800555e <HAL_SPI_TransmitReceive+0x46>
 8005558:	7ffb      	ldrb	r3, [r7, #31]
 800555a:	2b04      	cmp	r3, #4
 800555c:	d001      	beq.n	8005562 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800555e:	2302      	movs	r3, #2
 8005560:	e17f      	b.n	8005862 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d005      	beq.n	8005574 <HAL_SPI_TransmitReceive+0x5c>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <HAL_SPI_TransmitReceive+0x5c>
 800556e:	887b      	ldrh	r3, [r7, #2]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e174      	b.n	8005862 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800557e:	2b01      	cmp	r3, #1
 8005580:	d101      	bne.n	8005586 <HAL_SPI_TransmitReceive+0x6e>
 8005582:	2302      	movs	r3, #2
 8005584:	e16d      	b.n	8005862 <HAL_SPI_TransmitReceive+0x34a>
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005594:	b2db      	uxtb	r3, r3
 8005596:	2b04      	cmp	r3, #4
 8005598:	d003      	beq.n	80055a2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2205      	movs	r2, #5
 800559e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	887a      	ldrh	r2, [r7, #2]
 80055b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	887a      	ldrh	r2, [r7, #2]
 80055b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	887a      	ldrh	r2, [r7, #2]
 80055c4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	887a      	ldrh	r2, [r7, #2]
 80055ca:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055e2:	2b40      	cmp	r3, #64	@ 0x40
 80055e4:	d007      	beq.n	80055f6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055f4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055fe:	d17e      	bne.n	80056fe <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d002      	beq.n	800560e <HAL_SPI_TransmitReceive+0xf6>
 8005608:	8afb      	ldrh	r3, [r7, #22]
 800560a:	2b01      	cmp	r3, #1
 800560c:	d16c      	bne.n	80056e8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005612:	881a      	ldrh	r2, [r3, #0]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561e:	1c9a      	adds	r2, r3, #2
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005628:	b29b      	uxth	r3, r3
 800562a:	3b01      	subs	r3, #1
 800562c:	b29a      	uxth	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005632:	e059      	b.n	80056e8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b02      	cmp	r3, #2
 8005640:	d11b      	bne.n	800567a <HAL_SPI_TransmitReceive+0x162>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005646:	b29b      	uxth	r3, r3
 8005648:	2b00      	cmp	r3, #0
 800564a:	d016      	beq.n	800567a <HAL_SPI_TransmitReceive+0x162>
 800564c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800564e:	2b01      	cmp	r3, #1
 8005650:	d113      	bne.n	800567a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005656:	881a      	ldrh	r2, [r3, #0]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005662:	1c9a      	adds	r2, r3, #2
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800566c:	b29b      	uxth	r3, r3
 800566e:	3b01      	subs	r3, #1
 8005670:	b29a      	uxth	r2, r3
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005676:	2300      	movs	r3, #0
 8005678:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	f003 0301 	and.w	r3, r3, #1
 8005684:	2b01      	cmp	r3, #1
 8005686:	d119      	bne.n	80056bc <HAL_SPI_TransmitReceive+0x1a4>
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800568c:	b29b      	uxth	r3, r3
 800568e:	2b00      	cmp	r3, #0
 8005690:	d014      	beq.n	80056bc <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68da      	ldr	r2, [r3, #12]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569c:	b292      	uxth	r2, r2
 800569e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a4:	1c9a      	adds	r2, r3, #2
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056b8:	2301      	movs	r3, #1
 80056ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80056bc:	f7fd fac2 	bl	8002c44 <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d80d      	bhi.n	80056e8 <HAL_SPI_TransmitReceive+0x1d0>
 80056cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d2:	d009      	beq.n	80056e8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e0bc      	b.n	8005862 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d1a0      	bne.n	8005634 <HAL_SPI_TransmitReceive+0x11c>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d19b      	bne.n	8005634 <HAL_SPI_TransmitReceive+0x11c>
 80056fc:	e082      	b.n	8005804 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d002      	beq.n	800570c <HAL_SPI_TransmitReceive+0x1f4>
 8005706:	8afb      	ldrh	r3, [r7, #22]
 8005708:	2b01      	cmp	r3, #1
 800570a:	d171      	bne.n	80057f0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	330c      	adds	r3, #12
 8005716:	7812      	ldrb	r2, [r2, #0]
 8005718:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571e:	1c5a      	adds	r2, r3, #1
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005728:	b29b      	uxth	r3, r3
 800572a:	3b01      	subs	r3, #1
 800572c:	b29a      	uxth	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005732:	e05d      	b.n	80057f0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b02      	cmp	r3, #2
 8005740:	d11c      	bne.n	800577c <HAL_SPI_TransmitReceive+0x264>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005746:	b29b      	uxth	r3, r3
 8005748:	2b00      	cmp	r3, #0
 800574a:	d017      	beq.n	800577c <HAL_SPI_TransmitReceive+0x264>
 800574c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574e:	2b01      	cmp	r3, #1
 8005750:	d114      	bne.n	800577c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	330c      	adds	r3, #12
 800575c:	7812      	ldrb	r2, [r2, #0]
 800575e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005764:	1c5a      	adds	r2, r3, #1
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800576e:	b29b      	uxth	r3, r3
 8005770:	3b01      	subs	r3, #1
 8005772:	b29a      	uxth	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005778:	2300      	movs	r3, #0
 800577a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	2b01      	cmp	r3, #1
 8005788:	d119      	bne.n	80057be <HAL_SPI_TransmitReceive+0x2a6>
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800578e:	b29b      	uxth	r3, r3
 8005790:	2b00      	cmp	r3, #0
 8005792:	d014      	beq.n	80057be <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68da      	ldr	r2, [r3, #12]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800579e:	b2d2      	uxtb	r2, r2
 80057a0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a6:	1c5a      	adds	r2, r3, #1
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	3b01      	subs	r3, #1
 80057b4:	b29a      	uxth	r2, r3
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057ba:	2301      	movs	r3, #1
 80057bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80057be:	f7fd fa41 	bl	8002c44 <HAL_GetTick>
 80057c2:	4602      	mov	r2, r0
 80057c4:	6a3b      	ldr	r3, [r7, #32]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d803      	bhi.n	80057d6 <HAL_SPI_TransmitReceive+0x2be>
 80057ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d4:	d102      	bne.n	80057dc <HAL_SPI_TransmitReceive+0x2c4>
 80057d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d109      	bne.n	80057f0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e038      	b.n	8005862 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d19c      	bne.n	8005734 <HAL_SPI_TransmitReceive+0x21c>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057fe:	b29b      	uxth	r3, r3
 8005800:	2b00      	cmp	r3, #0
 8005802:	d197      	bne.n	8005734 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005804:	6a3a      	ldr	r2, [r7, #32]
 8005806:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f000 fa3b 	bl	8005c84 <SPI_EndRxTxTransaction>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d008      	beq.n	8005826 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2220      	movs	r2, #32
 8005818:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e01d      	b.n	8005862 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d10a      	bne.n	8005844 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800582e:	2300      	movs	r3, #0
 8005830:	613b      	str	r3, [r7, #16]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	613b      	str	r3, [r7, #16]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	613b      	str	r3, [r7, #16]
 8005842:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005858:	2b00      	cmp	r3, #0
 800585a:	d001      	beq.n	8005860 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e000      	b.n	8005862 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005860:	2300      	movs	r3, #0
  }
}
 8005862:	4618      	mov	r0, r3
 8005864:	3728      	adds	r7, #40	@ 0x28
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
	...

0800586c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b088      	sub	sp, #32
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005884:	69bb      	ldr	r3, [r7, #24]
 8005886:	099b      	lsrs	r3, r3, #6
 8005888:	f003 0301 	and.w	r3, r3, #1
 800588c:	2b00      	cmp	r3, #0
 800588e:	d10f      	bne.n	80058b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	099b      	lsrs	r3, r3, #6
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d004      	beq.n	80058b0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	4798      	blx	r3
    return;
 80058ae:	e0d7      	b.n	8005a60 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	085b      	lsrs	r3, r3, #1
 80058b4:	f003 0301 	and.w	r3, r3, #1
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00a      	beq.n	80058d2 <HAL_SPI_IRQHandler+0x66>
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	09db      	lsrs	r3, r3, #7
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d004      	beq.n	80058d2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	4798      	blx	r3
    return;
 80058d0:	e0c6      	b.n	8005a60 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80058d2:	69bb      	ldr	r3, [r7, #24]
 80058d4:	095b      	lsrs	r3, r3, #5
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d10c      	bne.n	80058f8 <HAL_SPI_IRQHandler+0x8c>
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	099b      	lsrs	r3, r3, #6
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d106      	bne.n	80058f8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	0a1b      	lsrs	r3, r3, #8
 80058ee:	f003 0301 	and.w	r3, r3, #1
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	f000 80b4 	beq.w	8005a60 <HAL_SPI_IRQHandler+0x1f4>
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	095b      	lsrs	r3, r3, #5
 80058fc:	f003 0301 	and.w	r3, r3, #1
 8005900:	2b00      	cmp	r3, #0
 8005902:	f000 80ad 	beq.w	8005a60 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	099b      	lsrs	r3, r3, #6
 800590a:	f003 0301 	and.w	r3, r3, #1
 800590e:	2b00      	cmp	r3, #0
 8005910:	d023      	beq.n	800595a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005918:	b2db      	uxtb	r3, r3
 800591a:	2b03      	cmp	r3, #3
 800591c:	d011      	beq.n	8005942 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005922:	f043 0204 	orr.w	r2, r3, #4
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800592a:	2300      	movs	r3, #0
 800592c:	617b      	str	r3, [r7, #20]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	617b      	str	r3, [r7, #20]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	e00b      	b.n	800595a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005942:	2300      	movs	r3, #0
 8005944:	613b      	str	r3, [r7, #16]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	613b      	str	r3, [r7, #16]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	613b      	str	r3, [r7, #16]
 8005956:	693b      	ldr	r3, [r7, #16]
        return;
 8005958:	e082      	b.n	8005a60 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	095b      	lsrs	r3, r3, #5
 800595e:	f003 0301 	and.w	r3, r3, #1
 8005962:	2b00      	cmp	r3, #0
 8005964:	d014      	beq.n	8005990 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800596a:	f043 0201 	orr.w	r2, r3, #1
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005972:	2300      	movs	r3, #0
 8005974:	60fb      	str	r3, [r7, #12]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	60fb      	str	r3, [r7, #12]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	0a1b      	lsrs	r3, r3, #8
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b00      	cmp	r3, #0
 800599a:	d00c      	beq.n	80059b6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059a0:	f043 0208 	orr.w	r2, r3, #8
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80059a8:	2300      	movs	r3, #0
 80059aa:	60bb      	str	r3, [r7, #8]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	60bb      	str	r3, [r7, #8]
 80059b4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d04f      	beq.n	8005a5e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	685a      	ldr	r2, [r3, #4]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80059cc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	f003 0302 	and.w	r3, r3, #2
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d104      	bne.n	80059ea <HAL_SPI_IRQHandler+0x17e>
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	f003 0301 	and.w	r3, r3, #1
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d034      	beq.n	8005a54 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	685a      	ldr	r2, [r3, #4]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f022 0203 	bic.w	r2, r2, #3
 80059f8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d011      	beq.n	8005a26 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a06:	4a18      	ldr	r2, [pc, #96]	@ (8005a68 <HAL_SPI_IRQHandler+0x1fc>)
 8005a08:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f7fe f9fe 	bl	8003e10 <HAL_DMA_Abort_IT>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d005      	beq.n	8005a26 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d016      	beq.n	8005a5c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a32:	4a0d      	ldr	r2, [pc, #52]	@ (8005a68 <HAL_SPI_IRQHandler+0x1fc>)
 8005a34:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7fe f9e8 	bl	8003e10 <HAL_DMA_Abort_IT>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00a      	beq.n	8005a5c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005a52:	e003      	b.n	8005a5c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 f809 	bl	8005a6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005a5a:	e000      	b.n	8005a5e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005a5c:	bf00      	nop
    return;
 8005a5e:	bf00      	nop
  }
}
 8005a60:	3720      	adds	r7, #32
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	08005a81 	.word	0x08005a81

08005a6c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a8c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005a9a:	68f8      	ldr	r0, [r7, #12]
 8005a9c:	f7ff ffe6 	bl	8005a6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005aa0:	bf00      	nop
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b088      	sub	sp, #32
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	603b      	str	r3, [r7, #0]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ab8:	f7fd f8c4 	bl	8002c44 <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac0:	1a9b      	subs	r3, r3, r2
 8005ac2:	683a      	ldr	r2, [r7, #0]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ac8:	f7fd f8bc 	bl	8002c44 <HAL_GetTick>
 8005acc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ace:	4b39      	ldr	r3, [pc, #228]	@ (8005bb4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	015b      	lsls	r3, r3, #5
 8005ad4:	0d1b      	lsrs	r3, r3, #20
 8005ad6:	69fa      	ldr	r2, [r7, #28]
 8005ad8:	fb02 f303 	mul.w	r3, r2, r3
 8005adc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ade:	e055      	b.n	8005b8c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae6:	d051      	beq.n	8005b8c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ae8:	f7fd f8ac 	bl	8002c44 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	69fa      	ldr	r2, [r7, #28]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d902      	bls.n	8005afe <SPI_WaitFlagStateUntilTimeout+0x56>
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d13d      	bne.n	8005b7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	685a      	ldr	r2, [r3, #4]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005b0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b16:	d111      	bne.n	8005b3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b20:	d004      	beq.n	8005b2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b2a:	d107      	bne.n	8005b3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b44:	d10f      	bne.n	8005b66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b54:	601a      	str	r2, [r3, #0]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e018      	b.n	8005bac <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d102      	bne.n	8005b86 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005b80:	2300      	movs	r3, #0
 8005b82:	61fb      	str	r3, [r7, #28]
 8005b84:	e002      	b.n	8005b8c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	689a      	ldr	r2, [r3, #8]
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	4013      	ands	r3, r2
 8005b96:	68ba      	ldr	r2, [r7, #8]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	bf0c      	ite	eq
 8005b9c:	2301      	moveq	r3, #1
 8005b9e:	2300      	movne	r3, #0
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	79fb      	ldrb	r3, [r7, #7]
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d19a      	bne.n	8005ae0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3720      	adds	r7, #32
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	20000030 	.word	0x20000030

08005bb8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b086      	sub	sp, #24
 8005bbc:	af02      	add	r7, sp, #8
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bcc:	d111      	bne.n	8005bf2 <SPI_EndRxTransaction+0x3a>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bd6:	d004      	beq.n	8005be2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005be0:	d107      	bne.n	8005bf2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bf0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bfa:	d12a      	bne.n	8005c52 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c04:	d012      	beq.n	8005c2c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	9300      	str	r3, [sp, #0]
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	2180      	movs	r1, #128	@ 0x80
 8005c10:	68f8      	ldr	r0, [r7, #12]
 8005c12:	f7ff ff49 	bl	8005aa8 <SPI_WaitFlagStateUntilTimeout>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d02d      	beq.n	8005c78 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c20:	f043 0220 	orr.w	r2, r3, #32
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e026      	b.n	8005c7a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	9300      	str	r3, [sp, #0]
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	2200      	movs	r2, #0
 8005c34:	2101      	movs	r1, #1
 8005c36:	68f8      	ldr	r0, [r7, #12]
 8005c38:	f7ff ff36 	bl	8005aa8 <SPI_WaitFlagStateUntilTimeout>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d01a      	beq.n	8005c78 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c46:	f043 0220 	orr.w	r2, r3, #32
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e013      	b.n	8005c7a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	9300      	str	r3, [sp, #0]
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	2101      	movs	r1, #1
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f7ff ff23 	bl	8005aa8 <SPI_WaitFlagStateUntilTimeout>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d007      	beq.n	8005c78 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c6c:	f043 0220 	orr.w	r2, r3, #32
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e000      	b.n	8005c7a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005c78:	2300      	movs	r3, #0
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3710      	adds	r7, #16
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}
	...

08005c84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b088      	sub	sp, #32
 8005c88:	af02      	add	r7, sp, #8
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	9300      	str	r3, [sp, #0]
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	2201      	movs	r2, #1
 8005c98:	2102      	movs	r1, #2
 8005c9a:	68f8      	ldr	r0, [r7, #12]
 8005c9c:	f7ff ff04 	bl	8005aa8 <SPI_WaitFlagStateUntilTimeout>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d007      	beq.n	8005cb6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005caa:	f043 0220 	orr.w	r2, r3, #32
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e032      	b.n	8005d1c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8005d24 <SPI_EndRxTxTransaction+0xa0>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a1b      	ldr	r2, [pc, #108]	@ (8005d28 <SPI_EndRxTxTransaction+0xa4>)
 8005cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8005cc0:	0d5b      	lsrs	r3, r3, #21
 8005cc2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005cc6:	fb02 f303 	mul.w	r3, r2, r3
 8005cca:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cd4:	d112      	bne.n	8005cfc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	2180      	movs	r1, #128	@ 0x80
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f7ff fee1 	bl	8005aa8 <SPI_WaitFlagStateUntilTimeout>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d016      	beq.n	8005d1a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf0:	f043 0220 	orr.w	r2, r3, #32
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005cf8:	2303      	movs	r3, #3
 8005cfa:	e00f      	b.n	8005d1c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00a      	beq.n	8005d18 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	3b01      	subs	r3, #1
 8005d06:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d12:	2b80      	cmp	r3, #128	@ 0x80
 8005d14:	d0f2      	beq.n	8005cfc <SPI_EndRxTxTransaction+0x78>
 8005d16:	e000      	b.n	8005d1a <SPI_EndRxTxTransaction+0x96>
        break;
 8005d18:	bf00      	nop
  }

  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3718      	adds	r7, #24
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	20000030 	.word	0x20000030
 8005d28:	165e9f81 	.word	0x165e9f81

08005d2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d101      	bne.n	8005d3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e041      	b.n	8005dc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d106      	bne.n	8005d58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f7fc fbc4 	bl	80024e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	3304      	adds	r3, #4
 8005d68:	4619      	mov	r1, r3
 8005d6a:	4610      	mov	r0, r2
 8005d6c:	f000 f9b6 	bl	80060dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3708      	adds	r7, #8
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
	...

08005dcc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d001      	beq.n	8005de4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e04e      	b.n	8005e82 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2202      	movs	r2, #2
 8005de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68da      	ldr	r2, [r3, #12]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0201 	orr.w	r2, r2, #1
 8005dfa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a23      	ldr	r2, [pc, #140]	@ (8005e90 <HAL_TIM_Base_Start_IT+0xc4>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d022      	beq.n	8005e4c <HAL_TIM_Base_Start_IT+0x80>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e0e:	d01d      	beq.n	8005e4c <HAL_TIM_Base_Start_IT+0x80>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a1f      	ldr	r2, [pc, #124]	@ (8005e94 <HAL_TIM_Base_Start_IT+0xc8>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d018      	beq.n	8005e4c <HAL_TIM_Base_Start_IT+0x80>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8005e98 <HAL_TIM_Base_Start_IT+0xcc>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d013      	beq.n	8005e4c <HAL_TIM_Base_Start_IT+0x80>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a1c      	ldr	r2, [pc, #112]	@ (8005e9c <HAL_TIM_Base_Start_IT+0xd0>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d00e      	beq.n	8005e4c <HAL_TIM_Base_Start_IT+0x80>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a1b      	ldr	r2, [pc, #108]	@ (8005ea0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d009      	beq.n	8005e4c <HAL_TIM_Base_Start_IT+0x80>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a19      	ldr	r2, [pc, #100]	@ (8005ea4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d004      	beq.n	8005e4c <HAL_TIM_Base_Start_IT+0x80>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a18      	ldr	r2, [pc, #96]	@ (8005ea8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d111      	bne.n	8005e70 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	f003 0307 	and.w	r3, r3, #7
 8005e56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2b06      	cmp	r3, #6
 8005e5c:	d010      	beq.n	8005e80 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f042 0201 	orr.w	r2, r2, #1
 8005e6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e6e:	e007      	b.n	8005e80 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f042 0201 	orr.w	r2, r2, #1
 8005e7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3714      	adds	r7, #20
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	40010000 	.word	0x40010000
 8005e94:	40000400 	.word	0x40000400
 8005e98:	40000800 	.word	0x40000800
 8005e9c:	40000c00 	.word	0x40000c00
 8005ea0:	40010400 	.word	0x40010400
 8005ea4:	40014000 	.word	0x40014000
 8005ea8:	40001800 	.word	0x40001800

08005eac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	691b      	ldr	r3, [r3, #16]
 8005ec2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d020      	beq.n	8005f10 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	f003 0302 	and.w	r3, r3, #2
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d01b      	beq.n	8005f10 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f06f 0202 	mvn.w	r2, #2
 8005ee0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	f003 0303 	and.w	r3, r3, #3
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d003      	beq.n	8005efe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f8d2 	bl	80060a0 <HAL_TIM_IC_CaptureCallback>
 8005efc:	e005      	b.n	8005f0a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f000 f8c4 	bl	800608c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f000 f8d5 	bl	80060b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	f003 0304 	and.w	r3, r3, #4
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d020      	beq.n	8005f5c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f003 0304 	and.w	r3, r3, #4
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d01b      	beq.n	8005f5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f06f 0204 	mvn.w	r2, #4
 8005f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2202      	movs	r2, #2
 8005f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	699b      	ldr	r3, [r3, #24]
 8005f3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d003      	beq.n	8005f4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 f8ac 	bl	80060a0 <HAL_TIM_IC_CaptureCallback>
 8005f48:	e005      	b.n	8005f56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 f89e 	bl	800608c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f000 f8af 	bl	80060b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	f003 0308 	and.w	r3, r3, #8
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d020      	beq.n	8005fa8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f003 0308 	and.w	r3, r3, #8
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d01b      	beq.n	8005fa8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f06f 0208 	mvn.w	r2, #8
 8005f78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2204      	movs	r2, #4
 8005f7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	69db      	ldr	r3, [r3, #28]
 8005f86:	f003 0303 	and.w	r3, r3, #3
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d003      	beq.n	8005f96 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f000 f886 	bl	80060a0 <HAL_TIM_IC_CaptureCallback>
 8005f94:	e005      	b.n	8005fa2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f878 	bl	800608c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 f889 	bl	80060b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	f003 0310 	and.w	r3, r3, #16
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d020      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f003 0310 	and.w	r3, r3, #16
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d01b      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f06f 0210 	mvn.w	r2, #16
 8005fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2208      	movs	r2, #8
 8005fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	69db      	ldr	r3, [r3, #28]
 8005fd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d003      	beq.n	8005fe2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 f860 	bl	80060a0 <HAL_TIM_IC_CaptureCallback>
 8005fe0:	e005      	b.n	8005fee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f852 	bl	800608c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f000 f863 	bl	80060b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f003 0301 	and.w	r3, r3, #1
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00c      	beq.n	8006018 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f003 0301 	and.w	r3, r3, #1
 8006004:	2b00      	cmp	r3, #0
 8006006:	d007      	beq.n	8006018 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f06f 0201 	mvn.w	r2, #1
 8006010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f7fb faf0 	bl	80015f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00c      	beq.n	800603c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006028:	2b00      	cmp	r3, #0
 800602a:	d007      	beq.n	800603c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 f97c 	bl	8006334 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00c      	beq.n	8006060 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800604c:	2b00      	cmp	r3, #0
 800604e:	d007      	beq.n	8006060 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 f834 	bl	80060c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	f003 0320 	and.w	r3, r3, #32
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00c      	beq.n	8006084 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f003 0320 	and.w	r3, r3, #32
 8006070:	2b00      	cmp	r3, #0
 8006072:	d007      	beq.n	8006084 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f06f 0220 	mvn.w	r2, #32
 800607c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f94e 	bl	8006320 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006084:	bf00      	nop
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060bc:	bf00      	nop
 80060be:	370c      	adds	r7, #12
 80060c0:	46bd      	mov	sp, r7
 80060c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c6:	4770      	bx	lr

080060c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060d0:	bf00      	nop
 80060d2:	370c      	adds	r7, #12
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060dc:	b480      	push	{r7}
 80060de:	b085      	sub	sp, #20
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	4a43      	ldr	r2, [pc, #268]	@ (80061fc <TIM_Base_SetConfig+0x120>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d013      	beq.n	800611c <TIM_Base_SetConfig+0x40>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060fa:	d00f      	beq.n	800611c <TIM_Base_SetConfig+0x40>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4a40      	ldr	r2, [pc, #256]	@ (8006200 <TIM_Base_SetConfig+0x124>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d00b      	beq.n	800611c <TIM_Base_SetConfig+0x40>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	4a3f      	ldr	r2, [pc, #252]	@ (8006204 <TIM_Base_SetConfig+0x128>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d007      	beq.n	800611c <TIM_Base_SetConfig+0x40>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a3e      	ldr	r2, [pc, #248]	@ (8006208 <TIM_Base_SetConfig+0x12c>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d003      	beq.n	800611c <TIM_Base_SetConfig+0x40>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	4a3d      	ldr	r2, [pc, #244]	@ (800620c <TIM_Base_SetConfig+0x130>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d108      	bne.n	800612e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006122:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	4313      	orrs	r3, r2
 800612c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a32      	ldr	r2, [pc, #200]	@ (80061fc <TIM_Base_SetConfig+0x120>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d02b      	beq.n	800618e <TIM_Base_SetConfig+0xb2>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800613c:	d027      	beq.n	800618e <TIM_Base_SetConfig+0xb2>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a2f      	ldr	r2, [pc, #188]	@ (8006200 <TIM_Base_SetConfig+0x124>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d023      	beq.n	800618e <TIM_Base_SetConfig+0xb2>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a2e      	ldr	r2, [pc, #184]	@ (8006204 <TIM_Base_SetConfig+0x128>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d01f      	beq.n	800618e <TIM_Base_SetConfig+0xb2>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a2d      	ldr	r2, [pc, #180]	@ (8006208 <TIM_Base_SetConfig+0x12c>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d01b      	beq.n	800618e <TIM_Base_SetConfig+0xb2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a2c      	ldr	r2, [pc, #176]	@ (800620c <TIM_Base_SetConfig+0x130>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d017      	beq.n	800618e <TIM_Base_SetConfig+0xb2>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a2b      	ldr	r2, [pc, #172]	@ (8006210 <TIM_Base_SetConfig+0x134>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d013      	beq.n	800618e <TIM_Base_SetConfig+0xb2>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a2a      	ldr	r2, [pc, #168]	@ (8006214 <TIM_Base_SetConfig+0x138>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d00f      	beq.n	800618e <TIM_Base_SetConfig+0xb2>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a29      	ldr	r2, [pc, #164]	@ (8006218 <TIM_Base_SetConfig+0x13c>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d00b      	beq.n	800618e <TIM_Base_SetConfig+0xb2>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a28      	ldr	r2, [pc, #160]	@ (800621c <TIM_Base_SetConfig+0x140>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d007      	beq.n	800618e <TIM_Base_SetConfig+0xb2>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a27      	ldr	r2, [pc, #156]	@ (8006220 <TIM_Base_SetConfig+0x144>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d003      	beq.n	800618e <TIM_Base_SetConfig+0xb2>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a26      	ldr	r2, [pc, #152]	@ (8006224 <TIM_Base_SetConfig+0x148>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d108      	bne.n	80061a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006194:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	68fa      	ldr	r2, [r7, #12]
 800619c:	4313      	orrs	r3, r2
 800619e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	689a      	ldr	r2, [r3, #8]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a0e      	ldr	r2, [pc, #56]	@ (80061fc <TIM_Base_SetConfig+0x120>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d003      	beq.n	80061ce <TIM_Base_SetConfig+0xf2>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4a10      	ldr	r2, [pc, #64]	@ (800620c <TIM_Base_SetConfig+0x130>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d103      	bne.n	80061d6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	691a      	ldr	r2, [r3, #16]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f043 0204 	orr.w	r2, r3, #4
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	601a      	str	r2, [r3, #0]
}
 80061ee:	bf00      	nop
 80061f0:	3714      	adds	r7, #20
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	40010000 	.word	0x40010000
 8006200:	40000400 	.word	0x40000400
 8006204:	40000800 	.word	0x40000800
 8006208:	40000c00 	.word	0x40000c00
 800620c:	40010400 	.word	0x40010400
 8006210:	40014000 	.word	0x40014000
 8006214:	40014400 	.word	0x40014400
 8006218:	40014800 	.word	0x40014800
 800621c:	40001800 	.word	0x40001800
 8006220:	40001c00 	.word	0x40001c00
 8006224:	40002000 	.word	0x40002000

08006228 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006238:	2b01      	cmp	r3, #1
 800623a:	d101      	bne.n	8006240 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800623c:	2302      	movs	r3, #2
 800623e:	e05a      	b.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2202      	movs	r2, #2
 800624c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006266:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68fa      	ldr	r2, [r7, #12]
 800626e:	4313      	orrs	r3, r2
 8006270:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a21      	ldr	r2, [pc, #132]	@ (8006304 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d022      	beq.n	80062ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800628c:	d01d      	beq.n	80062ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a1d      	ldr	r2, [pc, #116]	@ (8006308 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d018      	beq.n	80062ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a1b      	ldr	r2, [pc, #108]	@ (800630c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d013      	beq.n	80062ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a1a      	ldr	r2, [pc, #104]	@ (8006310 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d00e      	beq.n	80062ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a18      	ldr	r2, [pc, #96]	@ (8006314 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d009      	beq.n	80062ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a17      	ldr	r2, [pc, #92]	@ (8006318 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d004      	beq.n	80062ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a15      	ldr	r2, [pc, #84]	@ (800631c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d10c      	bne.n	80062e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	68ba      	ldr	r2, [r7, #8]
 80062d8:	4313      	orrs	r3, r2
 80062da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68ba      	ldr	r2, [r7, #8]
 80062e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3714      	adds	r7, #20
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	40010000 	.word	0x40010000
 8006308:	40000400 	.word	0x40000400
 800630c:	40000800 	.word	0x40000800
 8006310:	40000c00 	.word	0x40000c00
 8006314:	40010400 	.word	0x40010400
 8006318:	40014000 	.word	0x40014000
 800631c:	40001800 	.word	0x40001800

08006320 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr

08006348 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b082      	sub	sp, #8
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e042      	b.n	80063e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006360:	b2db      	uxtb	r3, r3
 8006362:	2b00      	cmp	r3, #0
 8006364:	d106      	bne.n	8006374 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2200      	movs	r2, #0
 800636a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f7fc fb20 	bl	80029b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2224      	movs	r2, #36	@ 0x24
 8006378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68da      	ldr	r2, [r3, #12]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800638a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 ffb9 	bl	8007304 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	691a      	ldr	r2, [r3, #16]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	695a      	ldr	r2, [r3, #20]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68da      	ldr	r2, [r3, #12]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2220      	movs	r2, #32
 80063cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2220      	movs	r2, #32
 80063d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3708      	adds	r7, #8
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b08c      	sub	sp, #48	@ 0x30
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	4613      	mov	r3, r2
 80063f4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	2b20      	cmp	r3, #32
 8006400:	d162      	bne.n	80064c8 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d002      	beq.n	800640e <HAL_UART_Transmit_DMA+0x26>
 8006408:	88fb      	ldrh	r3, [r7, #6]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e05b      	b.n	80064ca <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006412:	68ba      	ldr	r2, [r7, #8]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	88fa      	ldrh	r2, [r7, #6]
 800641c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	88fa      	ldrh	r2, [r7, #6]
 8006422:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2221      	movs	r2, #33	@ 0x21
 800642e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006436:	4a27      	ldr	r2, [pc, #156]	@ (80064d4 <HAL_UART_Transmit_DMA+0xec>)
 8006438:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800643e:	4a26      	ldr	r2, [pc, #152]	@ (80064d8 <HAL_UART_Transmit_DMA+0xf0>)
 8006440:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006446:	4a25      	ldr	r2, [pc, #148]	@ (80064dc <HAL_UART_Transmit_DMA+0xf4>)
 8006448:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800644e:	2200      	movs	r2, #0
 8006450:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006452:	f107 0308 	add.w	r3, r7, #8
 8006456:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800645c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800645e:	6819      	ldr	r1, [r3, #0]
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	3304      	adds	r3, #4
 8006466:	461a      	mov	r2, r3
 8006468:	88fb      	ldrh	r3, [r7, #6]
 800646a:	f7fd fc09 	bl	8003c80 <HAL_DMA_Start_IT>
 800646e:	4603      	mov	r3, r0
 8006470:	2b00      	cmp	r3, #0
 8006472:	d008      	beq.n	8006486 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2210      	movs	r2, #16
 8006478:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2220      	movs	r2, #32
 800647e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e021      	b.n	80064ca <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800648e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	3314      	adds	r3, #20
 8006496:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	e853 3f00 	ldrex	r3, [r3]
 800649e:	617b      	str	r3, [r7, #20]
   return(result);
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	3314      	adds	r3, #20
 80064ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80064b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b4:	6a39      	ldr	r1, [r7, #32]
 80064b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064b8:	e841 2300 	strex	r3, r2, [r1]
 80064bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1e5      	bne.n	8006490 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80064c4:	2300      	movs	r3, #0
 80064c6:	e000      	b.n	80064ca <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80064c8:	2302      	movs	r3, #2
  }
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3730      	adds	r7, #48	@ 0x30
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	08006b81 	.word	0x08006b81
 80064d8:	08006c1b 	.word	0x08006c1b
 80064dc:	08006d9f 	.word	0x08006d9f

080064e0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	4613      	mov	r3, r2
 80064ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	2b20      	cmp	r3, #32
 80064f8:	d112      	bne.n	8006520 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d002      	beq.n	8006506 <HAL_UART_Receive_DMA+0x26>
 8006500:	88fb      	ldrh	r3, [r7, #6]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d101      	bne.n	800650a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e00b      	b.n	8006522 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2200      	movs	r2, #0
 800650e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006510:	88fb      	ldrh	r3, [r7, #6]
 8006512:	461a      	mov	r2, r3
 8006514:	68b9      	ldr	r1, [r7, #8]
 8006516:	68f8      	ldr	r0, [r7, #12]
 8006518:	f000 fc8c 	bl	8006e34 <UART_Start_Receive_DMA>
 800651c:	4603      	mov	r3, r0
 800651e:	e000      	b.n	8006522 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006520:	2302      	movs	r3, #2
  }
}
 8006522:	4618      	mov	r0, r3
 8006524:	3710      	adds	r7, #16
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}

0800652a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800652a:	b580      	push	{r7, lr}
 800652c:	b08c      	sub	sp, #48	@ 0x30
 800652e:	af00      	add	r7, sp, #0
 8006530:	60f8      	str	r0, [r7, #12]
 8006532:	60b9      	str	r1, [r7, #8]
 8006534:	4613      	mov	r3, r2
 8006536:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800653e:	b2db      	uxtb	r3, r3
 8006540:	2b20      	cmp	r3, #32
 8006542:	d146      	bne.n	80065d2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d002      	beq.n	8006550 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800654a:	88fb      	ldrh	r3, [r7, #6]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d101      	bne.n	8006554 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e03f      	b.n	80065d4 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2201      	movs	r2, #1
 8006558:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006560:	88fb      	ldrh	r3, [r7, #6]
 8006562:	461a      	mov	r2, r3
 8006564:	68b9      	ldr	r1, [r7, #8]
 8006566:	68f8      	ldr	r0, [r7, #12]
 8006568:	f000 fc64 	bl	8006e34 <UART_Start_Receive_DMA>
 800656c:	4603      	mov	r3, r0
 800656e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006576:	2b01      	cmp	r3, #1
 8006578:	d125      	bne.n	80065c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800657a:	2300      	movs	r3, #0
 800657c:	613b      	str	r3, [r7, #16]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	613b      	str	r3, [r7, #16]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	613b      	str	r3, [r7, #16]
 800658e:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	330c      	adds	r3, #12
 8006596:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	e853 3f00 	ldrex	r3, [r3]
 800659e:	617b      	str	r3, [r7, #20]
   return(result);
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	f043 0310 	orr.w	r3, r3, #16
 80065a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	330c      	adds	r3, #12
 80065ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80065b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b4:	6a39      	ldr	r1, [r7, #32]
 80065b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065b8:	e841 2300 	strex	r3, r2, [r1]
 80065bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1e5      	bne.n	8006590 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80065c4:	e002      	b.n	80065cc <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80065cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80065d0:	e000      	b.n	80065d4 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80065d2:	2302      	movs	r3, #2
  }
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3730      	adds	r7, #48	@ 0x30
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b0ba      	sub	sp, #232	@ 0xe8
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006602:	2300      	movs	r3, #0
 8006604:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006608:	2300      	movs	r3, #0
 800660a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800660e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006612:	f003 030f 	and.w	r3, r3, #15
 8006616:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800661a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10f      	bne.n	8006642 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006622:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006626:	f003 0320 	and.w	r3, r3, #32
 800662a:	2b00      	cmp	r3, #0
 800662c:	d009      	beq.n	8006642 <HAL_UART_IRQHandler+0x66>
 800662e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006632:	f003 0320 	and.w	r3, r3, #32
 8006636:	2b00      	cmp	r3, #0
 8006638:	d003      	beq.n	8006642 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 fda4 	bl	8007188 <UART_Receive_IT>
      return;
 8006640:	e273      	b.n	8006b2a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006642:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006646:	2b00      	cmp	r3, #0
 8006648:	f000 80de 	beq.w	8006808 <HAL_UART_IRQHandler+0x22c>
 800664c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006650:	f003 0301 	and.w	r3, r3, #1
 8006654:	2b00      	cmp	r3, #0
 8006656:	d106      	bne.n	8006666 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800665c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006660:	2b00      	cmp	r3, #0
 8006662:	f000 80d1 	beq.w	8006808 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800666a:	f003 0301 	and.w	r3, r3, #1
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00b      	beq.n	800668a <HAL_UART_IRQHandler+0xae>
 8006672:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800667a:	2b00      	cmp	r3, #0
 800667c:	d005      	beq.n	800668a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006682:	f043 0201 	orr.w	r2, r3, #1
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800668a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800668e:	f003 0304 	and.w	r3, r3, #4
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00b      	beq.n	80066ae <HAL_UART_IRQHandler+0xd2>
 8006696:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d005      	beq.n	80066ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a6:	f043 0202 	orr.w	r2, r3, #2
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066b2:	f003 0302 	and.w	r3, r3, #2
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00b      	beq.n	80066d2 <HAL_UART_IRQHandler+0xf6>
 80066ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d005      	beq.n	80066d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ca:	f043 0204 	orr.w	r2, r3, #4
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80066d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066d6:	f003 0308 	and.w	r3, r3, #8
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d011      	beq.n	8006702 <HAL_UART_IRQHandler+0x126>
 80066de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066e2:	f003 0320 	and.w	r3, r3, #32
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d105      	bne.n	80066f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80066ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066ee:	f003 0301 	and.w	r3, r3, #1
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d005      	beq.n	8006702 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066fa:	f043 0208 	orr.w	r2, r3, #8
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006706:	2b00      	cmp	r3, #0
 8006708:	f000 820a 	beq.w	8006b20 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800670c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006710:	f003 0320 	and.w	r3, r3, #32
 8006714:	2b00      	cmp	r3, #0
 8006716:	d008      	beq.n	800672a <HAL_UART_IRQHandler+0x14e>
 8006718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800671c:	f003 0320 	and.w	r3, r3, #32
 8006720:	2b00      	cmp	r3, #0
 8006722:	d002      	beq.n	800672a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 fd2f 	bl	8007188 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	695b      	ldr	r3, [r3, #20]
 8006730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006734:	2b40      	cmp	r3, #64	@ 0x40
 8006736:	bf0c      	ite	eq
 8006738:	2301      	moveq	r3, #1
 800673a:	2300      	movne	r3, #0
 800673c:	b2db      	uxtb	r3, r3
 800673e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006746:	f003 0308 	and.w	r3, r3, #8
 800674a:	2b00      	cmp	r3, #0
 800674c:	d103      	bne.n	8006756 <HAL_UART_IRQHandler+0x17a>
 800674e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006752:	2b00      	cmp	r3, #0
 8006754:	d04f      	beq.n	80067f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fc3a 	bl	8006fd0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	695b      	ldr	r3, [r3, #20]
 8006762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006766:	2b40      	cmp	r3, #64	@ 0x40
 8006768:	d141      	bne.n	80067ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	3314      	adds	r3, #20
 8006770:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006774:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006778:	e853 3f00 	ldrex	r3, [r3]
 800677c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006780:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006784:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006788:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3314      	adds	r3, #20
 8006792:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006796:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800679a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80067a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80067a6:	e841 2300 	strex	r3, r2, [r1]
 80067aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80067ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1d9      	bne.n	800676a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d013      	beq.n	80067e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067c2:	4a8a      	ldr	r2, [pc, #552]	@ (80069ec <HAL_UART_IRQHandler+0x410>)
 80067c4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7fd fb20 	bl	8003e10 <HAL_DMA_Abort_IT>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d016      	beq.n	8006804 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80067e0:	4610      	mov	r0, r2
 80067e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067e4:	e00e      	b.n	8006804 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 f9c0 	bl	8006b6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ec:	e00a      	b.n	8006804 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 f9bc 	bl	8006b6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067f4:	e006      	b.n	8006804 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 f9b8 	bl	8006b6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006802:	e18d      	b.n	8006b20 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006804:	bf00      	nop
    return;
 8006806:	e18b      	b.n	8006b20 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800680c:	2b01      	cmp	r3, #1
 800680e:	f040 8167 	bne.w	8006ae0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006816:	f003 0310 	and.w	r3, r3, #16
 800681a:	2b00      	cmp	r3, #0
 800681c:	f000 8160 	beq.w	8006ae0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006824:	f003 0310 	and.w	r3, r3, #16
 8006828:	2b00      	cmp	r3, #0
 800682a:	f000 8159 	beq.w	8006ae0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800682e:	2300      	movs	r3, #0
 8006830:	60bb      	str	r3, [r7, #8]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	60bb      	str	r3, [r7, #8]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	60bb      	str	r3, [r7, #8]
 8006842:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800684e:	2b40      	cmp	r3, #64	@ 0x40
 8006850:	f040 80ce 	bne.w	80069f0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006860:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006864:	2b00      	cmp	r3, #0
 8006866:	f000 80a9 	beq.w	80069bc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800686e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006872:	429a      	cmp	r2, r3
 8006874:	f080 80a2 	bcs.w	80069bc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800687e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006884:	69db      	ldr	r3, [r3, #28]
 8006886:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800688a:	f000 8088 	beq.w	800699e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	330c      	adds	r3, #12
 8006894:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006898:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800689c:	e853 3f00 	ldrex	r3, [r3]
 80068a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80068a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80068a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	330c      	adds	r3, #12
 80068b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80068ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80068be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068ca:	e841 2300 	strex	r3, r2, [r1]
 80068ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d1d9      	bne.n	800688e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	3314      	adds	r3, #20
 80068e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068e4:	e853 3f00 	ldrex	r3, [r3]
 80068e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80068ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068ec:	f023 0301 	bic.w	r3, r3, #1
 80068f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	3314      	adds	r3, #20
 80068fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80068fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006902:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006904:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006906:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800690a:	e841 2300 	strex	r3, r2, [r1]
 800690e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006910:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006912:	2b00      	cmp	r3, #0
 8006914:	d1e1      	bne.n	80068da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	3314      	adds	r3, #20
 800691c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006920:	e853 3f00 	ldrex	r3, [r3]
 8006924:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006926:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006928:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800692c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	3314      	adds	r3, #20
 8006936:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800693a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800693c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006940:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006942:	e841 2300 	strex	r3, r2, [r1]
 8006946:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006948:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1e3      	bne.n	8006916 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2220      	movs	r2, #32
 8006952:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	330c      	adds	r3, #12
 8006962:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006964:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006966:	e853 3f00 	ldrex	r3, [r3]
 800696a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800696c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800696e:	f023 0310 	bic.w	r3, r3, #16
 8006972:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	330c      	adds	r3, #12
 800697c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006980:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006982:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006984:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006986:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006988:	e841 2300 	strex	r3, r2, [r1]
 800698c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800698e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006990:	2b00      	cmp	r3, #0
 8006992:	d1e3      	bne.n	800695c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006998:	4618      	mov	r0, r3
 800699a:	f7fd f9c9 	bl	8003d30 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2202      	movs	r2, #2
 80069a2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	1ad3      	subs	r3, r2, r3
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	4619      	mov	r1, r3
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f7fa fe75 	bl	80016a4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80069ba:	e0b3      	b.n	8006b24 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069c4:	429a      	cmp	r2, r3
 80069c6:	f040 80ad 	bne.w	8006b24 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ce:	69db      	ldr	r3, [r3, #28]
 80069d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069d4:	f040 80a6 	bne.w	8006b24 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2202      	movs	r2, #2
 80069dc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069e2:	4619      	mov	r1, r3
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f7fa fe5d 	bl	80016a4 <HAL_UARTEx_RxEventCallback>
      return;
 80069ea:	e09b      	b.n	8006b24 <HAL_UART_IRQHandler+0x548>
 80069ec:	08007097 	.word	0x08007097
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	1ad3      	subs	r3, r2, r3
 80069fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	f000 808e 	beq.w	8006b28 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006a0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f000 8089 	beq.w	8006b28 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	330c      	adds	r3, #12
 8006a1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a20:	e853 3f00 	ldrex	r3, [r3]
 8006a24:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a2c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	330c      	adds	r3, #12
 8006a36:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006a3a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a3c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a42:	e841 2300 	strex	r3, r2, [r1]
 8006a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1e3      	bne.n	8006a16 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3314      	adds	r3, #20
 8006a54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a58:	e853 3f00 	ldrex	r3, [r3]
 8006a5c:	623b      	str	r3, [r7, #32]
   return(result);
 8006a5e:	6a3b      	ldr	r3, [r7, #32]
 8006a60:	f023 0301 	bic.w	r3, r3, #1
 8006a64:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	3314      	adds	r3, #20
 8006a6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a72:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a7a:	e841 2300 	strex	r3, r2, [r1]
 8006a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1e3      	bne.n	8006a4e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2220      	movs	r2, #32
 8006a8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	330c      	adds	r3, #12
 8006a9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	e853 3f00 	ldrex	r3, [r3]
 8006aa2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f023 0310 	bic.w	r3, r3, #16
 8006aaa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	330c      	adds	r3, #12
 8006ab4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006ab8:	61fa      	str	r2, [r7, #28]
 8006aba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006abc:	69b9      	ldr	r1, [r7, #24]
 8006abe:	69fa      	ldr	r2, [r7, #28]
 8006ac0:	e841 2300 	strex	r3, r2, [r1]
 8006ac4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d1e3      	bne.n	8006a94 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2202      	movs	r2, #2
 8006ad0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ad2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f7fa fde3 	bl	80016a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006ade:	e023      	b.n	8006b28 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d009      	beq.n	8006b00 <HAL_UART_IRQHandler+0x524>
 8006aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006af0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d003      	beq.n	8006b00 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 fadd 	bl	80070b8 <UART_Transmit_IT>
    return;
 8006afe:	e014      	b.n	8006b2a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00e      	beq.n	8006b2a <HAL_UART_IRQHandler+0x54e>
 8006b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d008      	beq.n	8006b2a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fb1d 	bl	8007158 <UART_EndTransmit_IT>
    return;
 8006b1e:	e004      	b.n	8006b2a <HAL_UART_IRQHandler+0x54e>
    return;
 8006b20:	bf00      	nop
 8006b22:	e002      	b.n	8006b2a <HAL_UART_IRQHandler+0x54e>
      return;
 8006b24:	bf00      	nop
 8006b26:	e000      	b.n	8006b2a <HAL_UART_IRQHandler+0x54e>
      return;
 8006b28:	bf00      	nop
  }
}
 8006b2a:	37e8      	adds	r7, #232	@ 0xe8
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006b38:	bf00      	nop
 8006b3a:	370c      	adds	r7, #12
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr

08006b44 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006b4c:	bf00      	nop
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006b60:	bf00      	nop
 8006b62:	370c      	adds	r7, #12
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr

08006b6c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b083      	sub	sp, #12
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b090      	sub	sp, #64	@ 0x40
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d137      	bne.n	8006c0c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	3314      	adds	r3, #20
 8006ba8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bac:	e853 3f00 	ldrex	r3, [r3]
 8006bb0:	623b      	str	r3, [r7, #32]
   return(result);
 8006bb2:	6a3b      	ldr	r3, [r7, #32]
 8006bb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006bba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	3314      	adds	r3, #20
 8006bc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006bc2:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bca:	e841 2300 	strex	r3, r2, [r1]
 8006bce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d1e5      	bne.n	8006ba2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006bd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	330c      	adds	r3, #12
 8006bdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	e853 3f00 	ldrex	r3, [r3]
 8006be4:	60fb      	str	r3, [r7, #12]
   return(result);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bec:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	330c      	adds	r3, #12
 8006bf4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006bf6:	61fa      	str	r2, [r7, #28]
 8006bf8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfa:	69b9      	ldr	r1, [r7, #24]
 8006bfc:	69fa      	ldr	r2, [r7, #28]
 8006bfe:	e841 2300 	strex	r3, r2, [r1]
 8006c02:	617b      	str	r3, [r7, #20]
   return(result);
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d1e5      	bne.n	8006bd6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c0a:	e002      	b.n	8006c12 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006c0c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006c0e:	f7fb fe55 	bl	80028bc <HAL_UART_TxCpltCallback>
}
 8006c12:	bf00      	nop
 8006c14:	3740      	adds	r7, #64	@ 0x40
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b084      	sub	sp, #16
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c26:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006c28:	68f8      	ldr	r0, [r7, #12]
 8006c2a:	f7ff ff81 	bl	8006b30 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c2e:	bf00      	nop
 8006c30:	3710      	adds	r7, #16
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}

08006c36 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b09c      	sub	sp, #112	@ 0x70
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c42:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d172      	bne.n	8006d38 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006c52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c54:	2200      	movs	r2, #0
 8006c56:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	330c      	adds	r3, #12
 8006c5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c62:	e853 3f00 	ldrex	r3, [r3]
 8006c66:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c6e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	330c      	adds	r3, #12
 8006c76:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006c78:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006c7a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c7c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c7e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c80:	e841 2300 	strex	r3, r2, [r1]
 8006c84:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d1e5      	bne.n	8006c58 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	3314      	adds	r3, #20
 8006c92:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c96:	e853 3f00 	ldrex	r3, [r3]
 8006c9a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c9e:	f023 0301 	bic.w	r3, r3, #1
 8006ca2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ca4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	3314      	adds	r3, #20
 8006caa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006cac:	647a      	str	r2, [r7, #68]	@ 0x44
 8006cae:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cb2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cb4:	e841 2300 	strex	r3, r2, [r1]
 8006cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d1e5      	bne.n	8006c8c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	3314      	adds	r3, #20
 8006cc6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cca:	e853 3f00 	ldrex	r3, [r3]
 8006cce:	623b      	str	r3, [r7, #32]
   return(result);
 8006cd0:	6a3b      	ldr	r3, [r7, #32]
 8006cd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cd6:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	3314      	adds	r3, #20
 8006cde:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006ce0:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ce6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ce8:	e841 2300 	strex	r3, r2, [r1]
 8006cec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d1e5      	bne.n	8006cc0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006cf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cf6:	2220      	movs	r2, #32
 8006cf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d119      	bne.n	8006d38 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	330c      	adds	r3, #12
 8006d0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	e853 3f00 	ldrex	r3, [r3]
 8006d12:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f023 0310 	bic.w	r3, r3, #16
 8006d1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	330c      	adds	r3, #12
 8006d22:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006d24:	61fa      	str	r2, [r7, #28]
 8006d26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d28:	69b9      	ldr	r1, [r7, #24]
 8006d2a:	69fa      	ldr	r2, [r7, #28]
 8006d2c:	e841 2300 	strex	r3, r2, [r1]
 8006d30:	617b      	str	r3, [r7, #20]
   return(result);
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d1e5      	bne.n	8006d04 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d106      	bne.n	8006d54 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d4e:	f7fa fca9 	bl	80016a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d52:	e002      	b.n	8006d5a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006d54:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d56:	f7ff fef5 	bl	8006b44 <HAL_UART_RxCpltCallback>
}
 8006d5a:	bf00      	nop
 8006d5c:	3770      	adds	r7, #112	@ 0x70
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}

08006d62 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d62:	b580      	push	{r7, lr}
 8006d64:	b084      	sub	sp, #16
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d6e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2201      	movs	r2, #1
 8006d74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d108      	bne.n	8006d90 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006d82:	085b      	lsrs	r3, r3, #1
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	4619      	mov	r1, r3
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f7fa fc8b 	bl	80016a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d8e:	e002      	b.n	8006d96 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006d90:	68f8      	ldr	r0, [r7, #12]
 8006d92:	f7ff fee1 	bl	8006b58 <HAL_UART_RxHalfCpltCallback>
}
 8006d96:	bf00      	nop
 8006d98:	3710      	adds	r7, #16
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}

08006d9e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006d9e:	b580      	push	{r7, lr}
 8006da0:	b084      	sub	sp, #16
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006da6:	2300      	movs	r3, #0
 8006da8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dae:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	695b      	ldr	r3, [r3, #20]
 8006db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dba:	2b80      	cmp	r3, #128	@ 0x80
 8006dbc:	bf0c      	ite	eq
 8006dbe:	2301      	moveq	r3, #1
 8006dc0:	2300      	movne	r3, #0
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	2b21      	cmp	r3, #33	@ 0x21
 8006dd0:	d108      	bne.n	8006de4 <UART_DMAError+0x46>
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d005      	beq.n	8006de4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006dde:	68b8      	ldr	r0, [r7, #8]
 8006de0:	f000 f8ce 	bl	8006f80 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	695b      	ldr	r3, [r3, #20]
 8006dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dee:	2b40      	cmp	r3, #64	@ 0x40
 8006df0:	bf0c      	ite	eq
 8006df2:	2301      	moveq	r3, #1
 8006df4:	2300      	movne	r3, #0
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	2b22      	cmp	r3, #34	@ 0x22
 8006e04:	d108      	bne.n	8006e18 <UART_DMAError+0x7a>
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d005      	beq.n	8006e18 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006e12:	68b8      	ldr	r0, [r7, #8]
 8006e14:	f000 f8dc 	bl	8006fd0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e1c:	f043 0210 	orr.w	r2, r3, #16
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e24:	68b8      	ldr	r0, [r7, #8]
 8006e26:	f7ff fea1 	bl	8006b6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e2a:	bf00      	nop
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
	...

08006e34 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b098      	sub	sp, #96	@ 0x60
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	4613      	mov	r3, r2
 8006e40:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006e42:	68ba      	ldr	r2, [r7, #8]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	88fa      	ldrh	r2, [r7, #6]
 8006e4c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2200      	movs	r2, #0
 8006e52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2222      	movs	r2, #34	@ 0x22
 8006e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e60:	4a44      	ldr	r2, [pc, #272]	@ (8006f74 <UART_Start_Receive_DMA+0x140>)
 8006e62:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e68:	4a43      	ldr	r2, [pc, #268]	@ (8006f78 <UART_Start_Receive_DMA+0x144>)
 8006e6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e70:	4a42      	ldr	r2, [pc, #264]	@ (8006f7c <UART_Start_Receive_DMA+0x148>)
 8006e72:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e78:	2200      	movs	r2, #0
 8006e7a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006e7c:	f107 0308 	add.w	r3, r7, #8
 8006e80:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	3304      	adds	r3, #4
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	88fb      	ldrh	r3, [r7, #6]
 8006e94:	f7fc fef4 	bl	8003c80 <HAL_DMA_Start_IT>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d008      	beq.n	8006eb0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2210      	movs	r2, #16
 8006ea2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	e05d      	b.n	8006f6c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	613b      	str	r3, [r7, #16]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	613b      	str	r3, [r7, #16]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	613b      	str	r3, [r7, #16]
 8006ec4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	691b      	ldr	r3, [r3, #16]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d019      	beq.n	8006f02 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	330c      	adds	r3, #12
 8006ed4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ed8:	e853 3f00 	ldrex	r3, [r3]
 8006edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ee4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	330c      	adds	r3, #12
 8006eec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006eee:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006ef4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ef6:	e841 2300 	strex	r3, r2, [r1]
 8006efa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006efc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d1e5      	bne.n	8006ece <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	3314      	adds	r3, #20
 8006f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f0c:	e853 3f00 	ldrex	r3, [r3]
 8006f10:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f14:	f043 0301 	orr.w	r3, r3, #1
 8006f18:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	3314      	adds	r3, #20
 8006f20:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006f22:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006f24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f26:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006f28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f2a:	e841 2300 	strex	r3, r2, [r1]
 8006f2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d1e5      	bne.n	8006f02 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	3314      	adds	r3, #20
 8006f3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f3e:	69bb      	ldr	r3, [r7, #24]
 8006f40:	e853 3f00 	ldrex	r3, [r3]
 8006f44:	617b      	str	r3, [r7, #20]
   return(result);
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	3314      	adds	r3, #20
 8006f54:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006f56:	627a      	str	r2, [r7, #36]	@ 0x24
 8006f58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f5a:	6a39      	ldr	r1, [r7, #32]
 8006f5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f5e:	e841 2300 	strex	r3, r2, [r1]
 8006f62:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d1e5      	bne.n	8006f36 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3760      	adds	r7, #96	@ 0x60
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}
 8006f74:	08006c37 	.word	0x08006c37
 8006f78:	08006d63 	.word	0x08006d63
 8006f7c:	08006d9f 	.word	0x08006d9f

08006f80 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b089      	sub	sp, #36	@ 0x24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	330c      	adds	r3, #12
 8006f8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	e853 3f00 	ldrex	r3, [r3]
 8006f96:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006f9e:	61fb      	str	r3, [r7, #28]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	330c      	adds	r3, #12
 8006fa6:	69fa      	ldr	r2, [r7, #28]
 8006fa8:	61ba      	str	r2, [r7, #24]
 8006faa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fac:	6979      	ldr	r1, [r7, #20]
 8006fae:	69ba      	ldr	r2, [r7, #24]
 8006fb0:	e841 2300 	strex	r3, r2, [r1]
 8006fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d1e5      	bne.n	8006f88 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2220      	movs	r2, #32
 8006fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006fc4:	bf00      	nop
 8006fc6:	3724      	adds	r7, #36	@ 0x24
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b095      	sub	sp, #84	@ 0x54
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	330c      	adds	r3, #12
 8006fde:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fe2:	e853 3f00 	ldrex	r3, [r3]
 8006fe6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	330c      	adds	r3, #12
 8006ff6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ff8:	643a      	str	r2, [r7, #64]	@ 0x40
 8006ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ffe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007000:	e841 2300 	strex	r3, r2, [r1]
 8007004:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007008:	2b00      	cmp	r3, #0
 800700a:	d1e5      	bne.n	8006fd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	3314      	adds	r3, #20
 8007012:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007014:	6a3b      	ldr	r3, [r7, #32]
 8007016:	e853 3f00 	ldrex	r3, [r3]
 800701a:	61fb      	str	r3, [r7, #28]
   return(result);
 800701c:	69fb      	ldr	r3, [r7, #28]
 800701e:	f023 0301 	bic.w	r3, r3, #1
 8007022:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	3314      	adds	r3, #20
 800702a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800702c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800702e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007030:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007032:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007034:	e841 2300 	strex	r3, r2, [r1]
 8007038:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800703a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703c:	2b00      	cmp	r3, #0
 800703e:	d1e5      	bne.n	800700c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007044:	2b01      	cmp	r3, #1
 8007046:	d119      	bne.n	800707c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	330c      	adds	r3, #12
 800704e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	e853 3f00 	ldrex	r3, [r3]
 8007056:	60bb      	str	r3, [r7, #8]
   return(result);
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	f023 0310 	bic.w	r3, r3, #16
 800705e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	330c      	adds	r3, #12
 8007066:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007068:	61ba      	str	r2, [r7, #24]
 800706a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706c:	6979      	ldr	r1, [r7, #20]
 800706e:	69ba      	ldr	r2, [r7, #24]
 8007070:	e841 2300 	strex	r3, r2, [r1]
 8007074:	613b      	str	r3, [r7, #16]
   return(result);
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d1e5      	bne.n	8007048 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2220      	movs	r2, #32
 8007080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2200      	movs	r2, #0
 8007088:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800708a:	bf00      	nop
 800708c:	3754      	adds	r7, #84	@ 0x54
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr

08007096 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007096:	b580      	push	{r7, lr}
 8007098:	b084      	sub	sp, #16
 800709a:	af00      	add	r7, sp, #0
 800709c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2200      	movs	r2, #0
 80070a8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80070aa:	68f8      	ldr	r0, [r7, #12]
 80070ac:	f7ff fd5e 	bl	8006b6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070b0:	bf00      	nop
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b085      	sub	sp, #20
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	2b21      	cmp	r3, #33	@ 0x21
 80070ca:	d13e      	bne.n	800714a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070d4:	d114      	bne.n	8007100 <UART_Transmit_IT+0x48>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	691b      	ldr	r3, [r3, #16]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d110      	bne.n	8007100 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a1b      	ldr	r3, [r3, #32]
 80070e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	881b      	ldrh	r3, [r3, #0]
 80070e8:	461a      	mov	r2, r3
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070f2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6a1b      	ldr	r3, [r3, #32]
 80070f8:	1c9a      	adds	r2, r3, #2
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	621a      	str	r2, [r3, #32]
 80070fe:	e008      	b.n	8007112 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	1c59      	adds	r1, r3, #1
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	6211      	str	r1, [r2, #32]
 800710a:	781a      	ldrb	r2, [r3, #0]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007116:	b29b      	uxth	r3, r3
 8007118:	3b01      	subs	r3, #1
 800711a:	b29b      	uxth	r3, r3
 800711c:	687a      	ldr	r2, [r7, #4]
 800711e:	4619      	mov	r1, r3
 8007120:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007122:	2b00      	cmp	r3, #0
 8007124:	d10f      	bne.n	8007146 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	68da      	ldr	r2, [r3, #12]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007134:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68da      	ldr	r2, [r3, #12]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007144:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007146:	2300      	movs	r3, #0
 8007148:	e000      	b.n	800714c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800714a:	2302      	movs	r3, #2
  }
}
 800714c:	4618      	mov	r0, r3
 800714e:	3714      	adds	r7, #20
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68da      	ldr	r2, [r3, #12]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800716e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2220      	movs	r2, #32
 8007174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f7fb fb9f 	bl	80028bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800717e:	2300      	movs	r3, #0
}
 8007180:	4618      	mov	r0, r3
 8007182:	3708      	adds	r7, #8
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b08c      	sub	sp, #48	@ 0x30
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007190:	2300      	movs	r3, #0
 8007192:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007194:	2300      	movs	r3, #0
 8007196:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	2b22      	cmp	r3, #34	@ 0x22
 80071a2:	f040 80aa 	bne.w	80072fa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071ae:	d115      	bne.n	80071dc <UART_Receive_IT+0x54>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	691b      	ldr	r3, [r3, #16]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d111      	bne.n	80071dc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ce:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d4:	1c9a      	adds	r2, r3, #2
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80071da:	e024      	b.n	8007226 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071ea:	d007      	beq.n	80071fc <UART_Receive_IT+0x74>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d10a      	bne.n	800720a <UART_Receive_IT+0x82>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	691b      	ldr	r3, [r3, #16]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d106      	bne.n	800720a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	b2da      	uxtb	r2, r3
 8007204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007206:	701a      	strb	r2, [r3, #0]
 8007208:	e008      	b.n	800721c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	b2db      	uxtb	r3, r3
 8007212:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007216:	b2da      	uxtb	r2, r3
 8007218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800721a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007220:	1c5a      	adds	r2, r3, #1
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800722a:	b29b      	uxth	r3, r3
 800722c:	3b01      	subs	r3, #1
 800722e:	b29b      	uxth	r3, r3
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	4619      	mov	r1, r3
 8007234:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007236:	2b00      	cmp	r3, #0
 8007238:	d15d      	bne.n	80072f6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68da      	ldr	r2, [r3, #12]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f022 0220 	bic.w	r2, r2, #32
 8007248:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68da      	ldr	r2, [r3, #12]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007258:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	695a      	ldr	r2, [r3, #20]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f022 0201 	bic.w	r2, r2, #1
 8007268:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2220      	movs	r2, #32
 800726e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800727c:	2b01      	cmp	r3, #1
 800727e:	d135      	bne.n	80072ec <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	330c      	adds	r3, #12
 800728c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	e853 3f00 	ldrex	r3, [r3]
 8007294:	613b      	str	r3, [r7, #16]
   return(result);
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	f023 0310 	bic.w	r3, r3, #16
 800729c:	627b      	str	r3, [r7, #36]	@ 0x24
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	330c      	adds	r3, #12
 80072a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072a6:	623a      	str	r2, [r7, #32]
 80072a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072aa:	69f9      	ldr	r1, [r7, #28]
 80072ac:	6a3a      	ldr	r2, [r7, #32]
 80072ae:	e841 2300 	strex	r3, r2, [r1]
 80072b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80072b4:	69bb      	ldr	r3, [r7, #24]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d1e5      	bne.n	8007286 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f003 0310 	and.w	r3, r3, #16
 80072c4:	2b10      	cmp	r3, #16
 80072c6:	d10a      	bne.n	80072de <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80072c8:	2300      	movs	r3, #0
 80072ca:	60fb      	str	r3, [r7, #12]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	60fb      	str	r3, [r7, #12]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	60fb      	str	r3, [r7, #12]
 80072dc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80072e2:	4619      	mov	r1, r3
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f7fa f9dd 	bl	80016a4 <HAL_UARTEx_RxEventCallback>
 80072ea:	e002      	b.n	80072f2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f7ff fc29 	bl	8006b44 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80072f2:	2300      	movs	r3, #0
 80072f4:	e002      	b.n	80072fc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80072f6:	2300      	movs	r3, #0
 80072f8:	e000      	b.n	80072fc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80072fa:	2302      	movs	r3, #2
  }
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3730      	adds	r7, #48	@ 0x30
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007308:	b0c0      	sub	sp, #256	@ 0x100
 800730a:	af00      	add	r7, sp, #0
 800730c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	691b      	ldr	r3, [r3, #16]
 8007318:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800731c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007320:	68d9      	ldr	r1, [r3, #12]
 8007322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	ea40 0301 	orr.w	r3, r0, r1
 800732c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800732e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007332:	689a      	ldr	r2, [r3, #8]
 8007334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	431a      	orrs	r2, r3
 800733c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007340:	695b      	ldr	r3, [r3, #20]
 8007342:	431a      	orrs	r2, r3
 8007344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007348:	69db      	ldr	r3, [r3, #28]
 800734a:	4313      	orrs	r3, r2
 800734c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	68db      	ldr	r3, [r3, #12]
 8007358:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800735c:	f021 010c 	bic.w	r1, r1, #12
 8007360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800736a:	430b      	orrs	r3, r1
 800736c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800736e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	695b      	ldr	r3, [r3, #20]
 8007376:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800737a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800737e:	6999      	ldr	r1, [r3, #24]
 8007380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007384:	681a      	ldr	r2, [r3, #0]
 8007386:	ea40 0301 	orr.w	r3, r0, r1
 800738a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800738c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	4b8f      	ldr	r3, [pc, #572]	@ (80075d0 <UART_SetConfig+0x2cc>)
 8007394:	429a      	cmp	r2, r3
 8007396:	d005      	beq.n	80073a4 <UART_SetConfig+0xa0>
 8007398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	4b8d      	ldr	r3, [pc, #564]	@ (80075d4 <UART_SetConfig+0x2d0>)
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d104      	bne.n	80073ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80073a4:	f7fd fb3a 	bl	8004a1c <HAL_RCC_GetPCLK2Freq>
 80073a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80073ac:	e003      	b.n	80073b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80073ae:	f7fd fb21 	bl	80049f4 <HAL_RCC_GetPCLK1Freq>
 80073b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073ba:	69db      	ldr	r3, [r3, #28]
 80073bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073c0:	f040 810c 	bne.w	80075dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80073c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073c8:	2200      	movs	r2, #0
 80073ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80073ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80073d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80073d6:	4622      	mov	r2, r4
 80073d8:	462b      	mov	r3, r5
 80073da:	1891      	adds	r1, r2, r2
 80073dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80073de:	415b      	adcs	r3, r3
 80073e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80073e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80073e6:	4621      	mov	r1, r4
 80073e8:	eb12 0801 	adds.w	r8, r2, r1
 80073ec:	4629      	mov	r1, r5
 80073ee:	eb43 0901 	adc.w	r9, r3, r1
 80073f2:	f04f 0200 	mov.w	r2, #0
 80073f6:	f04f 0300 	mov.w	r3, #0
 80073fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007402:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007406:	4690      	mov	r8, r2
 8007408:	4699      	mov	r9, r3
 800740a:	4623      	mov	r3, r4
 800740c:	eb18 0303 	adds.w	r3, r8, r3
 8007410:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007414:	462b      	mov	r3, r5
 8007416:	eb49 0303 	adc.w	r3, r9, r3
 800741a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800741e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	2200      	movs	r2, #0
 8007426:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800742a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800742e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007432:	460b      	mov	r3, r1
 8007434:	18db      	adds	r3, r3, r3
 8007436:	653b      	str	r3, [r7, #80]	@ 0x50
 8007438:	4613      	mov	r3, r2
 800743a:	eb42 0303 	adc.w	r3, r2, r3
 800743e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007440:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007444:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007448:	f7f8 fee6 	bl	8000218 <__aeabi_uldivmod>
 800744c:	4602      	mov	r2, r0
 800744e:	460b      	mov	r3, r1
 8007450:	4b61      	ldr	r3, [pc, #388]	@ (80075d8 <UART_SetConfig+0x2d4>)
 8007452:	fba3 2302 	umull	r2, r3, r3, r2
 8007456:	095b      	lsrs	r3, r3, #5
 8007458:	011c      	lsls	r4, r3, #4
 800745a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800745e:	2200      	movs	r2, #0
 8007460:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007464:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007468:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800746c:	4642      	mov	r2, r8
 800746e:	464b      	mov	r3, r9
 8007470:	1891      	adds	r1, r2, r2
 8007472:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007474:	415b      	adcs	r3, r3
 8007476:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007478:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800747c:	4641      	mov	r1, r8
 800747e:	eb12 0a01 	adds.w	sl, r2, r1
 8007482:	4649      	mov	r1, r9
 8007484:	eb43 0b01 	adc.w	fp, r3, r1
 8007488:	f04f 0200 	mov.w	r2, #0
 800748c:	f04f 0300 	mov.w	r3, #0
 8007490:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007494:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007498:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800749c:	4692      	mov	sl, r2
 800749e:	469b      	mov	fp, r3
 80074a0:	4643      	mov	r3, r8
 80074a2:	eb1a 0303 	adds.w	r3, sl, r3
 80074a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80074aa:	464b      	mov	r3, r9
 80074ac:	eb4b 0303 	adc.w	r3, fp, r3
 80074b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80074b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80074c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80074c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80074c8:	460b      	mov	r3, r1
 80074ca:	18db      	adds	r3, r3, r3
 80074cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80074ce:	4613      	mov	r3, r2
 80074d0:	eb42 0303 	adc.w	r3, r2, r3
 80074d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80074d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80074da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80074de:	f7f8 fe9b 	bl	8000218 <__aeabi_uldivmod>
 80074e2:	4602      	mov	r2, r0
 80074e4:	460b      	mov	r3, r1
 80074e6:	4611      	mov	r1, r2
 80074e8:	4b3b      	ldr	r3, [pc, #236]	@ (80075d8 <UART_SetConfig+0x2d4>)
 80074ea:	fba3 2301 	umull	r2, r3, r3, r1
 80074ee:	095b      	lsrs	r3, r3, #5
 80074f0:	2264      	movs	r2, #100	@ 0x64
 80074f2:	fb02 f303 	mul.w	r3, r2, r3
 80074f6:	1acb      	subs	r3, r1, r3
 80074f8:	00db      	lsls	r3, r3, #3
 80074fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80074fe:	4b36      	ldr	r3, [pc, #216]	@ (80075d8 <UART_SetConfig+0x2d4>)
 8007500:	fba3 2302 	umull	r2, r3, r3, r2
 8007504:	095b      	lsrs	r3, r3, #5
 8007506:	005b      	lsls	r3, r3, #1
 8007508:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800750c:	441c      	add	r4, r3
 800750e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007512:	2200      	movs	r2, #0
 8007514:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007518:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800751c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007520:	4642      	mov	r2, r8
 8007522:	464b      	mov	r3, r9
 8007524:	1891      	adds	r1, r2, r2
 8007526:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007528:	415b      	adcs	r3, r3
 800752a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800752c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007530:	4641      	mov	r1, r8
 8007532:	1851      	adds	r1, r2, r1
 8007534:	6339      	str	r1, [r7, #48]	@ 0x30
 8007536:	4649      	mov	r1, r9
 8007538:	414b      	adcs	r3, r1
 800753a:	637b      	str	r3, [r7, #52]	@ 0x34
 800753c:	f04f 0200 	mov.w	r2, #0
 8007540:	f04f 0300 	mov.w	r3, #0
 8007544:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007548:	4659      	mov	r1, fp
 800754a:	00cb      	lsls	r3, r1, #3
 800754c:	4651      	mov	r1, sl
 800754e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007552:	4651      	mov	r1, sl
 8007554:	00ca      	lsls	r2, r1, #3
 8007556:	4610      	mov	r0, r2
 8007558:	4619      	mov	r1, r3
 800755a:	4603      	mov	r3, r0
 800755c:	4642      	mov	r2, r8
 800755e:	189b      	adds	r3, r3, r2
 8007560:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007564:	464b      	mov	r3, r9
 8007566:	460a      	mov	r2, r1
 8007568:	eb42 0303 	adc.w	r3, r2, r3
 800756c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800757c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007580:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007584:	460b      	mov	r3, r1
 8007586:	18db      	adds	r3, r3, r3
 8007588:	62bb      	str	r3, [r7, #40]	@ 0x28
 800758a:	4613      	mov	r3, r2
 800758c:	eb42 0303 	adc.w	r3, r2, r3
 8007590:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007592:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007596:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800759a:	f7f8 fe3d 	bl	8000218 <__aeabi_uldivmod>
 800759e:	4602      	mov	r2, r0
 80075a0:	460b      	mov	r3, r1
 80075a2:	4b0d      	ldr	r3, [pc, #52]	@ (80075d8 <UART_SetConfig+0x2d4>)
 80075a4:	fba3 1302 	umull	r1, r3, r3, r2
 80075a8:	095b      	lsrs	r3, r3, #5
 80075aa:	2164      	movs	r1, #100	@ 0x64
 80075ac:	fb01 f303 	mul.w	r3, r1, r3
 80075b0:	1ad3      	subs	r3, r2, r3
 80075b2:	00db      	lsls	r3, r3, #3
 80075b4:	3332      	adds	r3, #50	@ 0x32
 80075b6:	4a08      	ldr	r2, [pc, #32]	@ (80075d8 <UART_SetConfig+0x2d4>)
 80075b8:	fba2 2303 	umull	r2, r3, r2, r3
 80075bc:	095b      	lsrs	r3, r3, #5
 80075be:	f003 0207 	and.w	r2, r3, #7
 80075c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4422      	add	r2, r4
 80075ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80075cc:	e106      	b.n	80077dc <UART_SetConfig+0x4d8>
 80075ce:	bf00      	nop
 80075d0:	40011000 	.word	0x40011000
 80075d4:	40011400 	.word	0x40011400
 80075d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80075dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075e0:	2200      	movs	r2, #0
 80075e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80075e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80075ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80075ee:	4642      	mov	r2, r8
 80075f0:	464b      	mov	r3, r9
 80075f2:	1891      	adds	r1, r2, r2
 80075f4:	6239      	str	r1, [r7, #32]
 80075f6:	415b      	adcs	r3, r3
 80075f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80075fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80075fe:	4641      	mov	r1, r8
 8007600:	1854      	adds	r4, r2, r1
 8007602:	4649      	mov	r1, r9
 8007604:	eb43 0501 	adc.w	r5, r3, r1
 8007608:	f04f 0200 	mov.w	r2, #0
 800760c:	f04f 0300 	mov.w	r3, #0
 8007610:	00eb      	lsls	r3, r5, #3
 8007612:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007616:	00e2      	lsls	r2, r4, #3
 8007618:	4614      	mov	r4, r2
 800761a:	461d      	mov	r5, r3
 800761c:	4643      	mov	r3, r8
 800761e:	18e3      	adds	r3, r4, r3
 8007620:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007624:	464b      	mov	r3, r9
 8007626:	eb45 0303 	adc.w	r3, r5, r3
 800762a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800762e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800763a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800763e:	f04f 0200 	mov.w	r2, #0
 8007642:	f04f 0300 	mov.w	r3, #0
 8007646:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800764a:	4629      	mov	r1, r5
 800764c:	008b      	lsls	r3, r1, #2
 800764e:	4621      	mov	r1, r4
 8007650:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007654:	4621      	mov	r1, r4
 8007656:	008a      	lsls	r2, r1, #2
 8007658:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800765c:	f7f8 fddc 	bl	8000218 <__aeabi_uldivmod>
 8007660:	4602      	mov	r2, r0
 8007662:	460b      	mov	r3, r1
 8007664:	4b60      	ldr	r3, [pc, #384]	@ (80077e8 <UART_SetConfig+0x4e4>)
 8007666:	fba3 2302 	umull	r2, r3, r3, r2
 800766a:	095b      	lsrs	r3, r3, #5
 800766c:	011c      	lsls	r4, r3, #4
 800766e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007672:	2200      	movs	r2, #0
 8007674:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007678:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800767c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007680:	4642      	mov	r2, r8
 8007682:	464b      	mov	r3, r9
 8007684:	1891      	adds	r1, r2, r2
 8007686:	61b9      	str	r1, [r7, #24]
 8007688:	415b      	adcs	r3, r3
 800768a:	61fb      	str	r3, [r7, #28]
 800768c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007690:	4641      	mov	r1, r8
 8007692:	1851      	adds	r1, r2, r1
 8007694:	6139      	str	r1, [r7, #16]
 8007696:	4649      	mov	r1, r9
 8007698:	414b      	adcs	r3, r1
 800769a:	617b      	str	r3, [r7, #20]
 800769c:	f04f 0200 	mov.w	r2, #0
 80076a0:	f04f 0300 	mov.w	r3, #0
 80076a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80076a8:	4659      	mov	r1, fp
 80076aa:	00cb      	lsls	r3, r1, #3
 80076ac:	4651      	mov	r1, sl
 80076ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80076b2:	4651      	mov	r1, sl
 80076b4:	00ca      	lsls	r2, r1, #3
 80076b6:	4610      	mov	r0, r2
 80076b8:	4619      	mov	r1, r3
 80076ba:	4603      	mov	r3, r0
 80076bc:	4642      	mov	r2, r8
 80076be:	189b      	adds	r3, r3, r2
 80076c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80076c4:	464b      	mov	r3, r9
 80076c6:	460a      	mov	r2, r1
 80076c8:	eb42 0303 	adc.w	r3, r2, r3
 80076cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80076d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80076da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80076dc:	f04f 0200 	mov.w	r2, #0
 80076e0:	f04f 0300 	mov.w	r3, #0
 80076e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80076e8:	4649      	mov	r1, r9
 80076ea:	008b      	lsls	r3, r1, #2
 80076ec:	4641      	mov	r1, r8
 80076ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076f2:	4641      	mov	r1, r8
 80076f4:	008a      	lsls	r2, r1, #2
 80076f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80076fa:	f7f8 fd8d 	bl	8000218 <__aeabi_uldivmod>
 80076fe:	4602      	mov	r2, r0
 8007700:	460b      	mov	r3, r1
 8007702:	4611      	mov	r1, r2
 8007704:	4b38      	ldr	r3, [pc, #224]	@ (80077e8 <UART_SetConfig+0x4e4>)
 8007706:	fba3 2301 	umull	r2, r3, r3, r1
 800770a:	095b      	lsrs	r3, r3, #5
 800770c:	2264      	movs	r2, #100	@ 0x64
 800770e:	fb02 f303 	mul.w	r3, r2, r3
 8007712:	1acb      	subs	r3, r1, r3
 8007714:	011b      	lsls	r3, r3, #4
 8007716:	3332      	adds	r3, #50	@ 0x32
 8007718:	4a33      	ldr	r2, [pc, #204]	@ (80077e8 <UART_SetConfig+0x4e4>)
 800771a:	fba2 2303 	umull	r2, r3, r2, r3
 800771e:	095b      	lsrs	r3, r3, #5
 8007720:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007724:	441c      	add	r4, r3
 8007726:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800772a:	2200      	movs	r2, #0
 800772c:	673b      	str	r3, [r7, #112]	@ 0x70
 800772e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007730:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007734:	4642      	mov	r2, r8
 8007736:	464b      	mov	r3, r9
 8007738:	1891      	adds	r1, r2, r2
 800773a:	60b9      	str	r1, [r7, #8]
 800773c:	415b      	adcs	r3, r3
 800773e:	60fb      	str	r3, [r7, #12]
 8007740:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007744:	4641      	mov	r1, r8
 8007746:	1851      	adds	r1, r2, r1
 8007748:	6039      	str	r1, [r7, #0]
 800774a:	4649      	mov	r1, r9
 800774c:	414b      	adcs	r3, r1
 800774e:	607b      	str	r3, [r7, #4]
 8007750:	f04f 0200 	mov.w	r2, #0
 8007754:	f04f 0300 	mov.w	r3, #0
 8007758:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800775c:	4659      	mov	r1, fp
 800775e:	00cb      	lsls	r3, r1, #3
 8007760:	4651      	mov	r1, sl
 8007762:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007766:	4651      	mov	r1, sl
 8007768:	00ca      	lsls	r2, r1, #3
 800776a:	4610      	mov	r0, r2
 800776c:	4619      	mov	r1, r3
 800776e:	4603      	mov	r3, r0
 8007770:	4642      	mov	r2, r8
 8007772:	189b      	adds	r3, r3, r2
 8007774:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007776:	464b      	mov	r3, r9
 8007778:	460a      	mov	r2, r1
 800777a:	eb42 0303 	adc.w	r3, r2, r3
 800777e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	663b      	str	r3, [r7, #96]	@ 0x60
 800778a:	667a      	str	r2, [r7, #100]	@ 0x64
 800778c:	f04f 0200 	mov.w	r2, #0
 8007790:	f04f 0300 	mov.w	r3, #0
 8007794:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007798:	4649      	mov	r1, r9
 800779a:	008b      	lsls	r3, r1, #2
 800779c:	4641      	mov	r1, r8
 800779e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80077a2:	4641      	mov	r1, r8
 80077a4:	008a      	lsls	r2, r1, #2
 80077a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80077aa:	f7f8 fd35 	bl	8000218 <__aeabi_uldivmod>
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	4b0d      	ldr	r3, [pc, #52]	@ (80077e8 <UART_SetConfig+0x4e4>)
 80077b4:	fba3 1302 	umull	r1, r3, r3, r2
 80077b8:	095b      	lsrs	r3, r3, #5
 80077ba:	2164      	movs	r1, #100	@ 0x64
 80077bc:	fb01 f303 	mul.w	r3, r1, r3
 80077c0:	1ad3      	subs	r3, r2, r3
 80077c2:	011b      	lsls	r3, r3, #4
 80077c4:	3332      	adds	r3, #50	@ 0x32
 80077c6:	4a08      	ldr	r2, [pc, #32]	@ (80077e8 <UART_SetConfig+0x4e4>)
 80077c8:	fba2 2303 	umull	r2, r3, r2, r3
 80077cc:	095b      	lsrs	r3, r3, #5
 80077ce:	f003 020f 	and.w	r2, r3, #15
 80077d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4422      	add	r2, r4
 80077da:	609a      	str	r2, [r3, #8]
}
 80077dc:	bf00      	nop
 80077de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80077e2:	46bd      	mov	sp, r7
 80077e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077e8:	51eb851f 	.word	0x51eb851f

080077ec <atoi>:
 80077ec:	220a      	movs	r2, #10
 80077ee:	2100      	movs	r1, #0
 80077f0:	f000 b87a 	b.w	80078e8 <strtol>

080077f4 <_strtol_l.isra.0>:
 80077f4:	2b24      	cmp	r3, #36	@ 0x24
 80077f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077fa:	4686      	mov	lr, r0
 80077fc:	4690      	mov	r8, r2
 80077fe:	d801      	bhi.n	8007804 <_strtol_l.isra.0+0x10>
 8007800:	2b01      	cmp	r3, #1
 8007802:	d106      	bne.n	8007812 <_strtol_l.isra.0+0x1e>
 8007804:	f000 f894 	bl	8007930 <__errno>
 8007808:	2316      	movs	r3, #22
 800780a:	6003      	str	r3, [r0, #0]
 800780c:	2000      	movs	r0, #0
 800780e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007812:	4834      	ldr	r0, [pc, #208]	@ (80078e4 <_strtol_l.isra.0+0xf0>)
 8007814:	460d      	mov	r5, r1
 8007816:	462a      	mov	r2, r5
 8007818:	f815 4b01 	ldrb.w	r4, [r5], #1
 800781c:	5d06      	ldrb	r6, [r0, r4]
 800781e:	f016 0608 	ands.w	r6, r6, #8
 8007822:	d1f8      	bne.n	8007816 <_strtol_l.isra.0+0x22>
 8007824:	2c2d      	cmp	r4, #45	@ 0x2d
 8007826:	d110      	bne.n	800784a <_strtol_l.isra.0+0x56>
 8007828:	782c      	ldrb	r4, [r5, #0]
 800782a:	2601      	movs	r6, #1
 800782c:	1c95      	adds	r5, r2, #2
 800782e:	f033 0210 	bics.w	r2, r3, #16
 8007832:	d115      	bne.n	8007860 <_strtol_l.isra.0+0x6c>
 8007834:	2c30      	cmp	r4, #48	@ 0x30
 8007836:	d10d      	bne.n	8007854 <_strtol_l.isra.0+0x60>
 8007838:	782a      	ldrb	r2, [r5, #0]
 800783a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800783e:	2a58      	cmp	r2, #88	@ 0x58
 8007840:	d108      	bne.n	8007854 <_strtol_l.isra.0+0x60>
 8007842:	786c      	ldrb	r4, [r5, #1]
 8007844:	3502      	adds	r5, #2
 8007846:	2310      	movs	r3, #16
 8007848:	e00a      	b.n	8007860 <_strtol_l.isra.0+0x6c>
 800784a:	2c2b      	cmp	r4, #43	@ 0x2b
 800784c:	bf04      	itt	eq
 800784e:	782c      	ldrbeq	r4, [r5, #0]
 8007850:	1c95      	addeq	r5, r2, #2
 8007852:	e7ec      	b.n	800782e <_strtol_l.isra.0+0x3a>
 8007854:	2b00      	cmp	r3, #0
 8007856:	d1f6      	bne.n	8007846 <_strtol_l.isra.0+0x52>
 8007858:	2c30      	cmp	r4, #48	@ 0x30
 800785a:	bf14      	ite	ne
 800785c:	230a      	movne	r3, #10
 800785e:	2308      	moveq	r3, #8
 8007860:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007864:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007868:	2200      	movs	r2, #0
 800786a:	fbbc f9f3 	udiv	r9, ip, r3
 800786e:	4610      	mov	r0, r2
 8007870:	fb03 ca19 	mls	sl, r3, r9, ip
 8007874:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007878:	2f09      	cmp	r7, #9
 800787a:	d80f      	bhi.n	800789c <_strtol_l.isra.0+0xa8>
 800787c:	463c      	mov	r4, r7
 800787e:	42a3      	cmp	r3, r4
 8007880:	dd1b      	ble.n	80078ba <_strtol_l.isra.0+0xc6>
 8007882:	1c57      	adds	r7, r2, #1
 8007884:	d007      	beq.n	8007896 <_strtol_l.isra.0+0xa2>
 8007886:	4581      	cmp	r9, r0
 8007888:	d314      	bcc.n	80078b4 <_strtol_l.isra.0+0xc0>
 800788a:	d101      	bne.n	8007890 <_strtol_l.isra.0+0x9c>
 800788c:	45a2      	cmp	sl, r4
 800788e:	db11      	blt.n	80078b4 <_strtol_l.isra.0+0xc0>
 8007890:	fb00 4003 	mla	r0, r0, r3, r4
 8007894:	2201      	movs	r2, #1
 8007896:	f815 4b01 	ldrb.w	r4, [r5], #1
 800789a:	e7eb      	b.n	8007874 <_strtol_l.isra.0+0x80>
 800789c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80078a0:	2f19      	cmp	r7, #25
 80078a2:	d801      	bhi.n	80078a8 <_strtol_l.isra.0+0xb4>
 80078a4:	3c37      	subs	r4, #55	@ 0x37
 80078a6:	e7ea      	b.n	800787e <_strtol_l.isra.0+0x8a>
 80078a8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80078ac:	2f19      	cmp	r7, #25
 80078ae:	d804      	bhi.n	80078ba <_strtol_l.isra.0+0xc6>
 80078b0:	3c57      	subs	r4, #87	@ 0x57
 80078b2:	e7e4      	b.n	800787e <_strtol_l.isra.0+0x8a>
 80078b4:	f04f 32ff 	mov.w	r2, #4294967295
 80078b8:	e7ed      	b.n	8007896 <_strtol_l.isra.0+0xa2>
 80078ba:	1c53      	adds	r3, r2, #1
 80078bc:	d108      	bne.n	80078d0 <_strtol_l.isra.0+0xdc>
 80078be:	2322      	movs	r3, #34	@ 0x22
 80078c0:	f8ce 3000 	str.w	r3, [lr]
 80078c4:	4660      	mov	r0, ip
 80078c6:	f1b8 0f00 	cmp.w	r8, #0
 80078ca:	d0a0      	beq.n	800780e <_strtol_l.isra.0+0x1a>
 80078cc:	1e69      	subs	r1, r5, #1
 80078ce:	e006      	b.n	80078de <_strtol_l.isra.0+0xea>
 80078d0:	b106      	cbz	r6, 80078d4 <_strtol_l.isra.0+0xe0>
 80078d2:	4240      	negs	r0, r0
 80078d4:	f1b8 0f00 	cmp.w	r8, #0
 80078d8:	d099      	beq.n	800780e <_strtol_l.isra.0+0x1a>
 80078da:	2a00      	cmp	r2, #0
 80078dc:	d1f6      	bne.n	80078cc <_strtol_l.isra.0+0xd8>
 80078de:	f8c8 1000 	str.w	r1, [r8]
 80078e2:	e794      	b.n	800780e <_strtol_l.isra.0+0x1a>
 80078e4:	08007ab9 	.word	0x08007ab9

080078e8 <strtol>:
 80078e8:	4613      	mov	r3, r2
 80078ea:	460a      	mov	r2, r1
 80078ec:	4601      	mov	r1, r0
 80078ee:	4802      	ldr	r0, [pc, #8]	@ (80078f8 <strtol+0x10>)
 80078f0:	6800      	ldr	r0, [r0, #0]
 80078f2:	f7ff bf7f 	b.w	80077f4 <_strtol_l.isra.0>
 80078f6:	bf00      	nop
 80078f8:	20000440 	.word	0x20000440

080078fc <memset>:
 80078fc:	4402      	add	r2, r0
 80078fe:	4603      	mov	r3, r0
 8007900:	4293      	cmp	r3, r2
 8007902:	d100      	bne.n	8007906 <memset+0xa>
 8007904:	4770      	bx	lr
 8007906:	f803 1b01 	strb.w	r1, [r3], #1
 800790a:	e7f9      	b.n	8007900 <memset+0x4>

0800790c <strncmp>:
 800790c:	b510      	push	{r4, lr}
 800790e:	b16a      	cbz	r2, 800792c <strncmp+0x20>
 8007910:	3901      	subs	r1, #1
 8007912:	1884      	adds	r4, r0, r2
 8007914:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007918:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800791c:	429a      	cmp	r2, r3
 800791e:	d103      	bne.n	8007928 <strncmp+0x1c>
 8007920:	42a0      	cmp	r0, r4
 8007922:	d001      	beq.n	8007928 <strncmp+0x1c>
 8007924:	2a00      	cmp	r2, #0
 8007926:	d1f5      	bne.n	8007914 <strncmp+0x8>
 8007928:	1ad0      	subs	r0, r2, r3
 800792a:	bd10      	pop	{r4, pc}
 800792c:	4610      	mov	r0, r2
 800792e:	e7fc      	b.n	800792a <strncmp+0x1e>

08007930 <__errno>:
 8007930:	4b01      	ldr	r3, [pc, #4]	@ (8007938 <__errno+0x8>)
 8007932:	6818      	ldr	r0, [r3, #0]
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	20000440 	.word	0x20000440

0800793c <__libc_init_array>:
 800793c:	b570      	push	{r4, r5, r6, lr}
 800793e:	4d0d      	ldr	r5, [pc, #52]	@ (8007974 <__libc_init_array+0x38>)
 8007940:	4c0d      	ldr	r4, [pc, #52]	@ (8007978 <__libc_init_array+0x3c>)
 8007942:	1b64      	subs	r4, r4, r5
 8007944:	10a4      	asrs	r4, r4, #2
 8007946:	2600      	movs	r6, #0
 8007948:	42a6      	cmp	r6, r4
 800794a:	d109      	bne.n	8007960 <__libc_init_array+0x24>
 800794c:	4d0b      	ldr	r5, [pc, #44]	@ (800797c <__libc_init_array+0x40>)
 800794e:	4c0c      	ldr	r4, [pc, #48]	@ (8007980 <__libc_init_array+0x44>)
 8007950:	f000 f818 	bl	8007984 <_init>
 8007954:	1b64      	subs	r4, r4, r5
 8007956:	10a4      	asrs	r4, r4, #2
 8007958:	2600      	movs	r6, #0
 800795a:	42a6      	cmp	r6, r4
 800795c:	d105      	bne.n	800796a <__libc_init_array+0x2e>
 800795e:	bd70      	pop	{r4, r5, r6, pc}
 8007960:	f855 3b04 	ldr.w	r3, [r5], #4
 8007964:	4798      	blx	r3
 8007966:	3601      	adds	r6, #1
 8007968:	e7ee      	b.n	8007948 <__libc_init_array+0xc>
 800796a:	f855 3b04 	ldr.w	r3, [r5], #4
 800796e:	4798      	blx	r3
 8007970:	3601      	adds	r6, #1
 8007972:	e7f2      	b.n	800795a <__libc_init_array+0x1e>
 8007974:	08007bc4 	.word	0x08007bc4
 8007978:	08007bc4 	.word	0x08007bc4
 800797c:	08007bc4 	.word	0x08007bc4
 8007980:	08007bc8 	.word	0x08007bc8

08007984 <_init>:
 8007984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007986:	bf00      	nop
 8007988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800798a:	bc08      	pop	{r3}
 800798c:	469e      	mov	lr, r3
 800798e:	4770      	bx	lr

08007990 <_fini>:
 8007990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007992:	bf00      	nop
 8007994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007996:	bc08      	pop	{r3}
 8007998:	469e      	mov	lr, r3
 800799a:	4770      	bx	lr
