// Seed: 1974361578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  assign module_1.id_2 = 0;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout supply1 id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  assign id_11 = 1 & id_2 ? -1 : ~id_14 & (-1'b0);
  assign id_3[1==-1] = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd77,
    parameter id_5 = 32'd0
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  wire [id_2 : 1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3
  );
  logic _id_5;
  ;
  assign id_1[id_5==id_5 :-1] = 1;
endmodule
