From 8b12a0a0c9a849abf22c3f123b3a00e07119e266 Mon Sep 17 00:00:00 2001
From: Kane Jiang <jian.jiang@nxp.com>
Date: Tue, 17 Sep 2019 19:34:43 +0800
Subject: [PATCH] Add dts files for support spi lcd sd2088 in locome400 board.

Signed-off-by: Kane Jiang <jian.jiang@nxp.com>
---
 arch/arm/boot/dts/imx7ulp-lock-el2.dts             |  60 +--
 ...7ulp-lock-locome400-fastboot-mx6k-atsha204a.dts |  28 ++
 .../imx7ulp-lock-locome400-fastboot-mx6k-il005.dts |  29 ++
 .../dts/imx7ulp-lock-locome400-fastboot-mx6k.dts   |  53 +++
 .../dts/imx7ulp-lock-locome400-fastboot-ov7956.dts |  54 +++
 .../imx7ulp-lock-locome400-fastboot-qh430mr.dts    | 105 +++++
 arch/arm/boot/dts/imx7ulp-lock-locome400.dts       | 484 +++++++++++++++++++++
 7 files changed, 758 insertions(+), 55 deletions(-)
 create mode 100644 arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k-atsha204a.dts
 create mode 100644 arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k-il005.dts
 create mode 100644 arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k.dts
 create mode 100644 arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-ov7956.dts
 create mode 100644 arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-qh430mr.dts
 create mode 100644 arch/arm/boot/dts/imx7ulp-lock-locome400.dts

diff --git a/arch/arm/boot/dts/imx7ulp-lock-el2.dts b/arch/arm/boot/dts/imx7ulp-lock-el2.dts
index e30c5f4..d0b57ed 100644
--- a/arch/arm/boot/dts/imx7ulp-lock-el2.dts
+++ b/arch/arm/boot/dts/imx7ulp-lock-el2.dts
@@ -41,7 +41,7 @@
 		default-brightness-level = <0>;
 		status = "okay";
 	};
-/*
+
 	mipi_dsi_reset: mipi-dsi-reset {
 		compatible = "gpio-reset";
 		reset-gpios = <&gpio_ptc 19 GPIO_ACTIVE_LOW>;
@@ -49,7 +49,7 @@
 		#reset-cells = <0>;
 		status = "ok";
 	};
-*/
+
 	regulators {
 		compatible = "simple-bus";
 		#address-cells = <1>;
@@ -234,13 +234,13 @@
 				IMX7ULP_PAD_PTE14__PTE14                0x20027
 			>;
 		};
-/*
+
 		pinctrl_mipi_dsi_reset: mipi_dsi_reset_grp {
 			fsl,pins = <
 				IMX7ULP_PAD_PTC19__PTC19	0x20003
 			>;
 		};
-*/
+
 		pinctrl_lpuart4: lpuart4grp {
 			fsl,pins = <
 				IMX7ULP_PAD_PTC3__LPUART4_RX	0x3
@@ -264,28 +264,6 @@
 			>;
 		};
 
-                pinctrl_lpspi2: lpspi2grp {
-                        fsl,pins = <
-                                IMX7ULP_PAD_PTE4__LPSPI2_SIN      0x0
-                                IMX7ULP_PAD_PTE5__LPSPI2_SOUT     0x0
-                                IMX7ULP_PAD_PTE6__LPSPI2_SCK      0x0
-                                //IMX7ULP_PAD_PTE7__LPSPI2_PCS0     0x0
-                        >;
-                };
-
-                pinctrl_lpspi2_cs: lpspi2cs {
-                        fsl,pins = <
-                                IMX7ULP_PAD_PTE7__PTE7     0x10003
-                        >;
-                };
-
-                pinctrl_st7789v: st7789vgrp {
-                        fsl,pins = <
-                                IMX7ULP_PAD_PTC19__PTC19        0x10003
-                                IMX7ULP_PAD_PTE8__PTE8          0x10003
-                        >;
-                };
-
 		pinctrl_usb_otg1: usbotg1grp {
 			fsl,pins = <
 				IMX7ULP_PAD_PTC0__PTC0          0x20000
@@ -359,7 +337,7 @@
 		};
 	};
 };
-/*
+
 &lcdif {
 	status = "okay";
 	disp-dev = "mipi_dsi_northwest";
@@ -399,34 +377,6 @@
 	resets = <&mipi_dsi_reset>;
 	status = "okay";
 };
-*/
-
-&lpspi2 {
-        #address-cells = <1>;
-        #size-cells = <0>;
-        pinctrl-names = "default", "sleep";
-        pinctrl-0 = <&pinctrl_lpspi2 &pinctrl_lpspi2_cs>;
-        cs-gpios = <&gpio_pte 7 GPIO_ACTIVE_LOW>;
-        //pinctrl-1 = <&pinctrl_lpspi2>;
-        status = "okay";
-
-        sd2088@0 {
-                compatible = "sitronix,st7789v";
-                reg = <0>;
-                // add pin ctrl
-                pinctrl-names = "default";
-                pinctrl-0 = <&pinctrl_st7789v>;
-
-                spi-max-frequency = <24000000>;
-                rotate = <0>;
-                bgr;
-                fps = <15>;
-                buswidth = <8>;
-                reset-gpios = <&gpio_ptc 19 GPIO_ACTIVE_LOW>;
-                dc-gpios = <&gpio_pte 8 GPIO_ACTIVE_LOW>;
-                debug = <0>;
-        };
-};
 
 &lpuart4 { /* console */
 	pinctrl-names = "default", "sleep";
diff --git a/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k-atsha204a.dts b/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k-atsha204a.dts
new file mode 100644
index 00000000..cea75f1
--- /dev/null
+++ b/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k-atsha204a.dts
@@ -0,0 +1,28 @@
+/*
+ * Copyright 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+
+#include "imx7ulp-lock-locome400-fastboot-mx6k.dts"
+
+&lpi2c6 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c6>;
+	pinctrl-1 = <&pinctrl_lpi2c6_sleep>;
+	clock-frequency = <400000>;
+	status = "okay";
+
+	atsha204a: atsha204a@64 {
+		compatible = "atmel,atsha204a";
+		reg = <0x64>;
+		sda-gpios = <&gpio_ptc 9 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
diff --git a/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k-il005.dts b/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k-il005.dts
new file mode 100644
index 00000000..6966a89
--- /dev/null
+++ b/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k-il005.dts
@@ -0,0 +1,29 @@
+/*
+ * Copyright 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+
+#include "imx7ulp-lock-locome400-fastboot-mx6k.dts"
+
+&lpi2c6 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c6>;
+	pinctrl-1 = <&pinctrl_lpi2c6_sleep>;
+	clock-frequency = <400000>;
+	status = "okay";
+
+	il005: il005@64 {
+		compatible = "ictk,il005";
+		reg = <0x64>;
+		sda-gpios = <&gpio_ptc 9 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
diff --git a/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k.dts b/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k.dts
new file mode 100644
index 00000000..8a84d21
--- /dev/null
+++ b/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-mx6k.dts
@@ -0,0 +1,53 @@
+/*
+ * Copyright 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+
+#include "imx7ulp-lock-locome400.dts"
+
+&lpi2c5 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c5>;
+	pinctrl-1 = <&pinctrl_lpi2c5>;
+	clock-frequency = <400000>;
+	status = "okay";
+
+	mx6000: mx6000@0e {
+		compatible = "orbbec,mx6000";
+		reg = <0x0e>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_camera_mx6k>;
+		clocks = <&clks IMX7ULP_CLK_DUMMY>;
+		clock-names = "csi_mclk";
+		pwn-gpios = <&gpio_ptf 5 GPIO_ACTIVE_LOW>;
+		rst-gpios = <&gpio_ptf 4 GPIO_ACTIVE_HIGH>;
+		//ldo-gpios = <&gpio_pte 6 GPIO_ACTIVE_HIGH>;
+		csi_id = <0>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		status = "okay";
+		port {
+			mx6000_ep: endpoint {
+				remote-endpoint = <&viu_ep>;
+			};
+		};
+	};
+};
+
+&viu {
+	status = "okay";
+
+	port {
+		viu_ep: endpoint {
+			remote-endpoint = <&mx6000_ep>;
+		};
+	};
+};
+
diff --git a/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-ov7956.dts b/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-ov7956.dts
new file mode 100644
index 00000000..3887c81
--- /dev/null
+++ b/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-ov7956.dts
@@ -0,0 +1,54 @@
+/*
+ * Copyright 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+
+#include "imx7ulp-lock-locome400.dts"
+
+&lpi2c5 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c5>;
+	pinctrl-1 = <&pinctrl_lpi2c5>;
+	clock-frequency = <400000>;
+	status = "okay";
+
+	ov7956: ov7956@40 {
+		compatible = "ovti,ov5640";
+		reg = <0x40>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_camera_ov7956>;
+		clocks = <&clks IMX7ULP_CLK_DUMMY>;
+		clock-names = "csi_mclk";
+		pwn-gpios = <&gpio_ptf 0 GPIO_ACTIVE_LOW>;
+		rst-gpios = <&gpio_ptf 1 GPIO_ACTIVE_HIGH>; //change for EC board
+		ldo-gpios = <&gpio_pte 6 GPIO_ACTIVE_HIGH>; //add for EC board
+		csi_id = <0>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		status = "okay";
+
+		port {
+			ov7956_ep: endpoint {
+				remote-endpoint = <&viu_ep>;
+			};
+		};
+	};
+};
+
+&viu {
+	status = "okay";
+
+	port {
+		viu_ep: endpoint {
+			remote-endpoint = <&ov7956_ep>;
+		};
+	};
+};
+
diff --git a/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-qh430mr.dts b/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-qh430mr.dts
new file mode 100644
index 00000000..25d759e
--- /dev/null
+++ b/arch/arm/boot/dts/imx7ulp-lock-locome400-fastboot-qh430mr.dts
@@ -0,0 +1,105 @@
+/*
+ * Copyright 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+
+#include "imx7ulp-lock-locome400.dts"
+
+&lpi2c4 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c4>;
+	pinctrl-1 = <&pinctrl_lpi2c4>;
+	clock-frequency = <400000>;
+	status = "okay";
+
+	/*
+	qh430mr: qh430mr@38 {
+		compatible = "himax,qh430mr";
+		reg = <0x38>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_camera_qh430mr>;
+		clocks = <&clks IMX7ULP_CLK_DUMMY>;
+		clock-names = "csi_mclk";
+		rst-gpios = <&gpio_ptf 5 GPIO_ACTIVE_HIGH>;
+		bridge-rst-gpios = <&gpio_ptf 4 GPIO_ACTIVE_HIGH>;
+		csi_id = <0>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		status = "okay";
+		port {
+			qh430mr_ep: endpoint {
+				remote-endpoint = <&viu_cam_ep>;
+			};
+		};
+	};
+	*/
+};
+
+&lpi2c5{
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c5>;
+	pinctrl-1 = <&pinctrl_lpi2c5>;
+	clock-frequency = <400000>;
+	status = "okay";
+
+	qh430mr: qh430mr@0e {
+		compatible = "himax,qh430mr";
+		reg = <0x0e>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_camera_qh430mr>;
+		clocks = <&clks IMX7ULP_CLK_DUMMY>;
+		clock-names = "csi_mclk";
+		rst-gpios = <&gpio_ptf 5 GPIO_ACTIVE_HIGH>;
+		bridge-rst-gpios = <&gpio_ptf 4 GPIO_ACTIVE_HIGH>;
+		csi_id = <0>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		status = "okay";
+		port {
+			qh430mr_ep: endpoint {
+				remote-endpoint = <&viu_cam_ep>;
+			};
+		};
+	};
+
+	/*
+	tc358746: tc358746@0e {
+		compatible = "toshiba,tc358746";
+		reg = <0x0e>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_camera_tc358746>;
+		clocks = <&clks IMX7ULP_CLK_DUMMY>;
+		clock-names = "csi_mclk";
+		rst-gpios = <&gpio_ptf 4 GPIO_ACTIVE_HIGH>;
+		csi_id = <0>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		status = "okay";
+		port {
+			tc358746_ep: endpoint {
+				remote-endpoint = <&viu_dvp_ep>;
+			};
+		};
+	};
+	*/
+};
+
+&viu {
+	status = "okay";
+
+	port {
+		viu_cam_ep: endpoint {
+			remote-endpoint = <&qh430mr_ep>;
+		};
+	};
+};
+
diff --git a/arch/arm/boot/dts/imx7ulp-lock-locome400.dts b/arch/arm/boot/dts/imx7ulp-lock-locome400.dts
new file mode 100644
index 00000000..e30c5f4
--- /dev/null
+++ b/arch/arm/boot/dts/imx7ulp-lock-locome400.dts
@@ -0,0 +1,484 @@
+/*
+ * Copyright 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "imx7ulp.dtsi"
+#include <dt-bindings/input/input.h>
+
+/ {
+	model = "NXP i.MX7ULP LOCK";
+	compatible = "fsl,imx7ulp-lock", "fsl,imx7ulp", "Generic DT based system";
+
+
+	chosen {
+		stdout-path = &lpuart4;
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x60000000 0x20000000>;
+	};
+
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm1 0 5000000>;
+		brightness-levels = <0 20 25 30 35 40 100>;
+		default-brightness-level = <6>;
+		status = "okay";
+	};
+
+	cam_led {
+		compatible = "pwm-backlight";
+		pwms = <&pwm1 1 1000000>;
+		brightness-levels = <0 10 30 50 70 99>;
+		default-brightness-level = <0>;
+		status = "okay";
+	};
+/*
+	mipi_dsi_reset: mipi-dsi-reset {
+		compatible = "gpio-reset";
+		reset-gpios = <&gpio_ptc 19 GPIO_ACTIVE_LOW>;
+		reset-delay-us = <1000>;
+		#reset-cells = <0>;
+		status = "ok";
+	};
+*/
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		reg_usb_otg1_vbus: regulator@0 {
+			compatible = "regulator-fixed";
+			reg = <0>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&pinctrl_usb_otg1>;
+			pinctrl-1 = <&pinctrl_usb_otg1>;
+			regulator-name = "usb_otg1_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio_ptc 0 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_vsd_3v3: regulator@1 {
+			compatible = "regulator-fixed";
+			reg = <1>;
+			regulator-name = "VSD_3V3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio_ptd 0 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+	};
+
+	extcon_usb1: extcon_usb1 {
+		compatible = "linux,extcon-usb-gpio";
+		id-gpio = <&gpio_ptc 13 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default", "sleep";
+		pinctrl-0 = <&pinctrl_extcon_usb1>;
+		pinctrl-1 = <&pinctrl_extcon_usb1>;
+	};
+
+	pf1550-rpmsg {
+		compatible = "fsl,pf1550-rpmsg";
+		sw1_reg: SW1 {
+				regulator-name = "SW1";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <1387500>;
+				regulator-boot-on;
+				regulator-always-on;
+		};
+
+		sw2_reg: SW2 {
+				regulator-name = "SW2";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <1387500>;
+				regulator-boot-on;
+				regulator-always-on;
+		};
+
+		sw3_reg: SW3 {
+				regulator-name = "SW3";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+		};
+
+		vref_reg: VREFDDR {
+				regulator-name = "VREFDDR";
+				regulator-min-microvolt = <1200000>;
+				regulator-max-microvolt = <1200000>;
+				regulator-boot-on;
+				regulator-always-on;
+		};
+
+		vldo1_reg: LDO1 {
+				regulator-name = "LDO1";
+				regulator-min-microvolt = <750000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+		};
+
+		vldo2_reg: LDO2 {
+				regulator-name = "LDO2";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+		};
+
+		vldo3_reg: LDO3 {
+				regulator-name = "LDO3";
+				regulator-min-microvolt = <750000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+		};
+	};
+
+	rpmsg_keys: rpmsg-keys {
+		compatible = "fsl,rpmsg-keys";
+
+		power-on {
+			label = "PowerOn";
+			linux,code = <KEY_POWER>;
+			rpmsg-key,wakeup;
+		};
+	};
+
+	/* for normal zImage and fastboot dtb file */
+	rpmsg_i2s: rpmsg-i2s {
+		compatible = "fsl,imx7ulp-rpmsg-i2s";
+		// the audio device index in m4 domain
+		fsl,audioindex = <0> ;
+		status = "okay";
+	};
+};
+
+&cpu0 {
+	arm-supply= <&sw1_reg>;
+};
+
+&iomuxc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_1>;
+
+	imx7ulp-lock {
+		pinctrl_hog_1: hoggrp-1 {
+			fsl,pins = <
+				IMX7ULP_PAD_PTC1__PTC1		0x20000
+			>;
+		};
+
+		pinctrl_pwm_backlight: pwm_backlight_grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTC14__TPM7_CH0	0x3
+			>;
+		};
+
+		pinctrl_pwm_led: pwm_led_grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTC15__TPM7_CH1	0x3
+			>;
+		};
+
+		pinctrl_lpi2c4: lpi2c4grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTE0__LPI2C4_SCL		0x27
+				IMX7ULP_PAD_PTE1__LPI2C4_SDA		0x27
+			>;
+		};
+
+		pinctrl_lpi2c5: lpi2c5grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTC4__LPI2C5_SCL		0x27
+				IMX7ULP_PAD_PTC5__LPI2C5_SDA		0x27
+				IMX7ULP_PAD_PTC6__LPI2C5_HREQ		0x27
+			>;
+		};
+
+		pinctrl_lpi2c6: lpi2c6grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTC8__LPI2C6_SCL        0x27
+				IMX7ULP_PAD_PTC9__LPI2C6_SDA        0x27
+			>;
+		};
+
+		pinctrl_lpi2c6_sleep: lpi2c6_sleep_grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTC8__PTC8                0x20027
+				IMX7ULP_PAD_PTC9__PTC9                0x20027
+			>;
+		};
+
+		pinctrl_lpi2c7: lpi2c7grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTE12__LPI2C7_SCL		0x27
+				IMX7ULP_PAD_PTE13__LPI2C7_SDA		0x27
+				IMX7ULP_PAD_PTE14__LPI2C7_HREQ		0x27
+			>;
+		};
+
+		pinctrl_lpi2c7_sleep: lpi2c7_sleep_grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTE12__PTE12                0x20027
+				IMX7ULP_PAD_PTE13__PTE13                0x20027
+				IMX7ULP_PAD_PTE14__PTE14                0x20027
+			>;
+		};
+/*
+		pinctrl_mipi_dsi_reset: mipi_dsi_reset_grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTC19__PTC19	0x20003
+			>;
+		};
+*/
+		pinctrl_lpuart4: lpuart4grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTC3__LPUART4_RX	0x3
+				IMX7ULP_PAD_PTC2__LPUART4_TX	0x3
+			>;
+		};
+
+		pinctrl_usdhc0_8bit: usdhc0grp_8bit {
+			fsl,pins = <
+				IMX7ULP_PAD_PTD1__SDHC0_CMD	0x43
+				IMX7ULP_PAD_PTD2__SDHC0_CLK	0x10042
+				IMX7ULP_PAD_PTD3__SDHC0_D7	0x43
+				IMX7ULP_PAD_PTD4__SDHC0_D6	0x43
+				IMX7ULP_PAD_PTD5__SDHC0_D5	0x43
+				IMX7ULP_PAD_PTD6__SDHC0_D4	0x43
+				IMX7ULP_PAD_PTD7__SDHC0_D3	0x43
+				IMX7ULP_PAD_PTD8__SDHC0_D2	0x43
+				IMX7ULP_PAD_PTD9__SDHC0_D1	0x43
+				IMX7ULP_PAD_PTD10__SDHC0_D0	0x43
+				IMX7ULP_PAD_PTD11__SDHC0_DQS	0x42
+			>;
+		};
+
+                pinctrl_lpspi2: lpspi2grp {
+                        fsl,pins = <
+                                IMX7ULP_PAD_PTE4__LPSPI2_SIN      0x0
+                                IMX7ULP_PAD_PTE5__LPSPI2_SOUT     0x0
+                                IMX7ULP_PAD_PTE6__LPSPI2_SCK      0x0
+                                //IMX7ULP_PAD_PTE7__LPSPI2_PCS0     0x0
+                        >;
+                };
+
+                pinctrl_lpspi2_cs: lpspi2cs {
+                        fsl,pins = <
+                                IMX7ULP_PAD_PTE7__PTE7     0x10003
+                        >;
+                };
+
+                pinctrl_st7789v: st7789vgrp {
+                        fsl,pins = <
+                                IMX7ULP_PAD_PTC19__PTC19        0x10003
+                                IMX7ULP_PAD_PTE8__PTE8          0x10003
+                        >;
+                };
+
+		pinctrl_usb_otg1: usbotg1grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTC0__PTC0          0x20000
+			>;
+		};
+
+		pinctrl_extcon_usb1: extcon1grp {
+			fsl,pins = <
+				IMX7ULP_PAD_PTC13__PTC13        0x10003
+			>;
+		};
+
+		pinctrl_camera_ov7956: camera_grp_ov7956 {
+			fsl,pins = <
+				IMX7ULP_PAD_PTF0__PTF0      0x20043  /*CAMERA ENABLE*/
+				IMX7ULP_PAD_PTF1__PTF1      0x20043  /*CAMERA RESET */
+				IMX7ULP_PAD_PTF3__VIU_PCLK  0x10043  /*CAMEAR PCLK  */
+				IMX7ULP_PAD_PTF6__VIU_D2    0x43
+				IMX7ULP_PAD_PTF7__VIU_D3    0x43
+				IMX7ULP_PAD_PTF8__VIU_D4    0x43
+				IMX7ULP_PAD_PTF9__VIU_D5    0x43
+				IMX7ULP_PAD_PTF10__VIU_D6   0x43
+				IMX7ULP_PAD_PTF11__VIU_D7   0x43
+				IMX7ULP_PAD_PTF12__VIU_D8   0x43
+				IMX7ULP_PAD_PTF13__VIU_D9   0x43
+			>;
+		};
+
+		pinctrl_camera_mx6k: camera_grp_mx6k {
+			fsl,pins = <
+				IMX7ULP_PAD_PTF5__PTF5      0x20043  /*CAMERA ENABLE*/
+				IMX7ULP_PAD_PTF4__PTF4      0x20043  /*CAMERA RESET */
+				IMX7ULP_PAD_PTF3__VIU_PCLK  0x10043  /*CAMEAR PCLK  */
+				IMX7ULP_PAD_PTF1__VIU_HSYNC 0x10043  /*CAMEAR HSYNC  */
+				IMX7ULP_PAD_PTF2__VIU_VSYNC 0x10043  /*CAMEAR VSYNC  */
+				IMX7ULP_PAD_PTF7__VIU_D3    0x43
+				IMX7ULP_PAD_PTF8__VIU_D4    0x43
+				IMX7ULP_PAD_PTF9__VIU_D5    0x43
+				IMX7ULP_PAD_PTF10__VIU_D6   0x43
+				IMX7ULP_PAD_PTF11__VIU_D7   0x43
+				IMX7ULP_PAD_PTF14__VIU_D10  0x43
+				IMX7ULP_PAD_PTF15__VIU_D11  0x43
+				IMX7ULP_PAD_PTF16__VIU_D12  0x43
+				IMX7ULP_PAD_PTF17__VIU_D13  0x43
+				IMX7ULP_PAD_PTF18__VIU_D14  0x43
+				IMX7ULP_PAD_PTF19__VIU_D15  0x43
+				IMX7ULP_PAD_PTE11__VIU_D19  0x43
+			>;
+		};
+
+		pinctrl_camera_qh430mr: camera_grp_qh430mr {
+			fsl,pins = <
+				IMX7ULP_PAD_PTF5__PTF5      0x20043  /*CAMERA ENABLE*/
+				IMX7ULP_PAD_PTF4__PTF4      0x20043  /*CAMERA RESET */
+				IMX7ULP_PAD_PTF3__VIU_PCLK  0x10043  /*CAMEAR PCLK  */
+				IMX7ULP_PAD_PTF1__VIU_HSYNC 0x10043  /*CAMEAR HSYNC  */
+				IMX7ULP_PAD_PTF2__VIU_VSYNC 0x10043  /*CAMEAR VSYNC  */
+				IMX7ULP_PAD_PTF7__VIU_D3    0x43
+				IMX7ULP_PAD_PTF8__VIU_D4    0x43
+				IMX7ULP_PAD_PTF9__VIU_D5    0x43
+				IMX7ULP_PAD_PTF10__VIU_D6   0x43
+				IMX7ULP_PAD_PTF11__VIU_D7   0x43
+				IMX7ULP_PAD_PTF14__VIU_D10  0x43
+				IMX7ULP_PAD_PTF15__VIU_D11  0x43
+				IMX7ULP_PAD_PTF16__VIU_D12  0x43
+				IMX7ULP_PAD_PTF17__VIU_D13  0x43
+				IMX7ULP_PAD_PTF18__VIU_D14  0x43
+				IMX7ULP_PAD_PTF19__VIU_D15  0x43
+				IMX7ULP_PAD_PTE11__VIU_D19  0x43
+			>;
+		};
+	};
+};
+/*
+&lcdif {
+	status = "okay";
+	disp-dev = "mipi_dsi_northwest";
+	display = <&display0>;
+
+	display0: display@0 {
+		bits-per-pixel = <16>;
+		bus-width = <24>;
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: timing0 {
+			clock-frequency = <9200000>;
+			hactive = <480>;
+			vactive = <272>;
+			hfront-porch = <8>;
+			hback-porch = <4>;
+			hsync-len = <41>;
+			vback-porch = <2>;
+			vfront-porch = <4>;
+			vsync-len = <10>;
+
+			hsync-active = <0>;
+			vsync-active = <0>;
+			de-active = <1>;
+			pixelclk-active = <0>;
+			};
+		};
+	};
+};
+
+&mipi_dsi {
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_mipi_dsi_reset>;
+	pinctrl-1 = <&pinctrl_mipi_dsi_reset>;
+	lcd_panel = "TRULY-WVGA-ST7701S";
+	resets = <&mipi_dsi_reset>;
+	status = "okay";
+};
+*/
+
+&lpspi2 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        pinctrl-names = "default", "sleep";
+        pinctrl-0 = <&pinctrl_lpspi2 &pinctrl_lpspi2_cs>;
+        cs-gpios = <&gpio_pte 7 GPIO_ACTIVE_LOW>;
+        //pinctrl-1 = <&pinctrl_lpspi2>;
+        status = "okay";
+
+        sd2088@0 {
+                compatible = "sitronix,st7789v";
+                reg = <0>;
+                // add pin ctrl
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_st7789v>;
+
+                spi-max-frequency = <24000000>;
+                rotate = <0>;
+                bgr;
+                fps = <15>;
+                buswidth = <8>;
+                reset-gpios = <&gpio_ptc 19 GPIO_ACTIVE_LOW>;
+                dc-gpios = <&gpio_pte 8 GPIO_ACTIVE_LOW>;
+                debug = <0>;
+        };
+};
+
+&lpuart4 { /* console */
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpuart4>;
+	pinctrl-1 = <&pinctrl_lpuart4>;
+	status = "okay";
+};
+
+&pwm1 {
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_pwm_backlight &pinctrl_pwm_led>;
+	pinctrl-1 = <&pinctrl_pwm_backlight &pinctrl_pwm_led>;
+	status = "okay";
+};
+
+&rpmsg {
+	/*
+	 * 64K for one rpmsg instance, default using 2 rpmsg instances:
+	 * --0x7FF00000~0x7FF0FFFF: pmic,pm,audio,keys,gpio,sensor
+	 * --0x7FF10000~0x7FF1FFFF: pingpong,virtual tty
+	 */
+	vdev-nums = <1>;
+	reg = <0x7FF00000 0x20000>;
+	status = "okay";
+};
+
+&rpmsg_reserved {
+	no-map;
+	reg = <0x7FF00000 0x100000>;
+};
+
+&usbotg1 {
+	vbus-supply = <&reg_usb_otg1_vbus>;
+	extcon = <0>, <&extcon_usb1>;
+	dr_mode = "host";
+	srp-disable;
+	hnp-disable;
+	adp-disable;
+	status = "okay";
+};
+
+&usbphy1 {
+	tx-d-cal = <0xc>;
+};
+
+&usdhc0 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
+	pinctrl-0 = <&pinctrl_usdhc0_8bit>;
+	pinctrl-1 = <&pinctrl_usdhc0_8bit>;
+	pinctrl-2 = <&pinctrl_usdhc0_8bit>;
+	pinctrl-3 = <&pinctrl_usdhc0_8bit>;
+	non-removable;
+	bus-width = <8>;
+	status = "okay";
+};
-- 
2.7.4

