Analysis & Synthesis report for fpga_top
Fri Feb 09 19:27:08 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |fpga_top|fx2st
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component
 13. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated
 14. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram
 15. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3
 16. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_brp
 17. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_bwp
 18. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 19. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6
 20. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_brp
 21. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_bwp
 22. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 23. Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9
 24. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component
 25. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated
 26. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram
 27. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3
 28. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_brp
 29. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_bwp
 30. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 31. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6
 32. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_brp
 33. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_bwp
 34. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 35. Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9
 36. Parameter Settings for User Entity Instance: SPI_REGS:spi_regs
 37. Parameter Settings for User Entity Instance: RegisterX:freqsetreg
 38. Parameter Settings for User Entity Instance: RegisterX:dcoffsetreg
 39. Parameter Settings for User Entity Instance: phase_accumulator:rx_phase_accumulator
 40. Parameter Settings for User Entity Instance: cordic:rx_cordic
 41. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage0
 42. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage1
 43. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage2
 44. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage3
 45. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage4
 46. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage5
 47. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage6
 48. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage7
 49. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage8
 50. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage9
 51. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage10
 52. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage11
 53. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage12
 54. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage13
 55. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage14
 56. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage15
 57. Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage16
 58. Parameter Settings for User Entity Instance: tx_fifo:tx_fifo_i|dcfifo:dcfifo_component
 59. Parameter Settings for User Entity Instance: tx_fifo:tx_fifo_q|dcfifo:dcfifo_component
 60. dcfifo Parameter Settings by Entity Instance
 61. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 09 19:27:08 2007   ;
; Quartus II Version                 ; 6.1 Build 201 11/27/2006 SJ Web Edition ;
; Revision Name                      ; fpga_top                                ;
; Top-level Entity Name              ; fpga_top                                ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 3,859                                   ;
;     Total combinational functions  ; 3,859                                   ;
;     Dedicated logic registers      ; 3,362                                   ;
; Total registers                    ; 3362                                    ;
; Total pins                         ; 131                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 32,768                                  ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                              ; fpga_top           ; fpga_top           ;
; Family name                                                        ; Cyclone II         ; Stratix            ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Safe State Machine                                                 ; Off                ; Off                ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Ignore Verilog initial constructs                                  ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; DSP Block Balancing                                                ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Cyclone II                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                  ; Off                ; Off                ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                  ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                    ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report           ; 100                ; 100                ;
; Use smart compilation                                              ; Off                ; Off                ;
+--------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+
; ../CIC/CIC6_520.v                ; yes             ; User Verilog HDL File        ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v                          ;
; SPI_REGS.v                       ; yes             ; User Verilog HDL File        ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/SPI_REGS.v                ;
; cordic.v                         ; yes             ; User Verilog HDL File        ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic.v                  ;
; cordic_stage.v                   ; yes             ; User Verilog HDL File        ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v            ;
; phase_accumulator.v              ; yes             ; User Verilog HDL File        ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/phase_accumulator.v       ;
; tx_fifo.v                        ; yes             ; User Verilog HDL File        ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/tx_fifo.v                 ;
; fpga_top.v                       ; yes             ; User Verilog HDL File        ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v                ;
; RegisterX.v                      ; yes             ; User Verilog HDL File        ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/RegisterX.v               ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/dcfifo.tdf                           ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/lpm_counter.inc                      ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/altdpram.inc                         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/a_graycounter.inc                    ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/a_fefifo.inc                         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/a_gray2bin.inc                       ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/dffpipe.inc                          ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/alt_sync_fifo.inc                    ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/lpm_compare.inc                      ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/altsyncram_fifo.inc                  ;
; aglobal61.inc                    ; yes             ; Megafunction                 ; c:/altera/61web/quartus/libraries/megafunctions/aglobal61.inc                        ;
; db/dcfifo_8bi1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf        ;
; db/a_gray2bin_kdb.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/a_gray2bin_kdb.tdf     ;
; db/a_graycounter_o96.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/a_graycounter_o96.tdf  ;
; db/a_graycounter_j27.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/a_graycounter_j27.tdf  ;
; db/a_graycounter_i27.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/a_graycounter_i27.tdf  ;
; db/altsyncram_7b11.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/altsyncram_7b11.tdf    ;
; db/altsyncram_hve1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/altsyncram_hve1.tdf    ;
; db/dffpipe_oe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_oe9.tdf        ;
; db/alt_synch_pipe_vd8.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/alt_synch_pipe_vd8.tdf ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf        ;
; db/alt_synch_pipe_0e8.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/alt_synch_pipe_0e8.tdf ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_qe9.tdf        ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,859 ;
;                                             ;       ;
; Total combinational functions               ; 3859  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 85    ;
;     -- 3 input functions                    ; 2852  ;
;     -- <=2 input functions                  ; 922   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 864   ;
;     -- arithmetic mode                      ; 2995  ;
;                                             ;       ;
; Total registers                             ; 3362  ;
;     -- Dedicated logic registers            ; 3362  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 131   ;
; Total memory bits                           ; 32768 ;
; Maximum fan-out node                        ; CLKA  ;
; Maximum fan-out                             ; 3178  ;
; Total fan-out                               ; 23382 ;
; Average fan-out                             ; 3.15  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; |fpga_top                                    ; 3859 (67)         ; 3362 (52)    ; 32768       ; 0            ; 0       ; 0         ; 131  ; 0            ; |fpga_top                                                                                                                           ;
;    |CIC6_520:f1_inst1_I|                     ; 917 (917)         ; 952 (952)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|CIC6_520:f1_inst1_I                                                                                                       ;
;    |CIC6_520:f1_inst1_Q|                     ; 900 (900)         ; 963 (963)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|CIC6_520:f1_inst1_Q                                                                                                       ;
;    |RegisterX:dcoffsetreg|                   ; 3 (3)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|RegisterX:dcoffsetreg                                                                                                     ;
;    |RegisterX:freqsetreg|                    ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|RegisterX:freqsetreg                                                                                                      ;
;    |SPI_REGS:spi_regs|                       ; 85 (85)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|SPI_REGS:spi_regs                                                                                                         ;
;    |cordic:rx_cordic|                        ; 1774 (38)         ; 1057 (36)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic                                                                                                          ;
;       |cordic_stage:cordic_stage0|           ; 59 (59)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage0                                                                               ;
;       |cordic_stage:cordic_stage10|          ; 89 (89)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage10                                                                              ;
;       |cordic_stage:cordic_stage11|          ; 87 (87)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage11                                                                              ;
;       |cordic_stage:cordic_stage12|          ; 85 (85)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage12                                                                              ;
;       |cordic_stage:cordic_stage13|          ; 117 (117)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage13                                                                              ;
;       |cordic_stage:cordic_stage14|          ; 117 (117)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage14                                                                              ;
;       |cordic_stage:cordic_stage15|          ; 82 (82)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage15                                                                              ;
;       |cordic_stage:cordic_stage16|          ; 56 (56)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage16                                                                              ;
;       |cordic_stage:cordic_stage1|           ; 124 (124)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage1                                                                               ;
;       |cordic_stage:cordic_stage2|           ; 139 (139)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage2                                                                               ;
;       |cordic_stage:cordic_stage3|           ; 103 (103)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage3                                                                               ;
;       |cordic_stage:cordic_stage4|           ; 101 (101)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage4                                                                               ;
;       |cordic_stage:cordic_stage5|           ; 99 (99)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage5                                                                               ;
;       |cordic_stage:cordic_stage6|           ; 97 (97)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage6                                                                               ;
;       |cordic_stage:cordic_stage7|           ; 127 (127)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage7                                                                               ;
;       |cordic_stage:cordic_stage8|           ; 127 (127)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage8                                                                               ;
;       |cordic_stage:cordic_stage9|           ; 127 (127)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage9                                                                               ;
;    |phase_accumulator:rx_phase_accumulator|  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|phase_accumulator:rx_phase_accumulator                                                                                    ;
;    |tx_fifo:tx_fifo_i|                       ; 40 (0)            ; 84 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_i                                                                                                         ;
;       |dcfifo:dcfifo_component|              ; 40 (0)            ; 84 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component                                                                                 ;
;          |dcfifo_8bi1:auto_generated|        ; 40 (18)           ; 84 (22)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated                                                      ;
;             |a_graycounter_i27:wrptr_gp|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_i27:wrptr_gp                           ;
;             |a_graycounter_o96:rdptr_g1p|    ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_o96:rdptr_g1p                          ;
;             |alt_synch_pipe_0e8:ws_dgrp|     ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                           ;
;                |dffpipe_qe9:dffpipe9|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9      ;
;             |alt_synch_pipe_vd8:rs_dgwp|     ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                           ;
;                |dffpipe_pe9:dffpipe6|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6      ;
;             |altsyncram_7b11:fifo_ram|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram                             ;
;                |altsyncram_hve1:altsyncram3| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3 ;
;    |tx_fifo:tx_fifo_q|                       ; 40 (0)            ; 84 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_q                                                                                                         ;
;       |dcfifo:dcfifo_component|              ; 40 (0)            ; 84 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component                                                                                 ;
;          |dcfifo_8bi1:auto_generated|        ; 40 (18)           ; 84 (22)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated                                                      ;
;             |a_graycounter_i27:wrptr_gp|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_i27:wrptr_gp                           ;
;             |a_graycounter_o96:rdptr_g1p|    ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_o96:rdptr_g1p                          ;
;             |alt_synch_pipe_0e8:ws_dgrp|     ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                           ;
;                |dffpipe_qe9:dffpipe9|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9      ;
;             |alt_synch_pipe_vd8:rs_dgwp|     ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                           ;
;                |dffpipe_pe9:dffpipe6|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6      ;
;             |altsyncram_7b11:fifo_ram|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram                             ;
;                |altsyncram_hve1:altsyncram3| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3 ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|fx2st                                                                                      ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; fx2st.00000100 ; fx2st.00000010 ; fx2st.00000001 ; fx2st.00000101 ; fx2st.00000011 ; fx2st.00000000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; fx2st.00000000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; fx2st.00000011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; fx2st.00000101 ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; fx2st.00000001 ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; fx2st.00000010 ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; fx2st.00000100 ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+--------------------------------------------------------------------+----------------------------------------+
; Register name                                                      ; Reason for Removal                     ;
+--------------------------------------------------------------------+----------------------------------------+
; tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[9] ; Lost fanout                            ;
; tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[8] ; Lost fanout                            ;
; tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[7] ; Lost fanout                            ;
; tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[6] ; Lost fanout                            ;
; tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[5] ; Lost fanout                            ;
; tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[4] ; Lost fanout                            ;
; tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[3] ; Lost fanout                            ;
; tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[2] ; Lost fanout                            ;
; tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[1] ; Lost fanout                            ;
; tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[0] ; Lost fanout                            ;
; tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/parity_ff      ; Lost fanout                            ;
; tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[9] ; Lost fanout                            ;
; tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[8] ; Lost fanout                            ;
; tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[7] ; Lost fanout                            ;
; tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[6] ; Lost fanout                            ;
; tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[5] ; Lost fanout                            ;
; tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[4] ; Lost fanout                            ;
; tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[3] ; Lost fanout                            ;
; tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[2] ; Lost fanout                            ;
; tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[1] ; Lost fanout                            ;
; tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[0] ; Lost fanout                            ;
; tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/parity_ff      ; Lost fanout                            ;
; f1_inst1_Q/diff6[95]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[94]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[93]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[92]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[91]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[90]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[89]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[88]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[87]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[86]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[85]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[84]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[83]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[82]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[81]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[80]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[79]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[78]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[77]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[76]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff6[75]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[95]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[94]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[93]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[92]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[91]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[90]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[89]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[88]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[87]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[86]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[85]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[84]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[83]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[82]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[81]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[80]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[79]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[78]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[77]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[76]                                               ; Lost fanout                            ;
; f1_inst1_I/diff6[75]                                               ; Lost fanout                            ;
; rx_cordic/Qstage0[21]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[20]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[19]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[18]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[17]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[16]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[15]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[14]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[13]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[12]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[11]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[10]                                              ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[9]                                               ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[8]                                               ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[7]                                               ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[6]                                               ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[5]                                               ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[4]                                               ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[3]                                               ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[2]                                               ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[1]                                               ; Stuck at GND due to stuck port data_in ;
; rx_cordic/Qstage0[0]                                               ; Stuck at GND due to stuck port data_in ;
; f1_inst1_Q/diff5[95]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[94]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[93]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[92]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[91]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[90]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[89]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[88]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[87]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[86]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[85]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[84]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[83]                                               ; Lost fanout                            ;
; f1_inst1_Q/diff5[82]                                               ; Lost fanout                            ;
; Total Number of Removed Registers = 581                            ;                                        ;
+--------------------------------------------------------------------+----------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3362  ;
; Number of registers using Synchronous Clear  ; 1050  ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 2116  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1112  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|cordic:rx_cordic|Istage0[12]                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[18] ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[2]  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[14]  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[9]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[12]  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[13]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[1]    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|FD[13]~reg0                                            ;
; 66:1               ; 31 bits   ; 1364 LEs      ; 62 LEs               ; 1302 LEs               ; Yes        ; |fpga_top|SPI_REGS:spi_regs|sdata[18]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|fx2st~7                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------+
; Assignment                      ; Value ; From ; To              ;
+---------------------------------+-------+------+-----------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -               ;
+---------------------------------+-------+------+-----------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated ;
+---------------------------------+-------+-----------------+---------------------------------+
; Assignment                      ; Value ; From            ; To                              ;
+---------------------------------+-------+-----------------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                               ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                               ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -               ; rdaclr                          ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; rdaclr                          ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a        ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a         ;
+---------------------------------+-------+-----------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                              ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                               ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                              ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                               ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------+
; Assignment                      ; Value ; From ; To              ;
+---------------------------------+-------+------+-----------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -               ;
+---------------------------------+-------+------+-----------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated ;
+---------------------------------+-------+-----------------+---------------------------------+
; Assignment                      ; Value ; From            ; To                              ;
+---------------------------------+-------+-----------------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                               ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                               ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -               ; rdaclr                          ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; rdaclr                          ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a        ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a         ;
+---------------------------------+-------+-----------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                              ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                               ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                              ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                               ;
+-----------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_REGS:spi_regs ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterX:freqsetreg ;
+----------------+---------+----------------------------------------+
; Parameter Name ; Value   ; Type                                   ;
+----------------+---------+----------------------------------------+
; my_address     ; 0000001 ; Unsigned Binary                        ;
; WIDTH          ; 32      ; Signed Integer                         ;
+----------------+---------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterX:dcoffsetreg ;
+----------------+---------+-----------------------------------------+
; Parameter Name ; Value   ; Type                                    ;
+----------------+---------+-----------------------------------------+
; my_address     ; 0000010 ; Unsigned Binary                         ;
; WIDTH          ; 32      ; Signed Integer                          ;
+----------------+---------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_accumulator:rx_phase_accumulator ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; RESOLUTION     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; CORDIC_WIDTH   ; 20    ; Signed Integer                       ;
; PHASE_WIDTH    ; 20    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                  ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                  ;
; SHIFT          ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                  ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                  ;
; SHIFT          ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                  ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                  ;
; SHIFT          ; 2     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage3 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                  ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                  ;
; SHIFT          ; 3     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage4 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                  ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                  ;
; SHIFT          ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage5 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                  ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                  ;
; SHIFT          ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage6 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                  ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                  ;
; SHIFT          ; 6     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage7 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                  ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                  ;
; SHIFT          ; 7     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage8 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                  ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                  ;
; SHIFT          ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage9 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                  ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                  ;
; SHIFT          ; 9     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage10 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                   ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                   ;
; SHIFT          ; 10    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage11 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                   ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                   ;
; SHIFT          ; 11    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage12 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                   ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                   ;
; SHIFT          ; 12    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage13 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                   ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                   ;
; SHIFT          ; 13    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage14 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                   ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                   ;
; SHIFT          ; 14    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage15 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                   ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                   ;
; SHIFT          ; 15    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:rx_cordic|cordic_stage:cordic_stage16 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; CORDIC_WIDTH   ; 22    ; Signed Integer                                                   ;
; PHASE_WIDTH    ; 19    ; Signed Integer                                                   ;
; SHIFT          ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_fifo:tx_fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------+
; Parameter Name          ; Value       ; Type                                           ;
+-------------------------+-------------+------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                        ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTH               ; 32          ; Signed Integer                                 ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                 ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                        ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                        ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                        ;
; USE_EAB                 ; ON          ; Untyped                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                        ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                        ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                        ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                 ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                        ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                        ;
; CBXI_PARAMETER          ; dcfifo_8bi1 ; Untyped                                        ;
+-------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_fifo:tx_fifo_q|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------+
; Parameter Name          ; Value       ; Type                                           ;
+-------------------------+-------------+------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                        ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTH               ; 32          ; Signed Integer                                 ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                 ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                        ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                        ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                        ;
; USE_EAB                 ; ON          ; Untyped                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                        ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                        ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                        ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                 ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                        ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                        ;
; CBXI_PARAMETER          ; dcfifo_8bi1 ; Untyped                                        ;
+-------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                           ;
+----------------------------+-------------------------------------------+
; Name                       ; Value                                     ;
+----------------------------+-------------------------------------------+
; Number of entity instances ; 2                                         ;
; Entity Instance            ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                ;
;     -- LPM_WIDTH           ; 32                                        ;
;     -- LPM_NUMWORDS        ; 512                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                       ;
;     -- USE_EAB             ; ON                                        ;
; Entity Instance            ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                ;
;     -- LPM_WIDTH           ; 32                                        ;
;     -- LPM_NUMWORDS        ; 512                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                       ;
;     -- USE_EAB             ; ON                                        ;
+----------------------------+-------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Fri Feb 09 19:26:28 2007
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_top -c fpga_top
Info: Found 1 design units, including 1 entities, in source file ../CIC/CIC6_520.v
    Info: Found entity 1: CIC6_520
Info: Found 1 design units, including 1 entities, in source file HB_2.v
    Info: Found entity 1: HB_2
Info: Found 1 design units, including 1 entities, in source file SPI_REGS.v
    Info: Found entity 1: SPI_REGS
Info: Found 1 design units, including 1 entities, in source file cordic.v
    Info: Found entity 1: cordic
Info: Found 1 design units, including 1 entities, in source file cordic_stage.v
    Info: Found entity 1: cordic_stage
Info: Found 1 design units, including 1 entities, in source file phase_accumulator.v
    Info: Found entity 1: phase_accumulator
Info: Found 1 design units, including 1 entities, in source file tx_fifo.v
    Info: Found entity 1: tx_fifo
Info: Found 1 design units, including 1 entities, in source file fpga_top.v
    Info: Found entity 1: fpga_top
Info: Found 1 design units, including 1 entities, in source file RegisterX.v
    Info: Found entity 1: RegisterX
Info: Elaborating entity "fpga_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(444): object "FIFO_EMPTY" assigned a value but never read
Info: Elaborating entity "SPI_REGS" for hierarchy "SPI_REGS:spi_regs"
Info: Elaborating entity "RegisterX" for hierarchy "RegisterX:freqsetreg"
Info: Elaborating entity "RegisterX" for hierarchy "RegisterX:dcoffsetreg"
Info: Elaborating entity "phase_accumulator" for hierarchy "phase_accumulator:rx_phase_accumulator"
Info: Elaborating entity "cordic" for hierarchy "cordic:rx_cordic"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage0"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage1"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage2"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage3"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage4"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage5"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage6"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage7"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage8"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage9"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage10"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage11"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage12"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage13"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage14"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage15"
Info: Elaborating entity "cordic_stage" for hierarchy "cordic:rx_cordic|cordic_stage:cordic_stage16"
Info: Elaborating entity "CIC6_520" for hierarchy "CIC6_520:f1_inst1_I"
Warning (10230): Verilog HDL assignment warning at CIC6_520.v(193): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at CIC6_520.v(199): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "tx_fifo" for hierarchy "tx_fifo:tx_fifo_i"
Info: Found 1 design units, including 1 entities, in source file ../../../../../../altera/61web/quartus/libraries/megafunctions/dcfifo.tdf
    Info: Found entity 1: dcfifo
Info: Elaborating entity "dcfifo" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_8bi1.tdf
    Info: Found entity 1: dcfifo_8bi1
Info: Elaborating entity "dcfifo_8bi1" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info: Found entity 1: a_gray2bin_kdb
Info: Elaborating entity "a_gray2bin_kdb" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info: Found entity 1: a_graycounter_o96
Info: Elaborating entity "a_graycounter_o96" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_j27.tdf
    Info: Found entity 1: a_graycounter_j27
Info: Elaborating entity "a_graycounter_j27" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_j27:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i27.tdf
    Info: Found entity 1: a_graycounter_i27
Info: Elaborating entity "a_graycounter_i27" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|a_graycounter_i27:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7b11.tdf
    Info: Found entity 1: altsyncram_7b11
Info: Elaborating entity "altsyncram_7b11" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hve1.tdf
    Info: Found entity 1: altsyncram_hve1
Info: Elaborating entity "altsyncram_hve1" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|dffpipe_oe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info: Found entity 1: alt_synch_pipe_0e8
Info: Elaborating entity "alt_synch_pipe_0e8" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9"
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage16" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage15" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage14" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage13" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage12" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage11" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage10" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage9" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage8" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage7" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage6" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage5" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage4" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage3" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage2" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage1" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Port "ordered port 5" on the entity instantiation of "cordic_stage0" is connected to a signal of width 20. The formal width of the signal in the module is 19.  Extra bits will be ignored.
Warning: Reduced register "cordic:rx_cordic|Qstage0[21]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[20]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[19]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[18]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[17]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[16]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[12]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[11]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[10]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic:rx_cordic|Qstage0[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "CIC6_520:f1_inst1_I|cur_count[8]" merged to single register "CIC6_520:f1_inst1_Q|cur_count[8]"
    Info: Duplicate register "CIC6_520:f1_inst1_I|cur_count[7]" merged to single register "CIC6_520:f1_inst1_Q|cur_count[7]"
    Info: Duplicate register "CIC6_520:f1_inst1_I|cur_count[6]" merged to single register "CIC6_520:f1_inst1_Q|cur_count[6]"
    Info: Duplicate register "CIC6_520:f1_inst1_I|cur_count[5]" merged to single register "CIC6_520:f1_inst1_Q|cur_count[5]"
    Info: Duplicate register "CIC6_520:f1_inst1_I|cur_count[4]" merged to single register "CIC6_520:f1_inst1_Q|cur_count[4]"
    Info: Duplicate register "CIC6_520:f1_inst1_I|cur_count[3]" merged to single register "CIC6_520:f1_inst1_Q|cur_count[3]"
    Info: Duplicate register "CIC6_520:f1_inst1_I|cur_count[2]" merged to single register "CIC6_520:f1_inst1_Q|cur_count[2]"
    Info: Duplicate register "CIC6_520:f1_inst1_I|cur_count[1]" merged to single register "CIC6_520:f1_inst1_Q|cur_count[1]"
    Info: Duplicate register "CIC6_520:f1_inst1_I|cur_count[0]" merged to single register "CIC6_520:f1_inst1_Q|cur_count[0]"
    Info: Duplicate register "CIC6_520:f1_inst1_I|ce_out_reg" merged to single register "CIC6_520:f1_inst1_Q|ce_out_reg"
    Info: Duplicate register "CIC6_520:f1_inst1_I|cur_count[9]" merged to single register "CIC6_520:f1_inst1_Q|cur_count[9]"
Info: Duplicate registers merged to single register
    Info: Duplicate register "cordic:rx_cordic|Istage0[17]" merged to single register "cordic:rx_cordic|Istage0[16]"
    Info: Duplicate register "cordic:rx_cordic|Istage0[18]" merged to single register "cordic:rx_cordic|Istage0[16]"
    Info: Duplicate register "cordic:rx_cordic|Istage0[21]" merged to single register "cordic:rx_cordic|Istage0[16]"
    Info: Duplicate register "cordic:rx_cordic|Istage0[20]" merged to single register "cordic:rx_cordic|Istage0[16]"
    Info: Duplicate register "cordic:rx_cordic|Istage0[19]" merged to single register "cordic:rx_cordic|Istage0[16]"
Info: State machine "|fpga_top|fx2st" contains 6 states
Info: Selected Auto state machine encoding method for state machine "|fpga_top|fx2st"
Info: Encoding result for state machine "|fpga_top|fx2st"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "fx2st.00000100"
        Info: Encoded state bit "fx2st.00000010"
        Info: Encoded state bit "fx2st.00000001"
        Info: Encoded state bit "fx2st.00000101"
        Info: Encoded state bit "fx2st.00000011"
        Info: Encoded state bit "fx2st.00000000"
    Info: State "|fpga_top|fx2st.00000000" uses code string "000000"
    Info: State "|fpga_top|fx2st.00000011" uses code string "000011"
    Info: State "|fpga_top|fx2st.00000101" uses code string "000101"
    Info: State "|fpga_top|fx2st.00000001" uses code string "001001"
    Info: State "|fpga_top|fx2st.00000010" uses code string "010001"
    Info: State "|fpga_top|fx2st.00000100" uses code string "100001"
Info: Duplicate registers merged to single register
    Info: Duplicate register "cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[17]" merged to single register "cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[16]"
    Info: Duplicate register "cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[18]" merged to single register "cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[16]"
    Info: Duplicate register "cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[19]" merged to single register "cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[16]"
    Info: Duplicate register "cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[20]" merged to single register "cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[16]"
    Info: Duplicate register "cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[21]" merged to single register "cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[16]"
    Info: Duplicate register "cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[18]" merged to single register "cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[17]"
    Info: Duplicate register "cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[19]" merged to single register "cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[17]"
    Info: Duplicate register "cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[20]" merged to single register "cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[17]"
    Info: Duplicate register "cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[21]" merged to single register "cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[17]"
Warning: Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone II WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results.
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "DDC0_A_B" stuck at VCC
    Warning: Pin "DDC0_DIN[0]" stuck at GND
    Warning: Pin "DDC0_DIN[1]" stuck at GND
    Warning: Pin "DDC0_DIN[2]" stuck at GND
    Warning: Pin "DDC0_DIN[3]" stuck at GND
    Warning: Pin "DDC0_DIN[4]" stuck at GND
    Warning: Pin "DDC0_DIN[5]" stuck at GND
    Warning: Pin "DDC0_DIN[6]" stuck at GND
    Warning: Pin "DDC0_DIN[7]" stuck at GND
    Warning: Pin "DDC0_DIN[8]" stuck at GND
    Warning: Pin "DDC0_DIN[9]" stuck at GND
    Warning: Pin "DDC0_DIN[10]" stuck at GND
    Warning: Pin "DDC0_DIN[11]" stuck at GND
    Warning: Pin "DDC0_DIN[12]" stuck at GND
    Warning: Pin "DDC0_DIN[13]" stuck at GND
    Warning: Pin "DDC0_DIN[14]" stuck at GND
    Warning: Pin "DDC0_DIN[15]" stuck at GND
    Warning: Pin "DDC1_A_B" stuck at VCC
    Warning: Pin "DDC1_DIN[0]" stuck at GND
    Warning: Pin "DDC1_DIN[1]" stuck at GND
    Warning: Pin "DDC1_DIN[2]" stuck at GND
    Warning: Pin "DDC1_DIN[3]" stuck at GND
    Warning: Pin "DDC1_DIN[4]" stuck at GND
    Warning: Pin "DDC1_DIN[5]" stuck at GND
    Warning: Pin "DDC1_DIN[6]" stuck at GND
    Warning: Pin "DDC1_DIN[7]" stuck at GND
    Warning: Pin "DDC1_DIN[8]" stuck at GND
    Warning: Pin "DDC1_DIN[9]" stuck at GND
    Warning: Pin "DDC1_DIN[10]" stuck at GND
    Warning: Pin "DDC1_DIN[11]" stuck at GND
    Warning: Pin "DDC1_DIN[12]" stuck at GND
    Warning: Pin "DDC1_DIN[13]" stuck at GND
    Warning: Pin "DDC1_DIN[14]" stuck at GND
    Warning: Pin "DDC1_DIN[15]" stuck at GND
    Warning: Pin "SLCS" stuck at VCC
    Warning: Pin "FIFO_ADR[0]" stuck at GND
    Warning: Pin "FIFO_ADR[1]" stuck at VCC
    Warning: Pin "PKEND" stuck at GND
    Warning: Pin "SLOE" stuck at VCC
    Warning: Pin "SLRD" stuck at VCC
Info: 534 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[7]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_q/dcfifo_component/auto_generated/wrptr_g1p/parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[7]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tx_fifo_i/dcfifo_component/auto_generated/wrptr_g1p/parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[95]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[94]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[93]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[92]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[91]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[90]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[89]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[88]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[87]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[86]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[85]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[84]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[83]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[82]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[81]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[80]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[79]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[78]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[77]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[76]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff6[75]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[95]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[94]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[93]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[92]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[91]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[90]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[89]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[88]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[87]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[86]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[85]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[84]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[83]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[82]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[81]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[80]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[79]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[78]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[77]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[76]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff6[75]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[95]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[94]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[93]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[92]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[91]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[90]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[89]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[88]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[87]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[86]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[85]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[84]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[83]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[82]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[81]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[80]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[79]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[78]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[77]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[76]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_Q/diff5[75]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[95]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[94]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[93]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[92]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[91]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[90]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[89]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[88]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[87]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[86]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[85]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[84]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[83]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[82]" lost all its fanouts during netlist optimizations.
    Info: Register "f1_inst1_I/diff5[81]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Warning: Design contains 46 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "CLK4"
    Warning: No output dependent on input pin "CLK5"
    Warning: No output dependent on input pin "DDC0_DOUT[0]"
    Warning: No output dependent on input pin "DDC0_DOUT[1]"
    Warning: No output dependent on input pin "DDC0_DOUT[2]"
    Warning: No output dependent on input pin "DDC0_DOUT[3]"
    Warning: No output dependent on input pin "DDC0_DOUT[4]"
    Warning: No output dependent on input pin "DDC0_DOUT[5]"
    Warning: No output dependent on input pin "DDC0_DOUT[6]"
    Warning: No output dependent on input pin "DDC0_DOUT[7]"
    Warning: No output dependent on input pin "DDC0_DOUT[8]"
    Warning: No output dependent on input pin "DDC0_DOUT[9]"
    Warning: No output dependent on input pin "DDC0_DOUT[10]"
    Warning: No output dependent on input pin "DDC0_DOUT[11]"
    Warning: No output dependent on input pin "DDC0_DOUT[12]"
    Warning: No output dependent on input pin "DDC0_DOUT[13]"
    Warning: No output dependent on input pin "DDC0_DOUT[14]"
    Warning: No output dependent on input pin "DDC0_DOUT[15]"
    Warning: No output dependent on input pin "DDC0_DVOUT"
    Warning: No output dependent on input pin "DDC0_IQOUT"
    Warning: No output dependent on input pin "DDC0_A_B_OUT"
    Warning: No output dependent on input pin "DDC0_DTACK_RDY"
    Warning: No output dependent on input pin "DDC1_DOUT[0]"
    Warning: No output dependent on input pin "DDC1_DOUT[1]"
    Warning: No output dependent on input pin "DDC1_DOUT[2]"
    Warning: No output dependent on input pin "DDC1_DOUT[3]"
    Warning: No output dependent on input pin "DDC1_DOUT[4]"
    Warning: No output dependent on input pin "DDC1_DOUT[5]"
    Warning: No output dependent on input pin "DDC1_DOUT[6]"
    Warning: No output dependent on input pin "DDC1_DOUT[7]"
    Warning: No output dependent on input pin "DDC1_DOUT[8]"
    Warning: No output dependent on input pin "DDC1_DOUT[9]"
    Warning: No output dependent on input pin "DDC1_DOUT[10]"
    Warning: No output dependent on input pin "DDC1_DOUT[11]"
    Warning: No output dependent on input pin "DDC1_DOUT[12]"
    Warning: No output dependent on input pin "DDC1_DOUT[13]"
    Warning: No output dependent on input pin "DDC1_DOUT[14]"
    Warning: No output dependent on input pin "DDC1_DOUT[15]"
    Warning: No output dependent on input pin "DDC1_DVOUT"
    Warning: No output dependent on input pin "DDC1_IQOUT"
    Warning: No output dependent on input pin "DDC1_A_B_OUT"
    Warning: No output dependent on input pin "DDC1_DTACK_RDY"
    Warning: No output dependent on input pin "CS_FPGA_M_N"
    Warning: No output dependent on input pin "SCLK_M"
    Warning: No output dependent on input pin "FLAG[0]"
    Warning: No output dependent on input pin "FLAG[2]"
Info: Implemented 5212 device resources after synthesis - the final resource count might be different
    Info: Implemented 69 input pins
    Info: Implemented 59 output pins
    Info: Implemented 3 bidirectional pins
    Info: Implemented 5017 logic cells
    Info: Implemented 64 RAM segments
Warning: Ignored assignments for entity "fir_st" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name DSP_BLOCK_BALANCING "LOGIC ELEMENTS" -entity fir_st is ignored
Warning: Ignored assignments for entity "lc_tdl_en" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_en is ignored
Warning: Ignored assignments for entity "lc_tdl_mr" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_mr is ignored
Warning: Ignored assignments for entity "lc_tdl_strat" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_strat is ignored
Warning: Ignored assignments for entity "lc_tdl_strat_cen" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity lc_tdl_strat_cen is ignored
Warning: Ignored assignments for entity "mlu_nd_lc" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity mlu_nd_lc is ignored
Warning: Ignored assignments for entity "msft_data" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION ON -entity msft_data is ignored
Warning: Ignored assignments for entity "sadd" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd is ignored
Warning: Ignored assignments for entity "sadd_cen" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_cen is ignored
Warning: Ignored assignments for entity "sadd_lpm" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_lpm is ignored
Warning: Ignored assignments for entity "sadd_lpm_cen" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_lpm_cen is ignored
Warning: Ignored assignments for entity "sadd_lpm_reg_top_cen" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_lpm_reg_top_cen is ignored
Warning: Ignored assignments for entity "sadd_reg_top" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_reg_top is ignored
Warning: Ignored assignments for entity "sadd_reg_top_cen" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity sadd_reg_top_cen is ignored
Warning: Ignored assignments for entity "tdl_da_lc" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name REMOVE_DUPLICATE_REGISTERS OFF -entity tdl_da_lc is ignored
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION ON -entity tdl_da_lc is ignored
Warning: Ignored assignments for entity "tsadd" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd is ignored
Warning: Ignored assignments for entity "tsadd_lpm" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_lpm is ignored
Warning: Ignored assignments for entity "tsadd_lpm_cen" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_lpm_cen is ignored
Warning: Ignored assignments for entity "tsadd_lpm_reg_top_cen" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_lpm_reg_top_cen is ignored
Warning: Ignored assignments for entity "tsadd_reg_top" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_reg_top is ignored
Warning: Ignored assignments for entity "tsadd_reg_top_cen" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -entity tsadd_reg_top_cen is ignored
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 174 warnings
    Info: Allocated 154 megabytes of memory during processing
    Info: Processing ended: Fri Feb 09 19:27:08 2007
    Info: Elapsed time: 00:00:40


