

================================================================
== Vivado HLS Report for 'block_aes_128'
================================================================
* Date:           Tue Apr 23 18:05:13 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CTREncryption
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.091|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   32|   14|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+-----+-----+-----+-----+---------+
        |                         |               |  Latency  |  Interval | Pipeline|
        |         Instance        |     Module    | min | max | min | max |   Type  |
        +-------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_proc_block_fu_56     |proc_block     |   13|   13|   13|   13|   none  |
        |grp_key_expansion_fu_65  |key_expansion  |   31|   31|   31|   31|   none  |
        +-------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      -|    2213|  188214|    -|
|Memory           |        4|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      54|    -|
|Register         |        -|      -|       4|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      0|    2217|  188270|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      81|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+-------+------+--------+
    |         Instance        |     Module    | BRAM_18K| DSP48E|  FF  |   LUT  |
    +-------------------------+---------------+---------+-------+------+--------+
    |grp_key_expansion_fu_65  |key_expansion  |        0|      0|   152|    5679|
    |grp_proc_block_fu_56     |proc_block     |        0|      0|  2061|  182535|
    +-------------------------+---------------+---------+-------+------+--------+
    |Total                    |               |        0|      0|  2213|  188214|
    +-------------------------+---------------+---------+-------+------+--------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |sub_key_V_U  |block_aes_128_sub_key_V  |        4|  0|   0|    11|  128|     1|         1408|
    +-------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                         |        4|  0|   0|    11|  128|     1|         1408|
    +-------------+-------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  15|          3|    1|          3|
    |sub_key_V_address0  |  15|          3|    4|         12|
    |sub_key_V_ce0       |  15|          3|    1|          3|
    |sub_key_V_we0       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  54|         11|    7|         20|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  2|   0|    2|          0|
    |grp_key_expansion_fu_65_ap_start_reg  |  1|   0|    1|          0|
    |grp_proc_block_fu_56_ap_start_reg     |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  4|   0|    4|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------+-----+-----+------------+---------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | block_aes_128 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | block_aes_128 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | block_aes_128 | return value |
|ap_done    | out |    1| ap_ctrl_hs | block_aes_128 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | block_aes_128 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | block_aes_128 | return value |
|ap_return  | out |  512| ap_ctrl_hs | block_aes_128 | return value |
|IV_V       |  in |  128|   ap_none  |      IV_V     |    scalar    |
|key_V      |  in |  128|   ap_none  |     key_V     |    scalar    |
|init       |  in |    1|   ap_none  |      init     |    scalar    |
+-----------+-----+-----+------------+---------------+--------------+

