<stg><name>fft_16pt_Pipeline_VITIS_LOOP_181_3</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %r_imag_V_156_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_156

]]></Node>
<StgValue><ssdm name="r_imag_V_156_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %r_imag_V_155_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_155

]]></Node>
<StgValue><ssdm name="r_imag_V_155_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %r_imag_V_154_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_154

]]></Node>
<StgValue><ssdm name="r_imag_V_154_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %r_imag_V_153_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_153

]]></Node>
<StgValue><ssdm name="r_imag_V_153_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %r_real_V_141_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_141

]]></Node>
<StgValue><ssdm name="r_real_V_141_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %r_real_V_140_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_140

]]></Node>
<StgValue><ssdm name="r_real_V_140_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %r_real_V_139_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_139

]]></Node>
<StgValue><ssdm name="r_real_V_139_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %r_real_V_138_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_138

]]></Node>
<StgValue><ssdm name="r_real_V_138_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %r_imag_V_150_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_150

]]></Node>
<StgValue><ssdm name="r_imag_V_150_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %r_imag_V_149_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_149

]]></Node>
<StgValue><ssdm name="r_imag_V_149_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %r_imag_V_148_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_148

]]></Node>
<StgValue><ssdm name="r_imag_V_148_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %r_imag_V_147_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_147

]]></Node>
<StgValue><ssdm name="r_imag_V_147_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %r_real_V_135_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_135

]]></Node>
<StgValue><ssdm name="r_real_V_135_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %r_real_V_134_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_134

]]></Node>
<StgValue><ssdm name="r_real_V_134_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %r_real_V_133_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_133

]]></Node>
<StgValue><ssdm name="r_real_V_133_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %r_real_V_132_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_132

]]></Node>
<StgValue><ssdm name="r_real_V_132_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i3 0, i3 %k_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.body67

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body67:0 %k = load i3 %k_3

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body67:1 %icmp_ln181 = icmp_eq  i3 %k, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body67:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body67:3 %add_ln181 = add i3 %k, i3 1

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body67:4 %br_ln181 = br i1 %icmp_ln181, void %for.body67.split, void %for.end116.exitStub

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="3">
<![CDATA[
for.body67.split:3 %empty_58 = trunc i3 %k

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body67.split:4 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_58, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="4">
<![CDATA[
for.body67.split:5 %zext_ln79 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:7 %TWIDDLE_REAL_V_addr = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="TWIDDLE_REAL_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:8 %w_real_V = load i6 %TWIDDLE_REAL_V_addr

]]></Node>
<StgValue><ssdm name="w_real_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:9 %TWIDDLE_IMAG_V_addr = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="TWIDDLE_IMAG_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:10 %w_imag_V = load i6 %TWIDDLE_IMAG_V_addr

]]></Node>
<StgValue><ssdm name="w_imag_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body67.split:18 %b_real_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_real_V_132_read, i32 %r_real_V_133_read, i32 %r_real_V_134_read, i32 %r_real_V_135_read, i2 %empty_58

]]></Node>
<StgValue><ssdm name="b_real_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body67.split:19 %b_imag_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_imag_V_147_read, i32 %r_imag_V_148_read, i32 %r_imag_V_149_read, i32 %r_imag_V_150_read, i2 %empty_58

]]></Node>
<StgValue><ssdm name="b_imag_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body67.split:32 %b_real_V_24 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_real_V_138_read, i32 %r_real_V_139_read, i32 %r_real_V_140_read, i32 %r_real_V_141_read, i2 %empty_58

]]></Node>
<StgValue><ssdm name="b_real_V_24"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body67.split:33 %b_imag_V_32 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_imag_V_153_read, i32 %r_imag_V_154_read, i32 %r_imag_V_155_read, i32 %r_imag_V_156_read, i2 %empty_58

]]></Node>
<StgValue><ssdm name="b_imag_V_32"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body67.split:82 %store_ln181 = store i3 %add_ln181, i3 %k_3

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="4">
<![CDATA[
for.body67.split:6 %zext_ln79_5 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln79_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:8 %w_real_V = load i6 %TWIDDLE_REAL_V_addr

]]></Node>
<StgValue><ssdm name="w_real_V"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:10 %w_imag_V = load i6 %TWIDDLE_IMAG_V_addr

]]></Node>
<StgValue><ssdm name="w_imag_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.body67.split:11 %p_shl2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_58, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body67.split:12 %empty_59 = sub i6 %p_shl2, i6 %zext_ln79_5

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
for.body67.split:13 %zext_ln79_6 = zext i6 %empty_59

]]></Node>
<StgValue><ssdm name="zext_ln79_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:14 %TWIDDLE_REAL_V_addr_4 = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79_6

]]></Node>
<StgValue><ssdm name="TWIDDLE_REAL_V_addr_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:15 %w_real_V_5 = load i6 %TWIDDLE_REAL_V_addr_4

]]></Node>
<StgValue><ssdm name="w_real_V_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:16 %TWIDDLE_IMAG_V_addr_4 = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79_6

]]></Node>
<StgValue><ssdm name="TWIDDLE_IMAG_V_addr_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:17 %w_imag_V_5 = load i6 %TWIDDLE_IMAG_V_addr_4

]]></Node>
<StgValue><ssdm name="w_imag_V_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:15 %w_real_V_5 = load i6 %TWIDDLE_REAL_V_addr_4

]]></Node>
<StgValue><ssdm name="w_real_V_5"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:17 %w_imag_V_5 = load i6 %TWIDDLE_IMAG_V_addr_4

]]></Node>
<StgValue><ssdm name="w_imag_V_5"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="48" op_0_bw="32">
<![CDATA[
for.body67.split:20 %sext_ln1273 = sext i32 %b_real_V

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="48" op_0_bw="18">
<![CDATA[
for.body67.split:21 %sext_ln1273_22 = sext i18 %w_real_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_22"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="48" op_0_bw="32">
<![CDATA[
for.body67.split:22 %sext_ln1273_23 = sext i32 %b_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_23"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="48" op_0_bw="18">
<![CDATA[
for.body67.split:23 %sext_ln1273_24 = sext i18 %w_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_24"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:24 %mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="mul_ln813"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:25 %mul_ln1348 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="mul_ln1348"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:28 %mul_ln813_10 = mul i48 %sext_ln1273, i48 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="mul_ln813_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="3">
<![CDATA[
for.body67.split:0 %zext_ln181 = zext i3 %k

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:24 %mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="mul_ln813"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:25 %mul_ln1348 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="mul_ln1348"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:28 %mul_ln813_10 = mul i48 %sext_ln1273, i48 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="mul_ln813_10"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:29 %mul_ln1347 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="48" op_0_bw="32">
<![CDATA[
for.body67.split:34 %sext_ln1273_25 = sext i32 %b_real_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1273_25"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="48" op_0_bw="18">
<![CDATA[
for.body67.split:35 %sext_ln1273_26 = sext i18 %w_real_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1273_26"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="48" op_0_bw="32">
<![CDATA[
for.body67.split:36 %sext_ln1273_27 = sext i32 %b_imag_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1273_27"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="48" op_0_bw="18">
<![CDATA[
for.body67.split:37 %sext_ln1273_28 = sext i18 %w_imag_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1273_28"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:38 %mul_ln813_11 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="mul_ln813_11"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:39 %mul_ln1348_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="mul_ln1348_4"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:50 %e_out_real_V_addr = getelementptr i32 %e_out_real_V, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="e_out_real_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:52 %a_real_V_35 = load i2 %e_out_real_V_addr

]]></Node>
<StgValue><ssdm name="a_real_V_35"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:61 %e_out_imag_V_11_addr = getelementptr i32 %e_out_imag_V_11, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="e_out_imag_V_11_addr"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:63 %a_imag_V_32 = load i2 %e_out_imag_V_11_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_32"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="81" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:26 %ret_V = sub i48 %mul_ln813, i48 %mul_ln1348

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:27 %r_real_V_74 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="r_real_V_74"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:29 %mul_ln1347 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:38 %mul_ln813_11 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="mul_ln813_11"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:39 %mul_ln1348_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="mul_ln1348_4"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:42 %mul_ln813_12 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="mul_ln813_12"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:43 %mul_ln1347_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="mul_ln1347_4"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:52 %a_real_V_35 = load i2 %e_out_real_V_addr

]]></Node>
<StgValue><ssdm name="a_real_V_35"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:63 %a_imag_V_32 = load i2 %e_out_imag_V_11_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_32"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0">
<![CDATA[
for.end116.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="90" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:30 %ret_V_13 = add i48 %mul_ln1347, i48 %mul_ln813_10

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:31 %r_imag_V_85 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_13, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="r_imag_V_85"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:40 %ret_V_14 = sub i48 %mul_ln813_11, i48 %mul_ln1348_4

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:41 %r_real_V_75 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_14, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="r_real_V_75"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:42 %mul_ln813_12 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="mul_ln813_12"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:43 %mul_ln1347_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="mul_ln1347_4"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:46 %r_real_V_76 = add i32 %r_real_V_75, i32 %r_real_V_74

]]></Node>
<StgValue><ssdm name="r_real_V_76"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:48 %r_real_V_77 = sub i32 %r_real_V_74, i32 %r_real_V_75

]]></Node>
<StgValue><ssdm name="r_real_V_77"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="98" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:44 %ret_V_15 = add i48 %mul_ln1347_4, i48 %mul_ln813_12

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:45 %r_imag_V_86 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_15, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="r_imag_V_86"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:47 %r_imag_V_87 = add i32 %r_imag_V_86, i32 %r_imag_V_85

]]></Node>
<StgValue><ssdm name="r_imag_V_87"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:49 %r_imag_V_88 = sub i32 %r_imag_V_85, i32 %r_imag_V_86

]]></Node>
<StgValue><ssdm name="r_imag_V_88"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:51 %e_out_imag_V_addr = getelementptr i32 %e_out_imag_V, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="e_out_imag_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:53 %a_imag_V_30 = load i2 %e_out_imag_V_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_30"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:54 %r_real_V = add i32 %a_real_V_35, i32 %r_real_V_76

]]></Node>
<StgValue><ssdm name="r_real_V"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:56 %out_real_0_addr = getelementptr i32 %out_real_0, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="out_real_0_addr"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body67.split:58 %store_ln192 = store i32 %r_real_V, i2 %out_real_0_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:60 %e_out_real_V_11_addr = getelementptr i32 %e_out_real_V_11, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="e_out_real_V_11_addr"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:62 %a_real_V_37 = load i2 %e_out_real_V_11_addr

]]></Node>
<StgValue><ssdm name="a_real_V_37"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:65 %r_imag_V_82 = sub i32 %a_imag_V_32, i32 %r_real_V_77

]]></Node>
<StgValue><ssdm name="r_imag_V_82"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:67 %out_imag_1_addr = getelementptr i32 %out_imag_1, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="out_imag_1_addr"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body67.split:69 %store_ln193 = store i32 %r_imag_V_82, i2 %out_imag_1_addr

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:70 %r_real_V_72 = sub i32 %a_real_V_35, i32 %r_real_V_76

]]></Node>
<StgValue><ssdm name="r_real_V_72"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:72 %out_real_2_addr = getelementptr i32 %out_real_2, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="out_real_2_addr"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body67.split:74 %store_ln194 = store i32 %r_real_V_72, i2 %out_real_2_addr

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:77 %r_imag_V_84 = add i32 %a_imag_V_32, i32 %r_real_V_77

]]></Node>
<StgValue><ssdm name="r_imag_V_84"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:79 %out_imag_3_addr = getelementptr i32 %out_imag_3, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="out_imag_3_addr"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body67.split:81 %store_ln195 = store i32 %r_imag_V_84, i2 %out_imag_3_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body67.split:1 %specpipeline_ln182 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln182"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body67.split:2 %specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln75"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:53 %a_imag_V_30 = load i2 %e_out_imag_V_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_30"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:55 %r_imag_V = add i32 %a_imag_V_30, i32 %r_imag_V_87

]]></Node>
<StgValue><ssdm name="r_imag_V"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:57 %out_imag_0_addr = getelementptr i32 %out_imag_0, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="out_imag_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body67.split:59 %store_ln192 = store i32 %r_imag_V, i2 %out_imag_0_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:62 %a_real_V_37 = load i2 %e_out_real_V_11_addr

]]></Node>
<StgValue><ssdm name="a_real_V_37"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:64 %r_real_V_71 = add i32 %a_real_V_37, i32 %r_imag_V_88

]]></Node>
<StgValue><ssdm name="r_real_V_71"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:66 %out_real_1_addr = getelementptr i32 %out_real_1, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="out_real_1_addr"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body67.split:68 %store_ln193 = store i32 %r_real_V_71, i2 %out_real_1_addr

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:71 %r_imag_V_83 = sub i32 %a_imag_V_30, i32 %r_imag_V_87

]]></Node>
<StgValue><ssdm name="r_imag_V_83"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:73 %out_imag_2_addr = getelementptr i32 %out_imag_2, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="out_imag_2_addr"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body67.split:75 %store_ln194 = store i32 %r_imag_V_83, i2 %out_imag_2_addr

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:76 %r_real_V_73 = sub i32 %a_real_V_37, i32 %r_imag_V_88

]]></Node>
<StgValue><ssdm name="r_real_V_73"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:78 %out_real_3_addr = getelementptr i32 %out_real_3, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="out_real_3_addr"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body67.split:80 %store_ln195 = store i32 %r_real_V_73, i2 %out_real_3_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
for.body67.split:83 %br_ln181 = br void %for.body67

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
