;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-30
	MOV -4, <-20
	DJN -1, @-20
	SPL 100, 306
	MOV 20, @12
	DAT #-187, #108
	SPL 100, 300
	SLT 20, @12
	DJN 20, <92
	JMP -217, @-130
	MOV -1, <-20
	ADD 210, 60
	DJN -1, @-20
	MOV 20, @12
	CMP -710, 60
	SUB #278, <51
	ADD 210, 60
	SUB #28, @12
	SUB #28, @12
	DAT <278, #51
	DAT <278, #51
	SUB -207, <-120
	SPL 100, 602
	SPL 100, 602
	SLT #270, <1
	SUB 100, 306
	SUB <121, 106
	SPL 0, 2
	SUB 710, <30
	SUB 710, <30
	SUB #12, @200
	SUB <0, @-2
	SLT 20, @12
	SUB 710, 30
	CMP -207, <-120
	CMP -207, <-120
	CMP -706, @-93
	CMP -706, @-93
	CMP -207, <-120
	CMP -706, @-93
	CMP -207, <-126
	SPL 0, <753
	MOV -1, <-30
	SPL 20, <12
	CMP 710, 30
	SPL 20, <12
	SPL 0, <753
	CMP -207, <-120
