Block diagram for the RISC-V Based-5 Stage-Pipelined-Processor is shown below :-



