==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.246 ; gain = 86.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.246 ; gain = 86.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.246 ; gain = 86.801
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:22: function 'creal' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:23: function 'cimag' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:72: function 'cmplx' has no function body.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.816 ; gain = 87.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.816 ; gain = 87.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.816 ; gain = 87.418
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:22: function 'creal' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:23: function 'cimag' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:72: function 'cmplx' has no function body.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.520 ; gain = 87.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.520 ; gain = 87.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.520 ; gain = 87.090
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:22: function 'creal' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:23: function 'cimag' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:72: function 'cmplx' has no function body.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.703 ; gain = 87.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.703 ; gain = 87.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.703 ; gain = 87.309
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:22: function 'creal' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:23: function 'cimag' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:72: function 'cmplx' has no function body.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.625 ; gain = 87.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.625 ; gain = 87.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.625 ; gain = 87.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.625 ; gain = 87.156
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stages' (fftipeldbonus/fft.c:39) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'butterfly' (fftipeldbonus/fft.c:48) in function 'FFTipfn': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'subDFTSize' (fftipeldbonus/fft.c:57) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.c:2)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.625 ; gain = 87.156
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'butterfly' (fftipeldbonus/fft.c:48:6) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'stages' (fftipeldbonus/fft.c:39:4) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.625 ; gain = 87.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'subDFTSize'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_3_write_ln66', fftipeldbonus/fft.c:66) of variable 'tmp_s', fftipeldbonus/fft.c:66 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_3_write_ln66', fftipeldbonus/fft.c:66) of variable 'tmp_s', fftipeldbonus/fft.c:66 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_3_write_ln66', fftipeldbonus/fft.c:66) of variable 'tmp_s', fftipeldbonus/fft.c:66 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.932 seconds; current allocated memory: 97.598 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 98.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_input_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_input_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_output_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_output_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_real_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_real_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_real_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_imag_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_imag_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_imag_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 99.785 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'FFTipfn_FFTIn_R' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_FFTIn_R_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_FFTOut_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 178.625 ; gain = 87.156
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 11.568 seconds; peak allocated memory: 99.785 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.004 ; gain = 87.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.004 ; gain = 87.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.004 ; gain = 87.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.004 ; gain = 87.547
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stages' (fftipeldbonus/fft.c:39) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'butterfly' (fftipeldbonus/fft.c:48) in function 'FFTipfn': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'subDFTSize' (fftipeldbonus/fft.c:57) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.c:2)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.004 ; gain = 87.547
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'butterfly' (fftipeldbonus/fft.c:48:6) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'stages' (fftipeldbonus/fft.c:39:4) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.004 ; gain = 87.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'subDFTSize'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_3_write_ln66', fftipeldbonus/fft.c:66) of variable 'tmp_s', fftipeldbonus/fft.c:66 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_3_write_ln66', fftipeldbonus/fft.c:66) of variable 'tmp_s', fftipeldbonus/fft.c:66 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_3_write_ln66', fftipeldbonus/fft.c:66) of variable 'tmp_s', fftipeldbonus/fft.c:66 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.418 seconds; current allocated memory: 97.551 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 98.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_input_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_input_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_output_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_output_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_real_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_real_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_real_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_imag_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_imag_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_imag_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 99.801 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'FFTipfn_FFTIn_R' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_FFTIn_R_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_FFTOut_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 179.004 ; gain = 87.547
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 10.504 seconds; peak allocated memory: 99.801 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.422 ; gain = 87.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.422 ; gain = 87.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.422 ; gain = 87.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.422 ; gain = 87.934
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stages' (fftipeldbonus/fft.c:39) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'butterfly' (fftipeldbonus/fft.c:48) in function 'FFTipfn': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'subDFTSize' (fftipeldbonus/fft.c:57) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.c:2)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.422 ; gain = 87.934
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'butterfly' (fftipeldbonus/fft.c:48:6) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'stages' (fftipeldbonus/fft.c:39:4) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.422 ; gain = 87.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'subDFTSize'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln64', fftipeldbonus/fft.c:64) of variable 'tmp_8', fftipeldbonus/fft.c:64 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_3_write_ln66', fftipeldbonus/fft.c:66) of variable 'tmp_s', fftipeldbonus/fft.c:66 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_3_write_ln66', fftipeldbonus/fft.c:66) of variable 'tmp_s', fftipeldbonus/fft.c:66 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_3_write_ln66', fftipeldbonus/fft.c:66) of variable 'tmp_s', fftipeldbonus/fft.c:66 on array 'FFTOut_I', fftipeldbonus/fft.c:12 and 'load' operation ('FFTOut_I_load_1', fftipeldbonus/fft.c:60) on array 'FFTOut_I', fftipeldbonus/fft.c:12.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.439 seconds; current allocated memory: 97.551 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 98.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_input_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_input_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_output_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_output_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_real_TDATA' has no fanin or fanout and is left dangling.
               Please ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_real_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_real_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_imag_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_imag_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFT_input_imag_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 99.801 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'FFTipfn_FFTIn_R' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_FFTIn_R_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_FFTOut_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 179.422 ; gain = 87.934
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 10.702 seconds; peak allocated memory: 99.801 MB.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.047 ; gain = 87.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.047 ; gain = 87.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.047 ; gain = 87.613
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:22: function 'creal' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:23: function 'cimag' has no function body.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.203 ; gain = 87.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.203 ; gain = 87.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.203 ; gain = 87.723
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:22: function 'crealf' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.c:23: function 'cimagf' has no function body.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.852 ; gain = 87.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.852 ; gain = 87.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.852 ; gain = 87.391
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.cpp:22: function 'crealf' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.cpp:23: function 'cimagf' has no function body.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.844 ; gain = 87.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.844 ; gain = 87.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.844 ; gain = 87.453
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.cpp:23: function 'crealf' has no function body.
ERROR: [SYNCHK 200-71] fftipeldbonus/fft.cpp:25: function 'cimagf' has no function body.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.598 ; gain = 87.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.598 ; gain = 87.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.598 ; gain = 87.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.598 ; gain = 87.129
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stages' (fftipeldbonus/fft.cpp:41) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'butterfly' (fftipeldbonus/fft.cpp:50) in function 'FFTipfn': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'subDFTSize' (fftipeldbonus/fft.cpp:59) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.598 ; gain = 87.129
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'butterfly' (fftipeldbonus/fft.cpp:50:6) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'stages' (fftipeldbonus/fft.cpp:41:4) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.598 ; gain = 87.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loaddata'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'subDFTSize'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_1_write_ln66', fftipeldbonus/fft.cpp:66) of variable 'tmp_5', fftipeldbonus/fft.cpp:66 on array 'FFTOut_I', fftipeldbonus/fft.cpp:13 and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:62) on array 'FFTOut_I', fftipeldbonus/fft.cpp:13.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_1_write_ln66', fftipeldbonus/fft.cpp:66) of variable 'tmp_5', fftipeldbonus/fft.cpp:66 on array 'FFTOut_I', fftipeldbonus/fft.cpp:13 and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:62) on array 'FFTOut_I', fftipeldbonus/fft.cpp:13.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_1_write_ln66', fftipeldbonus/fft.cpp:66) of variable 'tmp_5', fftipeldbonus/fft.cpp:66 on array 'FFTOut_I', fftipeldbonus/fft.cpp:13 and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:62) on array 'FFTOut_I', fftipeldbonus/fft.cpp:13.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_1_write_ln66', fftipeldbonus/fft.cpp:66) of variable 'tmp_5', fftipeldbonus/fft.cpp:66 on array 'FFTOut_I', fftipeldbonus/fft.cpp:13 and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:62) on array 'FFTOut_I', fftipeldbonus/fft.cpp:13.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln68', fftipeldbonus/fft.cpp:68) of variable 'tmp_7', fftipeldbonus/fft.cpp:68 on array 'FFTOut_I', fftipeldbonus/fft.cpp:13 and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:62) on array 'FFTOut_I', fftipeldbonus/fft.cpp:13.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln68', fftipeldbonus/fft.cpp:68) of variable 'tmp_7', fftipeldbonus/fft.cpp:68 on array 'FFTOut_I', fftipeldbonus/fft.cpp:13 and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:62) on array 'FFTOut_I', fftipeldbonus/fft.cpp:13.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln68', fftipeldbonus/fft.cpp:68) of variable 'tmp_7', fftipeldbonus/fft.cpp:68 on array 'FFTOut_I', fftipeldbonus/fft.cpp:13 and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:62) on array 'FFTOut_I', fftipeldbonus/fft.cpp:13.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.807 seconds; current allocated memory: 97.723 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 98.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_input_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_input_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_output_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFT_output_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 99.892 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_FFTIn_R_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_FFTOut_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 178.598 ; gain = 87.129
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 10.725 seconds; peak allocated memory: 99.892 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
WARNING: [HLS 200-40] In file included from fftipeldbonus/fft.cpp:1:
fftipeldbonus/fft.cpp:5:25: error: use of undeclared identifier 'FFT_output'
_ssdm_op_SpecInterface(&FFT_output, "axis", 1, 1, "both", 0, 0, "", "", "", 0, 0, 0, 0, "", "");
                        ^
fftipeldbonus/fft.cpp:6:25: error: use of undeclared identifier 'FFT_input'
_ssdm_op_SpecInterface(&FFT_input, "axis", 1, 1, "both", 0, 0, "", "", "", 0, 0, 0, 0, "", "");
                        ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
WARNING: [HLS 200-40] In file included from fftipeldbonus/fft.cpp:1:
fftipeldbonus/fft.cpp:5:25: error: use of undeclared identifier 'FFT_output'
_ssdm_op_SpecInterface(&FFT_output, "axis", 1, 1, "both", 0, 0, "", "", "", 0, 0, 0, 0, "", "");
                        ^
fftipeldbonus/fft.cpp:6:25: error: use of undeclared identifier 'FFT_input'
_ssdm_op_SpecInterface(&FFT_input, "axis", 1, 1, "both", 0, 0, "", "", "", 0, 0, 0, 0, "", "");
                        ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
WARNING: [HLS 200-40] In file included from fftipeldbonus/fft.cpp:1:
fftipeldbonus/fft.cpp:5:25: error: use of undeclared identifier 'FFT_output'
_ssdm_op_SpecInterface(&FFT_output, "axis", 1, 1, "both", 0, 0, "", "", "", 0, 0, 0, 0, "", "");
                        ^
fftipeldbonus/fft.cpp:6:25: error: use of undeclared identifier 'FFT_input'
_ssdm_op_SpecInterface(&FFT_input, "axis", 1, 1, "both", 0, 0, "", "", "", 0, 0, 0, 0, "", "");
                        ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.629 ; gain = 87.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.629 ; gain = 87.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.629 ; gain = 87.180
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] fftipeldbonus/fft.cpp:24: unsupported memory access on variable 'FFTIn_R' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.645 ; gain = 87.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.645 ; gain = 87.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.645 ; gain = 87.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.645 ; gain = 87.223
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stages' (fftipeldbonus/fft.cpp:34) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'butterfly' (fftipeldbonus/fft.cpp:43) in function 'FFTipfn': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'subDFTSize' (fftipeldbonus/fft.cpp:52) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.645 ; gain = 87.223
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'butterfly' (fftipeldbonus/fft.cpp:43:6) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'stages' (fftipeldbonus/fft.cpp:34:4) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.645 ; gain = 87.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'subDFTSize'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_1_write_ln59', fftipeldbonus/fft.cpp:59) of variable 'tmp_5', fftipeldbonus/fft.cpp:59 on array 'FFTOut_I' and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:55) on array 'FFTOut_I'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_1_write_ln59', fftipeldbonus/fft.cpp:59) of variable 'tmp_5', fftipeldbonus/fft.cpp:59 on array 'FFTOut_I' and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:55) on array 'FFTOut_I'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_1_write_ln59', fftipeldbonus/fft.cpp:59) of variable 'tmp_5', fftipeldbonus/fft.cpp:59 on array 'FFTOut_I' and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:55) on array 'FFTOut_I'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_1_write_ln59', fftipeldbonus/fft.cpp:59) of variable 'tmp_5', fftipeldbonus/fft.cpp:59 on array 'FFTOut_I' and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:55) on array 'FFTOut_I'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln61', fftipeldbonus/fft.cpp:61) of variable 'tmp_7', fftipeldbonus/fft.cpp:61 on array 'FFTOut_I' and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:55) on array 'FFTOut_I'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln61', fftipeldbonus/fft.cpp:61) of variable 'tmp_7', fftipeldbonus/fft.cpp:61 on array 'FFTOut_I' and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:55) on array 'FFTOut_I'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between 'store' operation ('FFTOut_I_addr_2_write_ln61', fftipeldbonus/fft.cpp:61) of variable 'tmp_7', fftipeldbonus/fft.cpp:61 on array 'FFTOut_I' and 'load' operation ('FFTOut_I_load', fftipeldbonus/fft.cpp:55) on array 'FFTOut_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.288 seconds; current allocated memory: 96.953 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 97.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 98.473 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 178.645 ; gain = 87.223
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 10.003 seconds; peak allocated memory: 98.473 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.629 ; gain = 87.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.629 ; gain = 87.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.629 ; gain = 87.852
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'FFTOut_R' (fftipeldbonus/fft.cpp:3) of function 'FFTipfn' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (fftipeldbonus/fft.cpp:64:4) and read (fftipeldbonus/fft.cpp:64:4) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.328 ; gain = 87.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.328 ; gain = 87.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.328 ; gain = 87.848
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'FFTOut_R' (fftipeldbonus/fft.cpp:3) of function 'FFTipfn' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (fftipeldbonus/fft.cpp:71:2) and read (fftipeldbonus/fft.cpp:62:4) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.672 ; gain = 87.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.672 ; gain = 87.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.672 ; gain = 87.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.672 ; gain = 87.098
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stages' (fftipeldbonus/fft.cpp:38) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'butterfly' (fftipeldbonus/fft.cpp:47) in function 'FFTipfn': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'subDFTSize' (fftipeldbonus/fft.cpp:56) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.672 ; gain = 87.098
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'butterfly' (fftipeldbonus/fft.cpp:47:6) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'stages' (fftipeldbonus/fft.cpp:38:4) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.672 ; gain = 87.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'subDFTSize'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln63', fftipeldbonus/fft.cpp:63) of variable 'tmp_5', fftipeldbonus/fft.cpp:63 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:60) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln63', fftipeldbonus/fft.cpp:63) of variable 'tmp_5', fftipeldbonus/fft.cpp:63 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:60) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln63', fftipeldbonus/fft.cpp:63) of variable 'tmp_5', fftipeldbonus/fft.cpp:63 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:60) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln63', fftipeldbonus/fft.cpp:63) of variable 'tmp_5', fftipeldbonus/fft.cpp:63 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:60) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_3_write_ln65', fftipeldbonus/fft.cpp:65) of variable 'tmp_7', fftipeldbonus/fft.cpp:65 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:60) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_3_write_ln65', fftipeldbonus/fft.cpp:65) of variable 'tmp_7', fftipeldbonus/fft.cpp:65 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:60) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_3_write_ln65', fftipeldbonus/fft.cpp:65) of variable 'tmp_7', fftipeldbonus/fft.cpp:65 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:60) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.428 seconds; current allocated memory: 97.485 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 98.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 99.428 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 178.672 ; gain = 87.098
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 10.051 seconds; peak allocated memory: 99.428 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.102 ; gain = 87.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.102 ; gain = 87.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.102 ; gain = 87.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.102 ; gain = 87.484
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stages' (fftipeldbonus/fft.cpp:32) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'butterfly' (fftipeldbonus/fft.cpp:41) in function 'FFTipfn': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'subDFTSize' (fftipeldbonus/fft.cpp:50) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.102 ; gain = 87.484
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'butterfly' (fftipeldbonus/fft.cpp:41:6) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'stages' (fftipeldbonus/fft.cpp:32:4) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.102 ; gain = 87.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'subDFTSize'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln57', fftipeldbonus/fft.cpp:57) of variable 'tmp_5', fftipeldbonus/fft.cpp:57 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:53) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln57', fftipeldbonus/fft.cpp:57) of variable 'tmp_5', fftipeldbonus/fft.cpp:57 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:53) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln57', fftipeldbonus/fft.cpp:57) of variable 'tmp_5', fftipeldbonus/fft.cpp:57 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:53) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln57', fftipeldbonus/fft.cpp:57) of variable 'tmp_5', fftipeldbonus/fft.cpp:57 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:53) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_3_write_ln59', fftipeldbonus/fft.cpp:59) of variable 'tmp_7', fftipeldbonus/fft.cpp:59 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:53) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_3_write_ln59', fftipeldbonus/fft.cpp:59) of variable 'tmp_7', fftipeldbonus/fft.cpp:59 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:53) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_3_write_ln59', fftipeldbonus/fft.cpp:59) of variable 'tmp_7', fftipeldbonus/fft.cpp:59 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:53) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.497 seconds; current allocated memory: 97.422 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 98.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 99.412 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 179.102 ; gain = 87.484
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 10.109 seconds; peak allocated memory: 99.412 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.449 ; gain = 86.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.449 ; gain = 86.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.449 ; gain = 86.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.449 ; gain = 86.938
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.449 ; gain = 86.938
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'butterfly' (fftipeldbonus/fft.cpp:40:6) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'stages' (fftipeldbonus/fft.cpp:32:4) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.449 ; gain = 86.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'subDFTSize'.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln55', fftipeldbonus/fft.cpp:55) of variable 'tmp_5', fftipeldbonus/fft.cpp:55 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:51) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln55', fftipeldbonus/fft.cpp:55) of variable 'tmp_5', fftipeldbonus/fft.cpp:55 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:51) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln55', fftipeldbonus/fft.cpp:55) of variable 'tmp_5', fftipeldbonus/fft.cpp:55 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:51) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_2_write_ln55', fftipeldbonus/fft.cpp:55) of variable 'tmp_5', fftipeldbonus/fft.cpp:55 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:51) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_3_write_ln57', fftipeldbonus/fft.cpp:57) of variable 'tmp_7', fftipeldbonus/fft.cpp:57 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:51) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_3_write_ln57', fftipeldbonus/fft.cpp:57) of variable 'tmp_7', fftipeldbonus/fft.cpp:57 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:51) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
WARNING: [SCHED 204-68] The II Violation in module 'FFTipfn' (Loop: subDFTSize): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between 'store' operation ('tempout_I_addr_3_write_ln57', fftipeldbonus/fft.cpp:57) of variable 'tmp_7', fftipeldbonus/fft.cpp:57 on array 'tempout_I', fftipeldbonus/fft.cpp:17 and 'load' operation ('tempout_I_load_1', fftipeldbonus/fft.cpp:51) on array 'tempout_I', fftipeldbonus/fft.cpp:17.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.478 seconds; current allocated memory: 97.417 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 98.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 99.388 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 178.449 ; gain = 86.938
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 10.083 seconds; peak allocated memory: 99.388 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.449 ; gain = 87.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.449 ; gain = 87.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.449 ; gain = 87.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.449 ; gain = 87.957
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:25)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.449 ; gain = 87.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.449 ; gain = 87.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'minefn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.209 seconds; current allocated memory: 106.783 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 107.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 107.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 107.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'minefn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'minefn'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 108.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 109.168 MB.
INFO: [RTMG 210-279] Implementing memory 'minefn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'minefn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 180.953 ; gain = 89.461
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 10.349 seconds; peak allocated memory: 109.168 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.645 ; gain = 87.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.645 ; gain = 87.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.645 ; gain = 87.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.645 ; gain = 87.238
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (fftipeldbonus/fft.cpp:32) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1.1' (fftipeldbonus/fft.cpp:36) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.645 ; gain = 87.238
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (fftipeldbonus/fft.cpp:32:13) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (fftipeldbonus/fft.cpp:28:9) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.645 ; gain = 87.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.339 seconds; current allocated memory: 97.332 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 97.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 99.261 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 178.645 ; gain = 87.238
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 9.904 seconds; peak allocated memory: 99.261 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.164 ; gain = 87.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.164 ; gain = 87.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.164 ; gain = 87.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.164 ; gain = 87.738
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (fftipeldbonus/fft.cpp:33) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1.1' (fftipeldbonus/fft.cpp:37) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.164 ; gain = 87.738
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (fftipeldbonus/fft.cpp:33:13) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (fftipeldbonus/fft.cpp:29:9) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.164 ; gain = 87.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.105 seconds; current allocated memory: 97.346 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 97.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIn_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOut_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 99.271 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 179.164 ; gain = 87.738
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 16.696 seconds; peak allocated memory: 99.271 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.000 ; gain = 88.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.000 ; gain = 88.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.000 ; gain = 88.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.000 ; gain = 88.926
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (fftipeldbonus/fft.cpp:37) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3.1.1' (fftipeldbonus/fft.cpp:41) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.000 ; gain = 88.926
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3.1' (fftipeldbonus/fft.cpp:37:13) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (fftipeldbonus/fft.cpp:33:9) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.000 ; gain = 88.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'generateinput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.469 seconds; current allocated memory: 97.685 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 98.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 99.770 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 179.000 ; gain = 88.926
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 16.509 seconds; peak allocated memory: 99.770 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.578 ; gain = 87.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.578 ; gain = 87.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.578 ; gain = 87.215
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'FFTipfn' (fftipeldbonus/fft.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.578 ; gain = 87.215
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (fftipeldbonus/fft.cpp:37) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1.1' (fftipeldbonus/fft.cpp:41) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.578 ; gain = 87.215
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (fftipeldbonus/fft.cpp:37:13) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (fftipeldbonus/fft.cpp:33:9) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.578 ; gain = 87.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.879 seconds; current allocated memory: 97.206 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 97.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTIN_real_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTIN_real_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTIN_real_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTIN_imag_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTIN_imag_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTIN_imag_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTOUT_real_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTOUT_real_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTOUT_real_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTOUT_imag_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTOUT_imag_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'FFTipfn/FFTOUT_imag_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 99.005 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'FFTipfn_FFTIn_R' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_FFTIn_R_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 178.578 ; gain = 87.215
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 11.752 seconds; peak allocated memory: 99.005 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.680 ; gain = 87.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.680 ; gain = 87.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.680 ; gain = 87.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.680 ; gain = 87.219
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (fftipeldbonus/fft.cpp:37) in function 'FFTipfn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3.1.1' (fftipeldbonus/fft.cpp:41) in function 'FFTipfn' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.680 ; gain = 87.219
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3.1' (fftipeldbonus/fft.cpp:37:13) in function 'FFTipfn' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (fftipeldbonus/fft.cpp:33:9) in function 'FFTipfn' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.680 ; gain = 87.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'generateinput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.537 seconds; current allocated memory: 97.685 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 98.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 99.770 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 178.680 ; gain = 87.219
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 11.401 seconds; peak allocated memory: 99.770 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.762 ; gain = 87.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.762 ; gain = 87.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.762 ; gain = 87.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.762 ; gain = 87.281
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.762 ; gain = 87.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.762 ; gain = 87.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'generateinput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.388 seconds; current allocated memory: 97.673 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 98.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 99.754 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 178.762 ; gain = 87.281
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 10.151 seconds; peak allocated memory: 99.754 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.445 ; gain = 87.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.445 ; gain = 87.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.445 ; gain = 87.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.445 ; gain = 87.031
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.445 ; gain = 87.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.445 ; gain = 87.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'generateinput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.529 seconds; current allocated memory: 97.673 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 98.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_real' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_imag' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 99.754 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 178.445 ; gain = 87.031
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 10.33 seconds; peak allocated memory: 99.754 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
WARNING: [HLS 200-40] In file included from fftipeldbonus/fft.cpp:1:
fftipeldbonus/fft.cpp:26:19: warning: format specifies type 'int' but the argument has type 'double' [-Wformat]
     printf("hw:-%d+ i.%d",siu.real(),siu.imag());
                 ~^        ~~~~~~~~~~
                 %f
fftipeldbonus/fft.cpp:26:25: warning: format specifies type 'int' but the argument has type 'double' [-Wformat]
     printf("hw:-%d+ i.%d",siu.real(),siu.imag());
                       ~^             ~~~~~~~~~~
                       %f
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.652 ; gain = 87.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.652 ; gain = 87.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.652 ; gain = 87.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'FFTipfn' (fftipeldbonus/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.1' into 'FFTipfn' (fftipeldbonus/fft.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.652 ; gain = 87.184
INFO: [XFORM 203-1101] Packing variable 'FFTOUT.V.data' (fftipeldbonus/fft.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'FFTIN.V.data' (fftipeldbonus/fft.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'FFTipfn' (fftipeldbonus/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.1' into 'FFTipfn' (fftipeldbonus/fft.cpp:63) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.652 ; gain = 87.184
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 178.652 ; gain = 87.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'generateinput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.071 seconds; current allocated memory: 104.585 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 105.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 106.862 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 179.465 ; gain = 87.996
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 17.734 seconds; peak allocated memory: 106.862 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fftipeldbonus/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.086 ; gain = 87.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.086 ; gain = 87.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.086 ; gain = 87.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'FFTipfn' (fftipeldbonus/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.1' into 'FFTipfn' (fftipeldbonus/fft.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.086 ; gain = 87.633
INFO: [XFORM 203-1101] Packing variable 'FFTOUT.V.data' (fftipeldbonus/fft.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'FFTIN.V.data' (fftipeldbonus/fft.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'FFTipfn' (fftipeldbonus/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.1' into 'FFTipfn' (fftipeldbonus/fft.cpp:61) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'FFTipfn' (fftipeldbonus/fft.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.086 ; gain = 87.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 179.086 ; gain = 87.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFTipfn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'generateinput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'bitreversal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'generateoutput'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.63 seconds; current allocated memory: 104.593 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 105.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFTipfn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTIN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFTipfn/FFTOUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFTipfn' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'FFTipfn_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFTipfn_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFTipfn_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFTipfn_mul_mul_11ns_10ns_21_1_1' to 'FFTipfn_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_faddfsub_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFTipfn_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFTipfn'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 106.855 MB.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_real_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFTipfn_W_imag_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFTipfn_tempout_R_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 179.199 ; gain = 87.746
INFO: [VHDL 208-304] Generating VHDL RTL for FFTipfn.
INFO: [VLOG 209-307] Generating Verilog RTL for FFTipfn.
INFO: [HLS 200-112] Total elapsed time: 15.221 seconds; peak allocated memory: 106.855 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
