{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718035185217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718035185218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 12:59:45 2024 " "Processing started: Mon Jun 10 12:59:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718035185218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718035185218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAMstreamVGA -c CAMstreamVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAMstreamVGA -c CAMstreamVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718035185218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1718035185442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_generator-behaviour " "Found design unit 1: VGA_generator-behaviour" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185687 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_generator " "Found entity 1: VGA_generator" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams_drive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams_drive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMs_drive-shape " "Found design unit 1: RAMs_drive-shape" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185689 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMs_drive " "Found entity 1: RAMs_drive" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdevice_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramdevice_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramdevice_8-SYN " "Found design unit 1: ramdevice_8-SYN" {  } { { "RAMdevice_8.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185691 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMdevice_8 " "Found entity 1: RAMdevice_8" {  } { { "RAMdevice_8.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdevice_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramdevice_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramdevice_32-SYN " "Found design unit 1: ramdevice_32-SYN" {  } { { "RAMdevice_32.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_32.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185693 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMdevice_32 " "Found entity 1: RAMdevice_32" {  } { { "RAMdevice_32.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdevice_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramdevice_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramdevice_16-SYN " "Found design unit 1: ramdevice_16-SYN" {  } { { "RAMdevice_16.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_16.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185694 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMdevice_16 " "Found entity 1: RAMdevice_16" {  } { { "RAMdevice_16.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Found design unit 1: pll2-SYN" {  } { { "pll2.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/pll2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185696 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/pll2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/pll1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185698 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/pll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_1-shape " "Found design unit 1: Z_1-shape" {  } { { "Z_1.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/Z_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185699 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z_1 " "Found entity 1: Z_1" {  } { { "Z_1.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/Z_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttype.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ttype.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ttype-shape " "Found design unit 1: Ttype-shape" {  } { { "Ttype.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/Ttype.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185700 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ttype " "Found entity 1: Ttype" {  } { { "Ttype.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/Ttype.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccbdrive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sccbdrive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCCBdrive-shape " "Found design unit 1: SCCBdrive-shape" {  } { { "SCCBdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/SCCBdrive.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185701 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCCBdrive " "Found entity 1: SCCBdrive" {  } { { "SCCBdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/SCCBdrive.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2sreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2sreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2Sreg-shape " "Found design unit 1: P2Sreg-shape" {  } { { "P2Sreg.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/P2Sreg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185703 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2Sreg " "Found entity 1: P2Sreg" {  } { { "P2Sreg.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/P2Sreg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdd-shape " "Found design unit 1: FullAdd-shape" {  } { { "FullAdd.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/FullAdd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185704 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdd " "Found entity 1: FullAdd" {  } { { "FullAdd.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/FullAdd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div800k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div800k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div800k-shape " "Found design unit 1: div800k-shape" {  } { { "div800k.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/div800k.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185706 ""} { "Info" "ISGN_ENTITY_NAME" "1 div800k " "Found entity 1: div800k" {  } { { "div800k.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/div800k.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capdrive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file capdrive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAPdrive-shape " "Found design unit 1: CAPdrive-shape" {  } { { "CAPdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAPdrive.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185708 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAPdrive " "Found entity 1: CAPdrive" {  } { { "CAPdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAPdrive.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camstreamvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camstreamvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMstreamVGA-shape " "Found design unit 1: CAMstreamVGA-shape" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185709 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMstreamVGA " "Found entity 1: CAMstreamVGA" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CAMstreamVGA " "Elaborating entity \"CAMstreamVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718035185861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:CLK_24M " "Elaborating entity \"pll1\" for hierarchy \"pll1:CLK_24M\"" {  } { { "CAMstreamVGA.vhd" "CLK_24M" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:CLK_24M\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:CLK_24M\|altpll:altpll_component\"" {  } { { "pll1.vhd" "altpll_component" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/pll1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:CLK_24M\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:CLK_24M\|altpll:altpll_component\"" {  } { { "pll1.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/pll1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:CLK_24M\|altpll:altpll_component " "Instantiated megafunction \"pll1:CLK_24M\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185887 ""}  } { { "pll1.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/pll1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718035185887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div800k div800k:DIV800 " "Elaborating entity \"div800k\" for hierarchy \"div800k:DIV800\"" {  } { { "CAMstreamVGA.vhd" "DIV800" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCCBdrive SCCBdrive:SCCBdriver " "Elaborating entity \"SCCBdrive\" for hierarchy \"SCCBdrive:SCCBdriver\"" {  } { { "CAMstreamVGA.vhd" "SCCBdriver" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185933 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nullMssg sccbdrive.vhd(45) " "VHDL Signal Declaration warning at sccbdrive.vhd(45): used explicit default value for signal \"nullMssg\" because signal was never assigned a value" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1718035185934 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COM7 sccbdrive.vhd(46) " "VHDL Signal Declaration warning at sccbdrive.vhd(46): used explicit default value for signal \"COM7\" because signal was never assigned a value" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1718035185934 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COM15 sccbdrive.vhd(47) " "VHDL Signal Declaration warning at sccbdrive.vhd(47): used explicit default value for signal \"COM15\" because signal was never assigned a value" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1718035185934 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RGB444 sccbdrive.vhd(48) " "VHDL Signal Declaration warning at sccbdrive.vhd(48): used explicit default value for signal \"RGB444\" because signal was never assigned a value" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1718035185934 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[0\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[0\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185934 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[1\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[1\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185934 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[2\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[2\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185934 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[3\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[3\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185934 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[4\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[4\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185934 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[5\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[5\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[6\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[6\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[7\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[7\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[8\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[8\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[9\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[9\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[10\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[10\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[11\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[11\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[12\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[12\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[13\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[13\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[14\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[14\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[15\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[15\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[16\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[16\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[17\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[17\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[18\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[18\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[19\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[19\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[20\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[20\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[21\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[21\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[22\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[22\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[23\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[23\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[24\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[24\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[25\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[25\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mailbox\[26\] sccbdrive.vhd(83) " "Inferred latch for \"mailbox\[26\]\" at sccbdrive.vhd(83)" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035185935 "|CAMstreamVGA|SCCBdrive:SCCBdriver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P2Sreg SCCBdrive:SCCBdriver\|P2Sreg:REGS " "Elaborating entity \"P2Sreg\" for hierarchy \"SCCBdrive:SCCBdriver\|P2Sreg:REGS\"" {  } { { "sccbdrive.vhd" "REGS" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAPdrive CAPdrive:CAPdriver " "Elaborating entity \"CAPdrive\" for hierarchy \"CAPdrive:CAPdriver\"" {  } { { "CAMstreamVGA.vhd" "CAPdriver" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_1 CAPdrive:CAPdriver\|Z_1:DEPHASE " "Elaborating entity \"Z_1\" for hierarchy \"CAPdrive:CAPdriver\|Z_1:DEPHASE\"" {  } { { "CAPdrive.vhd" "DEPHASE" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAPdrive.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:CLK25 " "Elaborating entity \"pll2\" for hierarchy \"pll2:CLK25\"" {  } { { "CAMstreamVGA.vhd" "CLK25" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll2:CLK25\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll2:CLK25\|altpll:altpll_component\"" {  } { { "pll2.vhd" "altpll_component" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/pll2.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:CLK25\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll2:CLK25\|altpll:altpll_component\"" {  } { { "pll2.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/pll2.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:CLK25\|altpll:altpll_component " "Instantiated megafunction \"pll2:CLK25\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185950 ""}  } { { "pll2.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/pll2.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718035185950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_altpll " "Found entity 1: pll2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/pll2_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035185996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035185996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated " "Elaborating entity \"pll2_altpll\" for hierarchy \"pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMs_drive RAMs_drive:RAM_controller " "Elaborating entity \"RAMs_drive\" for hierarchy \"RAMs_drive:RAM_controller\"" {  } { { "CAMstreamVGA.vhd" "RAM_controller" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035185998 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v_count_write RAMs_drive.vhd(154) " "VHDL Process Statement warning at RAMs_drive.vhd(154): signal \"v_count_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718035186000 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeDir_32 RAMs_drive.vhd(161) " "VHDL Process Statement warning at RAMs_drive.vhd(161): inferring latch(es) for signal or variable \"writeDir_32\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718035186001 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeDir_8 RAMs_drive.vhd(161) " "VHDL Process Statement warning at RAMs_drive.vhd(161): inferring latch(es) for signal or variable \"writeDir_8\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718035186001 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeDir_16 RAMs_drive.vhd(161) " "VHDL Process Statement warning at RAMs_drive.vhd(161): inferring latch(es) for signal or variable \"writeDir_16\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718035186001 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset RAMs_drive.vhd(224) " "VHDL Process Statement warning at RAMs_drive.vhd(224): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718035186001 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset RAMs_drive.vhd(227) " "VHDL Process Statement warning at RAMs_drive.vhd(227): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718035186002 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset RAMs_drive.vhd(230) " "VHDL Process Statement warning at RAMs_drive.vhd(230): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718035186003 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Parity_register RAMs_drive.vhd(221) " "VHDL Process Statement warning at RAMs_drive.vhd(221): inferring latch(es) for signal or variable \"Parity_register\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718035186004 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readDir_32 RAMs_drive.vhd(249) " "VHDL Process Statement warning at RAMs_drive.vhd(249): inferring latch(es) for signal or variable \"readDir_32\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718035186005 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readDir_8 RAMs_drive.vhd(249) " "VHDL Process Statement warning at RAMs_drive.vhd(249): inferring latch(es) for signal or variable \"readDir_8\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718035186006 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readDir_16 RAMs_drive.vhd(249) " "VHDL Process Statement warning at RAMs_drive.vhd(249): inferring latch(es) for signal or variable \"readDir_16\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718035186006 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[0\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[0\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186012 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[1\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[1\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186012 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[2\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[2\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186012 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[3\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[3\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186012 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[4\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[4\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186012 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[5\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[5\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186012 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[6\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[6\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186012 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[7\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[7\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186012 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[8\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[8\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186012 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[9\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[9\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[10\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[10\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[11\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[11\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[12\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[12\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[13\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[13\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[14\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_16\[14\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[0\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[0\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[1\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[1\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[2\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[2\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[3\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[3\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[4\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[4\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[5\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[5\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[6\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[6\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[7\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[7\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[8\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[8\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[9\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[9\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[10\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[10\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[11\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[11\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[12\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[12\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[13\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_8\[13\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[0\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[0\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186013 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[1\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[1\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[2\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[2\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[3\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[3\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[4\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[4\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[5\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[5\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[6\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[6\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[7\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[7\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[8\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[8\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[9\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[9\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[10\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[10\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[11\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[11\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[12\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[12\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[13\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[13\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[14\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[14\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[15\] RAMs_drive.vhd(249) " "Inferred latch for \"readDir_32\[15\]\" at RAMs_drive.vhd(249)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186014 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[0\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[0\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[1\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[1\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[2\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[2\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[3\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[3\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[4\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[4\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[5\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[5\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[6\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[6\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[7\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[7\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[8\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[8\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[9\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[9\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[10\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[10\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[11\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[11\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[12\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[12\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186015 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[13\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[13\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[14\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[14\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[15\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[15\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[16\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[16\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[17\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[17\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[18\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[18\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[19\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[19\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[20\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[20\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[21\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[21\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[22\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[22\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[23\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[23\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[24\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[24\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[25\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[25\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[26\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[26\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[27\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[27\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186016 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[28\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[28\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[29\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[29\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[30\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[30\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[31\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[31\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[32\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[32\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[33\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[33\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[34\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[34\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[35\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[35\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[36\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[36\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[37\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[37\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[38\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[38\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[39\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[39\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[40\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[40\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[41\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[41\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[42\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[42\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[43\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[43\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[44\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[44\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186017 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[45\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[45\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[46\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[46\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[47\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[47\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[48\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[48\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[49\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[49\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[50\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[50\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[51\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[51\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[52\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[52\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[53\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[53\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[54\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[54\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[55\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[55\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[56\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[56\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[57\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[57\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[58\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[58\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[59\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[59\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[60\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[60\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[61\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[61\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186018 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[62\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[62\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186019 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[63\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[63\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186019 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[64\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[64\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186019 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[65\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[65\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186019 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[66\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[66\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186019 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[67\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[67\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186019 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[68\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[68\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186019 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[69\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[69\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186019 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[70\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[70\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186019 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[71\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[71\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[72\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[72\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[73\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[73\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[74\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[74\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[75\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[75\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[76\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[76\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[77\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[77\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[78\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[78\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[79\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[79\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[80\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[80\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[81\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[81\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[82\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[82\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[83\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[83\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[84\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[84\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[85\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[85\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186020 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[86\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[86\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[87\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[87\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[88\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[88\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[89\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[89\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[90\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[90\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[91\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[91\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[92\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[92\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[93\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[93\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[94\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[94\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[95\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[95\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[96\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[96\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[97\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[97\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[98\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[98\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[99\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[99\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186021 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[100\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[100\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[101\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[101\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[102\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[102\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[103\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[103\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[104\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[104\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[105\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[105\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[106\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[106\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[107\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[107\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[108\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[108\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[109\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[109\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[110\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[110\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[111\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[111\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[112\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[112\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[113\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[113\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186022 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[114\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[114\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[115\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[115\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[116\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[116\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[117\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[117\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[118\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[118\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[119\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[119\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[120\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[120\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[121\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[121\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[122\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[122\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[123\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[123\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[124\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[124\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[125\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[125\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[126\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[126\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[127\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[127\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[128\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[128\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[129\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[129\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186023 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[130\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[130\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[131\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[131\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[132\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[132\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[133\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[133\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[134\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[134\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[135\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[135\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[136\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[136\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[137\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[137\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[138\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[138\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[139\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[139\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[140\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[140\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[141\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[141\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[142\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[142\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[143\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[143\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[144\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[144\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186024 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[145\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[145\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[146\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[146\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[147\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[147\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[148\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[148\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[149\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[149\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[150\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[150\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[151\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[151\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[152\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[152\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[153\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[153\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[154\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[154\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[155\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[155\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[156\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[156\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186025 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[157\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[157\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[158\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[158\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[159\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[159\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[160\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[160\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[161\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[161\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[162\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[162\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[163\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[163\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[164\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[164\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[165\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[165\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[166\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[166\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[167\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[167\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[168\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[168\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[169\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[169\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[170\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[170\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186026 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[171\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[171\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[172\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[172\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[173\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[173\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[174\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[174\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[175\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[175\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[176\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[176\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[177\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[177\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[178\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[178\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[179\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[179\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[180\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[180\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[181\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[181\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[182\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[182\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[183\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[183\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186027 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[184\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[184\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[185\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[185\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[186\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[186\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[187\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[187\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[188\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[188\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[189\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[189\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[190\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[190\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[191\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[191\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[192\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[192\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[193\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[193\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[194\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[194\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[195\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[195\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[196\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[196\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[197\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[197\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[198\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[198\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186028 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[199\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[199\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[200\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[200\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[201\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[201\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[202\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[202\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[203\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[203\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[204\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[204\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[205\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[205\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[206\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[206\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[207\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[207\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[208\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[208\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[209\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[209\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[210\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[210\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[211\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[211\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[212\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[212\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[213\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[213\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186029 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[214\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[214\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[215\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[215\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[216\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[216\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[217\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[217\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[218\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[218\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[219\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[219\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[220\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[220\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[221\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[221\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[222\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[222\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[223\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[223\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[224\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[224\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[225\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[225\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[226\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[226\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[227\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[227\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[228\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[228\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186030 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[229\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[229\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[230\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[230\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[231\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[231\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[232\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[232\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[233\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[233\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[234\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[234\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[235\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[235\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[236\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[236\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parity_register\[237\] RAMs_drive.vhd(221) " "Inferred latch for \"Parity_register\[237\]\" at RAMs_drive.vhd(221)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[0\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[0\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[1\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[1\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[2\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[2\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[3\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[3\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[4\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[4\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186031 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[5\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[5\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[6\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[6\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[7\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[7\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[8\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[8\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[9\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[9\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[10\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[10\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[11\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[11\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[12\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[12\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[13\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[13\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[14\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_16\[14\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[0\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[0\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[1\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[1\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[2\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[2\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[3\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[3\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186032 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[4\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[4\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[5\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[5\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[6\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[6\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[7\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[7\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[8\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[8\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[9\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[9\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[10\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[10\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[11\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[11\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[12\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[12\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[13\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_8\[13\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[0\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[0\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[1\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[1\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[2\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[2\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[3\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[3\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[4\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[4\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186033 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[5\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[5\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186034 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[6\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[6\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186034 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[7\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[7\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186034 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[8\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[8\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186034 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[9\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[9\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186034 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[10\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[10\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186034 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[11\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[11\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186034 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[12\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[12\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186034 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[13\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[13\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186034 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[14\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[14\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186034 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[15\] RAMs_drive.vhd(161) " "Inferred latch for \"writeDir_32\[15\]\" at RAMs_drive.vhd(161)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718035186034 "|CAMstreamVGA|RAMs_drive:RAM_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdevice_32 RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32 " "Elaborating entity \"RAMdevice_32\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\"" {  } { { "RAMs_drive.vhd" "RAMdev_32" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_32.vhd" "altsyncram_component" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_32.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_32.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_32.vhd" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186113 ""}  } { { "RAMdevice_32.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_32.vhd" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718035186113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glq3 " "Found entity 1: altsyncram_glq3" {  } { { "db/altsyncram_glq3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/altsyncram_glq3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035186159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035186159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_glq3 RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated " "Elaborating entity \"altsyncram_glq3\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ira.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ira.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ira " "Found entity 1: decode_ira" {  } { { "db/decode_ira.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/decode_ira.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035186204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035186204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ira RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2 " "Elaborating entity \"decode_ira\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\"" {  } { { "db/altsyncram_glq3.tdf" "decode2" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/altsyncram_glq3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ulb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ulb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ulb " "Found entity 1: mux_ulb" {  } { { "db/mux_ulb.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/mux_ulb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035186246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035186246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ulb RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|mux_ulb:mux3 " "Elaborating entity \"mux_ulb\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|mux_ulb:mux3\"" {  } { { "db/altsyncram_glq3.tdf" "mux3" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/altsyncram_glq3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdevice_16 RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16 " "Elaborating entity \"RAMdevice_16\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\"" {  } { { "RAMs_drive.vhd" "RAMdev_16" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_16.vhd" "altsyncram_component" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_16.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_16.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_16.vhd" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186267 ""}  } { { "RAMdevice_16.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_16.vhd" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718035186267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlq3 " "Found entity 1: altsyncram_hlq3" {  } { { "db/altsyncram_hlq3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/altsyncram_hlq3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035186313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035186313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hlq3 RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated " "Elaborating entity \"altsyncram_hlq3\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035186354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035186354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dra RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|decode_dra:decode2 " "Elaborating entity \"decode_dra\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|decode_dra:decode2\"" {  } { { "db/altsyncram_hlq3.tdf" "decode2" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/altsyncram_hlq3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_plb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_plb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_plb " "Found entity 1: mux_plb" {  } { { "db/mux_plb.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/mux_plb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035186394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035186394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_plb RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|mux_plb:mux3 " "Elaborating entity \"mux_plb\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|mux_plb:mux3\"" {  } { { "db/altsyncram_hlq3.tdf" "mux3" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/altsyncram_hlq3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdevice_8 RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8 " "Elaborating entity \"RAMdevice_8\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\"" {  } { { "RAMs_drive.vhd" "RAMdev_8" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_8.vhd" "altsyncram_component" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_8.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_8.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_8.vhd" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035186413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186414 ""}  } { { "RAMdevice_8.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMdevice_8.vhd" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718035186414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6lq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6lq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6lq3 " "Found entity 1: altsyncram_6lq3" {  } { { "db/altsyncram_6lq3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/altsyncram_6lq3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035186459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035186459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6lq3 RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated " "Elaborating entity \"altsyncram_6lq3\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ara.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ara.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ara " "Found entity 1: decode_ara" {  } { { "db/decode_ara.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/decode_ara.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035186499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035186499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ara RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|decode_ara:decode2 " "Elaborating entity \"decode_ara\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|decode_ara:decode2\"" {  } { { "db/altsyncram_6lq3.tdf" "decode2" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/altsyncram_6lq3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mlb " "Found entity 1: mux_mlb" {  } { { "db/mux_mlb.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/mux_mlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718035186540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718035186540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mlb RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|mux_mlb:mux3 " "Elaborating entity \"mux_mlb\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|mux_mlb:mux3\"" {  } { { "db/altsyncram_6lq3.tdf" "mux3" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/db/altsyncram_6lq3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_generator VGA_generator:VGA_controller " "Elaborating entity \"VGA_generator\" for hierarchy \"VGA_generator:VGA_controller\"" {  } { { "CAMstreamVGA.vhd" "VGA_controller" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718035186542 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SCCBdrive:SCCBdriver\|C_Eedge~0 " "Found clock multiplexer SCCBdrive:SCCBdriver\|C_Eedge~0" {  } { { "sccbdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/sccbdrive.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1718035186853 "|CAMstreamVGA|SCCBdrive:SCCBdriver|C_Eedge~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1718035186853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[72\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187564 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[73\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187564 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[40\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187564 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[41\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187564 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[8\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187564 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[9\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187564 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[104\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187564 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[105\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187564 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[36\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[37\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[68\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[69\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[4\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[5\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[100\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[101\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[32\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[33\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[64\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[65\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[0\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187565 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[1\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[96\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[97\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[76\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[77\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[44\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[45\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[12\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[13\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[108\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[109\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[90\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[91\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[58\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[59\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[26\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[27\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[122\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[123\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187566 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[54\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[55\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[86\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[87\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[22\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[23\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[118\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[119\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[50\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[51\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[82\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[83\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[18\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187568 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[19\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[114\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[115\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[94\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[95\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[62\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[63\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[30\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[31\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[126\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[127\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[88\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[89\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187569 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[56\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[57\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[24\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[25\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[120\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[121\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[52\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[53\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[84\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[85\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[20\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[21\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187570 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[116\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[117\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[48\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[49\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[80\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[81\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[16\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[17\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[112\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[113\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[92\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[93\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[60\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187571 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[61\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[28\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[29\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[124\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[125\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[74\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[75\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[42\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[43\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[10\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[11\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[106\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[107\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187572 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[38\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187573 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[39\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187573 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[70\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187573 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[71\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187573 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[6\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187573 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[7\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187573 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[102\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187573 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[103\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187573 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[34\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187573 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[35\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187573 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[66\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187574 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[67\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187574 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[2\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187574 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[3\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187574 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[98\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187574 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[99\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187574 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[78\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187574 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[79\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187574 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[46\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187574 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[47\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187574 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[14\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187574 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[15\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187575 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[110\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187575 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[111\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187575 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[196\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[196\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187575 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[197\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[197\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187575 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[194\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[194\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187575 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[195\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[195\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187575 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[192\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[192\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187575 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[193\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[193\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187575 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[198\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[198\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187575 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[199\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[199\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[220\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[220\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[221\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[221\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[218\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[218\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[219\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[219\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[216\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[216\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[217\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[217\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[222\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[222\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[223\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[223\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[212\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[212\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[213\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[213\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[210\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[210\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187576 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[211\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[211\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[208\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[208\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[209\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[209\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[214\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[214\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[215\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[215\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[204\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[204\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[205\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[205\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[202\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[202\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[203\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[203\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[200\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[200\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[201\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[201\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[206\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[206\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[207\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[207\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187577 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[168\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[168\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[169\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[169\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[162\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[162\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[163\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[163\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[160\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[160\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[161\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[161\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[170\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[170\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[171\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[171\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[188\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[188\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[189\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[189\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[182\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[182\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[183\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[183\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187578 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[180\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[180\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[181\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[181\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[190\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[190\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[191\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[191\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[184\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[184\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[185\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[185\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[178\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[178\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[179\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[179\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[176\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[176\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[177\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[177\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[186\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[186\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[187\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[187\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[172\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[172\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187579 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[173\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[173\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[166\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[166\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[167\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[167\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[164\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[164\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[165\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[165\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[174\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[174\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[175\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[175\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[130\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[130\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[131\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[131\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[132\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[132\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[133\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[133\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[128\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[128\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[129\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[129\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187580 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[134\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[134\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[135\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[135\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[154\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[154\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[155\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[155\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[156\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[156\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[157\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[157\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[152\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[152\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[153\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[153\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[158\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[158\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[159\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[159\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[146\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[146\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[147\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[147\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[148\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[148\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187581 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[149\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[149\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[144\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[144\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[145\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[145\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[150\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[150\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[151\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[151\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[138\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[138\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[139\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[139\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[140\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[140\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[141\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[141\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[136\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[136\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[137\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[137\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[142\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[142\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[143\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[143\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187582 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[226\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[226\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[227\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[227\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[228\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[228\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[229\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[229\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[224\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[224\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[225\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[225\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[230\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[230\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[231\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[231\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[232\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[232\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[233\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[233\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[234\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[234\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[235\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[235\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[236\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[236\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187583 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|Parity_register\[237\] " "Latch RAMs_drive:RAM_controller\|Parity_register\[237\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[13\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[14\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[15\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[15\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[14\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[13\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[0\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[1\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[2\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[3\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[4\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|h_count_write\[4\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|h_count_write\[4\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187584 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[5\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[6\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[7\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[8\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[9\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[10\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[11\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_32\[12\] " "Latch RAMs_drive:RAM_controller\|writeDir_32\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[0\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[1\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[2\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[3\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187585 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[4\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Hcount\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Hcount\[4\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[5\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[6\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[7\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[8\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[9\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[10\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[11\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[12\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[13\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[13\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187586 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[0\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[1\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[2\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[3\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[4\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|h_count_write\[4\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|h_count_write\[4\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[5\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[6\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187587 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[7\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[8\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[9\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[10\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[11\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_8\[12\] " "Latch RAMs_drive:RAM_controller\|writeDir_8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[0\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[1\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[2\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187588 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[3\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[4\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Hcount\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Hcount\[4\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[5\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[6\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[7\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[8\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187589 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[9\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[10\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[11\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[12\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[13\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[14\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[14\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[13\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[0\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187590 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[1\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[2\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[3\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|writeEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|writeEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[4\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|h_count_write\[4\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|h_count_write\[4\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[5\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[6\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[7\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[8\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[9\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[10\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[11\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|writeDir_16\[12\] " "Latch RAMs_drive:RAM_controller\|writeDir_16\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|v_count_write\[8\] " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[0\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187591 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[1\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[2\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[3\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[4\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Hcount\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Hcount\[4\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[5\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[6\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[7\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[8\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[9\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[10\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[11\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[12\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1718035187592 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/RAMs_drive.vhd" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1718035187592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1718035188277 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_Default " "Ignored assignments for entity \"DE0_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1718035189809 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1718035189809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718035190032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035190032 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035190180 "|CAMstreamVGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035190180 "|CAMstreamVGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035190180 "|CAMstreamVGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035190180 "|CAMstreamVGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035190180 "|CAMstreamVGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035190180 "|CAMstreamVGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "CAMstreamVGA.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/CAMstreamVGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718035190180 "|CAMstreamVGA|SW[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1718035190180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2137 " "Implemented 2137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718035190181 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718035190181 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2035 " "Implemented 2035 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718035190181 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1718035190181 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1718035190181 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718035190181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 736 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 736 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718035190233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 12:59:50 2024 " "Processing ended: Mon Jun 10 12:59:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718035190233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718035190233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718035190233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718035190233 ""}
