INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/half_adder_structural/half_adder_structural.srcs/sources_1/imports/Anidipta_002/xor_gate/xor_gate.srcs/sources_1/new/XOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XOR_GATE
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/half_adder_structural/half_adder_structural.srcs/sources_1/imports/Anidipta_002/and_gate/and_gate.srcs/sources_1/new/AND_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND_GATE
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/half_adder_structural/half_adder_structural.srcs/sources_1/new/HALF_ADDER_STR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HALF_ADDER_STR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/half_adder_structural/half_adder_structural.srcs/sim_1/new/half_adder_str.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_adder_str
WARNING: [VRFC 10-1193] overwriting existing primary unit half_adder_str [D:/Anidipta_002/half_adder_structural/half_adder_structural.srcs/sim_1/new/half_adder_str.vhd:34]
