// Seed: 1393462942
module module_0 (
    output tri id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri id_8,
    input tri id_9
);
  assign id_0 = id_8 - id_9;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input wire id_4,
    input tri id_5,
    input supply0 id_6,
    output wor id_7,
    input wire id_8
    , id_18,
    input tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    output supply1 id_12,
    output supply0 id_13,
    input wand id_14,
    input tri id_15,
    input uwire id_16
);
  wire id_19;
  wire id_20;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_13,
      id_6,
      id_7,
      id_13,
      id_9,
      id_15,
      id_9
  );
  assign modCall_1.id_5 = 0;
  parameter id_21 = 1;
  always assert (id_20);
endmodule
