<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICD_CTLR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICD_CTLR, Distributor Control Register</h1><p>The GICD_CTLR characteristics are:</p><h2>Purpose</h2>
          <p>Enables interrupts and affinity routing.</p>
        <p>This 
        register
       is part of the GIC Distributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>If an interrupt is pending within a CPU interface when the corresponding GICD_CTLR.EnableGrpX bit is written from 1 to 0 the interrupt must be retrieved from the CPU interface.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>This might have no effect on the forwarded interrupt if it has already been activated.</p>
            <p>When a write changes the value of ARE for a Security state or the value of the DS bit, the format used for interpreting the remaining bits provided in the write data is the format that applied before the write takes effect.</p>
          </div>
        <h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p>
          <p>The format of this register depends on the Security state of the access and the number of Security states supported, which is specified by GICD_CTLR.DS.</p>
        <h2>Attributes</h2>
          <p>GICD_CTLR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICD_CTLR bit assignments are:</p><h3>When access is Secure, in a system that supports two Security states:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#accessisSecure,inasystemthatsupportstwoSecuritystates_RWP">RWP</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#accessisSecure,inasystemthatsupportstwoSecuritystates_E1NWF">E1NWF</a></td><td class="lr" colspan="1"><a href="#accessisSecure,inasystemthatsupportstwoSecuritystates_DS">DS</a></td><td class="lr" colspan="1"><a href="#accessisSecure,inasystemthatsupportstwoSecuritystates_ARE_NS">ARE_NS</a></td><td class="lr" colspan="1"><a href="#accessisSecure,inasystemthatsupportstwoSecuritystates_ARE_S">ARE_S</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#accessisSecure,inasystemthatsupportstwoSecuritystates_EnableGrp1S">EnableGrp1S</a></td><td class="lr" colspan="1"><a href="#accessisSecure,inasystemthatsupportstwoSecuritystates_EnableGrp1NS">EnableGrp1NS</a></td><td class="lr" colspan="1"><a href="#accessisSecure,inasystemthatsupportstwoSecuritystates_EnableGrp0">EnableGrp0</a></td></tr></tbody></table><h4 id="accessisSecure,inasystemthatsupportstwoSecuritystates_RWP">RWP, bit [31]
              </h4>
              <p>Register Write Pending. Read only. Indicates whether a register write is in progress or not:</p>
            <table class="valuetable"><tr><th>RWP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No register write in progress. The effects of previous register writes to the affected register fields are visible to all logical components of the GIC architecture, including the CPU interfaces.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Register write in progress. The effects of previous register writes to the affected register fields are not guaranteed to be visible to all logical components of the GIC architecture, including the CPU interfaces, as the effects of the changes are still being propagated.</p>
                </td></tr></table>
              <p>This field tracks writes to:</p>
            
              <ul>
                <li>
                  GICD_CTLR[2:0], the Group Enables, for transitions from 1 to 0 only.
                </li>
                <li>
                  GICD_CTLR[7:4], the ARE bits, E1NWF bit and DS bit.
                </li>
                <li>
                  GICD_ICENABLER&lt;n&gt;.
                </li>
              </ul>
            
              <p>Updates to other register fields are not tracked by this field.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="accessisSecure,inasystemthatsupportstwoSecuritystates_0">
                Bits [30:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessisSecure,inasystemthatsupportstwoSecuritystates_E1NWF">E1NWF, bit [7]
              </h4>
              <p>Enable 1 of N Wakeup Functionality.</p>
            
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit is programmable, or RAZ/WI.</p>
            
              <p>If it is implemented, then it has the following behavior:</p>
            <table class="valuetable"><tr><th>E1NWF</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>A PE that is asleep cannot be picked for 1 of N interrupts.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A PE that is asleep can be picked for 1 of N interrupts as determined by <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="accessisSecure,inasystemthatsupportstwoSecuritystates_DS">DS, bit [6]
              </h4>
              <p>Disable Security.</p>
            <table class="valuetable"><tr><th>DS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Non-secure accesses are not permitted to access and modify registers that control Group 0 interrupts.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure accesses are permitted to access and modify registers that control Group 0 interrupts.</p>
                </td></tr></table>
              <p>If DS is written from 0 to 1 when GICD_CTLR.ARE_S == 1, then GICD_CTLR.ARE for the single Security state is RAO/WI.</p>
            
              <p>If the Distributor only supports a single Security state, this bit is RAO/WI.</p>
            
              <p>If the Distributor supports two Security states, it <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit is programmable or implemented as RAZ/WI.</p>
            
              <p>When this field is set to 1, all accesses to GICD_CTLR access the single Security state view, and all bits are accessible.</p>
            
              <p>When set to 1, this field can only be cleared by a hardware reset.</p>
            
              <p>Writing this bit from 0 to 1 is <span class="arm-defined-word">UNPREDICTABLE</span> if any of the following is true:</p>
            
              <ul>
                <li>
                  <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.EnableGrp0==1.
                </li>
                <li>
                  <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.EnableGrp1S==1.
                </li>
                <li>
                  <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.EnableGrp1NS==1.
                </li>
                <li>
                  One or more INTID is in the Active or Active and Pending state.
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="accessisSecure,inasystemthatsupportstwoSecuritystates_ARE_NS">ARE_NS, bit [5]
              </h4>
              <p>Affinity Routing Enable, Non-secure state.</p>
            <table class="valuetable"><tr><th>ARE_NS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Affinity routing disabled for Non-secure state.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Affinity routing enabled for Non-secure state.</p>
                </td></tr></table>
              <p>When affinity routing is enabled for the Secure state, this field is RAO/WI.</p>
            
              <p>Changing the ARE_NS settings from 0 to 1 is <span class="arm-defined-word">UNPREDICTABLE</span> except when GICD_CTLR.EnableGrp1 Non-Secure == 0.</p>
            
              <p>Changing the ARE_NS settings from 1 to 0 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            
              <p>If GICv2 backwards compatibility for Non-secure state is not implemented, this field is RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="accessisSecure,inasystemthatsupportstwoSecuritystates_ARE_S">ARE_S, bit [4]
              </h4>
              <p>Affinity Routing Enable, Secure state.</p>
            <table class="valuetable"><tr><th>ARE_S</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Affinity routing disabled for Secure state.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Affinity routing enabled for Secure state.</p>
                </td></tr></table>
              <p>Changing the ARE_S setting from 0 to 1 is <span class="arm-defined-word">UNPREDICTABLE</span> except when all of the following apply:</p>
            
              <ul>
                <li>
                  GICD_CTLR.EnableGrp0==0.
                </li>
                <li>
                  GICD_CTLR.EnableGrp1S==0.
                </li>
                <li>
                  GICD_CTLR.EnableGrp1NS==0.
                </li>
              </ul>
            
              <p>Changing the ARE_S settings from 1 to 0 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            
              <p>If GICv2 backwards compatibility for Secure state is not implemented, this field is RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="accessisSecure,inasystemthatsupportstwoSecuritystates_0">
                Bit [3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessisSecure,inasystemthatsupportstwoSecuritystates_EnableGrp1S">EnableGrp1S, bit [2]
              </h4>
              <p>Enable Secure Group 1 interrupts.</p>
            <table class="valuetable"><tr><th>EnableGrp1S</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Secure Group 1 interrupts are disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Secure Group 1 interrupts are enabled.</p>
                </td></tr></table>
              <p>If GICD_CTLR.ARE_S == 0, this field is <span class="arm-defined-word">RES0</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="accessisSecure,inasystemthatsupportstwoSecuritystates_EnableGrp1NS">EnableGrp1NS, bit [1]
              </h4>
              <p>Enable Non-secure Group 1 interrupts.</p>
            <table class="valuetable"><tr><th>EnableGrp1NS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Non-secure Group 1 interrupts are disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure Group 1 interrupts are enabled.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p>This field also controls whether LPIs are forwarded to the PE.</p>
              </div>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="accessisSecure,inasystemthatsupportstwoSecuritystates_EnableGrp0">EnableGrp0, bit [0]
              </h4>
              <p>Enable Group 0 interrupts.</p>
            <table class="valuetable"><tr><th>EnableGrp0</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Group 0 interrupts are disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Group 0 interrupts are enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h3>When access is Non-secure, in a system that supports two Security states:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#accessisNon-secure,inasystemthatsupportstwoSecuritystates_RWP">RWP</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#accessisNon-secure,inasystemthatsupportstwoSecuritystates_ARE_NS">ARE_NS</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#accessisNon-secure,inasystemthatsupportstwoSecuritystates_EnableGrp1A">EnableGrp1A</a></td><td class="lr" colspan="1"><a href="#accessisNon-secure,inasystemthatsupportstwoSecuritystates_EnableGrp1">EnableGrp1</a></td></tr></tbody></table><h4 id="accessisNon-secure,inasystemthatsupportstwoSecuritystates_RWP">RWP, bit [31]
              </h4>
              <p>This bit is a read-only alias of the Secure GICD_CTLR.RWP bit.</p>
            <h4 id="accessisNon-secure,inasystemthatsupportstwoSecuritystates_0">
                Bits [30:5]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessisNon-secure,inasystemthatsupportstwoSecuritystates_ARE_NS">ARE_NS, bit [4]
              </h4>
              <p>This bit is a read-write alias of the Secure GICD_CTLR.ARE_NS bit.</p>
            
              <p> If GICv2 backwards compatibility for Non-secure state is not implemented, this field is RAO/WI.</p>
            <h4 id="accessisNon-secure,inasystemthatsupportstwoSecuritystates_0">
                Bits [3:2]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessisNon-secure,inasystemthatsupportstwoSecuritystates_EnableGrp1A">EnableGrp1A, bit [1]
              </h4>
              <p>If ARE_NS == 1, then this bit is a read-write alias of the Secure GICD_CTLR.EnableGrp1NS bit.</p>
            
              <p>If ARE_NS == 0, then this bit is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessisNon-secure,inasystemthatsupportstwoSecuritystates_EnableGrp1">EnableGrp1, bit [0]
              </h4>
              <p>If ARE_NS == 0, then this bit is a read-write alias of the Secure GICD_CTLR.EnableGrp1NS bit.</p>
            
              <p>If ARE_NS == 1, then this bit is <span class="arm-defined-word">RES0</span>.</p>
            <h3>When in a system that supports only a single Security state:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#inasystemthatsupportsonlyasingleSecuritystate_RWP">RWP</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#inasystemthatsupportsonlyasingleSecuritystate_E1NWF">E1NWF</a></td><td class="lr" colspan="1"><a href="#inasystemthatsupportsonlyasingleSecuritystate_DS">DS</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#inasystemthatsupportsonlyasingleSecuritystate_ARE">ARE</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#inasystemthatsupportsonlyasingleSecuritystate_EnableGrp1">EnableGrp1</a></td><td class="lr" colspan="1"><a href="#inasystemthatsupportsonlyasingleSecuritystate_EnableGrp0">EnableGrp0</a></td></tr></tbody></table><h4 id="inasystemthatsupportsonlyasingleSecuritystate_RWP">RWP, bit [31]
              </h4>
              <p>Register Write Pending. Read only. Indicates whether a register write is in progress or not:</p>
            <table class="valuetable"><tr><th>RWP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No register write in progress. The effects of previous register writes to the affected register fields are visible to all logical components of the GIC architecture, including the CPU interfaces.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Register write in progress. The effects of previous register writes to the affected register fields are not guaranteed to be visible to all logical components of the GIC architecture, including the CPU interfaces, as the effects of the changes are still being propagated.</p>
                </td></tr></table>
              <p>This field tracks updates to:</p>
            
              <ul>
                <li>
                  GICD_CTLR[2:0], the Group Enables, for transitions from 1 to 0 only.
                </li>
                <li>
                  GICD_CTLR[7:4], the ARE bits, E1NWF bit and DS bit.
                </li>
                <li>
                  GICD_ICENABLER&lt;n&gt;, the bits that allow disabling of SPIs.
                </li>
              </ul>
            
              <p>Updates to other register fields are not tracked by this field.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="inasystemthatsupportsonlyasingleSecuritystate_0">
                Bits [30:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="inasystemthatsupportsonlyasingleSecuritystate_E1NWF">E1NWF, bit [7]
              </h4>
              <p>Enable 1 of N Wakeup Functionality.</p>
            
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit is programmable, or RAZ/WI.</p>
            
              <p>If it is implemented, then it has the following behavior:</p>
            <table class="valuetable"><tr><th>E1NWF</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>A PE that is asleep cannot be picked for 1 of N interrupts.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A PE that is asleep can be picked for 1 of N interrupts as determined by <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="inasystemthatsupportsonlyasingleSecuritystate_DS">DS, bit [6]
              </h4>
              <p>Disable Security. This field is RAO/WI.</p>
            <h4 id="inasystemthatsupportsonlyasingleSecuritystate_0">
                Bit [5]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="inasystemthatsupportsonlyasingleSecuritystate_ARE">ARE, bit [4]
              </h4>
              <p>Affinity Routing Enable.</p>
            <table class="valuetable"><tr><th>ARE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Affinity routing disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Affinity routing enabled.</p>
                </td></tr></table>
              <p>Changing the ARE settings from 0 to 1 is <span class="arm-defined-word">UNPREDICTABLE</span> except when all of the following apply:</p>
            
              <ul>
                <li>
                  GICD_CTLR.EnableGrp1==0.
                </li>
                <li>
                  GICD_CTLR.EnableGrp0==0.
                </li>
              </ul>
            
              <p>Changing ARE from 1 to 0 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            
              <p>If GICv2 backwards compatibility is not implemented, this field is RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="inasystemthatsupportsonlyasingleSecuritystate_0">
                Bits [3:2]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="inasystemthatsupportsonlyasingleSecuritystate_EnableGrp1">EnableGrp1, bit [1]
              </h4>
              <p>Enable Group 1 interrupts.</p>
            <table class="valuetable"><tr><th>EnableGrp1</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Group 1 interrupts disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Group 1 interrupts enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="inasystemthatsupportsonlyasingleSecuritystate_EnableGrp0">EnableGrp0, bit [0]
              </h4>
              <p>Enable Group 0 interrupts.</p>
            <table class="valuetable"><tr><th>EnableGrp0</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Group 0 interrupts are disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Group 0 interrupts are enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the GICD_CTLR</h2><p>GICD_CTLR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Distributor</td><td>
          <span class="hexnumber">0x0000</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
