<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\FPGA_DVI_RX_Test\impl\gwsynthesis\FPGA_DVI_RX_Test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\FPGA_DVI_RX_Test\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug  4 18:31:05 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1014</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>806</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>Gowin_OSC_inst/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>16.000</td>
<td>62.500
<td>0.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_inst/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>I_tmds_clk_p_i</td>
<td>Base</td>
<td>25.000</td>
<td>40.000
<td>0.000</td>
<td>12.500</td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p_i</td>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUT </td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p_i</td>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTP </td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>25.000</td>
<td>40.000
<td>0.000</td>
<td>12.500</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p_i</td>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTD </td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>0.000</td>
<td>7.500</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p_i</td>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>25.000</td>
<td>40.000
<td>0.000</td>
<td>12.500</td>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTP</td>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTP.default_gen_clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_tmds_clk_p_i</td>
<td>40.000(MHz)</td>
<td>180.484(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>105.788(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>40.000(MHz)</td>
<td>71.768(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_OSC_inst/osc_inst/OSCOUT.default_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>Gowin_OSC_inst/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_OSC_inst/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/rPLL_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.547</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.409</td>
</tr>
<tr>
<td>2</td>
<td>10.547</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.409</td>
</tr>
<tr>
<td>3</td>
<td>10.547</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.409</td>
</tr>
<tr>
<td>4</td>
<td>11.066</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1/CE</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>13.890</td>
</tr>
<tr>
<td>5</td>
<td>11.066</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_2_s1/CE</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>13.890</td>
</tr>
<tr>
<td>6</td>
<td>11.066</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s1/CE</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>13.890</td>
</tr>
<tr>
<td>7</td>
<td>11.161</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/cstate_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.439</td>
</tr>
<tr>
<td>8</td>
<td>11.178</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_0_s0/CE</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>13.779</td>
</tr>
<tr>
<td>9</td>
<td>11.178</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_1_s0/CE</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>13.779</td>
</tr>
<tr>
<td>10</td>
<td>11.178</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_2_s0/CE</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>13.779</td>
</tr>
<tr>
<td>11</td>
<td>11.178</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s0/CE</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>13.779</td>
</tr>
<tr>
<td>12</td>
<td>11.219</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.381</td>
</tr>
<tr>
<td>13</td>
<td>11.290</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.667</td>
</tr>
<tr>
<td>14</td>
<td>11.375</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.225</td>
</tr>
<tr>
<td>15</td>
<td>11.375</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.225</td>
</tr>
<tr>
<td>16</td>
<td>11.400</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.557</td>
</tr>
<tr>
<td>17</td>
<td>11.400</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.557</td>
</tr>
<tr>
<td>18</td>
<td>11.463</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/stop_condition_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.137</td>
</tr>
<tr>
<td>19</td>
<td>11.523</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_1_s1/CE</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>13.433</td>
</tr>
<tr>
<td>20</td>
<td>11.523</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.433</td>
</tr>
<tr>
<td>21</td>
<td>11.537</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>13.063</td>
</tr>
<tr>
<td>22</td>
<td>11.582</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.375</td>
</tr>
<tr>
<td>23</td>
<td>11.582</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.375</td>
</tr>
<tr>
<td>24</td>
<td>11.587</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/stop_condition_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.013</td>
</tr>
<tr>
<td>25</td>
<td>11.587</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.013</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.840</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/DI[3]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>I_tmds_clk_p_i:[R]</td>
<td>0.000</td>
<td>-2.710</td>
<td>0.912</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.840</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_2_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/DI[2]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>I_tmds_clk_p_i:[R]</td>
<td>0.000</td>
<td>-2.710</td>
<td>0.913</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.838</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/DI[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>I_tmds_clk_p_i:[R]</td>
<td>0.000</td>
<td>-2.710</td>
<td>0.914</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.836</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_1_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/DI[1]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>I_tmds_clk_p_i:[R]</td>
<td>0.000</td>
<td>-2.710</td>
<td>0.917</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s2/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s2/D</td>
<td>I_tmds_clk_p_i:[R]</td>
<td>I_tmds_clk_p_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0/Q</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_tmds_b/ctrl0_s4/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_tmds_b/ctrl0_s4/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_3_s3/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_3_s3/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_16_s3/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_16_s3/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_2_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_2_s1/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_5_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_5_s1/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_5_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_5_s1/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_12_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_12_s0/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_27_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_27_s0/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_2_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_2_s0/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_3_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_3_s0/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_19_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_19_s0/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_21_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_21_s0/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_31_s0/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_31_s0/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/pllrst_cnt_0_s2/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/pllrst_cnt_0_s2/D</td>
<td>I_tmds_clk_p_i:[R]</td>
<td>I_tmds_clk_p_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_chk_cnt_2_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_chk_cnt_2_s1/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_3_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_3_s1/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_7_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_7_s1/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_0_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_0_s1/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_2_s1/Q</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_2_s1/D</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.105</td>
<td>9.355</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.105</td>
<td>9.355</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.105</td>
<td>9.355</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.105</td>
<td>9.355</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_negedge_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.105</td>
<td>9.355</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.105</td>
<td>9.355</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.105</td>
<td>9.355</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_posedge_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.105</td>
<td>9.355</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.105</td>
<td>9.355</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.105</td>
<td>9.355</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.134</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1104_s25/I2</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1104_s25/F</td>
</tr>
<tr>
<td>6.796</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s9/I1</td>
</tr>
<tr>
<td>7.828</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s9/F</td>
</tr>
<tr>
<td>7.839</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s5/I0</td>
</tr>
<tr>
<td>8.938</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s5/F</td>
</tr>
<tr>
<td>9.742</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s4/I0</td>
</tr>
<tr>
<td>10.803</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s4/F</td>
</tr>
<tr>
<td>12.254</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/CLK</td>
</tr>
<tr>
<td>22.801</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 44.891%; route: 4.727, 50.238%; tC2Q: 0.458, 4.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.134</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1104_s25/I2</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1104_s25/F</td>
</tr>
<tr>
<td>6.796</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s9/I1</td>
</tr>
<tr>
<td>7.828</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s9/F</td>
</tr>
<tr>
<td>7.839</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s5/I0</td>
</tr>
<tr>
<td>8.938</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s5/F</td>
</tr>
<tr>
<td>9.742</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s4/I0</td>
</tr>
<tr>
<td>10.803</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s4/F</td>
</tr>
<tr>
<td>12.254</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>22.801</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 44.891%; route: 4.727, 50.238%; tC2Q: 0.458, 4.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.134</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1104_s25/I2</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1104_s25/F</td>
</tr>
<tr>
<td>6.796</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s9/I1</td>
</tr>
<tr>
<td>7.828</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s9/F</td>
</tr>
<tr>
<td>7.839</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s5/I0</td>
</tr>
<tr>
<td>8.938</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s5/F</td>
</tr>
<tr>
<td>9.742</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s4/I0</td>
</tr>
<tr>
<td>10.803</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s4/F</td>
</tr>
<tr>
<td>12.254</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/CLK</td>
</tr>
<tr>
<td>22.801</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 44.891%; route: 4.727, 50.238%; tC2Q: 0.458, 4.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/I1</td>
</tr>
<tr>
<td>4.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/F</td>
</tr>
<tr>
<td>5.455</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/I2</td>
</tr>
<tr>
<td>6.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/F</td>
</tr>
<tr>
<td>8.013</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/I0</td>
</tr>
<tr>
<td>9.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/I2</td>
</tr>
<tr>
<td>9.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/F</td>
</tr>
<tr>
<td>10.688</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/I1</td>
</tr>
<tr>
<td>11.787</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/F</td>
</tr>
<tr>
<td>13.093</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s3/I0</td>
</tr>
<tr>
<td>14.119</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s3/F</td>
</tr>
<tr>
<td>14.462</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>25.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>25.529</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.900, 42.476%; route: 7.532, 54.225%; tC2Q: 0.458, 3.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/I1</td>
</tr>
<tr>
<td>4.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/F</td>
</tr>
<tr>
<td>5.455</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/I2</td>
</tr>
<tr>
<td>6.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/F</td>
</tr>
<tr>
<td>8.013</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/I0</td>
</tr>
<tr>
<td>9.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/I2</td>
</tr>
<tr>
<td>9.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/F</td>
</tr>
<tr>
<td>10.688</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/I1</td>
</tr>
<tr>
<td>11.787</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/F</td>
</tr>
<tr>
<td>13.093</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s3/I0</td>
</tr>
<tr>
<td>14.119</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s3/F</td>
</tr>
<tr>
<td>14.462</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>25.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_2_s1/CLK</td>
</tr>
<tr>
<td>25.529</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.900, 42.476%; route: 7.532, 54.225%; tC2Q: 0.458, 3.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/I1</td>
</tr>
<tr>
<td>4.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/F</td>
</tr>
<tr>
<td>5.455</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/I2</td>
</tr>
<tr>
<td>6.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/F</td>
</tr>
<tr>
<td>8.013</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/I0</td>
</tr>
<tr>
<td>9.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/I2</td>
</tr>
<tr>
<td>9.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/F</td>
</tr>
<tr>
<td>10.688</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/I1</td>
</tr>
<tr>
<td>11.787</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/F</td>
</tr>
<tr>
<td>13.093</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s3/I0</td>
</tr>
<tr>
<td>14.119</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s3/F</td>
</tr>
<tr>
<td>14.462</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>25.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s1/CLK</td>
</tr>
<tr>
<td>25.529</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.900, 42.476%; route: 7.532, 54.225%; tC2Q: 0.458, 3.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/cstate_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n640_s7/I2</td>
</tr>
<tr>
<td>4.827</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n640_s7/F</td>
</tr>
<tr>
<td>5.648</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n2063_s2/I0</td>
</tr>
<tr>
<td>6.470</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n2063_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[3][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1102_s11/I0</td>
</tr>
<tr>
<td>8.565</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[3][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1102_s11/F</td>
</tr>
<tr>
<td>10.185</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1102_s9/I1</td>
</tr>
<tr>
<td>11.284</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1102_s9/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/cstate_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/cstate_0_s1/CLK</td>
</tr>
<tr>
<td>22.445</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/cstate_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 43.204%; route: 4.335, 51.364%; tC2Q: 0.458, 5.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/I1</td>
</tr>
<tr>
<td>4.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/F</td>
</tr>
<tr>
<td>5.455</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/I2</td>
</tr>
<tr>
<td>6.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/F</td>
</tr>
<tr>
<td>8.013</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/I0</td>
</tr>
<tr>
<td>9.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/I2</td>
</tr>
<tr>
<td>9.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/F</td>
</tr>
<tr>
<td>10.688</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/I1</td>
</tr>
<tr>
<td>11.787</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/F</td>
</tr>
<tr>
<td>12.613</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s6/I1</td>
</tr>
<tr>
<td>13.639</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s6/F</td>
</tr>
<tr>
<td>14.351</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>25.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>25.529</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.900, 42.820%; route: 7.420, 53.853%; tC2Q: 0.458, 3.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/I1</td>
</tr>
<tr>
<td>4.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/F</td>
</tr>
<tr>
<td>5.455</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/I2</td>
</tr>
<tr>
<td>6.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/F</td>
</tr>
<tr>
<td>8.013</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/I0</td>
</tr>
<tr>
<td>9.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/I2</td>
</tr>
<tr>
<td>9.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/F</td>
</tr>
<tr>
<td>10.688</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/I1</td>
</tr>
<tr>
<td>11.787</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/F</td>
</tr>
<tr>
<td>12.613</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s6/I1</td>
</tr>
<tr>
<td>13.639</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s6/F</td>
</tr>
<tr>
<td>14.351</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>25.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>25.529</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.900, 42.820%; route: 7.420, 53.853%; tC2Q: 0.458, 3.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/I1</td>
</tr>
<tr>
<td>4.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/F</td>
</tr>
<tr>
<td>5.455</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/I2</td>
</tr>
<tr>
<td>6.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/F</td>
</tr>
<tr>
<td>8.013</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/I0</td>
</tr>
<tr>
<td>9.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/I2</td>
</tr>
<tr>
<td>9.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/F</td>
</tr>
<tr>
<td>10.688</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/I1</td>
</tr>
<tr>
<td>11.787</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/F</td>
</tr>
<tr>
<td>12.613</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s6/I1</td>
</tr>
<tr>
<td>13.639</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s6/F</td>
</tr>
<tr>
<td>14.351</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>25.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>25.529</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.900, 42.820%; route: 7.420, 53.853%; tC2Q: 0.458, 3.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/I1</td>
</tr>
<tr>
<td>4.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/F</td>
</tr>
<tr>
<td>5.455</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/I2</td>
</tr>
<tr>
<td>6.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/F</td>
</tr>
<tr>
<td>8.013</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/I0</td>
</tr>
<tr>
<td>9.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/I2</td>
</tr>
<tr>
<td>9.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/F</td>
</tr>
<tr>
<td>10.688</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/I1</td>
</tr>
<tr>
<td>11.787</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/F</td>
</tr>
<tr>
<td>12.613</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s6/I1</td>
</tr>
<tr>
<td>13.639</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s6/F</td>
</tr>
<tr>
<td>14.351</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>25.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>25.529</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.900, 42.820%; route: 7.420, 53.853%; tC2Q: 0.458, 3.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n640_s7/I2</td>
</tr>
<tr>
<td>4.827</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n640_s7/F</td>
</tr>
<tr>
<td>5.657</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n640_s6/I2</td>
</tr>
<tr>
<td>6.689</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C12[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n640_s6/F</td>
</tr>
<tr>
<td>8.016</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n652_s4/I3</td>
</tr>
<tr>
<td>8.838</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n652_s4/F</td>
</tr>
<tr>
<td>10.127</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n652_s2/I3</td>
</tr>
<tr>
<td>11.226</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n652_s2/F</td>
</tr>
<tr>
<td>11.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_5_s0/CLK</td>
</tr>
<tr>
<td>22.445</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 48.346%; route: 3.871, 46.186%; tC2Q: 0.458, 5.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.134</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1104_s25/I2</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1104_s25/F</td>
</tr>
<tr>
<td>6.796</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s9/I1</td>
</tr>
<tr>
<td>7.828</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s9/F</td>
</tr>
<tr>
<td>7.839</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s5/I0</td>
</tr>
<tr>
<td>8.938</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s5/F</td>
</tr>
<tr>
<td>9.742</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s4/I0</td>
</tr>
<tr>
<td>10.803</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s4/F</td>
</tr>
<tr>
<td>11.512</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>22.801</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 48.737%; route: 3.985, 45.975%; tC2Q: 0.458, 5.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>4.134</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/I2</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/I3</td>
</tr>
<tr>
<td>6.270</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/F</td>
</tr>
<tr>
<td>7.607</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s11/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s11/F</td>
</tr>
<tr>
<td>10.037</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n657_s2/I2</td>
</tr>
<tr>
<td>11.069</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n657_s2/F</td>
</tr>
<tr>
<td>11.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_0_s0/CLK</td>
</tr>
<tr>
<td>22.445</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 51.820%; route: 3.504, 42.607%; tC2Q: 0.458, 5.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>4.134</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/I2</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/I3</td>
</tr>
<tr>
<td>6.270</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/F</td>
</tr>
<tr>
<td>7.607</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s11/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s11/F</td>
</tr>
<tr>
<td>10.037</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n654_s2/I2</td>
</tr>
<tr>
<td>11.069</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n654_s2/F</td>
</tr>
<tr>
<td>11.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_3_s0/CLK</td>
</tr>
<tr>
<td>22.445</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 51.820%; route: 3.504, 42.607%; tC2Q: 0.458, 5.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/Q</td>
</tr>
<tr>
<td>5.110</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1106_s46/I1</td>
</tr>
<tr>
<td>5.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1106_s46/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1102_s17/I1</td>
</tr>
<tr>
<td>7.508</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[3][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1102_s17/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s8/I0</td>
</tr>
<tr>
<td>8.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s8/F</td>
</tr>
<tr>
<td>9.157</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s5/I0</td>
</tr>
<tr>
<td>9.959</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s5/F</td>
</tr>
<tr>
<td>11.402</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_6_s0/CLK</td>
</tr>
<tr>
<td>22.801</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.876, 33.610%; route: 5.223, 61.034%; tC2Q: 0.458, 5.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/Q</td>
</tr>
<tr>
<td>5.110</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1106_s46/I1</td>
</tr>
<tr>
<td>5.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1106_s46/F</td>
</tr>
<tr>
<td>6.882</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1102_s17/I1</td>
</tr>
<tr>
<td>7.508</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[3][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1102_s17/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s8/I0</td>
</tr>
<tr>
<td>8.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s8/F</td>
</tr>
<tr>
<td>9.157</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s5/I0</td>
</tr>
<tr>
<td>9.959</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s5/F</td>
</tr>
<tr>
<td>11.402</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0/CLK</td>
</tr>
<tr>
<td>22.801</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.876, 33.610%; route: 5.223, 61.034%; tC2Q: 0.458, 5.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/stop_condition_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/stop_condition_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/stop_condition_s0/Q</td>
</tr>
<tr>
<td>4.599</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s12/I1</td>
</tr>
<tr>
<td>5.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s12/F</td>
</tr>
<tr>
<td>6.263</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_add_flag_s5/I2</td>
</tr>
<tr>
<td>7.295</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_add_flag_s5/F</td>
</tr>
<tr>
<td>8.447</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1108_s35/I2</td>
</tr>
<tr>
<td>9.073</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1108_s35/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1112_s34/I1</td>
</tr>
<tr>
<td>10.981</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1112_s34/F</td>
</tr>
<tr>
<td>10.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>22.445</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 43.986%; route: 4.099, 50.381%; tC2Q: 0.458, 5.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/I1</td>
</tr>
<tr>
<td>4.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/F</td>
</tr>
<tr>
<td>5.455</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/I2</td>
</tr>
<tr>
<td>6.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/F</td>
</tr>
<tr>
<td>8.013</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/I0</td>
</tr>
<tr>
<td>9.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/I2</td>
</tr>
<tr>
<td>9.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/F</td>
</tr>
<tr>
<td>10.688</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/I1</td>
</tr>
<tr>
<td>11.787</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/align_cnt_3_s8/F</td>
</tr>
<tr>
<td>12.608</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_1_s4/I3</td>
</tr>
<tr>
<td>13.669</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_1_s4/F</td>
</tr>
<tr>
<td>14.006</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>25.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>25.529</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.935, 44.181%; route: 7.040, 52.407%; tC2Q: 0.458, 3.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>4.134</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/I2</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/I3</td>
</tr>
<tr>
<td>6.270</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/F</td>
</tr>
<tr>
<td>7.114</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s12/I3</td>
</tr>
<tr>
<td>8.213</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s12/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s5/I1</td>
</tr>
<tr>
<td>10.111</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s5/F</td>
</tr>
<tr>
<td>11.278</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_5_s0/CLK</td>
</tr>
<tr>
<td>22.801</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 50.882%; route: 3.684, 43.683%; tC2Q: 0.458, 5.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/B_align_14_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/I1</td>
</tr>
<tr>
<td>4.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s79/F</td>
</tr>
<tr>
<td>5.455</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/I2</td>
</tr>
<tr>
<td>6.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s62/F</td>
</tr>
<tr>
<td>8.013</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/I0</td>
</tr>
<tr>
<td>9.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s47/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/I2</td>
</tr>
<tr>
<td>9.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s38/F</td>
</tr>
<tr>
<td>10.688</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s34/I0</td>
</tr>
<tr>
<td>11.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s34/F</td>
</tr>
<tr>
<td>13.009</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s33/I0</td>
</tr>
<tr>
<td>13.635</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n853_s33/F</td>
</tr>
<tr>
<td>13.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>25.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>25.172</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.433, 41.591%; route: 7.172, 54.900%; tC2Q: 0.458, 3.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>4.134</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/I2</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/I3</td>
</tr>
<tr>
<td>6.270</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/F</td>
</tr>
<tr>
<td>7.114</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s12/I3</td>
</tr>
<tr>
<td>8.213</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s12/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s5/I1</td>
</tr>
<tr>
<td>10.111</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s5/F</td>
</tr>
<tr>
<td>11.219</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_4_s0/CLK</td>
</tr>
<tr>
<td>22.801</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 51.238%; route: 3.625, 43.290%; tC2Q: 0.458, 5.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>4.134</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/I2</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/I3</td>
</tr>
<tr>
<td>6.270</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/F</td>
</tr>
<tr>
<td>7.114</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s12/I3</td>
</tr>
<tr>
<td>8.213</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s12/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s5/I1</td>
</tr>
<tr>
<td>10.111</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s5/F</td>
</tr>
<tr>
<td>11.219</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0/CLK</td>
</tr>
<tr>
<td>22.801</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 51.238%; route: 3.625, 43.290%; tC2Q: 0.458, 5.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/stop_condition_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/stop_condition_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/stop_condition_s0/Q</td>
</tr>
<tr>
<td>4.599</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s12/I1</td>
</tr>
<tr>
<td>5.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s12/F</td>
</tr>
<tr>
<td>6.263</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_add_flag_s5/I2</td>
</tr>
<tr>
<td>7.295</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_add_flag_s5/F</td>
</tr>
<tr>
<td>8.116</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1118_s23/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1118_s23/F</td>
</tr>
<tr>
<td>10.036</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1118_s20/I2</td>
</tr>
<tr>
<td>10.858</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1118_s20/F</td>
</tr>
<tr>
<td>10.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2/CLK</td>
</tr>
<tr>
<td>22.445</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 47.112%; route: 3.780, 47.169%; tC2Q: 0.458, 5.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>4.134</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/I2</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s10/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/I3</td>
</tr>
<tr>
<td>6.270</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s8/F</td>
</tr>
<tr>
<td>7.114</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s12/I3</td>
</tr>
<tr>
<td>8.213</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n650_s12/F</td>
</tr>
<tr>
<td>10.036</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n651_s2/I1</td>
</tr>
<tr>
<td>10.858</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n651_s2/F</td>
</tr>
<tr>
<td>10.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.845</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0/CLK</td>
</tr>
<tr>
<td>22.445</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 50.569%; route: 3.502, 43.711%; tC2Q: 0.458, 5.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 91.425%; route: 0.244, 8.575%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_tmds_clk_p_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_3_s1/Q</td>
</tr>
<tr>
<td>1.425</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_tmds_clk_p_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>3.223</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/CLK</td>
</tr>
<tr>
<td>3.253</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
<tr>
<td>3.265</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.461%; tC2Q: 0.333, 36.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 59.650%; route: 1.300, 40.350%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_tmds_clk_p_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_2_s1/Q</td>
</tr>
<tr>
<td>1.426</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_tmds_clk_p_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>3.223</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/CLK</td>
</tr>
<tr>
<td>3.253</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
<tr>
<td>3.265</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.472%; tC2Q: 0.333, 36.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 59.650%; route: 1.300, 40.350%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_tmds_clk_p_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_0_s1/Q</td>
</tr>
<tr>
<td>1.427</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_tmds_clk_p_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>3.223</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/CLK</td>
</tr>
<tr>
<td>3.253</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
<tr>
<td>3.265</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 63.530%; tC2Q: 0.333, 36.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 59.650%; route: 1.300, 40.350%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_tmds_clk_p_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>56</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>1.430</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_tmds_clk_p_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>3.223</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4/CLK</td>
</tr>
<tr>
<td>3.253</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
<tr>
<td>3.265</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.583, 63.633%; tC2Q: 0.333, 36.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 59.650%; route: 1.300, 40.350%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_tmds_clk_p_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_tmds_clk_p_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_tmds_clk_p_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>3.223</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s2/CLK</td>
</tr>
<tr>
<td>3.556</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s2/Q</td>
</tr>
<tr>
<td>3.558</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s10/I0</td>
</tr>
<tr>
<td>3.930</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s10/F</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_tmds_clk_p_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>3.223</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s2/CLK</td>
</tr>
<tr>
<td>3.223</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/Align_sta_d1_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 59.650%; route: 1.300, 40.350%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 59.650%; route: 1.300, 40.350%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0/CLK</td>
</tr>
<tr>
<td>2.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0/Q</td>
</tr>
<tr>
<td>2.443</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n640_s4/I1</td>
</tr>
<tr>
<td>2.815</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/n640_s4/F</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0/CLK</td>
</tr>
<tr>
<td>2.107</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 91.239%; route: 0.185, 8.761%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 91.239%; route: 0.185, 8.761%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_tmds_b/ctrl0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_tmds_b/ctrl0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_tmds_b/ctrl0_s4/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C24[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_tmds_b/ctrl0_s4/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_tmds_b/n90_s8/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_tmds_b/n90_s8/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_tmds_b/ctrl0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_tmds_b/ctrl0_s4/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_tmds_b/ctrl0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_3_s3/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_3_s3/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n2093_s4/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n2093_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_3_s3/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_16_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_16_s3/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C20[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_16_s3/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n2080_s4/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n2080_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_16_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_16_s3/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C21[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_2_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n2094_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n2094_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_5_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n2091_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n2091_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/lock_lost_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_5_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1376_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1376_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C19[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_12_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1501_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1501_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_27_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_27_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1486_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1486_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_27_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/nomatch_dog_cnt_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n975_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n975_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n974_s1/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n974_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_19_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n958_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n958_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_21_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n956_s1/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n956_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_31_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n946_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n946_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/search_dog_cnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/pllrst_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/pllrst_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_tmds_clk_p_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_tmds_clk_p_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_tmds_clk_p_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>3.223</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/pllrst_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.556</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/pllrst_cnt_0_s2/Q</td>
</tr>
<tr>
<td>3.560</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1780_s3/I0</td>
</tr>
<tr>
<td>3.932</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1780_s3/F</td>
</tr>
<tr>
<td>3.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/pllrst_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_tmds_clk_p_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOT42</td>
<td>your_instance_name/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>3.223</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/pllrst_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.223</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/pllrst_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 59.650%; route: 1.300, 40.350%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 59.650%; route: 1.300, 40.350%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1430_s1/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1430_s1/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_chk_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_chk_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1378_s3/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1378_s3/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_7_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1374_s1/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1374_s1/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/r_code_clk_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1310_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1310_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1308_s1/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/n1308_s1/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>267</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>your_instance_name/dvi2rgb_inst/u_Data_Aligning_Auto/g_chk_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.355</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.752</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.355</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.752</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.355</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.752</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.355</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_negedge_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.752</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_negedge_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_negedge_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.355</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.752</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.355</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.752</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.355</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_posedge_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.752</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_posedge_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_posedge_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.355</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.752</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.355</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.752</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.355</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.752</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.107</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/i2c_slave_wrapper_inst/u_i2c_slave/in_reg_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>267</td>
<td>O_rgb_clk_o_d</td>
<td>11.066</td>
<td>0.659</td>
</tr>
<tr>
<td>68</td>
<td>align_cnt[1]</td>
<td>14.315</td>
<td>2.806</td>
</tr>
<tr>
<td>68</td>
<td>b_chk_cnt_2_13</td>
<td>15.424</td>
<td>3.110</td>
</tr>
<tr>
<td>64</td>
<td>align_cnt[0]</td>
<td>13.347</td>
<td>2.635</td>
</tr>
<tr>
<td>56</td>
<td>Align_sta[1]</td>
<td>15.424</td>
<td>3.294</td>
</tr>
<tr>
<td>51</td>
<td>slow_clk_d</td>
<td>10.547</td>
<td>0.661</td>
</tr>
<tr>
<td>40</td>
<td>align_cnt[3]</td>
<td>12.895</td>
<td>3.786</td>
</tr>
<tr>
<td>35</td>
<td>align_cnt[2]</td>
<td>14.831</td>
<td>2.808</td>
</tr>
<tr>
<td>32</td>
<td>n977_10</td>
<td>18.723</td>
<td>1.869</td>
</tr>
<tr>
<td>22</td>
<td>w_r_flag</td>
<td>11.633</td>
<td>1.357</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C21</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C29</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C25</td>
<td>80.56%</td>
</tr>
<tr>
<td>R18C20</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C33</td>
<td>73.61%</td>
</tr>
<tr>
<td>R14C15</td>
<td>73.61%</td>
</tr>
<tr>
<td>R14C13</td>
<td>72.22%</td>
</tr>
<tr>
<td>R12C15</td>
<td>70.83%</td>
</tr>
<tr>
<td>R16C14</td>
<td>70.83%</td>
</tr>
<tr>
<td>R17C25</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
