INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/imports/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register_file_8x4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_top
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sim_1/imports/Lab7_RegisterFile/tb_registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_registerfile
WARNING: [VRFC 10-2096] empty statement in sequential block [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sim_1/imports/Lab7_RegisterFile/tb_registerfile.v:33]
WARNING: [VRFC 10-965] invalid size of integer constant literal [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sim_1/imports/Lab7_RegisterFile/tb_registerfile.v:133]
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
