// Seed: 2619175335
`define pp_6 0
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1
    , id_6,
    output id_2,
    output logic id_3,
    output logic id_4,
    output logic id_5
);
  type_10(
      1, 1, 1
  );
  assign id_3 = id_0 ^ id_1 ? 1 : (1'b0);
endmodule
