///------------------------------------------------------------------------------
///                                                                              
///  INTEL CONFIDENTIAL                                                          
///                                                                              
///  Copyright 2018 Intel Corporation All Rights Reserved.                 
///                                                                              
///  The source code contained or described herein and all documents related     
///  to the source code ("Material") are owned by Intel Corporation or its    
///  suppliers or licensors. Title to the Material remains with Intel            
///  Corporation or its suppliers and licensors. The Material contains trade     
///  secrets and proprietary and confidential information of Intel or its        
///  suppliers and licensors. The Material is protected by worldwide copyright   
///  and trade secret laws and treaty provisions. No part of the Material may    
///  be used, copied, reproduced, modified, published, uploaded, posted,         
///  transmitted, distributed, or disclosed in any way without Intel's prior     
///  express written permission.                                                 
///                                                                              
///  No license under any patent, copyright, trade secret or other intellectual  
///  property right is granted to or conferred upon you by disclosure or         
///  delivery of the Materials, either expressly, by implication, inducement,    
///  estoppel or otherwise. Any license under such intellectual property rights  
///  must be express and approved by Intel in writing.                           
///                                                                              
///------------------------------------------------------------------------------
///  Auto-generated by ngen. please do not hand edit
///------------------------------------------------------------------------------
// -- Author       : Copy from Steve Olson <steve.olson.com> 
// -- Project Name : MBY 
// -- Description  : GCM memory wrapper netlist. 
// ------------------------------------------------------------------- 

module mby_gcm_gen_mem (
input i_reset, 
mby_gcm_mem_if.rx_uc_cnt            rx_uc_cnt_if, 
mby_gcm_mem_if.rx_uc_wm             rx_uc_wm_if, 
mby_gcm_mem_if.rx_mc_cnt            rx_mc_cnt_if, 
mby_gcm_mem_if.rx_mc_wm             rx_mc_wm_if, 
mby_gcm_mem_if.rx_uc_sm_cnt         rx_uc_sm_cnt_if, 
mby_gcm_mem_if.rx_uc_sm_wm          rx_uc_sm_wm_if, 
mby_gcm_mem_if.rx_mc_sm_cnt         rx_mc_sm_cnt_if, 
mby_gcm_mem_if.rx_mc_sm_wm          rx_mc_sm_wm_if, 
mby_gcm_mem_if.tx_uc_sm_cnt         tx_uc_sm_cnt_if, 
mby_gcm_mem_if.tx_uc_sm_wm          tx_uc_sm_wm_if, 
//Input List
input                   cclk,                                     
input            [5:0]  fary_ffuse_data_misc_rf,                  
input                   fary_pwren_b_rf,                          
input                   fdfx_lbist_test_mode,                     
input                   fscan_byprst_b,                           
input           [31:0]  fscan_ram_awt_mode,                       
input           [31:0]  fscan_ram_awt_ren,                        
input           [31:0]  fscan_ram_awt_wen,                        
input           [31:0]  fscan_ram_bypsel,                         
input                   fscan_ram_init_en,                        
input                   fscan_ram_init_val,                       
input           [31:0]  fscan_ram_odis_b,                         
input                   fscan_ram_rddis_b,                        
input                   fscan_ram_wrdis_b,                        
input                   fscan_rstbypen,                           
input                   mclk,                                     

//Output List
output                  aary_pwren_b_rf                           
);

logic  [96:0] gcm_rx_mc_cnt_0_from_mem;       
logic [111:0] gcm_rx_mc_cnt_0_to_mem;         
logic  [96:0] gcm_rx_mc_cnt_10_from_mem;      
logic [111:0] gcm_rx_mc_cnt_10_to_mem;        
logic  [96:0] gcm_rx_mc_cnt_11_from_mem;      
logic [111:0] gcm_rx_mc_cnt_11_to_mem;        
logic  [96:0] gcm_rx_mc_cnt_12_from_mem;      
logic [111:0] gcm_rx_mc_cnt_12_to_mem;        
logic  [96:0] gcm_rx_mc_cnt_13_from_mem;      
logic [111:0] gcm_rx_mc_cnt_13_to_mem;        
logic  [96:0] gcm_rx_mc_cnt_14_from_mem;      
logic [111:0] gcm_rx_mc_cnt_14_to_mem;        
logic  [96:0] gcm_rx_mc_cnt_15_from_mem;      
logic [111:0] gcm_rx_mc_cnt_15_to_mem;        
logic  [96:0] gcm_rx_mc_cnt_1_from_mem;       
logic [111:0] gcm_rx_mc_cnt_1_to_mem;         
logic  [96:0] gcm_rx_mc_cnt_2_from_mem;       
logic [111:0] gcm_rx_mc_cnt_2_to_mem;         
logic  [96:0] gcm_rx_mc_cnt_3_from_mem;       
logic [111:0] gcm_rx_mc_cnt_3_to_mem;         
logic  [96:0] gcm_rx_mc_cnt_4_from_mem;       
logic [111:0] gcm_rx_mc_cnt_4_to_mem;         
logic  [96:0] gcm_rx_mc_cnt_5_from_mem;       
logic [111:0] gcm_rx_mc_cnt_5_to_mem;         
logic  [96:0] gcm_rx_mc_cnt_6_from_mem;       
logic [111:0] gcm_rx_mc_cnt_6_to_mem;         
logic  [96:0] gcm_rx_mc_cnt_7_from_mem;       
logic [111:0] gcm_rx_mc_cnt_7_to_mem;         
logic  [96:0] gcm_rx_mc_cnt_8_from_mem;       
logic [111:0] gcm_rx_mc_cnt_8_to_mem;         
logic  [96:0] gcm_rx_mc_cnt_9_from_mem;       
logic [111:0] gcm_rx_mc_cnt_9_to_mem;         
logic  [32:0] gcm_rx_mc_sm_cnt_from_mem;      
logic  [49:0] gcm_rx_mc_sm_cnt_to_mem;        
logic  [54:0] gcm_rx_mc_sm_wm_from_mem;       
logic  [67:0] gcm_rx_mc_sm_wm_to_mem;         
logic  [76:0] gcm_rx_mc_wm_0_from_mem;        
logic  [90:0] gcm_rx_mc_wm_0_to_mem;          
logic  [76:0] gcm_rx_mc_wm_10_from_mem;       
logic  [90:0] gcm_rx_mc_wm_10_to_mem;         
logic  [76:0] gcm_rx_mc_wm_11_from_mem;       
logic  [90:0] gcm_rx_mc_wm_11_to_mem;         
logic  [76:0] gcm_rx_mc_wm_12_from_mem;       
logic  [90:0] gcm_rx_mc_wm_12_to_mem;         
logic  [76:0] gcm_rx_mc_wm_13_from_mem;       
logic  [90:0] gcm_rx_mc_wm_13_to_mem;         
logic  [76:0] gcm_rx_mc_wm_14_from_mem;       
logic  [90:0] gcm_rx_mc_wm_14_to_mem;         
logic  [76:0] gcm_rx_mc_wm_15_from_mem;       
logic  [90:0] gcm_rx_mc_wm_15_to_mem;         
logic  [76:0] gcm_rx_mc_wm_1_from_mem;        
logic  [90:0] gcm_rx_mc_wm_1_to_mem;          
logic  [76:0] gcm_rx_mc_wm_2_from_mem;        
logic  [90:0] gcm_rx_mc_wm_2_to_mem;          
logic  [76:0] gcm_rx_mc_wm_3_from_mem;        
logic  [90:0] gcm_rx_mc_wm_3_to_mem;          
logic  [76:0] gcm_rx_mc_wm_4_from_mem;        
logic  [90:0] gcm_rx_mc_wm_4_to_mem;          
logic  [76:0] gcm_rx_mc_wm_5_from_mem;        
logic  [90:0] gcm_rx_mc_wm_5_to_mem;          
logic  [76:0] gcm_rx_mc_wm_6_from_mem;        
logic  [90:0] gcm_rx_mc_wm_6_to_mem;          
logic  [76:0] gcm_rx_mc_wm_7_from_mem;        
logic  [90:0] gcm_rx_mc_wm_7_to_mem;          
logic  [76:0] gcm_rx_mc_wm_8_from_mem;        
logic  [90:0] gcm_rx_mc_wm_8_to_mem;          
logic  [76:0] gcm_rx_mc_wm_9_from_mem;        
logic  [90:0] gcm_rx_mc_wm_9_to_mem;          
logic [192:0] gcm_rx_uc_cnt_0_from_mem;       
logic [208:0] gcm_rx_uc_cnt_0_to_mem;         
logic [192:0] gcm_rx_uc_cnt_10_from_mem;      
logic [208:0] gcm_rx_uc_cnt_10_to_mem;        
logic [192:0] gcm_rx_uc_cnt_11_from_mem;      
logic [208:0] gcm_rx_uc_cnt_11_to_mem;        
logic [192:0] gcm_rx_uc_cnt_12_from_mem;      
logic [208:0] gcm_rx_uc_cnt_12_to_mem;        
logic [192:0] gcm_rx_uc_cnt_13_from_mem;      
logic [208:0] gcm_rx_uc_cnt_13_to_mem;        
logic [192:0] gcm_rx_uc_cnt_14_from_mem;      
logic [208:0] gcm_rx_uc_cnt_14_to_mem;        
logic [192:0] gcm_rx_uc_cnt_15_from_mem;      
logic [208:0] gcm_rx_uc_cnt_15_to_mem;        
logic [192:0] gcm_rx_uc_cnt_1_from_mem;       
logic [208:0] gcm_rx_uc_cnt_1_to_mem;         
logic [192:0] gcm_rx_uc_cnt_2_from_mem;       
logic [208:0] gcm_rx_uc_cnt_2_to_mem;         
logic [192:0] gcm_rx_uc_cnt_3_from_mem;       
logic [208:0] gcm_rx_uc_cnt_3_to_mem;         
logic [192:0] gcm_rx_uc_cnt_4_from_mem;       
logic [208:0] gcm_rx_uc_cnt_4_to_mem;         
logic [192:0] gcm_rx_uc_cnt_5_from_mem;       
logic [208:0] gcm_rx_uc_cnt_5_to_mem;         
logic [192:0] gcm_rx_uc_cnt_6_from_mem;       
logic [208:0] gcm_rx_uc_cnt_6_to_mem;         
logic [192:0] gcm_rx_uc_cnt_7_from_mem;       
logic [208:0] gcm_rx_uc_cnt_7_to_mem;         
logic [192:0] gcm_rx_uc_cnt_8_from_mem;       
logic [208:0] gcm_rx_uc_cnt_8_to_mem;         
logic [192:0] gcm_rx_uc_cnt_9_from_mem;       
logic [208:0] gcm_rx_uc_cnt_9_to_mem;         
logic  [26:0] gcm_rx_uc_sm_cnt_from_mem;      
logic  [45:0] gcm_rx_uc_sm_cnt_to_mem;        
logic  [47:0] gcm_rx_uc_sm_wm_from_mem;       
logic  [61:0] gcm_rx_uc_sm_wm_to_mem;         
logic  [76:0] gcm_rx_uc_wm_0_from_mem;        
logic  [91:0] gcm_rx_uc_wm_0_to_mem;          
logic  [76:0] gcm_rx_uc_wm_10_from_mem;       
logic  [91:0] gcm_rx_uc_wm_10_to_mem;         
logic  [76:0] gcm_rx_uc_wm_11_from_mem;       
logic  [91:0] gcm_rx_uc_wm_11_to_mem;         
logic  [76:0] gcm_rx_uc_wm_12_from_mem;       
logic  [91:0] gcm_rx_uc_wm_12_to_mem;         
logic  [76:0] gcm_rx_uc_wm_13_from_mem;       
logic  [91:0] gcm_rx_uc_wm_13_to_mem;         
logic  [76:0] gcm_rx_uc_wm_14_from_mem;       
logic  [91:0] gcm_rx_uc_wm_14_to_mem;         
logic  [76:0] gcm_rx_uc_wm_15_from_mem;       
logic  [91:0] gcm_rx_uc_wm_15_to_mem;         
logic  [76:0] gcm_rx_uc_wm_1_from_mem;        
logic  [91:0] gcm_rx_uc_wm_1_to_mem;          
logic  [76:0] gcm_rx_uc_wm_2_from_mem;        
logic  [91:0] gcm_rx_uc_wm_2_to_mem;          
logic  [76:0] gcm_rx_uc_wm_3_from_mem;        
logic  [91:0] gcm_rx_uc_wm_3_to_mem;          
logic  [76:0] gcm_rx_uc_wm_4_from_mem;        
logic  [91:0] gcm_rx_uc_wm_4_to_mem;          
logic  [76:0] gcm_rx_uc_wm_5_from_mem;        
logic  [91:0] gcm_rx_uc_wm_5_to_mem;          
logic  [76:0] gcm_rx_uc_wm_6_from_mem;        
logic  [91:0] gcm_rx_uc_wm_6_to_mem;          
logic  [76:0] gcm_rx_uc_wm_7_from_mem;        
logic  [91:0] gcm_rx_uc_wm_7_to_mem;          
logic  [76:0] gcm_rx_uc_wm_8_from_mem;        
logic  [91:0] gcm_rx_uc_wm_8_to_mem;          
logic  [76:0] gcm_rx_uc_wm_9_from_mem;        
logic  [91:0] gcm_rx_uc_wm_9_to_mem;          
logic  [32:0] gcm_tx_uc_sm_cnt_from_mem;      
logic  [53:0] gcm_tx_uc_sm_cnt_to_mem;        
logic  [54:0] gcm_tx_uc_sm_wm_from_mem;       
logic  [69:0] gcm_tx_uc_sm_wm_to_mem;         
logic reset_n; 
assign reset_n = !i_reset;


// module gcm_shells_wrapper    from gcm_shells_wrapper using gcm_shells_wrapper.map 
gcm_shells_wrapper    gcm_shells_wrapper(
/* Interface .tx_uc_sm_cnt_wr_data  */ .tx_uc_sm_cnt_wr_data        (tx_uc_sm_cnt_if.tx_uc_sm_cnt_wr_data),      
/* Interface .tx_uc_sm_cnt_wr_en    */ .tx_uc_sm_cnt_wr_en          (tx_uc_sm_cnt_if.tx_uc_sm_cnt_wr_en),        
/* Interface .tx_uc_sm_wm_adr       */ .tx_uc_sm_wm_adr             (tx_uc_sm_wm_if.tx_uc_sm_wm_adr),            
/* input  logic                     */ .tx_uc_sm_wm_mem_ls_enter    (1'b0),                                      
/* input  logic                     */ .unified_regs_rd             (1'b1),                                      
/* input  logic              [31:0] */ .unified_regs_wr_data        ('h0),                                       
/* input  logic                     */ .GCM_ECC_COR_ERR_reg_sel     (1'b0),                                      
/* input  logic                     */ .GCM_ECC_UNCOR_ERR_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_0_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_0_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_10_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_10_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_11_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_11_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_12_CFG_reg_sel    (1'b0),                                      
/* Interface .tx_uc_sm_wm_rd_en     */ .tx_uc_sm_wm_rd_en           (tx_uc_sm_wm_if.tx_uc_sm_wm_rd_en),          
/* Interface .tx_uc_sm_wm_wr_data   */ .tx_uc_sm_wm_wr_data         (tx_uc_sm_wm_if.tx_uc_sm_wm_wr_data),        
/* Interface .tx_uc_sm_wm_wr_en     */ .tx_uc_sm_wm_wr_en           (tx_uc_sm_wm_if.tx_uc_sm_wm_wr_en),          
/* Interface .rx_uc_sm_wm_wr_en     */ .rx_uc_sm_wm_wr_en           (rx_uc_sm_wm_if.rx_uc_sm_wm_wr_en),          
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_0_adr              (rx_uc_wm_if.rx_uc_wm_adr[0]),               
/* input  logic                     */ .rx_uc_wm_0_mem_ls_enter     (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_0_rd_en            (rx_uc_wm_if.rx_uc_wm_rd_en[0]),             
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_15_wr_data         (rx_mc_wm_if.rx_mc_wm_wr_data[15]),          
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_15_wr_en           (rx_mc_wm_if.rx_mc_wm_wr_en[15]),            
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_1_adr              (rx_mc_wm_if.rx_mc_wm_adr[1]),               
/* input  logic                     */ .rx_mc_wm_1_mem_ls_enter     (1'b0),                                      
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_14_wr_adr         (rx_uc_cnt_if.rx_uc_cnt_wr_adr[14]),         
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_14_wr_bwe         (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[14]),         
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_14_wr_data        (rx_uc_cnt_if.rx_uc_cnt_wr_data[14]),        
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_14_wr_en          (rx_uc_cnt_if.rx_uc_cnt_wr_en[14]),          
/* input  logic              [76:0] */ .gcm_rx_mc_wm_10_from_mem    (gcm_rx_mc_wm_10_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_mc_wm_11_from_mem    (gcm_rx_mc_wm_11_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_mc_wm_12_from_mem    (gcm_rx_mc_wm_12_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_mc_wm_13_from_mem    (gcm_rx_mc_wm_13_from_mem),                  
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_2_wr_data         (rx_mc_cnt_if.rx_mc_cnt_wr_data[2]),         
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_2_wr_en           (rx_mc_cnt_if.rx_mc_cnt_wr_en[2]),           
/* input  logic                     */ .rx_mc_cnt_3_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_3_rd_adr          (rx_mc_cnt_if.rx_mc_cnt_rd_adr[3]),          
/* input  logic                     */ .RX_UC_CNT_11_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_11_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_12_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_12_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_12_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_13_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_13_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_14_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_14_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_15_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_15_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_1_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_1_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_2_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_2_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_3_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_3_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_4_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_4_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_5_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_5_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_6_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_6_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_7_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_7_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_8_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_8_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_9_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_CNT_9_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_SM_CNT_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_MC_SM_CNT_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_MC_SM_WM_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_SM_WM_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_0_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_0_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_10_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_10_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_11_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_11_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_12_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_12_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_13_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_13_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_14_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_14_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_15_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_15_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_1_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_1_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_2_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_2_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_3_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_3_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_4_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_4_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_5_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_5_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_6_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_6_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_7_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_7_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_8_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_8_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_9_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_MC_WM_9_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_0_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_0_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_10_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_10_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_13_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_13_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_14_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_14_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_15_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_15_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_1_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_1_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_2_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_2_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_3_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_3_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_4_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_4_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_5_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_5_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_6_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_6_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_7_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_7_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_8_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_8_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_9_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_CNT_9_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_SM_CNT_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .RX_UC_SM_CNT_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .RX_UC_SM_WM_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_SM_WM_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_0_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_0_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_10_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_10_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_11_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_11_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_12_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_12_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_13_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_13_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_14_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_14_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_15_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_15_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_1_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_1_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_2_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_2_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_3_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_3_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_4_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_4_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_5_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_5_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_6_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_6_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_7_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_7_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_8_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_8_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_9_CFG_reg_sel      (1'b0),                                      
/* input  logic                     */ .RX_UC_WM_9_STATUS_reg_sel   (1'b0),                                      
/* input  logic                     */ .TX_UC_SM_CNT_CFG_reg_sel    (1'b0),                                      
/* input  logic                     */ .TX_UC_SM_CNT_STATUS_reg_sel (1'b0),                                      
/* input  logic                     */ .TX_UC_SM_WM_CFG_reg_sel     (1'b0),                                      
/* input  logic                     */ .TX_UC_SM_WM_STATUS_reg_sel  (1'b0),                                      
/* input  logic                     */ .clk                         (mclk),                                      
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_0_from_mem    (gcm_rx_mc_cnt_0_from_mem),                  
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_10_from_mem   (gcm_rx_mc_cnt_10_from_mem),                 
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_11_from_mem   (gcm_rx_mc_cnt_11_from_mem),                 
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_12_from_mem   (gcm_rx_mc_cnt_12_from_mem),                 
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_13_from_mem   (gcm_rx_mc_cnt_13_from_mem),                 
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_14_from_mem   (gcm_rx_mc_cnt_14_from_mem),                 
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_15_from_mem   (gcm_rx_mc_cnt_15_from_mem),                 
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_1_from_mem    (gcm_rx_mc_cnt_1_from_mem),                  
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_2_from_mem    (gcm_rx_mc_cnt_2_from_mem),                  
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_3_from_mem    (gcm_rx_mc_cnt_3_from_mem),                  
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_4_from_mem    (gcm_rx_mc_cnt_4_from_mem),                  
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_5_from_mem    (gcm_rx_mc_cnt_5_from_mem),                  
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_6_from_mem    (gcm_rx_mc_cnt_6_from_mem),                  
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_7_from_mem    (gcm_rx_mc_cnt_7_from_mem),                  
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_8_from_mem    (gcm_rx_mc_cnt_8_from_mem),                  
/* input  logic              [96:0] */ .gcm_rx_mc_cnt_9_from_mem    (gcm_rx_mc_cnt_9_from_mem),                  
/* input  logic              [32:0] */ .gcm_rx_mc_sm_cnt_from_mem   (gcm_rx_mc_sm_cnt_from_mem),                 
/* input  logic              [54:0] */ .gcm_rx_mc_sm_wm_from_mem    (gcm_rx_mc_sm_wm_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_mc_wm_0_from_mem     (gcm_rx_mc_wm_0_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_mc_wm_14_from_mem    (gcm_rx_mc_wm_14_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_mc_wm_15_from_mem    (gcm_rx_mc_wm_15_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_mc_wm_1_from_mem     (gcm_rx_mc_wm_1_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_mc_wm_2_from_mem     (gcm_rx_mc_wm_2_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_mc_wm_3_from_mem     (gcm_rx_mc_wm_3_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_mc_wm_4_from_mem     (gcm_rx_mc_wm_4_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_mc_wm_5_from_mem     (gcm_rx_mc_wm_5_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_mc_wm_6_from_mem     (gcm_rx_mc_wm_6_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_mc_wm_7_from_mem     (gcm_rx_mc_wm_7_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_mc_wm_8_from_mem     (gcm_rx_mc_wm_8_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_mc_wm_9_from_mem     (gcm_rx_mc_wm_9_from_mem),                   
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_0_from_mem    (gcm_rx_uc_cnt_0_from_mem),                  
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_10_from_mem   (gcm_rx_uc_cnt_10_from_mem),                 
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_11_from_mem   (gcm_rx_uc_cnt_11_from_mem),                 
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_12_from_mem   (gcm_rx_uc_cnt_12_from_mem),                 
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_13_from_mem   (gcm_rx_uc_cnt_13_from_mem),                 
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_14_from_mem   (gcm_rx_uc_cnt_14_from_mem),                 
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_15_from_mem   (gcm_rx_uc_cnt_15_from_mem),                 
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_1_from_mem    (gcm_rx_uc_cnt_1_from_mem),                  
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_2_from_mem    (gcm_rx_uc_cnt_2_from_mem),                  
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_3_from_mem    (gcm_rx_uc_cnt_3_from_mem),                  
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_4_from_mem    (gcm_rx_uc_cnt_4_from_mem),                  
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_5_from_mem    (gcm_rx_uc_cnt_5_from_mem),                  
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_6_from_mem    (gcm_rx_uc_cnt_6_from_mem),                  
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_7_from_mem    (gcm_rx_uc_cnt_7_from_mem),                  
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_8_from_mem    (gcm_rx_uc_cnt_8_from_mem),                  
/* input  logic             [192:0] */ .gcm_rx_uc_cnt_9_from_mem    (gcm_rx_uc_cnt_9_from_mem),                  
/* input  logic              [26:0] */ .gcm_rx_uc_sm_cnt_from_mem   (gcm_rx_uc_sm_cnt_from_mem),                 
/* input  logic              [47:0] */ .gcm_rx_uc_sm_wm_from_mem    (gcm_rx_uc_sm_wm_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_uc_wm_0_from_mem     (gcm_rx_uc_wm_0_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_uc_wm_10_from_mem    (gcm_rx_uc_wm_10_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_uc_wm_11_from_mem    (gcm_rx_uc_wm_11_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_uc_wm_12_from_mem    (gcm_rx_uc_wm_12_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_uc_wm_13_from_mem    (gcm_rx_uc_wm_13_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_uc_wm_14_from_mem    (gcm_rx_uc_wm_14_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_uc_wm_15_from_mem    (gcm_rx_uc_wm_15_from_mem),                  
/* input  logic              [76:0] */ .gcm_rx_uc_wm_1_from_mem     (gcm_rx_uc_wm_1_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_uc_wm_2_from_mem     (gcm_rx_uc_wm_2_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_uc_wm_3_from_mem     (gcm_rx_uc_wm_3_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_uc_wm_4_from_mem     (gcm_rx_uc_wm_4_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_uc_wm_5_from_mem     (gcm_rx_uc_wm_5_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_uc_wm_6_from_mem     (gcm_rx_uc_wm_6_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_uc_wm_7_from_mem     (gcm_rx_uc_wm_7_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_uc_wm_8_from_mem     (gcm_rx_uc_wm_8_from_mem),                   
/* input  logic              [76:0] */ .gcm_rx_uc_wm_9_from_mem     (gcm_rx_uc_wm_9_from_mem),                   
/* input  logic              [32:0] */ .gcm_tx_uc_sm_cnt_from_mem   (gcm_tx_uc_sm_cnt_from_mem),                 
/* input  logic              [54:0] */ .gcm_tx_uc_sm_wm_from_mem    (gcm_tx_uc_sm_wm_from_mem),                  
/* input  logic                     */ .reset_n                     (reset_n),                                   
/* input  logic                     */ .rx_mc_cnt_0_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_0_rd_adr          (rx_mc_cnt_if.rx_mc_cnt_rd_adr[0]),          
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_0_rd_en           (rx_mc_cnt_if.rx_mc_cnt_rd_en[0]),           
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_0_wr_adr          (rx_mc_cnt_if.rx_mc_cnt_wr_adr[0]),          
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_0_wr_data         (rx_mc_cnt_if.rx_mc_cnt_wr_data[0]),         
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_0_wr_en           (rx_mc_cnt_if.rx_mc_cnt_wr_en[0]),           
/* input  logic                     */ .rx_mc_cnt_10_mem_ls_enter   (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_10_rd_adr         (rx_mc_cnt_if.rx_mc_cnt_rd_adr[10]),         
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_10_rd_en          (rx_mc_cnt_if.rx_mc_cnt_rd_en[10]),          
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_10_wr_adr         (rx_mc_cnt_if.rx_mc_cnt_wr_adr[10]),         
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_10_wr_data        (rx_mc_cnt_if.rx_mc_cnt_wr_data[10]),        
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_10_wr_en          (rx_mc_cnt_if.rx_mc_cnt_wr_en[10]),          
/* input  logic                     */ .rx_mc_cnt_11_mem_ls_enter   (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_11_rd_adr         (rx_mc_cnt_if.rx_mc_cnt_rd_adr[11]),         
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_11_rd_en          (rx_mc_cnt_if.rx_mc_cnt_rd_en[11]),          
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_11_wr_adr         (rx_mc_cnt_if.rx_mc_cnt_wr_adr[11]),         
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_11_wr_data        (rx_mc_cnt_if.rx_mc_cnt_wr_data[11]),        
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_11_wr_en          (rx_mc_cnt_if.rx_mc_cnt_wr_en[11]),          
/* input  logic                     */ .rx_mc_cnt_12_mem_ls_enter   (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_12_rd_adr         (rx_mc_cnt_if.rx_mc_cnt_rd_adr[12]),         
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_12_rd_en          (rx_mc_cnt_if.rx_mc_cnt_rd_en[12]),          
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_12_wr_adr         (rx_mc_cnt_if.rx_mc_cnt_wr_adr[12]),         
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_12_wr_data        (rx_mc_cnt_if.rx_mc_cnt_wr_data[12]),        
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_12_wr_en          (rx_mc_cnt_if.rx_mc_cnt_wr_en[12]),          
/* input  logic                     */ .rx_mc_cnt_13_mem_ls_enter   (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_13_rd_adr         (rx_mc_cnt_if.rx_mc_cnt_rd_adr[13]),         
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_13_rd_en          (rx_mc_cnt_if.rx_mc_cnt_rd_en[13]),          
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_13_wr_adr         (rx_mc_cnt_if.rx_mc_cnt_wr_adr[13]),         
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_13_wr_data        (rx_mc_cnt_if.rx_mc_cnt_wr_data[13]),        
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_13_wr_en          (rx_mc_cnt_if.rx_mc_cnt_wr_en[13]),          
/* input  logic                     */ .rx_mc_cnt_14_mem_ls_enter   (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_14_rd_adr         (rx_mc_cnt_if.rx_mc_cnt_rd_adr[14]),         
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_14_rd_en          (rx_mc_cnt_if.rx_mc_cnt_rd_en[14]),          
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_14_wr_adr         (rx_mc_cnt_if.rx_mc_cnt_wr_adr[14]),         
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_14_wr_data        (rx_mc_cnt_if.rx_mc_cnt_wr_data[14]),        
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_14_wr_en          (rx_mc_cnt_if.rx_mc_cnt_wr_en[14]),          
/* input  logic                     */ .rx_mc_cnt_15_mem_ls_enter   (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_15_rd_adr         (rx_mc_cnt_if.rx_mc_cnt_rd_adr[15]),         
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_15_rd_en          (rx_mc_cnt_if.rx_mc_cnt_rd_en[15]),          
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_15_wr_adr         (rx_mc_cnt_if.rx_mc_cnt_wr_adr[15]),         
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_15_wr_data        (rx_mc_cnt_if.rx_mc_cnt_wr_data[15]),        
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_15_wr_en          (rx_mc_cnt_if.rx_mc_cnt_wr_en[15]),          
/* input  logic                     */ .rx_mc_cnt_1_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_1_rd_adr          (rx_mc_cnt_if.rx_mc_cnt_rd_adr[1]),          
/* Interface .rx_uc_sm_cnt_wr_adr   */ .rx_uc_sm_cnt_wr_adr         (rx_uc_sm_cnt_if.rx_uc_sm_cnt_wr_adr),       
/* Interface .rx_uc_sm_cnt_wr_data  */ .rx_uc_sm_cnt_wr_data        (rx_uc_sm_cnt_if.rx_uc_sm_cnt_wr_data),      
/* Interface .rx_uc_sm_cnt_wr_en    */ .rx_uc_sm_cnt_wr_en          (rx_uc_sm_cnt_if.rx_uc_sm_cnt_wr_en),        
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_1_rd_en           (rx_mc_cnt_if.rx_mc_cnt_rd_en[1]),           
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_1_wr_adr          (rx_mc_cnt_if.rx_mc_cnt_wr_adr[1]),          
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_1_wr_data         (rx_mc_cnt_if.rx_mc_cnt_wr_data[1]),         
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_1_wr_en           (rx_mc_cnt_if.rx_mc_cnt_wr_en[1]),           
/* input  logic                     */ .rx_mc_cnt_2_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_2_rd_adr          (rx_mc_cnt_if.rx_mc_cnt_rd_adr[2]),          
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_2_rd_en           (rx_mc_cnt_if.rx_mc_cnt_rd_en[2]),           
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_2_wr_adr          (rx_mc_cnt_if.rx_mc_cnt_wr_adr[2]),          
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_3_rd_en           (rx_mc_cnt_if.rx_mc_cnt_rd_en[3]),           
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_3_wr_adr          (rx_mc_cnt_if.rx_mc_cnt_wr_adr[3]),          
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_3_wr_data         (rx_mc_cnt_if.rx_mc_cnt_wr_data[3]),         
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_3_wr_en           (rx_mc_cnt_if.rx_mc_cnt_wr_en[3]),           
/* input  logic                     */ .rx_mc_cnt_4_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_4_rd_adr          (rx_mc_cnt_if.rx_mc_cnt_rd_adr[4]),          
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_4_rd_en           (rx_mc_cnt_if.rx_mc_cnt_rd_en[4]),           
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_4_wr_adr          (rx_mc_cnt_if.rx_mc_cnt_wr_adr[4]),          
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_4_wr_data         (rx_mc_cnt_if.rx_mc_cnt_wr_data[4]),         
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_4_wr_en           (rx_mc_cnt_if.rx_mc_cnt_wr_en[4]),           
/* input  logic                     */ .rx_mc_cnt_5_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_5_rd_adr          (rx_mc_cnt_if.rx_mc_cnt_rd_adr[5]),          
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_5_rd_en           (rx_mc_cnt_if.rx_mc_cnt_rd_en[5]),           
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_5_wr_adr          (rx_mc_cnt_if.rx_mc_cnt_wr_adr[5]),          
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_5_wr_data         (rx_mc_cnt_if.rx_mc_cnt_wr_data[5]),         
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_5_wr_en           (rx_mc_cnt_if.rx_mc_cnt_wr_en[5]),           
/* input  logic                     */ .rx_mc_cnt_6_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_6_rd_adr          (rx_mc_cnt_if.rx_mc_cnt_rd_adr[6]),          
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_6_rd_en           (rx_mc_cnt_if.rx_mc_cnt_rd_en[6]),           
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_6_wr_adr          (rx_mc_cnt_if.rx_mc_cnt_wr_adr[6]),          
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_6_wr_data         (rx_mc_cnt_if.rx_mc_cnt_wr_data[6]),         
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_6_wr_en           (rx_mc_cnt_if.rx_mc_cnt_wr_en[6]),           
/* input  logic                     */ .rx_mc_cnt_7_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_7_rd_adr          (rx_mc_cnt_if.rx_mc_cnt_rd_adr[7]),          
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_7_rd_en           (rx_mc_cnt_if.rx_mc_cnt_rd_en[7]),           
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_7_wr_adr          (rx_mc_cnt_if.rx_mc_cnt_wr_adr[7]),          
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_7_wr_data         (rx_mc_cnt_if.rx_mc_cnt_wr_data[7]),         
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_7_wr_en           (rx_mc_cnt_if.rx_mc_cnt_wr_en[7]),           
/* input  logic                     */ .rx_mc_cnt_8_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_8_rd_adr          (rx_mc_cnt_if.rx_mc_cnt_rd_adr[8]),          
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_8_rd_en           (rx_mc_cnt_if.rx_mc_cnt_rd_en[8]),           
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_8_wr_adr          (rx_mc_cnt_if.rx_mc_cnt_wr_adr[8]),          
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_8_wr_data         (rx_mc_cnt_if.rx_mc_cnt_wr_data[8]),         
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_8_wr_en           (rx_mc_cnt_if.rx_mc_cnt_wr_en[8]),           
/* input  logic                     */ .rx_mc_cnt_9_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_cnt_rd_adr      */ .rx_mc_cnt_9_rd_adr          (rx_mc_cnt_if.rx_mc_cnt_rd_adr[9]),          
/* Interface .rx_mc_cnt_rd_en       */ .rx_mc_cnt_9_rd_en           (rx_mc_cnt_if.rx_mc_cnt_rd_en[9]),           
/* Interface .rx_mc_cnt_wr_adr      */ .rx_mc_cnt_9_wr_adr          (rx_mc_cnt_if.rx_mc_cnt_wr_adr[9]),          
/* Interface .rx_mc_cnt_wr_data     */ .rx_mc_cnt_9_wr_data         (rx_mc_cnt_if.rx_mc_cnt_wr_data[9]),         
/* Interface .rx_mc_cnt_wr_en       */ .rx_mc_cnt_9_wr_en           (rx_mc_cnt_if.rx_mc_cnt_wr_en[9]),           
/* input  logic                     */ .rx_mc_sm_cnt_mem_ls_enter   (1'b0),                                      
/* Interface .rx_mc_sm_cnt_rd_adr   */ .rx_mc_sm_cnt_rd_adr         (rx_mc_sm_cnt_if.rx_mc_sm_cnt_rd_adr),       
/* Interface .rx_mc_sm_cnt_rd_en    */ .rx_mc_sm_cnt_rd_en          (rx_mc_sm_cnt_if.rx_mc_sm_cnt_rd_en),        
/* Interface .rx_mc_sm_cnt_wr_adr   */ .rx_mc_sm_cnt_wr_adr         (rx_mc_sm_cnt_if.rx_mc_sm_cnt_wr_adr),       
/* Interface .rx_mc_sm_cnt_wr_data  */ .rx_mc_sm_cnt_wr_data        (rx_mc_sm_cnt_if.rx_mc_sm_cnt_wr_data),      
/* Interface .rx_mc_sm_cnt_wr_en    */ .rx_mc_sm_cnt_wr_en          (rx_mc_sm_cnt_if.rx_mc_sm_cnt_wr_en),        
/* Interface .rx_mc_sm_wm_adr       */ .rx_mc_sm_wm_adr             (rx_mc_sm_wm_if.rx_mc_sm_wm_adr),            
/* input  logic                     */ .rx_mc_sm_wm_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_sm_wm_rd_en     */ .rx_mc_sm_wm_rd_en           (rx_mc_sm_wm_if.rx_mc_sm_wm_rd_en),          
/* Interface .rx_mc_sm_wm_wr_data   */ .rx_mc_sm_wm_wr_data         (rx_mc_sm_wm_if.rx_mc_sm_wm_wr_data),        
/* Interface .rx_mc_sm_wm_wr_en     */ .rx_mc_sm_wm_wr_en           (rx_mc_sm_wm_if.rx_mc_sm_wm_wr_en),          
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_0_adr              (rx_mc_wm_if.rx_mc_wm_adr[0]),               
/* input  logic                     */ .rx_mc_wm_0_mem_ls_enter     (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_0_rd_en            (rx_mc_wm_if.rx_mc_wm_rd_en[0]),             
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_0_wr_data          (rx_mc_wm_if.rx_mc_wm_wr_data[0]),           
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_0_wr_en            (rx_mc_wm_if.rx_mc_wm_wr_en[0]),             
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_10_adr             (rx_mc_wm_if.rx_mc_wm_adr[10]),              
/* input  logic                     */ .rx_mc_wm_10_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_10_rd_en           (rx_mc_wm_if.rx_mc_wm_rd_en[10]),            
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_10_wr_data         (rx_mc_wm_if.rx_mc_wm_wr_data[10]),          
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_10_wr_en           (rx_mc_wm_if.rx_mc_wm_wr_en[10]),            
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_11_adr             (rx_mc_wm_if.rx_mc_wm_adr[11]),              
/* input  logic                     */ .rx_mc_wm_11_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_11_rd_en           (rx_mc_wm_if.rx_mc_wm_rd_en[11]),            
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_11_wr_data         (rx_mc_wm_if.rx_mc_wm_wr_data[11]),          
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_11_wr_en           (rx_mc_wm_if.rx_mc_wm_wr_en[11]),            
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_12_adr             (rx_mc_wm_if.rx_mc_wm_adr[12]),              
/* input  logic                     */ .rx_mc_wm_12_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_12_rd_en           (rx_mc_wm_if.rx_mc_wm_rd_en[12]),            
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_12_wr_data         (rx_mc_wm_if.rx_mc_wm_wr_data[12]),          
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_12_wr_en           (rx_mc_wm_if.rx_mc_wm_wr_en[12]),            
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_13_adr             (rx_mc_wm_if.rx_mc_wm_adr[13]),              
/* input  logic                     */ .rx_mc_wm_13_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_13_rd_en           (rx_mc_wm_if.rx_mc_wm_rd_en[13]),            
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_13_wr_data         (rx_mc_wm_if.rx_mc_wm_wr_data[13]),          
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_13_wr_en           (rx_mc_wm_if.rx_mc_wm_wr_en[13]),            
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_14_adr             (rx_mc_wm_if.rx_mc_wm_adr[14]),              
/* input  logic                     */ .rx_mc_wm_14_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_14_rd_en           (rx_mc_wm_if.rx_mc_wm_rd_en[14]),            
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_14_wr_data         (rx_mc_wm_if.rx_mc_wm_wr_data[14]),          
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_14_wr_en           (rx_mc_wm_if.rx_mc_wm_wr_en[14]),            
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_15_adr             (rx_mc_wm_if.rx_mc_wm_adr[15]),              
/* input  logic                     */ .rx_mc_wm_15_mem_ls_enter    (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_15_rd_en           (rx_mc_wm_if.rx_mc_wm_rd_en[15]),            
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_1_rd_en            (rx_mc_wm_if.rx_mc_wm_rd_en[1]),             
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_1_wr_data          (rx_mc_wm_if.rx_mc_wm_wr_data[1]),           
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_1_wr_en            (rx_mc_wm_if.rx_mc_wm_wr_en[1]),             
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_2_adr              (rx_mc_wm_if.rx_mc_wm_adr[2]),               
/* input  logic                     */ .rx_mc_wm_2_mem_ls_enter     (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_2_rd_en            (rx_mc_wm_if.rx_mc_wm_rd_en[2]),             
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_2_wr_data          (rx_mc_wm_if.rx_mc_wm_wr_data[2]),           
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_2_wr_en            (rx_mc_wm_if.rx_mc_wm_wr_en[2]),             
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_3_adr              (rx_mc_wm_if.rx_mc_wm_adr[3]),               
/* input  logic                     */ .rx_mc_wm_3_mem_ls_enter     (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_3_rd_en            (rx_mc_wm_if.rx_mc_wm_rd_en[3]),             
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_3_wr_data          (rx_mc_wm_if.rx_mc_wm_wr_data[3]),           
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_3_wr_en            (rx_mc_wm_if.rx_mc_wm_wr_en[3]),             
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_4_adr              (rx_mc_wm_if.rx_mc_wm_adr[4]),               
/* input  logic                     */ .rx_mc_wm_4_mem_ls_enter     (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_4_rd_en            (rx_mc_wm_if.rx_mc_wm_rd_en[4]),             
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_4_wr_data          (rx_mc_wm_if.rx_mc_wm_wr_data[4]),           
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_4_wr_en            (rx_mc_wm_if.rx_mc_wm_wr_en[4]),             
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_5_adr              (rx_mc_wm_if.rx_mc_wm_adr[5]),               
/* input  logic                     */ .rx_mc_wm_5_mem_ls_enter     (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_5_rd_en            (rx_mc_wm_if.rx_mc_wm_rd_en[5]),             
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_5_wr_data          (rx_mc_wm_if.rx_mc_wm_wr_data[5]),           
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_5_wr_en            (rx_mc_wm_if.rx_mc_wm_wr_en[5]),             
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_6_adr              (rx_mc_wm_if.rx_mc_wm_adr[6]),               
/* input  logic                     */ .rx_mc_wm_6_mem_ls_enter     (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_6_rd_en            (rx_mc_wm_if.rx_mc_wm_rd_en[6]),             
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_6_wr_data          (rx_mc_wm_if.rx_mc_wm_wr_data[6]),           
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_6_wr_en            (rx_mc_wm_if.rx_mc_wm_wr_en[6]),             
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_7_adr              (rx_mc_wm_if.rx_mc_wm_adr[7]),               
/* input  logic                     */ .rx_mc_wm_7_mem_ls_enter     (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_7_rd_en            (rx_mc_wm_if.rx_mc_wm_rd_en[7]),             
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_7_wr_data          (rx_mc_wm_if.rx_mc_wm_wr_data[7]),           
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_7_wr_en            (rx_mc_wm_if.rx_mc_wm_wr_en[7]),             
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_8_adr              (rx_mc_wm_if.rx_mc_wm_adr[8]),               
/* input  logic                     */ .rx_mc_wm_8_mem_ls_enter     (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_8_rd_en            (rx_mc_wm_if.rx_mc_wm_rd_en[8]),             
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_8_wr_data          (rx_mc_wm_if.rx_mc_wm_wr_data[8]),           
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_8_wr_en            (rx_mc_wm_if.rx_mc_wm_wr_en[8]),             
/* Interface .rx_mc_wm_adr          */ .rx_mc_wm_9_adr              (rx_mc_wm_if.rx_mc_wm_adr[9]),               
/* input  logic                     */ .rx_mc_wm_9_mem_ls_enter     (1'b0),                                      
/* Interface .rx_mc_wm_rd_en        */ .rx_mc_wm_9_rd_en            (rx_mc_wm_if.rx_mc_wm_rd_en[9]),             
/* Interface .rx_mc_wm_wr_data      */ .rx_mc_wm_9_wr_data          (rx_mc_wm_if.rx_mc_wm_wr_data[9]),           
/* Interface .rx_mc_wm_wr_en        */ .rx_mc_wm_9_wr_en            (rx_mc_wm_if.rx_mc_wm_wr_en[9]),             
/* input  logic                     */ .rx_uc_cnt_0_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_0_rd_adr          (rx_uc_cnt_if.rx_uc_cnt_rd_adr[0]),          
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_0_rd_en           (rx_uc_cnt_if.rx_uc_cnt_rd_en[0]),           
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_0_wr_adr          (rx_uc_cnt_if.rx_uc_cnt_wr_adr[0]),          
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_0_wr_bwe          (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[0]),          
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_0_wr_data         (rx_uc_cnt_if.rx_uc_cnt_wr_data[0]),         
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_0_wr_en           (rx_uc_cnt_if.rx_uc_cnt_wr_en[0]),           
/* input  logic                     */ .rx_uc_cnt_10_mem_ls_enter   (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_10_rd_adr         (rx_uc_cnt_if.rx_uc_cnt_rd_adr[10]),         
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_10_rd_en          (rx_uc_cnt_if.rx_uc_cnt_rd_en[10]),          
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_10_wr_adr         (rx_uc_cnt_if.rx_uc_cnt_wr_adr[10]),         
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_10_wr_bwe         (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[10]),         
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_10_wr_data        (rx_uc_cnt_if.rx_uc_cnt_wr_data[10]),        
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_10_wr_en          (rx_uc_cnt_if.rx_uc_cnt_wr_en[10]),          
/* input  logic                     */ .rx_uc_cnt_11_mem_ls_enter   (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_11_rd_adr         (rx_uc_cnt_if.rx_uc_cnt_rd_adr[11]),         
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_11_rd_en          (rx_uc_cnt_if.rx_uc_cnt_rd_en[11]),          
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_11_wr_adr         (rx_uc_cnt_if.rx_uc_cnt_wr_adr[11]),         
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_11_wr_bwe         (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[11]),         
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_11_wr_data        (rx_uc_cnt_if.rx_uc_cnt_wr_data[11]),        
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_11_wr_en          (rx_uc_cnt_if.rx_uc_cnt_wr_en[11]),          
/* input  logic                     */ .rx_uc_cnt_12_mem_ls_enter   (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_12_rd_adr         (rx_uc_cnt_if.rx_uc_cnt_rd_adr[12]),         
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_12_rd_en          (rx_uc_cnt_if.rx_uc_cnt_rd_en[12]),          
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_12_wr_adr         (rx_uc_cnt_if.rx_uc_cnt_wr_adr[12]),         
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_12_wr_bwe         (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[12]),         
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_12_wr_data        (rx_uc_cnt_if.rx_uc_cnt_wr_data[12]),        
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_12_wr_en          (rx_uc_cnt_if.rx_uc_cnt_wr_en[12]),          
/* input  logic                     */ .rx_uc_cnt_13_mem_ls_enter   (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_13_rd_adr         (rx_uc_cnt_if.rx_uc_cnt_rd_adr[13]),         
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_13_rd_en          (rx_uc_cnt_if.rx_uc_cnt_rd_en[13]),          
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_13_wr_adr         (rx_uc_cnt_if.rx_uc_cnt_wr_adr[13]),         
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_13_wr_bwe         (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[13]),         
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_13_wr_data        (rx_uc_cnt_if.rx_uc_cnt_wr_data[13]),        
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_13_wr_en          (rx_uc_cnt_if.rx_uc_cnt_wr_en[13]),          
/* input  logic                     */ .rx_uc_cnt_14_mem_ls_enter   (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_14_rd_adr         (rx_uc_cnt_if.rx_uc_cnt_rd_adr[14]),         
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_14_rd_en          (rx_uc_cnt_if.rx_uc_cnt_rd_en[14]),          
/* input  logic                     */ .rx_uc_cnt_15_mem_ls_enter   (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_15_rd_adr         (rx_uc_cnt_if.rx_uc_cnt_rd_adr[15]),         
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_15_rd_en          (rx_uc_cnt_if.rx_uc_cnt_rd_en[15]),          
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_15_wr_adr         (rx_uc_cnt_if.rx_uc_cnt_wr_adr[15]),         
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_15_wr_bwe         (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[15]),         
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_15_wr_data        (rx_uc_cnt_if.rx_uc_cnt_wr_data[15]),        
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_15_wr_en          (rx_uc_cnt_if.rx_uc_cnt_wr_en[15]),          
/* input  logic                     */ .rx_uc_cnt_1_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_1_rd_adr          (rx_uc_cnt_if.rx_uc_cnt_rd_adr[1]),          
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_1_rd_en           (rx_uc_cnt_if.rx_uc_cnt_rd_en[1]),           
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_1_wr_adr          (rx_uc_cnt_if.rx_uc_cnt_wr_adr[1]),          
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_1_wr_bwe          (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[1]),          
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_1_wr_data         (rx_uc_cnt_if.rx_uc_cnt_wr_data[1]),         
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_1_wr_en           (rx_uc_cnt_if.rx_uc_cnt_wr_en[1]),           
/* input  logic                     */ .rx_uc_cnt_2_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_2_rd_adr          (rx_uc_cnt_if.rx_uc_cnt_rd_adr[2]),          
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_2_rd_en           (rx_uc_cnt_if.rx_uc_cnt_rd_en[2]),           
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_2_wr_adr          (rx_uc_cnt_if.rx_uc_cnt_wr_adr[2]),          
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_2_wr_bwe          (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[2]),          
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_2_wr_data         (rx_uc_cnt_if.rx_uc_cnt_wr_data[2]),         
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_2_wr_en           (rx_uc_cnt_if.rx_uc_cnt_wr_en[2]),           
/* input  logic                     */ .rx_uc_cnt_3_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_3_rd_adr          (rx_uc_cnt_if.rx_uc_cnt_rd_adr[3]),          
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_3_rd_en           (rx_uc_cnt_if.rx_uc_cnt_rd_en[3]),           
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_3_wr_adr          (rx_uc_cnt_if.rx_uc_cnt_wr_adr[3]),          
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_3_wr_bwe          (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[3]),          
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_3_wr_data         (rx_uc_cnt_if.rx_uc_cnt_wr_data[3]),         
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_3_wr_en           (rx_uc_cnt_if.rx_uc_cnt_wr_en[3]),           
/* input  logic                     */ .rx_uc_cnt_4_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_4_rd_adr          (rx_uc_cnt_if.rx_uc_cnt_rd_adr[4]),          
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_4_rd_en           (rx_uc_cnt_if.rx_uc_cnt_rd_en[4]),           
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_4_wr_adr          (rx_uc_cnt_if.rx_uc_cnt_wr_adr[4]),          
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_4_wr_bwe          (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[4]),          
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_4_wr_data         (rx_uc_cnt_if.rx_uc_cnt_wr_data[4]),         
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_4_wr_en           (rx_uc_cnt_if.rx_uc_cnt_wr_en[4]),           
/* input  logic                     */ .rx_uc_cnt_5_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_5_rd_adr          (rx_uc_cnt_if.rx_uc_cnt_rd_adr[5]),          
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_5_rd_en           (rx_uc_cnt_if.rx_uc_cnt_rd_en[5]),           
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_5_wr_adr          (rx_uc_cnt_if.rx_uc_cnt_wr_adr[5]),          
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_5_wr_bwe          (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[5]),          
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_5_wr_data         (rx_uc_cnt_if.rx_uc_cnt_wr_data[5]),         
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_5_wr_en           (rx_uc_cnt_if.rx_uc_cnt_wr_en[5]),           
/* input  logic                     */ .rx_uc_cnt_6_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_6_rd_adr          (rx_uc_cnt_if.rx_uc_cnt_rd_adr[6]),          
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_6_rd_en           (rx_uc_cnt_if.rx_uc_cnt_rd_en[6]),           
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_6_wr_adr          (rx_uc_cnt_if.rx_uc_cnt_wr_adr[6]),          
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_6_wr_bwe          (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[6]),          
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_6_wr_data         (rx_uc_cnt_if.rx_uc_cnt_wr_data[6]),         
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_6_wr_en           (rx_uc_cnt_if.rx_uc_cnt_wr_en[6]),           
/* input  logic                     */ .rx_uc_cnt_7_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_7_rd_adr          (rx_uc_cnt_if.rx_uc_cnt_rd_adr[7]),          
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_7_rd_en           (rx_uc_cnt_if.rx_uc_cnt_rd_en[7]),           
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_7_wr_adr          (rx_uc_cnt_if.rx_uc_cnt_wr_adr[7]),          
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_7_wr_bwe          (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[7]),          
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_7_wr_data         (rx_uc_cnt_if.rx_uc_cnt_wr_data[7]),         
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_7_wr_en           (rx_uc_cnt_if.rx_uc_cnt_wr_en[7]),           
/* input  logic                     */ .rx_uc_cnt_8_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_8_rd_adr          (rx_uc_cnt_if.rx_uc_cnt_rd_adr[8]),          
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_8_rd_en           (rx_uc_cnt_if.rx_uc_cnt_rd_en[8]),           
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_8_wr_adr          (rx_uc_cnt_if.rx_uc_cnt_wr_adr[8]),          
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_8_wr_bwe          (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[8]),          
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_8_wr_data         (rx_uc_cnt_if.rx_uc_cnt_wr_data[8]),         
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_8_wr_en           (rx_uc_cnt_if.rx_uc_cnt_wr_en[8]),           
/* input  logic                     */ .rx_uc_cnt_9_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_cnt_rd_adr      */ .rx_uc_cnt_9_rd_adr          (rx_uc_cnt_if.rx_uc_cnt_rd_adr[9]),          
/* Interface .rx_uc_cnt_rd_en       */ .rx_uc_cnt_9_rd_en           (rx_uc_cnt_if.rx_uc_cnt_rd_en[9]),           
/* Interface .rx_uc_cnt_wr_adr      */ .rx_uc_cnt_9_wr_adr          (rx_uc_cnt_if.rx_uc_cnt_wr_adr[9]),          
/* Interface .rx_uc_cnt_wr_bwe      */ .rx_uc_cnt_9_wr_bwe          (rx_uc_cnt_if.rx_uc_cnt_wr_bwe[9]),          
/* Interface .rx_uc_cnt_wr_data     */ .rx_uc_cnt_9_wr_data         (rx_uc_cnt_if.rx_uc_cnt_wr_data[9]),         
/* Interface .rx_uc_cnt_wr_en       */ .rx_uc_cnt_9_wr_en           (rx_uc_cnt_if.rx_uc_cnt_wr_en[9]),           
/* input  logic                     */ .rx_uc_sm_cnt_mem_ls_enter   (1'b0),                                      
/* Interface .rx_uc_sm_cnt_rd_adr   */ .rx_uc_sm_cnt_rd_adr         (rx_uc_sm_cnt_if.rx_uc_sm_cnt_rd_adr),       
/* Interface .rx_uc_sm_cnt_rd_en    */ .rx_uc_sm_cnt_rd_en          (rx_uc_sm_cnt_if.rx_uc_sm_cnt_rd_en),        
/* Interface .rx_uc_sm_wm_adr       */ .rx_uc_sm_wm_adr             (rx_uc_sm_wm_if.rx_uc_sm_wm_adr),            
/* input  logic                     */ .rx_uc_sm_wm_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_sm_wm_rd_en     */ .rx_uc_sm_wm_rd_en           (rx_uc_sm_wm_if.rx_uc_sm_wm_rd_en),          
/* Interface .rx_uc_sm_wm_wr_data   */ .rx_uc_sm_wm_wr_data         (rx_uc_sm_wm_if.rx_uc_sm_wm_wr_data),        
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_0_wr_data          (rx_uc_wm_if.rx_uc_wm_wr_data[0]),           
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_0_wr_en            (rx_uc_wm_if.rx_uc_wm_wr_en[0]),             
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_10_adr             (rx_uc_wm_if.rx_uc_wm_adr[10]),              
/* input  logic                     */ .rx_uc_wm_10_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_10_rd_en           (rx_uc_wm_if.rx_uc_wm_rd_en[10]),            
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_10_wr_data         (rx_uc_wm_if.rx_uc_wm_wr_data[10]),          
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_10_wr_en           (rx_uc_wm_if.rx_uc_wm_wr_en[10]),            
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_11_adr             (rx_uc_wm_if.rx_uc_wm_adr[11]),              
/* input  logic                     */ .rx_uc_wm_11_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_11_rd_en           (rx_uc_wm_if.rx_uc_wm_rd_en[11]),            
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_11_wr_data         (rx_uc_wm_if.rx_uc_wm_wr_data[11]),          
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_11_wr_en           (rx_uc_wm_if.rx_uc_wm_wr_en[11]),            
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_12_adr             (rx_uc_wm_if.rx_uc_wm_adr[12]),              
/* input  logic                     */ .rx_uc_wm_12_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_12_rd_en           (rx_uc_wm_if.rx_uc_wm_rd_en[12]),            
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_12_wr_data         (rx_uc_wm_if.rx_uc_wm_wr_data[12]),          
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_12_wr_en           (rx_uc_wm_if.rx_uc_wm_wr_en[12]),            
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_13_adr             (rx_uc_wm_if.rx_uc_wm_adr[13]),              
/* input  logic                     */ .rx_uc_wm_13_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_13_rd_en           (rx_uc_wm_if.rx_uc_wm_rd_en[13]),            
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_13_wr_data         (rx_uc_wm_if.rx_uc_wm_wr_data[13]),          
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_13_wr_en           (rx_uc_wm_if.rx_uc_wm_wr_en[13]),            
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_14_adr             (rx_uc_wm_if.rx_uc_wm_adr[14]),              
/* input  logic                     */ .rx_uc_wm_14_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_14_rd_en           (rx_uc_wm_if.rx_uc_wm_rd_en[14]),            
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_14_wr_data         (rx_uc_wm_if.rx_uc_wm_wr_data[14]),          
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_14_wr_en           (rx_uc_wm_if.rx_uc_wm_wr_en[14]),            
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_15_adr             (rx_uc_wm_if.rx_uc_wm_adr[15]),              
/* input  logic                     */ .rx_uc_wm_15_mem_ls_enter    (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_15_rd_en           (rx_uc_wm_if.rx_uc_wm_rd_en[15]),            
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_15_wr_data         (rx_uc_wm_if.rx_uc_wm_wr_data[15]),          
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_15_wr_en           (rx_uc_wm_if.rx_uc_wm_wr_en[15]),            
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_1_adr              (rx_uc_wm_if.rx_uc_wm_adr[1]),               
/* input  logic                     */ .rx_uc_wm_1_mem_ls_enter     (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_1_rd_en            (rx_uc_wm_if.rx_uc_wm_rd_en[1]),             
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_1_wr_data          (rx_uc_wm_if.rx_uc_wm_wr_data[1]),           
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_1_wr_en            (rx_uc_wm_if.rx_uc_wm_wr_en[1]),             
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_2_adr              (rx_uc_wm_if.rx_uc_wm_adr[2]),               
/* input  logic                     */ .rx_uc_wm_2_mem_ls_enter     (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_2_rd_en            (rx_uc_wm_if.rx_uc_wm_rd_en[2]),             
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_2_wr_data          (rx_uc_wm_if.rx_uc_wm_wr_data[2]),           
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_2_wr_en            (rx_uc_wm_if.rx_uc_wm_wr_en[2]),             
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_3_adr              (rx_uc_wm_if.rx_uc_wm_adr[3]),               
/* input  logic                     */ .rx_uc_wm_3_mem_ls_enter     (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_3_rd_en            (rx_uc_wm_if.rx_uc_wm_rd_en[3]),             
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_3_wr_data          (rx_uc_wm_if.rx_uc_wm_wr_data[3]),           
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_3_wr_en            (rx_uc_wm_if.rx_uc_wm_wr_en[3]),             
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_4_adr              (rx_uc_wm_if.rx_uc_wm_adr[4]),               
/* input  logic                     */ .rx_uc_wm_4_mem_ls_enter     (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_4_rd_en            (rx_uc_wm_if.rx_uc_wm_rd_en[4]),             
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_4_wr_data          (rx_uc_wm_if.rx_uc_wm_wr_data[4]),           
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_4_wr_en            (rx_uc_wm_if.rx_uc_wm_wr_en[4]),             
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_5_adr              (rx_uc_wm_if.rx_uc_wm_adr[5]),               
/* input  logic                     */ .rx_uc_wm_5_mem_ls_enter     (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_5_rd_en            (rx_uc_wm_if.rx_uc_wm_rd_en[5]),             
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_5_wr_data          (rx_uc_wm_if.rx_uc_wm_wr_data[5]),           
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_5_wr_en            (rx_uc_wm_if.rx_uc_wm_wr_en[5]),             
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_6_adr              (rx_uc_wm_if.rx_uc_wm_adr[6]),               
/* input  logic                     */ .rx_uc_wm_6_mem_ls_enter     (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_6_rd_en            (rx_uc_wm_if.rx_uc_wm_rd_en[6]),             
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_6_wr_data          (rx_uc_wm_if.rx_uc_wm_wr_data[6]),           
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_6_wr_en            (rx_uc_wm_if.rx_uc_wm_wr_en[6]),             
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_7_adr              (rx_uc_wm_if.rx_uc_wm_adr[7]),               
/* input  logic                     */ .rx_uc_wm_7_mem_ls_enter     (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_7_rd_en            (rx_uc_wm_if.rx_uc_wm_rd_en[7]),             
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_7_wr_data          (rx_uc_wm_if.rx_uc_wm_wr_data[7]),           
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_7_wr_en            (rx_uc_wm_if.rx_uc_wm_wr_en[7]),             
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_8_adr              (rx_uc_wm_if.rx_uc_wm_adr[8]),               
/* input  logic                     */ .rx_uc_wm_8_mem_ls_enter     (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_8_rd_en            (rx_uc_wm_if.rx_uc_wm_rd_en[8]),             
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_8_wr_data          (rx_uc_wm_if.rx_uc_wm_wr_data[8]),           
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_8_wr_en            (rx_uc_wm_if.rx_uc_wm_wr_en[8]),             
/* Interface .rx_uc_wm_adr          */ .rx_uc_wm_9_adr              (rx_uc_wm_if.rx_uc_wm_adr[9]),               
/* input  logic                     */ .rx_uc_wm_9_mem_ls_enter     (1'b0),                                      
/* Interface .rx_uc_wm_rd_en        */ .rx_uc_wm_9_rd_en            (rx_uc_wm_if.rx_uc_wm_rd_en[9]),             
/* Interface .rx_uc_wm_wr_data      */ .rx_uc_wm_9_wr_data          (rx_uc_wm_if.rx_uc_wm_wr_data[9]),           
/* Interface .rx_uc_wm_wr_en        */ .rx_uc_wm_9_wr_en            (rx_uc_wm_if.rx_uc_wm_wr_en[9]),             
/* input  logic                     */ .tx_uc_sm_cnt_mem_ls_enter   (1'b0),                                      
/* Interface .tx_uc_sm_cnt_rd_adr   */ .tx_uc_sm_cnt_rd_adr         (tx_uc_sm_cnt_if.tx_uc_sm_cnt_rd_adr),       
/* Interface .tx_uc_sm_cnt_rd_en    */ .tx_uc_sm_cnt_rd_en          (tx_uc_sm_cnt_if.tx_uc_sm_cnt_rd_en),        
/* Interface .tx_uc_sm_cnt_wr_adr   */ .tx_uc_sm_cnt_wr_adr         (tx_uc_sm_cnt_if.tx_uc_sm_cnt_wr_adr),       
/* output logic                     */ .gcm_ecc_int                 (),                                          
/* output logic                     */ .gcm_init_done               (),                                          
/* output logic             [111:0] */ .gcm_rx_mc_cnt_0_to_mem      (gcm_rx_mc_cnt_0_to_mem),                    
/* output logic             [111:0] */ .gcm_rx_mc_cnt_10_to_mem     (gcm_rx_mc_cnt_10_to_mem),                   
/* output logic             [111:0] */ .gcm_rx_mc_cnt_11_to_mem     (gcm_rx_mc_cnt_11_to_mem),                   
/* output logic             [111:0] */ .gcm_rx_mc_cnt_12_to_mem     (gcm_rx_mc_cnt_12_to_mem),                   
/* output logic             [111:0] */ .gcm_rx_mc_cnt_13_to_mem     (gcm_rx_mc_cnt_13_to_mem),                   
/* output logic             [111:0] */ .gcm_rx_mc_cnt_14_to_mem     (gcm_rx_mc_cnt_14_to_mem),                   
/* output logic             [111:0] */ .gcm_rx_mc_cnt_15_to_mem     (gcm_rx_mc_cnt_15_to_mem),                   
/* output logic             [111:0] */ .gcm_rx_mc_cnt_1_to_mem      (gcm_rx_mc_cnt_1_to_mem),                    
/* output logic             [111:0] */ .gcm_rx_mc_cnt_2_to_mem      (gcm_rx_mc_cnt_2_to_mem),                    
/* output logic             [111:0] */ .gcm_rx_mc_cnt_3_to_mem      (gcm_rx_mc_cnt_3_to_mem),                    
/* output logic             [111:0] */ .gcm_rx_mc_cnt_4_to_mem      (gcm_rx_mc_cnt_4_to_mem),                    
/* output logic             [111:0] */ .gcm_rx_mc_cnt_5_to_mem      (gcm_rx_mc_cnt_5_to_mem),                    
/* output logic             [111:0] */ .gcm_rx_mc_cnt_6_to_mem      (gcm_rx_mc_cnt_6_to_mem),                    
/* output logic             [111:0] */ .gcm_rx_mc_cnt_7_to_mem      (gcm_rx_mc_cnt_7_to_mem),                    
/* output logic             [111:0] */ .gcm_rx_mc_cnt_8_to_mem      (gcm_rx_mc_cnt_8_to_mem),                    
/* output logic             [111:0] */ .gcm_rx_mc_cnt_9_to_mem      (gcm_rx_mc_cnt_9_to_mem),                    
/* output logic              [49:0] */ .gcm_rx_mc_sm_cnt_to_mem     (gcm_rx_mc_sm_cnt_to_mem),                   
/* output logic              [67:0] */ .gcm_rx_mc_sm_wm_to_mem      (gcm_rx_mc_sm_wm_to_mem),                    
/* output logic              [90:0] */ .gcm_rx_mc_wm_0_to_mem       (gcm_rx_mc_wm_0_to_mem),                     
/* output logic              [90:0] */ .gcm_rx_mc_wm_10_to_mem      (gcm_rx_mc_wm_10_to_mem),                    
/* output logic              [90:0] */ .gcm_rx_mc_wm_11_to_mem      (gcm_rx_mc_wm_11_to_mem),                    
/* output logic              [90:0] */ .gcm_rx_mc_wm_12_to_mem      (gcm_rx_mc_wm_12_to_mem),                    
/* output logic              [90:0] */ .gcm_rx_mc_wm_13_to_mem      (gcm_rx_mc_wm_13_to_mem),                    
/* output logic              [90:0] */ .gcm_rx_mc_wm_14_to_mem      (gcm_rx_mc_wm_14_to_mem),                    
/* output logic              [90:0] */ .gcm_rx_mc_wm_15_to_mem      (gcm_rx_mc_wm_15_to_mem),                    
/* output logic              [90:0] */ .gcm_rx_mc_wm_1_to_mem       (gcm_rx_mc_wm_1_to_mem),                     
/* output logic              [90:0] */ .gcm_rx_mc_wm_2_to_mem       (gcm_rx_mc_wm_2_to_mem),                     
/* output logic              [90:0] */ .gcm_rx_mc_wm_3_to_mem       (gcm_rx_mc_wm_3_to_mem),                     
/* output logic              [90:0] */ .gcm_rx_mc_wm_4_to_mem       (gcm_rx_mc_wm_4_to_mem),                     
/* output logic              [90:0] */ .gcm_rx_mc_wm_5_to_mem       (gcm_rx_mc_wm_5_to_mem),                     
/* output logic              [90:0] */ .gcm_rx_mc_wm_6_to_mem       (gcm_rx_mc_wm_6_to_mem),                     
/* output logic              [90:0] */ .gcm_rx_mc_wm_7_to_mem       (gcm_rx_mc_wm_7_to_mem),                     
/* output logic              [90:0] */ .gcm_rx_mc_wm_8_to_mem       (gcm_rx_mc_wm_8_to_mem),                     
/* output logic              [90:0] */ .gcm_rx_mc_wm_9_to_mem       (gcm_rx_mc_wm_9_to_mem),                     
/* output logic             [208:0] */ .gcm_rx_uc_cnt_0_to_mem      (gcm_rx_uc_cnt_0_to_mem),                    
/* output logic             [208:0] */ .gcm_rx_uc_cnt_10_to_mem     (gcm_rx_uc_cnt_10_to_mem),                   
/* output logic             [208:0] */ .gcm_rx_uc_cnt_11_to_mem     (gcm_rx_uc_cnt_11_to_mem),                   
/* output logic             [208:0] */ .gcm_rx_uc_cnt_12_to_mem     (gcm_rx_uc_cnt_12_to_mem),                   
/* output logic             [208:0] */ .gcm_rx_uc_cnt_13_to_mem     (gcm_rx_uc_cnt_13_to_mem),                   
/* output logic             [208:0] */ .gcm_rx_uc_cnt_14_to_mem     (gcm_rx_uc_cnt_14_to_mem),                   
/* output logic             [208:0] */ .gcm_rx_uc_cnt_15_to_mem     (gcm_rx_uc_cnt_15_to_mem),                   
/* output logic             [208:0] */ .gcm_rx_uc_cnt_1_to_mem      (gcm_rx_uc_cnt_1_to_mem),                    
/* output logic             [208:0] */ .gcm_rx_uc_cnt_2_to_mem      (gcm_rx_uc_cnt_2_to_mem),                    
/* output logic             [208:0] */ .gcm_rx_uc_cnt_3_to_mem      (gcm_rx_uc_cnt_3_to_mem),                    
/* output logic             [208:0] */ .gcm_rx_uc_cnt_4_to_mem      (gcm_rx_uc_cnt_4_to_mem),                    
/* output logic             [208:0] */ .gcm_rx_uc_cnt_5_to_mem      (gcm_rx_uc_cnt_5_to_mem),                    
/* output logic             [208:0] */ .gcm_rx_uc_cnt_6_to_mem      (gcm_rx_uc_cnt_6_to_mem),                    
/* output logic             [208:0] */ .gcm_rx_uc_cnt_7_to_mem      (gcm_rx_uc_cnt_7_to_mem),                    
/* output logic             [208:0] */ .gcm_rx_uc_cnt_8_to_mem      (gcm_rx_uc_cnt_8_to_mem),                    
/* output logic             [208:0] */ .gcm_rx_uc_cnt_9_to_mem      (gcm_rx_uc_cnt_9_to_mem),                    
/* output logic              [45:0] */ .gcm_rx_uc_sm_cnt_to_mem     (gcm_rx_uc_sm_cnt_to_mem),                   
/* output logic              [61:0] */ .gcm_rx_uc_sm_wm_to_mem      (gcm_rx_uc_sm_wm_to_mem),                    
/* output logic              [91:0] */ .gcm_rx_uc_wm_0_to_mem       (gcm_rx_uc_wm_0_to_mem),                     
/* output logic              [91:0] */ .gcm_rx_uc_wm_10_to_mem      (gcm_rx_uc_wm_10_to_mem),                    
/* output logic              [91:0] */ .gcm_rx_uc_wm_11_to_mem      (gcm_rx_uc_wm_11_to_mem),                    
/* output logic              [91:0] */ .gcm_rx_uc_wm_12_to_mem      (gcm_rx_uc_wm_12_to_mem),                    
/* output logic              [91:0] */ .gcm_rx_uc_wm_13_to_mem      (gcm_rx_uc_wm_13_to_mem),                    
/* output logic              [91:0] */ .gcm_rx_uc_wm_14_to_mem      (gcm_rx_uc_wm_14_to_mem),                    
/* output logic              [91:0] */ .gcm_rx_uc_wm_15_to_mem      (gcm_rx_uc_wm_15_to_mem),                    
/* output logic              [91:0] */ .gcm_rx_uc_wm_1_to_mem       (gcm_rx_uc_wm_1_to_mem),                     
/* output logic              [91:0] */ .gcm_rx_uc_wm_2_to_mem       (gcm_rx_uc_wm_2_to_mem),                     
/* output logic              [91:0] */ .gcm_rx_uc_wm_3_to_mem       (gcm_rx_uc_wm_3_to_mem),                     
/* output logic              [91:0] */ .gcm_rx_uc_wm_4_to_mem       (gcm_rx_uc_wm_4_to_mem),                     
/* output logic              [91:0] */ .gcm_rx_uc_wm_5_to_mem       (gcm_rx_uc_wm_5_to_mem),                     
/* output logic              [91:0] */ .gcm_rx_uc_wm_6_to_mem       (gcm_rx_uc_wm_6_to_mem),                     
/* output logic              [91:0] */ .gcm_rx_uc_wm_7_to_mem       (gcm_rx_uc_wm_7_to_mem),                     
/* output logic              [91:0] */ .gcm_rx_uc_wm_8_to_mem       (gcm_rx_uc_wm_8_to_mem),                     
/* output logic              [91:0] */ .gcm_rx_uc_wm_9_to_mem       (gcm_rx_uc_wm_9_to_mem),                     
/* output logic              [53:0] */ .gcm_tx_uc_sm_cnt_to_mem     (gcm_tx_uc_sm_cnt_to_mem),                   
/* output logic              [69:0] */ .gcm_tx_uc_sm_wm_to_mem      (gcm_tx_uc_sm_wm_to_mem),                    
/* output logic                     */ .rx_mc_cnt_0_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_cnt_0_init_done       (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_0_rd_data         (rx_mc_cnt_if.rx_mc_cnt_rd_data[0]),         
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_0_rd_valid        (rx_mc_cnt_if.rx_mc_cnt_rd_valid[0]),        
/* output logic                     */ .rx_mc_cnt_10_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_mc_cnt_10_init_done      (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_10_rd_data        (rx_mc_cnt_if.rx_mc_cnt_rd_data[10]),        
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_10_rd_valid       (rx_mc_cnt_if.rx_mc_cnt_rd_valid[10]),       
/* output logic                     */ .rx_mc_cnt_11_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_mc_cnt_11_init_done      (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_11_rd_data        (rx_mc_cnt_if.rx_mc_cnt_rd_data[11]),        
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_11_rd_valid       (rx_mc_cnt_if.rx_mc_cnt_rd_valid[11]),       
/* output logic                     */ .rx_mc_cnt_12_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_mc_cnt_12_init_done      (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_12_rd_data        (rx_mc_cnt_if.rx_mc_cnt_rd_data[12]),        
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_12_rd_valid       (rx_mc_cnt_if.rx_mc_cnt_rd_valid[12]),       
/* output logic                     */ .rx_mc_cnt_13_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_mc_cnt_13_init_done      (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_13_rd_data        (rx_mc_cnt_if.rx_mc_cnt_rd_data[13]),        
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_13_rd_valid       (rx_mc_cnt_if.rx_mc_cnt_rd_valid[13]),       
/* output logic                     */ .rx_mc_cnt_14_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_mc_cnt_14_init_done      (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_14_rd_data        (rx_mc_cnt_if.rx_mc_cnt_rd_data[14]),        
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_14_rd_valid       (rx_mc_cnt_if.rx_mc_cnt_rd_valid[14]),       
/* output logic                     */ .rx_mc_cnt_15_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_mc_cnt_15_init_done      (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_1_rd_data         (rx_mc_cnt_if.rx_mc_cnt_rd_data[1]),         
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_1_rd_valid        (rx_mc_cnt_if.rx_mc_cnt_rd_valid[1]),        
/* output logic                     */ .rx_mc_cnt_2_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_cnt_2_init_done       (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_2_rd_data         (rx_mc_cnt_if.rx_mc_cnt_rd_data[2]),         
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_2_rd_valid        (rx_mc_cnt_if.rx_mc_cnt_rd_valid[2]),        
/* output logic                     */ .rx_mc_cnt_3_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_cnt_3_init_done       (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_3_rd_data         (rx_mc_cnt_if.rx_mc_cnt_rd_data[3]),         
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_3_rd_valid        (rx_mc_cnt_if.rx_mc_cnt_rd_valid[3]),        
/* output logic                     */ .rx_mc_cnt_4_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_cnt_4_init_done       (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_4_rd_data         (rx_mc_cnt_if.rx_mc_cnt_rd_data[4]),         
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_4_rd_valid        (rx_mc_cnt_if.rx_mc_cnt_rd_valid[4]),        
/* output logic                     */ .rx_mc_cnt_5_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_cnt_5_init_done       (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_5_rd_data         (rx_mc_cnt_if.rx_mc_cnt_rd_data[5]),         
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_5_rd_valid        (rx_mc_cnt_if.rx_mc_cnt_rd_valid[5]),        
/* output logic                     */ .rx_mc_cnt_6_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_cnt_6_init_done       (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_6_rd_data         (rx_mc_cnt_if.rx_mc_cnt_rd_data[6]),         
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_6_rd_valid        (rx_mc_cnt_if.rx_mc_cnt_rd_valid[6]),        
/* output logic                     */ .rx_mc_cnt_7_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_cnt_7_init_done       (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_7_rd_data         (rx_mc_cnt_if.rx_mc_cnt_rd_data[7]),         
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_7_rd_valid        (rx_mc_cnt_if.rx_mc_cnt_rd_valid[7]),        
/* output logic                     */ .rx_mc_cnt_8_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_cnt_8_init_done       (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_8_rd_data         (rx_mc_cnt_if.rx_mc_cnt_rd_data[8]),         
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_8_rd_valid        (rx_mc_cnt_if.rx_mc_cnt_rd_valid[8]),        
/* output logic                     */ .rx_mc_cnt_9_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_cnt_9_init_done       (),                                          
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_9_rd_data         (rx_mc_cnt_if.rx_mc_cnt_rd_data[9]),         
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_9_rd_valid        (rx_mc_cnt_if.rx_mc_cnt_rd_valid[9]),        
/* output logic                     */ .rx_mc_sm_cnt_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_mc_sm_cnt_init_done      (),                                          
/* Interface .rx_mc_sm_cnt_rd_data  */ .rx_mc_sm_cnt_rd_data        (rx_mc_sm_cnt_if.rx_mc_sm_cnt_rd_data),      
/* Interface .rx_mc_sm_cnt_rd_valid */ .rx_mc_sm_cnt_rd_valid       (rx_mc_sm_cnt_if.rx_mc_sm_cnt_rd_valid),     
/* output logic                     */ .rx_mc_sm_wm_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_sm_wm_init_done       (),                                          
/* Interface .rx_mc_sm_wm_rd_data   */ .rx_mc_sm_wm_rd_data         (rx_mc_sm_wm_if.rx_mc_sm_wm_rd_data),        
/* Interface .rx_mc_sm_wm_rd_valid  */ .rx_mc_sm_wm_rd_valid        (rx_mc_sm_wm_if.rx_mc_sm_wm_rd_valid),       
/* output logic                     */ .rx_mc_wm_0_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_mc_wm_0_init_done        (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_0_rd_data          (rx_mc_wm_if.rx_mc_wm_rd_data[0]),           
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_0_rd_valid         (rx_mc_wm_if.rx_mc_wm_rd_valid[0]),          
/* output logic                     */ .rx_mc_wm_10_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_wm_10_init_done       (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_10_rd_data         (rx_mc_wm_if.rx_mc_wm_rd_data[10]),          
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_10_rd_valid        (rx_mc_wm_if.rx_mc_wm_rd_valid[10]),         
/* output logic                     */ .rx_mc_wm_11_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_wm_11_init_done       (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_11_rd_data         (rx_mc_wm_if.rx_mc_wm_rd_data[11]),          
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_11_rd_valid        (rx_mc_wm_if.rx_mc_wm_rd_valid[11]),         
/* output logic                     */ .rx_mc_wm_12_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_wm_12_init_done       (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_12_rd_data         (rx_mc_wm_if.rx_mc_wm_rd_data[12]),          
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_12_rd_valid        (rx_mc_wm_if.rx_mc_wm_rd_valid[12]),         
/* output logic                     */ .rx_mc_wm_13_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_wm_13_init_done       (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_13_rd_data         (rx_mc_wm_if.rx_mc_wm_rd_data[13]),          
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_13_rd_valid        (rx_mc_wm_if.rx_mc_wm_rd_valid[13]),         
/* output logic                     */ .rx_mc_wm_14_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_wm_14_init_done       (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_14_rd_data         (rx_mc_wm_if.rx_mc_wm_rd_data[14]),          
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_14_rd_valid        (rx_mc_wm_if.rx_mc_wm_rd_valid[14]),         
/* output logic                     */ .rx_mc_wm_15_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_wm_15_init_done       (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_15_rd_data         (rx_mc_wm_if.rx_mc_wm_rd_data[15]),          
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_15_rd_valid        (rx_mc_wm_if.rx_mc_wm_rd_valid[15]),         
/* output logic                     */ .rx_mc_wm_1_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_mc_wm_1_init_done        (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_1_rd_data          (rx_mc_wm_if.rx_mc_wm_rd_data[1]),           
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_1_rd_valid         (rx_mc_wm_if.rx_mc_wm_rd_valid[1]),          
/* output logic                     */ .rx_mc_wm_2_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_mc_wm_2_init_done        (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_2_rd_data          (rx_mc_wm_if.rx_mc_wm_rd_data[2]),           
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_2_rd_valid         (rx_mc_wm_if.rx_mc_wm_rd_valid[2]),          
/* output logic                     */ .rx_mc_wm_3_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_mc_wm_3_init_done        (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_3_rd_data          (rx_mc_wm_if.rx_mc_wm_rd_data[3]),           
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_3_rd_valid         (rx_mc_wm_if.rx_mc_wm_rd_valid[3]),          
/* output logic                     */ .rx_mc_wm_4_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_mc_wm_4_init_done        (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_4_rd_data          (rx_mc_wm_if.rx_mc_wm_rd_data[4]),           
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_4_rd_valid         (rx_mc_wm_if.rx_mc_wm_rd_valid[4]),          
/* output logic                     */ .rx_mc_wm_5_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_mc_wm_5_init_done        (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_5_rd_data          (rx_mc_wm_if.rx_mc_wm_rd_data[5]),           
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_5_rd_valid         (rx_mc_wm_if.rx_mc_wm_rd_valid[5]),          
/* output logic                     */ .rx_mc_wm_6_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_mc_wm_6_init_done        (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_6_rd_data          (rx_mc_wm_if.rx_mc_wm_rd_data[6]),           
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_6_rd_valid         (rx_mc_wm_if.rx_mc_wm_rd_valid[6]),          
/* output logic                     */ .rx_mc_wm_7_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_mc_wm_7_init_done        (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_7_rd_data          (rx_mc_wm_if.rx_mc_wm_rd_data[7]),           
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_7_rd_valid         (rx_mc_wm_if.rx_mc_wm_rd_valid[7]),          
/* output logic                     */ .rx_mc_wm_8_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_mc_wm_8_init_done        (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_8_rd_data          (rx_mc_wm_if.rx_mc_wm_rd_data[8]),           
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_8_rd_valid         (rx_mc_wm_if.rx_mc_wm_rd_valid[8]),          
/* output logic                     */ .rx_mc_wm_9_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_mc_wm_9_init_done        (),                                          
/* Interface .rx_mc_wm_rd_data      */ .rx_mc_wm_9_rd_data          (rx_mc_wm_if.rx_mc_wm_rd_data[9]),           
/* Interface .rx_mc_wm_rd_valid     */ .rx_mc_wm_9_rd_valid         (rx_mc_wm_if.rx_mc_wm_rd_valid[9]),          
/* output logic                     */ .rx_uc_cnt_0_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_cnt_0_init_done       (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_0_rd_data         (rx_uc_cnt_if.rx_uc_cnt_rd_data[0]),         
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_0_rd_valid        (rx_uc_cnt_if.rx_uc_cnt_rd_valid[0]),        
/* output logic                     */ .rx_uc_cnt_10_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_uc_cnt_10_init_done      (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_10_rd_data        (rx_uc_cnt_if.rx_uc_cnt_rd_data[10]),        
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_10_rd_valid       (rx_uc_cnt_if.rx_uc_cnt_rd_valid[10]),       
/* output logic                     */ .rx_uc_cnt_11_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_uc_cnt_11_init_done      (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_11_rd_data        (rx_uc_cnt_if.rx_uc_cnt_rd_data[11]),        
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_11_rd_valid       (rx_uc_cnt_if.rx_uc_cnt_rd_valid[11]),       
/* output logic                     */ .rx_uc_cnt_12_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_uc_cnt_12_init_done      (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_12_rd_data        (rx_uc_cnt_if.rx_uc_cnt_rd_data[12]),        
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_12_rd_valid       (rx_uc_cnt_if.rx_uc_cnt_rd_valid[12]),       
/* output logic                     */ .rx_uc_cnt_13_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_uc_cnt_13_init_done      (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_13_rd_data        (rx_uc_cnt_if.rx_uc_cnt_rd_data[13]),        
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_13_rd_valid       (rx_uc_cnt_if.rx_uc_cnt_rd_valid[13]),       
/* output logic                     */ .rx_uc_cnt_14_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_uc_cnt_14_init_done      (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_14_rd_data        (rx_uc_cnt_if.rx_uc_cnt_rd_data[14]),        
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_14_rd_valid       (rx_uc_cnt_if.rx_uc_cnt_rd_valid[14]),       
/* output logic                     */ .rx_uc_cnt_15_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_uc_cnt_15_init_done      (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_15_rd_data        (rx_uc_cnt_if.rx_uc_cnt_rd_data[15]),        
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_15_rd_valid       (rx_uc_cnt_if.rx_uc_cnt_rd_valid[15]),       
/* output logic                     */ .rx_uc_cnt_1_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_cnt_1_init_done       (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_1_rd_data         (rx_uc_cnt_if.rx_uc_cnt_rd_data[1]),         
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_1_rd_valid        (rx_uc_cnt_if.rx_uc_cnt_rd_valid[1]),        
/* output logic                     */ .rx_uc_cnt_2_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_cnt_2_init_done       (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_2_rd_data         (rx_uc_cnt_if.rx_uc_cnt_rd_data[2]),         
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_2_rd_valid        (rx_uc_cnt_if.rx_uc_cnt_rd_valid[2]),        
/* output logic                     */ .rx_uc_cnt_3_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_cnt_3_init_done       (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_3_rd_data         (rx_uc_cnt_if.rx_uc_cnt_rd_data[3]),         
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_3_rd_valid        (rx_uc_cnt_if.rx_uc_cnt_rd_valid[3]),        
/* output logic                     */ .rx_uc_cnt_4_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_cnt_4_init_done       (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_4_rd_data         (rx_uc_cnt_if.rx_uc_cnt_rd_data[4]),         
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_4_rd_valid        (rx_uc_cnt_if.rx_uc_cnt_rd_valid[4]),        
/* output logic                     */ .rx_uc_cnt_5_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_cnt_5_init_done       (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_5_rd_data         (rx_uc_cnt_if.rx_uc_cnt_rd_data[5]),         
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_5_rd_valid        (rx_uc_cnt_if.rx_uc_cnt_rd_valid[5]),        
/* output logic                     */ .rx_uc_cnt_6_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_cnt_6_init_done       (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_6_rd_data         (rx_uc_cnt_if.rx_uc_cnt_rd_data[6]),         
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_6_rd_valid        (rx_uc_cnt_if.rx_uc_cnt_rd_valid[6]),        
/* output logic                     */ .rx_uc_cnt_7_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_cnt_7_init_done       (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_7_rd_data         (rx_uc_cnt_if.rx_uc_cnt_rd_data[7]),         
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_7_rd_valid        (rx_uc_cnt_if.rx_uc_cnt_rd_valid[7]),        
/* output logic                     */ .rx_uc_cnt_8_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_cnt_8_init_done       (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_8_rd_data         (rx_uc_cnt_if.rx_uc_cnt_rd_data[8]),         
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_8_rd_valid        (rx_uc_cnt_if.rx_uc_cnt_rd_valid[8]),        
/* output logic                     */ .rx_uc_cnt_9_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_cnt_9_init_done       (),                                          
/* Interface .rx_uc_cnt_rd_data     */ .rx_uc_cnt_9_rd_data         (rx_uc_cnt_if.rx_uc_cnt_rd_data[9]),         
/* Interface .rx_uc_sm_cnt_rd_valid */ .rx_uc_sm_cnt_rd_valid       (rx_uc_sm_cnt_if.rx_uc_sm_cnt_rd_valid),     
/* output logic                     */ .rx_uc_sm_wm_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_sm_wm_init_done       (),                                          
/* Interface .rx_uc_sm_wm_rd_data   */ .rx_uc_sm_wm_rd_data         (rx_uc_sm_wm_if.rx_uc_sm_wm_rd_data),        
/* Interface .rx_uc_sm_wm_rd_valid  */ .rx_uc_sm_wm_rd_valid        (rx_uc_sm_wm_if.rx_uc_sm_wm_rd_valid),       
/* output logic                     */ .rx_uc_wm_0_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_uc_wm_0_init_done        (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_0_rd_data          (rx_uc_wm_if.rx_uc_wm_rd_data[0]),           
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_0_rd_valid         (rx_uc_wm_if.rx_uc_wm_rd_valid[0]),          
/* output logic                     */ .rx_uc_wm_10_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_wm_10_init_done       (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_10_rd_data         (rx_uc_wm_if.rx_uc_wm_rd_data[10]),          
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_10_rd_valid        (rx_uc_wm_if.rx_uc_wm_rd_valid[10]),         
/* output logic                     */ .rx_uc_wm_11_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_wm_11_init_done       (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_11_rd_data         (rx_uc_wm_if.rx_uc_wm_rd_data[11]),          
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_11_rd_valid        (rx_uc_wm_if.rx_uc_wm_rd_valid[11]),         
/* output logic                     */ .rx_uc_wm_12_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_wm_12_init_done       (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_12_rd_data         (rx_uc_wm_if.rx_uc_wm_rd_data[12]),          
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_12_rd_valid        (rx_uc_wm_if.rx_uc_wm_rd_valid[12]),         
/* output logic                     */ .rx_uc_wm_13_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_wm_13_init_done       (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_13_rd_data         (rx_uc_wm_if.rx_uc_wm_rd_data[13]),          
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_13_rd_valid        (rx_uc_wm_if.rx_uc_wm_rd_valid[13]),         
/* output logic                     */ .rx_uc_wm_14_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_wm_14_init_done       (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_14_rd_data         (rx_uc_wm_if.rx_uc_wm_rd_data[14]),          
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_14_rd_valid        (rx_uc_wm_if.rx_uc_wm_rd_valid[14]),         
/* output logic                     */ .rx_uc_wm_15_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_uc_wm_15_init_done       (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_15_rd_data         (rx_uc_wm_if.rx_uc_wm_rd_data[15]),          
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_15_rd_valid        (rx_uc_wm_if.rx_uc_wm_rd_valid[15]),         
/* output logic                     */ .rx_uc_wm_1_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_uc_wm_1_init_done        (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_1_rd_data          (rx_uc_wm_if.rx_uc_wm_rd_data[1]),           
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_1_rd_valid         (rx_uc_wm_if.rx_uc_wm_rd_valid[1]),          
/* output logic                     */ .rx_uc_wm_2_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_uc_wm_2_init_done        (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_2_rd_data          (rx_uc_wm_if.rx_uc_wm_rd_data[2]),           
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_2_rd_valid         (rx_uc_wm_if.rx_uc_wm_rd_valid[2]),          
/* output logic                     */ .rx_uc_wm_3_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_uc_wm_3_init_done        (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_3_rd_data          (rx_uc_wm_if.rx_uc_wm_rd_data[3]),           
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_3_rd_valid         (rx_uc_wm_if.rx_uc_wm_rd_valid[3]),          
/* output logic                     */ .rx_uc_wm_4_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_uc_wm_4_init_done        (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_4_rd_data          (rx_uc_wm_if.rx_uc_wm_rd_data[4]),           
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_4_rd_valid         (rx_uc_wm_if.rx_uc_wm_rd_valid[4]),          
/* output logic                     */ .rx_uc_wm_5_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_uc_wm_5_init_done        (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_5_rd_data          (rx_uc_wm_if.rx_uc_wm_rd_data[5]),           
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_5_rd_valid         (rx_uc_wm_if.rx_uc_wm_rd_valid[5]),          
/* output logic                     */ .rx_uc_wm_6_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_uc_wm_6_init_done        (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_6_rd_data          (rx_uc_wm_if.rx_uc_wm_rd_data[6]),           
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_6_rd_valid         (rx_uc_wm_if.rx_uc_wm_rd_valid[6]),          
/* output logic                     */ .rx_uc_wm_7_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_uc_wm_7_init_done        (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_7_rd_data          (rx_uc_wm_if.rx_uc_wm_rd_data[7]),           
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_7_rd_valid         (rx_uc_wm_if.rx_uc_wm_rd_valid[7]),          
/* output logic                     */ .rx_uc_wm_8_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_uc_wm_8_init_done        (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_8_rd_data          (rx_uc_wm_if.rx_uc_wm_rd_data[8]),           
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_8_rd_valid         (rx_uc_wm_if.rx_uc_wm_rd_valid[8]),          
/* output logic                     */ .rx_uc_wm_9_ecc_uncor_err    (),                                          
/* output logic                     */ .rx_uc_wm_9_init_done        (),                                          
/* Interface .rx_uc_wm_rd_data      */ .rx_uc_wm_9_rd_data          (rx_uc_wm_if.rx_uc_wm_rd_data[9]),           
/* Interface .rx_uc_wm_rd_valid     */ .rx_uc_wm_9_rd_valid         (rx_uc_wm_if.rx_uc_wm_rd_valid[9]),          
/* output logic                     */ .tx_uc_sm_cnt_ecc_uncor_err  (),                                          
/* output logic                     */ .tx_uc_sm_cnt_init_done      (),                                          
/* Interface .tx_uc_sm_cnt_rd_data  */ .tx_uc_sm_cnt_rd_data        (tx_uc_sm_cnt_if.tx_uc_sm_cnt_rd_data),      
/* Interface .tx_uc_sm_cnt_rd_valid */ .tx_uc_sm_cnt_rd_valid       (tx_uc_sm_cnt_if.tx_uc_sm_cnt_rd_valid),     
/* output logic                     */ .tx_uc_sm_wm_ecc_uncor_err   (),                                          
/* output logic                     */ .tx_uc_sm_wm_init_done       (),                                          
/* Interface .tx_uc_sm_wm_rd_data   */ .tx_uc_sm_wm_rd_data         (tx_uc_sm_wm_if.tx_uc_sm_wm_rd_data),        
/* Interface .tx_uc_sm_wm_rd_valid  */ .tx_uc_sm_wm_rd_valid        (tx_uc_sm_wm_if.tx_uc_sm_wm_rd_valid),       
/* output logic                     */ .unified_regs_ack            (),                                          
/* output logic              [31:0] */ .unified_regs_rd_data        (),                                          
/* Interface .rx_uc_cnt_rd_valid    */ .rx_uc_cnt_9_rd_valid        (rx_uc_cnt_if.rx_uc_cnt_rd_valid[9]),        
/* output logic                     */ .rx_uc_sm_cnt_ecc_uncor_err  (),                                          
/* output logic                     */ .rx_uc_sm_cnt_init_done      (),                                          
/* Interface .rx_uc_sm_cnt_rd_data  */ .rx_uc_sm_cnt_rd_data        (rx_uc_sm_cnt_if.rx_uc_sm_cnt_rd_data),      
/* Interface .rx_mc_cnt_rd_data     */ .rx_mc_cnt_15_rd_data        (rx_mc_cnt_if.rx_mc_cnt_rd_data[15]),        
/* Interface .rx_mc_cnt_rd_valid    */ .rx_mc_cnt_15_rd_valid       (rx_mc_cnt_if.rx_mc_cnt_rd_valid[15]),       
/* output logic                     */ .rx_mc_cnt_1_ecc_uncor_err   (),                                          
/* output logic                     */ .rx_mc_cnt_1_init_done       ());                                          
// End of module gcm_shells_wrapper from gcm_shells_wrapper


// module gcm_ff_mems    from gcm_ff_mems using gcm_ff_mems.map 
gcm_ff_mems    gcm_ff_mems(
/* input  logic          */ .car_raw_lan_power_good_with_byprst (1'b1),                                      
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_0_to_mem             (gcm_rx_mc_cnt_0_to_mem),                    
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_10_to_mem            (gcm_rx_mc_cnt_10_to_mem),                   
/* input  logic          */ .cclk                               (cclk),                                      
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_11_to_mem            (gcm_rx_mc_cnt_11_to_mem),                   
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_12_to_mem            (gcm_rx_mc_cnt_12_to_mem),                   
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_13_to_mem            (gcm_rx_mc_cnt_13_to_mem),                   
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_14_to_mem            (gcm_rx_mc_cnt_14_to_mem),                   
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_15_to_mem            (gcm_rx_mc_cnt_15_to_mem),                   
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_1_to_mem             (gcm_rx_mc_cnt_1_to_mem),                    
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_2_to_mem             (gcm_rx_mc_cnt_2_to_mem),                    
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_3_to_mem             (gcm_rx_mc_cnt_3_to_mem),                    
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_4_to_mem             (gcm_rx_mc_cnt_4_to_mem),                    
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_5_to_mem             (gcm_rx_mc_cnt_5_to_mem),                    
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_6_to_mem             (gcm_rx_mc_cnt_6_to_mem),                    
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_7_to_mem             (gcm_rx_mc_cnt_7_to_mem),                    
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_8_to_mem             (gcm_rx_mc_cnt_8_to_mem),                    
/* input  logic  [111:0] */ .gcm_rx_mc_cnt_9_to_mem             (gcm_rx_mc_cnt_9_to_mem),                    
/* input  logic   [49:0] */ .gcm_rx_mc_sm_cnt_to_mem            (gcm_rx_mc_sm_cnt_to_mem),                   
/* input  logic   [67:0] */ .gcm_rx_mc_sm_wm_to_mem             (gcm_rx_mc_sm_wm_to_mem),                    
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_0_to_mem             (gcm_rx_uc_cnt_0_to_mem),                    
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_10_to_mem            (gcm_rx_uc_cnt_10_to_mem),                   
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_11_to_mem            (gcm_rx_uc_cnt_11_to_mem),                   
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_12_to_mem            (gcm_rx_uc_cnt_12_to_mem),                   
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_13_to_mem            (gcm_rx_uc_cnt_13_to_mem),                   
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_14_to_mem            (gcm_rx_uc_cnt_14_to_mem),                   
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_15_to_mem            (gcm_rx_uc_cnt_15_to_mem),                   
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_1_to_mem             (gcm_rx_uc_cnt_1_to_mem),                    
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_2_to_mem             (gcm_rx_uc_cnt_2_to_mem),                    
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_3_to_mem             (gcm_rx_uc_cnt_3_to_mem),                    
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_4_to_mem             (gcm_rx_uc_cnt_4_to_mem),                    
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_5_to_mem             (gcm_rx_uc_cnt_5_to_mem),                    
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_6_to_mem             (gcm_rx_uc_cnt_6_to_mem),                    
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_7_to_mem             (gcm_rx_uc_cnt_7_to_mem),                    
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_8_to_mem             (gcm_rx_uc_cnt_8_to_mem),                    
/* input  logic  [208:0] */ .gcm_rx_uc_cnt_9_to_mem             (gcm_rx_uc_cnt_9_to_mem),                    
/* input  logic   [45:0] */ .gcm_rx_uc_sm_cnt_to_mem            (gcm_rx_uc_sm_cnt_to_mem),                   
/* input  logic   [61:0] */ .gcm_rx_uc_sm_wm_to_mem             (gcm_rx_uc_sm_wm_to_mem),                    
/* input  logic   [53:0] */ .gcm_tx_uc_sm_cnt_to_mem            (gcm_tx_uc_sm_cnt_to_mem),                   
/* input  logic   [69:0] */ .gcm_tx_uc_sm_wm_to_mem             (gcm_tx_uc_sm_wm_to_mem),                    
/* output logic   [96:0] */ .gcm_rx_mc_cnt_0_from_mem           (gcm_rx_mc_cnt_0_from_mem),                  
/* output logic   [96:0] */ .gcm_rx_mc_cnt_10_from_mem          (gcm_rx_mc_cnt_10_from_mem),                 
/* output logic   [96:0] */ .gcm_rx_mc_cnt_11_from_mem          (gcm_rx_mc_cnt_11_from_mem),                 
/* output logic   [96:0] */ .gcm_rx_mc_cnt_12_from_mem          (gcm_rx_mc_cnt_12_from_mem),                 
/* output logic   [96:0] */ .gcm_rx_mc_cnt_13_from_mem          (gcm_rx_mc_cnt_13_from_mem),                 
/* output logic   [96:0] */ .gcm_rx_mc_cnt_14_from_mem          (gcm_rx_mc_cnt_14_from_mem),                 
/* output logic   [96:0] */ .gcm_rx_mc_cnt_15_from_mem          (gcm_rx_mc_cnt_15_from_mem),                 
/* output logic   [96:0] */ .gcm_rx_mc_cnt_1_from_mem           (gcm_rx_mc_cnt_1_from_mem),                  
/* output logic   [96:0] */ .gcm_rx_mc_cnt_2_from_mem           (gcm_rx_mc_cnt_2_from_mem),                  
/* output logic   [96:0] */ .gcm_rx_mc_cnt_3_from_mem           (gcm_rx_mc_cnt_3_from_mem),                  
/* output logic   [96:0] */ .gcm_rx_mc_cnt_4_from_mem           (gcm_rx_mc_cnt_4_from_mem),                  
/* output logic   [96:0] */ .gcm_rx_mc_cnt_5_from_mem           (gcm_rx_mc_cnt_5_from_mem),                  
/* output logic   [96:0] */ .gcm_rx_mc_cnt_6_from_mem           (gcm_rx_mc_cnt_6_from_mem),                  
/* output logic   [96:0] */ .gcm_rx_mc_cnt_7_from_mem           (gcm_rx_mc_cnt_7_from_mem),                  
/* output logic   [96:0] */ .gcm_rx_mc_cnt_8_from_mem           (gcm_rx_mc_cnt_8_from_mem),                  
/* output logic   [96:0] */ .gcm_rx_mc_cnt_9_from_mem           (gcm_rx_mc_cnt_9_from_mem),                  
/* output logic   [32:0] */ .gcm_rx_mc_sm_cnt_from_mem          (gcm_rx_mc_sm_cnt_from_mem),                 
/* output logic   [54:0] */ .gcm_rx_mc_sm_wm_from_mem           (gcm_rx_mc_sm_wm_from_mem),                  
/* output logic  [192:0] */ .gcm_rx_uc_cnt_0_from_mem           (gcm_rx_uc_cnt_0_from_mem),                  
/* output logic  [192:0] */ .gcm_rx_uc_cnt_10_from_mem          (gcm_rx_uc_cnt_10_from_mem),                 
/* output logic  [192:0] */ .gcm_rx_uc_cnt_11_from_mem          (gcm_rx_uc_cnt_11_from_mem),                 
/* output logic  [192:0] */ .gcm_rx_uc_cnt_12_from_mem          (gcm_rx_uc_cnt_12_from_mem),                 
/* output logic  [192:0] */ .gcm_rx_uc_cnt_13_from_mem          (gcm_rx_uc_cnt_13_from_mem),                 
/* output logic  [192:0] */ .gcm_rx_uc_cnt_14_from_mem          (gcm_rx_uc_cnt_14_from_mem),                 
/* output logic  [192:0] */ .gcm_rx_uc_cnt_15_from_mem          (gcm_rx_uc_cnt_15_from_mem),                 
/* output logic  [192:0] */ .gcm_rx_uc_cnt_1_from_mem           (gcm_rx_uc_cnt_1_from_mem),                  
/* output logic  [192:0] */ .gcm_rx_uc_cnt_2_from_mem           (gcm_rx_uc_cnt_2_from_mem),                  
/* output logic  [192:0] */ .gcm_rx_uc_cnt_3_from_mem           (gcm_rx_uc_cnt_3_from_mem),                  
/* output logic  [192:0] */ .gcm_rx_uc_cnt_4_from_mem           (gcm_rx_uc_cnt_4_from_mem),                  
/* output logic  [192:0] */ .gcm_rx_uc_cnt_5_from_mem           (gcm_rx_uc_cnt_5_from_mem),                  
/* output logic  [192:0] */ .gcm_rx_uc_cnt_6_from_mem           (gcm_rx_uc_cnt_6_from_mem),                  
/* output logic  [192:0] */ .gcm_rx_uc_cnt_7_from_mem           (gcm_rx_uc_cnt_7_from_mem),                  
/* output logic  [192:0] */ .gcm_rx_uc_cnt_8_from_mem           (gcm_rx_uc_cnt_8_from_mem),                  
/* output logic  [192:0] */ .gcm_rx_uc_cnt_9_from_mem           (gcm_rx_uc_cnt_9_from_mem),                  
/* output logic   [26:0] */ .gcm_rx_uc_sm_cnt_from_mem          (gcm_rx_uc_sm_cnt_from_mem),                 
/* output logic   [47:0] */ .gcm_rx_uc_sm_wm_from_mem           (gcm_rx_uc_sm_wm_from_mem),                  
/* output logic   [32:0] */ .gcm_tx_uc_sm_cnt_from_mem          (gcm_tx_uc_sm_cnt_from_mem),                 
/* output logic   [54:0] */ .gcm_tx_uc_sm_wm_from_mem           (gcm_tx_uc_sm_wm_from_mem));                  
// End of module gcm_ff_mems from gcm_ff_mems


// module gcm_rf_mems    from gcm_rf_mems using gcm_rf_mems.map 
gcm_rf_mems    gcm_rf_mems(
/* input  logic         */ .car_raw_lan_power_good_with_byprst (1'b1),                                      
/* input  logic   [5:0] */ .fary_ffuse_data_misc_rf            (fary_ffuse_data_misc_rf),                   
/* input  logic         */ .fary_pwren_b_rf                    (fary_pwren_b_rf),                           
/* input  logic         */ .cclk                               (cclk),                                      
/* input  logic         */ .fdfx_lbist_test_mode               (fdfx_lbist_test_mode),                      
/* input  logic         */ .fscan_byprst_b                     (fscan_byprst_b),                            
/* input  logic  [31:0] */ .fscan_ram_awt_mode                 (fscan_ram_awt_mode),                        
/* input  logic  [31:0] */ .fscan_ram_awt_ren                  (fscan_ram_awt_ren),                         
/* input  logic  [31:0] */ .fscan_ram_awt_wen                  (fscan_ram_awt_wen),                         
/* input  logic  [31:0] */ .fscan_ram_bypsel                   (fscan_ram_bypsel),                          
/* input  logic         */ .fscan_ram_init_en                  (fscan_ram_init_en),                         
/* input  logic         */ .fscan_ram_init_val                 (fscan_ram_init_val),                        
/* input  logic  [31:0] */ .fscan_ram_odis_b                   (fscan_ram_odis_b),                          
/* input  logic         */ .fscan_ram_rddis_b                  (fscan_ram_rddis_b),                         
/* input  logic         */ .fscan_ram_wrdis_b                  (fscan_ram_wrdis_b),                         
/* input  logic         */ .fscan_rstbypen                     (fscan_rstbypen),                            
/* input  logic  [90:0] */ .gcm_rx_mc_wm_0_to_mem              (gcm_rx_mc_wm_0_to_mem),                     
/* input  logic  [90:0] */ .gcm_rx_mc_wm_10_to_mem             (gcm_rx_mc_wm_10_to_mem),                    
/* input  logic  [90:0] */ .gcm_rx_mc_wm_11_to_mem             (gcm_rx_mc_wm_11_to_mem),                    
/* input  logic  [90:0] */ .gcm_rx_mc_wm_12_to_mem             (gcm_rx_mc_wm_12_to_mem),                    
/* input  logic  [90:0] */ .gcm_rx_mc_wm_13_to_mem             (gcm_rx_mc_wm_13_to_mem),                    
/* input  logic  [90:0] */ .gcm_rx_mc_wm_14_to_mem             (gcm_rx_mc_wm_14_to_mem),                    
/* input  logic  [90:0] */ .gcm_rx_mc_wm_15_to_mem             (gcm_rx_mc_wm_15_to_mem),                    
/* input  logic  [90:0] */ .gcm_rx_mc_wm_1_to_mem              (gcm_rx_mc_wm_1_to_mem),                     
/* input  logic  [90:0] */ .gcm_rx_mc_wm_2_to_mem              (gcm_rx_mc_wm_2_to_mem),                     
/* input  logic  [90:0] */ .gcm_rx_mc_wm_3_to_mem              (gcm_rx_mc_wm_3_to_mem),                     
/* input  logic  [90:0] */ .gcm_rx_mc_wm_4_to_mem              (gcm_rx_mc_wm_4_to_mem),                     
/* input  logic  [90:0] */ .gcm_rx_mc_wm_5_to_mem              (gcm_rx_mc_wm_5_to_mem),                     
/* input  logic  [90:0] */ .gcm_rx_mc_wm_6_to_mem              (gcm_rx_mc_wm_6_to_mem),                     
/* input  logic  [90:0] */ .gcm_rx_mc_wm_7_to_mem              (gcm_rx_mc_wm_7_to_mem),                     
/* input  logic  [90:0] */ .gcm_rx_mc_wm_8_to_mem              (gcm_rx_mc_wm_8_to_mem),                     
/* input  logic  [90:0] */ .gcm_rx_mc_wm_9_to_mem              (gcm_rx_mc_wm_9_to_mem),                     
/* input  logic  [91:0] */ .gcm_rx_uc_wm_0_to_mem              (gcm_rx_uc_wm_0_to_mem),                     
/* input  logic  [91:0] */ .gcm_rx_uc_wm_10_to_mem             (gcm_rx_uc_wm_10_to_mem),                    
/* input  logic  [91:0] */ .gcm_rx_uc_wm_11_to_mem             (gcm_rx_uc_wm_11_to_mem),                    
/* input  logic  [91:0] */ .gcm_rx_uc_wm_12_to_mem             (gcm_rx_uc_wm_12_to_mem),                    
/* input  logic  [91:0] */ .gcm_rx_uc_wm_13_to_mem             (gcm_rx_uc_wm_13_to_mem),                    
/* input  logic  [91:0] */ .gcm_rx_uc_wm_14_to_mem             (gcm_rx_uc_wm_14_to_mem),                    
/* input  logic  [91:0] */ .gcm_rx_uc_wm_15_to_mem             (gcm_rx_uc_wm_15_to_mem),                    
/* input  logic  [91:0] */ .gcm_rx_uc_wm_1_to_mem              (gcm_rx_uc_wm_1_to_mem),                     
/* input  logic  [91:0] */ .gcm_rx_uc_wm_2_to_mem              (gcm_rx_uc_wm_2_to_mem),                     
/* input  logic  [91:0] */ .gcm_rx_uc_wm_3_to_mem              (gcm_rx_uc_wm_3_to_mem),                     
/* input  logic  [91:0] */ .gcm_rx_uc_wm_4_to_mem              (gcm_rx_uc_wm_4_to_mem),                     
/* input  logic  [91:0] */ .gcm_rx_uc_wm_5_to_mem              (gcm_rx_uc_wm_5_to_mem),                     
/* input  logic  [91:0] */ .gcm_rx_uc_wm_6_to_mem              (gcm_rx_uc_wm_6_to_mem),                     
/* input  logic  [91:0] */ .gcm_rx_uc_wm_7_to_mem              (gcm_rx_uc_wm_7_to_mem),                     
/* input  logic  [91:0] */ .gcm_rx_uc_wm_8_to_mem              (gcm_rx_uc_wm_8_to_mem),                     
/* input  logic  [91:0] */ .gcm_rx_uc_wm_9_to_mem              (gcm_rx_uc_wm_9_to_mem),                     
/* output logic         */ .aary_pwren_b_rf                    (aary_pwren_b_rf),                           
/* output logic  [76:0] */ .gcm_rx_mc_wm_0_from_mem            (gcm_rx_mc_wm_0_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_mc_wm_10_from_mem           (gcm_rx_mc_wm_10_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_mc_wm_11_from_mem           (gcm_rx_mc_wm_11_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_mc_wm_12_from_mem           (gcm_rx_mc_wm_12_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_mc_wm_13_from_mem           (gcm_rx_mc_wm_13_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_mc_wm_14_from_mem           (gcm_rx_mc_wm_14_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_mc_wm_15_from_mem           (gcm_rx_mc_wm_15_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_mc_wm_1_from_mem            (gcm_rx_mc_wm_1_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_mc_wm_2_from_mem            (gcm_rx_mc_wm_2_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_mc_wm_3_from_mem            (gcm_rx_mc_wm_3_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_mc_wm_4_from_mem            (gcm_rx_mc_wm_4_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_mc_wm_5_from_mem            (gcm_rx_mc_wm_5_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_mc_wm_6_from_mem            (gcm_rx_mc_wm_6_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_mc_wm_7_from_mem            (gcm_rx_mc_wm_7_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_mc_wm_8_from_mem            (gcm_rx_mc_wm_8_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_mc_wm_9_from_mem            (gcm_rx_mc_wm_9_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_uc_wm_0_from_mem            (gcm_rx_uc_wm_0_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_uc_wm_10_from_mem           (gcm_rx_uc_wm_10_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_uc_wm_11_from_mem           (gcm_rx_uc_wm_11_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_uc_wm_12_from_mem           (gcm_rx_uc_wm_12_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_uc_wm_13_from_mem           (gcm_rx_uc_wm_13_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_uc_wm_14_from_mem           (gcm_rx_uc_wm_14_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_uc_wm_15_from_mem           (gcm_rx_uc_wm_15_from_mem),                  
/* output logic  [76:0] */ .gcm_rx_uc_wm_1_from_mem            (gcm_rx_uc_wm_1_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_uc_wm_2_from_mem            (gcm_rx_uc_wm_2_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_uc_wm_3_from_mem            (gcm_rx_uc_wm_3_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_uc_wm_4_from_mem            (gcm_rx_uc_wm_4_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_uc_wm_5_from_mem            (gcm_rx_uc_wm_5_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_uc_wm_6_from_mem            (gcm_rx_uc_wm_6_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_uc_wm_7_from_mem            (gcm_rx_uc_wm_7_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_uc_wm_8_from_mem            (gcm_rx_uc_wm_8_from_mem),                   
/* output logic  [76:0] */ .gcm_rx_uc_wm_9_from_mem            (gcm_rx_uc_wm_9_from_mem));                   
// End of module gcm_rf_mems from gcm_rf_mems

endmodule // mby_gcm_gen_mem
