
MIDI_Synth_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d9b8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000027bc  0800db68  0800db68  0000eb68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010324  08010324  000121e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010324  08010324  00011324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801032c  0801032c  000121e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801032c  0801032c  0001132c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010330  08010330  00011330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08010334  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000121e8  2**0
                  CONTENTS
 10 .bss          00001070  200001e8  200001e8  000121e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001258  20001258  000121e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000121e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026cbb  00000000  00000000  00012218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000570b  00000000  00000000  00038ed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000022d0  00000000  00000000  0003e5e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001aee  00000000  00000000  000408b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000831b  00000000  00000000  0004239e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002931e  00000000  00000000  0004a6b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f1029  00000000  00000000  000739d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00164a00  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009914  00000000  00000000  00164a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  0016e358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800db50 	.word	0x0800db50

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	0800db50 	.word	0x0800db50

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <GUI_Init>:
  * for the STM32F429I-Discovery board, including a workaround
  * to wake up the STMPE811 controller.
  * @param  None
  * @retval None
  */
void GUI_Init(void) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
    /* Initialize LCD */
    BSP_LCD_Init();
 80005c0:	f001 ff50 	bl	8002464 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER);
 80005c4:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 80005c8:	2000      	movs	r0, #0
 80005ca:	f001 ffcd 	bl	8002568 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(0);
 80005ce:	2000      	movs	r0, #0
 80005d0:	f002 f82e 	bl	8002630 <BSP_LCD_SelectLayer>
    BSP_LCD_DisplayOn();
 80005d4:	f002 fabe 	bl	8002b54 <BSP_LCD_DisplayOn>

    /* Set default screen properties */
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 80005d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80005dc:	f002 f884 	bl	80026e8 <BSP_LCD_Clear>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80005e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80005e4:	f002 f84c 	bl	8002680 <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80005e8:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80005ec:	f002 f830 	bl	8002650 <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font16);
 80005f0:	4814      	ldr	r0, [pc, #80]	@ (8000644 <GUI_Init+0x88>)
 80005f2:	f002 f85f 	bl	80026b4 <BSP_LCD_SetFont>

    /* Initialize Touch Screen Driver */
    HAL_Delay(100);
 80005f6:	2064      	movs	r0, #100	@ 0x64
 80005f8:	f002 ff64 	bl	80034c4 <HAL_Delay>
    BSP_TS_Init(240, 320);
 80005fc:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000600:	20f0      	movs	r0, #240	@ 0xf0
 8000602:	f002 fe6f 	bl	80032e4 <BSP_TS_Init>

    /* STMPE811 Hardware Fix */
    I2Cx_Write(STMPE811_ADDR, 0x04, 0x00); // SYS_CTRL2: Enable Clocks
 8000606:	2200      	movs	r2, #0
 8000608:	2104      	movs	r1, #4
 800060a:	2082      	movs	r0, #130	@ 0x82
 800060c:	f000 fd92 	bl	8001134 <I2Cx_Write>
    HAL_Delay(10);
 8000610:	200a      	movs	r0, #10
 8000612:	f002 ff57 	bl	80034c4 <HAL_Delay>
    I2Cx_Write(STMPE811_ADDR, 0x40, 0x01); // TSC_CTRL: Enable Touch Screen
 8000616:	2201      	movs	r2, #1
 8000618:	2140      	movs	r1, #64	@ 0x40
 800061a:	2082      	movs	r0, #130	@ 0x82
 800061c:	f000 fd8a 	bl	8001134 <I2Cx_Write>
    HAL_Delay(10);
 8000620:	200a      	movs	r0, #10
 8000622:	f002 ff4f 	bl	80034c4 <HAL_Delay>
    I2Cx_Write(STMPE811_ADDR, 0x4A, 0x01); // FIFO_STA: Reset FIFO
 8000626:	2201      	movs	r2, #1
 8000628:	214a      	movs	r1, #74	@ 0x4a
 800062a:	2082      	movs	r0, #130	@ 0x82
 800062c:	f000 fd82 	bl	8001134 <I2Cx_Write>
    I2Cx_Write(STMPE811_ADDR, 0x4A, 0x00); // FIFO_STA: Enable FIFO
 8000630:	2200      	movs	r2, #0
 8000632:	214a      	movs	r1, #74	@ 0x4a
 8000634:	2082      	movs	r0, #130	@ 0x82
 8000636:	f000 fd7d 	bl	8001134 <I2Cx_Write>

    /* Draw the initial UI */
    GUI_DrawInterface();
 800063a:	f000 f805 	bl	8000648 <GUI_DrawInterface>
}
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000074 	.word	0x20000074

08000648 <GUI_DrawInterface>:
  * @brief  Redraws the graphical user interface elements.
  * Updates buttons colors based on the current state.
  * @param  None
  * @retval None
  */
void GUI_DrawInterface(void) {
 8000648:	b5b0      	push	{r4, r5, r7, lr}
 800064a:	b094      	sub	sp, #80	@ 0x50
 800064c:	af00      	add	r7, sp, #0

    char buf[20];
    const char* waves[] = {"SIN", "SQU", "SAW", "TRI"};
 800064e:	4b65      	ldr	r3, [pc, #404]	@ (80007e4 <GUI_DrawInterface+0x19c>)
 8000650:	f107 0420 	add.w	r4, r7, #32
 8000654:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000656:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    for(int i = 0; i < 4; i++) {
 800065a:	2300      	movs	r3, #0
 800065c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800065e:	e044      	b.n	80006ea <GUI_DrawInterface+0xa2>
        /* Highlight the selected waveform */
        if(synth.current_waveform == i) {
 8000660:	4b61      	ldr	r3, [pc, #388]	@ (80007e8 <GUI_DrawInterface+0x1a0>)
 8000662:	785b      	ldrb	r3, [r3, #1]
 8000664:	461a      	mov	r2, r3
 8000666:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000668:	4293      	cmp	r3, r2
 800066a:	d104      	bne.n	8000676 <GUI_DrawInterface+0x2e>
            BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800066c:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000670:	f001 ffee 	bl	8002650 <BSP_LCD_SetTextColor>
 8000674:	e002      	b.n	800067c <GUI_DrawInterface+0x34>
        } else {
            BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8000676:	485d      	ldr	r0, [pc, #372]	@ (80007ec <GUI_DrawInterface+0x1a4>)
 8000678:	f001 ffea 	bl	8002650 <BSP_LCD_SetTextColor>
        }

        /* Draw button rectangle */
        BSP_LCD_FillRect(10 + (i * 55), Y_WAVE_BTNS, 50, 40);
 800067c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800067e:	b29b      	uxth	r3, r3
 8000680:	461a      	mov	r2, r3
 8000682:	00d2      	lsls	r2, r2, #3
 8000684:	1ad2      	subs	r2, r2, r3
 8000686:	00d2      	lsls	r2, r2, #3
 8000688:	1ad3      	subs	r3, r2, r3
 800068a:	b29b      	uxth	r3, r3
 800068c:	330a      	adds	r3, #10
 800068e:	b298      	uxth	r0, r3
 8000690:	2328      	movs	r3, #40	@ 0x28
 8000692:	2232      	movs	r2, #50	@ 0x32
 8000694:	2114      	movs	r1, #20
 8000696:	f002 fa03 	bl	8002aa0 <BSP_LCD_FillRect>

        /* Draw button text */
        BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800069a:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800069e:	f001 ffd7 	bl	8002650 <BSP_LCD_SetTextColor>
        BSP_LCD_SetBackColor(synth.current_waveform == i ? LCD_COLOR_GREEN : LCD_COLOR_LIGHTGRAY);
 80006a2:	4b51      	ldr	r3, [pc, #324]	@ (80007e8 <GUI_DrawInterface+0x1a0>)
 80006a4:	785b      	ldrb	r3, [r3, #1]
 80006a6:	461a      	mov	r2, r3
 80006a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d102      	bne.n	80006b4 <GUI_DrawInterface+0x6c>
 80006ae:	f04f 23ff 	mov.w	r3, #4278255360	@ 0xff00ff00
 80006b2:	e000      	b.n	80006b6 <GUI_DrawInterface+0x6e>
 80006b4:	4b4d      	ldr	r3, [pc, #308]	@ (80007ec <GUI_DrawInterface+0x1a4>)
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 ffe2 	bl	8002680 <BSP_LCD_SetBackColor>
        BSP_LCD_DisplayStringAt(20 + (i * 55), Y_WAVE_BTNS + 12, (uint8_t*)waves[i], LEFT_MODE);
 80006bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006be:	b29b      	uxth	r3, r3
 80006c0:	461a      	mov	r2, r3
 80006c2:	00d2      	lsls	r2, r2, #3
 80006c4:	1ad2      	subs	r2, r2, r3
 80006c6:	00d2      	lsls	r2, r2, #3
 80006c8:	1ad3      	subs	r3, r2, r3
 80006ca:	b29b      	uxth	r3, r3
 80006cc:	3314      	adds	r3, #20
 80006ce:	b298      	uxth	r0, r3
 80006d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	3350      	adds	r3, #80	@ 0x50
 80006d6:	443b      	add	r3, r7
 80006d8:	f853 2c30 	ldr.w	r2, [r3, #-48]
 80006dc:	2303      	movs	r3, #3
 80006de:	2120      	movs	r1, #32
 80006e0:	f002 f86e 	bl	80027c0 <BSP_LCD_DisplayStringAt>
    for(int i = 0; i < 4; i++) {
 80006e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006e6:	3301      	adds	r3, #1
 80006e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80006ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006ec:	2b03      	cmp	r3, #3
 80006ee:	ddb7      	ble.n	8000660 <GUI_DrawInterface+0x18>
    }

    /* Reset background color */
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80006f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80006f4:	f001 ffc4 	bl	8002680 <BSP_LCD_SetBackColor>

    /* Draw '-' and '+' buttons */
    BSP_LCD_SetTextColor(LCD_COLOR_LIGHTBLUE);
 80006f8:	483d      	ldr	r0, [pc, #244]	@ (80007f0 <GUI_DrawInterface+0x1a8>)
 80006fa:	f001 ffa9 	bl	8002650 <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(10, Y_OCTAVE_BTNS, 60, 40);  // Minus button
 80006fe:	2328      	movs	r3, #40	@ 0x28
 8000700:	223c      	movs	r2, #60	@ 0x3c
 8000702:	2150      	movs	r1, #80	@ 0x50
 8000704:	200a      	movs	r0, #10
 8000706:	f002 f9cb 	bl	8002aa0 <BSP_LCD_FillRect>
    BSP_LCD_FillRect(170, Y_OCTAVE_BTNS, 60, 40); // Plus button
 800070a:	2328      	movs	r3, #40	@ 0x28
 800070c:	223c      	movs	r2, #60	@ 0x3c
 800070e:	2150      	movs	r1, #80	@ 0x50
 8000710:	20aa      	movs	r0, #170	@ 0xaa
 8000712:	f002 f9c5 	bl	8002aa0 <BSP_LCD_FillRect>

    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000716:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800071a:	f001 ff99 	bl	8002650 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_LIGHTBLUE);
 800071e:	4834      	ldr	r0, [pc, #208]	@ (80007f0 <GUI_DrawInterface+0x1a8>)
 8000720:	f001 ffae 	bl	8002680 <BSP_LCD_SetBackColor>
    BSP_LCD_DisplayStringAt(30, Y_OCTAVE_BTNS + 10, (uint8_t*)"-", LEFT_MODE);
 8000724:	2303      	movs	r3, #3
 8000726:	4a33      	ldr	r2, [pc, #204]	@ (80007f4 <GUI_DrawInterface+0x1ac>)
 8000728:	215a      	movs	r1, #90	@ 0x5a
 800072a:	201e      	movs	r0, #30
 800072c:	f002 f848 	bl	80027c0 <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(190, Y_OCTAVE_BTNS + 10, (uint8_t*)"+", LEFT_MODE);
 8000730:	2303      	movs	r3, #3
 8000732:	4a31      	ldr	r2, [pc, #196]	@ (80007f8 <GUI_DrawInterface+0x1b0>)
 8000734:	215a      	movs	r1, #90	@ 0x5a
 8000736:	20be      	movs	r0, #190	@ 0xbe
 8000738:	f002 f842 	bl	80027c0 <BSP_LCD_DisplayStringAt>

    /* Display current octave number */
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800073c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000740:	f001 ff9e 	bl	8002680 <BSP_LCD_SetBackColor>
    sprintf(buf, "OCTAVE: %d", synth.current_octave);
 8000744:	4b28      	ldr	r3, [pc, #160]	@ (80007e8 <GUI_DrawInterface+0x1a0>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	461a      	mov	r2, r3
 800074a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800074e:	492b      	ldr	r1, [pc, #172]	@ (80007fc <GUI_DrawInterface+0x1b4>)
 8000750:	4618      	mov	r0, r3
 8000752:	f00c fd5d 	bl	800d210 <siprintf>
    BSP_LCD_DisplayStringAt(0, Y_OCTAVE_BTNS + 12, (uint8_t*)buf, CENTER_MODE);
 8000756:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800075a:	2301      	movs	r3, #1
 800075c:	215c      	movs	r1, #92	@ 0x5c
 800075e:	2000      	movs	r0, #0
 8000760:	f002 f82e 	bl	80027c0 <BSP_LCD_DisplayStringAt>

    /* Draw Piano Keys */
    const char* notes[] = {"C", "D", "E", "F", "G", "A", "H"};
 8000764:	4b26      	ldr	r3, [pc, #152]	@ (8000800 <GUI_DrawInterface+0x1b8>)
 8000766:	1d3c      	adds	r4, r7, #4
 8000768:	461d      	mov	r5, r3
 800076a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800076c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800076e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000772:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    int key_width = 34;
 8000776:	2322      	movs	r3, #34	@ 0x22
 8000778:	647b      	str	r3, [r7, #68]	@ 0x44

    for(int i = 0; i < 7; i++) {
 800077a:	2300      	movs	r3, #0
 800077c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800077e:	e029      	b.n	80007d4 <GUI_DrawInterface+0x18c>
        BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000780:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000784:	f001 ff64 	bl	8002650 <BSP_LCD_SetTextColor>
        /* Draw key outline */
        BSP_LCD_DrawRect(1 + (i * key_width), Y_PIANO_KEYS, key_width, H_PIANO_KEYS);
 8000788:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800078a:	b29a      	uxth	r2, r3
 800078c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800078e:	b29b      	uxth	r3, r3
 8000790:	fb12 f303 	smulbb	r3, r2, r3
 8000794:	b29b      	uxth	r3, r3
 8000796:	3301      	adds	r3, #1
 8000798:	b298      	uxth	r0, r3
 800079a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800079c:	b29a      	uxth	r2, r3
 800079e:	23aa      	movs	r3, #170	@ 0xaa
 80007a0:	2196      	movs	r1, #150	@ 0x96
 80007a2:	f002 f94b 	bl	8002a3c <BSP_LCD_DrawRect>
        /* Draw key label */
        BSP_LCD_DisplayStringAt(10 + (i * key_width), Y_PIANO_KEYS + 140, (uint8_t*)notes[i], LEFT_MODE);
 80007a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	fb12 f303 	smulbb	r3, r2, r3
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	330a      	adds	r3, #10
 80007b6:	b298      	uxth	r0, r3
 80007b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007ba:	009b      	lsls	r3, r3, #2
 80007bc:	3350      	adds	r3, #80	@ 0x50
 80007be:	443b      	add	r3, r7
 80007c0:	f853 2c4c 	ldr.w	r2, [r3, #-76]
 80007c4:	2303      	movs	r3, #3
 80007c6:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80007ca:	f001 fff9 	bl	80027c0 <BSP_LCD_DisplayStringAt>
    for(int i = 0; i < 7; i++) {
 80007ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007d0:	3301      	adds	r3, #1
 80007d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80007d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007d6:	2b06      	cmp	r3, #6
 80007d8:	ddd2      	ble.n	8000780 <GUI_DrawInterface+0x138>
    }
}
 80007da:	bf00      	nop
 80007dc:	bf00      	nop
 80007de:	3750      	adds	r7, #80	@ 0x50
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bdb0      	pop	{r4, r5, r7, pc}
 80007e4:	0800db8c 	.word	0x0800db8c
 80007e8:	20000000 	.word	0x20000000
 80007ec:	ffd3d3d3 	.word	0xffd3d3d3
 80007f0:	ff8080ff 	.word	0xff8080ff
 80007f4:	0800db68 	.word	0x0800db68
 80007f8:	0800db6c 	.word	0x0800db6c
 80007fc:	0800db70 	.word	0x0800db70
 8000800:	0800dbb8 	.word	0x0800dbb8

08000804 <GUI_HandleTouch>:
  * @brief  Polls the Touch Screen state and executes actions based on touch coordinates.
  * Manages button presses (Waveform/Octave) and piano key events.
  * @param  None
  * @retval None
  */
void GUI_HandleTouch(void) {
 8000804:	b5b0      	push	{r4, r5, r7, lr}
 8000806:	b08e      	sub	sp, #56	@ 0x38
 8000808:	af00      	add	r7, sp, #0

    TS_StateTypeDef TS_State;

    /*  Get current touch state */
    BSP_TS_GetState(&TS_State);
 800080a:	f107 031c 	add.w	r3, r7, #28
 800080e:	4618      	mov	r0, r3
 8000810:	f002 fda2 	bl	8003358 <BSP_TS_GetState>

    if (TS_State.TouchDetected) {
 8000814:	8bbb      	ldrh	r3, [r7, #28]
 8000816:	2b00      	cmp	r3, #0
 8000818:	f000 80bf 	beq.w	800099a <GUI_HandleTouch+0x196>
        uint16_t x = TS_State.X;
 800081c:	8bfb      	ldrh	r3, [r7, #30]
 800081e:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t y = TS_State.Y;
 8000820:	8c3b      	ldrh	r3, [r7, #32]
 8000822:	863b      	strh	r3, [r7, #48]	@ 0x30

        /* Waveforms */
        if (y >= Y_WAVE_BTNS && y <= Y_WAVE_BTNS + 40) {
 8000824:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000826:	2b13      	cmp	r3, #19
 8000828:	d92a      	bls.n	8000880 <GUI_HandleTouch+0x7c>
 800082a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800082c:	2b3c      	cmp	r3, #60	@ 0x3c
 800082e:	d827      	bhi.n	8000880 <GUI_HandleTouch+0x7c>
            for(int i = 0; i < 4; i++) {
 8000830:	2300      	movs	r3, #0
 8000832:	637b      	str	r3, [r7, #52]	@ 0x34
 8000834:	e021      	b.n	800087a <GUI_HandleTouch+0x76>
                /* Check X bounds for each button */
                if(x >= 10 + (i * 55) && x <= 60 + (i * 55)) {
 8000836:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000838:	4613      	mov	r3, r2
 800083a:	00db      	lsls	r3, r3, #3
 800083c:	1a9b      	subs	r3, r3, r2
 800083e:	00db      	lsls	r3, r3, #3
 8000840:	1a9b      	subs	r3, r3, r2
 8000842:	f103 0209 	add.w	r2, r3, #9
 8000846:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000848:	429a      	cmp	r2, r3
 800084a:	da13      	bge.n	8000874 <GUI_HandleTouch+0x70>
 800084c:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800084e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000850:	4613      	mov	r3, r2
 8000852:	00db      	lsls	r3, r3, #3
 8000854:	1a9b      	subs	r3, r3, r2
 8000856:	00db      	lsls	r3, r3, #3
 8000858:	1a9b      	subs	r3, r3, r2
 800085a:	333c      	adds	r3, #60	@ 0x3c
 800085c:	4299      	cmp	r1, r3
 800085e:	dc09      	bgt.n	8000874 <GUI_HandleTouch+0x70>
                    synth.current_waveform = i;
 8000860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000862:	b2da      	uxtb	r2, r3
 8000864:	4b4e      	ldr	r3, [pc, #312]	@ (80009a0 <GUI_HandleTouch+0x19c>)
 8000866:	705a      	strb	r2, [r3, #1]

                    /* Audio Engine func */

                    /* Refresh UI to show selection */
                    GUI_DrawInterface();
 8000868:	f7ff feee 	bl	8000648 <GUI_DrawInterface>

                    /* Debounce delay */
                    HAL_Delay(150);
 800086c:	2096      	movs	r0, #150	@ 0x96
 800086e:	f002 fe29 	bl	80034c4 <HAL_Delay>
                    return;
 8000872:	e092      	b.n	800099a <GUI_HandleTouch+0x196>
            for(int i = 0; i < 4; i++) {
 8000874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000876:	3301      	adds	r3, #1
 8000878:	637b      	str	r3, [r7, #52]	@ 0x34
 800087a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800087c:	2b03      	cmp	r3, #3
 800087e:	ddda      	ble.n	8000836 <GUI_HandleTouch+0x32>
                }
            }
        }

        /* Octave */
        if (y >= Y_OCTAVE_BTNS && y <= Y_OCTAVE_BTNS + 40) {
 8000880:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000882:	2b4f      	cmp	r3, #79	@ 0x4f
 8000884:	d929      	bls.n	80008da <GUI_HandleTouch+0xd6>
 8000886:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000888:	2b78      	cmp	r3, #120	@ 0x78
 800088a:	d826      	bhi.n	80008da <GUI_HandleTouch+0xd6>
            /* Check Minus Button */
            if (x >= 10 && x <= 70) {
 800088c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800088e:	2b09      	cmp	r3, #9
 8000890:	d90d      	bls.n	80008ae <GUI_HandleTouch+0xaa>
 8000892:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000894:	2b46      	cmp	r3, #70	@ 0x46
 8000896:	d80a      	bhi.n	80008ae <GUI_HandleTouch+0xaa>
                if(synth.current_octave > 1) synth.current_octave--;
 8000898:	4b41      	ldr	r3, [pc, #260]	@ (80009a0 <GUI_HandleTouch+0x19c>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b01      	cmp	r3, #1
 800089e:	d916      	bls.n	80008ce <GUI_HandleTouch+0xca>
 80008a0:	4b3f      	ldr	r3, [pc, #252]	@ (80009a0 <GUI_HandleTouch+0x19c>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	3b01      	subs	r3, #1
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	4b3d      	ldr	r3, [pc, #244]	@ (80009a0 <GUI_HandleTouch+0x19c>)
 80008aa:	701a      	strb	r2, [r3, #0]
 80008ac:	e00f      	b.n	80008ce <GUI_HandleTouch+0xca>
            }
            /* Check Plus Button */
            else if (x >= 170 && x <= 230) {
 80008ae:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80008b0:	2ba9      	cmp	r3, #169	@ 0xa9
 80008b2:	d90c      	bls.n	80008ce <GUI_HandleTouch+0xca>
 80008b4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80008b6:	2be6      	cmp	r3, #230	@ 0xe6
 80008b8:	d809      	bhi.n	80008ce <GUI_HandleTouch+0xca>
                if(synth.current_octave < 7) synth.current_octave++;
 80008ba:	4b39      	ldr	r3, [pc, #228]	@ (80009a0 <GUI_HandleTouch+0x19c>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b06      	cmp	r3, #6
 80008c0:	d805      	bhi.n	80008ce <GUI_HandleTouch+0xca>
 80008c2:	4b37      	ldr	r3, [pc, #220]	@ (80009a0 <GUI_HandleTouch+0x19c>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	3301      	adds	r3, #1
 80008c8:	b2da      	uxtb	r2, r3
 80008ca:	4b35      	ldr	r3, [pc, #212]	@ (80009a0 <GUI_HandleTouch+0x19c>)
 80008cc:	701a      	strb	r2, [r3, #0]
            }

            GUI_DrawInterface();
 80008ce:	f7ff febb 	bl	8000648 <GUI_DrawInterface>
            HAL_Delay(150);
 80008d2:	2096      	movs	r0, #150	@ 0x96
 80008d4:	f002 fdf6 	bl	80034c4 <HAL_Delay>
            return;
 80008d8:	e05f      	b.n	800099a <GUI_HandleTouch+0x196>
        }

        /* Piano Keys */
        if (y >= Y_PIANO_KEYS) {
 80008da:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80008dc:	2b95      	cmp	r3, #149	@ 0x95
 80008de:	d95c      	bls.n	800099a <GUI_HandleTouch+0x196>
            int key_width = 34;
 80008e0:	2322      	movs	r3, #34	@ 0x22
 80008e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            int key_index = x / key_width; // Calculates index 0..6
 80008e4:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80008e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008e8:	fb92 f3f3 	sdiv	r3, r2, r3
 80008ec:	62bb      	str	r3, [r7, #40]	@ 0x28

            if (key_index >= 0 && key_index <= 6) {
 80008ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	db52      	blt.n	800099a <GUI_HandleTouch+0x196>
 80008f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008f6:	2b06      	cmp	r3, #6
 80008f8:	dc4f      	bgt.n	800099a <GUI_HandleTouch+0x196>
                /* Adding semitones */
                int semitones[] = {0, 2, 4, 5, 7, 9, 11};
 80008fa:	4b2a      	ldr	r3, [pc, #168]	@ (80009a4 <GUI_HandleTouch+0x1a0>)
 80008fc:	463c      	mov	r4, r7
 80008fe:	461d      	mov	r5, r3
 8000900:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000902:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000904:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000908:	e884 0007 	stmia.w	r4, {r0, r1, r2}

                /* Calculate MIDI Note Number */
                uint8_t midi_note = ((synth.current_octave + 1) * 12) + semitones[key_index];
 800090c:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <GUI_HandleTouch+0x19c>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	3301      	adds	r3, #1
 8000912:	b2db      	uxtb	r3, r3
 8000914:	461a      	mov	r2, r3
 8000916:	0052      	lsls	r2, r2, #1
 8000918:	4413      	add	r3, r2
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	b2da      	uxtb	r2, r3
 800091e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	3338      	adds	r3, #56	@ 0x38
 8000924:	443b      	add	r3, r7
 8000926:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800092a:	b2db      	uxtb	r3, r3
 800092c:	4413      	add	r3, r2
 800092e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                /* Calculate frequency and play note */
                //float freq = MIDINoteToFrequency(midi_note);
                /* Audio Enigne func */

                /* Highlight pressed key */
                BSP_LCD_SetTextColor(LCD_COLOR_GRAY);
 8000932:	481d      	ldr	r0, [pc, #116]	@ (80009a8 <GUI_HandleTouch+0x1a4>)
 8000934:	f001 fe8c 	bl	8002650 <BSP_LCD_SetTextColor>
                BSP_LCD_FillRect(1 + (key_index * key_width), Y_PIANO_KEYS, key_width, H_PIANO_KEYS);
 8000938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800093a:	b29a      	uxth	r2, r3
 800093c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800093e:	b29b      	uxth	r3, r3
 8000940:	fb12 f303 	smulbb	r3, r2, r3
 8000944:	b29b      	uxth	r3, r3
 8000946:	3301      	adds	r3, #1
 8000948:	b298      	uxth	r0, r3
 800094a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800094c:	b29a      	uxth	r2, r3
 800094e:	23aa      	movs	r3, #170	@ 0xaa
 8000950:	2196      	movs	r1, #150	@ 0x96
 8000952:	f002 f8a5 	bl	8002aa0 <BSP_LCD_FillRect>

                /* Hold the note */
                do {
                    BSP_TS_GetState(&TS_State);
 8000956:	f107 031c 	add.w	r3, r7, #28
 800095a:	4618      	mov	r0, r3
 800095c:	f002 fcfc 	bl	8003358 <BSP_TS_GetState>
                    HAL_Delay(5);
 8000960:	2005      	movs	r0, #5
 8000962:	f002 fdaf 	bl	80034c4 <HAL_Delay>
                } while(TS_State.TouchDetected);
 8000966:	8bbb      	ldrh	r3, [r7, #28]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d1f4      	bne.n	8000956 <GUI_HandleTouch+0x152>

                /* Stop the note */
                /* Audio Engine func */

                /* Remove visual highlight */
                BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800096c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000970:	f001 fe6e 	bl	8002650 <BSP_LCD_SetTextColor>
                BSP_LCD_FillRect(1 + (key_index * key_width) + 1, Y_PIANO_KEYS + 1, key_width - 2, H_PIANO_KEYS - 2);
 8000974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000976:	b29a      	uxth	r2, r3
 8000978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800097a:	b29b      	uxth	r3, r3
 800097c:	fb12 f303 	smulbb	r3, r2, r3
 8000980:	b29b      	uxth	r3, r3
 8000982:	3302      	adds	r3, #2
 8000984:	b298      	uxth	r0, r3
 8000986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000988:	b29b      	uxth	r3, r3
 800098a:	3b02      	subs	r3, #2
 800098c:	b29a      	uxth	r2, r3
 800098e:	23a8      	movs	r3, #168	@ 0xa8
 8000990:	2197      	movs	r1, #151	@ 0x97
 8000992:	f002 f885 	bl	8002aa0 <BSP_LCD_FillRect>

                /* Restore grid */
                GUI_DrawInterface();
 8000996:	f7ff fe57 	bl	8000648 <GUI_DrawInterface>
            }
        }
    }
}
 800099a:	3738      	adds	r7, #56	@ 0x38
 800099c:	46bd      	mov	sp, r7
 800099e:	bdb0      	pop	{r4, r5, r7, pc}
 80009a0:	20000000 	.word	0x20000000
 80009a4:	0800dbd4 	.word	0x0800dbd4
 80009a8:	ff808080 	.word	0xff808080

080009ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009b0:	f002 fd16 	bl	80033e0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b4:	f000 f820 	bl	80009f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009b8:	f000 faac 	bl	8000f14 <MX_GPIO_Init>
  MX_DMA_Init();
 80009bc:	f000 fa3a 	bl	8000e34 <MX_DMA_Init>
  MX_DAC_Init();
 80009c0:	f000 f884 	bl	8000acc <MX_DAC_Init>
  MX_TIM6_Init();
 80009c4:	f000 f9d6 	bl	8000d74 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 80009c8:	f000 fa0a 	bl	8000de0 <MX_USART1_UART_Init>
  MX_DMA2D_Init();
 80009cc:	f000 f8a8 	bl	8000b20 <MX_DMA2D_Init>
  MX_FMC_Init();
 80009d0:	f000 fa50 	bl	8000e74 <MX_FMC_Init>
  MX_I2C3_Init();
 80009d4:	f000 f8d6 	bl	8000b84 <MX_I2C3_Init>
  MX_LTDC_Init();
 80009d8:	f000 f914 	bl	8000c04 <MX_LTDC_Init>
  MX_USB_DEVICE_Init();
 80009dc:	f00b ffd0 	bl	800c980 <MX_USB_DEVICE_Init>
  MX_SPI5_Init();
 80009e0:	f000 f992 	bl	8000d08 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  //AudioEngine_Init();
  //AudioEngine_SetWaveType(TRIANGLE_WAVE);
  GUI_Init();
 80009e4:	f7ff fdea 	bl	80005bc <GUI_Init>
    while (1)
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    	GUI_HandleTouch();
 80009e8:	f7ff ff0c 	bl	8000804 <GUI_HandleTouch>
    	HAL_Delay(5);
 80009ec:	2005      	movs	r0, #5
 80009ee:	f002 fd69 	bl	80034c4 <HAL_Delay>
    	GUI_HandleTouch();
 80009f2:	bf00      	nop
 80009f4:	e7f8      	b.n	80009e8 <main+0x3c>
	...

080009f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b094      	sub	sp, #80	@ 0x50
 80009fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009fe:	f107 0320 	add.w	r3, r7, #32
 8000a02:	2230      	movs	r2, #48	@ 0x30
 8000a04:	2100      	movs	r1, #0
 8000a06:	4618      	mov	r0, r3
 8000a08:	f00c fc24 	bl	800d254 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a0c:	f107 030c 	add.w	r3, r7, #12
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60bb      	str	r3, [r7, #8]
 8000a20:	4b28      	ldr	r3, [pc, #160]	@ (8000ac4 <SystemClock_Config+0xcc>)
 8000a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a24:	4a27      	ldr	r2, [pc, #156]	@ (8000ac4 <SystemClock_Config+0xcc>)
 8000a26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a2c:	4b25      	ldr	r3, [pc, #148]	@ (8000ac4 <SystemClock_Config+0xcc>)
 8000a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a34:	60bb      	str	r3, [r7, #8]
 8000a36:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a38:	2300      	movs	r3, #0
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	4b22      	ldr	r3, [pc, #136]	@ (8000ac8 <SystemClock_Config+0xd0>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a21      	ldr	r2, [pc, #132]	@ (8000ac8 <SystemClock_Config+0xd0>)
 8000a42:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a46:	6013      	str	r3, [r2, #0]
 8000a48:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac8 <SystemClock_Config+0xd0>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a50:	607b      	str	r3, [r7, #4]
 8000a52:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a54:	2301      	movs	r3, #1
 8000a56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a58:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a5c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a5e:	2302      	movs	r3, #2
 8000a60:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a62:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a68:	2304      	movs	r3, #4
 8000a6a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a6c:	23a8      	movs	r3, #168	@ 0xa8
 8000a6e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a70:	2302      	movs	r3, #2
 8000a72:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000a74:	2307      	movs	r3, #7
 8000a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a78:	f107 0320 	add.w	r3, r7, #32
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f006 fcc9 	bl	8007414 <HAL_RCC_OscConfig>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a88:	f000 fbb8 	bl	80011fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a8c:	230f      	movs	r3, #15
 8000a8e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a90:	2302      	movs	r3, #2
 8000a92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a94:	2300      	movs	r3, #0
 8000a96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a98:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a9c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000aa2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000aa4:	f107 030c 	add.w	r3, r7, #12
 8000aa8:	2105      	movs	r1, #5
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f006 ff2a 	bl	8007904 <HAL_RCC_ClockConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ab6:	f000 fba1 	bl	80011fc <Error_Handler>
  }
}
 8000aba:	bf00      	nop
 8000abc:	3750      	adds	r7, #80	@ 0x50
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40023800 	.word	0x40023800
 8000ac8:	40007000 	.word	0x40007000

08000acc <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000ad2:	463b      	mov	r3, r7
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000ada:	4b0f      	ldr	r3, [pc, #60]	@ (8000b18 <MX_DAC_Init+0x4c>)
 8000adc:	4a0f      	ldr	r2, [pc, #60]	@ (8000b1c <MX_DAC_Init+0x50>)
 8000ade:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000ae0:	480d      	ldr	r0, [pc, #52]	@ (8000b18 <MX_DAC_Init+0x4c>)
 8000ae2:	f002 fe24 	bl	800372e <HAL_DAC_Init>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000aec:	f000 fb86 	bl	80011fc <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000af0:	2304      	movs	r3, #4
 8000af2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000af4:	2300      	movs	r3, #0
 8000af6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000af8:	463b      	mov	r3, r7
 8000afa:	2210      	movs	r2, #16
 8000afc:	4619      	mov	r1, r3
 8000afe:	4806      	ldr	r0, [pc, #24]	@ (8000b18 <MX_DAC_Init+0x4c>)
 8000b00:	f002 fe37 	bl	8003772 <HAL_DAC_ConfigChannel>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000b0a:	f000 fb77 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000204 	.word	0x20000204
 8000b1c:	40007400 	.word	0x40007400

08000b20 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000b24:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <MX_DMA2D_Init+0x5c>)
 8000b26:	4a16      	ldr	r2, [pc, #88]	@ (8000b80 <MX_DMA2D_Init+0x60>)
 8000b28:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000b2a:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <MX_DMA2D_Init+0x5c>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000b30:	4b12      	ldr	r3, [pc, #72]	@ (8000b7c <MX_DMA2D_Init+0x5c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000b36:	4b11      	ldr	r3, [pc, #68]	@ (8000b7c <MX_DMA2D_Init+0x5c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <MX_DMA2D_Init+0x5c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <MX_DMA2D_Init+0x5c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_DMA2D_Init+0x5c>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b7c <MX_DMA2D_Init+0x5c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000b54:	4809      	ldr	r0, [pc, #36]	@ (8000b7c <MX_DMA2D_Init+0x5c>)
 8000b56:	f003 f9ad 	bl	8003eb4 <HAL_DMA2D_Init>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000b60:	f000 fb4c 	bl	80011fc <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000b64:	2101      	movs	r1, #1
 8000b66:	4805      	ldr	r0, [pc, #20]	@ (8000b7c <MX_DMA2D_Init+0x5c>)
 8000b68:	f003 fb02 	bl	8004170 <HAL_DMA2D_ConfigLayer>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000b72:	f000 fb43 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	20000278 	.word	0x20000278
 8000b80:	4002b000 	.word	0x4002b000

08000b84 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bfc <MX_I2C3_Init+0x78>)
 8000b8c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b90:	4a1b      	ldr	r2, [pc, #108]	@ (8000c00 <MX_I2C3_Init+0x7c>)
 8000b92:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b94:	4b18      	ldr	r3, [pc, #96]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000b9a:	4b17      	ldr	r3, [pc, #92]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ba0:	4b15      	ldr	r3, [pc, #84]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000ba2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ba6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ba8:	4b13      	ldr	r3, [pc, #76]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bb4:	4b10      	ldr	r3, [pc, #64]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bba:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000bc0:	480d      	ldr	r0, [pc, #52]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bc2:	f003 fed5 	bl	8004970 <HAL_I2C_Init>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000bcc:	f000 fb16 	bl	80011fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4809      	ldr	r0, [pc, #36]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bd4:	f004 fef0 	bl	80059b8 <HAL_I2CEx_ConfigAnalogFilter>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000bde:	f000 fb0d 	bl	80011fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000be2:	2100      	movs	r1, #0
 8000be4:	4804      	ldr	r0, [pc, #16]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000be6:	f004 ff23 	bl	8005a30 <HAL_I2CEx_ConfigDigitalFilter>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000bf0:	f000 fb04 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	200002b8 	.word	0x200002b8
 8000bfc:	40005c00 	.word	0x40005c00
 8000c00:	000186a0 	.word	0x000186a0

08000c04 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08e      	sub	sp, #56	@ 0x38
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	2234      	movs	r2, #52	@ 0x34
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4618      	mov	r0, r3
 8000c12:	f00c fb1f 	bl	800d254 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000c16:	4b3a      	ldr	r3, [pc, #232]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c18:	4a3a      	ldr	r2, [pc, #232]	@ (8000d04 <MX_LTDC_Init+0x100>)
 8000c1a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000c1c:	4b38      	ldr	r3, [pc, #224]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000c22:	4b37      	ldr	r3, [pc, #220]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AH;
 8000c28:	4b35      	ldr	r3, [pc, #212]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c2a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000c2e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000c30:	4b33      	ldr	r3, [pc, #204]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8000c36:	4b32      	ldr	r3, [pc, #200]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c38:	2209      	movs	r2, #9
 8000c3a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 2;
 8000c3c:	4b30      	ldr	r3, [pc, #192]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c3e:	2202      	movs	r2, #2
 8000c40:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 30;
 8000c42:	4b2f      	ldr	r3, [pc, #188]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c44:	221e      	movs	r2, #30
 8000c46:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 4;
 8000c48:	4b2d      	ldr	r3, [pc, #180]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c4a:	2204      	movs	r2, #4
 8000c4c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 280;
 8000c4e:	4b2c      	ldr	r3, [pc, #176]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c50:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8000c54:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 328;
 8000c56:	4b2a      	ldr	r3, [pc, #168]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c58:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8000c5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 280;
 8000c5e:	4b28      	ldr	r3, [pc, #160]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c60:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8000c64:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 328;
 8000c66:	4b26      	ldr	r3, [pc, #152]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c68:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8000c6c:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000c6e:	4b24      	ldr	r3, [pc, #144]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000c76:	4b22      	ldr	r3, [pc, #136]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000c7e:	4b20      	ldr	r3, [pc, #128]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000c86:	481e      	ldr	r0, [pc, #120]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c88:	f004 ff11 	bl	8005aae <HAL_LTDC_Init>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_LTDC_Init+0x92>
  {
    Error_Handler();
 8000c92:	f000 fab3 	bl	80011fc <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8000c9a:	23f0      	movs	r3, #240	@ 0xf0
 8000c9c:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8000ca2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000ca6:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000cac:	23ff      	movs	r3, #255	@ 0xff
 8000cae:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000cb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cb8:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000cba:	2305      	movs	r3, #5
 8000cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8000cbe:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8000cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 8000cc4:	23f0      	movs	r3, #240	@ 0xf0
 8000cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 8000cc8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000ccc:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000ce0:	1d3b      	adds	r3, r7, #4
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4806      	ldr	r0, [pc, #24]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000ce8:	f004 ff7e 	bl	8005be8 <HAL_LTDC_ConfigLayer>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_LTDC_Init+0xf2>
  {
    Error_Handler();
 8000cf2:	f000 fa83 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000cf6:	bf00      	nop
 8000cf8:	3738      	adds	r7, #56	@ 0x38
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	2000030c 	.word	0x2000030c
 8000d04:	40016800 	.word	0x40016800

08000d08 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000d0c:	4b17      	ldr	r3, [pc, #92]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d0e:	4a18      	ldr	r2, [pc, #96]	@ (8000d70 <MX_SPI5_Init+0x68>)
 8000d10:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000d12:	4b16      	ldr	r3, [pc, #88]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d18:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000d1a:	4b14      	ldr	r3, [pc, #80]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d26:	4b11      	ldr	r3, [pc, #68]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000d32:	4b0e      	ldr	r3, [pc, #56]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d38:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d3c:	2218      	movs	r2, #24
 8000d3e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d40:	4b0a      	ldr	r3, [pc, #40]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d46:	4b09      	ldr	r3, [pc, #36]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d4c:	4b07      	ldr	r3, [pc, #28]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000d52:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d54:	220a      	movs	r2, #10
 8000d56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000d58:	4804      	ldr	r0, [pc, #16]	@ (8000d6c <MX_SPI5_Init+0x64>)
 8000d5a:	f007 fa44 	bl	80081e6 <HAL_SPI_Init>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000d64:	f000 fa4a 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000d68:	bf00      	nop
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	200003b4 	.word	0x200003b4
 8000d70:	40015000 	.word	0x40015000

08000d74 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d7a:	463b      	mov	r3, r7
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <MX_TIM6_Init+0x64>)
 8000d84:	4a15      	ldr	r2, [pc, #84]	@ (8000ddc <MX_TIM6_Init+0x68>)
 8000d86:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000d88:	4b13      	ldr	r3, [pc, #76]	@ (8000dd8 <MX_TIM6_Init+0x64>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d8e:	4b12      	ldr	r3, [pc, #72]	@ (8000dd8 <MX_TIM6_Init+0x64>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1904;
 8000d94:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <MX_TIM6_Init+0x64>)
 8000d96:	f44f 62ee 	mov.w	r2, #1904	@ 0x770
 8000d9a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <MX_TIM6_Init+0x64>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000da2:	480d      	ldr	r0, [pc, #52]	@ (8000dd8 <MX_TIM6_Init+0x64>)
 8000da4:	f008 f826 	bl	8008df4 <HAL_TIM_Base_Init>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000dae:	f000 fa25 	bl	80011fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000db2:	2320      	movs	r3, #32
 8000db4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000db6:	2300      	movs	r3, #0
 8000db8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000dba:	463b      	mov	r3, r7
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4806      	ldr	r0, [pc, #24]	@ (8000dd8 <MX_TIM6_Init+0x64>)
 8000dc0:	f008 f90e 	bl	8008fe0 <HAL_TIMEx_MasterConfigSynchronization>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000dca:	f000 fa17 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	2000040c 	.word	0x2000040c
 8000ddc:	40001000 	.word	0x40001000

08000de0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000de4:	4b11      	ldr	r3, [pc, #68]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000de6:	4a12      	ldr	r2, [pc, #72]	@ (8000e30 <MX_USART1_UART_Init+0x50>)
 8000de8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000dec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000df0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000df2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000df8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e04:	4b09      	ldr	r3, [pc, #36]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e06:	220c      	movs	r2, #12
 8000e08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e0a:	4b08      	ldr	r3, [pc, #32]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e10:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e16:	4805      	ldr	r0, [pc, #20]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e18:	f008 f95e 	bl	80090d8 <HAL_UART_Init>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e22:	f000 f9eb 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20000454 	.word	0x20000454
 8000e30:	40011000 	.word	0x40011000

08000e34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	607b      	str	r3, [r7, #4]
 8000e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e70 <MX_DMA_Init+0x3c>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	4a0b      	ldr	r2, [pc, #44]	@ (8000e70 <MX_DMA_Init+0x3c>)
 8000e44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4a:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <MX_DMA_Init+0x3c>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e52:	607b      	str	r3, [r7, #4]
 8000e54:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2100      	movs	r1, #0
 8000e5a:	2011      	movs	r0, #17
 8000e5c:	f002 fc31 	bl	80036c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000e60:	2011      	movs	r0, #17
 8000e62:	f002 fc4a 	bl	80036fa <HAL_NVIC_EnableIRQ>

}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800

08000e74 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b088      	sub	sp, #32
 8000e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]
 8000e86:	611a      	str	r2, [r3, #16]
 8000e88:	615a      	str	r2, [r3, #20]
 8000e8a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000e8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000e8e:	4a20      	ldr	r2, [pc, #128]	@ (8000f10 <MX_FMC_Init+0x9c>)
 8000e90:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000e92:	4b1e      	ldr	r3, [pc, #120]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000e98:	4b1c      	ldr	r3, [pc, #112]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000e9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000ea0:	2208      	movs	r2, #8
 8000ea2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000ea4:	4b19      	ldr	r3, [pc, #100]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000ea6:	2210      	movs	r2, #16
 8000ea8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000eaa:	4b18      	ldr	r3, [pc, #96]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000eac:	2240      	movs	r2, #64	@ 0x40
 8000eae:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000eb0:	4b16      	ldr	r3, [pc, #88]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000eb2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000eb6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000eb8:	4b14      	ldr	r3, [pc, #80]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000ebe:	4b13      	ldr	r3, [pc, #76]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000ec0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ec4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000ec6:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000ece:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ed2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000ed8:	2307      	movs	r3, #7
 8000eda:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000edc:	2304      	movs	r3, #4
 8000ede:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000ee0:	2307      	movs	r3, #7
 8000ee2:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000eec:	2302      	movs	r3, #2
 8000eee:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000ef0:	1d3b      	adds	r3, r7, #4
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4805      	ldr	r0, [pc, #20]	@ (8000f0c <MX_FMC_Init+0x98>)
 8000ef6:	f007 f8e5 	bl	80080c4 <HAL_SDRAM_Init>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000f00:	f000 f97c 	bl	80011fc <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000f04:	bf00      	nop
 8000f06:	3720      	adds	r7, #32
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	2000049c 	.word	0x2000049c
 8000f10:	a0000140 	.word	0xa0000140

08000f14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b08e      	sub	sp, #56	@ 0x38
 8000f18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
 8000f26:	60da      	str	r2, [r3, #12]
 8000f28:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	623b      	str	r3, [r7, #32]
 8000f2e:	4b7b      	ldr	r3, [pc, #492]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	4a7a      	ldr	r2, [pc, #488]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f34:	f043 0304 	orr.w	r3, r3, #4
 8000f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3a:	4b78      	ldr	r3, [pc, #480]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	f003 0304 	and.w	r3, r3, #4
 8000f42:	623b      	str	r3, [r7, #32]
 8000f44:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
 8000f4a:	4b74      	ldr	r3, [pc, #464]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4a73      	ldr	r2, [pc, #460]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f50:	f043 0320 	orr.w	r3, r3, #32
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4b71      	ldr	r3, [pc, #452]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f003 0320 	and.w	r3, r3, #32
 8000f5e:	61fb      	str	r3, [r7, #28]
 8000f60:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	61bb      	str	r3, [r7, #24]
 8000f66:	4b6d      	ldr	r3, [pc, #436]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	4a6c      	ldr	r2, [pc, #432]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f72:	4b6a      	ldr	r3, [pc, #424]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f7a:	61bb      	str	r3, [r7, #24]
 8000f7c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	617b      	str	r3, [r7, #20]
 8000f82:	4b66      	ldr	r3, [pc, #408]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	4a65      	ldr	r2, [pc, #404]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f88:	f043 0301 	orr.w	r3, r3, #1
 8000f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8e:	4b63      	ldr	r3, [pc, #396]	@ (800111c <MX_GPIO_Init+0x208>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	617b      	str	r3, [r7, #20]
 8000f98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	4b5f      	ldr	r3, [pc, #380]	@ (800111c <MX_GPIO_Init+0x208>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	4a5e      	ldr	r2, [pc, #376]	@ (800111c <MX_GPIO_Init+0x208>)
 8000fa4:	f043 0302 	orr.w	r3, r3, #2
 8000fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000faa:	4b5c      	ldr	r3, [pc, #368]	@ (800111c <MX_GPIO_Init+0x208>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	f003 0302 	and.w	r3, r3, #2
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	4b58      	ldr	r3, [pc, #352]	@ (800111c <MX_GPIO_Init+0x208>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	4a57      	ldr	r2, [pc, #348]	@ (800111c <MX_GPIO_Init+0x208>)
 8000fc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc6:	4b55      	ldr	r3, [pc, #340]	@ (800111c <MX_GPIO_Init+0x208>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	4b51      	ldr	r3, [pc, #324]	@ (800111c <MX_GPIO_Init+0x208>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	4a50      	ldr	r2, [pc, #320]	@ (800111c <MX_GPIO_Init+0x208>)
 8000fdc:	f043 0310 	orr.w	r3, r3, #16
 8000fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe2:	4b4e      	ldr	r3, [pc, #312]	@ (800111c <MX_GPIO_Init+0x208>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	f003 0310 	and.w	r3, r3, #16
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	4b4a      	ldr	r3, [pc, #296]	@ (800111c <MX_GPIO_Init+0x208>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a49      	ldr	r2, [pc, #292]	@ (800111c <MX_GPIO_Init+0x208>)
 8000ff8:	f043 0308 	orr.w	r3, r3, #8
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b47      	ldr	r3, [pc, #284]	@ (800111c <MX_GPIO_Init+0x208>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f003 0308 	and.w	r3, r3, #8
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800100a:	2200      	movs	r2, #0
 800100c:	2116      	movs	r1, #22
 800100e:	4844      	ldr	r0, [pc, #272]	@ (8001120 <MX_GPIO_Init+0x20c>)
 8001010:	f003 fc94 	bl	800493c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001014:	2200      	movs	r2, #0
 8001016:	2180      	movs	r1, #128	@ 0x80
 8001018:	4842      	ldr	r0, [pc, #264]	@ (8001124 <MX_GPIO_Init+0x210>)
 800101a:	f003 fc8f 	bl	800493c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800101e:	2200      	movs	r2, #0
 8001020:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001024:	4840      	ldr	r0, [pc, #256]	@ (8001128 <MX_GPIO_Init+0x214>)
 8001026:	f003 fc89 	bl	800493c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001030:	483e      	ldr	r0, [pc, #248]	@ (800112c <MX_GPIO_Init+0x218>)
 8001032:	f003 fc83 	bl	800493c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001036:	2316      	movs	r3, #22
 8001038:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103a:	2301      	movs	r3, #1
 800103c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001042:	2303      	movs	r3, #3
 8001044:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001046:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800104a:	4619      	mov	r1, r3
 800104c:	4834      	ldr	r0, [pc, #208]	@ (8001120 <MX_GPIO_Init+0x20c>)
 800104e:	f003 f9bd 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8001052:	f248 0307 	movw	r3, #32775	@ 0x8007
 8001056:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001058:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800105c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001062:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001066:	4619      	mov	r1, r3
 8001068:	482e      	ldr	r0, [pc, #184]	@ (8001124 <MX_GPIO_Init+0x210>)
 800106a:	f003 f9af 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800106e:	2380      	movs	r3, #128	@ 0x80
 8001070:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001072:	2301      	movs	r3, #1
 8001074:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107a:	2303      	movs	r3, #3
 800107c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 800107e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001082:	4619      	mov	r1, r3
 8001084:	4827      	ldr	r0, [pc, #156]	@ (8001124 <MX_GPIO_Init+0x210>)
 8001086:	f003 f9a1 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800108a:	2320      	movs	r3, #32
 800108c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800108e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001092:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001098:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800109c:	4619      	mov	r1, r3
 800109e:	4820      	ldr	r0, [pc, #128]	@ (8001120 <MX_GPIO_Init+0x20c>)
 80010a0:	f003 f994 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80010a4:	2304      	movs	r3, #4
 80010a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010a8:	2300      	movs	r3, #0
 80010aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80010b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010b4:	4619      	mov	r1, r3
 80010b6:	481e      	ldr	r0, [pc, #120]	@ (8001130 <MX_GPIO_Init+0x21c>)
 80010b8:	f003 f988 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 80010bc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c2:	2300      	movs	r3, #0
 80010c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80010ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ce:	4619      	mov	r1, r3
 80010d0:	4815      	ldr	r0, [pc, #84]	@ (8001128 <MX_GPIO_Init+0x214>)
 80010d2:	f003 f97b 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80010d6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80010da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010dc:	2301      	movs	r3, #1
 80010de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e4:	2303      	movs	r3, #3
 80010e6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ec:	4619      	mov	r1, r3
 80010ee:	480e      	ldr	r0, [pc, #56]	@ (8001128 <MX_GPIO_Init+0x214>)
 80010f0:	f003 f96c 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80010f4:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80010f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fa:	2301      	movs	r3, #1
 80010fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001102:	2303      	movs	r3, #3
 8001104:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001106:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800110a:	4619      	mov	r1, r3
 800110c:	4807      	ldr	r0, [pc, #28]	@ (800112c <MX_GPIO_Init+0x218>)
 800110e:	f003 f95d 	bl	80043cc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001112:	bf00      	nop
 8001114:	3738      	adds	r7, #56	@ 0x38
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40023800 	.word	0x40023800
 8001120:	40020800 	.word	0x40020800
 8001124:	40020000 	.word	0x40020000
 8001128:	40020c00 	.word	0x40020c00
 800112c:	40021800 	.word	0x40021800
 8001130:	40020400 	.word	0x40020400

08001134 <I2Cx_Write>:
  * @param  Addr: I2C device address (7-bit, left-aligned).
  * @param  Reg: Internal register address to write to.
  * @param  Value: Data value to write.
  * @retval None
  */
void I2Cx_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af04      	add	r7, sp, #16
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
 800113e:	460b      	mov	r3, r1
 8001140:	71bb      	strb	r3, [r7, #6]
 8001142:	4613      	mov	r3, r2
 8001144:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Mem_Write(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 1000);
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	b299      	uxth	r1, r3
 800114a:	79bb      	ldrb	r3, [r7, #6]
 800114c:	b29a      	uxth	r2, r3
 800114e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001152:	9302      	str	r3, [sp, #8]
 8001154:	2301      	movs	r3, #1
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	1d7b      	adds	r3, r7, #5
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	2301      	movs	r3, #1
 800115e:	4803      	ldr	r0, [pc, #12]	@ (800116c <I2Cx_Write+0x38>)
 8001160:	f003 fd4a 	bl	8004bf8 <HAL_I2C_Mem_Write>
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	200002b8 	.word	0x200002b8

08001170 <I2Cx_Read>:
  * @brief  Reads a single data byte from a specific register of an I2C device.
  * @param  Addr: I2C device address.
  * @param  Reg: Internal register address to read from.
  * @retval Read value (uint8_t). Returns 0 if a communication error occurs.
  */
uint8_t I2Cx_Read(uint8_t Addr, uint8_t Reg) {
 8001170:	b580      	push	{r7, lr}
 8001172:	b088      	sub	sp, #32
 8001174:	af04      	add	r7, sp, #16
 8001176:	4603      	mov	r3, r0
 8001178:	460a      	mov	r2, r1
 800117a:	71fb      	strb	r3, [r7, #7]
 800117c:	4613      	mov	r3, r2
 800117e:	71bb      	strb	r3, [r7, #6]
    uint8_t Value = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	73fb      	strb	r3, [r7, #15]
    /* Check if the read operation is successful */
    if(HAL_I2C_Mem_Read(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 1000) != HAL_OK) return 0;
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	b299      	uxth	r1, r3
 8001188:	79bb      	ldrb	r3, [r7, #6]
 800118a:	b29a      	uxth	r2, r3
 800118c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001190:	9302      	str	r3, [sp, #8]
 8001192:	2301      	movs	r3, #1
 8001194:	9301      	str	r3, [sp, #4]
 8001196:	f107 030f 	add.w	r3, r7, #15
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	2301      	movs	r3, #1
 800119e:	4806      	ldr	r0, [pc, #24]	@ (80011b8 <I2Cx_Read+0x48>)
 80011a0:	f003 fe24 	bl	8004dec <HAL_I2C_Mem_Read>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <I2Cx_Read+0x3e>
 80011aa:	2300      	movs	r3, #0
 80011ac:	e000      	b.n	80011b0 <I2Cx_Read+0x40>
    return Value;
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200002b8 	.word	0x200002b8

080011bc <I2Cx_ReadBuffer>:
  * @param  Reg: Start register address to read from.
  * @param  pBuffer: Pointer to the buffer where the read data will be stored.
  * @param  Length: Number of bytes to read.
  * @retval None
  */
void I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b086      	sub	sp, #24
 80011c0:	af04      	add	r7, sp, #16
 80011c2:	603a      	str	r2, [r7, #0]
 80011c4:	461a      	mov	r2, r3
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
 80011ca:	460b      	mov	r3, r1
 80011cc:	71bb      	strb	r3, [r7, #6]
 80011ce:	4613      	mov	r3, r2
 80011d0:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, 1000);
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	b299      	uxth	r1, r3
 80011d6:	79bb      	ldrb	r3, [r7, #6]
 80011d8:	b29a      	uxth	r2, r3
 80011da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011de:	9302      	str	r3, [sp, #8]
 80011e0:	88bb      	ldrh	r3, [r7, #4]
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2301      	movs	r3, #1
 80011ea:	4803      	ldr	r0, [pc, #12]	@ (80011f8 <I2Cx_ReadBuffer+0x3c>)
 80011ec:	f003 fdfe 	bl	8004dec <HAL_I2C_Mem_Read>
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200002b8 	.word	0x200002b8

080011fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001200:	b672      	cpsid	i
}
 8001202:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001204:	bf00      	nop
 8001206:	e7fd      	b.n	8001204 <Error_Handler+0x8>

08001208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	607b      	str	r3, [r7, #4]
 8001212:	4b10      	ldr	r3, [pc, #64]	@ (8001254 <HAL_MspInit+0x4c>)
 8001214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001216:	4a0f      	ldr	r2, [pc, #60]	@ (8001254 <HAL_MspInit+0x4c>)
 8001218:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800121c:	6453      	str	r3, [r2, #68]	@ 0x44
 800121e:	4b0d      	ldr	r3, [pc, #52]	@ (8001254 <HAL_MspInit+0x4c>)
 8001220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001222:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001226:	607b      	str	r3, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	603b      	str	r3, [r7, #0]
 800122e:	4b09      	ldr	r3, [pc, #36]	@ (8001254 <HAL_MspInit+0x4c>)
 8001230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001232:	4a08      	ldr	r2, [pc, #32]	@ (8001254 <HAL_MspInit+0x4c>)
 8001234:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001238:	6413      	str	r3, [r2, #64]	@ 0x40
 800123a:	4b06      	ldr	r3, [pc, #24]	@ (8001254 <HAL_MspInit+0x4c>)
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001246:	2007      	movs	r0, #7
 8001248:	f002 fa30 	bl	80036ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800124c:	bf00      	nop
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40023800 	.word	0x40023800

08001258 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b08a      	sub	sp, #40	@ 0x28
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001260:	f107 0314 	add.w	r3, r7, #20
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
 800126e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a30      	ldr	r2, [pc, #192]	@ (8001338 <HAL_DAC_MspInit+0xe0>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d159      	bne.n	800132e <HAL_DAC_MspInit+0xd6>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	613b      	str	r3, [r7, #16]
 800127e:	4b2f      	ldr	r3, [pc, #188]	@ (800133c <HAL_DAC_MspInit+0xe4>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001282:	4a2e      	ldr	r2, [pc, #184]	@ (800133c <HAL_DAC_MspInit+0xe4>)
 8001284:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001288:	6413      	str	r3, [r2, #64]	@ 0x40
 800128a:	4b2c      	ldr	r3, [pc, #176]	@ (800133c <HAL_DAC_MspInit+0xe4>)
 800128c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001292:	613b      	str	r3, [r7, #16]
 8001294:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
 800129a:	4b28      	ldr	r3, [pc, #160]	@ (800133c <HAL_DAC_MspInit+0xe4>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	4a27      	ldr	r2, [pc, #156]	@ (800133c <HAL_DAC_MspInit+0xe4>)
 80012a0:	f043 0301 	orr.w	r3, r3, #1
 80012a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a6:	4b25      	ldr	r3, [pc, #148]	@ (800133c <HAL_DAC_MspInit+0xe4>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80012b2:	2320      	movs	r3, #32
 80012b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012b6:	2303      	movs	r3, #3
 80012b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4619      	mov	r1, r3
 80012c4:	481e      	ldr	r0, [pc, #120]	@ (8001340 <HAL_DAC_MspInit+0xe8>)
 80012c6:	f003 f881 	bl	80043cc <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 80012ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 80012cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001348 <HAL_DAC_MspInit+0xf0>)
 80012ce:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 80012d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 80012d2:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80012d6:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 80012da:	2240      	movs	r2, #64	@ 0x40
 80012dc:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 80012de:	4b19      	ldr	r3, [pc, #100]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 80012e4:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 80012e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012ea:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012ec:	4b15      	ldr	r3, [pc, #84]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 80012ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80012f2:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012f4:	4b13      	ldr	r3, [pc, #76]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 80012f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012fa:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 80012fc:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 80012fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001302:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_HIGH;
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 8001306:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800130a:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800130c:	4b0d      	ldr	r3, [pc, #52]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 800130e:	2200      	movs	r2, #0
 8001310:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8001312:	480c      	ldr	r0, [pc, #48]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 8001314:	f002 fa86 	bl	8003824 <HAL_DMA_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 800131e:	f7ff ff6d 	bl	80011fc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a07      	ldr	r2, [pc, #28]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 8001326:	60da      	str	r2, [r3, #12]
 8001328:	4a06      	ldr	r2, [pc, #24]	@ (8001344 <HAL_DAC_MspInit+0xec>)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END DAC_MspInit 1 */

  }

}
 800132e:	bf00      	nop
 8001330:	3728      	adds	r7, #40	@ 0x28
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40007400 	.word	0x40007400
 800133c:	40023800 	.word	0x40023800
 8001340:	40020000 	.word	0x40020000
 8001344:	20000218 	.word	0x20000218
 8001348:	400260a0 	.word	0x400260a0

0800134c <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a0b      	ldr	r2, [pc, #44]	@ (8001388 <HAL_DMA2D_MspInit+0x3c>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d10d      	bne.n	800137a <HAL_DMA2D_MspInit+0x2e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	4b0a      	ldr	r3, [pc, #40]	@ (800138c <HAL_DMA2D_MspInit+0x40>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	4a09      	ldr	r2, [pc, #36]	@ (800138c <HAL_DMA2D_MspInit+0x40>)
 8001368:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800136c:	6313      	str	r3, [r2, #48]	@ 0x30
 800136e:	4b07      	ldr	r3, [pc, #28]	@ (800138c <HAL_DMA2D_MspInit+0x40>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001376:	60fb      	str	r3, [r7, #12]
 8001378:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 800137a:	bf00      	nop
 800137c:	3714      	adds	r7, #20
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	4002b000 	.word	0x4002b000
 800138c:	40023800 	.word	0x40023800

08001390 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b08a      	sub	sp, #40	@ 0x28
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001398:	f107 0314 	add.w	r3, r7, #20
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	605a      	str	r2, [r3, #4]
 80013a2:	609a      	str	r2, [r3, #8]
 80013a4:	60da      	str	r2, [r3, #12]
 80013a6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a29      	ldr	r2, [pc, #164]	@ (8001454 <HAL_I2C_MspInit+0xc4>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d14b      	bne.n	800144a <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	613b      	str	r3, [r7, #16]
 80013b6:	4b28      	ldr	r3, [pc, #160]	@ (8001458 <HAL_I2C_MspInit+0xc8>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	4a27      	ldr	r2, [pc, #156]	@ (8001458 <HAL_I2C_MspInit+0xc8>)
 80013bc:	f043 0304 	orr.w	r3, r3, #4
 80013c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c2:	4b25      	ldr	r3, [pc, #148]	@ (8001458 <HAL_I2C_MspInit+0xc8>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	f003 0304 	and.w	r3, r3, #4
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	4b21      	ldr	r3, [pc, #132]	@ (8001458 <HAL_I2C_MspInit+0xc8>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	4a20      	ldr	r2, [pc, #128]	@ (8001458 <HAL_I2C_MspInit+0xc8>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013de:	4b1e      	ldr	r3, [pc, #120]	@ (8001458 <HAL_I2C_MspInit+0xc8>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80013ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013f0:	2312      	movs	r3, #18
 80013f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f8:	2300      	movs	r3, #0
 80013fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80013fc:	2304      	movs	r3, #4
 80013fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	4619      	mov	r1, r3
 8001406:	4815      	ldr	r0, [pc, #84]	@ (800145c <HAL_I2C_MspInit+0xcc>)
 8001408:	f002 ffe0 	bl	80043cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800140c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001410:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001412:	2312      	movs	r3, #18
 8001414:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141a:	2300      	movs	r3, #0
 800141c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800141e:	2304      	movs	r3, #4
 8001420:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001422:	f107 0314 	add.w	r3, r7, #20
 8001426:	4619      	mov	r1, r3
 8001428:	480d      	ldr	r0, [pc, #52]	@ (8001460 <HAL_I2C_MspInit+0xd0>)
 800142a:	f002 ffcf 	bl	80043cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	60bb      	str	r3, [r7, #8]
 8001432:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <HAL_I2C_MspInit+0xc8>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001436:	4a08      	ldr	r2, [pc, #32]	@ (8001458 <HAL_I2C_MspInit+0xc8>)
 8001438:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800143c:	6413      	str	r3, [r2, #64]	@ 0x40
 800143e:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <HAL_I2C_MspInit+0xc8>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001442:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 800144a:	bf00      	nop
 800144c:	3728      	adds	r7, #40	@ 0x28
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40005c00 	.word	0x40005c00
 8001458:	40023800 	.word	0x40023800
 800145c:	40020800 	.word	0x40020800
 8001460:	40020000 	.word	0x40020000

08001464 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b09a      	sub	sp, #104	@ 0x68
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800147c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001480:	2230      	movs	r2, #48	@ 0x30
 8001482:	2100      	movs	r1, #0
 8001484:	4618      	mov	r0, r3
 8001486:	f00b fee5 	bl	800d254 <memset>
  if(hltdc->Instance==LTDC)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a81      	ldr	r2, [pc, #516]	@ (8001694 <HAL_LTDC_MspInit+0x230>)
 8001490:	4293      	cmp	r3, r2
 8001492:	f040 80fb 	bne.w	800168c <HAL_LTDC_MspInit+0x228>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001496:	2308      	movs	r3, #8
 8001498:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800149a:	2332      	movs	r3, #50	@ 0x32
 800149c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800149e:	2305      	movs	r3, #5
 80014a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80014a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014a6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ac:	4618      	mov	r0, r3
 80014ae:	f006 fc49 	bl	8007d44 <HAL_RCCEx_PeriphCLKConfig>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 80014b8:	f7ff fea0 	bl	80011fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80014bc:	2300      	movs	r3, #0
 80014be:	623b      	str	r3, [r7, #32]
 80014c0:	4b75      	ldr	r3, [pc, #468]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 80014c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c4:	4a74      	ldr	r2, [pc, #464]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 80014c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80014ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80014cc:	4b72      	ldr	r3, [pc, #456]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 80014ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014d4:	623b      	str	r3, [r7, #32]
 80014d6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80014d8:	2300      	movs	r3, #0
 80014da:	61fb      	str	r3, [r7, #28]
 80014dc:	4b6e      	ldr	r3, [pc, #440]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 80014de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e0:	4a6d      	ldr	r2, [pc, #436]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 80014e2:	f043 0320 	orr.w	r3, r3, #32
 80014e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e8:	4b6b      	ldr	r3, [pc, #428]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 80014ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ec:	f003 0320 	and.w	r3, r3, #32
 80014f0:	61fb      	str	r3, [r7, #28]
 80014f2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f4:	2300      	movs	r3, #0
 80014f6:	61bb      	str	r3, [r7, #24]
 80014f8:	4b67      	ldr	r3, [pc, #412]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 80014fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fc:	4a66      	ldr	r2, [pc, #408]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 80014fe:	f043 0301 	orr.w	r3, r3, #1
 8001502:	6313      	str	r3, [r2, #48]	@ 0x30
 8001504:	4b64      	ldr	r3, [pc, #400]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 8001506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	61bb      	str	r3, [r7, #24]
 800150e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	4b60      	ldr	r3, [pc, #384]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 8001516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001518:	4a5f      	ldr	r2, [pc, #380]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 800151a:	f043 0302 	orr.w	r3, r3, #2
 800151e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001520:	4b5d      	ldr	r3, [pc, #372]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 8001522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001524:	f003 0302 	and.w	r3, r3, #2
 8001528:	617b      	str	r3, [r7, #20]
 800152a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800152c:	2300      	movs	r3, #0
 800152e:	613b      	str	r3, [r7, #16]
 8001530:	4b59      	ldr	r3, [pc, #356]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 8001532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001534:	4a58      	ldr	r2, [pc, #352]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 8001536:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800153a:	6313      	str	r3, [r2, #48]	@ 0x30
 800153c:	4b56      	ldr	r3, [pc, #344]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 800153e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001544:	613b      	str	r3, [r7, #16]
 8001546:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001548:	2300      	movs	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	4b52      	ldr	r3, [pc, #328]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 800154e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001550:	4a51      	ldr	r2, [pc, #324]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 8001552:	f043 0304 	orr.w	r3, r3, #4
 8001556:	6313      	str	r3, [r2, #48]	@ 0x30
 8001558:	4b4f      	ldr	r3, [pc, #316]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 800155a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155c:	f003 0304 	and.w	r3, r3, #4
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001564:	2300      	movs	r3, #0
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	4b4b      	ldr	r3, [pc, #300]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 800156a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156c:	4a4a      	ldr	r2, [pc, #296]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 800156e:	f043 0308 	orr.w	r3, r3, #8
 8001572:	6313      	str	r3, [r2, #48]	@ 0x30
 8001574:	4b48      	ldr	r3, [pc, #288]	@ (8001698 <HAL_LTDC_MspInit+0x234>)
 8001576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001578:	f003 0308 	and.w	r3, r3, #8
 800157c:	60bb      	str	r3, [r7, #8]
 800157e:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001580:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001584:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001586:	2302      	movs	r3, #2
 8001588:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158e:	2300      	movs	r3, #0
 8001590:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001592:	230e      	movs	r3, #14
 8001594:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001596:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800159a:	4619      	mov	r1, r3
 800159c:	483f      	ldr	r0, [pc, #252]	@ (800169c <HAL_LTDC_MspInit+0x238>)
 800159e:	f002 ff15 	bl	80043cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80015a2:	f641 0358 	movw	r3, #6232	@ 0x1858
 80015a6:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a8:	2302      	movs	r3, #2
 80015aa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b0:	2300      	movs	r3, #0
 80015b2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80015b4:	230e      	movs	r3, #14
 80015b6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80015bc:	4619      	mov	r1, r3
 80015be:	4838      	ldr	r0, [pc, #224]	@ (80016a0 <HAL_LTDC_MspInit+0x23c>)
 80015c0:	f002 ff04 	bl	80043cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80015c4:	2303      	movs	r3, #3
 80015c6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c8:	2302      	movs	r3, #2
 80015ca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d0:	2300      	movs	r3, #0
 80015d2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80015d4:	2309      	movs	r3, #9
 80015d6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80015dc:	4619      	mov	r1, r3
 80015de:	4831      	ldr	r0, [pc, #196]	@ (80016a4 <HAL_LTDC_MspInit+0x240>)
 80015e0:	f002 fef4 	bl	80043cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80015e4:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80015e8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ea:	2302      	movs	r3, #2
 80015ec:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80015f6:	230e      	movs	r3, #14
 80015f8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015fa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80015fe:	4619      	mov	r1, r3
 8001600:	4828      	ldr	r0, [pc, #160]	@ (80016a4 <HAL_LTDC_MspInit+0x240>)
 8001602:	f002 fee3 	bl	80043cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001606:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800160a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160c:	2302      	movs	r3, #2
 800160e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001614:	2300      	movs	r3, #0
 8001616:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001618:	230e      	movs	r3, #14
 800161a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800161c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001620:	4619      	mov	r1, r3
 8001622:	4821      	ldr	r0, [pc, #132]	@ (80016a8 <HAL_LTDC_MspInit+0x244>)
 8001624:	f002 fed2 	bl	80043cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001628:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800162c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162e:	2302      	movs	r3, #2
 8001630:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001636:	2300      	movs	r3, #0
 8001638:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800163a:	230e      	movs	r3, #14
 800163c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800163e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001642:	4619      	mov	r1, r3
 8001644:	4819      	ldr	r0, [pc, #100]	@ (80016ac <HAL_LTDC_MspInit+0x248>)
 8001646:	f002 fec1 	bl	80043cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 800164a:	2348      	movs	r3, #72	@ 0x48
 800164c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2300      	movs	r3, #0
 8001658:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800165a:	230e      	movs	r3, #14
 800165c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800165e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001662:	4619      	mov	r1, r3
 8001664:	4812      	ldr	r0, [pc, #72]	@ (80016b0 <HAL_LTDC_MspInit+0x24c>)
 8001666:	f002 feb1 	bl	80043cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800166a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800166e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001670:	2302      	movs	r3, #2
 8001672:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	2300      	movs	r3, #0
 8001676:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001678:	2300      	movs	r3, #0
 800167a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800167c:	2309      	movs	r3, #9
 800167e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001680:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001684:	4619      	mov	r1, r3
 8001686:	4808      	ldr	r0, [pc, #32]	@ (80016a8 <HAL_LTDC_MspInit+0x244>)
 8001688:	f002 fea0 	bl	80043cc <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 800168c:	bf00      	nop
 800168e:	3768      	adds	r7, #104	@ 0x68
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40016800 	.word	0x40016800
 8001698:	40023800 	.word	0x40023800
 800169c:	40021400 	.word	0x40021400
 80016a0:	40020000 	.word	0x40020000
 80016a4:	40020400 	.word	0x40020400
 80016a8:	40021800 	.word	0x40021800
 80016ac:	40020800 	.word	0x40020800
 80016b0:	40020c00 	.word	0x40020c00

080016b4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08a      	sub	sp, #40	@ 0x28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a19      	ldr	r2, [pc, #100]	@ (8001738 <HAL_SPI_MspInit+0x84>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d12c      	bne.n	8001730 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
 80016da:	4b18      	ldr	r3, [pc, #96]	@ (800173c <HAL_SPI_MspInit+0x88>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	4a17      	ldr	r2, [pc, #92]	@ (800173c <HAL_SPI_MspInit+0x88>)
 80016e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80016e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016e6:	4b15      	ldr	r3, [pc, #84]	@ (800173c <HAL_SPI_MspInit+0x88>)
 80016e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016ee:	613b      	str	r3, [r7, #16]
 80016f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	4b11      	ldr	r3, [pc, #68]	@ (800173c <HAL_SPI_MspInit+0x88>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a10      	ldr	r2, [pc, #64]	@ (800173c <HAL_SPI_MspInit+0x88>)
 80016fc:	f043 0320 	orr.w	r3, r3, #32
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b0e      	ldr	r3, [pc, #56]	@ (800173c <HAL_SPI_MspInit+0x88>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f003 0320 	and.w	r3, r3, #32
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 800170e:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001712:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001714:	2302      	movs	r3, #2
 8001716:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171c:	2300      	movs	r3, #0
 800171e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001720:	2305      	movs	r3, #5
 8001722:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	4619      	mov	r1, r3
 800172a:	4805      	ldr	r0, [pc, #20]	@ (8001740 <HAL_SPI_MspInit+0x8c>)
 800172c:	f002 fe4e 	bl	80043cc <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001730:	bf00      	nop
 8001732:	3728      	adds	r7, #40	@ 0x28
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40015000 	.word	0x40015000
 800173c:	40023800 	.word	0x40023800
 8001740:	40021400 	.word	0x40021400

08001744 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a08      	ldr	r2, [pc, #32]	@ (8001774 <HAL_SPI_MspDeInit+0x30>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d10a      	bne.n	800176c <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI5_MspDeInit 0 */

    /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001756:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <HAL_SPI_MspDeInit+0x34>)
 8001758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175a:	4a07      	ldr	r2, [pc, #28]	@ (8001778 <HAL_SPI_MspDeInit+0x34>)
 800175c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001760:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8001762:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001766:	4805      	ldr	r0, [pc, #20]	@ (800177c <HAL_SPI_MspDeInit+0x38>)
 8001768:	f002 ffdc 	bl	8004724 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI5_MspDeInit 1 */

    /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40015000 	.word	0x40015000
 8001778:	40023800 	.word	0x40023800
 800177c:	40021400 	.word	0x40021400

08001780 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a0b      	ldr	r2, [pc, #44]	@ (80017bc <HAL_TIM_Base_MspInit+0x3c>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d10d      	bne.n	80017ae <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	4b0a      	ldr	r3, [pc, #40]	@ (80017c0 <HAL_TIM_Base_MspInit+0x40>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	4a09      	ldr	r2, [pc, #36]	@ (80017c0 <HAL_TIM_Base_MspInit+0x40>)
 800179c:	f043 0310 	orr.w	r3, r3, #16
 80017a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80017a2:	4b07      	ldr	r3, [pc, #28]	@ (80017c0 <HAL_TIM_Base_MspInit+0x40>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a6:	f003 0310 	and.w	r3, r3, #16
 80017aa:	60fb      	str	r3, [r7, #12]
 80017ac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80017ae:	bf00      	nop
 80017b0:	3714      	adds	r7, #20
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	40001000 	.word	0x40001000
 80017c0:	40023800 	.word	0x40023800

080017c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08a      	sub	sp, #40	@ 0x28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a19      	ldr	r2, [pc, #100]	@ (8001848 <HAL_UART_MspInit+0x84>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d12c      	bne.n	8001840 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	4b18      	ldr	r3, [pc, #96]	@ (800184c <HAL_UART_MspInit+0x88>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ee:	4a17      	ldr	r2, [pc, #92]	@ (800184c <HAL_UART_MspInit+0x88>)
 80017f0:	f043 0310 	orr.w	r3, r3, #16
 80017f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017f6:	4b15      	ldr	r3, [pc, #84]	@ (800184c <HAL_UART_MspInit+0x88>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fa:	f003 0310 	and.w	r3, r3, #16
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	4b11      	ldr	r3, [pc, #68]	@ (800184c <HAL_UART_MspInit+0x88>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	4a10      	ldr	r2, [pc, #64]	@ (800184c <HAL_UART_MspInit+0x88>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	6313      	str	r3, [r2, #48]	@ 0x30
 8001812:	4b0e      	ldr	r3, [pc, #56]	@ (800184c <HAL_UART_MspInit+0x88>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800181e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001822:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001824:	2302      	movs	r3, #2
 8001826:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001828:	2300      	movs	r3, #0
 800182a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800182c:	2303      	movs	r3, #3
 800182e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001830:	2307      	movs	r3, #7
 8001832:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001834:	f107 0314 	add.w	r3, r7, #20
 8001838:	4619      	mov	r1, r3
 800183a:	4805      	ldr	r0, [pc, #20]	@ (8001850 <HAL_UART_MspInit+0x8c>)
 800183c:	f002 fdc6 	bl	80043cc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001840:	bf00      	nop
 8001842:	3728      	adds	r7, #40	@ 0x28
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40011000 	.word	0x40011000
 800184c:	40023800 	.word	0x40023800
 8001850:	40020000 	.word	0x40020000

08001854 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800185a:	1d3b      	adds	r3, r7, #4
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
 8001866:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001868:	4b3b      	ldr	r3, [pc, #236]	@ (8001958 <HAL_FMC_MspInit+0x104>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d16f      	bne.n	8001950 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001870:	4b39      	ldr	r3, [pc, #228]	@ (8001958 <HAL_FMC_MspInit+0x104>)
 8001872:	2201      	movs	r2, #1
 8001874:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	603b      	str	r3, [r7, #0]
 800187a:	4b38      	ldr	r3, [pc, #224]	@ (800195c <HAL_FMC_MspInit+0x108>)
 800187c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800187e:	4a37      	ldr	r2, [pc, #220]	@ (800195c <HAL_FMC_MspInit+0x108>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6393      	str	r3, [r2, #56]	@ 0x38
 8001886:	4b35      	ldr	r3, [pc, #212]	@ (800195c <HAL_FMC_MspInit+0x108>)
 8001888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	603b      	str	r3, [r7, #0]
 8001890:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001892:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001896:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001898:	2302      	movs	r3, #2
 800189a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a0:	2303      	movs	r3, #3
 80018a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80018a4:	230c      	movs	r3, #12
 80018a6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018a8:	1d3b      	adds	r3, r7, #4
 80018aa:	4619      	mov	r1, r3
 80018ac:	482c      	ldr	r0, [pc, #176]	@ (8001960 <HAL_FMC_MspInit+0x10c>)
 80018ae:	f002 fd8d 	bl	80043cc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 80018b2:	2301      	movs	r3, #1
 80018b4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b6:	2302      	movs	r3, #2
 80018b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018be:	2303      	movs	r3, #3
 80018c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80018c2:	230c      	movs	r3, #12
 80018c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80018c6:	1d3b      	adds	r3, r7, #4
 80018c8:	4619      	mov	r1, r3
 80018ca:	4826      	ldr	r0, [pc, #152]	@ (8001964 <HAL_FMC_MspInit+0x110>)
 80018cc:	f002 fd7e 	bl	80043cc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|GPIO_PIN_2|BA0_Pin
 80018d0:	f248 1337 	movw	r3, #33079	@ 0x8137
 80018d4:	607b      	str	r3, [r7, #4]
                          |BA1_Pin|SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d6:	2302      	movs	r3, #2
 80018d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018de:	2303      	movs	r3, #3
 80018e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80018e2:	230c      	movs	r3, #12
 80018e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018e6:	1d3b      	adds	r3, r7, #4
 80018e8:	4619      	mov	r1, r3
 80018ea:	481f      	ldr	r0, [pc, #124]	@ (8001968 <HAL_FMC_MspInit+0x114>)
 80018ec:	f002 fd6e 	bl	80043cc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80018f0:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80018f4:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f6:	2302      	movs	r3, #2
 80018f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018fe:	2303      	movs	r3, #3
 8001900:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001902:	230c      	movs	r3, #12
 8001904:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001906:	1d3b      	adds	r3, r7, #4
 8001908:	4619      	mov	r1, r3
 800190a:	4818      	ldr	r0, [pc, #96]	@ (800196c <HAL_FMC_MspInit+0x118>)
 800190c:	f002 fd5e 	bl	80043cc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001910:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001914:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001916:	2302      	movs	r3, #2
 8001918:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191e:	2303      	movs	r3, #3
 8001920:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001922:	230c      	movs	r3, #12
 8001924:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001926:	1d3b      	adds	r3, r7, #4
 8001928:	4619      	mov	r1, r3
 800192a:	4811      	ldr	r0, [pc, #68]	@ (8001970 <HAL_FMC_MspInit+0x11c>)
 800192c:	f002 fd4e 	bl	80043cc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001930:	2360      	movs	r3, #96	@ 0x60
 8001932:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001934:	2302      	movs	r3, #2
 8001936:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193c:	2303      	movs	r3, #3
 800193e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001940:	230c      	movs	r3, #12
 8001942:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001944:	1d3b      	adds	r3, r7, #4
 8001946:	4619      	mov	r1, r3
 8001948:	480a      	ldr	r0, [pc, #40]	@ (8001974 <HAL_FMC_MspInit+0x120>)
 800194a:	f002 fd3f 	bl	80043cc <HAL_GPIO_Init>
 800194e:	e000      	b.n	8001952 <HAL_FMC_MspInit+0xfe>
    return;
 8001950:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001952:	3718      	adds	r7, #24
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	200004d0 	.word	0x200004d0
 800195c:	40023800 	.word	0x40023800
 8001960:	40021400 	.word	0x40021400
 8001964:	40020800 	.word	0x40020800
 8001968:	40021800 	.word	0x40021800
 800196c:	40021000 	.word	0x40021000
 8001970:	40020c00 	.word	0x40020c00
 8001974:	40020400 	.word	0x40020400

08001978 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001980:	f7ff ff68 	bl	8001854 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001990:	bf00      	nop
 8001992:	e7fd      	b.n	8001990 <NMI_Handler+0x4>

08001994 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001998:	bf00      	nop
 800199a:	e7fd      	b.n	8001998 <HardFault_Handler+0x4>

0800199c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <MemManage_Handler+0x4>

080019a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <BusFault_Handler+0x4>

080019ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <UsageFault_Handler+0x4>

080019b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019e2:	f001 fd4f 	bl	8003484 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 80019f0:	4802      	ldr	r0, [pc, #8]	@ (80019fc <DMA1_Stream6_IRQHandler+0x10>)
 80019f2:	f002 f823 	bl	8003a3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000218 	.word	0x20000218

08001a00 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001a04:	4802      	ldr	r0, [pc, #8]	@ (8001a10 <OTG_HS_IRQHandler+0x10>)
 8001a06:	f004 fc0e 	bl	8006226 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000c18 	.word	0x20000c18

08001a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a1c:	4a14      	ldr	r2, [pc, #80]	@ (8001a70 <_sbrk+0x5c>)
 8001a1e:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <_sbrk+0x60>)
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a28:	4b13      	ldr	r3, [pc, #76]	@ (8001a78 <_sbrk+0x64>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d102      	bne.n	8001a36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a30:	4b11      	ldr	r3, [pc, #68]	@ (8001a78 <_sbrk+0x64>)
 8001a32:	4a12      	ldr	r2, [pc, #72]	@ (8001a7c <_sbrk+0x68>)
 8001a34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a36:	4b10      	ldr	r3, [pc, #64]	@ (8001a78 <_sbrk+0x64>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d207      	bcs.n	8001a54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a44:	f00b fc0e 	bl	800d264 <__errno>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	220c      	movs	r2, #12
 8001a4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a52:	e009      	b.n	8001a68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a54:	4b08      	ldr	r3, [pc, #32]	@ (8001a78 <_sbrk+0x64>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a5a:	4b07      	ldr	r3, [pc, #28]	@ (8001a78 <_sbrk+0x64>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	4a05      	ldr	r2, [pc, #20]	@ (8001a78 <_sbrk+0x64>)
 8001a64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a66:	68fb      	ldr	r3, [r7, #12]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	20030000 	.word	0x20030000
 8001a74:	00000400 	.word	0x00000400
 8001a78:	200004d4 	.word	0x200004d4
 8001a7c:	20001258 	.word	0x20001258

08001a80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <SystemInit+0x20>)
 8001a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a8a:	4a05      	ldr	r2, [pc, #20]	@ (8001aa0 <SystemInit+0x20>)
 8001a8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	e000ed00 	.word	0xe000ed00

08001aa4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001aa4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001adc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001aa8:	f7ff ffea 	bl	8001a80 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001aac:	480c      	ldr	r0, [pc, #48]	@ (8001ae0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001aae:	490d      	ldr	r1, [pc, #52]	@ (8001ae4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ab2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ab4:	e002      	b.n	8001abc <LoopCopyDataInit>

08001ab6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ab6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ab8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aba:	3304      	adds	r3, #4

08001abc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001abc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001abe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ac0:	d3f9      	bcc.n	8001ab6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8001aec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ac4:	4c0a      	ldr	r4, [pc, #40]	@ (8001af0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ac6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ac8:	e001      	b.n	8001ace <LoopFillZerobss>

08001aca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001acc:	3204      	adds	r2, #4

08001ace <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ace:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ad0:	d3fb      	bcc.n	8001aca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001ad2:	f00b fbcd 	bl	800d270 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ad6:	f7fe ff69 	bl	80009ac <main>
  bx  lr    
 8001ada:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001adc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001ae0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ae4:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001ae8:	08010334 	.word	0x08010334
  ldr r2, =_sbss
 8001aec:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001af0:	20001258 	.word	0x20001258

08001af4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001af4:	e7fe      	b.n	8001af4 <ADC_IRQHandler>

08001af6 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001afa:	f000 fbb9 	bl	8002270 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001afe:	20ca      	movs	r0, #202	@ 0xca
 8001b00:	f000 f95d 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001b04:	20c3      	movs	r0, #195	@ 0xc3
 8001b06:	f000 f967 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001b0a:	2008      	movs	r0, #8
 8001b0c:	f000 f964 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001b10:	2050      	movs	r0, #80	@ 0x50
 8001b12:	f000 f961 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001b16:	20cf      	movs	r0, #207	@ 0xcf
 8001b18:	f000 f951 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f000 f95b 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001b22:	20c1      	movs	r0, #193	@ 0xc1
 8001b24:	f000 f958 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001b28:	2030      	movs	r0, #48	@ 0x30
 8001b2a:	f000 f955 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001b2e:	20ed      	movs	r0, #237	@ 0xed
 8001b30:	f000 f945 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001b34:	2064      	movs	r0, #100	@ 0x64
 8001b36:	f000 f94f 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001b3a:	2003      	movs	r0, #3
 8001b3c:	f000 f94c 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001b40:	2012      	movs	r0, #18
 8001b42:	f000 f949 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001b46:	2081      	movs	r0, #129	@ 0x81
 8001b48:	f000 f946 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001b4c:	20e8      	movs	r0, #232	@ 0xe8
 8001b4e:	f000 f936 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001b52:	2085      	movs	r0, #133	@ 0x85
 8001b54:	f000 f940 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001b58:	2000      	movs	r0, #0
 8001b5a:	f000 f93d 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001b5e:	2078      	movs	r0, #120	@ 0x78
 8001b60:	f000 f93a 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001b64:	20cb      	movs	r0, #203	@ 0xcb
 8001b66:	f000 f92a 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001b6a:	2039      	movs	r0, #57	@ 0x39
 8001b6c:	f000 f934 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001b70:	202c      	movs	r0, #44	@ 0x2c
 8001b72:	f000 f931 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001b76:	2000      	movs	r0, #0
 8001b78:	f000 f92e 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001b7c:	2034      	movs	r0, #52	@ 0x34
 8001b7e:	f000 f92b 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001b82:	2002      	movs	r0, #2
 8001b84:	f000 f928 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001b88:	20f7      	movs	r0, #247	@ 0xf7
 8001b8a:	f000 f918 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001b8e:	2020      	movs	r0, #32
 8001b90:	f000 f922 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001b94:	20ea      	movs	r0, #234	@ 0xea
 8001b96:	f000 f912 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	f000 f91c 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001ba0:	2000      	movs	r0, #0
 8001ba2:	f000 f919 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001ba6:	20b1      	movs	r0, #177	@ 0xb1
 8001ba8:	f000 f909 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001bac:	2000      	movs	r0, #0
 8001bae:	f000 f913 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001bb2:	201b      	movs	r0, #27
 8001bb4:	f000 f910 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001bb8:	20b6      	movs	r0, #182	@ 0xb6
 8001bba:	f000 f900 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001bbe:	200a      	movs	r0, #10
 8001bc0:	f000 f90a 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001bc4:	20a2      	movs	r0, #162	@ 0xa2
 8001bc6:	f000 f907 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001bca:	20c0      	movs	r0, #192	@ 0xc0
 8001bcc:	f000 f8f7 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001bd0:	2010      	movs	r0, #16
 8001bd2:	f000 f901 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001bd6:	20c1      	movs	r0, #193	@ 0xc1
 8001bd8:	f000 f8f1 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001bdc:	2010      	movs	r0, #16
 8001bde:	f000 f8fb 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001be2:	20c5      	movs	r0, #197	@ 0xc5
 8001be4:	f000 f8eb 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001be8:	2045      	movs	r0, #69	@ 0x45
 8001bea:	f000 f8f5 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001bee:	2015      	movs	r0, #21
 8001bf0:	f000 f8f2 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001bf4:	20c7      	movs	r0, #199	@ 0xc7
 8001bf6:	f000 f8e2 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001bfa:	2090      	movs	r0, #144	@ 0x90
 8001bfc:	f000 f8ec 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001c00:	2036      	movs	r0, #54	@ 0x36
 8001c02:	f000 f8dc 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001c06:	20c8      	movs	r0, #200	@ 0xc8
 8001c08:	f000 f8e6 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001c0c:	20f2      	movs	r0, #242	@ 0xf2
 8001c0e:	f000 f8d6 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001c12:	2000      	movs	r0, #0
 8001c14:	f000 f8e0 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001c18:	20b0      	movs	r0, #176	@ 0xb0
 8001c1a:	f000 f8d0 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001c1e:	20c2      	movs	r0, #194	@ 0xc2
 8001c20:	f000 f8da 	bl	8001dd8 <ili9341_WriteData>
  //ili9341_WriteReg(LCD_PIXEL_FORMAT); // added
  //ili9341_WriteData(0x55);
  ili9341_WriteReg(LCD_DFC);
 8001c24:	20b6      	movs	r0, #182	@ 0xb6
 8001c26:	f000 f8ca 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001c2a:	200a      	movs	r0, #10
 8001c2c:	f000 f8d4 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001c30:	20a7      	movs	r0, #167	@ 0xa7
 8001c32:	f000 f8d1 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001c36:	2027      	movs	r0, #39	@ 0x27
 8001c38:	f000 f8ce 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001c3c:	2004      	movs	r0, #4
 8001c3e:	f000 f8cb 	bl	8001dd8 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001c42:	202a      	movs	r0, #42	@ 0x2a
 8001c44:	f000 f8bb 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001c48:	2000      	movs	r0, #0
 8001c4a:	f000 f8c5 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001c4e:	2000      	movs	r0, #0
 8001c50:	f000 f8c2 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001c54:	2000      	movs	r0, #0
 8001c56:	f000 f8bf 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001c5a:	20ef      	movs	r0, #239	@ 0xef
 8001c5c:	f000 f8bc 	bl	8001dd8 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001c60:	202b      	movs	r0, #43	@ 0x2b
 8001c62:	f000 f8ac 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001c66:	2000      	movs	r0, #0
 8001c68:	f000 f8b6 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001c6c:	2000      	movs	r0, #0
 8001c6e:	f000 f8b3 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001c72:	2001      	movs	r0, #1
 8001c74:	f000 f8b0 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001c78:	203f      	movs	r0, #63	@ 0x3f
 8001c7a:	f000 f8ad 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001c7e:	20f6      	movs	r0, #246	@ 0xf6
 8001c80:	f000 f89d 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001c84:	2001      	movs	r0, #1
 8001c86:	f000 f8a7 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f000 f8a4 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001c90:	2006      	movs	r0, #6
 8001c92:	f000 f8a1 	bl	8001dd8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001c96:	202c      	movs	r0, #44	@ 0x2c
 8001c98:	f000 f891 	bl	8001dbe <ili9341_WriteReg>
  LCD_Delay(200);
 8001c9c:	20c8      	movs	r0, #200	@ 0xc8
 8001c9e:	f000 fbd5 	bl	800244c <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001ca2:	2026      	movs	r0, #38	@ 0x26
 8001ca4:	f000 f88b 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001ca8:	2001      	movs	r0, #1
 8001caa:	f000 f895 	bl	8001dd8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001cae:	20e0      	movs	r0, #224	@ 0xe0
 8001cb0:	f000 f885 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001cb4:	200f      	movs	r0, #15
 8001cb6:	f000 f88f 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001cba:	2029      	movs	r0, #41	@ 0x29
 8001cbc:	f000 f88c 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001cc0:	2024      	movs	r0, #36	@ 0x24
 8001cc2:	f000 f889 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001cc6:	200c      	movs	r0, #12
 8001cc8:	f000 f886 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001ccc:	200e      	movs	r0, #14
 8001cce:	f000 f883 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001cd2:	2009      	movs	r0, #9
 8001cd4:	f000 f880 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001cd8:	204e      	movs	r0, #78	@ 0x4e
 8001cda:	f000 f87d 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001cde:	2078      	movs	r0, #120	@ 0x78
 8001ce0:	f000 f87a 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001ce4:	203c      	movs	r0, #60	@ 0x3c
 8001ce6:	f000 f877 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001cea:	2009      	movs	r0, #9
 8001cec:	f000 f874 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001cf0:	2013      	movs	r0, #19
 8001cf2:	f000 f871 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001cf6:	2005      	movs	r0, #5
 8001cf8:	f000 f86e 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001cfc:	2017      	movs	r0, #23
 8001cfe:	f000 f86b 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001d02:	2011      	movs	r0, #17
 8001d04:	f000 f868 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d08:	2000      	movs	r0, #0
 8001d0a:	f000 f865 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001d0e:	20e1      	movs	r0, #225	@ 0xe1
 8001d10:	f000 f855 	bl	8001dbe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001d14:	2000      	movs	r0, #0
 8001d16:	f000 f85f 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001d1a:	2016      	movs	r0, #22
 8001d1c:	f000 f85c 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001d20:	201b      	movs	r0, #27
 8001d22:	f000 f859 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001d26:	2004      	movs	r0, #4
 8001d28:	f000 f856 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001d2c:	2011      	movs	r0, #17
 8001d2e:	f000 f853 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001d32:	2007      	movs	r0, #7
 8001d34:	f000 f850 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001d38:	2031      	movs	r0, #49	@ 0x31
 8001d3a:	f000 f84d 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001d3e:	2033      	movs	r0, #51	@ 0x33
 8001d40:	f000 f84a 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001d44:	2042      	movs	r0, #66	@ 0x42
 8001d46:	f000 f847 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001d4a:	2005      	movs	r0, #5
 8001d4c:	f000 f844 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001d50:	200c      	movs	r0, #12
 8001d52:	f000 f841 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001d56:	200a      	movs	r0, #10
 8001d58:	f000 f83e 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001d5c:	2028      	movs	r0, #40	@ 0x28
 8001d5e:	f000 f83b 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001d62:	202f      	movs	r0, #47	@ 0x2f
 8001d64:	f000 f838 	bl	8001dd8 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001d68:	200f      	movs	r0, #15
 8001d6a:	f000 f835 	bl	8001dd8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001d6e:	2011      	movs	r0, #17
 8001d70:	f000 f825 	bl	8001dbe <ili9341_WriteReg>
  LCD_Delay(200);
 8001d74:	20c8      	movs	r0, #200	@ 0xc8
 8001d76:	f000 fb69 	bl	800244c <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001d7a:	2029      	movs	r0, #41	@ 0x29
 8001d7c:	f000 f81f 	bl	8001dbe <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001d80:	202c      	movs	r0, #44	@ 0x2c
 8001d82:	f000 f81c 	bl	8001dbe <ili9341_WriteReg>
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001d8e:	f000 fa6f 	bl	8002270 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001d92:	2103      	movs	r1, #3
 8001d94:	20d3      	movs	r0, #211	@ 0xd3
 8001d96:	f000 f82c 	bl	8001df2 <ili9341_ReadData>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	b29b      	uxth	r3, r3
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001da6:	2029      	movs	r0, #41	@ 0x29
 8001da8:	f000 f809 	bl	8001dbe <ili9341_WriteReg>
}
 8001dac:	bf00      	nop
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001db4:	2028      	movs	r0, #40	@ 0x28
 8001db6:	f000 f802 	bl	8001dbe <ili9341_WriteReg>
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b082      	sub	sp, #8
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f000 faea 	bl	80023a4 <LCD_IO_WriteReg>
}
 8001dd0:	bf00      	nop
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001de2:	88fb      	ldrh	r3, [r7, #6]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f000 fabb 	bl	8002360 <LCD_IO_WriteData>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b082      	sub	sp, #8
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	4603      	mov	r3, r0
 8001dfa:	460a      	mov	r2, r1
 8001dfc:	80fb      	strh	r3, [r7, #6]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001e02:	797a      	ldrb	r2, [r7, #5]
 8001e04:	88fb      	ldrh	r3, [r7, #6]
 8001e06:	4611      	mov	r1, r2
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f000 faed 	bl	80023e8 <LCD_IO_ReadData>
 8001e0e:	4603      	mov	r3, r0
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001e1c:	23f0      	movs	r3, #240	@ 0xf0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8001e2c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <stmpe811_WriteReg>:
extern uint8_t  I2Cx_Read(uint8_t Addr, uint8_t Reg);
extern void     I2Cx_Error(uint8_t Addr);

/* Helpery */
void stmpe811_WriteReg(uint16_t DeviceAddr, uint8_t Reg, uint8_t Value)
{
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b082      	sub	sp, #8
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	4603      	mov	r3, r0
 8001e42:	80fb      	strh	r3, [r7, #6]
 8001e44:	460b      	mov	r3, r1
 8001e46:	717b      	strb	r3, [r7, #5]
 8001e48:	4613      	mov	r3, r2
 8001e4a:	713b      	strb	r3, [r7, #4]
  I2Cx_Write((uint8_t)DeviceAddr, Reg, Value);
 8001e4c:	88fb      	ldrh	r3, [r7, #6]
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	793a      	ldrb	r2, [r7, #4]
 8001e52:	7979      	ldrb	r1, [r7, #5]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff f96d 	bl	8001134 <I2Cx_Write>
}
 8001e5a:	bf00      	nop
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <stmpe811_ReadReg>:

uint8_t stmpe811_ReadReg(uint16_t DeviceAddr, uint8_t Reg)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b082      	sub	sp, #8
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	4603      	mov	r3, r0
 8001e6a:	460a      	mov	r2, r1
 8001e6c:	80fb      	strh	r3, [r7, #6]
 8001e6e:	4613      	mov	r3, r2
 8001e70:	717b      	strb	r3, [r7, #5]
  return I2Cx_Read((uint8_t)DeviceAddr, Reg);
 8001e72:	88fb      	ldrh	r3, [r7, #6]
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	797a      	ldrb	r2, [r7, #5]
 8001e78:	4611      	mov	r1, r2
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff f978 	bl	8001170 <I2Cx_Read>
 8001e80:	4603      	mov	r3, r0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <stmpe811_Init>:

/* --- Touch Screen Functions --- */

void stmpe811_Init(uint16_t DeviceAddr)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b082      	sub	sp, #8
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	4603      	mov	r3, r0
 8001e92:	80fb      	strh	r3, [r7, #6]
  stmpe811_Reset(DeviceAddr);
 8001e94:	88fb      	ldrh	r3, [r7, #6]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f000 f804 	bl	8001ea4 <stmpe811_Reset>
}
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <stmpe811_Reset>:

void stmpe811_Reset(uint16_t DeviceAddr)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	80fb      	strh	r3, [r7, #6]
  /* SYS_CTRL1: SOFT_RESET */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL1_REG, 0x02);
 8001eae:	88fb      	ldrh	r3, [r7, #6]
 8001eb0:	2202      	movs	r2, #2
 8001eb2:	2103      	movs	r1, #3
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff ffc0 	bl	8001e3a <stmpe811_WriteReg>
  HAL_Delay(10);
 8001eba:	200a      	movs	r0, #10
 8001ebc:	f001 fb02 	bl	80034c4 <HAL_Delay>
  /* Reset bitu resetu */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL1_REG, 0x00);
 8001ec0:	88fb      	ldrh	r3, [r7, #6]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2103      	movs	r1, #3
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff ffb7 	bl	8001e3a <stmpe811_WriteReg>
  HAL_Delay(2);
 8001ecc:	2002      	movs	r0, #2
 8001ece:	f001 faf9 	bl	80034c4 <HAL_Delay>
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <stmpe811_ReadID>:

uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b084      	sub	sp, #16
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	80fb      	strh	r3, [r7, #6]
  uint16_t id = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	81fb      	strh	r3, [r7, #14]
  /* Odczyt ID (MSB i LSB) - POPRAWNA KOLEJNO */
  id = (stmpe811_ReadReg(DeviceAddr, STMPE811_CHP_ID_MSB_REG) << 8);
 8001ee8:	88fb      	ldrh	r3, [r7, #6]
 8001eea:	2100      	movs	r1, #0
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff ffb8 	bl	8001e62 <stmpe811_ReadReg>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	021b      	lsls	r3, r3, #8
 8001ef6:	81fb      	strh	r3, [r7, #14]
  id |= stmpe811_ReadReg(DeviceAddr, STMPE811_CHP_ID_LSB_REG);
 8001ef8:	88fb      	ldrh	r3, [r7, #6]
 8001efa:	2101      	movs	r1, #1
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff ffb0 	bl	8001e62 <stmpe811_ReadReg>
 8001f02:	4603      	mov	r3, r0
 8001f04:	461a      	mov	r2, r3
 8001f06:	89fb      	ldrh	r3, [r7, #14]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	81fb      	strh	r3, [r7, #14]
  return id;
 8001f0c:	89fb      	ldrh	r3, [r7, #14]
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <stmpe811_TS_Start>:

void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b084      	sub	sp, #16
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;

  /* 1. Wcz zegar ADC i TSC (SYS_CTRL2) */
  mode = stmpe811_ReadReg(DeviceAddr, STMPE811_SYS_CTRL2_REG);
 8001f20:	88fb      	ldrh	r3, [r7, #6]
 8001f22:	2104      	movs	r1, #4
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff ff9c 	bl	8001e62 <stmpe811_ReadReg>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	73fb      	strb	r3, [r7, #15]
  /* Zerujemy bity 0 (ADC_OFF) i 3 (TSC_OFF) */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL2_REG, mode & ~(0x01 | 0x08));
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
 8001f30:	f023 0309 	bic.w	r3, r3, #9
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	88fb      	ldrh	r3, [r7, #6]
 8001f38:	2104      	movs	r1, #4
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff ff7d 	bl	8001e3a <stmpe811_WriteReg>

  /* 2. Konfiguracja ADC */
  /* ADC_CTRL1: Sample time = 80, 12-bit mod */
  stmpe811_WriteReg(DeviceAddr, STMPE811_ADC_CTRL1_REG, 0x49);
 8001f40:	88fb      	ldrh	r3, [r7, #6]
 8001f42:	2249      	movs	r2, #73	@ 0x49
 8001f44:	2120      	movs	r1, #32
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff ff77 	bl	8001e3a <stmpe811_WriteReg>
  HAL_Delay(2);
 8001f4c:	2002      	movs	r0, #2
 8001f4e:	f001 fab9 	bl	80034c4 <HAL_Delay>
  /* ADC_CTRL2: ADC freq = 3.25 MHz */
  stmpe811_WriteReg(DeviceAddr, STMPE811_ADC_CTRL2_REG, 0x01);
 8001f52:	88fb      	ldrh	r3, [r7, #6]
 8001f54:	2201      	movs	r2, #1
 8001f56:	2121      	movs	r1, #33	@ 0x21
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff ff6e 	bl	8001e3a <stmpe811_WriteReg>

  /* 3. Konfiguracja Panelu Dotykowego (TSC) */
  /* TSC_CFG: Ave=4, Touch Delay=500us, Settling=500us */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_CFG_REG, 0x9A);
 8001f5e:	88fb      	ldrh	r3, [r7, #6]
 8001f60:	229a      	movs	r2, #154	@ 0x9a
 8001f62:	2141      	movs	r1, #65	@ 0x41
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff ff68 	bl	8001e3a <stmpe811_WriteReg>

  /* TSC_FRACT_XYZ: Format danych */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_FRACT_XYZ_REG, 0x01);
 8001f6a:	88fb      	ldrh	r3, [r7, #6]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	2156      	movs	r1, #86	@ 0x56
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff ff62 	bl	8001e3a <stmpe811_WriteReg>

  /* TSC_I_DRIVE: Prd 50mA */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_I_DRIVE_REG, 0x01);
 8001f76:	88fb      	ldrh	r3, [r7, #6]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	2158      	movs	r1, #88	@ 0x58
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff ff5c 	bl	8001e3a <stmpe811_WriteReg>

  /* 4. Konfiguracja FIFO */
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_TH_REG, 0x01);
 8001f82:	88fb      	ldrh	r3, [r7, #6]
 8001f84:	2201      	movs	r2, #1
 8001f86:	214a      	movs	r1, #74	@ 0x4a
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff ff56 	bl	8001e3a <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x01); /* Reset FIFO */
 8001f8e:	88fb      	ldrh	r3, [r7, #6]
 8001f90:	2201      	movs	r2, #1
 8001f92:	214b      	movs	r1, #75	@ 0x4b
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff ff50 	bl	8001e3a <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x00); /* Enable FIFO */
 8001f9a:	88fb      	ldrh	r3, [r7, #6]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	214b      	movs	r1, #75	@ 0x4b
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7ff ff4a 	bl	8001e3a <stmpe811_WriteReg>

  /* 5. Wcz globalnie TS */
  /* TSC_CTRL: Enable TSC, Tryb XYZ */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_CTRL_REG, 0x01);
 8001fa6:	88fb      	ldrh	r3, [r7, #6]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	2140      	movs	r1, #64	@ 0x40
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff ff44 	bl	8001e3a <stmpe811_WriteReg>

  /* Wyczy przerwania */
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_STA_REG, 0xFF);
 8001fb2:	88fb      	ldrh	r3, [r7, #6]
 8001fb4:	22ff      	movs	r2, #255	@ 0xff
 8001fb6:	210b      	movs	r1, #11
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff ff3e 	bl	8001e3a <stmpe811_WriteReg>
}
 8001fbe:	bf00      	nop
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <stmpe811_TS_DetectTouch>:

uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b084      	sub	sp, #16
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	4603      	mov	r3, r0
 8001fce:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t fifo_size;

  /* Metoda 1: Sprawd status w rejestrze kontrolnym (bit 7) */
  state = (stmpe811_ReadReg(DeviceAddr, STMPE811_TSC_CTRL_REG) & 0x80);
 8001fd0:	88fb      	ldrh	r3, [r7, #6]
 8001fd2:	2140      	movs	r1, #64	@ 0x40
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff ff44 	bl	8001e62 <stmpe811_ReadReg>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001fe0:	73fb      	strb	r3, [r7, #15]

  /* Metoda 2 (Pewniejsza): Sprawd czy jest co w FIFO */
  fifo_size = stmpe811_ReadReg(DeviceAddr, STMPE811_FIFO_SIZE_REG);
 8001fe2:	88fb      	ldrh	r3, [r7, #6]
 8001fe4:	214c      	movs	r1, #76	@ 0x4c
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff ff3b 	bl	8001e62 <stmpe811_ReadReg>
 8001fec:	4603      	mov	r3, r0
 8001fee:	73bb      	strb	r3, [r7, #14]

  /* Uznajemy dotyk, jeli flaga jest ustawiona LUB s dane w FIFO */
  if(state > 0 || fifo_size > 0)
 8001ff0:	7bfb      	ldrb	r3, [r7, #15]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d102      	bne.n	8001ffc <stmpe811_TS_DetectTouch+0x36>
 8001ff6:	7bbb      	ldrb	r3, [r7, #14]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <stmpe811_TS_DetectTouch+0x3a>
  {
      return 1;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e000      	b.n	8002002 <stmpe811_TS_DetectTouch+0x3c>
  }
  return 0;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <stmpe811_TS_GetXY>:

void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b088      	sub	sp, #32
 800200e:	af00      	add	r7, sp, #0
 8002010:	4603      	mov	r3, r0
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
 8002016:	81fb      	strh	r3, [r7, #14]
  uint8_t dataXYZ[4];

  /* Czytamy 4 bajty: X_MSB, X_LSB, Y_MSB, Y_LSB */
  I2Cx_ReadBuffer(DeviceAddr, STMPE811_TSC_DATA_X_REG, dataXYZ, 4);
 8002018:	89f8      	ldrh	r0, [r7, #14]
 800201a:	f107 0214 	add.w	r2, r7, #20
 800201e:	2304      	movs	r3, #4
 8002020:	214d      	movs	r1, #77	@ 0x4d
 8002022:	f7ff f8cb 	bl	80011bc <I2Cx_ReadBuffer>

  /* Poprawne obliczenia (zoenie dwch bajtw w 16-bitow liczb) */
  uint32_t valX = (dataXYZ[0] << 8) | dataXYZ[1];
 8002026:	7d3b      	ldrb	r3, [r7, #20]
 8002028:	021b      	lsls	r3, r3, #8
 800202a:	7d7a      	ldrb	r2, [r7, #21]
 800202c:	4313      	orrs	r3, r2
 800202e:	61fb      	str	r3, [r7, #28]
  uint32_t valY = (dataXYZ[2] << 8) | dataXYZ[3];
 8002030:	7dbb      	ldrb	r3, [r7, #22]
 8002032:	021b      	lsls	r3, r3, #8
 8002034:	7dfa      	ldrb	r2, [r7, #23]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]

  /* Przypisanie do wskanikw */
  *X = (uint16_t)valX;
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	b29a      	uxth	r2, r3
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	801a      	strh	r2, [r3, #0]
  *Y = (uint16_t)valY;
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	b29a      	uxth	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	801a      	strh	r2, [r3, #0]

  /* Reset FIFO */
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x01); /* Reset */
 800204a:	89fb      	ldrh	r3, [r7, #14]
 800204c:	2201      	movs	r2, #1
 800204e:	214b      	movs	r1, #75	@ 0x4b
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff fef2 	bl	8001e3a <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x00); /* Enable */
 8002056:	89fb      	ldrh	r3, [r7, #14]
 8002058:	2200      	movs	r2, #0
 800205a:	214b      	movs	r1, #75	@ 0x4b
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff feec 	bl	8001e3a <stmpe811_WriteReg>
}
 8002062:	bf00      	nop
 8002064:	3720      	adds	r7, #32
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}

0800206a <stmpe811_TS_EnableIT>:

void stmpe811_TS_EnableIT(uint16_t DeviceAddr) {
 800206a:	b580      	push	{r7, lr}
 800206c:	b082      	sub	sp, #8
 800206e:	af00      	add	r7, sp, #0
 8002070:	4603      	mov	r3, r0
 8002072:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_EN_REG, 0x01);
 8002074:	88fb      	ldrh	r3, [r7, #6]
 8002076:	2201      	movs	r2, #1
 8002078:	210a      	movs	r1, #10
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff fedd 	bl	8001e3a <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_CTRL_REG, 0x01);
 8002080:	88fb      	ldrh	r3, [r7, #6]
 8002082:	2201      	movs	r2, #1
 8002084:	2109      	movs	r1, #9
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff fed7 	bl	8001e3a <stmpe811_WriteReg>
}
 800208c:	bf00      	nop
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <stmpe811_TS_DisableIT>:
void stmpe811_TS_DisableIT(uint16_t DeviceAddr) {
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_EN_REG, 0x00);
 800209e:	88fb      	ldrh	r3, [r7, #6]
 80020a0:	2200      	movs	r2, #0
 80020a2:	210a      	movs	r1, #10
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff fec8 	bl	8001e3a <stmpe811_WriteReg>
}
 80020aa:	bf00      	nop
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <stmpe811_TS_ITStatus>:
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr) {
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b082      	sub	sp, #8
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	4603      	mov	r3, r0
 80020ba:	80fb      	strh	r3, [r7, #6]
  return (stmpe811_ReadReg(DeviceAddr, STMPE811_INT_STA_REG) & 0x01);
 80020bc:	88fb      	ldrh	r3, [r7, #6]
 80020be:	210b      	movs	r1, #11
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff fece 	bl	8001e62 <stmpe811_ReadReg>
 80020c6:	4603      	mov	r3, r0
 80020c8:	f003 0301 	and.w	r3, r3, #1
 80020cc:	b2db      	uxtb	r3, r3
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <stmpe811_TS_ClearIT>:
void stmpe811_TS_ClearIT(uint16_t DeviceAddr) {
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b082      	sub	sp, #8
 80020da:	af00      	add	r7, sp, #0
 80020dc:	4603      	mov	r3, r0
 80020de:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_STA_REG, 0xFF);
 80020e0:	88fb      	ldrh	r3, [r7, #6]
 80020e2:	22ff      	movs	r2, #255	@ 0xff
 80020e4:	210b      	movs	r1, #11
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff fea7 	bl	8001e3a <stmpe811_WriteReg>
}
 80020ec:	bf00      	nop
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80020f8:	4819      	ldr	r0, [pc, #100]	@ (8002160 <SPIx_Init+0x6c>)
 80020fa:	f006 fd2b 	bl	8008b54 <HAL_SPI_GetState>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d12b      	bne.n	800215c <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002104:	4b16      	ldr	r3, [pc, #88]	@ (8002160 <SPIx_Init+0x6c>)
 8002106:	4a17      	ldr	r2, [pc, #92]	@ (8002164 <SPIx_Init+0x70>)
 8002108:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800210a:	4b15      	ldr	r3, [pc, #84]	@ (8002160 <SPIx_Init+0x6c>)
 800210c:	2218      	movs	r2, #24
 800210e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002110:	4b13      	ldr	r3, [pc, #76]	@ (8002160 <SPIx_Init+0x6c>)
 8002112:	2200      	movs	r2, #0
 8002114:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002116:	4b12      	ldr	r3, [pc, #72]	@ (8002160 <SPIx_Init+0x6c>)
 8002118:	2200      	movs	r2, #0
 800211a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800211c:	4b10      	ldr	r3, [pc, #64]	@ (8002160 <SPIx_Init+0x6c>)
 800211e:	2200      	movs	r2, #0
 8002120:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002122:	4b0f      	ldr	r3, [pc, #60]	@ (8002160 <SPIx_Init+0x6c>)
 8002124:	2200      	movs	r2, #0
 8002126:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002128:	4b0d      	ldr	r3, [pc, #52]	@ (8002160 <SPIx_Init+0x6c>)
 800212a:	2207      	movs	r2, #7
 800212c:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800212e:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <SPIx_Init+0x6c>)
 8002130:	2200      	movs	r2, #0
 8002132:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002134:	4b0a      	ldr	r3, [pc, #40]	@ (8002160 <SPIx_Init+0x6c>)
 8002136:	2200      	movs	r2, #0
 8002138:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800213a:	4b09      	ldr	r3, [pc, #36]	@ (8002160 <SPIx_Init+0x6c>)
 800213c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002140:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002142:	4b07      	ldr	r3, [pc, #28]	@ (8002160 <SPIx_Init+0x6c>)
 8002144:	2200      	movs	r2, #0
 8002146:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002148:	4b05      	ldr	r3, [pc, #20]	@ (8002160 <SPIx_Init+0x6c>)
 800214a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800214e:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8002150:	4803      	ldr	r0, [pc, #12]	@ (8002160 <SPIx_Init+0x6c>)
 8002152:	f000 f853 	bl	80021fc <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8002156:	4802      	ldr	r0, [pc, #8]	@ (8002160 <SPIx_Init+0x6c>)
 8002158:	f006 f845 	bl	80081e6 <HAL_SPI_Init>
  }
}
 800215c:	bf00      	nop
 800215e:	bd80      	pop	{r7, pc}
 8002160:	200004d8 	.word	0x200004d8
 8002164:	40015000 	.word	0x40015000

08002168 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	4603      	mov	r3, r0
 8002170:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8002172:	2300      	movs	r3, #0
 8002174:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	b29a      	uxth	r2, r3
 800217a:	4b09      	ldr	r3, [pc, #36]	@ (80021a0 <SPIx_Read+0x38>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f107 0108 	add.w	r1, r7, #8
 8002182:	4808      	ldr	r0, [pc, #32]	@ (80021a4 <SPIx_Read+0x3c>)
 8002184:	f006 fa24 	bl	80085d0 <HAL_SPI_Receive>
 8002188:	4603      	mov	r3, r0
 800218a:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 800218c:	7bfb      	ldrb	r3, [r7, #15]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002192:	f000 f827 	bl	80021e4 <SPIx_Error>
  }

  return readvalue;
 8002196:	68bb      	ldr	r3, [r7, #8]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3710      	adds	r7, #16
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20000068 	.word	0x20000068
 80021a4:	200004d8 	.word	0x200004d8

080021a8 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4603      	mov	r3, r0
 80021b0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80021b2:	2300      	movs	r3, #0
 80021b4:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 80021b6:	4b09      	ldr	r3, [pc, #36]	@ (80021dc <SPIx_Write+0x34>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	1db9      	adds	r1, r7, #6
 80021bc:	2201      	movs	r2, #1
 80021be:	4808      	ldr	r0, [pc, #32]	@ (80021e0 <SPIx_Write+0x38>)
 80021c0:	f006 f8c2 	bl	8008348 <HAL_SPI_Transmit>
 80021c4:	4603      	mov	r3, r0
 80021c6:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80021ce:	f000 f809 	bl	80021e4 <SPIx_Error>
  }
}
 80021d2:	bf00      	nop
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000068 	.word	0x20000068
 80021e0:	200004d8 	.word	0x200004d8

080021e4 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80021e8:	4803      	ldr	r0, [pc, #12]	@ (80021f8 <SPIx_Error+0x14>)
 80021ea:	f006 f885 	bl	80082f8 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 80021ee:	f7ff ff81 	bl	80020f4 <SPIx_Init>
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200004d8 	.word	0x200004d8

080021fc <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08a      	sub	sp, #40	@ 0x28
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002204:	2300      	movs	r3, #0
 8002206:	613b      	str	r3, [r7, #16]
 8002208:	4b17      	ldr	r3, [pc, #92]	@ (8002268 <SPIx_MspInit+0x6c>)
 800220a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220c:	4a16      	ldr	r2, [pc, #88]	@ (8002268 <SPIx_MspInit+0x6c>)
 800220e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002212:	6453      	str	r3, [r2, #68]	@ 0x44
 8002214:	4b14      	ldr	r3, [pc, #80]	@ (8002268 <SPIx_MspInit+0x6c>)
 8002216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002218:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800221c:	613b      	str	r3, [r7, #16]
 800221e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002220:	2300      	movs	r3, #0
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	4b10      	ldr	r3, [pc, #64]	@ (8002268 <SPIx_MspInit+0x6c>)
 8002226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002228:	4a0f      	ldr	r2, [pc, #60]	@ (8002268 <SPIx_MspInit+0x6c>)
 800222a:	f043 0320 	orr.w	r3, r3, #32
 800222e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002230:	4b0d      	ldr	r3, [pc, #52]	@ (8002268 <SPIx_MspInit+0x6c>)
 8002232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002234:	f003 0320 	and.w	r3, r3, #32
 8002238:	60fb      	str	r3, [r7, #12]
 800223a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 800223c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002240:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002242:	2302      	movs	r3, #2
 8002244:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002246:	2302      	movs	r3, #2
 8002248:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800224a:	2301      	movs	r3, #1
 800224c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 800224e:	2305      	movs	r3, #5
 8002250:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8002252:	f107 0314 	add.w	r3, r7, #20
 8002256:	4619      	mov	r1, r3
 8002258:	4804      	ldr	r0, [pc, #16]	@ (800226c <SPIx_MspInit+0x70>)
 800225a:	f002 f8b7 	bl	80043cc <HAL_GPIO_Init>
}
 800225e:	bf00      	nop
 8002260:	3728      	adds	r7, #40	@ 0x28
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40023800 	.word	0x40023800
 800226c:	40021400 	.word	0x40021400

08002270 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b088      	sub	sp, #32
 8002274:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 8002276:	4b36      	ldr	r3, [pc, #216]	@ (8002350 <LCD_IO_Init+0xe0>)
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d164      	bne.n	8002348 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 800227e:	4b34      	ldr	r3, [pc, #208]	@ (8002350 <LCD_IO_Init+0xe0>)
 8002280:	2201      	movs	r2, #1
 8002282:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002284:	2300      	movs	r3, #0
 8002286:	60bb      	str	r3, [r7, #8]
 8002288:	4b32      	ldr	r3, [pc, #200]	@ (8002354 <LCD_IO_Init+0xe4>)
 800228a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228c:	4a31      	ldr	r2, [pc, #196]	@ (8002354 <LCD_IO_Init+0xe4>)
 800228e:	f043 0308 	orr.w	r3, r3, #8
 8002292:	6313      	str	r3, [r2, #48]	@ 0x30
 8002294:	4b2f      	ldr	r3, [pc, #188]	@ (8002354 <LCD_IO_Init+0xe4>)
 8002296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002298:	f003 0308 	and.w	r3, r3, #8
 800229c:	60bb      	str	r3, [r7, #8]
 800229e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80022a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022a4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80022a6:	2301      	movs	r3, #1
 80022a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80022ae:	2302      	movs	r3, #2
 80022b0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80022b2:	f107 030c 	add.w	r3, r7, #12
 80022b6:	4619      	mov	r1, r3
 80022b8:	4827      	ldr	r0, [pc, #156]	@ (8002358 <LCD_IO_Init+0xe8>)
 80022ba:	f002 f887 	bl	80043cc <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	607b      	str	r3, [r7, #4]
 80022c2:	4b24      	ldr	r3, [pc, #144]	@ (8002354 <LCD_IO_Init+0xe4>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	4a23      	ldr	r2, [pc, #140]	@ (8002354 <LCD_IO_Init+0xe4>)
 80022c8:	f043 0308 	orr.w	r3, r3, #8
 80022cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ce:	4b21      	ldr	r3, [pc, #132]	@ (8002354 <LCD_IO_Init+0xe4>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	f003 0308 	and.w	r3, r3, #8
 80022d6:	607b      	str	r3, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80022da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80022e0:	2301      	movs	r3, #1
 80022e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80022e8:	2302      	movs	r3, #2
 80022ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80022ec:	f107 030c 	add.w	r3, r7, #12
 80022f0:	4619      	mov	r1, r3
 80022f2:	4819      	ldr	r0, [pc, #100]	@ (8002358 <LCD_IO_Init+0xe8>)
 80022f4:	f002 f86a 	bl	80043cc <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80022f8:	2300      	movs	r3, #0
 80022fa:	603b      	str	r3, [r7, #0]
 80022fc:	4b15      	ldr	r3, [pc, #84]	@ (8002354 <LCD_IO_Init+0xe4>)
 80022fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002300:	4a14      	ldr	r2, [pc, #80]	@ (8002354 <LCD_IO_Init+0xe4>)
 8002302:	f043 0304 	orr.w	r3, r3, #4
 8002306:	6313      	str	r3, [r2, #48]	@ 0x30
 8002308:	4b12      	ldr	r3, [pc, #72]	@ (8002354 <LCD_IO_Init+0xe4>)
 800230a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	603b      	str	r3, [r7, #0]
 8002312:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002314:	2304      	movs	r3, #4
 8002316:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002318:	2301      	movs	r3, #1
 800231a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800231c:	2300      	movs	r3, #0
 800231e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002320:	2302      	movs	r3, #2
 8002322:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002324:	f107 030c 	add.w	r3, r7, #12
 8002328:	4619      	mov	r1, r3
 800232a:	480c      	ldr	r0, [pc, #48]	@ (800235c <LCD_IO_Init+0xec>)
 800232c:	f002 f84e 	bl	80043cc <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002330:	2200      	movs	r2, #0
 8002332:	2104      	movs	r1, #4
 8002334:	4809      	ldr	r0, [pc, #36]	@ (800235c <LCD_IO_Init+0xec>)
 8002336:	f002 fb01 	bl	800493c <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800233a:	2201      	movs	r2, #1
 800233c:	2104      	movs	r1, #4
 800233e:	4807      	ldr	r0, [pc, #28]	@ (800235c <LCD_IO_Init+0xec>)
 8002340:	f002 fafc 	bl	800493c <HAL_GPIO_WritePin>

    SPIx_Init();
 8002344:	f7ff fed6 	bl	80020f4 <SPIx_Init>
  }
}
 8002348:	bf00      	nop
 800234a:	3720      	adds	r7, #32
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	20000530 	.word	0x20000530
 8002354:	40023800 	.word	0x40023800
 8002358:	40020c00 	.word	0x40020c00
 800235c:	40020800 	.word	0x40020800

08002360 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800236a:	2201      	movs	r2, #1
 800236c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002370:	480a      	ldr	r0, [pc, #40]	@ (800239c <LCD_IO_WriteData+0x3c>)
 8002372:	f002 fae3 	bl	800493c <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8002376:	2200      	movs	r2, #0
 8002378:	2104      	movs	r1, #4
 800237a:	4809      	ldr	r0, [pc, #36]	@ (80023a0 <LCD_IO_WriteData+0x40>)
 800237c:	f002 fade 	bl	800493c <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8002380:	88fb      	ldrh	r3, [r7, #6]
 8002382:	4618      	mov	r0, r3
 8002384:	f7ff ff10 	bl	80021a8 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002388:	2201      	movs	r2, #1
 800238a:	2104      	movs	r1, #4
 800238c:	4804      	ldr	r0, [pc, #16]	@ (80023a0 <LCD_IO_WriteData+0x40>)
 800238e:	f002 fad5 	bl	800493c <HAL_GPIO_WritePin>
}
 8002392:	bf00      	nop
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40020c00 	.word	0x40020c00
 80023a0:	40020800 	.word	0x40020800

080023a4 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80023ae:	2200      	movs	r2, #0
 80023b0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023b4:	480a      	ldr	r0, [pc, #40]	@ (80023e0 <LCD_IO_WriteReg+0x3c>)
 80023b6:	f002 fac1 	bl	800493c <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80023ba:	2200      	movs	r2, #0
 80023bc:	2104      	movs	r1, #4
 80023be:	4809      	ldr	r0, [pc, #36]	@ (80023e4 <LCD_IO_WriteReg+0x40>)
 80023c0:	f002 fabc 	bl	800493c <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff feed 	bl	80021a8 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80023ce:	2201      	movs	r2, #1
 80023d0:	2104      	movs	r1, #4
 80023d2:	4804      	ldr	r0, [pc, #16]	@ (80023e4 <LCD_IO_WriteReg+0x40>)
 80023d4:	f002 fab2 	bl	800493c <HAL_GPIO_WritePin>
}
 80023d8:	bf00      	nop
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40020c00 	.word	0x40020c00
 80023e4:	40020800 	.word	0x40020800

080023e8 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	4603      	mov	r3, r0
 80023f0:	460a      	mov	r2, r1
 80023f2:	80fb      	strh	r3, [r7, #6]
 80023f4:	4613      	mov	r3, r2
 80023f6:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 80023f8:	2300      	movs	r3, #0
 80023fa:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 80023fc:	2200      	movs	r2, #0
 80023fe:	2104      	movs	r1, #4
 8002400:	4810      	ldr	r0, [pc, #64]	@ (8002444 <LCD_IO_ReadData+0x5c>)
 8002402:	f002 fa9b 	bl	800493c <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002406:	2200      	movs	r2, #0
 8002408:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800240c:	480e      	ldr	r0, [pc, #56]	@ (8002448 <LCD_IO_ReadData+0x60>)
 800240e:	f002 fa95 	bl	800493c <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 8002412:	88fb      	ldrh	r3, [r7, #6]
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff fec7 	bl	80021a8 <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 800241a:	797b      	ldrb	r3, [r7, #5]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff fea3 	bl	8002168 <SPIx_Read>
 8002422:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002424:	2201      	movs	r2, #1
 8002426:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800242a:	4807      	ldr	r0, [pc, #28]	@ (8002448 <LCD_IO_ReadData+0x60>)
 800242c:	f002 fa86 	bl	800493c <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002430:	2201      	movs	r2, #1
 8002432:	2104      	movs	r1, #4
 8002434:	4803      	ldr	r0, [pc, #12]	@ (8002444 <LCD_IO_ReadData+0x5c>)
 8002436:	f002 fa81 	bl	800493c <HAL_GPIO_WritePin>

  return readvalue;
 800243a:	68fb      	ldr	r3, [r7, #12]
}
 800243c:	4618      	mov	r0, r3
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40020800 	.word	0x40020800
 8002448:	40020c00 	.word	0x40020c00

0800244c <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f001 f835 	bl	80034c4 <HAL_Delay>
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 8002468:	4b2d      	ldr	r3, [pc, #180]	@ (8002520 <BSP_LCD_Init+0xbc>)
 800246a:	4a2e      	ldr	r2, [pc, #184]	@ (8002524 <BSP_LCD_Init+0xc0>)
 800246c:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 800246e:	4b2c      	ldr	r3, [pc, #176]	@ (8002520 <BSP_LCD_Init+0xbc>)
 8002470:	2209      	movs	r2, #9
 8002472:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002474:	4b2a      	ldr	r3, [pc, #168]	@ (8002520 <BSP_LCD_Init+0xbc>)
 8002476:	2201      	movs	r2, #1
 8002478:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800247a:	4b29      	ldr	r3, [pc, #164]	@ (8002520 <BSP_LCD_Init+0xbc>)
 800247c:	221d      	movs	r2, #29
 800247e:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002480:	4b27      	ldr	r3, [pc, #156]	@ (8002520 <BSP_LCD_Init+0xbc>)
 8002482:	2203      	movs	r2, #3
 8002484:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 8002486:	4b26      	ldr	r3, [pc, #152]	@ (8002520 <BSP_LCD_Init+0xbc>)
 8002488:	f240 120d 	movw	r2, #269	@ 0x10d
 800248c:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 800248e:	4b24      	ldr	r3, [pc, #144]	@ (8002520 <BSP_LCD_Init+0xbc>)
 8002490:	f240 1243 	movw	r2, #323	@ 0x143
 8002494:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 8002496:	4b22      	ldr	r3, [pc, #136]	@ (8002520 <BSP_LCD_Init+0xbc>)
 8002498:	f240 1217 	movw	r2, #279	@ 0x117
 800249c:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeigh = 327;
 800249e:	4b20      	ldr	r3, [pc, #128]	@ (8002520 <BSP_LCD_Init+0xbc>)
 80024a0:	f240 1247 	movw	r2, #327	@ 0x147
 80024a4:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 80024a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002520 <BSP_LCD_Init+0xbc>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 80024ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002520 <BSP_LCD_Init+0xbc>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 80024b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002520 <BSP_LCD_Init+0xbc>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80024be:	4b1a      	ldr	r3, [pc, #104]	@ (8002528 <BSP_LCD_Init+0xc4>)
 80024c0:	2208      	movs	r2, #8
 80024c2:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80024c4:	4b18      	ldr	r3, [pc, #96]	@ (8002528 <BSP_LCD_Init+0xc4>)
 80024c6:	22c0      	movs	r2, #192	@ 0xc0
 80024c8:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80024ca:	4b17      	ldr	r3, [pc, #92]	@ (8002528 <BSP_LCD_Init+0xc4>)
 80024cc:	2204      	movs	r2, #4
 80024ce:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80024d0:	4b15      	ldr	r3, [pc, #84]	@ (8002528 <BSP_LCD_Init+0xc4>)
 80024d2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80024d6:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80024d8:	4813      	ldr	r0, [pc, #76]	@ (8002528 <BSP_LCD_Init+0xc4>)
 80024da:	f005 fc33 	bl	8007d44 <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80024de:	4b10      	ldr	r3, [pc, #64]	@ (8002520 <BSP_LCD_Init+0xbc>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80024e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002520 <BSP_LCD_Init+0xbc>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80024ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002520 <BSP_LCD_Init+0xbc>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80024f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002520 <BSP_LCD_Init+0xbc>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 80024f6:	f000 fb3d 	bl	8002b74 <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 80024fa:	4809      	ldr	r0, [pc, #36]	@ (8002520 <BSP_LCD_Init+0xbc>)
 80024fc:	f003 fad7 	bl	8005aae <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 8002500:	4b0a      	ldr	r3, [pc, #40]	@ (800252c <BSP_LCD_Init+0xc8>)
 8002502:	4a0b      	ldr	r2, [pc, #44]	@ (8002530 <BSP_LCD_Init+0xcc>)
 8002504:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 8002506:	4b09      	ldr	r3, [pc, #36]	@ (800252c <BSP_LCD_Init+0xc8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 800250e:	f000 fd1f 	bl	8002f50 <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002512:	4808      	ldr	r0, [pc, #32]	@ (8002534 <BSP_LCD_Init+0xd0>)
 8002514:	f000 f8ce 	bl	80026b4 <BSP_LCD_SetFont>

  return LCD_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000534 	.word	0x20000534
 8002524:	40016800 	.word	0x40016800
 8002528:	2000061c 	.word	0x2000061c
 800252c:	20000668 	.word	0x20000668
 8002530:	20000004 	.word	0x20000004
 8002534:	2000006c 	.word	0x2000006c

08002538 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 800253c:	4b03      	ldr	r3, [pc, #12]	@ (800254c <BSP_LCD_GetXSize+0x14>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002542:	4798      	blx	r3
 8002544:	4603      	mov	r3, r0
}
 8002546:	4618      	mov	r0, r3
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000668 	.word	0x20000668

08002550 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002554:	4b03      	ldr	r3, [pc, #12]	@ (8002564 <BSP_LCD_GetYSize+0x14>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800255a:	4798      	blx	r3
 800255c:	4603      	mov	r3, r0
}
 800255e:	4618      	mov	r0, r3
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000668 	.word	0x20000668

08002568 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b090      	sub	sp, #64	@ 0x40
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	6039      	str	r1, [r7, #0]
 8002572:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002574:	2300      	movs	r3, #0
 8002576:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002578:	f7ff ffde 	bl	8002538 <BSP_LCD_GetXSize>
 800257c:	4603      	mov	r3, r0
 800257e:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002580:	2300      	movs	r3, #0
 8002582:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 8002584:	f7ff ffe4 	bl	8002550 <BSP_LCD_GetYSize>
 8002588:	4603      	mov	r3, r0
 800258a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800258c:	2300      	movs	r3, #0
 800258e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 8002594:	23ff      	movs	r3, #255	@ 0xff
 8002596:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002598:	2300      	movs	r3, #0
 800259a:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 800259c:	2300      	movs	r3, #0
 800259e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 80025a2:	2300      	movs	r3, #0
 80025a4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 80025a8:	2300      	movs	r3, #0
 80025aa:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80025ae:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80025b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80025b4:	2307      	movs	r3, #7
 80025b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80025b8:	f7ff ffbe 	bl	8002538 <BSP_LCD_GetXSize>
 80025bc:	4603      	mov	r3, r0
 80025be:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80025c0:	f7ff ffc6 	bl	8002550 <BSP_LCD_GetYSize>
 80025c4:	4603      	mov	r3, r0
 80025c6:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 80025c8:	88fa      	ldrh	r2, [r7, #6]
 80025ca:	f107 030c 	add.w	r3, r7, #12
 80025ce:	4619      	mov	r1, r3
 80025d0:	4814      	ldr	r0, [pc, #80]	@ (8002624 <BSP_LCD_LayerDefaultInit+0xbc>)
 80025d2:	f003 fb09 	bl	8005be8 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80025d6:	88fa      	ldrh	r2, [r7, #6]
 80025d8:	4913      	ldr	r1, [pc, #76]	@ (8002628 <BSP_LCD_LayerDefaultInit+0xc0>)
 80025da:	4613      	mov	r3, r2
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	4413      	add	r3, r2
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	440b      	add	r3, r1
 80025e4:	3304      	adds	r3, #4
 80025e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80025ea:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80025ec:	88fa      	ldrh	r2, [r7, #6]
 80025ee:	490e      	ldr	r1, [pc, #56]	@ (8002628 <BSP_LCD_LayerDefaultInit+0xc0>)
 80025f0:	4613      	mov	r3, r2
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	4413      	add	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	440b      	add	r3, r1
 80025fa:	3308      	adds	r3, #8
 80025fc:	4a0b      	ldr	r2, [pc, #44]	@ (800262c <BSP_LCD_LayerDefaultInit+0xc4>)
 80025fe:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8002600:	88fa      	ldrh	r2, [r7, #6]
 8002602:	4909      	ldr	r1, [pc, #36]	@ (8002628 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002604:	4613      	mov	r3, r2
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	4413      	add	r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	440b      	add	r3, r1
 800260e:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8002612:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8002614:	4803      	ldr	r0, [pc, #12]	@ (8002624 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002616:	f003 fb25 	bl	8005c64 <HAL_LTDC_EnableDither>
}
 800261a:	bf00      	nop
 800261c:	3740      	adds	r7, #64	@ 0x40
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000534 	.word	0x20000534
 8002628:	20000650 	.word	0x20000650
 800262c:	2000006c 	.word	0x2000006c

08002630 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002638:	4a04      	ldr	r2, [pc, #16]	@ (800264c <BSP_LCD_SelectLayer+0x1c>)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6013      	str	r3, [r2, #0]
}
 800263e:	bf00      	nop
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	2000064c 	.word	0x2000064c

08002650 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002658:	4b07      	ldr	r3, [pc, #28]	@ (8002678 <BSP_LCD_SetTextColor+0x28>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	4907      	ldr	r1, [pc, #28]	@ (800267c <BSP_LCD_SetTextColor+0x2c>)
 800265e:	4613      	mov	r3, r2
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	4413      	add	r3, r2
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	440b      	add	r3, r1
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	601a      	str	r2, [r3, #0]
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	2000064c 	.word	0x2000064c
 800267c:	20000650 	.word	0x20000650

08002680 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002688:	4b08      	ldr	r3, [pc, #32]	@ (80026ac <BSP_LCD_SetBackColor+0x2c>)
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	4908      	ldr	r1, [pc, #32]	@ (80026b0 <BSP_LCD_SetBackColor+0x30>)
 800268e:	4613      	mov	r3, r2
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	4413      	add	r3, r2
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	440b      	add	r3, r1
 8002698:	3304      	adds	r3, #4
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	601a      	str	r2, [r3, #0]
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	2000064c 	.word	0x2000064c
 80026b0:	20000650 	.word	0x20000650

080026b4 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 80026bc:	4b08      	ldr	r3, [pc, #32]	@ (80026e0 <BSP_LCD_SetFont+0x2c>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	4908      	ldr	r1, [pc, #32]	@ (80026e4 <BSP_LCD_SetFont+0x30>)
 80026c2:	4613      	mov	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4413      	add	r3, r2
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	440b      	add	r3, r1
 80026cc:	3308      	adds	r3, #8
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	601a      	str	r2, [r3, #0]
}
 80026d2:	bf00      	nop
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	2000064c 	.word	0x2000064c
 80026e4:	20000650 	.word	0x20000650

080026e8 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 80026e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af02      	add	r7, sp, #8
 80026ee:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 80026f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002730 <BSP_LCD_Clear+0x48>)
 80026f2:	681c      	ldr	r4, [r3, #0]
 80026f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002730 <BSP_LCD_Clear+0x48>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a0e      	ldr	r2, [pc, #56]	@ (8002734 <BSP_LCD_Clear+0x4c>)
 80026fa:	2134      	movs	r1, #52	@ 0x34
 80026fc:	fb01 f303 	mul.w	r3, r1, r3
 8002700:	4413      	add	r3, r2
 8002702:	335c      	adds	r3, #92	@ 0x5c
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	461e      	mov	r6, r3
 8002708:	f7ff ff16 	bl	8002538 <BSP_LCD_GetXSize>
 800270c:	4605      	mov	r5, r0
 800270e:	f7ff ff1f 	bl	8002550 <BSP_LCD_GetYSize>
 8002712:	4602      	mov	r2, r0
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	9301      	str	r3, [sp, #4]
 8002718:	2300      	movs	r3, #0
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	4613      	mov	r3, r2
 800271e:	462a      	mov	r2, r5
 8002720:	4631      	mov	r1, r6
 8002722:	4620      	mov	r0, r4
 8002724:	f000 fbdc 	bl	8002ee0 <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002730:	2000064c 	.word	0x2000064c
 8002734:	20000534 	.word	0x20000534

08002738 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002738:	b590      	push	{r4, r7, lr}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	80fb      	strh	r3, [r7, #6]
 8002742:	460b      	mov	r3, r1
 8002744:	80bb      	strh	r3, [r7, #4]
 8002746:	4613      	mov	r3, r2
 8002748:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 800274a:	4b1b      	ldr	r3, [pc, #108]	@ (80027b8 <BSP_LCD_DisplayChar+0x80>)
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	491b      	ldr	r1, [pc, #108]	@ (80027bc <BSP_LCD_DisplayChar+0x84>)
 8002750:	4613      	mov	r3, r2
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	4413      	add	r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	3308      	adds	r3, #8
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6819      	ldr	r1, [r3, #0]
 8002760:	78fb      	ldrb	r3, [r7, #3]
 8002762:	f1a3 0020 	sub.w	r0, r3, #32
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002766:	4b14      	ldr	r3, [pc, #80]	@ (80027b8 <BSP_LCD_DisplayChar+0x80>)
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	4c14      	ldr	r4, [pc, #80]	@ (80027bc <BSP_LCD_DisplayChar+0x84>)
 800276c:	4613      	mov	r3, r2
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	4413      	add	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4423      	add	r3, r4
 8002776:	3308      	adds	r3, #8
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 800277c:	fb03 f000 	mul.w	r0, r3, r0
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002780:	4b0d      	ldr	r3, [pc, #52]	@ (80027b8 <BSP_LCD_DisplayChar+0x80>)
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	4c0d      	ldr	r4, [pc, #52]	@ (80027bc <BSP_LCD_DisplayChar+0x84>)
 8002786:	4613      	mov	r3, r2
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	4413      	add	r3, r2
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	4423      	add	r3, r4
 8002790:	3308      	adds	r3, #8
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	889b      	ldrh	r3, [r3, #4]
 8002796:	3307      	adds	r3, #7
 8002798:	2b00      	cmp	r3, #0
 800279a:	da00      	bge.n	800279e <BSP_LCD_DisplayChar+0x66>
 800279c:	3307      	adds	r3, #7
 800279e:	10db      	asrs	r3, r3, #3
 80027a0:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 80027a4:	18ca      	adds	r2, r1, r3
 80027a6:	88b9      	ldrh	r1, [r7, #4]
 80027a8:	88fb      	ldrh	r3, [r7, #6]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f000 fade 	bl	8002d6c <DrawChar>
}
 80027b0:	bf00      	nop
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd90      	pop	{r4, r7, pc}
 80027b8:	2000064c 	.word	0x2000064c
 80027bc:	20000650 	.word	0x20000650

080027c0 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 80027c0:	b5b0      	push	{r4, r5, r7, lr}
 80027c2:	b088      	sub	sp, #32
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60ba      	str	r2, [r7, #8]
 80027c8:	461a      	mov	r2, r3
 80027ca:	4603      	mov	r3, r0
 80027cc:	81fb      	strh	r3, [r7, #14]
 80027ce:	460b      	mov	r3, r1
 80027d0:	81bb      	strh	r3, [r7, #12]
 80027d2:	4613      	mov	r3, r2
 80027d4:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80027d6:	2301      	movs	r3, #1
 80027d8:	83fb      	strh	r3, [r7, #30]
 80027da:	2300      	movs	r3, #0
 80027dc:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	61bb      	str	r3, [r7, #24]
 80027e2:	2300      	movs	r3, #0
 80027e4:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) { size ++ ; }
 80027ea:	e002      	b.n	80027f2 <BSP_LCD_DisplayStringAt+0x32>
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	3301      	adds	r3, #1
 80027f0:	61bb      	str	r3, [r7, #24]
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	1c5a      	adds	r2, r3, #1
 80027f6:	617a      	str	r2, [r7, #20]
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f6      	bne.n	80027ec <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp[ActiveLayer].pFont->Width);
 80027fe:	f7ff fe9b 	bl	8002538 <BSP_LCD_GetXSize>
 8002802:	4601      	mov	r1, r0
 8002804:	4b4b      	ldr	r3, [pc, #300]	@ (8002934 <BSP_LCD_DisplayStringAt+0x174>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	484b      	ldr	r0, [pc, #300]	@ (8002938 <BSP_LCD_DisplayStringAt+0x178>)
 800280a:	4613      	mov	r3, r2
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	4413      	add	r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	4403      	add	r3, r0
 8002814:	3308      	adds	r3, #8
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	889b      	ldrh	r3, [r3, #4]
 800281a:	fbb1 f3f3 	udiv	r3, r1, r3
 800281e:	613b      	str	r3, [r7, #16]

  switch (mode)
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	2b03      	cmp	r3, #3
 8002824:	d01c      	beq.n	8002860 <BSP_LCD_DisplayStringAt+0xa0>
 8002826:	2b03      	cmp	r3, #3
 8002828:	dc33      	bgt.n	8002892 <BSP_LCD_DisplayStringAt+0xd2>
 800282a:	2b01      	cmp	r3, #1
 800282c:	d002      	beq.n	8002834 <BSP_LCD_DisplayStringAt+0x74>
 800282e:	2b02      	cmp	r3, #2
 8002830:	d019      	beq.n	8002866 <BSP_LCD_DisplayStringAt+0xa6>
 8002832:	e02e      	b.n	8002892 <BSP_LCD_DisplayStringAt+0xd2>
  {
    case CENTER_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width) / 2;
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	1ad1      	subs	r1, r2, r3
 800283a:	4b3e      	ldr	r3, [pc, #248]	@ (8002934 <BSP_LCD_DisplayStringAt+0x174>)
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	483e      	ldr	r0, [pc, #248]	@ (8002938 <BSP_LCD_DisplayStringAt+0x178>)
 8002840:	4613      	mov	r3, r2
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	4413      	add	r3, r2
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	4403      	add	r3, r0
 800284a:	3308      	adds	r3, #8
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	889b      	ldrh	r3, [r3, #4]
 8002850:	fb01 f303 	mul.w	r3, r1, r3
 8002854:	085b      	lsrs	r3, r3, #1
 8002856:	b29a      	uxth	r2, r3
 8002858:	89fb      	ldrh	r3, [r7, #14]
 800285a:	4413      	add	r3, r2
 800285c:	83fb      	strh	r3, [r7, #30]
      break;
 800285e:	e01b      	b.n	8002898 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case LEFT_MODE:
    {
      refcolumn = X;
 8002860:	89fb      	ldrh	r3, [r7, #14]
 8002862:	83fb      	strh	r3, [r7, #30]
      break;
 8002864:	e018      	b.n	8002898 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width);
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	b299      	uxth	r1, r3
 800286e:	4b31      	ldr	r3, [pc, #196]	@ (8002934 <BSP_LCD_DisplayStringAt+0x174>)
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	4831      	ldr	r0, [pc, #196]	@ (8002938 <BSP_LCD_DisplayStringAt+0x178>)
 8002874:	4613      	mov	r3, r2
 8002876:	005b      	lsls	r3, r3, #1
 8002878:	4413      	add	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4403      	add	r3, r0
 800287e:	3308      	adds	r3, #8
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	889b      	ldrh	r3, [r3, #4]
 8002884:	fb11 f303 	smulbb	r3, r1, r3
 8002888:	b29a      	uxth	r2, r3
 800288a:	89fb      	ldrh	r3, [r7, #14]
 800288c:	4413      	add	r3, r2
 800288e:	83fb      	strh	r3, [r7, #30]
      break;
 8002890:	e002      	b.n	8002898 <BSP_LCD_DisplayStringAt+0xd8>
    }
    default:
    {
      refcolumn = X;
 8002892:	89fb      	ldrh	r3, [r7, #14]
 8002894:	83fb      	strh	r3, [r7, #30]
      break;
 8002896:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002898:	e01a      	b.n	80028d0 <BSP_LCD_DisplayStringAt+0x110>
                          DrawProp[ActiveLayer].pFont->Width))
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	781a      	ldrb	r2, [r3, #0]
 800289e:	89b9      	ldrh	r1, [r7, #12]
 80028a0:	8bfb      	ldrh	r3, [r7, #30]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7ff ff48 	bl	8002738 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80028a8:	4b22      	ldr	r3, [pc, #136]	@ (8002934 <BSP_LCD_DisplayStringAt+0x174>)
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	4922      	ldr	r1, [pc, #136]	@ (8002938 <BSP_LCD_DisplayStringAt+0x178>)
 80028ae:	4613      	mov	r3, r2
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	4413      	add	r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	440b      	add	r3, r1
 80028b8:	3308      	adds	r3, #8
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	889a      	ldrh	r2, [r3, #4]
 80028be:	8bfb      	ldrh	r3, [r7, #30]
 80028c0:	4413      	add	r3, r2
 80028c2:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	3301      	adds	r3, #1
 80028c8:	60bb      	str	r3, [r7, #8]
    i++;
 80028ca:	8bbb      	ldrh	r3, [r7, #28]
 80028cc:	3301      	adds	r3, #1
 80028ce:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	bf14      	ite	ne
 80028d8:	2301      	movne	r3, #1
 80028da:	2300      	moveq	r3, #0
 80028dc:	b2dc      	uxtb	r4, r3
 80028de:	f7ff fe2b 	bl	8002538 <BSP_LCD_GetXSize>
 80028e2:	8bb9      	ldrh	r1, [r7, #28]
 80028e4:	4b13      	ldr	r3, [pc, #76]	@ (8002934 <BSP_LCD_DisplayStringAt+0x174>)
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	4d13      	ldr	r5, [pc, #76]	@ (8002938 <BSP_LCD_DisplayStringAt+0x178>)
 80028ea:	4613      	mov	r3, r2
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	4413      	add	r3, r2
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	442b      	add	r3, r5
 80028f4:	3308      	adds	r3, #8
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	889b      	ldrh	r3, [r3, #4]
 80028fa:	fb01 f303 	mul.w	r3, r1, r3
 80028fe:	1ac3      	subs	r3, r0, r3
 8002900:	b299      	uxth	r1, r3
                          DrawProp[ActiveLayer].pFont->Width))
 8002902:	4b0c      	ldr	r3, [pc, #48]	@ (8002934 <BSP_LCD_DisplayStringAt+0x174>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	480c      	ldr	r0, [pc, #48]	@ (8002938 <BSP_LCD_DisplayStringAt+0x178>)
 8002908:	4613      	mov	r3, r2
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4413      	add	r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	4403      	add	r3, r0
 8002912:	3308      	adds	r3, #8
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	889b      	ldrh	r3, [r3, #4]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002918:	4299      	cmp	r1, r3
 800291a:	bf2c      	ite	cs
 800291c:	2301      	movcs	r3, #1
 800291e:	2300      	movcc	r3, #0
 8002920:	b2db      	uxtb	r3, r3
 8002922:	4023      	ands	r3, r4
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1b7      	bne.n	800289a <BSP_LCD_DisplayStringAt+0xda>
  }
}
 800292a:	bf00      	nop
 800292c:	bf00      	nop
 800292e:	3720      	adds	r7, #32
 8002930:	46bd      	mov	sp, r7
 8002932:	bdb0      	pop	{r4, r5, r7, pc}
 8002934:	2000064c 	.word	0x2000064c
 8002938:	20000650 	.word	0x20000650

0800293c <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800293c:	b5b0      	push	{r4, r5, r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af02      	add	r7, sp, #8
 8002942:	4603      	mov	r3, r0
 8002944:	80fb      	strh	r3, [r7, #6]
 8002946:	460b      	mov	r3, r1
 8002948:	80bb      	strh	r3, [r7, #4]
 800294a:	4613      	mov	r3, r2
 800294c:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 800294e:	2300      	movs	r3, #0
 8002950:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002952:	4b16      	ldr	r3, [pc, #88]	@ (80029ac <BSP_LCD_DrawHLine+0x70>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a16      	ldr	r2, [pc, #88]	@ (80029b0 <BSP_LCD_DrawHLine+0x74>)
 8002958:	2134      	movs	r1, #52	@ 0x34
 800295a:	fb01 f303 	mul.w	r3, r1, r3
 800295e:	4413      	add	r3, r2
 8002960:	335c      	adds	r3, #92	@ 0x5c
 8002962:	681c      	ldr	r4, [r3, #0]
 8002964:	f7ff fde8 	bl	8002538 <BSP_LCD_GetXSize>
 8002968:	4602      	mov	r2, r0
 800296a:	88bb      	ldrh	r3, [r7, #4]
 800296c:	fb03 f202 	mul.w	r2, r3, r2
 8002970:	88fb      	ldrh	r3, [r7, #6]
 8002972:	4413      	add	r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	4423      	add	r3, r4
 8002978:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 800297a:	4b0c      	ldr	r3, [pc, #48]	@ (80029ac <BSP_LCD_DrawHLine+0x70>)
 800297c:	6818      	ldr	r0, [r3, #0]
 800297e:	68f9      	ldr	r1, [r7, #12]
 8002980:	887c      	ldrh	r4, [r7, #2]
 8002982:	4b0a      	ldr	r3, [pc, #40]	@ (80029ac <BSP_LCD_DrawHLine+0x70>)
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	4d0b      	ldr	r5, [pc, #44]	@ (80029b4 <BSP_LCD_DrawHLine+0x78>)
 8002988:	4613      	mov	r3, r2
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	4413      	add	r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	442b      	add	r3, r5
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	9301      	str	r3, [sp, #4]
 8002996:	2300      	movs	r3, #0
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	2301      	movs	r3, #1
 800299c:	4622      	mov	r2, r4
 800299e:	f000 fa9f 	bl	8002ee0 <FillBuffer>
}
 80029a2:	bf00      	nop
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bdb0      	pop	{r4, r5, r7, pc}
 80029aa:	bf00      	nop
 80029ac:	2000064c 	.word	0x2000064c
 80029b0:	20000534 	.word	0x20000534
 80029b4:	20000650 	.word	0x20000650

080029b8 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80029b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ba:	b087      	sub	sp, #28
 80029bc:	af02      	add	r7, sp, #8
 80029be:	4603      	mov	r3, r0
 80029c0:	80fb      	strh	r3, [r7, #6]
 80029c2:	460b      	mov	r3, r1
 80029c4:	80bb      	strh	r3, [r7, #4]
 80029c6:	4613      	mov	r3, r2
 80029c8:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 80029ca:	2300      	movs	r3, #0
 80029cc:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 80029ce:	4b18      	ldr	r3, [pc, #96]	@ (8002a30 <BSP_LCD_DrawVLine+0x78>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a18      	ldr	r2, [pc, #96]	@ (8002a34 <BSP_LCD_DrawVLine+0x7c>)
 80029d4:	2134      	movs	r1, #52	@ 0x34
 80029d6:	fb01 f303 	mul.w	r3, r1, r3
 80029da:	4413      	add	r3, r2
 80029dc:	335c      	adds	r3, #92	@ 0x5c
 80029de:	681c      	ldr	r4, [r3, #0]
 80029e0:	f7ff fdaa 	bl	8002538 <BSP_LCD_GetXSize>
 80029e4:	4602      	mov	r2, r0
 80029e6:	88bb      	ldrh	r3, [r7, #4]
 80029e8:	fb03 f202 	mul.w	r2, r3, r2
 80029ec:	88fb      	ldrh	r3, [r7, #6]
 80029ee:	4413      	add	r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4423      	add	r3, r4
 80029f4:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 80029f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a30 <BSP_LCD_DrawVLine+0x78>)
 80029f8:	681c      	ldr	r4, [r3, #0]
 80029fa:	68fd      	ldr	r5, [r7, #12]
 80029fc:	887e      	ldrh	r6, [r7, #2]
 80029fe:	f7ff fd9b 	bl	8002538 <BSP_LCD_GetXSize>
 8002a02:	4603      	mov	r3, r0
 8002a04:	1e59      	subs	r1, r3, #1
 8002a06:	4b0a      	ldr	r3, [pc, #40]	@ (8002a30 <BSP_LCD_DrawVLine+0x78>)
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	480b      	ldr	r0, [pc, #44]	@ (8002a38 <BSP_LCD_DrawVLine+0x80>)
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	4413      	add	r3, r2
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	4403      	add	r3, r0
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	9301      	str	r3, [sp, #4]
 8002a1a:	9100      	str	r1, [sp, #0]
 8002a1c:	4633      	mov	r3, r6
 8002a1e:	2201      	movs	r2, #1
 8002a20:	4629      	mov	r1, r5
 8002a22:	4620      	mov	r0, r4
 8002a24:	f000 fa5c 	bl	8002ee0 <FillBuffer>
}
 8002a28:	bf00      	nop
 8002a2a:	3714      	adds	r7, #20
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a30:	2000064c 	.word	0x2000064c
 8002a34:	20000534 	.word	0x20000534
 8002a38:	20000650 	.word	0x20000650

08002a3c <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002a3c:	b590      	push	{r4, r7, lr}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4604      	mov	r4, r0
 8002a44:	4608      	mov	r0, r1
 8002a46:	4611      	mov	r1, r2
 8002a48:	461a      	mov	r2, r3
 8002a4a:	4623      	mov	r3, r4
 8002a4c:	80fb      	strh	r3, [r7, #6]
 8002a4e:	4603      	mov	r3, r0
 8002a50:	80bb      	strh	r3, [r7, #4]
 8002a52:	460b      	mov	r3, r1
 8002a54:	807b      	strh	r3, [r7, #2]
 8002a56:	4613      	mov	r3, r2
 8002a58:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8002a5a:	887a      	ldrh	r2, [r7, #2]
 8002a5c:	88b9      	ldrh	r1, [r7, #4]
 8002a5e:	88fb      	ldrh	r3, [r7, #6]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff ff6b 	bl	800293c <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos + Height), Width);
 8002a66:	88ba      	ldrh	r2, [r7, #4]
 8002a68:	883b      	ldrh	r3, [r7, #0]
 8002a6a:	4413      	add	r3, r2
 8002a6c:	b299      	uxth	r1, r3
 8002a6e:	887a      	ldrh	r2, [r7, #2]
 8002a70:	88fb      	ldrh	r3, [r7, #6]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff ff62 	bl	800293c <BSP_LCD_DrawHLine>

  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8002a78:	883a      	ldrh	r2, [r7, #0]
 8002a7a:	88b9      	ldrh	r1, [r7, #4]
 8002a7c:	88fb      	ldrh	r3, [r7, #6]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff ff9a 	bl	80029b8 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8002a84:	88fa      	ldrh	r2, [r7, #6]
 8002a86:	887b      	ldrh	r3, [r7, #2]
 8002a88:	4413      	add	r3, r2
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	883a      	ldrh	r2, [r7, #0]
 8002a8e:	88b9      	ldrh	r1, [r7, #4]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff ff91 	bl	80029b8 <BSP_LCD_DrawVLine>
}
 8002a96:	bf00      	nop
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd90      	pop	{r4, r7, pc}
	...

08002aa0 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002aa4:	b086      	sub	sp, #24
 8002aa6:	af02      	add	r7, sp, #8
 8002aa8:	4604      	mov	r4, r0
 8002aaa:	4608      	mov	r0, r1
 8002aac:	4611      	mov	r1, r2
 8002aae:	461a      	mov	r2, r3
 8002ab0:	4623      	mov	r3, r4
 8002ab2:	80fb      	strh	r3, [r7, #6]
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	80bb      	strh	r3, [r7, #4]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	807b      	strh	r3, [r7, #2]
 8002abc:	4613      	mov	r3, r2
 8002abe:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002ac4:	4b20      	ldr	r3, [pc, #128]	@ (8002b48 <BSP_LCD_FillRect+0xa8>)
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	4920      	ldr	r1, [pc, #128]	@ (8002b4c <BSP_LCD_FillRect+0xac>)
 8002aca:	4613      	mov	r3, r2
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	4413      	add	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff fdba 	bl	8002650 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002adc:	4b1a      	ldr	r3, [pc, #104]	@ (8002b48 <BSP_LCD_FillRect+0xa8>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a1b      	ldr	r2, [pc, #108]	@ (8002b50 <BSP_LCD_FillRect+0xb0>)
 8002ae2:	2134      	movs	r1, #52	@ 0x34
 8002ae4:	fb01 f303 	mul.w	r3, r1, r3
 8002ae8:	4413      	add	r3, r2
 8002aea:	335c      	adds	r3, #92	@ 0x5c
 8002aec:	681c      	ldr	r4, [r3, #0]
 8002aee:	f7ff fd23 	bl	8002538 <BSP_LCD_GetXSize>
 8002af2:	4602      	mov	r2, r0
 8002af4:	88bb      	ldrh	r3, [r7, #4]
 8002af6:	fb03 f202 	mul.w	r2, r3, r2
 8002afa:	88fb      	ldrh	r3, [r7, #6]
 8002afc:	4413      	add	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	4423      	add	r3, r4
 8002b02:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width),
 8002b04:	4b10      	ldr	r3, [pc, #64]	@ (8002b48 <BSP_LCD_FillRect+0xa8>)
 8002b06:	681c      	ldr	r4, [r3, #0]
 8002b08:	68fd      	ldr	r5, [r7, #12]
 8002b0a:	887e      	ldrh	r6, [r7, #2]
 8002b0c:	f8b7 8000 	ldrh.w	r8, [r7]
 8002b10:	f7ff fd12 	bl	8002538 <BSP_LCD_GetXSize>
 8002b14:	4602      	mov	r2, r0
 8002b16:	887b      	ldrh	r3, [r7, #2]
 8002b18:	1ad1      	subs	r1, r2, r3
 8002b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b48 <BSP_LCD_FillRect+0xa8>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	480b      	ldr	r0, [pc, #44]	@ (8002b4c <BSP_LCD_FillRect+0xac>)
 8002b20:	4613      	mov	r3, r2
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	4413      	add	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4403      	add	r3, r0
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	9301      	str	r3, [sp, #4]
 8002b2e:	9100      	str	r1, [sp, #0]
 8002b30:	4643      	mov	r3, r8
 8002b32:	4632      	mov	r2, r6
 8002b34:	4629      	mov	r1, r5
 8002b36:	4620      	mov	r0, r4
 8002b38:	f000 f9d2 	bl	8002ee0 <FillBuffer>
             DrawProp[ActiveLayer].TextColor);
}
 8002b3c:	bf00      	nop
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b46:	bf00      	nop
 8002b48:	2000064c 	.word	0x2000064c
 8002b4c:	20000650 	.word	0x20000650
 8002b50:	20000534 	.word	0x20000534

08002b54 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 8002b58:	4b05      	ldr	r3, [pc, #20]	@ (8002b70 <BSP_LCD_DisplayOn+0x1c>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d003      	beq.n	8002b6a <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002b62:	4b03      	ldr	r3, [pc, #12]	@ (8002b70 <BSP_LCD_DisplayOn+0x1c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	4798      	blx	r3
  }
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	20000668 	.word	0x20000668

08002b74 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b08e      	sub	sp, #56	@ 0x38
 8002b78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	623b      	str	r3, [r7, #32]
 8002b7e:	4b61      	ldr	r3, [pc, #388]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b82:	4a60      	ldr	r2, [pc, #384]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002b84:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002b88:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b8a:	4b5e      	ldr	r3, [pc, #376]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b8e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002b92:	623b      	str	r3, [r7, #32]
 8002b94:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002b96:	2300      	movs	r3, #0
 8002b98:	61fb      	str	r3, [r7, #28]
 8002b9a:	4b5a      	ldr	r3, [pc, #360]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9e:	4a59      	ldr	r2, [pc, #356]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002ba0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ba6:	4b57      	ldr	r3, [pc, #348]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002baa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002bae:	61fb      	str	r3, [r7, #28]
 8002bb0:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	61bb      	str	r3, [r7, #24]
 8002bb6:	4b53      	ldr	r3, [pc, #332]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bba:	4a52      	ldr	r2, [pc, #328]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
 8002bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bc2:	4b50      	ldr	r3, [pc, #320]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	61bb      	str	r3, [r7, #24]
 8002bcc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bce:	2300      	movs	r3, #0
 8002bd0:	617b      	str	r3, [r7, #20]
 8002bd2:	4b4c      	ldr	r3, [pc, #304]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd6:	4a4b      	ldr	r2, [pc, #300]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002bd8:	f043 0302 	orr.w	r3, r3, #2
 8002bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bde:	4b49      	ldr	r3, [pc, #292]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bea:	2300      	movs	r3, #0
 8002bec:	613b      	str	r3, [r7, #16]
 8002bee:	4b45      	ldr	r3, [pc, #276]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf2:	4a44      	ldr	r2, [pc, #272]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002bf4:	f043 0304 	orr.w	r3, r3, #4
 8002bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bfa:	4b42      	ldr	r3, [pc, #264]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bfe:	f003 0304 	and.w	r3, r3, #4
 8002c02:	613b      	str	r3, [r7, #16]
 8002c04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c06:	2300      	movs	r3, #0
 8002c08:	60fb      	str	r3, [r7, #12]
 8002c0a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c0e:	4a3d      	ldr	r2, [pc, #244]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002c10:	f043 0308 	orr.w	r3, r3, #8
 8002c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c16:	4b3b      	ldr	r3, [pc, #236]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c1a:	f003 0308 	and.w	r3, r3, #8
 8002c1e:	60fb      	str	r3, [r7, #12]
 8002c20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c22:	2300      	movs	r3, #0
 8002c24:	60bb      	str	r3, [r7, #8]
 8002c26:	4b37      	ldr	r3, [pc, #220]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2a:	4a36      	ldr	r2, [pc, #216]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002c2c:	f043 0320 	orr.w	r3, r3, #32
 8002c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c32:	4b34      	ldr	r3, [pc, #208]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c36:	f003 0320 	and.w	r3, r3, #32
 8002c3a:	60bb      	str	r3, [r7, #8]
 8002c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	607b      	str	r3, [r7, #4]
 8002c42:	4b30      	ldr	r3, [pc, #192]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c46:	4a2f      	ldr	r2, [pc, #188]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002c48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c4e:	4b2d      	ldr	r3, [pc, #180]	@ (8002d04 <BSP_LCD_MspInit+0x190>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c56:	607b      	str	r3, [r7, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002c5a:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002c5e:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002c60:	2302      	movs	r3, #2
 8002c62:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002c64:	2300      	movs	r3, #0
 8002c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002c68:	2302      	movs	r3, #2
 8002c6a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 8002c6c:	230e      	movs	r3, #14
 8002c6e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002c70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c74:	4619      	mov	r1, r3
 8002c76:	4824      	ldr	r0, [pc, #144]	@ (8002d08 <BSP_LCD_MspInit+0x194>)
 8002c78:	f001 fba8 	bl	80043cc <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002c7c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002c80:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002c82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c86:	4619      	mov	r1, r3
 8002c88:	4820      	ldr	r0, [pc, #128]	@ (8002d0c <BSP_LCD_MspInit+0x198>)
 8002c8a:	f001 fb9f 	bl	80043cc <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002c8e:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002c92:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002c94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c98:	4619      	mov	r1, r3
 8002c9a:	481d      	ldr	r0, [pc, #116]	@ (8002d10 <BSP_LCD_MspInit+0x19c>)
 8002c9c:	f001 fb96 	bl	80043cc <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002ca0:	2348      	movs	r3, #72	@ 0x48
 8002ca2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002ca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ca8:	4619      	mov	r1, r3
 8002caa:	481a      	ldr	r0, [pc, #104]	@ (8002d14 <BSP_LCD_MspInit+0x1a0>)
 8002cac:	f001 fb8e 	bl	80043cc <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002cb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002cb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002cba:	4619      	mov	r1, r3
 8002cbc:	4816      	ldr	r0, [pc, #88]	@ (8002d18 <BSP_LCD_MspInit+0x1a4>)
 8002cbe:	f001 fb85 	bl	80043cc <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8002cc2:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002cc6:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002cc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4813      	ldr	r0, [pc, #76]	@ (8002d1c <BSP_LCD_MspInit+0x1a8>)
 8002cd0:	f001 fb7c 	bl	80043cc <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 8002cd8:	2309      	movs	r3, #9
 8002cda:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002cdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	480a      	ldr	r0, [pc, #40]	@ (8002d0c <BSP_LCD_MspInit+0x198>)
 8002ce4:	f001 fb72 	bl	80043cc <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002ce8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002cec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002cee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	4809      	ldr	r0, [pc, #36]	@ (8002d1c <BSP_LCD_MspInit+0x1a8>)
 8002cf6:	f001 fb69 	bl	80043cc <HAL_GPIO_Init>
}
 8002cfa:	bf00      	nop
 8002cfc:	3738      	adds	r7, #56	@ 0x38
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	40023800 	.word	0x40023800
 8002d08:	40020000 	.word	0x40020000
 8002d0c:	40020400 	.word	0x40020400
 8002d10:	40020800 	.word	0x40020800
 8002d14:	40020c00 	.word	0x40020c00
 8002d18:	40021400 	.word	0x40021400
 8002d1c:	40021800 	.word	0x40021800

08002d20 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002d20:	b5b0      	push	{r4, r5, r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	4603      	mov	r3, r0
 8002d28:	603a      	str	r2, [r7, #0]
 8002d2a:	80fb      	strh	r3, [r7, #6]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4 * (Ypos * BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002d30:	4b0c      	ldr	r3, [pc, #48]	@ (8002d64 <BSP_LCD_DrawPixel+0x44>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a0c      	ldr	r2, [pc, #48]	@ (8002d68 <BSP_LCD_DrawPixel+0x48>)
 8002d36:	2134      	movs	r1, #52	@ 0x34
 8002d38:	fb01 f303 	mul.w	r3, r1, r3
 8002d3c:	4413      	add	r3, r2
 8002d3e:	335c      	adds	r3, #92	@ 0x5c
 8002d40:	681c      	ldr	r4, [r3, #0]
 8002d42:	88bd      	ldrh	r5, [r7, #4]
 8002d44:	f7ff fbf8 	bl	8002538 <BSP_LCD_GetXSize>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	fb03 f205 	mul.w	r2, r3, r5
 8002d4e:	88fb      	ldrh	r3, [r7, #6]
 8002d50:	4413      	add	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4423      	add	r3, r4
 8002d56:	461a      	mov	r2, r3
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	6013      	str	r3, [r2, #0]
}
 8002d5c:	bf00      	nop
 8002d5e:	3708      	adds	r7, #8
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bdb0      	pop	{r4, r5, r7, pc}
 8002d64:	2000064c 	.word	0x2000064c
 8002d68:	20000534 	.word	0x20000534

08002d6c <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b088      	sub	sp, #32
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	603a      	str	r2, [r7, #0]
 8002d76:	80fb      	strh	r3, [r7, #6]
 8002d78:	460b      	mov	r3, r1
 8002d7a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	61fb      	str	r3, [r7, #28]
 8002d80:	2300      	movs	r3, #0
 8002d82:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line = 0;
 8002d84:	2300      	movs	r3, #0
 8002d86:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8002d88:	4b53      	ldr	r3, [pc, #332]	@ (8002ed8 <DrawChar+0x16c>)
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	4953      	ldr	r1, [pc, #332]	@ (8002edc <DrawChar+0x170>)
 8002d8e:	4613      	mov	r3, r2
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	4413      	add	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	440b      	add	r3, r1
 8002d98:	3308      	adds	r3, #8
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	88db      	ldrh	r3, [r3, #6]
 8002d9e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002da0:	4b4d      	ldr	r3, [pc, #308]	@ (8002ed8 <DrawChar+0x16c>)
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	494d      	ldr	r1, [pc, #308]	@ (8002edc <DrawChar+0x170>)
 8002da6:	4613      	mov	r3, r2
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	4413      	add	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	440b      	add	r3, r1
 8002db0:	3308      	adds	r3, #8
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	889b      	ldrh	r3, [r3, #4]
 8002db6:	823b      	strh	r3, [r7, #16]

  offset = 8 * ((width + 7) / 8) -  width ;
 8002db8:	8a3b      	ldrh	r3, [r7, #16]
 8002dba:	3307      	adds	r3, #7
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	da00      	bge.n	8002dc2 <DrawChar+0x56>
 8002dc0:	3307      	adds	r3, #7
 8002dc2:	10db      	asrs	r3, r3, #3
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	b2da      	uxtb	r2, r3
 8002dca:	8a3b      	ldrh	r3, [r7, #16]
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61fb      	str	r3, [r7, #28]
 8002dd6:	e076      	b.n	8002ec6 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 8002dd8:	8a3b      	ldrh	r3, [r7, #16]
 8002dda:	3307      	adds	r3, #7
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	da00      	bge.n	8002de2 <DrawChar+0x76>
 8002de0:	3307      	adds	r3, #7
 8002de2:	10db      	asrs	r3, r3, #3
 8002de4:	461a      	mov	r2, r3
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	fb02 f303 	mul.w	r3, r2, r3
 8002dec:	683a      	ldr	r2, [r7, #0]
 8002dee:	4413      	add	r3, r2
 8002df0:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 8002df2:	8a3b      	ldrh	r3, [r7, #16]
 8002df4:	3307      	adds	r3, #7
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	da00      	bge.n	8002dfc <DrawChar+0x90>
 8002dfa:	3307      	adds	r3, #7
 8002dfc:	10db      	asrs	r3, r3, #3
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d002      	beq.n	8002e08 <DrawChar+0x9c>
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d004      	beq.n	8002e10 <DrawChar+0xa4>
 8002e06:	e00c      	b.n	8002e22 <DrawChar+0xb6>
    {
      case 1:
        line =  pchar[0];
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	617b      	str	r3, [r7, #20]
        break;
 8002e0e:	e016      	b.n	8002e3e <DrawChar+0xd2>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	021b      	lsls	r3, r3, #8
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	3201      	adds	r2, #1
 8002e1a:	7812      	ldrb	r2, [r2, #0]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	617b      	str	r3, [r7, #20]
        break;
 8002e20:	e00d      	b.n	8002e3e <DrawChar+0xd2>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	041a      	lsls	r2, r3, #16
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	021b      	lsls	r3, r3, #8
 8002e30:	4313      	orrs	r3, r2
 8002e32:	68ba      	ldr	r2, [r7, #8]
 8002e34:	3202      	adds	r2, #2
 8002e36:	7812      	ldrb	r2, [r2, #0]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	617b      	str	r3, [r7, #20]
        break;
 8002e3c:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8002e3e:	2300      	movs	r3, #0
 8002e40:	61bb      	str	r3, [r7, #24]
 8002e42:	e036      	b.n	8002eb2 <DrawChar+0x146>
    {
      if (line & (1 << (width - j + offset - 1)))
 8002e44:	8a3a      	ldrh	r2, [r7, #16]
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	1ad2      	subs	r2, r2, r3
 8002e4a:	7bfb      	ldrb	r3, [r7, #15]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	2201      	movs	r2, #1
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	461a      	mov	r2, r3
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d012      	beq.n	8002e86 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	b29a      	uxth	r2, r3
 8002e64:	88fb      	ldrh	r3, [r7, #6]
 8002e66:	4413      	add	r3, r2
 8002e68:	b298      	uxth	r0, r3
 8002e6a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed8 <DrawChar+0x16c>)
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	491b      	ldr	r1, [pc, #108]	@ (8002edc <DrawChar+0x170>)
 8002e70:	4613      	mov	r3, r2
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	4413      	add	r3, r2
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	440b      	add	r3, r1
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	88bb      	ldrh	r3, [r7, #4]
 8002e7e:	4619      	mov	r1, r3
 8002e80:	f7ff ff4e 	bl	8002d20 <BSP_LCD_DrawPixel>
 8002e84:	e012      	b.n	8002eac <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	b29a      	uxth	r2, r3
 8002e8a:	88fb      	ldrh	r3, [r7, #6]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	b298      	uxth	r0, r3
 8002e90:	4b11      	ldr	r3, [pc, #68]	@ (8002ed8 <DrawChar+0x16c>)
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	4911      	ldr	r1, [pc, #68]	@ (8002edc <DrawChar+0x170>)
 8002e96:	4613      	mov	r3, r2
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	4413      	add	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	88bb      	ldrh	r3, [r7, #4]
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	f7ff ff3a 	bl	8002d20 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002eac:	69bb      	ldr	r3, [r7, #24]
 8002eae:	3301      	adds	r3, #1
 8002eb0:	61bb      	str	r3, [r7, #24]
 8002eb2:	8a3b      	ldrh	r3, [r7, #16]
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d3c4      	bcc.n	8002e44 <DrawChar+0xd8>
      }
    }
    Ypos++;
 8002eba:	88bb      	ldrh	r3, [r7, #4]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	61fb      	str	r3, [r7, #28]
 8002ec6:	8a7b      	ldrh	r3, [r7, #18]
 8002ec8:	69fa      	ldr	r2, [r7, #28]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d384      	bcc.n	8002dd8 <DrawChar+0x6c>
  }
}
 8002ece:	bf00      	nop
 8002ed0:	bf00      	nop
 8002ed2:	3720      	adds	r7, #32
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	2000064c 	.word	0x2000064c
 8002edc:	20000650 	.word	0x20000650

08002ee0 <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af02      	add	r7, sp, #8
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	60b9      	str	r1, [r7, #8]
 8002eea:	607a      	str	r2, [r7, #4]
 8002eec:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8002eee:	4b16      	ldr	r3, [pc, #88]	@ (8002f48 <FillBuffer+0x68>)
 8002ef0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002ef4:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002ef6:	4b14      	ldr	r3, [pc, #80]	@ (8002f48 <FillBuffer+0x68>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 8002efc:	4a12      	ldr	r2, [pc, #72]	@ (8002f48 <FillBuffer+0x68>)
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 8002f02:	4b11      	ldr	r3, [pc, #68]	@ (8002f48 <FillBuffer+0x68>)
 8002f04:	4a11      	ldr	r2, [pc, #68]	@ (8002f4c <FillBuffer+0x6c>)
 8002f06:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 8002f08:	480f      	ldr	r0, [pc, #60]	@ (8002f48 <FillBuffer+0x68>)
 8002f0a:	f000 ffd3 	bl	8003eb4 <HAL_DMA2D_Init>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d115      	bne.n	8002f40 <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 8002f14:	68f9      	ldr	r1, [r7, #12]
 8002f16:	480c      	ldr	r0, [pc, #48]	@ (8002f48 <FillBuffer+0x68>)
 8002f18:	f001 f92a 	bl	8004170 <HAL_DMA2D_ConfigLayer>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10e      	bne.n	8002f40 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	9300      	str	r3, [sp, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	69f9      	ldr	r1, [r7, #28]
 8002f2c:	4806      	ldr	r0, [pc, #24]	@ (8002f48 <FillBuffer+0x68>)
 8002f2e:	f001 f80a 	bl	8003f46 <HAL_DMA2D_Start>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d103      	bne.n	8002f40 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8002f38:	210a      	movs	r1, #10
 8002f3a:	4803      	ldr	r0, [pc, #12]	@ (8002f48 <FillBuffer+0x68>)
 8002f3c:	f001 f82e 	bl	8003f9c <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8002f40:	bf00      	nop
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	200005dc 	.word	0x200005dc
 8002f4c:	4002b000 	.word	0x4002b000

08002f50 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002f54:	4b29      	ldr	r3, [pc, #164]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002f56:	4a2a      	ldr	r2, [pc, #168]	@ (8003000 <BSP_SDRAM_Init+0xb0>)
 8002f58:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8003004 <BSP_SDRAM_Init+0xb4>)
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002f60:	4b28      	ldr	r3, [pc, #160]	@ (8003004 <BSP_SDRAM_Init+0xb4>)
 8002f62:	2207      	movs	r2, #7
 8002f64:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8002f66:	4b27      	ldr	r3, [pc, #156]	@ (8003004 <BSP_SDRAM_Init+0xb4>)
 8002f68:	2204      	movs	r2, #4
 8002f6a:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002f6c:	4b25      	ldr	r3, [pc, #148]	@ (8003004 <BSP_SDRAM_Init+0xb4>)
 8002f6e:	2207      	movs	r2, #7
 8002f70:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8002f72:	4b24      	ldr	r3, [pc, #144]	@ (8003004 <BSP_SDRAM_Init+0xb4>)
 8002f74:	2202      	movs	r2, #2
 8002f76:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002f78:	4b22      	ldr	r3, [pc, #136]	@ (8003004 <BSP_SDRAM_Init+0xb4>)
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002f7e:	4b21      	ldr	r3, [pc, #132]	@ (8003004 <BSP_SDRAM_Init+0xb4>)
 8002f80:	2202      	movs	r2, #2
 8002f82:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002f84:	4b1d      	ldr	r3, [pc, #116]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002f86:	2201      	movs	r2, #1
 8002f88:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002f8a:	4b1c      	ldr	r3, [pc, #112]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002f90:	4b1a      	ldr	r3, [pc, #104]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002f92:	2204      	movs	r2, #4
 8002f94:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002f96:	4b19      	ldr	r3, [pc, #100]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002f98:	2210      	movs	r2, #16
 8002f9a:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002f9c:	4b17      	ldr	r3, [pc, #92]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002f9e:	2240      	movs	r2, #64	@ 0x40
 8002fa0:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002fa2:	4b16      	ldr	r3, [pc, #88]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002fa4:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002fa8:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002faa:	4b14      	ldr	r3, [pc, #80]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002fb0:	4b12      	ldr	r3, [pc, #72]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002fb2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002fb6:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002fb8:	4b10      	ldr	r3, [pc, #64]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002fc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fc4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	480c      	ldr	r0, [pc, #48]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002fca:	f000 f87f 	bl	80030cc <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002fce:	490d      	ldr	r1, [pc, #52]	@ (8003004 <BSP_SDRAM_Init+0xb4>)
 8002fd0:	480a      	ldr	r0, [pc, #40]	@ (8002ffc <BSP_SDRAM_Init+0xac>)
 8002fd2:	f005 f877 	bl	80080c4 <HAL_SDRAM_Init>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d003      	beq.n	8002fe4 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8003008 <BSP_SDRAM_Init+0xb8>)
 8002fde:	2201      	movs	r2, #1
 8002fe0:	701a      	strb	r2, [r3, #0]
 8002fe2:	e002      	b.n	8002fea <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002fe4:	4b08      	ldr	r3, [pc, #32]	@ (8003008 <BSP_SDRAM_Init+0xb8>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002fea:	f240 506a 	movw	r0, #1386	@ 0x56a
 8002fee:	f000 f80d 	bl	800300c <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 8002ff2:	4b05      	ldr	r3, [pc, #20]	@ (8003008 <BSP_SDRAM_Init+0xb8>)
 8002ff4:	781b      	ldrb	r3, [r3, #0]
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	2000066c 	.word	0x2000066c
 8003000:	a0000140 	.word	0xa0000140
 8003004:	200006a0 	.word	0x200006a0
 8003008:	2000007c 	.word	0x2000007c

0800300c <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8003014:	2300      	movs	r3, #0
 8003016:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003018:	4b2a      	ldr	r3, [pc, #168]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800301a:	2201      	movs	r2, #1
 800301c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800301e:	4b29      	ldr	r3, [pc, #164]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003020:	2208      	movs	r2, #8
 8003022:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003024:	4b27      	ldr	r3, [pc, #156]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003026:	2201      	movs	r2, #1
 8003028:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800302a:	4b26      	ldr	r3, [pc, #152]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800302c:	2200      	movs	r2, #0
 800302e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003030:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003034:	4923      	ldr	r1, [pc, #140]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003036:	4824      	ldr	r0, [pc, #144]	@ (80030c8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003038:	f005 f878 	bl	800812c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 800303c:	2001      	movs	r0, #1
 800303e:	f000 fa41 	bl	80034c4 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8003042:	4b20      	ldr	r3, [pc, #128]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003044:	2202      	movs	r2, #2
 8003046:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003048:	4b1e      	ldr	r3, [pc, #120]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800304a:	2208      	movs	r2, #8
 800304c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800304e:	4b1d      	ldr	r3, [pc, #116]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003050:	2201      	movs	r2, #1
 8003052:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003054:	4b1b      	ldr	r3, [pc, #108]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003056:	2200      	movs	r2, #0
 8003058:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800305a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800305e:	4919      	ldr	r1, [pc, #100]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003060:	4819      	ldr	r0, [pc, #100]	@ (80030c8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003062:	f005 f863 	bl	800812c <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003066:	4b17      	ldr	r3, [pc, #92]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003068:	2203      	movs	r2, #3
 800306a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800306c:	4b15      	ldr	r3, [pc, #84]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800306e:	2208      	movs	r2, #8
 8003070:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003072:	4b14      	ldr	r3, [pc, #80]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003074:	2204      	movs	r2, #4
 8003076:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003078:	4b12      	ldr	r3, [pc, #72]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800307a:	2200      	movs	r2, #0
 800307c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800307e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003082:	4910      	ldr	r1, [pc, #64]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003084:	4810      	ldr	r0, [pc, #64]	@ (80030c8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003086:	f005 f851 	bl	800812c <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 800308a:	f44f 730c 	mov.w	r3, #560	@ 0x230
 800308e:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003090:	4b0c      	ldr	r3, [pc, #48]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003092:	2204      	movs	r2, #4
 8003094:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003096:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003098:	2208      	movs	r2, #8
 800309a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800309c:	4b09      	ldr	r3, [pc, #36]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800309e:	2201      	movs	r2, #1
 80030a0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	4a07      	ldr	r2, [pc, #28]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80030a6:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80030a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80030ac:	4905      	ldr	r1, [pc, #20]	@ (80030c4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80030ae:	4806      	ldr	r0, [pc, #24]	@ (80030c8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80030b0:	f005 f83c 	bl	800812c <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	4804      	ldr	r0, [pc, #16]	@ (80030c8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80030b8:	f005 f86d 	bl	8008196 <HAL_SDRAM_ProgramRefreshRate>
}
 80030bc:	bf00      	nop
 80030be:	3710      	adds	r7, #16
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	200006bc 	.word	0x200006bc
 80030c8:	2000066c 	.word	0x2000066c

080030cc <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b090      	sub	sp, #64	@ 0x40
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 80ec 	beq.w	80032b6 <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030e2:	4b77      	ldr	r3, [pc, #476]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 80030e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030e6:	4a76      	ldr	r2, [pc, #472]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 80030e8:	f043 0301 	orr.w	r3, r3, #1
 80030ec:	6393      	str	r3, [r2, #56]	@ 0x38
 80030ee:	4b74      	ldr	r3, [pc, #464]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 80030f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 80030fa:	2300      	movs	r3, #0
 80030fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80030fe:	4b70      	ldr	r3, [pc, #448]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003102:	4a6f      	ldr	r2, [pc, #444]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003104:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003108:	6313      	str	r3, [r2, #48]	@ 0x30
 800310a:	4b6d      	ldr	r3, [pc, #436]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003112:	627b      	str	r3, [r7, #36]	@ 0x24
 8003114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	623b      	str	r3, [r7, #32]
 800311a:	4b69      	ldr	r3, [pc, #420]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 800311c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311e:	4a68      	ldr	r2, [pc, #416]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003120:	f043 0302 	orr.w	r3, r3, #2
 8003124:	6313      	str	r3, [r2, #48]	@ 0x30
 8003126:	4b66      	ldr	r3, [pc, #408]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	623b      	str	r3, [r7, #32]
 8003130:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003132:	2300      	movs	r3, #0
 8003134:	61fb      	str	r3, [r7, #28]
 8003136:	4b62      	ldr	r3, [pc, #392]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313a:	4a61      	ldr	r2, [pc, #388]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 800313c:	f043 0304 	orr.w	r3, r3, #4
 8003140:	6313      	str	r3, [r2, #48]	@ 0x30
 8003142:	4b5f      	ldr	r3, [pc, #380]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003146:	f003 0304 	and.w	r3, r3, #4
 800314a:	61fb      	str	r3, [r7, #28]
 800314c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800314e:	2300      	movs	r3, #0
 8003150:	61bb      	str	r3, [r7, #24]
 8003152:	4b5b      	ldr	r3, [pc, #364]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003156:	4a5a      	ldr	r2, [pc, #360]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003158:	f043 0308 	orr.w	r3, r3, #8
 800315c:	6313      	str	r3, [r2, #48]	@ 0x30
 800315e:	4b58      	ldr	r3, [pc, #352]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003162:	f003 0308 	and.w	r3, r3, #8
 8003166:	61bb      	str	r3, [r7, #24]
 8003168:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800316a:	2300      	movs	r3, #0
 800316c:	617b      	str	r3, [r7, #20]
 800316e:	4b54      	ldr	r3, [pc, #336]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003172:	4a53      	ldr	r2, [pc, #332]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003174:	f043 0310 	orr.w	r3, r3, #16
 8003178:	6313      	str	r3, [r2, #48]	@ 0x30
 800317a:	4b51      	ldr	r3, [pc, #324]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 800317c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800317e:	f003 0310 	and.w	r3, r3, #16
 8003182:	617b      	str	r3, [r7, #20]
 8003184:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003186:	2300      	movs	r3, #0
 8003188:	613b      	str	r3, [r7, #16]
 800318a:	4b4d      	ldr	r3, [pc, #308]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 800318c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318e:	4a4c      	ldr	r2, [pc, #304]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003190:	f043 0320 	orr.w	r3, r3, #32
 8003194:	6313      	str	r3, [r2, #48]	@ 0x30
 8003196:	4b4a      	ldr	r3, [pc, #296]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 8003198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319a:	f003 0320 	and.w	r3, r3, #32
 800319e:	613b      	str	r3, [r7, #16]
 80031a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80031a2:	2300      	movs	r3, #0
 80031a4:	60fb      	str	r3, [r7, #12]
 80031a6:	4b46      	ldr	r3, [pc, #280]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 80031a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031aa:	4a45      	ldr	r2, [pc, #276]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 80031ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031b2:	4b43      	ldr	r3, [pc, #268]	@ (80032c0 <BSP_SDRAM_MspInit+0x1f4>)
 80031b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031ba:	60fb      	str	r3, [r7, #12]
 80031bc:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80031be:	2302      	movs	r3, #2
 80031c0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80031c2:	2302      	movs	r3, #2
 80031c4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80031c6:	2300      	movs	r3, #0
 80031c8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 80031ca:	230c      	movs	r3, #12
 80031cc:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80031ce:	2360      	movs	r3, #96	@ 0x60
 80031d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80031d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80031d6:	4619      	mov	r1, r3
 80031d8:	483a      	ldr	r0, [pc, #232]	@ (80032c4 <BSP_SDRAM_MspInit+0x1f8>)
 80031da:	f001 f8f7 	bl	80043cc <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 80031de:	2301      	movs	r3, #1
 80031e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80031e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80031e6:	4619      	mov	r1, r3
 80031e8:	4837      	ldr	r0, [pc, #220]	@ (80032c8 <BSP_SDRAM_MspInit+0x1fc>)
 80031ea:	f001 f8ef 	bl	80043cc <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80031ee:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80031f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80031f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80031f8:	4619      	mov	r1, r3
 80031fa:	4834      	ldr	r0, [pc, #208]	@ (80032cc <BSP_SDRAM_MspInit+0x200>)
 80031fc:	f001 f8e6 	bl	80043cc <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8003200:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8003204:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003206:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800320a:	4619      	mov	r1, r3
 800320c:	4830      	ldr	r0, [pc, #192]	@ (80032d0 <BSP_SDRAM_MspInit+0x204>)
 800320e:	f001 f8dd 	bl	80043cc <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 8003212:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8003216:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003218:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800321c:	4619      	mov	r1, r3
 800321e:	482d      	ldr	r0, [pc, #180]	@ (80032d4 <BSP_SDRAM_MspInit+0x208>)
 8003220:	f001 f8d4 	bl	80043cc <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003224:	f248 1333 	movw	r3, #33075	@ 0x8133
 8003228:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800322a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800322e:	4619      	mov	r1, r3
 8003230:	4829      	ldr	r0, [pc, #164]	@ (80032d8 <BSP_SDRAM_MspInit+0x20c>)
 8003232:	f001 f8cb 	bl	80043cc <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003236:	4b29      	ldr	r3, [pc, #164]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 8003238:	2200      	movs	r2, #0
 800323a:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 800323c:	4b27      	ldr	r3, [pc, #156]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 800323e:	2280      	movs	r2, #128	@ 0x80
 8003240:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003242:	4b26      	ldr	r3, [pc, #152]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 8003244:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003248:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 800324a:	4b24      	ldr	r3, [pc, #144]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 800324c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003250:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003252:	4b22      	ldr	r3, [pc, #136]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 8003254:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003258:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800325a:	4b20      	ldr	r3, [pc, #128]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 800325c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003260:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 8003262:	4b1e      	ldr	r3, [pc, #120]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 8003264:	2200      	movs	r2, #0
 8003266:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003268:	4b1c      	ldr	r3, [pc, #112]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 800326a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800326e:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003270:	4b1a      	ldr	r3, [pc, #104]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 8003272:	2200      	movs	r2, #0
 8003274:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003276:	4b19      	ldr	r3, [pc, #100]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 8003278:	2203      	movs	r2, #3
 800327a:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 800327c:	4b17      	ldr	r3, [pc, #92]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 800327e:	2200      	movs	r2, #0
 8003280:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 8003282:	4b16      	ldr	r3, [pc, #88]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 8003284:	2200      	movs	r2, #0
 8003286:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003288:	4b14      	ldr	r3, [pc, #80]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 800328a:	4a15      	ldr	r2, [pc, #84]	@ (80032e0 <BSP_SDRAM_MspInit+0x214>)
 800328c:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a12      	ldr	r2, [pc, #72]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 8003292:	631a      	str	r2, [r3, #48]	@ 0x30
 8003294:	4a11      	ldr	r2, [pc, #68]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 800329a:	4810      	ldr	r0, [pc, #64]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 800329c:	f000 fb70 	bl	8003980 <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 80032a0:	480e      	ldr	r0, [pc, #56]	@ (80032dc <BSP_SDRAM_MspInit+0x210>)
 80032a2:	f000 fabf 	bl	8003824 <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80032a6:	2200      	movs	r2, #0
 80032a8:	210f      	movs	r1, #15
 80032aa:	2038      	movs	r0, #56	@ 0x38
 80032ac:	f000 fa09 	bl	80036c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80032b0:	2038      	movs	r0, #56	@ 0x38
 80032b2:	f000 fa22 	bl	80036fa <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 80032b6:	bf00      	nop
 80032b8:	3740      	adds	r7, #64	@ 0x40
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	40023800 	.word	0x40023800
 80032c4:	40020400 	.word	0x40020400
 80032c8:	40020800 	.word	0x40020800
 80032cc:	40020c00 	.word	0x40020c00
 80032d0:	40021000 	.word	0x40021000
 80032d4:	40021400 	.word	0x40021400
 80032d8:	40021800 	.word	0x40021800
 80032dc:	200006cc 	.word	0x200006cc
 80032e0:	40026410 	.word	0x40026410

080032e4 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	4603      	mov	r3, r0
 80032ec:	460a      	mov	r2, r1
 80032ee:	80fb      	strh	r3, [r7, #6]
 80032f0:	4613      	mov	r3, r2
 80032f2:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 80032f8:	4a13      	ldr	r2, [pc, #76]	@ (8003348 <BSP_TS_Init+0x64>)
 80032fa:	88fb      	ldrh	r3, [r7, #6]
 80032fc:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 80032fe:	4a13      	ldr	r2, [pc, #76]	@ (800334c <BSP_TS_Init+0x68>)
 8003300:	88bb      	ldrh	r3, [r7, #4]
 8003302:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if (stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 8003304:	4b12      	ldr	r3, [pc, #72]	@ (8003350 <BSP_TS_Init+0x6c>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2082      	movs	r0, #130	@ 0x82
 800330a:	4798      	blx	r3
 800330c:	4603      	mov	r3, r0
 800330e:	461a      	mov	r2, r3
 8003310:	f640 0311 	movw	r3, #2065	@ 0x811
 8003314:	429a      	cmp	r2, r3
 8003316:	d104      	bne.n	8003322 <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8003318:	4b0e      	ldr	r3, [pc, #56]	@ (8003354 <BSP_TS_Init+0x70>)
 800331a:	4a0d      	ldr	r2, [pc, #52]	@ (8003350 <BSP_TS_Init+0x6c>)
 800331c:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == TS_OK)
 8003322:	7bfb      	ldrb	r3, [r7, #15]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d109      	bne.n	800333c <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8003328:	4b0a      	ldr	r3, [pc, #40]	@ (8003354 <BSP_TS_Init+0x70>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2082      	movs	r0, #130	@ 0x82
 8003330:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 8003332:	4b08      	ldr	r3, [pc, #32]	@ (8003354 <BSP_TS_Init+0x70>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	2082      	movs	r0, #130	@ 0x82
 800333a:	4798      	blx	r3
  }

  return ret;
 800333c:	7bfb      	ldrb	r3, [r7, #15]
}
 800333e:	4618      	mov	r0, r3
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	20000730 	.word	0x20000730
 800334c:	20000732 	.word	0x20000732
 8003350:	20000040 	.word	0x20000040
 8003354:	2000072c 	.word	0x2000072c

08003358 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef *TsState)  // fiz needed?
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint16_t x_raw, y_raw;

  /* Chech if touched  */
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8003360:	4b1e      	ldr	r3, [pc, #120]	@ (80033dc <BSP_TS_GetState+0x84>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	2082      	movs	r0, #130	@ 0x82
 8003368:	4798      	blx	r3
 800336a:	4603      	mov	r3, r0
 800336c:	461a      	mov	r2, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	801a      	strh	r2, [r3, #0]

  if (TsState->TouchDetected)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d026      	beq.n	80033c8 <BSP_TS_GetState+0x70>
  {
    /* Get raw data */
    TsDrv->GetXY(TS_I2C_ADDRESS, &x_raw, &y_raw);
 800337a:	4b18      	ldr	r3, [pc, #96]	@ (80033dc <BSP_TS_GetState+0x84>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	f107 020c 	add.w	r2, r7, #12
 8003384:	f107 010e 	add.w	r1, r7, #14
 8003388:	2082      	movs	r0, #130	@ 0x82
 800338a:	4798      	blx	r3

    /* Convert data */
    if(x_raw > 4096) x_raw = 4096;
 800338c:	89fb      	ldrh	r3, [r7, #14]
 800338e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003392:	d902      	bls.n	800339a <BSP_TS_GetState+0x42>
 8003394:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003398:	81fb      	strh	r3, [r7, #14]
    TsState->X = (uint16_t)((uint32_t)(4096 - x_raw) * 240 / 4096);
 800339a:	89fb      	ldrh	r3, [r7, #14]
 800339c:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 80033a0:	461a      	mov	r2, r3
 80033a2:	4613      	mov	r3, r2
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	1a9b      	subs	r3, r3, r2
 80033a8:	011b      	lsls	r3, r3, #4
 80033aa:	0b1b      	lsrs	r3, r3, #12
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	805a      	strh	r2, [r3, #2]
    TsState->Y = (uint16_t)((uint32_t)y_raw * 320 / 4096);
 80033b2:	89bb      	ldrh	r3, [r7, #12]
 80033b4:	461a      	mov	r2, r3
 80033b6:	4613      	mov	r3, r2
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	4413      	add	r3, r2
 80033bc:	019b      	lsls	r3, r3, #6
 80033be:	0b1b      	lsrs	r3, r3, #12
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	809a      	strh	r2, [r3, #4]
  {
	/* No touch */
    TsState->X = 0;
    TsState->Y = 0;
  }
}
 80033c6:	e005      	b.n	80033d4 <BSP_TS_GetState+0x7c>
    TsState->X = 0;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	805a      	strh	r2, [r3, #2]
    TsState->Y = 0;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	809a      	strh	r2, [r3, #4]
}
 80033d4:	bf00      	nop
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	2000072c 	.word	0x2000072c

080033e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003420 <HAL_Init+0x40>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a0d      	ldr	r2, [pc, #52]	@ (8003420 <HAL_Init+0x40>)
 80033ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003420 <HAL_Init+0x40>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a0a      	ldr	r2, [pc, #40]	@ (8003420 <HAL_Init+0x40>)
 80033f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033fc:	4b08      	ldr	r3, [pc, #32]	@ (8003420 <HAL_Init+0x40>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a07      	ldr	r2, [pc, #28]	@ (8003420 <HAL_Init+0x40>)
 8003402:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003406:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003408:	2003      	movs	r0, #3
 800340a:	f000 f94f 	bl	80036ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800340e:	2000      	movs	r0, #0
 8003410:	f000 f808 	bl	8003424 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003414:	f7fd fef8 	bl	8001208 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	40023c00 	.word	0x40023c00

08003424 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800342c:	4b12      	ldr	r3, [pc, #72]	@ (8003478 <HAL_InitTick+0x54>)
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	4b12      	ldr	r3, [pc, #72]	@ (800347c <HAL_InitTick+0x58>)
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	4619      	mov	r1, r3
 8003436:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800343a:	fbb3 f3f1 	udiv	r3, r3, r1
 800343e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003442:	4618      	mov	r0, r3
 8003444:	f000 f967 	bl	8003716 <HAL_SYSTICK_Config>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e00e      	b.n	8003470 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2b0f      	cmp	r3, #15
 8003456:	d80a      	bhi.n	800346e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003458:	2200      	movs	r2, #0
 800345a:	6879      	ldr	r1, [r7, #4]
 800345c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003460:	f000 f92f 	bl	80036c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003464:	4a06      	ldr	r2, [pc, #24]	@ (8003480 <HAL_InitTick+0x5c>)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800346a:	2300      	movs	r3, #0
 800346c:	e000      	b.n	8003470 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
}
 8003470:	4618      	mov	r0, r3
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	2000003c 	.word	0x2000003c
 800347c:	20000084 	.word	0x20000084
 8003480:	20000080 	.word	0x20000080

08003484 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003488:	4b06      	ldr	r3, [pc, #24]	@ (80034a4 <HAL_IncTick+0x20>)
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	461a      	mov	r2, r3
 800348e:	4b06      	ldr	r3, [pc, #24]	@ (80034a8 <HAL_IncTick+0x24>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4413      	add	r3, r2
 8003494:	4a04      	ldr	r2, [pc, #16]	@ (80034a8 <HAL_IncTick+0x24>)
 8003496:	6013      	str	r3, [r2, #0]
}
 8003498:	bf00      	nop
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	20000084 	.word	0x20000084
 80034a8:	20000734 	.word	0x20000734

080034ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
  return uwTick;
 80034b0:	4b03      	ldr	r3, [pc, #12]	@ (80034c0 <HAL_GetTick+0x14>)
 80034b2:	681b      	ldr	r3, [r3, #0]
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	20000734 	.word	0x20000734

080034c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034cc:	f7ff ffee 	bl	80034ac <HAL_GetTick>
 80034d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034dc:	d005      	beq.n	80034ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034de:	4b0a      	ldr	r3, [pc, #40]	@ (8003508 <HAL_Delay+0x44>)
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	461a      	mov	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	4413      	add	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80034ea:	bf00      	nop
 80034ec:	f7ff ffde 	bl	80034ac <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d8f7      	bhi.n	80034ec <HAL_Delay+0x28>
  {
  }
}
 80034fc:	bf00      	nop
 80034fe:	bf00      	nop
 8003500:	3710      	adds	r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20000084 	.word	0x20000084

0800350c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800351c:	4b0c      	ldr	r3, [pc, #48]	@ (8003550 <__NVIC_SetPriorityGrouping+0x44>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003528:	4013      	ands	r3, r2
 800352a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003534:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003538:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800353c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800353e:	4a04      	ldr	r2, [pc, #16]	@ (8003550 <__NVIC_SetPriorityGrouping+0x44>)
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	60d3      	str	r3, [r2, #12]
}
 8003544:	bf00      	nop
 8003546:	3714      	adds	r7, #20
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr
 8003550:	e000ed00 	.word	0xe000ed00

08003554 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003554:	b480      	push	{r7}
 8003556:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003558:	4b04      	ldr	r3, [pc, #16]	@ (800356c <__NVIC_GetPriorityGrouping+0x18>)
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	0a1b      	lsrs	r3, r3, #8
 800355e:	f003 0307 	and.w	r3, r3, #7
}
 8003562:	4618      	mov	r0, r3
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr
 800356c:	e000ed00 	.word	0xe000ed00

08003570 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	4603      	mov	r3, r0
 8003578:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800357a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357e:	2b00      	cmp	r3, #0
 8003580:	db0b      	blt.n	800359a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003582:	79fb      	ldrb	r3, [r7, #7]
 8003584:	f003 021f 	and.w	r2, r3, #31
 8003588:	4907      	ldr	r1, [pc, #28]	@ (80035a8 <__NVIC_EnableIRQ+0x38>)
 800358a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358e:	095b      	lsrs	r3, r3, #5
 8003590:	2001      	movs	r0, #1
 8003592:	fa00 f202 	lsl.w	r2, r0, r2
 8003596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	e000e100 	.word	0xe000e100

080035ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	4603      	mov	r3, r0
 80035b4:	6039      	str	r1, [r7, #0]
 80035b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	db0a      	blt.n	80035d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	b2da      	uxtb	r2, r3
 80035c4:	490c      	ldr	r1, [pc, #48]	@ (80035f8 <__NVIC_SetPriority+0x4c>)
 80035c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ca:	0112      	lsls	r2, r2, #4
 80035cc:	b2d2      	uxtb	r2, r2
 80035ce:	440b      	add	r3, r1
 80035d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035d4:	e00a      	b.n	80035ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	4908      	ldr	r1, [pc, #32]	@ (80035fc <__NVIC_SetPriority+0x50>)
 80035dc:	79fb      	ldrb	r3, [r7, #7]
 80035de:	f003 030f 	and.w	r3, r3, #15
 80035e2:	3b04      	subs	r3, #4
 80035e4:	0112      	lsls	r2, r2, #4
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	440b      	add	r3, r1
 80035ea:	761a      	strb	r2, [r3, #24]
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr
 80035f8:	e000e100 	.word	0xe000e100
 80035fc:	e000ed00 	.word	0xe000ed00

08003600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003600:	b480      	push	{r7}
 8003602:	b089      	sub	sp, #36	@ 0x24
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f003 0307 	and.w	r3, r3, #7
 8003612:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	f1c3 0307 	rsb	r3, r3, #7
 800361a:	2b04      	cmp	r3, #4
 800361c:	bf28      	it	cs
 800361e:	2304      	movcs	r3, #4
 8003620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	3304      	adds	r3, #4
 8003626:	2b06      	cmp	r3, #6
 8003628:	d902      	bls.n	8003630 <NVIC_EncodePriority+0x30>
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	3b03      	subs	r3, #3
 800362e:	e000      	b.n	8003632 <NVIC_EncodePriority+0x32>
 8003630:	2300      	movs	r3, #0
 8003632:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003634:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	fa02 f303 	lsl.w	r3, r2, r3
 800363e:	43da      	mvns	r2, r3
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	401a      	ands	r2, r3
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003648:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	fa01 f303 	lsl.w	r3, r1, r3
 8003652:	43d9      	mvns	r1, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003658:	4313      	orrs	r3, r2
         );
}
 800365a:	4618      	mov	r0, r3
 800365c:	3724      	adds	r7, #36	@ 0x24
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
	...

08003668 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	3b01      	subs	r3, #1
 8003674:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003678:	d301      	bcc.n	800367e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800367a:	2301      	movs	r3, #1
 800367c:	e00f      	b.n	800369e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800367e:	4a0a      	ldr	r2, [pc, #40]	@ (80036a8 <SysTick_Config+0x40>)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	3b01      	subs	r3, #1
 8003684:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003686:	210f      	movs	r1, #15
 8003688:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800368c:	f7ff ff8e 	bl	80035ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003690:	4b05      	ldr	r3, [pc, #20]	@ (80036a8 <SysTick_Config+0x40>)
 8003692:	2200      	movs	r2, #0
 8003694:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003696:	4b04      	ldr	r3, [pc, #16]	@ (80036a8 <SysTick_Config+0x40>)
 8003698:	2207      	movs	r2, #7
 800369a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	e000e010 	.word	0xe000e010

080036ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f7ff ff29 	bl	800350c <__NVIC_SetPriorityGrouping>
}
 80036ba:	bf00      	nop
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b086      	sub	sp, #24
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	4603      	mov	r3, r0
 80036ca:	60b9      	str	r1, [r7, #8]
 80036cc:	607a      	str	r2, [r7, #4]
 80036ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036d0:	2300      	movs	r3, #0
 80036d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036d4:	f7ff ff3e 	bl	8003554 <__NVIC_GetPriorityGrouping>
 80036d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	68b9      	ldr	r1, [r7, #8]
 80036de:	6978      	ldr	r0, [r7, #20]
 80036e0:	f7ff ff8e 	bl	8003600 <NVIC_EncodePriority>
 80036e4:	4602      	mov	r2, r0
 80036e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036ea:	4611      	mov	r1, r2
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7ff ff5d 	bl	80035ac <__NVIC_SetPriority>
}
 80036f2:	bf00      	nop
 80036f4:	3718      	adds	r7, #24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036fa:	b580      	push	{r7, lr}
 80036fc:	b082      	sub	sp, #8
 80036fe:	af00      	add	r7, sp, #0
 8003700:	4603      	mov	r3, r0
 8003702:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003708:	4618      	mov	r0, r3
 800370a:	f7ff ff31 	bl	8003570 <__NVIC_EnableIRQ>
}
 800370e:	bf00      	nop
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003716:	b580      	push	{r7, lr}
 8003718:	b082      	sub	sp, #8
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f7ff ffa2 	bl	8003668 <SysTick_Config>
 8003724:	4603      	mov	r3, r0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b082      	sub	sp, #8
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d101      	bne.n	8003740 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e014      	b.n	800376a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	791b      	ldrb	r3, [r3, #4]
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d105      	bne.n	8003756 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f7fd fd81 	bl	8001258 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2202      	movs	r2, #2
 800375a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003772:	b480      	push	{r7}
 8003774:	b089      	sub	sp, #36	@ 0x24
 8003776:	af00      	add	r7, sp, #0
 8003778:	60f8      	str	r0, [r7, #12]
 800377a:	60b9      	str	r1, [r7, #8]
 800377c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800377e:	2300      	movs	r3, #0
 8003780:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d002      	beq.n	800378e <HAL_DAC_ConfigChannel+0x1c>
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e042      	b.n	8003818 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	795b      	ldrb	r3, [r3, #5]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d101      	bne.n	800379e <HAL_DAC_ConfigChannel+0x2c>
 800379a:	2302      	movs	r3, #2
 800379c:	e03c      	b.n	8003818 <HAL_DAC_ConfigChannel+0xa6>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2201      	movs	r2, #1
 80037a2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2202      	movs	r2, #2
 80037a8:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f003 0310 	and.w	r3, r3, #16
 80037b8:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80037bc:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 80037c0:	43db      	mvns	r3, r3
 80037c2:	69ba      	ldr	r2, [r7, #24]
 80037c4:	4013      	ands	r3, r2
 80037c6:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f003 0310 	and.w	r3, r3, #16
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	6819      	ldr	r1, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f003 0310 	and.w	r3, r3, #16
 80037fa:	22c0      	movs	r2, #192	@ 0xc0
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	43da      	mvns	r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	400a      	ands	r2, r1
 8003808:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2201      	movs	r2, #1
 800380e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003816:	7ffb      	ldrb	r3, [r7, #31]
}
 8003818:	4618      	mov	r0, r3
 800381a:	3724      	adds	r7, #36	@ 0x24
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003830:	f7ff fe3c 	bl	80034ac <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d101      	bne.n	8003840 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e099      	b.n	8003974 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2202      	movs	r2, #2
 8003844:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f022 0201 	bic.w	r2, r2, #1
 800385e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003860:	e00f      	b.n	8003882 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003862:	f7ff fe23 	bl	80034ac <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b05      	cmp	r3, #5
 800386e:	d908      	bls.n	8003882 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2220      	movs	r2, #32
 8003874:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2203      	movs	r2, #3
 800387a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e078      	b.n	8003974 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1e8      	bne.n	8003862 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	4b38      	ldr	r3, [pc, #224]	@ (800397c <HAL_DMA_Init+0x158>)
 800389c:	4013      	ands	r3, r2
 800389e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a1b      	ldr	r3, [r3, #32]
 80038cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d107      	bne.n	80038ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e4:	4313      	orrs	r3, r2
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	f023 0307 	bic.w	r3, r3, #7
 8003902:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	4313      	orrs	r3, r2
 800390c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003912:	2b04      	cmp	r3, #4
 8003914:	d117      	bne.n	8003946 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	4313      	orrs	r3, r2
 800391e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00e      	beq.n	8003946 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 fa47 	bl	8003dbc <DMA_CheckFifoParam>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d008      	beq.n	8003946 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2240      	movs	r2, #64	@ 0x40
 8003938:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003942:	2301      	movs	r3, #1
 8003944:	e016      	b.n	8003974 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 f9fe 	bl	8003d50 <DMA_CalcBaseAndBitshift>
 8003954:	4603      	mov	r3, r0
 8003956:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800395c:	223f      	movs	r2, #63	@ 0x3f
 800395e:	409a      	lsls	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3718      	adds	r7, #24
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	f010803f 	.word	0xf010803f

08003980 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e050      	b.n	8003a34 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b02      	cmp	r3, #2
 800399c:	d101      	bne.n	80039a2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800399e:	2302      	movs	r3, #2
 80039a0:	e048      	b.n	8003a34 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 0201 	bic.w	r2, r2, #1
 80039b0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2200      	movs	r2, #0
 80039b8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2200      	movs	r2, #0
 80039c0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2200      	movs	r2, #0
 80039c8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2200      	movs	r2, #0
 80039d0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2200      	movs	r2, #0
 80039d8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2221      	movs	r2, #33	@ 0x21
 80039e0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f000 f9b4 	bl	8003d50 <DMA_CalcBaseAndBitshift>
 80039e8:	4603      	mov	r3, r0
 80039ea:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a14:	223f      	movs	r2, #63	@ 0x3f
 8003a16:	409a      	lsls	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003a44:	2300      	movs	r3, #0
 8003a46:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a48:	4b8e      	ldr	r3, [pc, #568]	@ (8003c84 <HAL_DMA_IRQHandler+0x248>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a8e      	ldr	r2, [pc, #568]	@ (8003c88 <HAL_DMA_IRQHandler+0x24c>)
 8003a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a52:	0a9b      	lsrs	r3, r3, #10
 8003a54:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a5a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a66:	2208      	movs	r2, #8
 8003a68:	409a      	lsls	r2, r3
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d01a      	beq.n	8003aa8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d013      	beq.n	8003aa8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f022 0204 	bic.w	r2, r2, #4
 8003a8e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a94:	2208      	movs	r2, #8
 8003a96:	409a      	lsls	r2, r3
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa0:	f043 0201 	orr.w	r2, r3, #1
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aac:	2201      	movs	r2, #1
 8003aae:	409a      	lsls	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d012      	beq.n	8003ade <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00b      	beq.n	8003ade <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aca:	2201      	movs	r2, #1
 8003acc:	409a      	lsls	r2, r3
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad6:	f043 0202 	orr.w	r2, r3, #2
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae2:	2204      	movs	r2, #4
 8003ae4:	409a      	lsls	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	4013      	ands	r3, r2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d012      	beq.n	8003b14 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00b      	beq.n	8003b14 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b00:	2204      	movs	r2, #4
 8003b02:	409a      	lsls	r2, r3
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b0c:	f043 0204 	orr.w	r2, r3, #4
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b18:	2210      	movs	r2, #16
 8003b1a:	409a      	lsls	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d043      	beq.n	8003bac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0308 	and.w	r3, r3, #8
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d03c      	beq.n	8003bac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b36:	2210      	movs	r2, #16
 8003b38:	409a      	lsls	r2, r3
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d018      	beq.n	8003b7e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d108      	bne.n	8003b6c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d024      	beq.n	8003bac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	4798      	blx	r3
 8003b6a:	e01f      	b.n	8003bac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d01b      	beq.n	8003bac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	4798      	blx	r3
 8003b7c:	e016      	b.n	8003bac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d107      	bne.n	8003b9c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 0208 	bic.w	r2, r2, #8
 8003b9a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d003      	beq.n	8003bac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb0:	2220      	movs	r2, #32
 8003bb2:	409a      	lsls	r2, r3
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f000 808f 	beq.w	8003cdc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0310 	and.w	r3, r3, #16
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f000 8087 	beq.w	8003cdc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	409a      	lsls	r2, r3
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b05      	cmp	r3, #5
 8003be4:	d136      	bne.n	8003c54 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 0216 	bic.w	r2, r2, #22
 8003bf4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	695a      	ldr	r2, [r3, #20]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c04:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d103      	bne.n	8003c16 <HAL_DMA_IRQHandler+0x1da>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d007      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f022 0208 	bic.w	r2, r2, #8
 8003c24:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c2a:	223f      	movs	r2, #63	@ 0x3f
 8003c2c:	409a      	lsls	r2, r3
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2201      	movs	r2, #1
 8003c36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d07e      	beq.n	8003d48 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	4798      	blx	r3
        }
        return;
 8003c52:	e079      	b.n	8003d48 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d01d      	beq.n	8003c9e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d10d      	bne.n	8003c8c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d031      	beq.n	8003cdc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	4798      	blx	r3
 8003c80:	e02c      	b.n	8003cdc <HAL_DMA_IRQHandler+0x2a0>
 8003c82:	bf00      	nop
 8003c84:	2000003c 	.word	0x2000003c
 8003c88:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d023      	beq.n	8003cdc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	4798      	blx	r3
 8003c9c:	e01e      	b.n	8003cdc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d10f      	bne.n	8003ccc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 0210 	bic.w	r2, r2, #16
 8003cba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d003      	beq.n	8003cdc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d032      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d022      	beq.n	8003d36 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2205      	movs	r2, #5
 8003cf4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f022 0201 	bic.w	r2, r2, #1
 8003d06:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	60bb      	str	r3, [r7, #8]
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d307      	bcc.n	8003d24 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1f2      	bne.n	8003d08 <HAL_DMA_IRQHandler+0x2cc>
 8003d22:	e000      	b.n	8003d26 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003d24:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d005      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	4798      	blx	r3
 8003d46:	e000      	b.n	8003d4a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003d48:	bf00      	nop
    }
  }
}
 8003d4a:	3718      	adds	r7, #24
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	3b10      	subs	r3, #16
 8003d60:	4a14      	ldr	r2, [pc, #80]	@ (8003db4 <DMA_CalcBaseAndBitshift+0x64>)
 8003d62:	fba2 2303 	umull	r2, r3, r2, r3
 8003d66:	091b      	lsrs	r3, r3, #4
 8003d68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d6a:	4a13      	ldr	r2, [pc, #76]	@ (8003db8 <DMA_CalcBaseAndBitshift+0x68>)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	4413      	add	r3, r2
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	461a      	mov	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2b03      	cmp	r3, #3
 8003d7c:	d909      	bls.n	8003d92 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d86:	f023 0303 	bic.w	r3, r3, #3
 8003d8a:	1d1a      	adds	r2, r3, #4
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d90:	e007      	b.n	8003da2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d9a:	f023 0303 	bic.w	r3, r3, #3
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3714      	adds	r7, #20
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	aaaaaaab 	.word	0xaaaaaaab
 8003db8:	080102e8 	.word	0x080102e8

08003dbc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dcc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d11f      	bne.n	8003e16 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	2b03      	cmp	r3, #3
 8003dda:	d856      	bhi.n	8003e8a <DMA_CheckFifoParam+0xce>
 8003ddc:	a201      	add	r2, pc, #4	@ (adr r2, 8003de4 <DMA_CheckFifoParam+0x28>)
 8003dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de2:	bf00      	nop
 8003de4:	08003df5 	.word	0x08003df5
 8003de8:	08003e07 	.word	0x08003e07
 8003dec:	08003df5 	.word	0x08003df5
 8003df0:	08003e8b 	.word	0x08003e8b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d046      	beq.n	8003e8e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e04:	e043      	b.n	8003e8e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e0a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003e0e:	d140      	bne.n	8003e92 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e14:	e03d      	b.n	8003e92 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e1e:	d121      	bne.n	8003e64 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	2b03      	cmp	r3, #3
 8003e24:	d837      	bhi.n	8003e96 <DMA_CheckFifoParam+0xda>
 8003e26:	a201      	add	r2, pc, #4	@ (adr r2, 8003e2c <DMA_CheckFifoParam+0x70>)
 8003e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e2c:	08003e3d 	.word	0x08003e3d
 8003e30:	08003e43 	.word	0x08003e43
 8003e34:	08003e3d 	.word	0x08003e3d
 8003e38:	08003e55 	.word	0x08003e55
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e40:	e030      	b.n	8003ea4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d025      	beq.n	8003e9a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e52:	e022      	b.n	8003e9a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e58:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003e5c:	d11f      	bne.n	8003e9e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e62:	e01c      	b.n	8003e9e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d903      	bls.n	8003e72 <DMA_CheckFifoParam+0xb6>
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	2b03      	cmp	r3, #3
 8003e6e:	d003      	beq.n	8003e78 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e70:	e018      	b.n	8003ea4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	73fb      	strb	r3, [r7, #15]
      break;
 8003e76:	e015      	b.n	8003ea4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d00e      	beq.n	8003ea2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	73fb      	strb	r3, [r7, #15]
      break;
 8003e88:	e00b      	b.n	8003ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8003e8a:	bf00      	nop
 8003e8c:	e00a      	b.n	8003ea4 <DMA_CheckFifoParam+0xe8>
      break;
 8003e8e:	bf00      	nop
 8003e90:	e008      	b.n	8003ea4 <DMA_CheckFifoParam+0xe8>
      break;
 8003e92:	bf00      	nop
 8003e94:	e006      	b.n	8003ea4 <DMA_CheckFifoParam+0xe8>
      break;
 8003e96:	bf00      	nop
 8003e98:	e004      	b.n	8003ea4 <DMA_CheckFifoParam+0xe8>
      break;
 8003e9a:	bf00      	nop
 8003e9c:	e002      	b.n	8003ea4 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e9e:	bf00      	nop
 8003ea0:	e000      	b.n	8003ea4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ea2:	bf00      	nop
    }
  } 
  
  return status; 
 8003ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop

08003eb4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e03b      	b.n	8003f3e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d106      	bne.n	8003ee0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f7fd fa36 	bl	800134c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f04:	f023 0107 	bic.w	r1, r3, #7
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689a      	ldr	r2, [r3, #8]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	430a      	orrs	r2, r1
 8003f12:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f1e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	68d1      	ldr	r1, [r2, #12]
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	6812      	ldr	r2, [r2, #0]
 8003f2a:	430b      	orrs	r3, r1
 8003f2c:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3708      	adds	r7, #8
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b086      	sub	sp, #24
 8003f4a:	af02      	add	r7, sp, #8
 8003f4c:	60f8      	str	r0, [r7, #12]
 8003f4e:	60b9      	str	r1, [r7, #8]
 8003f50:	607a      	str	r2, [r7, #4]
 8003f52:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d101      	bne.n	8003f62 <HAL_DMA2D_Start+0x1c>
 8003f5e:	2302      	movs	r3, #2
 8003f60:	e018      	b.n	8003f94 <HAL_DMA2D_Start+0x4e>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	9300      	str	r3, [sp, #0]
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	68b9      	ldr	r1, [r7, #8]
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	f000 f989 	bl	8004294 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f042 0201 	orr.w	r2, r2, #1
 8003f90:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003f92:	2300      	movs	r3, #0
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3710      	adds	r7, #16
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b086      	sub	sp, #24
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d056      	beq.n	8004066 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003fb8:	f7ff fa78 	bl	80034ac <HAL_GetTick>
 8003fbc:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003fbe:	e04b      	b.n	8004058 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d023      	beq.n	800401a <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f003 0320 	and.w	r3, r3, #32
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d005      	beq.n	8003fe8 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe0:	f043 0202 	orr.w	r2, r3, #2
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d005      	beq.n	8003ffe <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff6:	f043 0201 	orr.w	r2, r3, #1
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2221      	movs	r2, #33	@ 0x21
 8004004:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2204      	movs	r2, #4
 800400a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e0a5      	b.n	8004166 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004020:	d01a      	beq.n	8004058 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004022:	f7ff fa43 	bl	80034ac <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	429a      	cmp	r2, r3
 8004030:	d302      	bcc.n	8004038 <HAL_DMA2D_PollForTransfer+0x9c>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d10f      	bne.n	8004058 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800403c:	f043 0220 	orr.w	r2, r3, #32
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2203      	movs	r2, #3
 8004048:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e086      	b.n	8004166 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0ac      	beq.n	8003fc0 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	f003 0320 	and.w	r3, r3, #32
 8004070:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004078:	f003 0320 	and.w	r3, r3, #32
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	4313      	orrs	r3, r2
 8004080:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d061      	beq.n	800414c <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004088:	f7ff fa10 	bl	80034ac <HAL_GetTick>
 800408c:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800408e:	e056      	b.n	800413e <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d02e      	beq.n	8004100 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d005      	beq.n	80040b8 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b0:	f043 0204 	orr.w	r2, r3, #4
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f003 0320 	and.w	r3, r3, #32
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d005      	beq.n	80040ce <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c6:	f043 0202 	orr.w	r2, r3, #2
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d005      	beq.n	80040e4 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040dc:	f043 0201 	orr.w	r2, r3, #1
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2229      	movs	r2, #41	@ 0x29
 80040ea:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2204      	movs	r2, #4
 80040f0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e032      	b.n	8004166 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004106:	d01a      	beq.n	800413e <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004108:	f7ff f9d0 	bl	80034ac <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	683a      	ldr	r2, [r7, #0]
 8004114:	429a      	cmp	r2, r3
 8004116:	d302      	bcc.n	800411e <HAL_DMA2D_PollForTransfer+0x182>
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10f      	bne.n	800413e <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004122:	f043 0220 	orr.w	r2, r3, #32
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2203      	movs	r2, #3
 800412e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e013      	b.n	8004166 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f003 0310 	and.w	r3, r3, #16
 8004148:	2b00      	cmp	r3, #0
 800414a:	d0a1      	beq.n	8004090 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2212      	movs	r2, #18
 8004152:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3718      	adds	r7, #24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
	...

08004170 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004170:	b480      	push	{r7}
 8004172:	b087      	sub	sp, #28
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004188:	2b01      	cmp	r3, #1
 800418a:	d101      	bne.n	8004190 <HAL_DMA2D_ConfigLayer+0x20>
 800418c:	2302      	movs	r3, #2
 800418e:	e079      	b.n	8004284 <HAL_DMA2D_ConfigLayer+0x114>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2202      	movs	r2, #2
 800419c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	011b      	lsls	r3, r3, #4
 80041a4:	3318      	adds	r3, #24
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	4413      	add	r3, r2
 80041aa:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	685a      	ldr	r2, [r3, #4]
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	041b      	lsls	r3, r3, #16
 80041b6:	4313      	orrs	r3, r2
 80041b8:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80041ba:	4b35      	ldr	r3, [pc, #212]	@ (8004290 <HAL_DMA2D_ConfigLayer+0x120>)
 80041bc:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	2b0a      	cmp	r3, #10
 80041c4:	d003      	beq.n	80041ce <HAL_DMA2D_ConfigLayer+0x5e>
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	2b09      	cmp	r3, #9
 80041cc:	d107      	bne.n	80041de <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80041d6:	697a      	ldr	r2, [r7, #20]
 80041d8:	4313      	orrs	r3, r2
 80041da:	617b      	str	r3, [r7, #20]
 80041dc:	e005      	b.n	80041ea <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	061b      	lsls	r3, r3, #24
 80041e4:	697a      	ldr	r2, [r7, #20]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d120      	bne.n	8004232 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	43db      	mvns	r3, r3
 80041fa:	ea02 0103 	and.w	r1, r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	430a      	orrs	r2, r1
 8004206:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	693a      	ldr	r2, [r7, #16]
 800420e:	6812      	ldr	r2, [r2, #0]
 8004210:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	2b0a      	cmp	r3, #10
 8004218:	d003      	beq.n	8004222 <HAL_DMA2D_ConfigLayer+0xb2>
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	2b09      	cmp	r3, #9
 8004220:	d127      	bne.n	8004272 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	68da      	ldr	r2, [r3, #12]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800422e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004230:	e01f      	b.n	8004272 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	69da      	ldr	r2, [r3, #28]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	43db      	mvns	r3, r3
 800423c:	ea02 0103 	and.w	r1, r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	430a      	orrs	r2, r1
 8004248:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	6812      	ldr	r2, [r2, #0]
 8004252:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	2b0a      	cmp	r3, #10
 800425a:	d003      	beq.n	8004264 <HAL_DMA2D_ConfigLayer+0xf4>
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b09      	cmp	r3, #9
 8004262:	d106      	bne.n	8004272 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	68da      	ldr	r2, [r3, #12]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004270:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	371c      	adds	r7, #28
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	ff03000f 	.word	0xff03000f

08004294 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004294:	b480      	push	{r7}
 8004296:	b08b      	sub	sp, #44	@ 0x2c
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
 80042a0:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a8:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	041a      	lsls	r2, r3, #16
 80042b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b2:	431a      	orrs	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	430a      	orrs	r2, r1
 80042ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80042cc:	d174      	bne.n	80043b8 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80042d4:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80042dc:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80042e4:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d108      	bne.n	8004306 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	431a      	orrs	r2, r3
 80042fa:	6a3b      	ldr	r3, [r7, #32]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	4313      	orrs	r3, r2
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
 8004304:	e053      	b.n	80043ae <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d106      	bne.n	800431c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800430e:	69ba      	ldr	r2, [r7, #24]
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	4313      	orrs	r3, r2
 8004314:	697a      	ldr	r2, [r7, #20]
 8004316:	4313      	orrs	r3, r2
 8004318:	627b      	str	r3, [r7, #36]	@ 0x24
 800431a:	e048      	b.n	80043ae <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	2b02      	cmp	r3, #2
 8004322:	d111      	bne.n	8004348 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	0cdb      	lsrs	r3, r3, #19
 8004328:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	0a9b      	lsrs	r3, r3, #10
 800432e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	08db      	lsrs	r3, r3, #3
 8004334:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	015a      	lsls	r2, r3, #5
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	02db      	lsls	r3, r3, #11
 800433e:	4313      	orrs	r3, r2
 8004340:	697a      	ldr	r2, [r7, #20]
 8004342:	4313      	orrs	r3, r2
 8004344:	627b      	str	r3, [r7, #36]	@ 0x24
 8004346:	e032      	b.n	80043ae <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	2b03      	cmp	r3, #3
 800434e:	d117      	bne.n	8004380 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004350:	6a3b      	ldr	r3, [r7, #32]
 8004352:	0fdb      	lsrs	r3, r3, #31
 8004354:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	0cdb      	lsrs	r3, r3, #19
 800435a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	0adb      	lsrs	r3, r3, #11
 8004360:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	08db      	lsrs	r3, r3, #3
 8004366:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	015a      	lsls	r2, r3, #5
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	029b      	lsls	r3, r3, #10
 8004370:	431a      	orrs	r2, r3
 8004372:	6a3b      	ldr	r3, [r7, #32]
 8004374:	03db      	lsls	r3, r3, #15
 8004376:	4313      	orrs	r3, r2
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	4313      	orrs	r3, r2
 800437c:	627b      	str	r3, [r7, #36]	@ 0x24
 800437e:	e016      	b.n	80043ae <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004380:	6a3b      	ldr	r3, [r7, #32]
 8004382:	0f1b      	lsrs	r3, r3, #28
 8004384:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	0d1b      	lsrs	r3, r3, #20
 800438a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	0b1b      	lsrs	r3, r3, #12
 8004390:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	091b      	lsrs	r3, r3, #4
 8004396:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	011a      	lsls	r2, r3, #4
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	021b      	lsls	r3, r3, #8
 80043a0:	431a      	orrs	r2, r3
 80043a2:	6a3b      	ldr	r3, [r7, #32]
 80043a4:	031b      	lsls	r3, r3, #12
 80043a6:	4313      	orrs	r3, r2
 80043a8:	697a      	ldr	r2, [r7, #20]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043b4:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80043b6:	e003      	b.n	80043c0 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68ba      	ldr	r2, [r7, #8]
 80043be:	60da      	str	r2, [r3, #12]
}
 80043c0:	bf00      	nop
 80043c2:	372c      	adds	r7, #44	@ 0x2c
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b089      	sub	sp, #36	@ 0x24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043da:	2300      	movs	r3, #0
 80043dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80043de:	2300      	movs	r3, #0
 80043e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043e2:	2300      	movs	r3, #0
 80043e4:	61fb      	str	r3, [r7, #28]
 80043e6:	e177      	b.n	80046d8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043e8:	2201      	movs	r2, #1
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	4013      	ands	r3, r2
 80043fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80043fc:	693a      	ldr	r2, [r7, #16]
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	429a      	cmp	r2, r3
 8004402:	f040 8166 	bne.w	80046d2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f003 0303 	and.w	r3, r3, #3
 800440e:	2b01      	cmp	r3, #1
 8004410:	d005      	beq.n	800441e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800441a:	2b02      	cmp	r3, #2
 800441c:	d130      	bne.n	8004480 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	005b      	lsls	r3, r3, #1
 8004428:	2203      	movs	r2, #3
 800442a:	fa02 f303 	lsl.w	r3, r2, r3
 800442e:	43db      	mvns	r3, r3
 8004430:	69ba      	ldr	r2, [r7, #24]
 8004432:	4013      	ands	r3, r2
 8004434:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	68da      	ldr	r2, [r3, #12]
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	69ba      	ldr	r2, [r7, #24]
 8004444:	4313      	orrs	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	69ba      	ldr	r2, [r7, #24]
 800444c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004454:	2201      	movs	r2, #1
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	43db      	mvns	r3, r3
 800445e:	69ba      	ldr	r2, [r7, #24]
 8004460:	4013      	ands	r3, r2
 8004462:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	091b      	lsrs	r3, r3, #4
 800446a:	f003 0201 	and.w	r2, r3, #1
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	4313      	orrs	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f003 0303 	and.w	r3, r3, #3
 8004488:	2b03      	cmp	r3, #3
 800448a:	d017      	beq.n	80044bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	2203      	movs	r2, #3
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	43db      	mvns	r3, r3
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	4013      	ands	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	689a      	ldr	r2, [r3, #8]
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	69ba      	ldr	r2, [r7, #24]
 80044ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f003 0303 	and.w	r3, r3, #3
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d123      	bne.n	8004510 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	08da      	lsrs	r2, r3, #3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	3208      	adds	r2, #8
 80044d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	f003 0307 	and.w	r3, r3, #7
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	220f      	movs	r2, #15
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	43db      	mvns	r3, r3
 80044e6:	69ba      	ldr	r2, [r7, #24]
 80044e8:	4013      	ands	r3, r2
 80044ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	691a      	ldr	r2, [r3, #16]
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	f003 0307 	and.w	r3, r3, #7
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	fa02 f303 	lsl.w	r3, r2, r3
 80044fc:	69ba      	ldr	r2, [r7, #24]
 80044fe:	4313      	orrs	r3, r2
 8004500:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	08da      	lsrs	r2, r3, #3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	3208      	adds	r2, #8
 800450a:	69b9      	ldr	r1, [r7, #24]
 800450c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	005b      	lsls	r3, r3, #1
 800451a:	2203      	movs	r2, #3
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	43db      	mvns	r3, r3
 8004522:	69ba      	ldr	r2, [r7, #24]
 8004524:	4013      	ands	r3, r2
 8004526:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f003 0203 	and.w	r2, r3, #3
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	fa02 f303 	lsl.w	r3, r2, r3
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	4313      	orrs	r3, r2
 800453c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800454c:	2b00      	cmp	r3, #0
 800454e:	f000 80c0 	beq.w	80046d2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004552:	2300      	movs	r3, #0
 8004554:	60fb      	str	r3, [r7, #12]
 8004556:	4b66      	ldr	r3, [pc, #408]	@ (80046f0 <HAL_GPIO_Init+0x324>)
 8004558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800455a:	4a65      	ldr	r2, [pc, #404]	@ (80046f0 <HAL_GPIO_Init+0x324>)
 800455c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004560:	6453      	str	r3, [r2, #68]	@ 0x44
 8004562:	4b63      	ldr	r3, [pc, #396]	@ (80046f0 <HAL_GPIO_Init+0x324>)
 8004564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004566:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800456a:	60fb      	str	r3, [r7, #12]
 800456c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800456e:	4a61      	ldr	r2, [pc, #388]	@ (80046f4 <HAL_GPIO_Init+0x328>)
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	089b      	lsrs	r3, r3, #2
 8004574:	3302      	adds	r3, #2
 8004576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800457a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	f003 0303 	and.w	r3, r3, #3
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	220f      	movs	r2, #15
 8004586:	fa02 f303 	lsl.w	r3, r2, r3
 800458a:	43db      	mvns	r3, r3
 800458c:	69ba      	ldr	r2, [r7, #24]
 800458e:	4013      	ands	r3, r2
 8004590:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a58      	ldr	r2, [pc, #352]	@ (80046f8 <HAL_GPIO_Init+0x32c>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d037      	beq.n	800460a <HAL_GPIO_Init+0x23e>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a57      	ldr	r2, [pc, #348]	@ (80046fc <HAL_GPIO_Init+0x330>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d031      	beq.n	8004606 <HAL_GPIO_Init+0x23a>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a56      	ldr	r2, [pc, #344]	@ (8004700 <HAL_GPIO_Init+0x334>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d02b      	beq.n	8004602 <HAL_GPIO_Init+0x236>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a55      	ldr	r2, [pc, #340]	@ (8004704 <HAL_GPIO_Init+0x338>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d025      	beq.n	80045fe <HAL_GPIO_Init+0x232>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a54      	ldr	r2, [pc, #336]	@ (8004708 <HAL_GPIO_Init+0x33c>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d01f      	beq.n	80045fa <HAL_GPIO_Init+0x22e>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a53      	ldr	r2, [pc, #332]	@ (800470c <HAL_GPIO_Init+0x340>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d019      	beq.n	80045f6 <HAL_GPIO_Init+0x22a>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a52      	ldr	r2, [pc, #328]	@ (8004710 <HAL_GPIO_Init+0x344>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d013      	beq.n	80045f2 <HAL_GPIO_Init+0x226>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a51      	ldr	r2, [pc, #324]	@ (8004714 <HAL_GPIO_Init+0x348>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d00d      	beq.n	80045ee <HAL_GPIO_Init+0x222>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a50      	ldr	r2, [pc, #320]	@ (8004718 <HAL_GPIO_Init+0x34c>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d007      	beq.n	80045ea <HAL_GPIO_Init+0x21e>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a4f      	ldr	r2, [pc, #316]	@ (800471c <HAL_GPIO_Init+0x350>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d101      	bne.n	80045e6 <HAL_GPIO_Init+0x21a>
 80045e2:	2309      	movs	r3, #9
 80045e4:	e012      	b.n	800460c <HAL_GPIO_Init+0x240>
 80045e6:	230a      	movs	r3, #10
 80045e8:	e010      	b.n	800460c <HAL_GPIO_Init+0x240>
 80045ea:	2308      	movs	r3, #8
 80045ec:	e00e      	b.n	800460c <HAL_GPIO_Init+0x240>
 80045ee:	2307      	movs	r3, #7
 80045f0:	e00c      	b.n	800460c <HAL_GPIO_Init+0x240>
 80045f2:	2306      	movs	r3, #6
 80045f4:	e00a      	b.n	800460c <HAL_GPIO_Init+0x240>
 80045f6:	2305      	movs	r3, #5
 80045f8:	e008      	b.n	800460c <HAL_GPIO_Init+0x240>
 80045fa:	2304      	movs	r3, #4
 80045fc:	e006      	b.n	800460c <HAL_GPIO_Init+0x240>
 80045fe:	2303      	movs	r3, #3
 8004600:	e004      	b.n	800460c <HAL_GPIO_Init+0x240>
 8004602:	2302      	movs	r3, #2
 8004604:	e002      	b.n	800460c <HAL_GPIO_Init+0x240>
 8004606:	2301      	movs	r3, #1
 8004608:	e000      	b.n	800460c <HAL_GPIO_Init+0x240>
 800460a:	2300      	movs	r3, #0
 800460c:	69fa      	ldr	r2, [r7, #28]
 800460e:	f002 0203 	and.w	r2, r2, #3
 8004612:	0092      	lsls	r2, r2, #2
 8004614:	4093      	lsls	r3, r2
 8004616:	69ba      	ldr	r2, [r7, #24]
 8004618:	4313      	orrs	r3, r2
 800461a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800461c:	4935      	ldr	r1, [pc, #212]	@ (80046f4 <HAL_GPIO_Init+0x328>)
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	089b      	lsrs	r3, r3, #2
 8004622:	3302      	adds	r3, #2
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800462a:	4b3d      	ldr	r3, [pc, #244]	@ (8004720 <HAL_GPIO_Init+0x354>)
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	43db      	mvns	r3, r3
 8004634:	69ba      	ldr	r2, [r7, #24]
 8004636:	4013      	ands	r3, r2
 8004638:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d003      	beq.n	800464e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004646:	69ba      	ldr	r2, [r7, #24]
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	4313      	orrs	r3, r2
 800464c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800464e:	4a34      	ldr	r2, [pc, #208]	@ (8004720 <HAL_GPIO_Init+0x354>)
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004654:	4b32      	ldr	r3, [pc, #200]	@ (8004720 <HAL_GPIO_Init+0x354>)
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	43db      	mvns	r3, r3
 800465e:	69ba      	ldr	r2, [r7, #24]
 8004660:	4013      	ands	r3, r2
 8004662:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d003      	beq.n	8004678 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	4313      	orrs	r3, r2
 8004676:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004678:	4a29      	ldr	r2, [pc, #164]	@ (8004720 <HAL_GPIO_Init+0x354>)
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800467e:	4b28      	ldr	r3, [pc, #160]	@ (8004720 <HAL_GPIO_Init+0x354>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	43db      	mvns	r3, r3
 8004688:	69ba      	ldr	r2, [r7, #24]
 800468a:	4013      	ands	r3, r2
 800468c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d003      	beq.n	80046a2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800469a:	69ba      	ldr	r2, [r7, #24]
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	4313      	orrs	r3, r2
 80046a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046a2:	4a1f      	ldr	r2, [pc, #124]	@ (8004720 <HAL_GPIO_Init+0x354>)
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046a8:	4b1d      	ldr	r3, [pc, #116]	@ (8004720 <HAL_GPIO_Init+0x354>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	43db      	mvns	r3, r3
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	4013      	ands	r3, r2
 80046b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d003      	beq.n	80046cc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80046c4:	69ba      	ldr	r2, [r7, #24]
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046cc:	4a14      	ldr	r2, [pc, #80]	@ (8004720 <HAL_GPIO_Init+0x354>)
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	3301      	adds	r3, #1
 80046d6:	61fb      	str	r3, [r7, #28]
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	2b0f      	cmp	r3, #15
 80046dc:	f67f ae84 	bls.w	80043e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046e0:	bf00      	nop
 80046e2:	bf00      	nop
 80046e4:	3724      	adds	r7, #36	@ 0x24
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	40023800 	.word	0x40023800
 80046f4:	40013800 	.word	0x40013800
 80046f8:	40020000 	.word	0x40020000
 80046fc:	40020400 	.word	0x40020400
 8004700:	40020800 	.word	0x40020800
 8004704:	40020c00 	.word	0x40020c00
 8004708:	40021000 	.word	0x40021000
 800470c:	40021400 	.word	0x40021400
 8004710:	40021800 	.word	0x40021800
 8004714:	40021c00 	.word	0x40021c00
 8004718:	40022000 	.word	0x40022000
 800471c:	40022400 	.word	0x40022400
 8004720:	40013c00 	.word	0x40013c00

08004724 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004724:	b480      	push	{r7}
 8004726:	b087      	sub	sp, #28
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800472e:	2300      	movs	r3, #0
 8004730:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004732:	2300      	movs	r3, #0
 8004734:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004736:	2300      	movs	r3, #0
 8004738:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800473a:	2300      	movs	r3, #0
 800473c:	617b      	str	r3, [r7, #20]
 800473e:	e0d9      	b.n	80048f4 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004740:	2201      	movs	r2, #1
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	fa02 f303 	lsl.w	r3, r2, r3
 8004748:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800474a:	683a      	ldr	r2, [r7, #0]
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	4013      	ands	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004752:	68fa      	ldr	r2, [r7, #12]
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	429a      	cmp	r2, r3
 8004758:	f040 80c9 	bne.w	80048ee <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800475c:	4a6b      	ldr	r2, [pc, #428]	@ (800490c <HAL_GPIO_DeInit+0x1e8>)
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	089b      	lsrs	r3, r3, #2
 8004762:	3302      	adds	r3, #2
 8004764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004768:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	f003 0303 	and.w	r3, r3, #3
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	220f      	movs	r2, #15
 8004774:	fa02 f303 	lsl.w	r3, r2, r3
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	4013      	ands	r3, r2
 800477c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a63      	ldr	r2, [pc, #396]	@ (8004910 <HAL_GPIO_DeInit+0x1ec>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d037      	beq.n	80047f6 <HAL_GPIO_DeInit+0xd2>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a62      	ldr	r2, [pc, #392]	@ (8004914 <HAL_GPIO_DeInit+0x1f0>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d031      	beq.n	80047f2 <HAL_GPIO_DeInit+0xce>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a61      	ldr	r2, [pc, #388]	@ (8004918 <HAL_GPIO_DeInit+0x1f4>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d02b      	beq.n	80047ee <HAL_GPIO_DeInit+0xca>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a60      	ldr	r2, [pc, #384]	@ (800491c <HAL_GPIO_DeInit+0x1f8>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d025      	beq.n	80047ea <HAL_GPIO_DeInit+0xc6>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a5f      	ldr	r2, [pc, #380]	@ (8004920 <HAL_GPIO_DeInit+0x1fc>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d01f      	beq.n	80047e6 <HAL_GPIO_DeInit+0xc2>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a5e      	ldr	r2, [pc, #376]	@ (8004924 <HAL_GPIO_DeInit+0x200>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d019      	beq.n	80047e2 <HAL_GPIO_DeInit+0xbe>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a5d      	ldr	r2, [pc, #372]	@ (8004928 <HAL_GPIO_DeInit+0x204>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d013      	beq.n	80047de <HAL_GPIO_DeInit+0xba>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a5c      	ldr	r2, [pc, #368]	@ (800492c <HAL_GPIO_DeInit+0x208>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d00d      	beq.n	80047da <HAL_GPIO_DeInit+0xb6>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a5b      	ldr	r2, [pc, #364]	@ (8004930 <HAL_GPIO_DeInit+0x20c>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d007      	beq.n	80047d6 <HAL_GPIO_DeInit+0xb2>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a5a      	ldr	r2, [pc, #360]	@ (8004934 <HAL_GPIO_DeInit+0x210>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d101      	bne.n	80047d2 <HAL_GPIO_DeInit+0xae>
 80047ce:	2309      	movs	r3, #9
 80047d0:	e012      	b.n	80047f8 <HAL_GPIO_DeInit+0xd4>
 80047d2:	230a      	movs	r3, #10
 80047d4:	e010      	b.n	80047f8 <HAL_GPIO_DeInit+0xd4>
 80047d6:	2308      	movs	r3, #8
 80047d8:	e00e      	b.n	80047f8 <HAL_GPIO_DeInit+0xd4>
 80047da:	2307      	movs	r3, #7
 80047dc:	e00c      	b.n	80047f8 <HAL_GPIO_DeInit+0xd4>
 80047de:	2306      	movs	r3, #6
 80047e0:	e00a      	b.n	80047f8 <HAL_GPIO_DeInit+0xd4>
 80047e2:	2305      	movs	r3, #5
 80047e4:	e008      	b.n	80047f8 <HAL_GPIO_DeInit+0xd4>
 80047e6:	2304      	movs	r3, #4
 80047e8:	e006      	b.n	80047f8 <HAL_GPIO_DeInit+0xd4>
 80047ea:	2303      	movs	r3, #3
 80047ec:	e004      	b.n	80047f8 <HAL_GPIO_DeInit+0xd4>
 80047ee:	2302      	movs	r3, #2
 80047f0:	e002      	b.n	80047f8 <HAL_GPIO_DeInit+0xd4>
 80047f2:	2301      	movs	r3, #1
 80047f4:	e000      	b.n	80047f8 <HAL_GPIO_DeInit+0xd4>
 80047f6:	2300      	movs	r3, #0
 80047f8:	697a      	ldr	r2, [r7, #20]
 80047fa:	f002 0203 	and.w	r2, r2, #3
 80047fe:	0092      	lsls	r2, r2, #2
 8004800:	4093      	lsls	r3, r2
 8004802:	68ba      	ldr	r2, [r7, #8]
 8004804:	429a      	cmp	r2, r3
 8004806:	d132      	bne.n	800486e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004808:	4b4b      	ldr	r3, [pc, #300]	@ (8004938 <HAL_GPIO_DeInit+0x214>)
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	43db      	mvns	r3, r3
 8004810:	4949      	ldr	r1, [pc, #292]	@ (8004938 <HAL_GPIO_DeInit+0x214>)
 8004812:	4013      	ands	r3, r2
 8004814:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004816:	4b48      	ldr	r3, [pc, #288]	@ (8004938 <HAL_GPIO_DeInit+0x214>)
 8004818:	685a      	ldr	r2, [r3, #4]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	43db      	mvns	r3, r3
 800481e:	4946      	ldr	r1, [pc, #280]	@ (8004938 <HAL_GPIO_DeInit+0x214>)
 8004820:	4013      	ands	r3, r2
 8004822:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004824:	4b44      	ldr	r3, [pc, #272]	@ (8004938 <HAL_GPIO_DeInit+0x214>)
 8004826:	68da      	ldr	r2, [r3, #12]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	43db      	mvns	r3, r3
 800482c:	4942      	ldr	r1, [pc, #264]	@ (8004938 <HAL_GPIO_DeInit+0x214>)
 800482e:	4013      	ands	r3, r2
 8004830:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004832:	4b41      	ldr	r3, [pc, #260]	@ (8004938 <HAL_GPIO_DeInit+0x214>)
 8004834:	689a      	ldr	r2, [r3, #8]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	43db      	mvns	r3, r3
 800483a:	493f      	ldr	r1, [pc, #252]	@ (8004938 <HAL_GPIO_DeInit+0x214>)
 800483c:	4013      	ands	r3, r2
 800483e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	f003 0303 	and.w	r3, r3, #3
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	220f      	movs	r2, #15
 800484a:	fa02 f303 	lsl.w	r3, r2, r3
 800484e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004850:	4a2e      	ldr	r2, [pc, #184]	@ (800490c <HAL_GPIO_DeInit+0x1e8>)
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	089b      	lsrs	r3, r3, #2
 8004856:	3302      	adds	r3, #2
 8004858:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	43da      	mvns	r2, r3
 8004860:	482a      	ldr	r0, [pc, #168]	@ (800490c <HAL_GPIO_DeInit+0x1e8>)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	089b      	lsrs	r3, r3, #2
 8004866:	400a      	ands	r2, r1
 8004868:	3302      	adds	r3, #2
 800486a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	005b      	lsls	r3, r3, #1
 8004876:	2103      	movs	r1, #3
 8004878:	fa01 f303 	lsl.w	r3, r1, r3
 800487c:	43db      	mvns	r3, r3
 800487e:	401a      	ands	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	08da      	lsrs	r2, r3, #3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	3208      	adds	r2, #8
 800488c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	220f      	movs	r2, #15
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	43db      	mvns	r3, r3
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	08d2      	lsrs	r2, r2, #3
 80048a4:	4019      	ands	r1, r3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	3208      	adds	r2, #8
 80048aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68da      	ldr	r2, [r3, #12]
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	2103      	movs	r1, #3
 80048b8:	fa01 f303 	lsl.w	r3, r1, r3
 80048bc:	43db      	mvns	r3, r3
 80048be:	401a      	ands	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	2101      	movs	r1, #1
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	fa01 f303 	lsl.w	r3, r1, r3
 80048d0:	43db      	mvns	r3, r3
 80048d2:	401a      	ands	r2, r3
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689a      	ldr	r2, [r3, #8]
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	005b      	lsls	r3, r3, #1
 80048e0:	2103      	movs	r1, #3
 80048e2:	fa01 f303 	lsl.w	r3, r1, r3
 80048e6:	43db      	mvns	r3, r3
 80048e8:	401a      	ands	r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	3301      	adds	r3, #1
 80048f2:	617b      	str	r3, [r7, #20]
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	2b0f      	cmp	r3, #15
 80048f8:	f67f af22 	bls.w	8004740 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80048fc:	bf00      	nop
 80048fe:	bf00      	nop
 8004900:	371c      	adds	r7, #28
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	40013800 	.word	0x40013800
 8004910:	40020000 	.word	0x40020000
 8004914:	40020400 	.word	0x40020400
 8004918:	40020800 	.word	0x40020800
 800491c:	40020c00 	.word	0x40020c00
 8004920:	40021000 	.word	0x40021000
 8004924:	40021400 	.word	0x40021400
 8004928:	40021800 	.word	0x40021800
 800492c:	40021c00 	.word	0x40021c00
 8004930:	40022000 	.word	0x40022000
 8004934:	40022400 	.word	0x40022400
 8004938:	40013c00 	.word	0x40013c00

0800493c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	460b      	mov	r3, r1
 8004946:	807b      	strh	r3, [r7, #2]
 8004948:	4613      	mov	r3, r2
 800494a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800494c:	787b      	ldrb	r3, [r7, #1]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d003      	beq.n	800495a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004952:	887a      	ldrh	r2, [r7, #2]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004958:	e003      	b.n	8004962 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800495a:	887b      	ldrh	r3, [r7, #2]
 800495c:	041a      	lsls	r2, r3, #16
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	619a      	str	r2, [r3, #24]
}
 8004962:	bf00      	nop
 8004964:	370c      	adds	r7, #12
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
	...

08004970 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e12b      	b.n	8004bda <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	d106      	bne.n	800499c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f7fc fcfa 	bl	8001390 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2224      	movs	r2, #36	@ 0x24
 80049a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f022 0201 	bic.w	r2, r2, #1
 80049b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80049d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80049d4:	f003 f98e 	bl	8007cf4 <HAL_RCC_GetPCLK1Freq>
 80049d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	4a81      	ldr	r2, [pc, #516]	@ (8004be4 <HAL_I2C_Init+0x274>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d807      	bhi.n	80049f4 <HAL_I2C_Init+0x84>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	4a80      	ldr	r2, [pc, #512]	@ (8004be8 <HAL_I2C_Init+0x278>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	bf94      	ite	ls
 80049ec:	2301      	movls	r3, #1
 80049ee:	2300      	movhi	r3, #0
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	e006      	b.n	8004a02 <HAL_I2C_Init+0x92>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	4a7d      	ldr	r2, [pc, #500]	@ (8004bec <HAL_I2C_Init+0x27c>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	bf94      	ite	ls
 80049fc:	2301      	movls	r3, #1
 80049fe:	2300      	movhi	r3, #0
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e0e7      	b.n	8004bda <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	4a78      	ldr	r2, [pc, #480]	@ (8004bf0 <HAL_I2C_Init+0x280>)
 8004a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a12:	0c9b      	lsrs	r3, r3, #18
 8004a14:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	4a6a      	ldr	r2, [pc, #424]	@ (8004be4 <HAL_I2C_Init+0x274>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d802      	bhi.n	8004a44 <HAL_I2C_Init+0xd4>
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	3301      	adds	r3, #1
 8004a42:	e009      	b.n	8004a58 <HAL_I2C_Init+0xe8>
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004a4a:	fb02 f303 	mul.w	r3, r2, r3
 8004a4e:	4a69      	ldr	r2, [pc, #420]	@ (8004bf4 <HAL_I2C_Init+0x284>)
 8004a50:	fba2 2303 	umull	r2, r3, r2, r3
 8004a54:	099b      	lsrs	r3, r3, #6
 8004a56:	3301      	adds	r3, #1
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	6812      	ldr	r2, [r2, #0]
 8004a5c:	430b      	orrs	r3, r1
 8004a5e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004a6a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	495c      	ldr	r1, [pc, #368]	@ (8004be4 <HAL_I2C_Init+0x274>)
 8004a74:	428b      	cmp	r3, r1
 8004a76:	d819      	bhi.n	8004aac <HAL_I2C_Init+0x13c>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	1e59      	subs	r1, r3, #1
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a86:	1c59      	adds	r1, r3, #1
 8004a88:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a8c:	400b      	ands	r3, r1
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00a      	beq.n	8004aa8 <HAL_I2C_Init+0x138>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	1e59      	subs	r1, r3, #1
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	005b      	lsls	r3, r3, #1
 8004a9c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004aa0:	3301      	adds	r3, #1
 8004aa2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aa6:	e051      	b.n	8004b4c <HAL_I2C_Init+0x1dc>
 8004aa8:	2304      	movs	r3, #4
 8004aaa:	e04f      	b.n	8004b4c <HAL_I2C_Init+0x1dc>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d111      	bne.n	8004ad8 <HAL_I2C_Init+0x168>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	1e58      	subs	r0, r3, #1
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6859      	ldr	r1, [r3, #4]
 8004abc:	460b      	mov	r3, r1
 8004abe:	005b      	lsls	r3, r3, #1
 8004ac0:	440b      	add	r3, r1
 8004ac2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	bf0c      	ite	eq
 8004ad0:	2301      	moveq	r3, #1
 8004ad2:	2300      	movne	r3, #0
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	e012      	b.n	8004afe <HAL_I2C_Init+0x18e>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	1e58      	subs	r0, r3, #1
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6859      	ldr	r1, [r3, #4]
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	440b      	add	r3, r1
 8004ae6:	0099      	lsls	r1, r3, #2
 8004ae8:	440b      	add	r3, r1
 8004aea:	fbb0 f3f3 	udiv	r3, r0, r3
 8004aee:	3301      	adds	r3, #1
 8004af0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	bf0c      	ite	eq
 8004af8:	2301      	moveq	r3, #1
 8004afa:	2300      	movne	r3, #0
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d001      	beq.n	8004b06 <HAL_I2C_Init+0x196>
 8004b02:	2301      	movs	r3, #1
 8004b04:	e022      	b.n	8004b4c <HAL_I2C_Init+0x1dc>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d10e      	bne.n	8004b2c <HAL_I2C_Init+0x1bc>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	1e58      	subs	r0, r3, #1
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6859      	ldr	r1, [r3, #4]
 8004b16:	460b      	mov	r3, r1
 8004b18:	005b      	lsls	r3, r3, #1
 8004b1a:	440b      	add	r3, r1
 8004b1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b20:	3301      	adds	r3, #1
 8004b22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b2a:	e00f      	b.n	8004b4c <HAL_I2C_Init+0x1dc>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	1e58      	subs	r0, r3, #1
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6859      	ldr	r1, [r3, #4]
 8004b34:	460b      	mov	r3, r1
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	440b      	add	r3, r1
 8004b3a:	0099      	lsls	r1, r3, #2
 8004b3c:	440b      	add	r3, r1
 8004b3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b42:	3301      	adds	r3, #1
 8004b44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b4c:	6879      	ldr	r1, [r7, #4]
 8004b4e:	6809      	ldr	r1, [r1, #0]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	69da      	ldr	r2, [r3, #28]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	431a      	orrs	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004b7a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	6911      	ldr	r1, [r2, #16]
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	68d2      	ldr	r2, [r2, #12]
 8004b86:	4311      	orrs	r1, r2
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	6812      	ldr	r2, [r2, #0]
 8004b8c:	430b      	orrs	r3, r1
 8004b8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	695a      	ldr	r2, [r3, #20]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	431a      	orrs	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f042 0201 	orr.w	r2, r2, #1
 8004bba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2220      	movs	r2, #32
 8004bc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004bd8:	2300      	movs	r3, #0
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3710      	adds	r7, #16
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	000186a0 	.word	0x000186a0
 8004be8:	001e847f 	.word	0x001e847f
 8004bec:	003d08ff 	.word	0x003d08ff
 8004bf0:	431bde83 	.word	0x431bde83
 8004bf4:	10624dd3 	.word	0x10624dd3

08004bf8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b088      	sub	sp, #32
 8004bfc:	af02      	add	r7, sp, #8
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	4608      	mov	r0, r1
 8004c02:	4611      	mov	r1, r2
 8004c04:	461a      	mov	r2, r3
 8004c06:	4603      	mov	r3, r0
 8004c08:	817b      	strh	r3, [r7, #10]
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	813b      	strh	r3, [r7, #8]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c12:	f7fe fc4b 	bl	80034ac <HAL_GetTick>
 8004c16:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b20      	cmp	r3, #32
 8004c22:	f040 80d9 	bne.w	8004dd8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	9300      	str	r3, [sp, #0]
 8004c2a:	2319      	movs	r3, #25
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	496d      	ldr	r1, [pc, #436]	@ (8004de4 <HAL_I2C_Mem_Write+0x1ec>)
 8004c30:	68f8      	ldr	r0, [r7, #12]
 8004c32:	f000 fc8b 	bl	800554c <I2C_WaitOnFlagUntilTimeout>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d001      	beq.n	8004c40 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e0cc      	b.n	8004dda <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d101      	bne.n	8004c4e <HAL_I2C_Mem_Write+0x56>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e0c5      	b.n	8004dda <HAL_I2C_Mem_Write+0x1e2>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0301 	and.w	r3, r3, #1
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d007      	beq.n	8004c74 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f042 0201 	orr.w	r2, r2, #1
 8004c72:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c82:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2221      	movs	r2, #33	@ 0x21
 8004c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2240      	movs	r2, #64	@ 0x40
 8004c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2200      	movs	r2, #0
 8004c98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6a3a      	ldr	r2, [r7, #32]
 8004c9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004ca4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	4a4d      	ldr	r2, [pc, #308]	@ (8004de8 <HAL_I2C_Mem_Write+0x1f0>)
 8004cb4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cb6:	88f8      	ldrh	r0, [r7, #6]
 8004cb8:	893a      	ldrh	r2, [r7, #8]
 8004cba:	8979      	ldrh	r1, [r7, #10]
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	9301      	str	r3, [sp, #4]
 8004cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc2:	9300      	str	r3, [sp, #0]
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f000 fac2 	bl	8005250 <I2C_RequestMemoryWrite>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d052      	beq.n	8004d78 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e081      	b.n	8004dda <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f000 fd50 	bl	8005780 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00d      	beq.n	8004d02 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cea:	2b04      	cmp	r3, #4
 8004cec:	d107      	bne.n	8004cfe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cfc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e06b      	b.n	8004dda <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d06:	781a      	ldrb	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d12:	1c5a      	adds	r2, r3, #1
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	b29a      	uxth	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	695b      	ldr	r3, [r3, #20]
 8004d38:	f003 0304 	and.w	r3, r3, #4
 8004d3c:	2b04      	cmp	r3, #4
 8004d3e:	d11b      	bne.n	8004d78 <HAL_I2C_Mem_Write+0x180>
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d017      	beq.n	8004d78 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4c:	781a      	ldrb	r2, [r3, #0]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d58:	1c5a      	adds	r2, r3, #1
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d62:	3b01      	subs	r3, #1
 8004d64:	b29a      	uxth	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	3b01      	subs	r3, #1
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d1aa      	bne.n	8004cd6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d80:	697a      	ldr	r2, [r7, #20]
 8004d82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f000 fd43 	bl	8005810 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00d      	beq.n	8004dac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d94:	2b04      	cmp	r3, #4
 8004d96:	d107      	bne.n	8004da8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004da6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e016      	b.n	8004dda <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2220      	movs	r2, #32
 8004dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	e000      	b.n	8004dda <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004dd8:	2302      	movs	r3, #2
  }
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3718      	adds	r7, #24
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	00100002 	.word	0x00100002
 8004de8:	ffff0000 	.word	0xffff0000

08004dec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b08c      	sub	sp, #48	@ 0x30
 8004df0:	af02      	add	r7, sp, #8
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	4608      	mov	r0, r1
 8004df6:	4611      	mov	r1, r2
 8004df8:	461a      	mov	r2, r3
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	817b      	strh	r3, [r7, #10]
 8004dfe:	460b      	mov	r3, r1
 8004e00:	813b      	strh	r3, [r7, #8]
 8004e02:	4613      	mov	r3, r2
 8004e04:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e06:	f7fe fb51 	bl	80034ac <HAL_GetTick>
 8004e0a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	2b20      	cmp	r3, #32
 8004e16:	f040 8214 	bne.w	8005242 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1c:	9300      	str	r3, [sp, #0]
 8004e1e:	2319      	movs	r3, #25
 8004e20:	2201      	movs	r2, #1
 8004e22:	497b      	ldr	r1, [pc, #492]	@ (8005010 <HAL_I2C_Mem_Read+0x224>)
 8004e24:	68f8      	ldr	r0, [r7, #12]
 8004e26:	f000 fb91 	bl	800554c <I2C_WaitOnFlagUntilTimeout>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d001      	beq.n	8004e34 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004e30:	2302      	movs	r3, #2
 8004e32:	e207      	b.n	8005244 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d101      	bne.n	8004e42 <HAL_I2C_Mem_Read+0x56>
 8004e3e:	2302      	movs	r3, #2
 8004e40:	e200      	b.n	8005244 <HAL_I2C_Mem_Read+0x458>
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d007      	beq.n	8004e68 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f042 0201 	orr.w	r2, r2, #1
 8004e66:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e76:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2222      	movs	r2, #34	@ 0x22
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2240      	movs	r2, #64	@ 0x40
 8004e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e92:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004e98:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e9e:	b29a      	uxth	r2, r3
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	4a5b      	ldr	r2, [pc, #364]	@ (8005014 <HAL_I2C_Mem_Read+0x228>)
 8004ea8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004eaa:	88f8      	ldrh	r0, [r7, #6]
 8004eac:	893a      	ldrh	r2, [r7, #8]
 8004eae:	8979      	ldrh	r1, [r7, #10]
 8004eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb2:	9301      	str	r3, [sp, #4]
 8004eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eb6:	9300      	str	r3, [sp, #0]
 8004eb8:	4603      	mov	r3, r0
 8004eba:	68f8      	ldr	r0, [r7, #12]
 8004ebc:	f000 fa5e 	bl	800537c <I2C_RequestMemoryRead>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d001      	beq.n	8004eca <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e1bc      	b.n	8005244 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d113      	bne.n	8004efa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	623b      	str	r3, [r7, #32]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	623b      	str	r3, [r7, #32]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	699b      	ldr	r3, [r3, #24]
 8004ee4:	623b      	str	r3, [r7, #32]
 8004ee6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ef6:	601a      	str	r2, [r3, #0]
 8004ef8:	e190      	b.n	800521c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d11b      	bne.n	8004f3a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f12:	2300      	movs	r3, #0
 8004f14:	61fb      	str	r3, [r7, #28]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	695b      	ldr	r3, [r3, #20]
 8004f1c:	61fb      	str	r3, [r7, #28]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	699b      	ldr	r3, [r3, #24]
 8004f24:	61fb      	str	r3, [r7, #28]
 8004f26:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f36:	601a      	str	r2, [r3, #0]
 8004f38:	e170      	b.n	800521c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d11b      	bne.n	8004f7a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f50:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f62:	2300      	movs	r3, #0
 8004f64:	61bb      	str	r3, [r7, #24]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	695b      	ldr	r3, [r3, #20]
 8004f6c:	61bb      	str	r3, [r7, #24]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	699b      	ldr	r3, [r3, #24]
 8004f74:	61bb      	str	r3, [r7, #24]
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	e150      	b.n	800521c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	617b      	str	r3, [r7, #20]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	617b      	str	r3, [r7, #20]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	699b      	ldr	r3, [r3, #24]
 8004f8c:	617b      	str	r3, [r7, #20]
 8004f8e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f90:	e144      	b.n	800521c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f96:	2b03      	cmp	r3, #3
 8004f98:	f200 80f1 	bhi.w	800517e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d123      	bne.n	8004fec <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fa6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f000 fc79 	bl	80058a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d001      	beq.n	8004fb8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e145      	b.n	8005244 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	691a      	ldr	r2, [r3, #16]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc2:	b2d2      	uxtb	r2, r2
 8004fc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fca:	1c5a      	adds	r2, r3, #1
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fd4:	3b01      	subs	r3, #1
 8004fd6:	b29a      	uxth	r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	b29a      	uxth	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004fea:	e117      	b.n	800521c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d14e      	bne.n	8005092 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff6:	9300      	str	r3, [sp, #0]
 8004ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	4906      	ldr	r1, [pc, #24]	@ (8005018 <HAL_I2C_Mem_Read+0x22c>)
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f000 faa4 	bl	800554c <I2C_WaitOnFlagUntilTimeout>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d008      	beq.n	800501c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e11a      	b.n	8005244 <HAL_I2C_Mem_Read+0x458>
 800500e:	bf00      	nop
 8005010:	00100002 	.word	0x00100002
 8005014:	ffff0000 	.word	0xffff0000
 8005018:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800502a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	691a      	ldr	r2, [r3, #16]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005036:	b2d2      	uxtb	r2, r2
 8005038:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503e:	1c5a      	adds	r2, r3, #1
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005048:	3b01      	subs	r3, #1
 800504a:	b29a      	uxth	r2, r3
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005054:	b29b      	uxth	r3, r3
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	691a      	ldr	r2, [r3, #16]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005068:	b2d2      	uxtb	r2, r2
 800506a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005070:	1c5a      	adds	r2, r3, #1
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800507a:	3b01      	subs	r3, #1
 800507c:	b29a      	uxth	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005086:	b29b      	uxth	r3, r3
 8005088:	3b01      	subs	r3, #1
 800508a:	b29a      	uxth	r2, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005090:	e0c4      	b.n	800521c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005098:	2200      	movs	r2, #0
 800509a:	496c      	ldr	r1, [pc, #432]	@ (800524c <HAL_I2C_Mem_Read+0x460>)
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f000 fa55 	bl	800554c <I2C_WaitOnFlagUntilTimeout>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d001      	beq.n	80050ac <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e0cb      	b.n	8005244 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	691a      	ldr	r2, [r3, #16]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c6:	b2d2      	uxtb	r2, r2
 80050c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ce:	1c5a      	adds	r2, r3, #1
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050d8:	3b01      	subs	r3, #1
 80050da:	b29a      	uxth	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	3b01      	subs	r3, #1
 80050e8:	b29a      	uxth	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f0:	9300      	str	r3, [sp, #0]
 80050f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f4:	2200      	movs	r2, #0
 80050f6:	4955      	ldr	r1, [pc, #340]	@ (800524c <HAL_I2C_Mem_Read+0x460>)
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f000 fa27 	bl	800554c <I2C_WaitOnFlagUntilTimeout>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d001      	beq.n	8005108 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e09d      	b.n	8005244 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005116:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	691a      	ldr	r2, [r3, #16]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005122:	b2d2      	uxtb	r2, r2
 8005124:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512a:	1c5a      	adds	r2, r3, #1
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005134:	3b01      	subs	r3, #1
 8005136:	b29a      	uxth	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005140:	b29b      	uxth	r3, r3
 8005142:	3b01      	subs	r3, #1
 8005144:	b29a      	uxth	r2, r3
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	691a      	ldr	r2, [r3, #16]
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005154:	b2d2      	uxtb	r2, r2
 8005156:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515c:	1c5a      	adds	r2, r3, #1
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005166:	3b01      	subs	r3, #1
 8005168:	b29a      	uxth	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005172:	b29b      	uxth	r3, r3
 8005174:	3b01      	subs	r3, #1
 8005176:	b29a      	uxth	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800517c:	e04e      	b.n	800521c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800517e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005180:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 fb8c 	bl	80058a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e058      	b.n	8005244 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	691a      	ldr	r2, [r3, #16]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519c:	b2d2      	uxtb	r2, r2
 800519e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a4:	1c5a      	adds	r2, r3, #1
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ae:	3b01      	subs	r3, #1
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	695b      	ldr	r3, [r3, #20]
 80051ca:	f003 0304 	and.w	r3, r3, #4
 80051ce:	2b04      	cmp	r3, #4
 80051d0:	d124      	bne.n	800521c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051d6:	2b03      	cmp	r3, #3
 80051d8:	d107      	bne.n	80051ea <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051e8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	691a      	ldr	r2, [r3, #16]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f4:	b2d2      	uxtb	r2, r2
 80051f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fc:	1c5a      	adds	r2, r3, #1
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005206:	3b01      	subs	r3, #1
 8005208:	b29a      	uxth	r2, r3
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005212:	b29b      	uxth	r3, r3
 8005214:	3b01      	subs	r3, #1
 8005216:	b29a      	uxth	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005220:	2b00      	cmp	r3, #0
 8005222:	f47f aeb6 	bne.w	8004f92 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2220      	movs	r2, #32
 800522a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800523e:	2300      	movs	r3, #0
 8005240:	e000      	b.n	8005244 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005242:	2302      	movs	r3, #2
  }
}
 8005244:	4618      	mov	r0, r3
 8005246:	3728      	adds	r7, #40	@ 0x28
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	00010004 	.word	0x00010004

08005250 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b088      	sub	sp, #32
 8005254:	af02      	add	r7, sp, #8
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	4608      	mov	r0, r1
 800525a:	4611      	mov	r1, r2
 800525c:	461a      	mov	r2, r3
 800525e:	4603      	mov	r3, r0
 8005260:	817b      	strh	r3, [r7, #10]
 8005262:	460b      	mov	r3, r1
 8005264:	813b      	strh	r3, [r7, #8]
 8005266:	4613      	mov	r3, r2
 8005268:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005278:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527c:	9300      	str	r3, [sp, #0]
 800527e:	6a3b      	ldr	r3, [r7, #32]
 8005280:	2200      	movs	r2, #0
 8005282:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f000 f960 	bl	800554c <I2C_WaitOnFlagUntilTimeout>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00d      	beq.n	80052ae <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800529c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052a0:	d103      	bne.n	80052aa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e05f      	b.n	800536e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80052ae:	897b      	ldrh	r3, [r7, #10]
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	461a      	mov	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80052bc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c0:	6a3a      	ldr	r2, [r7, #32]
 80052c2:	492d      	ldr	r1, [pc, #180]	@ (8005378 <I2C_RequestMemoryWrite+0x128>)
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f000 f9bb 	bl	8005640 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e04c      	b.n	800536e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052d4:	2300      	movs	r3, #0
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	617b      	str	r3, [r7, #20]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	617b      	str	r3, [r7, #20]
 80052e8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ec:	6a39      	ldr	r1, [r7, #32]
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f000 fa46 	bl	8005780 <I2C_WaitOnTXEFlagUntilTimeout>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00d      	beq.n	8005316 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fe:	2b04      	cmp	r3, #4
 8005300:	d107      	bne.n	8005312 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005310:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e02b      	b.n	800536e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005316:	88fb      	ldrh	r3, [r7, #6]
 8005318:	2b01      	cmp	r3, #1
 800531a:	d105      	bne.n	8005328 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800531c:	893b      	ldrh	r3, [r7, #8]
 800531e:	b2da      	uxtb	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	611a      	str	r2, [r3, #16]
 8005326:	e021      	b.n	800536c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005328:	893b      	ldrh	r3, [r7, #8]
 800532a:	0a1b      	lsrs	r3, r3, #8
 800532c:	b29b      	uxth	r3, r3
 800532e:	b2da      	uxtb	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005338:	6a39      	ldr	r1, [r7, #32]
 800533a:	68f8      	ldr	r0, [r7, #12]
 800533c:	f000 fa20 	bl	8005780 <I2C_WaitOnTXEFlagUntilTimeout>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d00d      	beq.n	8005362 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534a:	2b04      	cmp	r3, #4
 800534c:	d107      	bne.n	800535e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800535c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e005      	b.n	800536e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005362:	893b      	ldrh	r3, [r7, #8]
 8005364:	b2da      	uxtb	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	3718      	adds	r7, #24
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	00010002 	.word	0x00010002

0800537c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b088      	sub	sp, #32
 8005380:	af02      	add	r7, sp, #8
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	4608      	mov	r0, r1
 8005386:	4611      	mov	r1, r2
 8005388:	461a      	mov	r2, r3
 800538a:	4603      	mov	r3, r0
 800538c:	817b      	strh	r3, [r7, #10]
 800538e:	460b      	mov	r3, r1
 8005390:	813b      	strh	r3, [r7, #8]
 8005392:	4613      	mov	r3, r2
 8005394:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053a4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053b4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b8:	9300      	str	r3, [sp, #0]
 80053ba:	6a3b      	ldr	r3, [r7, #32]
 80053bc:	2200      	movs	r2, #0
 80053be:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80053c2:	68f8      	ldr	r0, [r7, #12]
 80053c4:	f000 f8c2 	bl	800554c <I2C_WaitOnFlagUntilTimeout>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00d      	beq.n	80053ea <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053dc:	d103      	bne.n	80053e6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053e4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e0aa      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053ea:	897b      	ldrh	r3, [r7, #10]
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	461a      	mov	r2, r3
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80053f8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fc:	6a3a      	ldr	r2, [r7, #32]
 80053fe:	4952      	ldr	r1, [pc, #328]	@ (8005548 <I2C_RequestMemoryRead+0x1cc>)
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f000 f91d 	bl	8005640 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d001      	beq.n	8005410 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e097      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005410:	2300      	movs	r3, #0
 8005412:	617b      	str	r3, [r7, #20]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	617b      	str	r3, [r7, #20]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	617b      	str	r3, [r7, #20]
 8005424:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005428:	6a39      	ldr	r1, [r7, #32]
 800542a:	68f8      	ldr	r0, [r7, #12]
 800542c:	f000 f9a8 	bl	8005780 <I2C_WaitOnTXEFlagUntilTimeout>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00d      	beq.n	8005452 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543a:	2b04      	cmp	r3, #4
 800543c:	d107      	bne.n	800544e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800544c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e076      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005452:	88fb      	ldrh	r3, [r7, #6]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d105      	bne.n	8005464 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005458:	893b      	ldrh	r3, [r7, #8]
 800545a:	b2da      	uxtb	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	611a      	str	r2, [r3, #16]
 8005462:	e021      	b.n	80054a8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005464:	893b      	ldrh	r3, [r7, #8]
 8005466:	0a1b      	lsrs	r3, r3, #8
 8005468:	b29b      	uxth	r3, r3
 800546a:	b2da      	uxtb	r2, r3
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005474:	6a39      	ldr	r1, [r7, #32]
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f000 f982 	bl	8005780 <I2C_WaitOnTXEFlagUntilTimeout>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00d      	beq.n	800549e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005486:	2b04      	cmp	r3, #4
 8005488:	d107      	bne.n	800549a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005498:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e050      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800549e:	893b      	ldrh	r3, [r7, #8]
 80054a0:	b2da      	uxtb	r2, r3
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054aa:	6a39      	ldr	r1, [r7, #32]
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f000 f967 	bl	8005780 <I2C_WaitOnTXEFlagUntilTimeout>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00d      	beq.n	80054d4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054bc:	2b04      	cmp	r3, #4
 80054be:	d107      	bne.n	80054d0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ce:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e035      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054e2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e6:	9300      	str	r3, [sp, #0]
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 f82b 	bl	800554c <I2C_WaitOnFlagUntilTimeout>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00d      	beq.n	8005518 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005506:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800550a:	d103      	bne.n	8005514 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005512:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005514:	2303      	movs	r3, #3
 8005516:	e013      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005518:	897b      	ldrh	r3, [r7, #10]
 800551a:	b2db      	uxtb	r3, r3
 800551c:	f043 0301 	orr.w	r3, r3, #1
 8005520:	b2da      	uxtb	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552a:	6a3a      	ldr	r2, [r7, #32]
 800552c:	4906      	ldr	r1, [pc, #24]	@ (8005548 <I2C_RequestMemoryRead+0x1cc>)
 800552e:	68f8      	ldr	r0, [r7, #12]
 8005530:	f000 f886 	bl	8005640 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d001      	beq.n	800553e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e000      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	3718      	adds	r7, #24
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	00010002 	.word	0x00010002

0800554c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	603b      	str	r3, [r7, #0]
 8005558:	4613      	mov	r3, r2
 800555a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800555c:	e048      	b.n	80055f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005564:	d044      	beq.n	80055f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005566:	f7fd ffa1 	bl	80034ac <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	683a      	ldr	r2, [r7, #0]
 8005572:	429a      	cmp	r2, r3
 8005574:	d302      	bcc.n	800557c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d139      	bne.n	80055f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	0c1b      	lsrs	r3, r3, #16
 8005580:	b2db      	uxtb	r3, r3
 8005582:	2b01      	cmp	r3, #1
 8005584:	d10d      	bne.n	80055a2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	695b      	ldr	r3, [r3, #20]
 800558c:	43da      	mvns	r2, r3
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	4013      	ands	r3, r2
 8005592:	b29b      	uxth	r3, r3
 8005594:	2b00      	cmp	r3, #0
 8005596:	bf0c      	ite	eq
 8005598:	2301      	moveq	r3, #1
 800559a:	2300      	movne	r3, #0
 800559c:	b2db      	uxtb	r3, r3
 800559e:	461a      	mov	r2, r3
 80055a0:	e00c      	b.n	80055bc <I2C_WaitOnFlagUntilTimeout+0x70>
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	43da      	mvns	r2, r3
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	4013      	ands	r3, r2
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	bf0c      	ite	eq
 80055b4:	2301      	moveq	r3, #1
 80055b6:	2300      	movne	r3, #0
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	461a      	mov	r2, r3
 80055bc:	79fb      	ldrb	r3, [r7, #7]
 80055be:	429a      	cmp	r2, r3
 80055c0:	d116      	bne.n	80055f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2220      	movs	r2, #32
 80055cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055dc:	f043 0220 	orr.w	r2, r3, #32
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e023      	b.n	8005638 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	0c1b      	lsrs	r3, r3, #16
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d10d      	bne.n	8005616 <I2C_WaitOnFlagUntilTimeout+0xca>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	43da      	mvns	r2, r3
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	4013      	ands	r3, r2
 8005606:	b29b      	uxth	r3, r3
 8005608:	2b00      	cmp	r3, #0
 800560a:	bf0c      	ite	eq
 800560c:	2301      	moveq	r3, #1
 800560e:	2300      	movne	r3, #0
 8005610:	b2db      	uxtb	r3, r3
 8005612:	461a      	mov	r2, r3
 8005614:	e00c      	b.n	8005630 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	699b      	ldr	r3, [r3, #24]
 800561c:	43da      	mvns	r2, r3
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	4013      	ands	r3, r2
 8005622:	b29b      	uxth	r3, r3
 8005624:	2b00      	cmp	r3, #0
 8005626:	bf0c      	ite	eq
 8005628:	2301      	moveq	r3, #1
 800562a:	2300      	movne	r3, #0
 800562c:	b2db      	uxtb	r3, r3
 800562e:	461a      	mov	r2, r3
 8005630:	79fb      	ldrb	r3, [r7, #7]
 8005632:	429a      	cmp	r2, r3
 8005634:	d093      	beq.n	800555e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3710      	adds	r7, #16
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	607a      	str	r2, [r7, #4]
 800564c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800564e:	e071      	b.n	8005734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	695b      	ldr	r3, [r3, #20]
 8005656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800565a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800565e:	d123      	bne.n	80056a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800566e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005678:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2220      	movs	r2, #32
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005694:	f043 0204 	orr.w	r2, r3, #4
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e067      	b.n	8005778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056ae:	d041      	beq.n	8005734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056b0:	f7fd fefc 	bl	80034ac <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d302      	bcc.n	80056c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d136      	bne.n	8005734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	0c1b      	lsrs	r3, r3, #16
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d10c      	bne.n	80056ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	43da      	mvns	r2, r3
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	4013      	ands	r3, r2
 80056dc:	b29b      	uxth	r3, r3
 80056de:	2b00      	cmp	r3, #0
 80056e0:	bf14      	ite	ne
 80056e2:	2301      	movne	r3, #1
 80056e4:	2300      	moveq	r3, #0
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	e00b      	b.n	8005702 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	699b      	ldr	r3, [r3, #24]
 80056f0:	43da      	mvns	r2, r3
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	4013      	ands	r3, r2
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	bf14      	ite	ne
 80056fc:	2301      	movne	r3, #1
 80056fe:	2300      	moveq	r3, #0
 8005700:	b2db      	uxtb	r3, r3
 8005702:	2b00      	cmp	r3, #0
 8005704:	d016      	beq.n	8005734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2220      	movs	r2, #32
 8005710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005720:	f043 0220 	orr.w	r2, r3, #32
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e021      	b.n	8005778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	0c1b      	lsrs	r3, r3, #16
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b01      	cmp	r3, #1
 800573c:	d10c      	bne.n	8005758 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	695b      	ldr	r3, [r3, #20]
 8005744:	43da      	mvns	r2, r3
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	4013      	ands	r3, r2
 800574a:	b29b      	uxth	r3, r3
 800574c:	2b00      	cmp	r3, #0
 800574e:	bf14      	ite	ne
 8005750:	2301      	movne	r3, #1
 8005752:	2300      	moveq	r3, #0
 8005754:	b2db      	uxtb	r3, r3
 8005756:	e00b      	b.n	8005770 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	43da      	mvns	r2, r3
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	4013      	ands	r3, r2
 8005764:	b29b      	uxth	r3, r3
 8005766:	2b00      	cmp	r3, #0
 8005768:	bf14      	ite	ne
 800576a:	2301      	movne	r3, #1
 800576c:	2300      	moveq	r3, #0
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b00      	cmp	r3, #0
 8005772:	f47f af6d 	bne.w	8005650 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005776:	2300      	movs	r3, #0
}
 8005778:	4618      	mov	r0, r3
 800577a:	3710      	adds	r7, #16
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800578c:	e034      	b.n	80057f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800578e:	68f8      	ldr	r0, [r7, #12]
 8005790:	f000 f8e3 	bl	800595a <I2C_IsAcknowledgeFailed>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e034      	b.n	8005808 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057a4:	d028      	beq.n	80057f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057a6:	f7fd fe81 	bl	80034ac <HAL_GetTick>
 80057aa:	4602      	mov	r2, r0
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	1ad3      	subs	r3, r2, r3
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d302      	bcc.n	80057bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d11d      	bne.n	80057f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057c6:	2b80      	cmp	r3, #128	@ 0x80
 80057c8:	d016      	beq.n	80057f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2220      	movs	r2, #32
 80057d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2200      	movs	r2, #0
 80057dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e4:	f043 0220 	orr.w	r2, r3, #32
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e007      	b.n	8005808 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005802:	2b80      	cmp	r3, #128	@ 0x80
 8005804:	d1c3      	bne.n	800578e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3710      	adds	r7, #16
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800581c:	e034      	b.n	8005888 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800581e:	68f8      	ldr	r0, [r7, #12]
 8005820:	f000 f89b 	bl	800595a <I2C_IsAcknowledgeFailed>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d001      	beq.n	800582e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e034      	b.n	8005898 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005834:	d028      	beq.n	8005888 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005836:	f7fd fe39 	bl	80034ac <HAL_GetTick>
 800583a:	4602      	mov	r2, r0
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	1ad3      	subs	r3, r2, r3
 8005840:	68ba      	ldr	r2, [r7, #8]
 8005842:	429a      	cmp	r2, r3
 8005844:	d302      	bcc.n	800584c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d11d      	bne.n	8005888 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	f003 0304 	and.w	r3, r3, #4
 8005856:	2b04      	cmp	r3, #4
 8005858:	d016      	beq.n	8005888 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2200      	movs	r2, #0
 800585e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2220      	movs	r2, #32
 8005864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005874:	f043 0220 	orr.w	r2, r3, #32
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2200      	movs	r2, #0
 8005880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e007      	b.n	8005898 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	695b      	ldr	r3, [r3, #20]
 800588e:	f003 0304 	and.w	r3, r3, #4
 8005892:	2b04      	cmp	r3, #4
 8005894:	d1c3      	bne.n	800581e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	3710      	adds	r7, #16
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80058ac:	e049      	b.n	8005942 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	f003 0310 	and.w	r3, r3, #16
 80058b8:	2b10      	cmp	r3, #16
 80058ba:	d119      	bne.n	80058f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f06f 0210 	mvn.w	r2, #16
 80058c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2220      	movs	r2, #32
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e030      	b.n	8005952 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058f0:	f7fd fddc 	bl	80034ac <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	68ba      	ldr	r2, [r7, #8]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d302      	bcc.n	8005906 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d11d      	bne.n	8005942 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	695b      	ldr	r3, [r3, #20]
 800590c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005910:	2b40      	cmp	r3, #64	@ 0x40
 8005912:	d016      	beq.n	8005942 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2220      	movs	r2, #32
 800591e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592e:	f043 0220 	orr.w	r2, r3, #32
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e007      	b.n	8005952 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	695b      	ldr	r3, [r3, #20]
 8005948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800594c:	2b40      	cmp	r3, #64	@ 0x40
 800594e:	d1ae      	bne.n	80058ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}

0800595a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800595a:	b480      	push	{r7}
 800595c:	b083      	sub	sp, #12
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800596c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005970:	d11b      	bne.n	80059aa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800597a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2220      	movs	r2, #32
 8005986:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005996:	f043 0204 	orr.w	r2, r3, #4
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e000      	b.n	80059ac <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	2b20      	cmp	r3, #32
 80059cc:	d129      	bne.n	8005a22 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2224      	movs	r2, #36	@ 0x24
 80059d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f022 0201 	bic.w	r2, r2, #1
 80059e4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f022 0210 	bic.w	r2, r2, #16
 80059f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	683a      	ldr	r2, [r7, #0]
 8005a02:	430a      	orrs	r2, r1
 8005a04:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f042 0201 	orr.w	r2, r2, #1
 8005a14:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2220      	movs	r2, #32
 8005a1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	e000      	b.n	8005a24 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005a22:	2302      	movs	r3, #2
  }
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b085      	sub	sp, #20
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b20      	cmp	r3, #32
 8005a48:	d12a      	bne.n	8005aa0 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2224      	movs	r2, #36	@ 0x24
 8005a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f022 0201 	bic.w	r2, r2, #1
 8005a60:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a68:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005a6a:	89fb      	ldrh	r3, [r7, #14]
 8005a6c:	f023 030f 	bic.w	r3, r3, #15
 8005a70:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	b29a      	uxth	r2, r3
 8005a76:	89fb      	ldrh	r3, [r7, #14]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	89fa      	ldrh	r2, [r7, #14]
 8005a82:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f042 0201 	orr.w	r2, r2, #1
 8005a92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2220      	movs	r2, #32
 8005a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	e000      	b.n	8005aa2 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005aa0:	2302      	movs	r3, #2
  }
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3714      	adds	r7, #20
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr

08005aae <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b084      	sub	sp, #16
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d101      	bne.n	8005ac0 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e08f      	b.n	8005be0 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d106      	bne.n	8005ada <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f7fb fcc5 	bl	8001464 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2202      	movs	r2, #2
 8005ade:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	699a      	ldr	r2, [r3, #24]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8005af0:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	6999      	ldr	r1, [r3, #24]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685a      	ldr	r2, [r3, #4]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005b06:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	041b      	lsls	r3, r3, #16
 8005b1c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6999      	ldr	r1, [r3, #24]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	430a      	orrs	r2, r1
 8005b2a:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	69db      	ldr	r3, [r3, #28]
 8005b30:	041b      	lsls	r3, r3, #16
 8005b32:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a19      	ldr	r1, [r3, #32]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b46:	041b      	lsls	r3, r3, #16
 8005b48:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	68fa      	ldr	r2, [r7, #12]
 8005b54:	430a      	orrs	r2, r1
 8005b56:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5c:	041b      	lsls	r3, r3, #16
 8005b5e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005b74:	021b      	lsls	r3, r3, #8
 8005b76:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005b7e:	041b      	lsls	r3, r3, #16
 8005b80:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005b90:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005b98:	68ba      	ldr	r2, [r7, #8]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f042 0206 	orr.w	r2, r2, #6
 8005bbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	699a      	ldr	r2, [r3, #24]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f042 0201 	orr.w	r2, r2, #1
 8005bcc:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8005bde:	2300      	movs	r3, #0
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3710      	adds	r7, #16
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}

08005be8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005be8:	b5b0      	push	{r4, r5, r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d101      	bne.n	8005c02 <HAL_LTDC_ConfigLayer+0x1a>
 8005bfe:	2302      	movs	r3, #2
 8005c00:	e02c      	b.n	8005c5c <HAL_LTDC_ConfigLayer+0x74>
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2202      	movs	r2, #2
 8005c0e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2134      	movs	r1, #52	@ 0x34
 8005c18:	fb01 f303 	mul.w	r3, r1, r3
 8005c1c:	4413      	add	r3, r2
 8005c1e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	4614      	mov	r4, r2
 8005c26:	461d      	mov	r5, r3
 8005c28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c34:	682b      	ldr	r3, [r5, #0]
 8005c36:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	68b9      	ldr	r1, [r7, #8]
 8005c3c:	68f8      	ldr	r0, [r7, #12]
 8005c3e:	f000 f83b 	bl	8005cb8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2201      	movs	r2, #1
 8005c48:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3710      	adds	r7, #16
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bdb0      	pop	{r4, r5, r7, pc}

08005c64 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d101      	bne.n	8005c7a <HAL_LTDC_EnableDither+0x16>
 8005c76:	2302      	movs	r3, #2
 8005c78:	e016      	b.n	8005ca8 <HAL_LTDC_EnableDither+0x44>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2202      	movs	r2, #2
 8005c86:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8005c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8005cb4 <HAL_LTDC_EnableDither+0x50>)
 8005c8c:	699b      	ldr	r3, [r3, #24]
 8005c8e:	4a09      	ldr	r2, [pc, #36]	@ (8005cb4 <HAL_LTDC_EnableDither+0x50>)
 8005c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c94:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr
 8005cb4:	40016800 	.word	0x40016800

08005cb8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b089      	sub	sp, #36	@ 0x24
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	685a      	ldr	r2, [r3, #4]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	0c1b      	lsrs	r3, r3, #16
 8005cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cd4:	4413      	add	r3, r2
 8005cd6:	041b      	lsls	r3, r3, #16
 8005cd8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	461a      	mov	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	01db      	lsls	r3, r3, #7
 8005ce4:	4413      	add	r3, r2
 8005ce6:	3384      	adds	r3, #132	@ 0x84
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	6812      	ldr	r2, [r2, #0]
 8005cee:	4611      	mov	r1, r2
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	01d2      	lsls	r2, r2, #7
 8005cf4:	440a      	add	r2, r1
 8005cf6:	3284      	adds	r2, #132	@ 0x84
 8005cf8:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005cfc:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	0c1b      	lsrs	r3, r3, #16
 8005d0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005d0e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005d10:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4619      	mov	r1, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	01db      	lsls	r3, r3, #7
 8005d1c:	440b      	add	r3, r1
 8005d1e:	3384      	adds	r3, #132	@ 0x84
 8005d20:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005d26:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	68da      	ldr	r2, [r3, #12]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d36:	4413      	add	r3, r2
 8005d38:	041b      	lsls	r3, r3, #16
 8005d3a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	461a      	mov	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	01db      	lsls	r3, r3, #7
 8005d46:	4413      	add	r3, r2
 8005d48:	3384      	adds	r3, #132	@ 0x84
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	68fa      	ldr	r2, [r7, #12]
 8005d4e:	6812      	ldr	r2, [r2, #0]
 8005d50:	4611      	mov	r1, r2
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	01d2      	lsls	r2, r2, #7
 8005d56:	440a      	add	r2, r1
 8005d58:	3284      	adds	r2, #132	@ 0x84
 8005d5a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005d5e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	689a      	ldr	r2, [r3, #8]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d6e:	4413      	add	r3, r2
 8005d70:	1c5a      	adds	r2, r3, #1
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4619      	mov	r1, r3
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	01db      	lsls	r3, r3, #7
 8005d7c:	440b      	add	r3, r1
 8005d7e:	3384      	adds	r3, #132	@ 0x84
 8005d80:	4619      	mov	r1, r3
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	01db      	lsls	r3, r3, #7
 8005d92:	4413      	add	r3, r2
 8005d94:	3384      	adds	r3, #132	@ 0x84
 8005d96:	691b      	ldr	r3, [r3, #16]
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	6812      	ldr	r2, [r2, #0]
 8005d9c:	4611      	mov	r1, r2
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	01d2      	lsls	r2, r2, #7
 8005da2:	440a      	add	r2, r1
 8005da4:	3284      	adds	r2, #132	@ 0x84
 8005da6:	f023 0307 	bic.w	r3, r3, #7
 8005daa:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	461a      	mov	r2, r3
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	01db      	lsls	r3, r3, #7
 8005db6:	4413      	add	r3, r2
 8005db8:	3384      	adds	r3, #132	@ 0x84
 8005dba:	461a      	mov	r2, r3
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005dc8:	021b      	lsls	r3, r3, #8
 8005dca:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005dd2:	041b      	lsls	r3, r3, #16
 8005dd4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	699b      	ldr	r3, [r3, #24]
 8005dda:	061b      	lsls	r3, r3, #24
 8005ddc:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005de4:	461a      	mov	r2, r3
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	431a      	orrs	r2, r3
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	431a      	orrs	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4619      	mov	r1, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	01db      	lsls	r3, r3, #7
 8005df8:	440b      	add	r3, r1
 8005dfa:	3384      	adds	r3, #132	@ 0x84
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	461a      	mov	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	01db      	lsls	r3, r3, #7
 8005e0e:	4413      	add	r3, r2
 8005e10:	3384      	adds	r3, #132	@ 0x84
 8005e12:	695b      	ldr	r3, [r3, #20]
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	6812      	ldr	r2, [r2, #0]
 8005e18:	4611      	mov	r1, r2
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	01d2      	lsls	r2, r2, #7
 8005e1e:	440a      	add	r2, r1
 8005e20:	3284      	adds	r2, #132	@ 0x84
 8005e22:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005e26:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	01db      	lsls	r3, r3, #7
 8005e32:	4413      	add	r3, r2
 8005e34:	3384      	adds	r3, #132	@ 0x84
 8005e36:	461a      	mov	r2, r3
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	695b      	ldr	r3, [r3, #20]
 8005e3c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	461a      	mov	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	01db      	lsls	r3, r3, #7
 8005e48:	4413      	add	r3, r2
 8005e4a:	3384      	adds	r3, #132	@ 0x84
 8005e4c:	69db      	ldr	r3, [r3, #28]
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	6812      	ldr	r2, [r2, #0]
 8005e52:	4611      	mov	r1, r2
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	01d2      	lsls	r2, r2, #7
 8005e58:	440a      	add	r2, r1
 8005e5a:	3284      	adds	r2, #132	@ 0x84
 8005e5c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005e60:	f023 0307 	bic.w	r3, r3, #7
 8005e64:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	69da      	ldr	r2, [r3, #28]
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	68f9      	ldr	r1, [r7, #12]
 8005e70:	6809      	ldr	r1, [r1, #0]
 8005e72:	4608      	mov	r0, r1
 8005e74:	6879      	ldr	r1, [r7, #4]
 8005e76:	01c9      	lsls	r1, r1, #7
 8005e78:	4401      	add	r1, r0
 8005e7a:	3184      	adds	r1, #132	@ 0x84
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	461a      	mov	r2, r3
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	01db      	lsls	r3, r3, #7
 8005e8a:	4413      	add	r3, r2
 8005e8c:	3384      	adds	r3, #132	@ 0x84
 8005e8e:	461a      	mov	r2, r3
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e94:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d102      	bne.n	8005ea4 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 8005e9e:	2304      	movs	r3, #4
 8005ea0:	61fb      	str	r3, [r7, #28]
 8005ea2:	e01b      	b.n	8005edc <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	691b      	ldr	r3, [r3, #16]
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d102      	bne.n	8005eb2 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8005eac:	2303      	movs	r3, #3
 8005eae:	61fb      	str	r3, [r7, #28]
 8005eb0:	e014      	b.n	8005edc <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	d00b      	beq.n	8005ed2 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d007      	beq.n	8005ed2 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005ec6:	2b03      	cmp	r3, #3
 8005ec8:	d003      	beq.n	8005ed2 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005ece:	2b07      	cmp	r3, #7
 8005ed0:	d102      	bne.n	8005ed8 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8005ed2:	2302      	movs	r3, #2
 8005ed4:	61fb      	str	r3, [r7, #28]
 8005ed6:	e001      	b.n	8005edc <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	01db      	lsls	r3, r3, #7
 8005ee6:	4413      	add	r3, r2
 8005ee8:	3384      	adds	r3, #132	@ 0x84
 8005eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	6812      	ldr	r2, [r2, #0]
 8005ef0:	4611      	mov	r1, r2
 8005ef2:	687a      	ldr	r2, [r7, #4]
 8005ef4:	01d2      	lsls	r2, r2, #7
 8005ef6:	440a      	add	r2, r1
 8005ef8:	3284      	adds	r2, #132	@ 0x84
 8005efa:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8005efe:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f04:	69fa      	ldr	r2, [r7, #28]
 8005f06:	fb02 f303 	mul.w	r3, r2, r3
 8005f0a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	6859      	ldr	r1, [r3, #4]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	1acb      	subs	r3, r1, r3
 8005f16:	69f9      	ldr	r1, [r7, #28]
 8005f18:	fb01 f303 	mul.w	r3, r1, r3
 8005f1c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005f1e:	68f9      	ldr	r1, [r7, #12]
 8005f20:	6809      	ldr	r1, [r1, #0]
 8005f22:	4608      	mov	r0, r1
 8005f24:	6879      	ldr	r1, [r7, #4]
 8005f26:	01c9      	lsls	r1, r1, #7
 8005f28:	4401      	add	r1, r0
 8005f2a:	3184      	adds	r1, #132	@ 0x84
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	461a      	mov	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	01db      	lsls	r3, r3, #7
 8005f3a:	4413      	add	r3, r2
 8005f3c:	3384      	adds	r3, #132	@ 0x84
 8005f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f40:	68fa      	ldr	r2, [r7, #12]
 8005f42:	6812      	ldr	r2, [r2, #0]
 8005f44:	4611      	mov	r1, r2
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	01d2      	lsls	r2, r2, #7
 8005f4a:	440a      	add	r2, r1
 8005f4c:	3284      	adds	r2, #132	@ 0x84
 8005f4e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005f52:	f023 0307 	bic.w	r3, r3, #7
 8005f56:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	01db      	lsls	r3, r3, #7
 8005f62:	4413      	add	r3, r2
 8005f64:	3384      	adds	r3, #132	@ 0x84
 8005f66:	461a      	mov	r2, r3
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f6c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	461a      	mov	r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	01db      	lsls	r3, r3, #7
 8005f78:	4413      	add	r3, r2
 8005f7a:	3384      	adds	r3, #132	@ 0x84
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	68fa      	ldr	r2, [r7, #12]
 8005f80:	6812      	ldr	r2, [r2, #0]
 8005f82:	4611      	mov	r1, r2
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	01d2      	lsls	r2, r2, #7
 8005f88:	440a      	add	r2, r1
 8005f8a:	3284      	adds	r2, #132	@ 0x84
 8005f8c:	f043 0301 	orr.w	r3, r3, #1
 8005f90:	6013      	str	r3, [r2, #0]
}
 8005f92:	bf00      	nop
 8005f94:	3724      	adds	r7, #36	@ 0x24
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr

08005f9e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005f9e:	b580      	push	{r7, lr}
 8005fa0:	b086      	sub	sp, #24
 8005fa2:	af02      	add	r7, sp, #8
 8005fa4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d101      	bne.n	8005fb0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e101      	b.n	80061b4 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d106      	bne.n	8005fd0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f006 fe0e 	bl	800cbec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2203      	movs	r2, #3
 8005fd4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fde:	d102      	bne.n	8005fe6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4618      	mov	r0, r3
 8005fec:	f003 fd69 	bl	8009ac2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6818      	ldr	r0, [r3, #0]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	7c1a      	ldrb	r2, [r3, #16]
 8005ff8:	f88d 2000 	strb.w	r2, [sp]
 8005ffc:	3304      	adds	r3, #4
 8005ffe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006000:	f003 fc48 	bl	8009894 <USB_CoreInit>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d005      	beq.n	8006016 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2202      	movs	r2, #2
 800600e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e0ce      	b.n	80061b4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2100      	movs	r1, #0
 800601c:	4618      	mov	r0, r3
 800601e:	f003 fd61 	bl	8009ae4 <USB_SetCurrentMode>
 8006022:	4603      	mov	r3, r0
 8006024:	2b00      	cmp	r3, #0
 8006026:	d005      	beq.n	8006034 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2202      	movs	r2, #2
 800602c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e0bf      	b.n	80061b4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006034:	2300      	movs	r3, #0
 8006036:	73fb      	strb	r3, [r7, #15]
 8006038:	e04a      	b.n	80060d0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800603a:	7bfa      	ldrb	r2, [r7, #15]
 800603c:	6879      	ldr	r1, [r7, #4]
 800603e:	4613      	mov	r3, r2
 8006040:	00db      	lsls	r3, r3, #3
 8006042:	4413      	add	r3, r2
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	440b      	add	r3, r1
 8006048:	3315      	adds	r3, #21
 800604a:	2201      	movs	r2, #1
 800604c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800604e:	7bfa      	ldrb	r2, [r7, #15]
 8006050:	6879      	ldr	r1, [r7, #4]
 8006052:	4613      	mov	r3, r2
 8006054:	00db      	lsls	r3, r3, #3
 8006056:	4413      	add	r3, r2
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	440b      	add	r3, r1
 800605c:	3314      	adds	r3, #20
 800605e:	7bfa      	ldrb	r2, [r7, #15]
 8006060:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006062:	7bfa      	ldrb	r2, [r7, #15]
 8006064:	7bfb      	ldrb	r3, [r7, #15]
 8006066:	b298      	uxth	r0, r3
 8006068:	6879      	ldr	r1, [r7, #4]
 800606a:	4613      	mov	r3, r2
 800606c:	00db      	lsls	r3, r3, #3
 800606e:	4413      	add	r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	440b      	add	r3, r1
 8006074:	332e      	adds	r3, #46	@ 0x2e
 8006076:	4602      	mov	r2, r0
 8006078:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800607a:	7bfa      	ldrb	r2, [r7, #15]
 800607c:	6879      	ldr	r1, [r7, #4]
 800607e:	4613      	mov	r3, r2
 8006080:	00db      	lsls	r3, r3, #3
 8006082:	4413      	add	r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	440b      	add	r3, r1
 8006088:	3318      	adds	r3, #24
 800608a:	2200      	movs	r2, #0
 800608c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800608e:	7bfa      	ldrb	r2, [r7, #15]
 8006090:	6879      	ldr	r1, [r7, #4]
 8006092:	4613      	mov	r3, r2
 8006094:	00db      	lsls	r3, r3, #3
 8006096:	4413      	add	r3, r2
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	440b      	add	r3, r1
 800609c:	331c      	adds	r3, #28
 800609e:	2200      	movs	r2, #0
 80060a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80060a2:	7bfa      	ldrb	r2, [r7, #15]
 80060a4:	6879      	ldr	r1, [r7, #4]
 80060a6:	4613      	mov	r3, r2
 80060a8:	00db      	lsls	r3, r3, #3
 80060aa:	4413      	add	r3, r2
 80060ac:	009b      	lsls	r3, r3, #2
 80060ae:	440b      	add	r3, r1
 80060b0:	3320      	adds	r3, #32
 80060b2:	2200      	movs	r2, #0
 80060b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80060b6:	7bfa      	ldrb	r2, [r7, #15]
 80060b8:	6879      	ldr	r1, [r7, #4]
 80060ba:	4613      	mov	r3, r2
 80060bc:	00db      	lsls	r3, r3, #3
 80060be:	4413      	add	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	440b      	add	r3, r1
 80060c4:	3324      	adds	r3, #36	@ 0x24
 80060c6:	2200      	movs	r2, #0
 80060c8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060ca:	7bfb      	ldrb	r3, [r7, #15]
 80060cc:	3301      	adds	r3, #1
 80060ce:	73fb      	strb	r3, [r7, #15]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	791b      	ldrb	r3, [r3, #4]
 80060d4:	7bfa      	ldrb	r2, [r7, #15]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d3af      	bcc.n	800603a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060da:	2300      	movs	r3, #0
 80060dc:	73fb      	strb	r3, [r7, #15]
 80060de:	e044      	b.n	800616a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80060e0:	7bfa      	ldrb	r2, [r7, #15]
 80060e2:	6879      	ldr	r1, [r7, #4]
 80060e4:	4613      	mov	r3, r2
 80060e6:	00db      	lsls	r3, r3, #3
 80060e8:	4413      	add	r3, r2
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	440b      	add	r3, r1
 80060ee:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80060f2:	2200      	movs	r2, #0
 80060f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80060f6:	7bfa      	ldrb	r2, [r7, #15]
 80060f8:	6879      	ldr	r1, [r7, #4]
 80060fa:	4613      	mov	r3, r2
 80060fc:	00db      	lsls	r3, r3, #3
 80060fe:	4413      	add	r3, r2
 8006100:	009b      	lsls	r3, r3, #2
 8006102:	440b      	add	r3, r1
 8006104:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006108:	7bfa      	ldrb	r2, [r7, #15]
 800610a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800610c:	7bfa      	ldrb	r2, [r7, #15]
 800610e:	6879      	ldr	r1, [r7, #4]
 8006110:	4613      	mov	r3, r2
 8006112:	00db      	lsls	r3, r3, #3
 8006114:	4413      	add	r3, r2
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	440b      	add	r3, r1
 800611a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800611e:	2200      	movs	r2, #0
 8006120:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006122:	7bfa      	ldrb	r2, [r7, #15]
 8006124:	6879      	ldr	r1, [r7, #4]
 8006126:	4613      	mov	r3, r2
 8006128:	00db      	lsls	r3, r3, #3
 800612a:	4413      	add	r3, r2
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	440b      	add	r3, r1
 8006130:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006134:	2200      	movs	r2, #0
 8006136:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006138:	7bfa      	ldrb	r2, [r7, #15]
 800613a:	6879      	ldr	r1, [r7, #4]
 800613c:	4613      	mov	r3, r2
 800613e:	00db      	lsls	r3, r3, #3
 8006140:	4413      	add	r3, r2
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	440b      	add	r3, r1
 8006146:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800614a:	2200      	movs	r2, #0
 800614c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800614e:	7bfa      	ldrb	r2, [r7, #15]
 8006150:	6879      	ldr	r1, [r7, #4]
 8006152:	4613      	mov	r3, r2
 8006154:	00db      	lsls	r3, r3, #3
 8006156:	4413      	add	r3, r2
 8006158:	009b      	lsls	r3, r3, #2
 800615a:	440b      	add	r3, r1
 800615c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006160:	2200      	movs	r2, #0
 8006162:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006164:	7bfb      	ldrb	r3, [r7, #15]
 8006166:	3301      	adds	r3, #1
 8006168:	73fb      	strb	r3, [r7, #15]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	791b      	ldrb	r3, [r3, #4]
 800616e:	7bfa      	ldrb	r2, [r7, #15]
 8006170:	429a      	cmp	r2, r3
 8006172:	d3b5      	bcc.n	80060e0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6818      	ldr	r0, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	7c1a      	ldrb	r2, [r3, #16]
 800617c:	f88d 2000 	strb.w	r2, [sp]
 8006180:	3304      	adds	r3, #4
 8006182:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006184:	f003 fcfa 	bl	8009b7c <USB_DevInit>
 8006188:	4603      	mov	r3, r0
 800618a:	2b00      	cmp	r3, #0
 800618c:	d005      	beq.n	800619a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2202      	movs	r2, #2
 8006192:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e00c      	b.n	80061b4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4618      	mov	r0, r3
 80061ae:	f004 fd44 	bl	800ac3a <USB_DevDisconnect>

  return HAL_OK;
 80061b2:	2300      	movs	r3, #0
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3710      	adds	r7, #16
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d101      	bne.n	80061d8 <HAL_PCD_Start+0x1c>
 80061d4:	2302      	movs	r3, #2
 80061d6:	e022      	b.n	800621e <HAL_PCD_Start+0x62>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d009      	beq.n	8006200 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d105      	bne.n	8006200 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4618      	mov	r0, r3
 8006206:	f003 fc4b 	bl	8009aa0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4618      	mov	r0, r3
 8006210:	f004 fcf2 	bl	800abf8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3710      	adds	r7, #16
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}

08006226 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006226:	b590      	push	{r4, r7, lr}
 8006228:	b08d      	sub	sp, #52	@ 0x34
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006234:	6a3b      	ldr	r3, [r7, #32]
 8006236:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4618      	mov	r0, r3
 800623e:	f004 fdb0 	bl	800ada2 <USB_GetMode>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	f040 848c 	bne.w	8006b62 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4618      	mov	r0, r3
 8006250:	f004 fd14 	bl	800ac7c <USB_ReadInterrupts>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	f000 8482 	beq.w	8006b60 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	0a1b      	lsrs	r3, r3, #8
 8006266:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4618      	mov	r0, r3
 8006276:	f004 fd01 	bl	800ac7c <USB_ReadInterrupts>
 800627a:	4603      	mov	r3, r0
 800627c:	f003 0302 	and.w	r3, r3, #2
 8006280:	2b02      	cmp	r3, #2
 8006282:	d107      	bne.n	8006294 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	695a      	ldr	r2, [r3, #20]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f002 0202 	and.w	r2, r2, #2
 8006292:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4618      	mov	r0, r3
 800629a:	f004 fcef 	bl	800ac7c <USB_ReadInterrupts>
 800629e:	4603      	mov	r3, r0
 80062a0:	f003 0310 	and.w	r3, r3, #16
 80062a4:	2b10      	cmp	r3, #16
 80062a6:	d161      	bne.n	800636c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	699a      	ldr	r2, [r3, #24]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f022 0210 	bic.w	r2, r2, #16
 80062b6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80062b8:	6a3b      	ldr	r3, [r7, #32]
 80062ba:	6a1b      	ldr	r3, [r3, #32]
 80062bc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	f003 020f 	and.w	r2, r3, #15
 80062c4:	4613      	mov	r3, r2
 80062c6:	00db      	lsls	r3, r3, #3
 80062c8:	4413      	add	r3, r2
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	4413      	add	r3, r2
 80062d4:	3304      	adds	r3, #4
 80062d6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80062d8:	69bb      	ldr	r3, [r7, #24]
 80062da:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80062de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80062e2:	d124      	bne.n	800632e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80062e4:	69ba      	ldr	r2, [r7, #24]
 80062e6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80062ea:	4013      	ands	r3, r2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d035      	beq.n	800635c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	091b      	lsrs	r3, r3, #4
 80062f8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80062fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80062fe:	b29b      	uxth	r3, r3
 8006300:	461a      	mov	r2, r3
 8006302:	6a38      	ldr	r0, [r7, #32]
 8006304:	f004 fb26 	bl	800a954 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	68da      	ldr	r2, [r3, #12]
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	091b      	lsrs	r3, r3, #4
 8006310:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006314:	441a      	add	r2, r3
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	695a      	ldr	r2, [r3, #20]
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	091b      	lsrs	r3, r3, #4
 8006322:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006326:	441a      	add	r2, r3
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	615a      	str	r2, [r3, #20]
 800632c:	e016      	b.n	800635c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006334:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006338:	d110      	bne.n	800635c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006340:	2208      	movs	r2, #8
 8006342:	4619      	mov	r1, r3
 8006344:	6a38      	ldr	r0, [r7, #32]
 8006346:	f004 fb05 	bl	800a954 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	695a      	ldr	r2, [r3, #20]
 800634e:	69bb      	ldr	r3, [r7, #24]
 8006350:	091b      	lsrs	r3, r3, #4
 8006352:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006356:	441a      	add	r2, r3
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	699a      	ldr	r2, [r3, #24]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f042 0210 	orr.w	r2, r2, #16
 800636a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4618      	mov	r0, r3
 8006372:	f004 fc83 	bl	800ac7c <USB_ReadInterrupts>
 8006376:	4603      	mov	r3, r0
 8006378:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800637c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006380:	f040 80a7 	bne.w	80064d2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006384:	2300      	movs	r3, #0
 8006386:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4618      	mov	r0, r3
 800638e:	f004 fc88 	bl	800aca2 <USB_ReadDevAllOutEpInterrupt>
 8006392:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006394:	e099      	b.n	80064ca <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006398:	f003 0301 	and.w	r3, r3, #1
 800639c:	2b00      	cmp	r3, #0
 800639e:	f000 808e 	beq.w	80064be <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063a8:	b2d2      	uxtb	r2, r2
 80063aa:	4611      	mov	r1, r2
 80063ac:	4618      	mov	r0, r3
 80063ae:	f004 fcac 	bl	800ad0a <USB_ReadDevOutEPInterrupt>
 80063b2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	f003 0301 	and.w	r3, r3, #1
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00c      	beq.n	80063d8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80063be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c0:	015a      	lsls	r2, r3, #5
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	4413      	add	r3, r2
 80063c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ca:	461a      	mov	r2, r3
 80063cc:	2301      	movs	r3, #1
 80063ce:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80063d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 fe8c 	bl	80070f0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	f003 0308 	and.w	r3, r3, #8
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00c      	beq.n	80063fc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80063e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e4:	015a      	lsls	r2, r3, #5
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	4413      	add	r3, r2
 80063ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ee:	461a      	mov	r2, r3
 80063f0:	2308      	movs	r3, #8
 80063f2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80063f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 ff62 	bl	80072c0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	f003 0310 	and.w	r3, r3, #16
 8006402:	2b00      	cmp	r3, #0
 8006404:	d008      	beq.n	8006418 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006408:	015a      	lsls	r2, r3, #5
 800640a:	69fb      	ldr	r3, [r7, #28]
 800640c:	4413      	add	r3, r2
 800640e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006412:	461a      	mov	r2, r3
 8006414:	2310      	movs	r3, #16
 8006416:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	f003 0302 	and.w	r3, r3, #2
 800641e:	2b00      	cmp	r3, #0
 8006420:	d030      	beq.n	8006484 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006422:	6a3b      	ldr	r3, [r7, #32]
 8006424:	695b      	ldr	r3, [r3, #20]
 8006426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800642a:	2b80      	cmp	r3, #128	@ 0x80
 800642c:	d109      	bne.n	8006442 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800642e:	69fb      	ldr	r3, [r7, #28]
 8006430:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	69fa      	ldr	r2, [r7, #28]
 8006438:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800643c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006440:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006442:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006444:	4613      	mov	r3, r2
 8006446:	00db      	lsls	r3, r3, #3
 8006448:	4413      	add	r3, r2
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	4413      	add	r3, r2
 8006454:	3304      	adds	r3, #4
 8006456:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	78db      	ldrb	r3, [r3, #3]
 800645c:	2b01      	cmp	r3, #1
 800645e:	d108      	bne.n	8006472 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	2200      	movs	r2, #0
 8006464:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006468:	b2db      	uxtb	r3, r3
 800646a:	4619      	mov	r1, r3
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f006 fccd 	bl	800ce0c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006474:	015a      	lsls	r2, r3, #5
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	4413      	add	r3, r2
 800647a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800647e:	461a      	mov	r2, r3
 8006480:	2302      	movs	r3, #2
 8006482:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	f003 0320 	and.w	r3, r3, #32
 800648a:	2b00      	cmp	r3, #0
 800648c:	d008      	beq.n	80064a0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800648e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006490:	015a      	lsls	r2, r3, #5
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	4413      	add	r3, r2
 8006496:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800649a:	461a      	mov	r2, r3
 800649c:	2320      	movs	r3, #32
 800649e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d009      	beq.n	80064be <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80064aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ac:	015a      	lsls	r2, r3, #5
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	4413      	add	r3, r2
 80064b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064b6:	461a      	mov	r2, r3
 80064b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80064bc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80064be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c0:	3301      	adds	r3, #1
 80064c2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80064c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c6:	085b      	lsrs	r3, r3, #1
 80064c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80064ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f47f af62 	bne.w	8006396 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4618      	mov	r0, r3
 80064d8:	f004 fbd0 	bl	800ac7c <USB_ReadInterrupts>
 80064dc:	4603      	mov	r3, r0
 80064de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80064e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80064e6:	f040 80db 	bne.w	80066a0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4618      	mov	r0, r3
 80064f0:	f004 fbf1 	bl	800acd6 <USB_ReadDevAllInEpInterrupt>
 80064f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80064f6:	2300      	movs	r3, #0
 80064f8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80064fa:	e0cd      	b.n	8006698 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80064fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064fe:	f003 0301 	and.w	r3, r3, #1
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 80c2 	beq.w	800668c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800650e:	b2d2      	uxtb	r2, r2
 8006510:	4611      	mov	r1, r2
 8006512:	4618      	mov	r0, r3
 8006514:	f004 fc17 	bl	800ad46 <USB_ReadDevInEPInterrupt>
 8006518:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	f003 0301 	and.w	r3, r3, #1
 8006520:	2b00      	cmp	r3, #0
 8006522:	d057      	beq.n	80065d4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006526:	f003 030f 	and.w	r3, r3, #15
 800652a:	2201      	movs	r2, #1
 800652c:	fa02 f303 	lsl.w	r3, r2, r3
 8006530:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006532:	69fb      	ldr	r3, [r7, #28]
 8006534:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006538:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	43db      	mvns	r3, r3
 800653e:	69f9      	ldr	r1, [r7, #28]
 8006540:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006544:	4013      	ands	r3, r2
 8006546:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654a:	015a      	lsls	r2, r3, #5
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	4413      	add	r3, r2
 8006550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006554:	461a      	mov	r2, r3
 8006556:	2301      	movs	r3, #1
 8006558:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	799b      	ldrb	r3, [r3, #6]
 800655e:	2b01      	cmp	r3, #1
 8006560:	d132      	bne.n	80065c8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006562:	6879      	ldr	r1, [r7, #4]
 8006564:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006566:	4613      	mov	r3, r2
 8006568:	00db      	lsls	r3, r3, #3
 800656a:	4413      	add	r3, r2
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	440b      	add	r3, r1
 8006570:	3320      	adds	r3, #32
 8006572:	6819      	ldr	r1, [r3, #0]
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006578:	4613      	mov	r3, r2
 800657a:	00db      	lsls	r3, r3, #3
 800657c:	4413      	add	r3, r2
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	4403      	add	r3, r0
 8006582:	331c      	adds	r3, #28
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4419      	add	r1, r3
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800658c:	4613      	mov	r3, r2
 800658e:	00db      	lsls	r3, r3, #3
 8006590:	4413      	add	r3, r2
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	4403      	add	r3, r0
 8006596:	3320      	adds	r3, #32
 8006598:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800659a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800659c:	2b00      	cmp	r3, #0
 800659e:	d113      	bne.n	80065c8 <HAL_PCD_IRQHandler+0x3a2>
 80065a0:	6879      	ldr	r1, [r7, #4]
 80065a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065a4:	4613      	mov	r3, r2
 80065a6:	00db      	lsls	r3, r3, #3
 80065a8:	4413      	add	r3, r2
 80065aa:	009b      	lsls	r3, r3, #2
 80065ac:	440b      	add	r3, r1
 80065ae:	3324      	adds	r3, #36	@ 0x24
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d108      	bne.n	80065c8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6818      	ldr	r0, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80065c0:	461a      	mov	r2, r3
 80065c2:	2101      	movs	r1, #1
 80065c4:	f004 fc1e 	bl	800ae04 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80065c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	4619      	mov	r1, r3
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f006 fb97 	bl	800cd02 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	f003 0308 	and.w	r3, r3, #8
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d008      	beq.n	80065f0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80065de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e0:	015a      	lsls	r2, r3, #5
 80065e2:	69fb      	ldr	r3, [r7, #28]
 80065e4:	4413      	add	r3, r2
 80065e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065ea:	461a      	mov	r2, r3
 80065ec:	2308      	movs	r3, #8
 80065ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	f003 0310 	and.w	r3, r3, #16
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d008      	beq.n	800660c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80065fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065fc:	015a      	lsls	r2, r3, #5
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	4413      	add	r3, r2
 8006602:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006606:	461a      	mov	r2, r3
 8006608:	2310      	movs	r3, #16
 800660a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006612:	2b00      	cmp	r3, #0
 8006614:	d008      	beq.n	8006628 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006618:	015a      	lsls	r2, r3, #5
 800661a:	69fb      	ldr	r3, [r7, #28]
 800661c:	4413      	add	r3, r2
 800661e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006622:	461a      	mov	r2, r3
 8006624:	2340      	movs	r3, #64	@ 0x40
 8006626:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	f003 0302 	and.w	r3, r3, #2
 800662e:	2b00      	cmp	r3, #0
 8006630:	d023      	beq.n	800667a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006632:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006634:	6a38      	ldr	r0, [r7, #32]
 8006636:	f003 fc05 	bl	8009e44 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800663a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800663c:	4613      	mov	r3, r2
 800663e:	00db      	lsls	r3, r3, #3
 8006640:	4413      	add	r3, r2
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	3310      	adds	r3, #16
 8006646:	687a      	ldr	r2, [r7, #4]
 8006648:	4413      	add	r3, r2
 800664a:	3304      	adds	r3, #4
 800664c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	78db      	ldrb	r3, [r3, #3]
 8006652:	2b01      	cmp	r3, #1
 8006654:	d108      	bne.n	8006668 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	2200      	movs	r2, #0
 800665a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800665c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800665e:	b2db      	uxtb	r3, r3
 8006660:	4619      	mov	r1, r3
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f006 fbe4 	bl	800ce30 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666a:	015a      	lsls	r2, r3, #5
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	4413      	add	r3, r2
 8006670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006674:	461a      	mov	r2, r3
 8006676:	2302      	movs	r3, #2
 8006678:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006680:	2b00      	cmp	r3, #0
 8006682:	d003      	beq.n	800668c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006684:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 fca5 	bl	8006fd6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800668c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668e:	3301      	adds	r3, #1
 8006690:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006694:	085b      	lsrs	r3, r3, #1
 8006696:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800669a:	2b00      	cmp	r3, #0
 800669c:	f47f af2e 	bne.w	80064fc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4618      	mov	r0, r3
 80066a6:	f004 fae9 	bl	800ac7c <USB_ReadInterrupts>
 80066aa:	4603      	mov	r3, r0
 80066ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066b4:	d122      	bne.n	80066fc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80066b6:	69fb      	ldr	r3, [r7, #28]
 80066b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	69fa      	ldr	r2, [r7, #28]
 80066c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80066c4:	f023 0301 	bic.w	r3, r3, #1
 80066c8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d108      	bne.n	80066e6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80066dc:	2100      	movs	r1, #0
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 fe8c 	bl	80073fc <HAL_PCDEx_LPM_Callback>
 80066e4:	e002      	b.n	80066ec <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f006 fb82 	bl	800cdf0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	695a      	ldr	r2, [r3, #20]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80066fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4618      	mov	r0, r3
 8006702:	f004 fabb 	bl	800ac7c <USB_ReadInterrupts>
 8006706:	4603      	mov	r3, r0
 8006708:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800670c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006710:	d112      	bne.n	8006738 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	f003 0301 	and.w	r3, r3, #1
 800671e:	2b01      	cmp	r3, #1
 8006720:	d102      	bne.n	8006728 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f006 fb3e 	bl	800cda4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	695a      	ldr	r2, [r3, #20]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006736:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4618      	mov	r0, r3
 800673e:	f004 fa9d 	bl	800ac7c <USB_ReadInterrupts>
 8006742:	4603      	mov	r3, r0
 8006744:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006748:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800674c:	f040 80b7 	bne.w	80068be <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	69fa      	ldr	r2, [r7, #28]
 800675a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800675e:	f023 0301 	bic.w	r3, r3, #1
 8006762:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2110      	movs	r1, #16
 800676a:	4618      	mov	r0, r3
 800676c:	f003 fb6a 	bl	8009e44 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006770:	2300      	movs	r3, #0
 8006772:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006774:	e046      	b.n	8006804 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006778:	015a      	lsls	r2, r3, #5
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	4413      	add	r3, r2
 800677e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006782:	461a      	mov	r2, r3
 8006784:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006788:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800678a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800678c:	015a      	lsls	r2, r3, #5
 800678e:	69fb      	ldr	r3, [r7, #28]
 8006790:	4413      	add	r3, r2
 8006792:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800679a:	0151      	lsls	r1, r2, #5
 800679c:	69fa      	ldr	r2, [r7, #28]
 800679e:	440a      	add	r2, r1
 80067a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80067a8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80067aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ac:	015a      	lsls	r2, r3, #5
 80067ae:	69fb      	ldr	r3, [r7, #28]
 80067b0:	4413      	add	r3, r2
 80067b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067b6:	461a      	mov	r2, r3
 80067b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80067bc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80067be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067c0:	015a      	lsls	r2, r3, #5
 80067c2:	69fb      	ldr	r3, [r7, #28]
 80067c4:	4413      	add	r3, r2
 80067c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067ce:	0151      	lsls	r1, r2, #5
 80067d0:	69fa      	ldr	r2, [r7, #28]
 80067d2:	440a      	add	r2, r1
 80067d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80067dc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80067de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067e0:	015a      	lsls	r2, r3, #5
 80067e2:	69fb      	ldr	r3, [r7, #28]
 80067e4:	4413      	add	r3, r2
 80067e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067ee:	0151      	lsls	r1, r2, #5
 80067f0:	69fa      	ldr	r2, [r7, #28]
 80067f2:	440a      	add	r2, r1
 80067f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067f8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80067fc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006800:	3301      	adds	r3, #1
 8006802:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	791b      	ldrb	r3, [r3, #4]
 8006808:	461a      	mov	r2, r3
 800680a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800680c:	4293      	cmp	r3, r2
 800680e:	d3b2      	bcc.n	8006776 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006816:	69db      	ldr	r3, [r3, #28]
 8006818:	69fa      	ldr	r2, [r7, #28]
 800681a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800681e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006822:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	7bdb      	ldrb	r3, [r3, #15]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d016      	beq.n	800685a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006832:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006836:	69fa      	ldr	r2, [r7, #28]
 8006838:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800683c:	f043 030b 	orr.w	r3, r3, #11
 8006840:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800684a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800684c:	69fa      	ldr	r2, [r7, #28]
 800684e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006852:	f043 030b 	orr.w	r3, r3, #11
 8006856:	6453      	str	r3, [r2, #68]	@ 0x44
 8006858:	e015      	b.n	8006886 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006860:	695b      	ldr	r3, [r3, #20]
 8006862:	69fa      	ldr	r2, [r7, #28]
 8006864:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006868:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800686c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006870:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006872:	69fb      	ldr	r3, [r7, #28]
 8006874:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006878:	691b      	ldr	r3, [r3, #16]
 800687a:	69fa      	ldr	r2, [r7, #28]
 800687c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006880:	f043 030b 	orr.w	r3, r3, #11
 8006884:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	69fa      	ldr	r2, [r7, #28]
 8006890:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006894:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006898:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6818      	ldr	r0, [r3, #0]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80068a8:	461a      	mov	r2, r3
 80068aa:	f004 faab 	bl	800ae04 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	695a      	ldr	r2, [r3, #20]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80068bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4618      	mov	r0, r3
 80068c4:	f004 f9da 	bl	800ac7c <USB_ReadInterrupts>
 80068c8:	4603      	mov	r3, r0
 80068ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068d2:	d123      	bne.n	800691c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4618      	mov	r0, r3
 80068da:	f004 fa70 	bl	800adbe <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4618      	mov	r0, r3
 80068e4:	f003 fb27 	bl	8009f36 <USB_GetDevSpeed>
 80068e8:	4603      	mov	r3, r0
 80068ea:	461a      	mov	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681c      	ldr	r4, [r3, #0]
 80068f4:	f001 f9f2 	bl	8007cdc <HAL_RCC_GetHCLKFreq>
 80068f8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80068fe:	461a      	mov	r2, r3
 8006900:	4620      	mov	r0, r4
 8006902:	f003 f82b 	bl	800995c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f006 fa23 	bl	800cd52 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	695a      	ldr	r2, [r3, #20]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800691a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4618      	mov	r0, r3
 8006922:	f004 f9ab 	bl	800ac7c <USB_ReadInterrupts>
 8006926:	4603      	mov	r3, r0
 8006928:	f003 0308 	and.w	r3, r3, #8
 800692c:	2b08      	cmp	r3, #8
 800692e:	d10a      	bne.n	8006946 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f006 fa00 	bl	800cd36 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	695a      	ldr	r2, [r3, #20]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f002 0208 	and.w	r2, r2, #8
 8006944:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4618      	mov	r0, r3
 800694c:	f004 f996 	bl	800ac7c <USB_ReadInterrupts>
 8006950:	4603      	mov	r3, r0
 8006952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006956:	2b80      	cmp	r3, #128	@ 0x80
 8006958:	d123      	bne.n	80069a2 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800695a:	6a3b      	ldr	r3, [r7, #32]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006962:	6a3b      	ldr	r3, [r7, #32]
 8006964:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006966:	2301      	movs	r3, #1
 8006968:	627b      	str	r3, [r7, #36]	@ 0x24
 800696a:	e014      	b.n	8006996 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800696c:	6879      	ldr	r1, [r7, #4]
 800696e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006970:	4613      	mov	r3, r2
 8006972:	00db      	lsls	r3, r3, #3
 8006974:	4413      	add	r3, r2
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	440b      	add	r3, r1
 800697a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d105      	bne.n	8006990 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006986:	b2db      	uxtb	r3, r3
 8006988:	4619      	mov	r1, r3
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 faf2 	bl	8006f74 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006992:	3301      	adds	r3, #1
 8006994:	627b      	str	r3, [r7, #36]	@ 0x24
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	791b      	ldrb	r3, [r3, #4]
 800699a:	461a      	mov	r2, r3
 800699c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699e:	4293      	cmp	r3, r2
 80069a0:	d3e4      	bcc.n	800696c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4618      	mov	r0, r3
 80069a8:	f004 f968 	bl	800ac7c <USB_ReadInterrupts>
 80069ac:	4603      	mov	r3, r0
 80069ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80069b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069b6:	d13c      	bne.n	8006a32 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80069b8:	2301      	movs	r3, #1
 80069ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80069bc:	e02b      	b.n	8006a16 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80069be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c0:	015a      	lsls	r2, r3, #5
 80069c2:	69fb      	ldr	r3, [r7, #28]
 80069c4:	4413      	add	r3, r2
 80069c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80069ce:	6879      	ldr	r1, [r7, #4]
 80069d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069d2:	4613      	mov	r3, r2
 80069d4:	00db      	lsls	r3, r3, #3
 80069d6:	4413      	add	r3, r2
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	440b      	add	r3, r1
 80069dc:	3318      	adds	r3, #24
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d115      	bne.n	8006a10 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80069e4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	da12      	bge.n	8006a10 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80069ea:	6879      	ldr	r1, [r7, #4]
 80069ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ee:	4613      	mov	r3, r2
 80069f0:	00db      	lsls	r3, r3, #3
 80069f2:	4413      	add	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	440b      	add	r3, r1
 80069f8:	3317      	adds	r3, #23
 80069fa:	2201      	movs	r2, #1
 80069fc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80069fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	4619      	mov	r1, r3
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 fab2 	bl	8006f74 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a12:	3301      	adds	r3, #1
 8006a14:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	791b      	ldrb	r3, [r3, #4]
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d3cd      	bcc.n	80069be <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	695a      	ldr	r2, [r3, #20]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006a30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4618      	mov	r0, r3
 8006a38:	f004 f920 	bl	800ac7c <USB_ReadInterrupts>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a42:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a46:	d156      	bne.n	8006af6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006a48:	2301      	movs	r3, #1
 8006a4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a4c:	e045      	b.n	8006ada <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a50:	015a      	lsls	r2, r3, #5
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	4413      	add	r3, r2
 8006a56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006a5e:	6879      	ldr	r1, [r7, #4]
 8006a60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a62:	4613      	mov	r3, r2
 8006a64:	00db      	lsls	r3, r3, #3
 8006a66:	4413      	add	r3, r2
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	440b      	add	r3, r1
 8006a6c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d12e      	bne.n	8006ad4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006a76:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	da2b      	bge.n	8006ad4 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	0c1a      	lsrs	r2, r3, #16
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006a86:	4053      	eors	r3, r2
 8006a88:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d121      	bne.n	8006ad4 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006a90:	6879      	ldr	r1, [r7, #4]
 8006a92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a94:	4613      	mov	r3, r2
 8006a96:	00db      	lsls	r3, r3, #3
 8006a98:	4413      	add	r3, r2
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	440b      	add	r3, r1
 8006a9e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006aa6:	6a3b      	ldr	r3, [r7, #32]
 8006aa8:	699b      	ldr	r3, [r3, #24]
 8006aaa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006aae:	6a3b      	ldr	r3, [r7, #32]
 8006ab0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006ab2:	6a3b      	ldr	r3, [r7, #32]
 8006ab4:	695b      	ldr	r3, [r3, #20]
 8006ab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d10a      	bne.n	8006ad4 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006abe:	69fb      	ldr	r3, [r7, #28]
 8006ac0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	69fa      	ldr	r2, [r7, #28]
 8006ac8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006acc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006ad0:	6053      	str	r3, [r2, #4]
            break;
 8006ad2:	e008      	b.n	8006ae6 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	791b      	ldrb	r3, [r3, #4]
 8006ade:	461a      	mov	r2, r3
 8006ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d3b3      	bcc.n	8006a4e <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	695a      	ldr	r2, [r3, #20]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006af4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4618      	mov	r0, r3
 8006afc:	f004 f8be 	bl	800ac7c <USB_ReadInterrupts>
 8006b00:	4603      	mov	r3, r0
 8006b02:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006b06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b0a:	d10a      	bne.n	8006b22 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f006 f9a1 	bl	800ce54 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	695a      	ldr	r2, [r3, #20]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006b20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4618      	mov	r0, r3
 8006b28:	f004 f8a8 	bl	800ac7c <USB_ReadInterrupts>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	f003 0304 	and.w	r3, r3, #4
 8006b32:	2b04      	cmp	r3, #4
 8006b34:	d115      	bne.n	8006b62 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006b3e:	69bb      	ldr	r3, [r7, #24]
 8006b40:	f003 0304 	and.w	r3, r3, #4
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d002      	beq.n	8006b4e <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f006 f991 	bl	800ce70 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	6859      	ldr	r1, [r3, #4]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	69ba      	ldr	r2, [r7, #24]
 8006b5a:	430a      	orrs	r2, r1
 8006b5c:	605a      	str	r2, [r3, #4]
 8006b5e:	e000      	b.n	8006b62 <HAL_PCD_IRQHandler+0x93c>
      return;
 8006b60:	bf00      	nop
    }
  }
}
 8006b62:	3734      	adds	r7, #52	@ 0x34
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bd90      	pop	{r4, r7, pc}

08006b68 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b082      	sub	sp, #8
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	460b      	mov	r3, r1
 8006b72:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d101      	bne.n	8006b82 <HAL_PCD_SetAddress+0x1a>
 8006b7e:	2302      	movs	r3, #2
 8006b80:	e012      	b.n	8006ba8 <HAL_PCD_SetAddress+0x40>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	78fa      	ldrb	r2, [r7, #3]
 8006b8e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	78fa      	ldrb	r2, [r7, #3]
 8006b96:	4611      	mov	r1, r2
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f004 f807 	bl	800abac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006ba6:	2300      	movs	r3, #0
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3708      	adds	r7, #8
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b084      	sub	sp, #16
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	4608      	mov	r0, r1
 8006bba:	4611      	mov	r1, r2
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	70fb      	strb	r3, [r7, #3]
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	803b      	strh	r3, [r7, #0]
 8006bc6:	4613      	mov	r3, r2
 8006bc8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006bce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	da0f      	bge.n	8006bf6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006bd6:	78fb      	ldrb	r3, [r7, #3]
 8006bd8:	f003 020f 	and.w	r2, r3, #15
 8006bdc:	4613      	mov	r3, r2
 8006bde:	00db      	lsls	r3, r3, #3
 8006be0:	4413      	add	r3, r2
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	3310      	adds	r3, #16
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	4413      	add	r3, r2
 8006bea:	3304      	adds	r3, #4
 8006bec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	705a      	strb	r2, [r3, #1]
 8006bf4:	e00f      	b.n	8006c16 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006bf6:	78fb      	ldrb	r3, [r7, #3]
 8006bf8:	f003 020f 	and.w	r2, r3, #15
 8006bfc:	4613      	mov	r3, r2
 8006bfe:	00db      	lsls	r3, r3, #3
 8006c00:	4413      	add	r3, r2
 8006c02:	009b      	lsls	r3, r3, #2
 8006c04:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	4413      	add	r3, r2
 8006c0c:	3304      	adds	r3, #4
 8006c0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006c16:	78fb      	ldrb	r3, [r7, #3]
 8006c18:	f003 030f 	and.w	r3, r3, #15
 8006c1c:	b2da      	uxtb	r2, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006c22:	883b      	ldrh	r3, [r7, #0]
 8006c24:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	78ba      	ldrb	r2, [r7, #2]
 8006c30:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	785b      	ldrb	r3, [r3, #1]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d004      	beq.n	8006c44 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	461a      	mov	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006c44:	78bb      	ldrb	r3, [r7, #2]
 8006c46:	2b02      	cmp	r3, #2
 8006c48:	d102      	bne.n	8006c50 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d101      	bne.n	8006c5e <HAL_PCD_EP_Open+0xae>
 8006c5a:	2302      	movs	r3, #2
 8006c5c:	e00e      	b.n	8006c7c <HAL_PCD_EP_Open+0xcc>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2201      	movs	r2, #1
 8006c62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68f9      	ldr	r1, [r7, #12]
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f003 f987 	bl	8009f80 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006c7a:	7afb      	ldrb	r3, [r7, #11]
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006c90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	da0f      	bge.n	8006cb8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c98:	78fb      	ldrb	r3, [r7, #3]
 8006c9a:	f003 020f 	and.w	r2, r3, #15
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	00db      	lsls	r3, r3, #3
 8006ca2:	4413      	add	r3, r2
 8006ca4:	009b      	lsls	r3, r3, #2
 8006ca6:	3310      	adds	r3, #16
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	4413      	add	r3, r2
 8006cac:	3304      	adds	r3, #4
 8006cae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	705a      	strb	r2, [r3, #1]
 8006cb6:	e00f      	b.n	8006cd8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006cb8:	78fb      	ldrb	r3, [r7, #3]
 8006cba:	f003 020f 	and.w	r2, r3, #15
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	00db      	lsls	r3, r3, #3
 8006cc2:	4413      	add	r3, r2
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006cca:	687a      	ldr	r2, [r7, #4]
 8006ccc:	4413      	add	r3, r2
 8006cce:	3304      	adds	r3, #4
 8006cd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006cd8:	78fb      	ldrb	r3, [r7, #3]
 8006cda:	f003 030f 	and.w	r3, r3, #15
 8006cde:	b2da      	uxtb	r2, r3
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d101      	bne.n	8006cf2 <HAL_PCD_EP_Close+0x6e>
 8006cee:	2302      	movs	r3, #2
 8006cf0:	e00e      	b.n	8006d10 <HAL_PCD_EP_Close+0x8c>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68f9      	ldr	r1, [r7, #12]
 8006d00:	4618      	mov	r0, r3
 8006d02:	f003 f9c5 	bl	800a090 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006d0e:	2300      	movs	r3, #0
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3710      	adds	r7, #16
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b086      	sub	sp, #24
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	607a      	str	r2, [r7, #4]
 8006d22:	603b      	str	r3, [r7, #0]
 8006d24:	460b      	mov	r3, r1
 8006d26:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006d28:	7afb      	ldrb	r3, [r7, #11]
 8006d2a:	f003 020f 	and.w	r2, r3, #15
 8006d2e:	4613      	mov	r3, r2
 8006d30:	00db      	lsls	r3, r3, #3
 8006d32:	4413      	add	r3, r2
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	4413      	add	r3, r2
 8006d3e:	3304      	adds	r3, #4
 8006d40:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	683a      	ldr	r2, [r7, #0]
 8006d4c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	2200      	movs	r2, #0
 8006d52:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	2200      	movs	r2, #0
 8006d58:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d5a:	7afb      	ldrb	r3, [r7, #11]
 8006d5c:	f003 030f 	and.w	r3, r3, #15
 8006d60:	b2da      	uxtb	r2, r3
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	799b      	ldrb	r3, [r3, #6]
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d102      	bne.n	8006d74 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6818      	ldr	r0, [r3, #0]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	799b      	ldrb	r3, [r3, #6]
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	6979      	ldr	r1, [r7, #20]
 8006d80:	f003 fa62 	bl	800a248 <USB_EPStartXfer>

  return HAL_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3718      	adds	r7, #24
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b086      	sub	sp, #24
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	60f8      	str	r0, [r7, #12]
 8006d96:	607a      	str	r2, [r7, #4]
 8006d98:	603b      	str	r3, [r7, #0]
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d9e:	7afb      	ldrb	r3, [r7, #11]
 8006da0:	f003 020f 	and.w	r2, r3, #15
 8006da4:	4613      	mov	r3, r2
 8006da6:	00db      	lsls	r3, r3, #3
 8006da8:	4413      	add	r3, r2
 8006daa:	009b      	lsls	r3, r3, #2
 8006dac:	3310      	adds	r3, #16
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	4413      	add	r3, r2
 8006db2:	3304      	adds	r3, #4
 8006db4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	687a      	ldr	r2, [r7, #4]
 8006dba:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	683a      	ldr	r2, [r7, #0]
 8006dc0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006dce:	7afb      	ldrb	r3, [r7, #11]
 8006dd0:	f003 030f 	and.w	r3, r3, #15
 8006dd4:	b2da      	uxtb	r2, r3
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	799b      	ldrb	r3, [r3, #6]
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d102      	bne.n	8006de8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6818      	ldr	r0, [r3, #0]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	799b      	ldrb	r3, [r3, #6]
 8006df0:	461a      	mov	r2, r3
 8006df2:	6979      	ldr	r1, [r7, #20]
 8006df4:	f003 fa28 	bl	800a248 <USB_EPStartXfer>

  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3718      	adds	r7, #24
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}

08006e02 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006e02:	b580      	push	{r7, lr}
 8006e04:	b084      	sub	sp, #16
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006e0e:	78fb      	ldrb	r3, [r7, #3]
 8006e10:	f003 030f 	and.w	r3, r3, #15
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	7912      	ldrb	r2, [r2, #4]
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d901      	bls.n	8006e20 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	e04f      	b.n	8006ec0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006e20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	da0f      	bge.n	8006e48 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e28:	78fb      	ldrb	r3, [r7, #3]
 8006e2a:	f003 020f 	and.w	r2, r3, #15
 8006e2e:	4613      	mov	r3, r2
 8006e30:	00db      	lsls	r3, r3, #3
 8006e32:	4413      	add	r3, r2
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	3310      	adds	r3, #16
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	3304      	adds	r3, #4
 8006e3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2201      	movs	r2, #1
 8006e44:	705a      	strb	r2, [r3, #1]
 8006e46:	e00d      	b.n	8006e64 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006e48:	78fa      	ldrb	r2, [r7, #3]
 8006e4a:	4613      	mov	r3, r2
 8006e4c:	00db      	lsls	r3, r3, #3
 8006e4e:	4413      	add	r3, r2
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	4413      	add	r3, r2
 8006e5a:	3304      	adds	r3, #4
 8006e5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2200      	movs	r2, #0
 8006e62:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2201      	movs	r2, #1
 8006e68:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e6a:	78fb      	ldrb	r3, [r7, #3]
 8006e6c:	f003 030f 	and.w	r3, r3, #15
 8006e70:	b2da      	uxtb	r2, r3
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d101      	bne.n	8006e84 <HAL_PCD_EP_SetStall+0x82>
 8006e80:	2302      	movs	r3, #2
 8006e82:	e01d      	b.n	8006ec0 <HAL_PCD_EP_SetStall+0xbe>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	68f9      	ldr	r1, [r7, #12]
 8006e92:	4618      	mov	r0, r3
 8006e94:	f003 fdb6 	bl	800aa04 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006e98:	78fb      	ldrb	r3, [r7, #3]
 8006e9a:	f003 030f 	and.w	r3, r3, #15
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d109      	bne.n	8006eb6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6818      	ldr	r0, [r3, #0]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	7999      	ldrb	r1, [r3, #6]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	f003 ffa7 	bl	800ae04 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006ebe:	2300      	movs	r3, #0
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	3710      	adds	r7, #16
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}

08006ec8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b084      	sub	sp, #16
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006ed4:	78fb      	ldrb	r3, [r7, #3]
 8006ed6:	f003 030f 	and.w	r3, r3, #15
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	7912      	ldrb	r2, [r2, #4]
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d901      	bls.n	8006ee6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e042      	b.n	8006f6c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006ee6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	da0f      	bge.n	8006f0e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006eee:	78fb      	ldrb	r3, [r7, #3]
 8006ef0:	f003 020f 	and.w	r2, r3, #15
 8006ef4:	4613      	mov	r3, r2
 8006ef6:	00db      	lsls	r3, r3, #3
 8006ef8:	4413      	add	r3, r2
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	3310      	adds	r3, #16
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	4413      	add	r3, r2
 8006f02:	3304      	adds	r3, #4
 8006f04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	705a      	strb	r2, [r3, #1]
 8006f0c:	e00f      	b.n	8006f2e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f0e:	78fb      	ldrb	r3, [r7, #3]
 8006f10:	f003 020f 	and.w	r2, r3, #15
 8006f14:	4613      	mov	r3, r2
 8006f16:	00db      	lsls	r3, r3, #3
 8006f18:	4413      	add	r3, r2
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	4413      	add	r3, r2
 8006f24:	3304      	adds	r3, #4
 8006f26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2200      	movs	r2, #0
 8006f32:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006f34:	78fb      	ldrb	r3, [r7, #3]
 8006f36:	f003 030f 	and.w	r3, r3, #15
 8006f3a:	b2da      	uxtb	r2, r3
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d101      	bne.n	8006f4e <HAL_PCD_EP_ClrStall+0x86>
 8006f4a:	2302      	movs	r3, #2
 8006f4c:	e00e      	b.n	8006f6c <HAL_PCD_EP_ClrStall+0xa4>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	68f9      	ldr	r1, [r7, #12]
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f003 fdbf 	bl	800aae0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	460b      	mov	r3, r1
 8006f7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006f80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	da0c      	bge.n	8006fa2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006f88:	78fb      	ldrb	r3, [r7, #3]
 8006f8a:	f003 020f 	and.w	r2, r3, #15
 8006f8e:	4613      	mov	r3, r2
 8006f90:	00db      	lsls	r3, r3, #3
 8006f92:	4413      	add	r3, r2
 8006f94:	009b      	lsls	r3, r3, #2
 8006f96:	3310      	adds	r3, #16
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	4413      	add	r3, r2
 8006f9c:	3304      	adds	r3, #4
 8006f9e:	60fb      	str	r3, [r7, #12]
 8006fa0:	e00c      	b.n	8006fbc <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006fa2:	78fb      	ldrb	r3, [r7, #3]
 8006fa4:	f003 020f 	and.w	r2, r3, #15
 8006fa8:	4613      	mov	r3, r2
 8006faa:	00db      	lsls	r3, r3, #3
 8006fac:	4413      	add	r3, r2
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	4413      	add	r3, r2
 8006fb8:	3304      	adds	r3, #4
 8006fba:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68f9      	ldr	r1, [r7, #12]
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f003 fbde 	bl	800a784 <USB_EPStopXfer>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006fcc:	7afb      	ldrb	r3, [r7, #11]
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}

08006fd6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b08a      	sub	sp, #40	@ 0x28
 8006fda:	af02      	add	r7, sp, #8
 8006fdc:	6078      	str	r0, [r7, #4]
 8006fde:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006fea:	683a      	ldr	r2, [r7, #0]
 8006fec:	4613      	mov	r3, r2
 8006fee:	00db      	lsls	r3, r3, #3
 8006ff0:	4413      	add	r3, r2
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	3310      	adds	r3, #16
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	4413      	add	r3, r2
 8006ffa:	3304      	adds	r3, #4
 8006ffc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	695a      	ldr	r2, [r3, #20]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	691b      	ldr	r3, [r3, #16]
 8007006:	429a      	cmp	r2, r3
 8007008:	d901      	bls.n	800700e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e06b      	b.n	80070e6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	691a      	ldr	r2, [r3, #16]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	1ad3      	subs	r3, r2, r3
 8007018:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	69fa      	ldr	r2, [r7, #28]
 8007020:	429a      	cmp	r2, r3
 8007022:	d902      	bls.n	800702a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	3303      	adds	r3, #3
 800702e:	089b      	lsrs	r3, r3, #2
 8007030:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007032:	e02a      	b.n	800708a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	691a      	ldr	r2, [r3, #16]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	695b      	ldr	r3, [r3, #20]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	69fa      	ldr	r2, [r7, #28]
 8007046:	429a      	cmp	r2, r3
 8007048:	d902      	bls.n	8007050 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007050:	69fb      	ldr	r3, [r7, #28]
 8007052:	3303      	adds	r3, #3
 8007054:	089b      	lsrs	r3, r3, #2
 8007056:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	68d9      	ldr	r1, [r3, #12]
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	b2da      	uxtb	r2, r3
 8007060:	69fb      	ldr	r3, [r7, #28]
 8007062:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007068:	9300      	str	r3, [sp, #0]
 800706a:	4603      	mov	r3, r0
 800706c:	6978      	ldr	r0, [r7, #20]
 800706e:	f003 fc33 	bl	800a8d8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	68da      	ldr	r2, [r3, #12]
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	441a      	add	r2, r3
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	695a      	ldr	r2, [r3, #20]
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	441a      	add	r2, r3
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	015a      	lsls	r2, r3, #5
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	4413      	add	r3, r2
 8007092:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800709a:	69ba      	ldr	r2, [r7, #24]
 800709c:	429a      	cmp	r2, r3
 800709e:	d809      	bhi.n	80070b4 <PCD_WriteEmptyTxFifo+0xde>
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	695a      	ldr	r2, [r3, #20]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d203      	bcs.n	80070b4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	691b      	ldr	r3, [r3, #16]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d1bf      	bne.n	8007034 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	691a      	ldr	r2, [r3, #16]
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	695b      	ldr	r3, [r3, #20]
 80070bc:	429a      	cmp	r2, r3
 80070be:	d811      	bhi.n	80070e4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	f003 030f 	and.w	r3, r3, #15
 80070c6:	2201      	movs	r2, #1
 80070c8:	fa02 f303 	lsl.w	r3, r2, r3
 80070cc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	43db      	mvns	r3, r3
 80070da:	6939      	ldr	r1, [r7, #16]
 80070dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80070e0:	4013      	ands	r3, r2
 80070e2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3720      	adds	r7, #32
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
	...

080070f0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b088      	sub	sp, #32
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	333c      	adds	r3, #60	@ 0x3c
 8007108:	3304      	adds	r3, #4
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	015a      	lsls	r2, r3, #5
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	4413      	add	r3, r2
 8007116:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	799b      	ldrb	r3, [r3, #6]
 8007122:	2b01      	cmp	r3, #1
 8007124:	d17b      	bne.n	800721e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	f003 0308 	and.w	r3, r3, #8
 800712c:	2b00      	cmp	r3, #0
 800712e:	d015      	beq.n	800715c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	4a61      	ldr	r2, [pc, #388]	@ (80072b8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007134:	4293      	cmp	r3, r2
 8007136:	f240 80b9 	bls.w	80072ac <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007140:	2b00      	cmp	r3, #0
 8007142:	f000 80b3 	beq.w	80072ac <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	015a      	lsls	r2, r3, #5
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	4413      	add	r3, r2
 800714e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007152:	461a      	mov	r2, r3
 8007154:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007158:	6093      	str	r3, [r2, #8]
 800715a:	e0a7      	b.n	80072ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	f003 0320 	and.w	r3, r3, #32
 8007162:	2b00      	cmp	r3, #0
 8007164:	d009      	beq.n	800717a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	015a      	lsls	r2, r3, #5
 800716a:	69bb      	ldr	r3, [r7, #24]
 800716c:	4413      	add	r3, r2
 800716e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007172:	461a      	mov	r2, r3
 8007174:	2320      	movs	r3, #32
 8007176:	6093      	str	r3, [r2, #8]
 8007178:	e098      	b.n	80072ac <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800717a:	693b      	ldr	r3, [r7, #16]
 800717c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007180:	2b00      	cmp	r3, #0
 8007182:	f040 8093 	bne.w	80072ac <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	4a4b      	ldr	r2, [pc, #300]	@ (80072b8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d90f      	bls.n	80071ae <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007194:	2b00      	cmp	r3, #0
 8007196:	d00a      	beq.n	80071ae <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	015a      	lsls	r2, r3, #5
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	4413      	add	r3, r2
 80071a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071a4:	461a      	mov	r2, r3
 80071a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071aa:	6093      	str	r3, [r2, #8]
 80071ac:	e07e      	b.n	80072ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80071ae:	683a      	ldr	r2, [r7, #0]
 80071b0:	4613      	mov	r3, r2
 80071b2:	00db      	lsls	r3, r3, #3
 80071b4:	4413      	add	r3, r2
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	4413      	add	r3, r2
 80071c0:	3304      	adds	r3, #4
 80071c2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6a1a      	ldr	r2, [r3, #32]
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	0159      	lsls	r1, r3, #5
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	440b      	add	r3, r1
 80071d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071da:	1ad2      	subs	r2, r2, r3
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d114      	bne.n	8007210 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d109      	bne.n	8007202 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6818      	ldr	r0, [r3, #0]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80071f8:	461a      	mov	r2, r3
 80071fa:	2101      	movs	r1, #1
 80071fc:	f003 fe02 	bl	800ae04 <USB_EP0_OutStart>
 8007200:	e006      	b.n	8007210 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	68da      	ldr	r2, [r3, #12]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	695b      	ldr	r3, [r3, #20]
 800720a:	441a      	add	r2, r3
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	b2db      	uxtb	r3, r3
 8007214:	4619      	mov	r1, r3
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f005 fd58 	bl	800cccc <HAL_PCD_DataOutStageCallback>
 800721c:	e046      	b.n	80072ac <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	4a26      	ldr	r2, [pc, #152]	@ (80072bc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d124      	bne.n	8007270 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800722c:	2b00      	cmp	r3, #0
 800722e:	d00a      	beq.n	8007246 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	015a      	lsls	r2, r3, #5
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	4413      	add	r3, r2
 8007238:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800723c:	461a      	mov	r2, r3
 800723e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007242:	6093      	str	r3, [r2, #8]
 8007244:	e032      	b.n	80072ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	f003 0320 	and.w	r3, r3, #32
 800724c:	2b00      	cmp	r3, #0
 800724e:	d008      	beq.n	8007262 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	015a      	lsls	r2, r3, #5
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	4413      	add	r3, r2
 8007258:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800725c:	461a      	mov	r2, r3
 800725e:	2320      	movs	r3, #32
 8007260:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	b2db      	uxtb	r3, r3
 8007266:	4619      	mov	r1, r3
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f005 fd2f 	bl	800cccc <HAL_PCD_DataOutStageCallback>
 800726e:	e01d      	b.n	80072ac <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d114      	bne.n	80072a0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007276:	6879      	ldr	r1, [r7, #4]
 8007278:	683a      	ldr	r2, [r7, #0]
 800727a:	4613      	mov	r3, r2
 800727c:	00db      	lsls	r3, r3, #3
 800727e:	4413      	add	r3, r2
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	440b      	add	r3, r1
 8007284:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d108      	bne.n	80072a0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6818      	ldr	r0, [r3, #0]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007298:	461a      	mov	r2, r3
 800729a:	2100      	movs	r1, #0
 800729c:	f003 fdb2 	bl	800ae04 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	4619      	mov	r1, r3
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f005 fd10 	bl	800cccc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80072ac:	2300      	movs	r3, #0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3720      	adds	r7, #32
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	4f54300a 	.word	0x4f54300a
 80072bc:	4f54310a 	.word	0x4f54310a

080072c0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b086      	sub	sp, #24
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	333c      	adds	r3, #60	@ 0x3c
 80072d8:	3304      	adds	r3, #4
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	015a      	lsls	r2, r3, #5
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	4413      	add	r3, r2
 80072e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	4a15      	ldr	r2, [pc, #84]	@ (8007348 <PCD_EP_OutSetupPacket_int+0x88>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d90e      	bls.n	8007314 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d009      	beq.n	8007314 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	015a      	lsls	r2, r3, #5
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	4413      	add	r3, r2
 8007308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800730c:	461a      	mov	r2, r3
 800730e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007312:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f005 fcc7 	bl	800cca8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	4a0a      	ldr	r2, [pc, #40]	@ (8007348 <PCD_EP_OutSetupPacket_int+0x88>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d90c      	bls.n	800733c <PCD_EP_OutSetupPacket_int+0x7c>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	799b      	ldrb	r3, [r3, #6]
 8007326:	2b01      	cmp	r3, #1
 8007328:	d108      	bne.n	800733c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6818      	ldr	r0, [r3, #0]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007334:	461a      	mov	r2, r3
 8007336:	2101      	movs	r1, #1
 8007338:	f003 fd64 	bl	800ae04 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800733c:	2300      	movs	r3, #0
}
 800733e:	4618      	mov	r0, r3
 8007340:	3718      	adds	r7, #24
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
 8007346:	bf00      	nop
 8007348:	4f54300a 	.word	0x4f54300a

0800734c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800734c:	b480      	push	{r7}
 800734e:	b085      	sub	sp, #20
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	460b      	mov	r3, r1
 8007356:	70fb      	strb	r3, [r7, #3]
 8007358:	4613      	mov	r3, r2
 800735a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007362:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007364:	78fb      	ldrb	r3, [r7, #3]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d107      	bne.n	800737a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800736a:	883b      	ldrh	r3, [r7, #0]
 800736c:	0419      	lsls	r1, r3, #16
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	68ba      	ldr	r2, [r7, #8]
 8007374:	430a      	orrs	r2, r1
 8007376:	629a      	str	r2, [r3, #40]	@ 0x28
 8007378:	e028      	b.n	80073cc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007380:	0c1b      	lsrs	r3, r3, #16
 8007382:	68ba      	ldr	r2, [r7, #8]
 8007384:	4413      	add	r3, r2
 8007386:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007388:	2300      	movs	r3, #0
 800738a:	73fb      	strb	r3, [r7, #15]
 800738c:	e00d      	b.n	80073aa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	7bfb      	ldrb	r3, [r7, #15]
 8007394:	3340      	adds	r3, #64	@ 0x40
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	4413      	add	r3, r2
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	0c1b      	lsrs	r3, r3, #16
 800739e:	68ba      	ldr	r2, [r7, #8]
 80073a0:	4413      	add	r3, r2
 80073a2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80073a4:	7bfb      	ldrb	r3, [r7, #15]
 80073a6:	3301      	adds	r3, #1
 80073a8:	73fb      	strb	r3, [r7, #15]
 80073aa:	7bfa      	ldrb	r2, [r7, #15]
 80073ac:	78fb      	ldrb	r3, [r7, #3]
 80073ae:	3b01      	subs	r3, #1
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d3ec      	bcc.n	800738e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80073b4:	883b      	ldrh	r3, [r7, #0]
 80073b6:	0418      	lsls	r0, r3, #16
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6819      	ldr	r1, [r3, #0]
 80073bc:	78fb      	ldrb	r3, [r7, #3]
 80073be:	3b01      	subs	r3, #1
 80073c0:	68ba      	ldr	r2, [r7, #8]
 80073c2:	4302      	orrs	r2, r0
 80073c4:	3340      	adds	r3, #64	@ 0x40
 80073c6:	009b      	lsls	r3, r3, #2
 80073c8:	440b      	add	r3, r1
 80073ca:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80073cc:	2300      	movs	r3, #0
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3714      	adds	r7, #20
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr

080073da <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80073da:	b480      	push	{r7}
 80073dc:	b083      	sub	sp, #12
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
 80073e2:	460b      	mov	r3, r1
 80073e4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	887a      	ldrh	r2, [r7, #2]
 80073ec:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80073ee:	2300      	movs	r3, #0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	370c      	adds	r7, #12
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr

080073fc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b083      	sub	sp, #12
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	460b      	mov	r3, r1
 8007406:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007408:	bf00      	nop
 800740a:	370c      	adds	r7, #12
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr

08007414 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b086      	sub	sp, #24
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d101      	bne.n	8007426 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007422:	2301      	movs	r3, #1
 8007424:	e267      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0301 	and.w	r3, r3, #1
 800742e:	2b00      	cmp	r3, #0
 8007430:	d075      	beq.n	800751e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007432:	4b88      	ldr	r3, [pc, #544]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f003 030c 	and.w	r3, r3, #12
 800743a:	2b04      	cmp	r3, #4
 800743c:	d00c      	beq.n	8007458 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800743e:	4b85      	ldr	r3, [pc, #532]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007446:	2b08      	cmp	r3, #8
 8007448:	d112      	bne.n	8007470 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800744a:	4b82      	ldr	r3, [pc, #520]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007452:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007456:	d10b      	bne.n	8007470 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007458:	4b7e      	ldr	r3, [pc, #504]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007460:	2b00      	cmp	r3, #0
 8007462:	d05b      	beq.n	800751c <HAL_RCC_OscConfig+0x108>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d157      	bne.n	800751c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e242      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007478:	d106      	bne.n	8007488 <HAL_RCC_OscConfig+0x74>
 800747a:	4b76      	ldr	r3, [pc, #472]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a75      	ldr	r2, [pc, #468]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007484:	6013      	str	r3, [r2, #0]
 8007486:	e01d      	b.n	80074c4 <HAL_RCC_OscConfig+0xb0>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007490:	d10c      	bne.n	80074ac <HAL_RCC_OscConfig+0x98>
 8007492:	4b70      	ldr	r3, [pc, #448]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a6f      	ldr	r2, [pc, #444]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007498:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800749c:	6013      	str	r3, [r2, #0]
 800749e:	4b6d      	ldr	r3, [pc, #436]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a6c      	ldr	r2, [pc, #432]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 80074a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074a8:	6013      	str	r3, [r2, #0]
 80074aa:	e00b      	b.n	80074c4 <HAL_RCC_OscConfig+0xb0>
 80074ac:	4b69      	ldr	r3, [pc, #420]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a68      	ldr	r2, [pc, #416]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 80074b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074b6:	6013      	str	r3, [r2, #0]
 80074b8:	4b66      	ldr	r3, [pc, #408]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a65      	ldr	r2, [pc, #404]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 80074be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80074c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d013      	beq.n	80074f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074cc:	f7fb ffee 	bl	80034ac <HAL_GetTick>
 80074d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074d2:	e008      	b.n	80074e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80074d4:	f7fb ffea 	bl	80034ac <HAL_GetTick>
 80074d8:	4602      	mov	r2, r0
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	1ad3      	subs	r3, r2, r3
 80074de:	2b64      	cmp	r3, #100	@ 0x64
 80074e0:	d901      	bls.n	80074e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80074e2:	2303      	movs	r3, #3
 80074e4:	e207      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074e6:	4b5b      	ldr	r3, [pc, #364]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d0f0      	beq.n	80074d4 <HAL_RCC_OscConfig+0xc0>
 80074f2:	e014      	b.n	800751e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074f4:	f7fb ffda 	bl	80034ac <HAL_GetTick>
 80074f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80074fa:	e008      	b.n	800750e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80074fc:	f7fb ffd6 	bl	80034ac <HAL_GetTick>
 8007500:	4602      	mov	r2, r0
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	1ad3      	subs	r3, r2, r3
 8007506:	2b64      	cmp	r3, #100	@ 0x64
 8007508:	d901      	bls.n	800750e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800750a:	2303      	movs	r3, #3
 800750c:	e1f3      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800750e:	4b51      	ldr	r3, [pc, #324]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1f0      	bne.n	80074fc <HAL_RCC_OscConfig+0xe8>
 800751a:	e000      	b.n	800751e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800751c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0302 	and.w	r3, r3, #2
 8007526:	2b00      	cmp	r3, #0
 8007528:	d063      	beq.n	80075f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800752a:	4b4a      	ldr	r3, [pc, #296]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	f003 030c 	and.w	r3, r3, #12
 8007532:	2b00      	cmp	r3, #0
 8007534:	d00b      	beq.n	800754e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007536:	4b47      	ldr	r3, [pc, #284]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800753e:	2b08      	cmp	r3, #8
 8007540:	d11c      	bne.n	800757c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007542:	4b44      	ldr	r3, [pc, #272]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800754a:	2b00      	cmp	r3, #0
 800754c:	d116      	bne.n	800757c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800754e:	4b41      	ldr	r3, [pc, #260]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 0302 	and.w	r3, r3, #2
 8007556:	2b00      	cmp	r3, #0
 8007558:	d005      	beq.n	8007566 <HAL_RCC_OscConfig+0x152>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	2b01      	cmp	r3, #1
 8007560:	d001      	beq.n	8007566 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e1c7      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007566:	4b3b      	ldr	r3, [pc, #236]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	00db      	lsls	r3, r3, #3
 8007574:	4937      	ldr	r1, [pc, #220]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007576:	4313      	orrs	r3, r2
 8007578:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800757a:	e03a      	b.n	80075f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d020      	beq.n	80075c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007584:	4b34      	ldr	r3, [pc, #208]	@ (8007658 <HAL_RCC_OscConfig+0x244>)
 8007586:	2201      	movs	r2, #1
 8007588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800758a:	f7fb ff8f 	bl	80034ac <HAL_GetTick>
 800758e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007590:	e008      	b.n	80075a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007592:	f7fb ff8b 	bl	80034ac <HAL_GetTick>
 8007596:	4602      	mov	r2, r0
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	1ad3      	subs	r3, r2, r3
 800759c:	2b02      	cmp	r3, #2
 800759e:	d901      	bls.n	80075a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80075a0:	2303      	movs	r3, #3
 80075a2:	e1a8      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075a4:	4b2b      	ldr	r3, [pc, #172]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 0302 	and.w	r3, r3, #2
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d0f0      	beq.n	8007592 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075b0:	4b28      	ldr	r3, [pc, #160]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	00db      	lsls	r3, r3, #3
 80075be:	4925      	ldr	r1, [pc, #148]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 80075c0:	4313      	orrs	r3, r2
 80075c2:	600b      	str	r3, [r1, #0]
 80075c4:	e015      	b.n	80075f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80075c6:	4b24      	ldr	r3, [pc, #144]	@ (8007658 <HAL_RCC_OscConfig+0x244>)
 80075c8:	2200      	movs	r2, #0
 80075ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075cc:	f7fb ff6e 	bl	80034ac <HAL_GetTick>
 80075d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075d2:	e008      	b.n	80075e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075d4:	f7fb ff6a 	bl	80034ac <HAL_GetTick>
 80075d8:	4602      	mov	r2, r0
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	1ad3      	subs	r3, r2, r3
 80075de:	2b02      	cmp	r3, #2
 80075e0:	d901      	bls.n	80075e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	e187      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075e6:	4b1b      	ldr	r3, [pc, #108]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f003 0302 	and.w	r3, r3, #2
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1f0      	bne.n	80075d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 0308 	and.w	r3, r3, #8
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d036      	beq.n	800766c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	695b      	ldr	r3, [r3, #20]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d016      	beq.n	8007634 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007606:	4b15      	ldr	r3, [pc, #84]	@ (800765c <HAL_RCC_OscConfig+0x248>)
 8007608:	2201      	movs	r2, #1
 800760a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800760c:	f7fb ff4e 	bl	80034ac <HAL_GetTick>
 8007610:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007612:	e008      	b.n	8007626 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007614:	f7fb ff4a 	bl	80034ac <HAL_GetTick>
 8007618:	4602      	mov	r2, r0
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	2b02      	cmp	r3, #2
 8007620:	d901      	bls.n	8007626 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e167      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007626:	4b0b      	ldr	r3, [pc, #44]	@ (8007654 <HAL_RCC_OscConfig+0x240>)
 8007628:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800762a:	f003 0302 	and.w	r3, r3, #2
 800762e:	2b00      	cmp	r3, #0
 8007630:	d0f0      	beq.n	8007614 <HAL_RCC_OscConfig+0x200>
 8007632:	e01b      	b.n	800766c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007634:	4b09      	ldr	r3, [pc, #36]	@ (800765c <HAL_RCC_OscConfig+0x248>)
 8007636:	2200      	movs	r2, #0
 8007638:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800763a:	f7fb ff37 	bl	80034ac <HAL_GetTick>
 800763e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007640:	e00e      	b.n	8007660 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007642:	f7fb ff33 	bl	80034ac <HAL_GetTick>
 8007646:	4602      	mov	r2, r0
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	1ad3      	subs	r3, r2, r3
 800764c:	2b02      	cmp	r3, #2
 800764e:	d907      	bls.n	8007660 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007650:	2303      	movs	r3, #3
 8007652:	e150      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
 8007654:	40023800 	.word	0x40023800
 8007658:	42470000 	.word	0x42470000
 800765c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007660:	4b88      	ldr	r3, [pc, #544]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007662:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007664:	f003 0302 	and.w	r3, r3, #2
 8007668:	2b00      	cmp	r3, #0
 800766a:	d1ea      	bne.n	8007642 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f003 0304 	and.w	r3, r3, #4
 8007674:	2b00      	cmp	r3, #0
 8007676:	f000 8097 	beq.w	80077a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800767a:	2300      	movs	r3, #0
 800767c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800767e:	4b81      	ldr	r3, [pc, #516]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007686:	2b00      	cmp	r3, #0
 8007688:	d10f      	bne.n	80076aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800768a:	2300      	movs	r3, #0
 800768c:	60bb      	str	r3, [r7, #8]
 800768e:	4b7d      	ldr	r3, [pc, #500]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007692:	4a7c      	ldr	r2, [pc, #496]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007694:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007698:	6413      	str	r3, [r2, #64]	@ 0x40
 800769a:	4b7a      	ldr	r3, [pc, #488]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 800769c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800769e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076a2:	60bb      	str	r3, [r7, #8]
 80076a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80076a6:	2301      	movs	r3, #1
 80076a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076aa:	4b77      	ldr	r3, [pc, #476]	@ (8007888 <HAL_RCC_OscConfig+0x474>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d118      	bne.n	80076e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80076b6:	4b74      	ldr	r3, [pc, #464]	@ (8007888 <HAL_RCC_OscConfig+0x474>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a73      	ldr	r2, [pc, #460]	@ (8007888 <HAL_RCC_OscConfig+0x474>)
 80076bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80076c2:	f7fb fef3 	bl	80034ac <HAL_GetTick>
 80076c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076c8:	e008      	b.n	80076dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076ca:	f7fb feef 	bl	80034ac <HAL_GetTick>
 80076ce:	4602      	mov	r2, r0
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	1ad3      	subs	r3, r2, r3
 80076d4:	2b02      	cmp	r3, #2
 80076d6:	d901      	bls.n	80076dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80076d8:	2303      	movs	r3, #3
 80076da:	e10c      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076dc:	4b6a      	ldr	r3, [pc, #424]	@ (8007888 <HAL_RCC_OscConfig+0x474>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d0f0      	beq.n	80076ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d106      	bne.n	80076fe <HAL_RCC_OscConfig+0x2ea>
 80076f0:	4b64      	ldr	r3, [pc, #400]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 80076f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076f4:	4a63      	ldr	r2, [pc, #396]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 80076f6:	f043 0301 	orr.w	r3, r3, #1
 80076fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80076fc:	e01c      	b.n	8007738 <HAL_RCC_OscConfig+0x324>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	2b05      	cmp	r3, #5
 8007704:	d10c      	bne.n	8007720 <HAL_RCC_OscConfig+0x30c>
 8007706:	4b5f      	ldr	r3, [pc, #380]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800770a:	4a5e      	ldr	r2, [pc, #376]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 800770c:	f043 0304 	orr.w	r3, r3, #4
 8007710:	6713      	str	r3, [r2, #112]	@ 0x70
 8007712:	4b5c      	ldr	r3, [pc, #368]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007716:	4a5b      	ldr	r2, [pc, #364]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007718:	f043 0301 	orr.w	r3, r3, #1
 800771c:	6713      	str	r3, [r2, #112]	@ 0x70
 800771e:	e00b      	b.n	8007738 <HAL_RCC_OscConfig+0x324>
 8007720:	4b58      	ldr	r3, [pc, #352]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007724:	4a57      	ldr	r2, [pc, #348]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007726:	f023 0301 	bic.w	r3, r3, #1
 800772a:	6713      	str	r3, [r2, #112]	@ 0x70
 800772c:	4b55      	ldr	r3, [pc, #340]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 800772e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007730:	4a54      	ldr	r2, [pc, #336]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007732:	f023 0304 	bic.w	r3, r3, #4
 8007736:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d015      	beq.n	800776c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007740:	f7fb feb4 	bl	80034ac <HAL_GetTick>
 8007744:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007746:	e00a      	b.n	800775e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007748:	f7fb feb0 	bl	80034ac <HAL_GetTick>
 800774c:	4602      	mov	r2, r0
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007756:	4293      	cmp	r3, r2
 8007758:	d901      	bls.n	800775e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800775a:	2303      	movs	r3, #3
 800775c:	e0cb      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800775e:	4b49      	ldr	r3, [pc, #292]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007762:	f003 0302 	and.w	r3, r3, #2
 8007766:	2b00      	cmp	r3, #0
 8007768:	d0ee      	beq.n	8007748 <HAL_RCC_OscConfig+0x334>
 800776a:	e014      	b.n	8007796 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800776c:	f7fb fe9e 	bl	80034ac <HAL_GetTick>
 8007770:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007772:	e00a      	b.n	800778a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007774:	f7fb fe9a 	bl	80034ac <HAL_GetTick>
 8007778:	4602      	mov	r2, r0
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	1ad3      	subs	r3, r2, r3
 800777e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007782:	4293      	cmp	r3, r2
 8007784:	d901      	bls.n	800778a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007786:	2303      	movs	r3, #3
 8007788:	e0b5      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800778a:	4b3e      	ldr	r3, [pc, #248]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 800778c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800778e:	f003 0302 	and.w	r3, r3, #2
 8007792:	2b00      	cmp	r3, #0
 8007794:	d1ee      	bne.n	8007774 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007796:	7dfb      	ldrb	r3, [r7, #23]
 8007798:	2b01      	cmp	r3, #1
 800779a:	d105      	bne.n	80077a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800779c:	4b39      	ldr	r3, [pc, #228]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 800779e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077a0:	4a38      	ldr	r2, [pc, #224]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 80077a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	699b      	ldr	r3, [r3, #24]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f000 80a1 	beq.w	80078f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80077b2:	4b34      	ldr	r3, [pc, #208]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	f003 030c 	and.w	r3, r3, #12
 80077ba:	2b08      	cmp	r3, #8
 80077bc:	d05c      	beq.n	8007878 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	699b      	ldr	r3, [r3, #24]
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d141      	bne.n	800784a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077c6:	4b31      	ldr	r3, [pc, #196]	@ (800788c <HAL_RCC_OscConfig+0x478>)
 80077c8:	2200      	movs	r2, #0
 80077ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077cc:	f7fb fe6e 	bl	80034ac <HAL_GetTick>
 80077d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077d2:	e008      	b.n	80077e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077d4:	f7fb fe6a 	bl	80034ac <HAL_GetTick>
 80077d8:	4602      	mov	r2, r0
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	1ad3      	subs	r3, r2, r3
 80077de:	2b02      	cmp	r3, #2
 80077e0:	d901      	bls.n	80077e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80077e2:	2303      	movs	r3, #3
 80077e4:	e087      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077e6:	4b27      	ldr	r3, [pc, #156]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d1f0      	bne.n	80077d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	69da      	ldr	r2, [r3, #28]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6a1b      	ldr	r3, [r3, #32]
 80077fa:	431a      	orrs	r2, r3
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007800:	019b      	lsls	r3, r3, #6
 8007802:	431a      	orrs	r2, r3
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007808:	085b      	lsrs	r3, r3, #1
 800780a:	3b01      	subs	r3, #1
 800780c:	041b      	lsls	r3, r3, #16
 800780e:	431a      	orrs	r2, r3
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007814:	061b      	lsls	r3, r3, #24
 8007816:	491b      	ldr	r1, [pc, #108]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 8007818:	4313      	orrs	r3, r2
 800781a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800781c:	4b1b      	ldr	r3, [pc, #108]	@ (800788c <HAL_RCC_OscConfig+0x478>)
 800781e:	2201      	movs	r2, #1
 8007820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007822:	f7fb fe43 	bl	80034ac <HAL_GetTick>
 8007826:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007828:	e008      	b.n	800783c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800782a:	f7fb fe3f 	bl	80034ac <HAL_GetTick>
 800782e:	4602      	mov	r2, r0
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	2b02      	cmp	r3, #2
 8007836:	d901      	bls.n	800783c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007838:	2303      	movs	r3, #3
 800783a:	e05c      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800783c:	4b11      	ldr	r3, [pc, #68]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007844:	2b00      	cmp	r3, #0
 8007846:	d0f0      	beq.n	800782a <HAL_RCC_OscConfig+0x416>
 8007848:	e054      	b.n	80078f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800784a:	4b10      	ldr	r3, [pc, #64]	@ (800788c <HAL_RCC_OscConfig+0x478>)
 800784c:	2200      	movs	r2, #0
 800784e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007850:	f7fb fe2c 	bl	80034ac <HAL_GetTick>
 8007854:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007856:	e008      	b.n	800786a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007858:	f7fb fe28 	bl	80034ac <HAL_GetTick>
 800785c:	4602      	mov	r2, r0
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	2b02      	cmp	r3, #2
 8007864:	d901      	bls.n	800786a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007866:	2303      	movs	r3, #3
 8007868:	e045      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800786a:	4b06      	ldr	r3, [pc, #24]	@ (8007884 <HAL_RCC_OscConfig+0x470>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1f0      	bne.n	8007858 <HAL_RCC_OscConfig+0x444>
 8007876:	e03d      	b.n	80078f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	2b01      	cmp	r3, #1
 800787e:	d107      	bne.n	8007890 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007880:	2301      	movs	r3, #1
 8007882:	e038      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
 8007884:	40023800 	.word	0x40023800
 8007888:	40007000 	.word	0x40007000
 800788c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007890:	4b1b      	ldr	r3, [pc, #108]	@ (8007900 <HAL_RCC_OscConfig+0x4ec>)
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	699b      	ldr	r3, [r3, #24]
 800789a:	2b01      	cmp	r3, #1
 800789c:	d028      	beq.n	80078f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d121      	bne.n	80078f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d11a      	bne.n	80078f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80078ba:	68fa      	ldr	r2, [r7, #12]
 80078bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80078c0:	4013      	ands	r3, r2
 80078c2:	687a      	ldr	r2, [r7, #4]
 80078c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80078c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d111      	bne.n	80078f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078d6:	085b      	lsrs	r3, r3, #1
 80078d8:	3b01      	subs	r3, #1
 80078da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80078dc:	429a      	cmp	r2, r3
 80078de:	d107      	bne.n	80078f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80078ec:	429a      	cmp	r2, r3
 80078ee:	d001      	beq.n	80078f4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80078f0:	2301      	movs	r3, #1
 80078f2:	e000      	b.n	80078f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80078f4:	2300      	movs	r3, #0
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3718      	adds	r7, #24
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop
 8007900:	40023800 	.word	0x40023800

08007904 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d101      	bne.n	8007918 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	e0cc      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007918:	4b68      	ldr	r3, [pc, #416]	@ (8007abc <HAL_RCC_ClockConfig+0x1b8>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f003 030f 	and.w	r3, r3, #15
 8007920:	683a      	ldr	r2, [r7, #0]
 8007922:	429a      	cmp	r2, r3
 8007924:	d90c      	bls.n	8007940 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007926:	4b65      	ldr	r3, [pc, #404]	@ (8007abc <HAL_RCC_ClockConfig+0x1b8>)
 8007928:	683a      	ldr	r2, [r7, #0]
 800792a:	b2d2      	uxtb	r2, r2
 800792c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800792e:	4b63      	ldr	r3, [pc, #396]	@ (8007abc <HAL_RCC_ClockConfig+0x1b8>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 030f 	and.w	r3, r3, #15
 8007936:	683a      	ldr	r2, [r7, #0]
 8007938:	429a      	cmp	r2, r3
 800793a:	d001      	beq.n	8007940 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e0b8      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f003 0302 	and.w	r3, r3, #2
 8007948:	2b00      	cmp	r3, #0
 800794a:	d020      	beq.n	800798e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 0304 	and.w	r3, r3, #4
 8007954:	2b00      	cmp	r3, #0
 8007956:	d005      	beq.n	8007964 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007958:	4b59      	ldr	r3, [pc, #356]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	4a58      	ldr	r2, [pc, #352]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 800795e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007962:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f003 0308 	and.w	r3, r3, #8
 800796c:	2b00      	cmp	r3, #0
 800796e:	d005      	beq.n	800797c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007970:	4b53      	ldr	r3, [pc, #332]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	4a52      	ldr	r2, [pc, #328]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8007976:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800797a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800797c:	4b50      	ldr	r3, [pc, #320]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	494d      	ldr	r1, [pc, #308]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 800798a:	4313      	orrs	r3, r2
 800798c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f003 0301 	and.w	r3, r3, #1
 8007996:	2b00      	cmp	r3, #0
 8007998:	d044      	beq.n	8007a24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d107      	bne.n	80079b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079a2:	4b47      	ldr	r3, [pc, #284]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d119      	bne.n	80079e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e07f      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	2b02      	cmp	r3, #2
 80079b8:	d003      	beq.n	80079c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079be:	2b03      	cmp	r3, #3
 80079c0:	d107      	bne.n	80079d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079c2:	4b3f      	ldr	r3, [pc, #252]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d109      	bne.n	80079e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	e06f      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079d2:	4b3b      	ldr	r3, [pc, #236]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f003 0302 	and.w	r3, r3, #2
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d101      	bne.n	80079e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079de:	2301      	movs	r3, #1
 80079e0:	e067      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80079e2:	4b37      	ldr	r3, [pc, #220]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	f023 0203 	bic.w	r2, r3, #3
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	4934      	ldr	r1, [pc, #208]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 80079f0:	4313      	orrs	r3, r2
 80079f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80079f4:	f7fb fd5a 	bl	80034ac <HAL_GetTick>
 80079f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079fa:	e00a      	b.n	8007a12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079fc:	f7fb fd56 	bl	80034ac <HAL_GetTick>
 8007a00:	4602      	mov	r2, r0
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d901      	bls.n	8007a12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007a0e:	2303      	movs	r3, #3
 8007a10:	e04f      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a12:	4b2b      	ldr	r3, [pc, #172]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	f003 020c 	and.w	r2, r3, #12
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d1eb      	bne.n	80079fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a24:	4b25      	ldr	r3, [pc, #148]	@ (8007abc <HAL_RCC_ClockConfig+0x1b8>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f003 030f 	and.w	r3, r3, #15
 8007a2c:	683a      	ldr	r2, [r7, #0]
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d20c      	bcs.n	8007a4c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a32:	4b22      	ldr	r3, [pc, #136]	@ (8007abc <HAL_RCC_ClockConfig+0x1b8>)
 8007a34:	683a      	ldr	r2, [r7, #0]
 8007a36:	b2d2      	uxtb	r2, r2
 8007a38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a3a:	4b20      	ldr	r3, [pc, #128]	@ (8007abc <HAL_RCC_ClockConfig+0x1b8>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 030f 	and.w	r3, r3, #15
 8007a42:	683a      	ldr	r2, [r7, #0]
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d001      	beq.n	8007a4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e032      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f003 0304 	and.w	r3, r3, #4
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d008      	beq.n	8007a6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a58:	4b19      	ldr	r3, [pc, #100]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	68db      	ldr	r3, [r3, #12]
 8007a64:	4916      	ldr	r1, [pc, #88]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a66:	4313      	orrs	r3, r2
 8007a68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f003 0308 	and.w	r3, r3, #8
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d009      	beq.n	8007a8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a76:	4b12      	ldr	r3, [pc, #72]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	691b      	ldr	r3, [r3, #16]
 8007a82:	00db      	lsls	r3, r3, #3
 8007a84:	490e      	ldr	r1, [pc, #56]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a86:	4313      	orrs	r3, r2
 8007a88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007a8a:	f000 f821 	bl	8007ad0 <HAL_RCC_GetSysClockFreq>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	091b      	lsrs	r3, r3, #4
 8007a96:	f003 030f 	and.w	r3, r3, #15
 8007a9a:	490a      	ldr	r1, [pc, #40]	@ (8007ac4 <HAL_RCC_ClockConfig+0x1c0>)
 8007a9c:	5ccb      	ldrb	r3, [r1, r3]
 8007a9e:	fa22 f303 	lsr.w	r3, r2, r3
 8007aa2:	4a09      	ldr	r2, [pc, #36]	@ (8007ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8007aa4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007aa6:	4b09      	ldr	r3, [pc, #36]	@ (8007acc <HAL_RCC_ClockConfig+0x1c8>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f7fb fcba 	bl	8003424 <HAL_InitTick>

  return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3710      	adds	r7, #16
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	40023c00 	.word	0x40023c00
 8007ac0:	40023800 	.word	0x40023800
 8007ac4:	0800dc38 	.word	0x0800dc38
 8007ac8:	2000003c 	.word	0x2000003c
 8007acc:	20000080 	.word	0x20000080

08007ad0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ad0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ad4:	b094      	sub	sp, #80	@ 0x50
 8007ad6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007adc:	2300      	movs	r3, #0
 8007ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007ae8:	4b79      	ldr	r3, [pc, #484]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007aea:	689b      	ldr	r3, [r3, #8]
 8007aec:	f003 030c 	and.w	r3, r3, #12
 8007af0:	2b08      	cmp	r3, #8
 8007af2:	d00d      	beq.n	8007b10 <HAL_RCC_GetSysClockFreq+0x40>
 8007af4:	2b08      	cmp	r3, #8
 8007af6:	f200 80e1 	bhi.w	8007cbc <HAL_RCC_GetSysClockFreq+0x1ec>
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d002      	beq.n	8007b04 <HAL_RCC_GetSysClockFreq+0x34>
 8007afe:	2b04      	cmp	r3, #4
 8007b00:	d003      	beq.n	8007b0a <HAL_RCC_GetSysClockFreq+0x3a>
 8007b02:	e0db      	b.n	8007cbc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b04:	4b73      	ldr	r3, [pc, #460]	@ (8007cd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8007b06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007b08:	e0db      	b.n	8007cc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007b0a:	4b73      	ldr	r3, [pc, #460]	@ (8007cd8 <HAL_RCC_GetSysClockFreq+0x208>)
 8007b0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007b0e:	e0d8      	b.n	8007cc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b10:	4b6f      	ldr	r3, [pc, #444]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b18:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007b1a:	4b6d      	ldr	r3, [pc, #436]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d063      	beq.n	8007bee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b26:	4b6a      	ldr	r3, [pc, #424]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	099b      	lsrs	r3, r3, #6
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b30:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b38:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007b42:	4622      	mov	r2, r4
 8007b44:	462b      	mov	r3, r5
 8007b46:	f04f 0000 	mov.w	r0, #0
 8007b4a:	f04f 0100 	mov.w	r1, #0
 8007b4e:	0159      	lsls	r1, r3, #5
 8007b50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b54:	0150      	lsls	r0, r2, #5
 8007b56:	4602      	mov	r2, r0
 8007b58:	460b      	mov	r3, r1
 8007b5a:	4621      	mov	r1, r4
 8007b5c:	1a51      	subs	r1, r2, r1
 8007b5e:	6139      	str	r1, [r7, #16]
 8007b60:	4629      	mov	r1, r5
 8007b62:	eb63 0301 	sbc.w	r3, r3, r1
 8007b66:	617b      	str	r3, [r7, #20]
 8007b68:	f04f 0200 	mov.w	r2, #0
 8007b6c:	f04f 0300 	mov.w	r3, #0
 8007b70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007b74:	4659      	mov	r1, fp
 8007b76:	018b      	lsls	r3, r1, #6
 8007b78:	4651      	mov	r1, sl
 8007b7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007b7e:	4651      	mov	r1, sl
 8007b80:	018a      	lsls	r2, r1, #6
 8007b82:	4651      	mov	r1, sl
 8007b84:	ebb2 0801 	subs.w	r8, r2, r1
 8007b88:	4659      	mov	r1, fp
 8007b8a:	eb63 0901 	sbc.w	r9, r3, r1
 8007b8e:	f04f 0200 	mov.w	r2, #0
 8007b92:	f04f 0300 	mov.w	r3, #0
 8007b96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007ba2:	4690      	mov	r8, r2
 8007ba4:	4699      	mov	r9, r3
 8007ba6:	4623      	mov	r3, r4
 8007ba8:	eb18 0303 	adds.w	r3, r8, r3
 8007bac:	60bb      	str	r3, [r7, #8]
 8007bae:	462b      	mov	r3, r5
 8007bb0:	eb49 0303 	adc.w	r3, r9, r3
 8007bb4:	60fb      	str	r3, [r7, #12]
 8007bb6:	f04f 0200 	mov.w	r2, #0
 8007bba:	f04f 0300 	mov.w	r3, #0
 8007bbe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007bc2:	4629      	mov	r1, r5
 8007bc4:	024b      	lsls	r3, r1, #9
 8007bc6:	4621      	mov	r1, r4
 8007bc8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007bcc:	4621      	mov	r1, r4
 8007bce:	024a      	lsls	r2, r1, #9
 8007bd0:	4610      	mov	r0, r2
 8007bd2:	4619      	mov	r1, r3
 8007bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007bdc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007be0:	f7f8 fb56 	bl	8000290 <__aeabi_uldivmod>
 8007be4:	4602      	mov	r2, r0
 8007be6:	460b      	mov	r3, r1
 8007be8:	4613      	mov	r3, r2
 8007bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bec:	e058      	b.n	8007ca0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007bee:	4b38      	ldr	r3, [pc, #224]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	099b      	lsrs	r3, r3, #6
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	4611      	mov	r1, r2
 8007bfa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007bfe:	623b      	str	r3, [r7, #32]
 8007c00:	2300      	movs	r3, #0
 8007c02:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c04:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007c08:	4642      	mov	r2, r8
 8007c0a:	464b      	mov	r3, r9
 8007c0c:	f04f 0000 	mov.w	r0, #0
 8007c10:	f04f 0100 	mov.w	r1, #0
 8007c14:	0159      	lsls	r1, r3, #5
 8007c16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c1a:	0150      	lsls	r0, r2, #5
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	460b      	mov	r3, r1
 8007c20:	4641      	mov	r1, r8
 8007c22:	ebb2 0a01 	subs.w	sl, r2, r1
 8007c26:	4649      	mov	r1, r9
 8007c28:	eb63 0b01 	sbc.w	fp, r3, r1
 8007c2c:	f04f 0200 	mov.w	r2, #0
 8007c30:	f04f 0300 	mov.w	r3, #0
 8007c34:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007c38:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007c3c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007c40:	ebb2 040a 	subs.w	r4, r2, sl
 8007c44:	eb63 050b 	sbc.w	r5, r3, fp
 8007c48:	f04f 0200 	mov.w	r2, #0
 8007c4c:	f04f 0300 	mov.w	r3, #0
 8007c50:	00eb      	lsls	r3, r5, #3
 8007c52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c56:	00e2      	lsls	r2, r4, #3
 8007c58:	4614      	mov	r4, r2
 8007c5a:	461d      	mov	r5, r3
 8007c5c:	4643      	mov	r3, r8
 8007c5e:	18e3      	adds	r3, r4, r3
 8007c60:	603b      	str	r3, [r7, #0]
 8007c62:	464b      	mov	r3, r9
 8007c64:	eb45 0303 	adc.w	r3, r5, r3
 8007c68:	607b      	str	r3, [r7, #4]
 8007c6a:	f04f 0200 	mov.w	r2, #0
 8007c6e:	f04f 0300 	mov.w	r3, #0
 8007c72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007c76:	4629      	mov	r1, r5
 8007c78:	028b      	lsls	r3, r1, #10
 8007c7a:	4621      	mov	r1, r4
 8007c7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007c80:	4621      	mov	r1, r4
 8007c82:	028a      	lsls	r2, r1, #10
 8007c84:	4610      	mov	r0, r2
 8007c86:	4619      	mov	r1, r3
 8007c88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	61bb      	str	r3, [r7, #24]
 8007c8e:	61fa      	str	r2, [r7, #28]
 8007c90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c94:	f7f8 fafc 	bl	8000290 <__aeabi_uldivmod>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	460b      	mov	r3, r1
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	0c1b      	lsrs	r3, r3, #16
 8007ca6:	f003 0303 	and.w	r3, r3, #3
 8007caa:	3301      	adds	r3, #1
 8007cac:	005b      	lsls	r3, r3, #1
 8007cae:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007cb0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007cb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007cba:	e002      	b.n	8007cc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007cbc:	4b05      	ldr	r3, [pc, #20]	@ (8007cd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8007cbe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007cc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007cc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3750      	adds	r7, #80	@ 0x50
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007cce:	bf00      	nop
 8007cd0:	40023800 	.word	0x40023800
 8007cd4:	00f42400 	.word	0x00f42400
 8007cd8:	007a1200 	.word	0x007a1200

08007cdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ce0:	4b03      	ldr	r3, [pc, #12]	@ (8007cf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cec:	4770      	bx	lr
 8007cee:	bf00      	nop
 8007cf0:	2000003c 	.word	0x2000003c

08007cf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007cf8:	f7ff fff0 	bl	8007cdc <HAL_RCC_GetHCLKFreq>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	4b05      	ldr	r3, [pc, #20]	@ (8007d14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	0a9b      	lsrs	r3, r3, #10
 8007d04:	f003 0307 	and.w	r3, r3, #7
 8007d08:	4903      	ldr	r1, [pc, #12]	@ (8007d18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d0a:	5ccb      	ldrb	r3, [r1, r3]
 8007d0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	bd80      	pop	{r7, pc}
 8007d14:	40023800 	.word	0x40023800
 8007d18:	0800dc48 	.word	0x0800dc48

08007d1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007d20:	f7ff ffdc 	bl	8007cdc <HAL_RCC_GetHCLKFreq>
 8007d24:	4602      	mov	r2, r0
 8007d26:	4b05      	ldr	r3, [pc, #20]	@ (8007d3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	0b5b      	lsrs	r3, r3, #13
 8007d2c:	f003 0307 	and.w	r3, r3, #7
 8007d30:	4903      	ldr	r1, [pc, #12]	@ (8007d40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d32:	5ccb      	ldrb	r3, [r1, r3]
 8007d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	bd80      	pop	{r7, pc}
 8007d3c:	40023800 	.word	0x40023800
 8007d40:	0800dc48 	.word	0x0800dc48

08007d44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b086      	sub	sp, #24
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007d50:	2300      	movs	r3, #0
 8007d52:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 0301 	and.w	r3, r3, #1
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d10b      	bne.n	8007d78 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d105      	bne.n	8007d78 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d075      	beq.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007d78:	4b91      	ldr	r3, [pc, #580]	@ (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007d7e:	f7fb fb95 	bl	80034ac <HAL_GetTick>
 8007d82:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007d84:	e008      	b.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007d86:	f7fb fb91 	bl	80034ac <HAL_GetTick>
 8007d8a:	4602      	mov	r2, r0
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	1ad3      	subs	r3, r2, r3
 8007d90:	2b02      	cmp	r3, #2
 8007d92:	d901      	bls.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d94:	2303      	movs	r3, #3
 8007d96:	e189      	b.n	80080ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007d98:	4b8a      	ldr	r3, [pc, #552]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d1f0      	bne.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f003 0301 	and.w	r3, r3, #1
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d009      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	019a      	lsls	r2, r3, #6
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	071b      	lsls	r3, r3, #28
 8007dbc:	4981      	ldr	r1, [pc, #516]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 0302 	and.w	r3, r3, #2
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d01f      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007dd0:	4b7c      	ldr	r3, [pc, #496]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007dd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007dd6:	0f1b      	lsrs	r3, r3, #28
 8007dd8:	f003 0307 	and.w	r3, r3, #7
 8007ddc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	019a      	lsls	r2, r3, #6
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	68db      	ldr	r3, [r3, #12]
 8007de8:	061b      	lsls	r3, r3, #24
 8007dea:	431a      	orrs	r2, r3
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	071b      	lsls	r3, r3, #28
 8007df0:	4974      	ldr	r1, [pc, #464]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007df2:	4313      	orrs	r3, r2
 8007df4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007df8:	4b72      	ldr	r3, [pc, #456]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007dfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007dfe:	f023 021f 	bic.w	r2, r3, #31
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	69db      	ldr	r3, [r3, #28]
 8007e06:	3b01      	subs	r3, #1
 8007e08:	496e      	ldr	r1, [pc, #440]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d00d      	beq.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	019a      	lsls	r2, r3, #6
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68db      	ldr	r3, [r3, #12]
 8007e26:	061b      	lsls	r3, r3, #24
 8007e28:	431a      	orrs	r2, r3
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	071b      	lsls	r3, r3, #28
 8007e30:	4964      	ldr	r1, [pc, #400]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007e32:	4313      	orrs	r3, r2
 8007e34:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007e38:	4b61      	ldr	r3, [pc, #388]	@ (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007e3e:	f7fb fb35 	bl	80034ac <HAL_GetTick>
 8007e42:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007e44:	e008      	b.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007e46:	f7fb fb31 	bl	80034ac <HAL_GetTick>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	1ad3      	subs	r3, r2, r3
 8007e50:	2b02      	cmp	r3, #2
 8007e52:	d901      	bls.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e54:	2303      	movs	r3, #3
 8007e56:	e129      	b.n	80080ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007e58:	4b5a      	ldr	r3, [pc, #360]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d0f0      	beq.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f003 0304 	and.w	r3, r3, #4
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d105      	bne.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d079      	beq.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007e7c:	4b52      	ldr	r3, [pc, #328]	@ (8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007e7e:	2200      	movs	r2, #0
 8007e80:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007e82:	f7fb fb13 	bl	80034ac <HAL_GetTick>
 8007e86:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e88:	e008      	b.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007e8a:	f7fb fb0f 	bl	80034ac <HAL_GetTick>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	1ad3      	subs	r3, r2, r3
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d901      	bls.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e98:	2303      	movs	r3, #3
 8007e9a:	e107      	b.n	80080ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e9c:	4b49      	ldr	r3, [pc, #292]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ea4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ea8:	d0ef      	beq.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f003 0304 	and.w	r3, r3, #4
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d020      	beq.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007eb6:	4b43      	ldr	r3, [pc, #268]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ebc:	0f1b      	lsrs	r3, r3, #28
 8007ebe:	f003 0307 	and.w	r3, r3, #7
 8007ec2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	691b      	ldr	r3, [r3, #16]
 8007ec8:	019a      	lsls	r2, r3, #6
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	695b      	ldr	r3, [r3, #20]
 8007ece:	061b      	lsls	r3, r3, #24
 8007ed0:	431a      	orrs	r2, r3
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	071b      	lsls	r3, r3, #28
 8007ed6:	493b      	ldr	r1, [pc, #236]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007ede:	4b39      	ldr	r3, [pc, #228]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007ee0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ee4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6a1b      	ldr	r3, [r3, #32]
 8007eec:	3b01      	subs	r3, #1
 8007eee:	021b      	lsls	r3, r3, #8
 8007ef0:	4934      	ldr	r1, [pc, #208]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f003 0308 	and.w	r3, r3, #8
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d01e      	beq.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007f04:	4b2f      	ldr	r3, [pc, #188]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f0a:	0e1b      	lsrs	r3, r3, #24
 8007f0c:	f003 030f 	and.w	r3, r3, #15
 8007f10:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	019a      	lsls	r2, r3, #6
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	061b      	lsls	r3, r3, #24
 8007f1c:	431a      	orrs	r2, r3
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	699b      	ldr	r3, [r3, #24]
 8007f22:	071b      	lsls	r3, r3, #28
 8007f24:	4927      	ldr	r1, [pc, #156]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007f26:	4313      	orrs	r3, r2
 8007f28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007f2c:	4b25      	ldr	r3, [pc, #148]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007f2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f32:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f3a:	4922      	ldr	r1, [pc, #136]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007f42:	4b21      	ldr	r3, [pc, #132]	@ (8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007f44:	2201      	movs	r2, #1
 8007f46:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007f48:	f7fb fab0 	bl	80034ac <HAL_GetTick>
 8007f4c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007f4e:	e008      	b.n	8007f62 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007f50:	f7fb faac 	bl	80034ac <HAL_GetTick>
 8007f54:	4602      	mov	r2, r0
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	1ad3      	subs	r3, r2, r3
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d901      	bls.n	8007f62 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	e0a4      	b.n	80080ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007f62:	4b18      	ldr	r3, [pc, #96]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f6e:	d1ef      	bne.n	8007f50 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f003 0320 	and.w	r3, r3, #32
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f000 808b 	beq.w	8008094 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007f7e:	2300      	movs	r3, #0
 8007f80:	60fb      	str	r3, [r7, #12]
 8007f82:	4b10      	ldr	r3, [pc, #64]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f86:	4a0f      	ldr	r2, [pc, #60]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8007f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f96:	60fb      	str	r3, [r7, #12]
 8007f98:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a0b      	ldr	r2, [pc, #44]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007fa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fa4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007fa6:	f7fb fa81 	bl	80034ac <HAL_GetTick>
 8007faa:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007fac:	e010      	b.n	8007fd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fae:	f7fb fa7d 	bl	80034ac <HAL_GetTick>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	1ad3      	subs	r3, r2, r3
 8007fb8:	2b02      	cmp	r3, #2
 8007fba:	d909      	bls.n	8007fd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	e075      	b.n	80080ac <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007fc0:	42470068 	.word	0x42470068
 8007fc4:	40023800 	.word	0x40023800
 8007fc8:	42470070 	.word	0x42470070
 8007fcc:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007fd0:	4b38      	ldr	r3, [pc, #224]	@ (80080b4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d0e8      	beq.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007fdc:	4b36      	ldr	r3, [pc, #216]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007fde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fe0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fe4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d02f      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x308>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ff4:	693a      	ldr	r2, [r7, #16]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d028      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ffe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008002:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008004:	4b2d      	ldr	r3, [pc, #180]	@ (80080bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8008006:	2201      	movs	r2, #1
 8008008:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800800a:	4b2c      	ldr	r3, [pc, #176]	@ (80080bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800800c:	2200      	movs	r2, #0
 800800e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008010:	4a29      	ldr	r2, [pc, #164]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008016:	4b28      	ldr	r3, [pc, #160]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800801a:	f003 0301 	and.w	r3, r3, #1
 800801e:	2b01      	cmp	r3, #1
 8008020:	d114      	bne.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008022:	f7fb fa43 	bl	80034ac <HAL_GetTick>
 8008026:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008028:	e00a      	b.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800802a:	f7fb fa3f 	bl	80034ac <HAL_GetTick>
 800802e:	4602      	mov	r2, r0
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	1ad3      	subs	r3, r2, r3
 8008034:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008038:	4293      	cmp	r3, r2
 800803a:	d901      	bls.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800803c:	2303      	movs	r3, #3
 800803e:	e035      	b.n	80080ac <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008040:	4b1d      	ldr	r3, [pc, #116]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008044:	f003 0302 	and.w	r3, r3, #2
 8008048:	2b00      	cmp	r3, #0
 800804a:	d0ee      	beq.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008050:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008054:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008058:	d10d      	bne.n	8008076 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800805a:	4b17      	ldr	r3, [pc, #92]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008066:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800806a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800806e:	4912      	ldr	r1, [pc, #72]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008070:	4313      	orrs	r3, r2
 8008072:	608b      	str	r3, [r1, #8]
 8008074:	e005      	b.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8008076:	4b10      	ldr	r3, [pc, #64]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	4a0f      	ldr	r2, [pc, #60]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800807c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008080:	6093      	str	r3, [r2, #8]
 8008082:	4b0d      	ldr	r3, [pc, #52]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008084:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800808a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800808e:	490a      	ldr	r1, [pc, #40]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008090:	4313      	orrs	r3, r2
 8008092:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f003 0310 	and.w	r3, r3, #16
 800809c:	2b00      	cmp	r3, #0
 800809e:	d004      	beq.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80080a6:	4b06      	ldr	r3, [pc, #24]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80080a8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80080aa:	2300      	movs	r3, #0
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3718      	adds	r7, #24
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	40007000 	.word	0x40007000
 80080b8:	40023800 	.word	0x40023800
 80080bc:	42470e40 	.word	0x42470e40
 80080c0:	424711e0 	.word	0x424711e0

080080c4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d101      	bne.n	80080d8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80080d4:	2301      	movs	r3, #1
 80080d6:	e025      	b.n	8008124 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d106      	bne.n	80080f2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f7f9 fc43 	bl	8001978 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2202      	movs	r2, #2
 80080f6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681a      	ldr	r2, [r3, #0]
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	3304      	adds	r3, #4
 8008102:	4619      	mov	r1, r3
 8008104:	4610      	mov	r0, r2
 8008106:	f001 faab 	bl	8009660 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6818      	ldr	r0, [r3, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	461a      	mov	r2, r3
 8008114:	6839      	ldr	r1, [r7, #0]
 8008116:	f001 fb00 	bl	800971a <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2201      	movs	r2, #1
 800811e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8008122:	2300      	movs	r3, #0
}
 8008124:	4618      	mov	r0, r3
 8008126:	3708      	adds	r7, #8
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}

0800812c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b086      	sub	sp, #24
 8008130:	af00      	add	r7, sp, #0
 8008132:	60f8      	str	r0, [r7, #12]
 8008134:	60b9      	str	r1, [r7, #8]
 8008136:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800813e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8008140:	7dfb      	ldrb	r3, [r7, #23]
 8008142:	2b02      	cmp	r3, #2
 8008144:	d101      	bne.n	800814a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8008146:	2302      	movs	r3, #2
 8008148:	e021      	b.n	800818e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800814a:	7dfb      	ldrb	r3, [r7, #23]
 800814c:	2b01      	cmp	r3, #1
 800814e:	d002      	beq.n	8008156 <HAL_SDRAM_SendCommand+0x2a>
 8008150:	7dfb      	ldrb	r3, [r7, #23]
 8008152:	2b05      	cmp	r3, #5
 8008154:	d118      	bne.n	8008188 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2202      	movs	r2, #2
 800815a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	68b9      	ldr	r1, [r7, #8]
 8008166:	4618      	mov	r0, r3
 8008168:	f001 fb40 	bl	80097ec <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	2b02      	cmp	r3, #2
 8008172:	d104      	bne.n	800817e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2205      	movs	r2, #5
 8008178:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800817c:	e006      	b.n	800818c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2201      	movs	r2, #1
 8008182:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8008186:	e001      	b.n	800818c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	e000      	b.n	800818e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800818c:	2300      	movs	r3, #0
}
 800818e:	4618      	mov	r0, r3
 8008190:	3718      	adds	r7, #24
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}

08008196 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8008196:	b580      	push	{r7, lr}
 8008198:	b082      	sub	sp, #8
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
 800819e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80081a6:	b2db      	uxtb	r3, r3
 80081a8:	2b02      	cmp	r3, #2
 80081aa:	d101      	bne.n	80081b0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80081ac:	2302      	movs	r3, #2
 80081ae:	e016      	b.n	80081de <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d10f      	bne.n	80081dc <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2202      	movs	r2, #2
 80081c0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6839      	ldr	r1, [r7, #0]
 80081ca:	4618      	mov	r0, r3
 80081cc:	f001 fb4b 	bl	8009866 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
 80081da:	e000      	b.n	80081de <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80081dc:	2301      	movs	r3, #1
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3708      	adds	r7, #8
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}

080081e6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80081e6:	b580      	push	{r7, lr}
 80081e8:	b082      	sub	sp, #8
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d101      	bne.n	80081f8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80081f4:	2301      	movs	r3, #1
 80081f6:	e07b      	b.n	80082f0 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d108      	bne.n	8008212 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008208:	d009      	beq.n	800821e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	61da      	str	r2, [r3, #28]
 8008210:	e005      	b.n	800821e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2200      	movs	r2, #0
 800821c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800822a:	b2db      	uxtb	r3, r3
 800822c:	2b00      	cmp	r3, #0
 800822e:	d106      	bne.n	800823e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f7f9 fa3b 	bl	80016b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2202      	movs	r2, #2
 8008242:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	681a      	ldr	r2, [r3, #0]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008254:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	685b      	ldr	r3, [r3, #4]
 800825a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008266:	431a      	orrs	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	68db      	ldr	r3, [r3, #12]
 800826c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008270:	431a      	orrs	r2, r3
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	f003 0302 	and.w	r3, r3, #2
 800827a:	431a      	orrs	r2, r3
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	695b      	ldr	r3, [r3, #20]
 8008280:	f003 0301 	and.w	r3, r3, #1
 8008284:	431a      	orrs	r2, r3
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	699b      	ldr	r3, [r3, #24]
 800828a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800828e:	431a      	orrs	r2, r3
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	69db      	ldr	r3, [r3, #28]
 8008294:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008298:	431a      	orrs	r2, r3
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6a1b      	ldr	r3, [r3, #32]
 800829e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082a2:	ea42 0103 	orr.w	r1, r2, r3
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082aa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	430a      	orrs	r2, r1
 80082b4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	699b      	ldr	r3, [r3, #24]
 80082ba:	0c1b      	lsrs	r3, r3, #16
 80082bc:	f003 0104 	and.w	r1, r3, #4
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082c4:	f003 0210 	and.w	r2, r3, #16
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	430a      	orrs	r2, r1
 80082ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	69da      	ldr	r2, [r3, #28]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80082de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2200      	movs	r2, #0
 80082e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2201      	movs	r2, #1
 80082ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80082ee:	2300      	movs	r3, #0
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3708      	adds	r7, #8
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d101      	bne.n	800830a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	e01a      	b.n	8008340 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2202      	movs	r2, #2
 800830e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008320:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f7f9 fa0e 	bl	8001744 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2200      	movs	r2, #0
 800832c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2200      	movs	r2, #0
 8008332:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2200      	movs	r2, #0
 800833a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	3708      	adds	r7, #8
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b088      	sub	sp, #32
 800834c:	af00      	add	r7, sp, #0
 800834e:	60f8      	str	r0, [r7, #12]
 8008350:	60b9      	str	r1, [r7, #8]
 8008352:	603b      	str	r3, [r7, #0]
 8008354:	4613      	mov	r3, r2
 8008356:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008358:	f7fb f8a8 	bl	80034ac <HAL_GetTick>
 800835c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800835e:	88fb      	ldrh	r3, [r7, #6]
 8008360:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008368:	b2db      	uxtb	r3, r3
 800836a:	2b01      	cmp	r3, #1
 800836c:	d001      	beq.n	8008372 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800836e:	2302      	movs	r3, #2
 8008370:	e12a      	b.n	80085c8 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d002      	beq.n	800837e <HAL_SPI_Transmit+0x36>
 8008378:	88fb      	ldrh	r3, [r7, #6]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d101      	bne.n	8008382 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800837e:	2301      	movs	r3, #1
 8008380:	e122      	b.n	80085c8 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008388:	2b01      	cmp	r3, #1
 800838a:	d101      	bne.n	8008390 <HAL_SPI_Transmit+0x48>
 800838c:	2302      	movs	r3, #2
 800838e:	e11b      	b.n	80085c8 <HAL_SPI_Transmit+0x280>
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2201      	movs	r2, #1
 8008394:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2203      	movs	r2, #3
 800839c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2200      	movs	r2, #0
 80083a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	68ba      	ldr	r2, [r7, #8]
 80083aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	88fa      	ldrh	r2, [r7, #6]
 80083b0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	88fa      	ldrh	r2, [r7, #6]
 80083b6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2200      	movs	r2, #0
 80083bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2200      	movs	r2, #0
 80083c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2200      	movs	r2, #0
 80083c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2200      	movs	r2, #0
 80083d4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083de:	d10f      	bne.n	8008400 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	681a      	ldr	r2, [r3, #0]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083ee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	681a      	ldr	r2, [r3, #0]
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80083fe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800840a:	2b40      	cmp	r3, #64	@ 0x40
 800840c:	d007      	beq.n	800841e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	681a      	ldr	r2, [r3, #0]
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800841c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	68db      	ldr	r3, [r3, #12]
 8008422:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008426:	d152      	bne.n	80084ce <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d002      	beq.n	8008436 <HAL_SPI_Transmit+0xee>
 8008430:	8b7b      	ldrh	r3, [r7, #26]
 8008432:	2b01      	cmp	r3, #1
 8008434:	d145      	bne.n	80084c2 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800843a:	881a      	ldrh	r2, [r3, #0]
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008446:	1c9a      	adds	r2, r3, #2
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008450:	b29b      	uxth	r3, r3
 8008452:	3b01      	subs	r3, #1
 8008454:	b29a      	uxth	r2, r3
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800845a:	e032      	b.n	80084c2 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	f003 0302 	and.w	r3, r3, #2
 8008466:	2b02      	cmp	r3, #2
 8008468:	d112      	bne.n	8008490 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800846e:	881a      	ldrh	r2, [r3, #0]
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800847a:	1c9a      	adds	r2, r3, #2
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008484:	b29b      	uxth	r3, r3
 8008486:	3b01      	subs	r3, #1
 8008488:	b29a      	uxth	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800848e:	e018      	b.n	80084c2 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008490:	f7fb f80c 	bl	80034ac <HAL_GetTick>
 8008494:	4602      	mov	r2, r0
 8008496:	69fb      	ldr	r3, [r7, #28]
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	683a      	ldr	r2, [r7, #0]
 800849c:	429a      	cmp	r2, r3
 800849e:	d803      	bhi.n	80084a8 <HAL_SPI_Transmit+0x160>
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80084a6:	d102      	bne.n	80084ae <HAL_SPI_Transmit+0x166>
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d109      	bne.n	80084c2 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2201      	movs	r2, #1
 80084b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2200      	movs	r2, #0
 80084ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80084be:	2303      	movs	r3, #3
 80084c0:	e082      	b.n	80085c8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d1c7      	bne.n	800845c <HAL_SPI_Transmit+0x114>
 80084cc:	e053      	b.n	8008576 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d002      	beq.n	80084dc <HAL_SPI_Transmit+0x194>
 80084d6:	8b7b      	ldrh	r3, [r7, #26]
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d147      	bne.n	800856c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	330c      	adds	r3, #12
 80084e6:	7812      	ldrb	r2, [r2, #0]
 80084e8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084ee:	1c5a      	adds	r2, r3, #1
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084f8:	b29b      	uxth	r3, r3
 80084fa:	3b01      	subs	r3, #1
 80084fc:	b29a      	uxth	r2, r3
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008502:	e033      	b.n	800856c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	f003 0302 	and.w	r3, r3, #2
 800850e:	2b02      	cmp	r3, #2
 8008510:	d113      	bne.n	800853a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	330c      	adds	r3, #12
 800851c:	7812      	ldrb	r2, [r2, #0]
 800851e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008524:	1c5a      	adds	r2, r3, #1
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800852e:	b29b      	uxth	r3, r3
 8008530:	3b01      	subs	r3, #1
 8008532:	b29a      	uxth	r2, r3
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008538:	e018      	b.n	800856c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800853a:	f7fa ffb7 	bl	80034ac <HAL_GetTick>
 800853e:	4602      	mov	r2, r0
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	1ad3      	subs	r3, r2, r3
 8008544:	683a      	ldr	r2, [r7, #0]
 8008546:	429a      	cmp	r2, r3
 8008548:	d803      	bhi.n	8008552 <HAL_SPI_Transmit+0x20a>
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008550:	d102      	bne.n	8008558 <HAL_SPI_Transmit+0x210>
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d109      	bne.n	800856c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2201      	movs	r2, #1
 800855c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	2200      	movs	r2, #0
 8008564:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008568:	2303      	movs	r3, #3
 800856a:	e02d      	b.n	80085c8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008570:	b29b      	uxth	r3, r3
 8008572:	2b00      	cmp	r3, #0
 8008574:	d1c6      	bne.n	8008504 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008576:	69fa      	ldr	r2, [r7, #28]
 8008578:	6839      	ldr	r1, [r7, #0]
 800857a:	68f8      	ldr	r0, [r7, #12]
 800857c:	f000 fbe6 	bl	8008d4c <SPI_EndRxTxTransaction>
 8008580:	4603      	mov	r3, r0
 8008582:	2b00      	cmp	r3, #0
 8008584:	d002      	beq.n	800858c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2220      	movs	r2, #32
 800858a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10a      	bne.n	80085aa <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008594:	2300      	movs	r3, #0
 8008596:	617b      	str	r3, [r7, #20]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	617b      	str	r3, [r7, #20]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	617b      	str	r3, [r7, #20]
 80085a8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2201      	movs	r2, #1
 80085ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2200      	movs	r2, #0
 80085b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d001      	beq.n	80085c6 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80085c2:	2301      	movs	r3, #1
 80085c4:	e000      	b.n	80085c8 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80085c6:	2300      	movs	r3, #0
  }
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3720      	adds	r7, #32
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b088      	sub	sp, #32
 80085d4:	af02      	add	r7, sp, #8
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	603b      	str	r3, [r7, #0]
 80085dc:	4613      	mov	r3, r2
 80085de:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d001      	beq.n	80085f0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80085ec:	2302      	movs	r3, #2
 80085ee:	e104      	b.n	80087fa <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d002      	beq.n	80085fc <HAL_SPI_Receive+0x2c>
 80085f6:	88fb      	ldrh	r3, [r7, #6]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d101      	bne.n	8008600 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80085fc:	2301      	movs	r3, #1
 80085fe:	e0fc      	b.n	80087fa <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008608:	d112      	bne.n	8008630 <HAL_SPI_Receive+0x60>
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d10e      	bne.n	8008630 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2204      	movs	r2, #4
 8008616:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800861a:	88fa      	ldrh	r2, [r7, #6]
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	4613      	mov	r3, r2
 8008622:	68ba      	ldr	r2, [r7, #8]
 8008624:	68b9      	ldr	r1, [r7, #8]
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f000 f8eb 	bl	8008802 <HAL_SPI_TransmitReceive>
 800862c:	4603      	mov	r3, r0
 800862e:	e0e4      	b.n	80087fa <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008630:	f7fa ff3c 	bl	80034ac <HAL_GetTick>
 8008634:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800863c:	2b01      	cmp	r3, #1
 800863e:	d101      	bne.n	8008644 <HAL_SPI_Receive+0x74>
 8008640:	2302      	movs	r3, #2
 8008642:	e0da      	b.n	80087fa <HAL_SPI_Receive+0x22a>
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2204      	movs	r2, #4
 8008650:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2200      	movs	r2, #0
 8008658:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	68ba      	ldr	r2, [r7, #8]
 800865e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	88fa      	ldrh	r2, [r7, #6]
 8008664:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	88fa      	ldrh	r2, [r7, #6]
 800866a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2200      	movs	r2, #0
 8008676:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2200      	movs	r2, #0
 800867c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2200      	movs	r2, #0
 8008682:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2200      	movs	r2, #0
 8008688:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	689b      	ldr	r3, [r3, #8]
 800868e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008692:	d10f      	bne.n	80086b4 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80086a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80086b2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086be:	2b40      	cmp	r3, #64	@ 0x40
 80086c0:	d007      	beq.n	80086d2 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80086d0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	68db      	ldr	r3, [r3, #12]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d170      	bne.n	80087bc <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80086da:	e035      	b.n	8008748 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	689b      	ldr	r3, [r3, #8]
 80086e2:	f003 0301 	and.w	r3, r3, #1
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d115      	bne.n	8008716 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f103 020c 	add.w	r2, r3, #12
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086f6:	7812      	ldrb	r2, [r2, #0]
 80086f8:	b2d2      	uxtb	r2, r2
 80086fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008700:	1c5a      	adds	r2, r3, #1
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800870a:	b29b      	uxth	r3, r3
 800870c:	3b01      	subs	r3, #1
 800870e:	b29a      	uxth	r2, r3
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008714:	e018      	b.n	8008748 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008716:	f7fa fec9 	bl	80034ac <HAL_GetTick>
 800871a:	4602      	mov	r2, r0
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	1ad3      	subs	r3, r2, r3
 8008720:	683a      	ldr	r2, [r7, #0]
 8008722:	429a      	cmp	r2, r3
 8008724:	d803      	bhi.n	800872e <HAL_SPI_Receive+0x15e>
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800872c:	d102      	bne.n	8008734 <HAL_SPI_Receive+0x164>
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d109      	bne.n	8008748 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2201      	movs	r2, #1
 8008738:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2200      	movs	r2, #0
 8008740:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008744:	2303      	movs	r3, #3
 8008746:	e058      	b.n	80087fa <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800874c:	b29b      	uxth	r3, r3
 800874e:	2b00      	cmp	r3, #0
 8008750:	d1c4      	bne.n	80086dc <HAL_SPI_Receive+0x10c>
 8008752:	e038      	b.n	80087c6 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	689b      	ldr	r3, [r3, #8]
 800875a:	f003 0301 	and.w	r3, r3, #1
 800875e:	2b01      	cmp	r3, #1
 8008760:	d113      	bne.n	800878a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	68da      	ldr	r2, [r3, #12]
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800876c:	b292      	uxth	r2, r2
 800876e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008774:	1c9a      	adds	r2, r3, #2
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800877e:	b29b      	uxth	r3, r3
 8008780:	3b01      	subs	r3, #1
 8008782:	b29a      	uxth	r2, r3
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008788:	e018      	b.n	80087bc <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800878a:	f7fa fe8f 	bl	80034ac <HAL_GetTick>
 800878e:	4602      	mov	r2, r0
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	1ad3      	subs	r3, r2, r3
 8008794:	683a      	ldr	r2, [r7, #0]
 8008796:	429a      	cmp	r2, r3
 8008798:	d803      	bhi.n	80087a2 <HAL_SPI_Receive+0x1d2>
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087a0:	d102      	bne.n	80087a8 <HAL_SPI_Receive+0x1d8>
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d109      	bne.n	80087bc <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2201      	movs	r2, #1
 80087ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2200      	movs	r2, #0
 80087b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80087b8:	2303      	movs	r3, #3
 80087ba:	e01e      	b.n	80087fa <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d1c6      	bne.n	8008754 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80087c6:	697a      	ldr	r2, [r7, #20]
 80087c8:	6839      	ldr	r1, [r7, #0]
 80087ca:	68f8      	ldr	r0, [r7, #12]
 80087cc:	f000 fa58 	bl	8008c80 <SPI_EndRxTransaction>
 80087d0:	4603      	mov	r3, r0
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d002      	beq.n	80087dc <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2220      	movs	r2, #32
 80087da:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	2200      	movs	r2, #0
 80087e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d001      	beq.n	80087f8 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	e000      	b.n	80087fa <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80087f8:	2300      	movs	r3, #0
  }
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3718      	adds	r7, #24
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}

08008802 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008802:	b580      	push	{r7, lr}
 8008804:	b08a      	sub	sp, #40	@ 0x28
 8008806:	af00      	add	r7, sp, #0
 8008808:	60f8      	str	r0, [r7, #12]
 800880a:	60b9      	str	r1, [r7, #8]
 800880c:	607a      	str	r2, [r7, #4]
 800880e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008810:	2301      	movs	r3, #1
 8008812:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008814:	f7fa fe4a 	bl	80034ac <HAL_GetTick>
 8008818:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008820:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008828:	887b      	ldrh	r3, [r7, #2]
 800882a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800882c:	7ffb      	ldrb	r3, [r7, #31]
 800882e:	2b01      	cmp	r3, #1
 8008830:	d00c      	beq.n	800884c <HAL_SPI_TransmitReceive+0x4a>
 8008832:	69bb      	ldr	r3, [r7, #24]
 8008834:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008838:	d106      	bne.n	8008848 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d102      	bne.n	8008848 <HAL_SPI_TransmitReceive+0x46>
 8008842:	7ffb      	ldrb	r3, [r7, #31]
 8008844:	2b04      	cmp	r3, #4
 8008846:	d001      	beq.n	800884c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008848:	2302      	movs	r3, #2
 800884a:	e17f      	b.n	8008b4c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d005      	beq.n	800885e <HAL_SPI_TransmitReceive+0x5c>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d002      	beq.n	800885e <HAL_SPI_TransmitReceive+0x5c>
 8008858:	887b      	ldrh	r3, [r7, #2]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d101      	bne.n	8008862 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800885e:	2301      	movs	r3, #1
 8008860:	e174      	b.n	8008b4c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008868:	2b01      	cmp	r3, #1
 800886a:	d101      	bne.n	8008870 <HAL_SPI_TransmitReceive+0x6e>
 800886c:	2302      	movs	r3, #2
 800886e:	e16d      	b.n	8008b4c <HAL_SPI_TransmitReceive+0x34a>
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800887e:	b2db      	uxtb	r3, r3
 8008880:	2b04      	cmp	r3, #4
 8008882:	d003      	beq.n	800888c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2205      	movs	r2, #5
 8008888:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2200      	movs	r2, #0
 8008890:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	687a      	ldr	r2, [r7, #4]
 8008896:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	887a      	ldrh	r2, [r7, #2]
 800889c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	887a      	ldrh	r2, [r7, #2]
 80088a2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	68ba      	ldr	r2, [r7, #8]
 80088a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	887a      	ldrh	r2, [r7, #2]
 80088ae:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	887a      	ldrh	r2, [r7, #2]
 80088b4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	2200      	movs	r2, #0
 80088ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2200      	movs	r2, #0
 80088c0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088cc:	2b40      	cmp	r3, #64	@ 0x40
 80088ce:	d007      	beq.n	80088e0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681a      	ldr	r2, [r3, #0]
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	68db      	ldr	r3, [r3, #12]
 80088e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80088e8:	d17e      	bne.n	80089e8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d002      	beq.n	80088f8 <HAL_SPI_TransmitReceive+0xf6>
 80088f2:	8afb      	ldrh	r3, [r7, #22]
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d16c      	bne.n	80089d2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088fc:	881a      	ldrh	r2, [r3, #0]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008908:	1c9a      	adds	r2, r3, #2
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008912:	b29b      	uxth	r3, r3
 8008914:	3b01      	subs	r3, #1
 8008916:	b29a      	uxth	r2, r3
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800891c:	e059      	b.n	80089d2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	f003 0302 	and.w	r3, r3, #2
 8008928:	2b02      	cmp	r3, #2
 800892a:	d11b      	bne.n	8008964 <HAL_SPI_TransmitReceive+0x162>
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008930:	b29b      	uxth	r3, r3
 8008932:	2b00      	cmp	r3, #0
 8008934:	d016      	beq.n	8008964 <HAL_SPI_TransmitReceive+0x162>
 8008936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008938:	2b01      	cmp	r3, #1
 800893a:	d113      	bne.n	8008964 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008940:	881a      	ldrh	r2, [r3, #0]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800894c:	1c9a      	adds	r2, r3, #2
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008956:	b29b      	uxth	r3, r3
 8008958:	3b01      	subs	r3, #1
 800895a:	b29a      	uxth	r2, r3
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008960:	2300      	movs	r3, #0
 8008962:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	689b      	ldr	r3, [r3, #8]
 800896a:	f003 0301 	and.w	r3, r3, #1
 800896e:	2b01      	cmp	r3, #1
 8008970:	d119      	bne.n	80089a6 <HAL_SPI_TransmitReceive+0x1a4>
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008976:	b29b      	uxth	r3, r3
 8008978:	2b00      	cmp	r3, #0
 800897a:	d014      	beq.n	80089a6 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	68da      	ldr	r2, [r3, #12]
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008986:	b292      	uxth	r2, r2
 8008988:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800898e:	1c9a      	adds	r2, r3, #2
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008998:	b29b      	uxth	r3, r3
 800899a:	3b01      	subs	r3, #1
 800899c:	b29a      	uxth	r2, r3
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80089a2:	2301      	movs	r3, #1
 80089a4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80089a6:	f7fa fd81 	bl	80034ac <HAL_GetTick>
 80089aa:	4602      	mov	r2, r0
 80089ac:	6a3b      	ldr	r3, [r7, #32]
 80089ae:	1ad3      	subs	r3, r2, r3
 80089b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d80d      	bhi.n	80089d2 <HAL_SPI_TransmitReceive+0x1d0>
 80089b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089bc:	d009      	beq.n	80089d2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2201      	movs	r2, #1
 80089c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2200      	movs	r2, #0
 80089ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80089ce:	2303      	movs	r3, #3
 80089d0:	e0bc      	b.n	8008b4c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d1a0      	bne.n	800891e <HAL_SPI_TransmitReceive+0x11c>
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089e0:	b29b      	uxth	r3, r3
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d19b      	bne.n	800891e <HAL_SPI_TransmitReceive+0x11c>
 80089e6:	e082      	b.n	8008aee <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d002      	beq.n	80089f6 <HAL_SPI_TransmitReceive+0x1f4>
 80089f0:	8afb      	ldrh	r3, [r7, #22]
 80089f2:	2b01      	cmp	r3, #1
 80089f4:	d171      	bne.n	8008ada <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	330c      	adds	r3, #12
 8008a00:	7812      	ldrb	r2, [r2, #0]
 8008a02:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a08:	1c5a      	adds	r2, r3, #1
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	3b01      	subs	r3, #1
 8008a16:	b29a      	uxth	r2, r3
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a1c:	e05d      	b.n	8008ada <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	689b      	ldr	r3, [r3, #8]
 8008a24:	f003 0302 	and.w	r3, r3, #2
 8008a28:	2b02      	cmp	r3, #2
 8008a2a:	d11c      	bne.n	8008a66 <HAL_SPI_TransmitReceive+0x264>
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a30:	b29b      	uxth	r3, r3
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d017      	beq.n	8008a66 <HAL_SPI_TransmitReceive+0x264>
 8008a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d114      	bne.n	8008a66 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	330c      	adds	r3, #12
 8008a46:	7812      	ldrb	r2, [r2, #0]
 8008a48:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a4e:	1c5a      	adds	r2, r3, #1
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a58:	b29b      	uxth	r3, r3
 8008a5a:	3b01      	subs	r3, #1
 8008a5c:	b29a      	uxth	r2, r3
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008a62:	2300      	movs	r3, #0
 8008a64:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	689b      	ldr	r3, [r3, #8]
 8008a6c:	f003 0301 	and.w	r3, r3, #1
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	d119      	bne.n	8008aa8 <HAL_SPI_TransmitReceive+0x2a6>
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d014      	beq.n	8008aa8 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	68da      	ldr	r2, [r3, #12]
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a88:	b2d2      	uxtb	r2, r2
 8008a8a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a90:	1c5a      	adds	r2, r3, #1
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	3b01      	subs	r3, #1
 8008a9e:	b29a      	uxth	r2, r3
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008aa8:	f7fa fd00 	bl	80034ac <HAL_GetTick>
 8008aac:	4602      	mov	r2, r0
 8008aae:	6a3b      	ldr	r3, [r7, #32]
 8008ab0:	1ad3      	subs	r3, r2, r3
 8008ab2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	d803      	bhi.n	8008ac0 <HAL_SPI_TransmitReceive+0x2be>
 8008ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008abe:	d102      	bne.n	8008ac6 <HAL_SPI_TransmitReceive+0x2c4>
 8008ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d109      	bne.n	8008ada <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2201      	movs	r2, #1
 8008aca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008ad6:	2303      	movs	r3, #3
 8008ad8:	e038      	b.n	8008b4c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ade:	b29b      	uxth	r3, r3
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d19c      	bne.n	8008a1e <HAL_SPI_TransmitReceive+0x21c>
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d197      	bne.n	8008a1e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008aee:	6a3a      	ldr	r2, [r7, #32]
 8008af0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008af2:	68f8      	ldr	r0, [r7, #12]
 8008af4:	f000 f92a 	bl	8008d4c <SPI_EndRxTxTransaction>
 8008af8:	4603      	mov	r3, r0
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d008      	beq.n	8008b10 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2220      	movs	r2, #32
 8008b02:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2200      	movs	r2, #0
 8008b08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e01d      	b.n	8008b4c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d10a      	bne.n	8008b2e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b18:	2300      	movs	r3, #0
 8008b1a:	613b      	str	r3, [r7, #16]
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	613b      	str	r3, [r7, #16]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	689b      	ldr	r3, [r3, #8]
 8008b2a:	613b      	str	r3, [r7, #16]
 8008b2c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2201      	movs	r2, #1
 8008b32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d001      	beq.n	8008b4a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8008b46:	2301      	movs	r3, #1
 8008b48:	e000      	b.n	8008b4c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8008b4a:	2300      	movs	r3, #0
  }
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3728      	adds	r7, #40	@ 0x28
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}

08008b54 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008b62:	b2db      	uxtb	r3, r3
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	370c      	adds	r7, #12
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr

08008b70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b088      	sub	sp, #32
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	60f8      	str	r0, [r7, #12]
 8008b78:	60b9      	str	r1, [r7, #8]
 8008b7a:	603b      	str	r3, [r7, #0]
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008b80:	f7fa fc94 	bl	80034ac <HAL_GetTick>
 8008b84:	4602      	mov	r2, r0
 8008b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b88:	1a9b      	subs	r3, r3, r2
 8008b8a:	683a      	ldr	r2, [r7, #0]
 8008b8c:	4413      	add	r3, r2
 8008b8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008b90:	f7fa fc8c 	bl	80034ac <HAL_GetTick>
 8008b94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008b96:	4b39      	ldr	r3, [pc, #228]	@ (8008c7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	015b      	lsls	r3, r3, #5
 8008b9c:	0d1b      	lsrs	r3, r3, #20
 8008b9e:	69fa      	ldr	r2, [r7, #28]
 8008ba0:	fb02 f303 	mul.w	r3, r2, r3
 8008ba4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008ba6:	e055      	b.n	8008c54 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008bae:	d051      	beq.n	8008c54 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008bb0:	f7fa fc7c 	bl	80034ac <HAL_GetTick>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	69bb      	ldr	r3, [r7, #24]
 8008bb8:	1ad3      	subs	r3, r2, r3
 8008bba:	69fa      	ldr	r2, [r7, #28]
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d902      	bls.n	8008bc6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008bc0:	69fb      	ldr	r3, [r7, #28]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d13d      	bne.n	8008c42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	685a      	ldr	r2, [r3, #4]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008bd4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008bde:	d111      	bne.n	8008c04 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008be8:	d004      	beq.n	8008bf4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	689b      	ldr	r3, [r3, #8]
 8008bee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bf2:	d107      	bne.n	8008c04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c0c:	d10f      	bne.n	8008c2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	681a      	ldr	r2, [r3, #0]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008c1c:	601a      	str	r2, [r3, #0]
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	681a      	ldr	r2, [r3, #0]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008c2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2201      	movs	r2, #1
 8008c32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008c3e:	2303      	movs	r3, #3
 8008c40:	e018      	b.n	8008c74 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d102      	bne.n	8008c4e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	61fb      	str	r3, [r7, #28]
 8008c4c:	e002      	b.n	8008c54 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	3b01      	subs	r3, #1
 8008c52:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	689a      	ldr	r2, [r3, #8]
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	4013      	ands	r3, r2
 8008c5e:	68ba      	ldr	r2, [r7, #8]
 8008c60:	429a      	cmp	r2, r3
 8008c62:	bf0c      	ite	eq
 8008c64:	2301      	moveq	r3, #1
 8008c66:	2300      	movne	r3, #0
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	79fb      	ldrb	r3, [r7, #7]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d19a      	bne.n	8008ba8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008c72:	2300      	movs	r3, #0
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3720      	adds	r7, #32
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	2000003c 	.word	0x2000003c

08008c80 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	af02      	add	r7, sp, #8
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008c94:	d111      	bne.n	8008cba <SPI_EndRxTransaction+0x3a>
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	689b      	ldr	r3, [r3, #8]
 8008c9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c9e:	d004      	beq.n	8008caa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ca8:	d107      	bne.n	8008cba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cb8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008cc2:	d12a      	bne.n	8008d1a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ccc:	d012      	beq.n	8008cf4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	9300      	str	r3, [sp, #0]
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	2180      	movs	r1, #128	@ 0x80
 8008cd8:	68f8      	ldr	r0, [r7, #12]
 8008cda:	f7ff ff49 	bl	8008b70 <SPI_WaitFlagStateUntilTimeout>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d02d      	beq.n	8008d40 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ce8:	f043 0220 	orr.w	r2, r3, #32
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008cf0:	2303      	movs	r3, #3
 8008cf2:	e026      	b.n	8008d42 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	9300      	str	r3, [sp, #0]
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	2101      	movs	r1, #1
 8008cfe:	68f8      	ldr	r0, [r7, #12]
 8008d00:	f7ff ff36 	bl	8008b70 <SPI_WaitFlagStateUntilTimeout>
 8008d04:	4603      	mov	r3, r0
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d01a      	beq.n	8008d40 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d0e:	f043 0220 	orr.w	r2, r3, #32
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008d16:	2303      	movs	r3, #3
 8008d18:	e013      	b.n	8008d42 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	9300      	str	r3, [sp, #0]
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	2200      	movs	r2, #0
 8008d22:	2101      	movs	r1, #1
 8008d24:	68f8      	ldr	r0, [r7, #12]
 8008d26:	f7ff ff23 	bl	8008b70 <SPI_WaitFlagStateUntilTimeout>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d007      	beq.n	8008d40 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d34:	f043 0220 	orr.w	r2, r3, #32
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008d3c:	2303      	movs	r3, #3
 8008d3e:	e000      	b.n	8008d42 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008d40:	2300      	movs	r3, #0
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3710      	adds	r7, #16
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}
	...

08008d4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b088      	sub	sp, #32
 8008d50:	af02      	add	r7, sp, #8
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	60b9      	str	r1, [r7, #8]
 8008d56:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	9300      	str	r3, [sp, #0]
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	2201      	movs	r2, #1
 8008d60:	2102      	movs	r1, #2
 8008d62:	68f8      	ldr	r0, [r7, #12]
 8008d64:	f7ff ff04 	bl	8008b70 <SPI_WaitFlagStateUntilTimeout>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d007      	beq.n	8008d7e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d72:	f043 0220 	orr.w	r2, r3, #32
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008d7a:	2303      	movs	r3, #3
 8008d7c:	e032      	b.n	8008de4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8008dec <SPI_EndRxTxTransaction+0xa0>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4a1b      	ldr	r2, [pc, #108]	@ (8008df0 <SPI_EndRxTxTransaction+0xa4>)
 8008d84:	fba2 2303 	umull	r2, r3, r2, r3
 8008d88:	0d5b      	lsrs	r3, r3, #21
 8008d8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008d8e:	fb02 f303 	mul.w	r3, r2, r3
 8008d92:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008d9c:	d112      	bne.n	8008dc4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	9300      	str	r3, [sp, #0]
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	2200      	movs	r2, #0
 8008da6:	2180      	movs	r1, #128	@ 0x80
 8008da8:	68f8      	ldr	r0, [r7, #12]
 8008daa:	f7ff fee1 	bl	8008b70 <SPI_WaitFlagStateUntilTimeout>
 8008dae:	4603      	mov	r3, r0
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d016      	beq.n	8008de2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008db8:	f043 0220 	orr.w	r2, r3, #32
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008dc0:	2303      	movs	r3, #3
 8008dc2:	e00f      	b.n	8008de4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d00a      	beq.n	8008de0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	3b01      	subs	r3, #1
 8008dce:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	689b      	ldr	r3, [r3, #8]
 8008dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dda:	2b80      	cmp	r3, #128	@ 0x80
 8008ddc:	d0f2      	beq.n	8008dc4 <SPI_EndRxTxTransaction+0x78>
 8008dde:	e000      	b.n	8008de2 <SPI_EndRxTxTransaction+0x96>
        break;
 8008de0:	bf00      	nop
  }

  return HAL_OK;
 8008de2:	2300      	movs	r3, #0
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3718      	adds	r7, #24
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}
 8008dec:	2000003c 	.word	0x2000003c
 8008df0:	165e9f81 	.word	0x165e9f81

08008df4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d101      	bne.n	8008e06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e041      	b.n	8008e8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d106      	bne.n	8008e20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f7f8 fcb0 	bl	8001780 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2202      	movs	r2, #2
 8008e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	3304      	adds	r3, #4
 8008e30:	4619      	mov	r1, r3
 8008e32:	4610      	mov	r0, r2
 8008e34:	f000 f82e 	bl	8008e94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2201      	movs	r2, #1
 8008e54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2201      	movs	r2, #1
 8008e64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2201      	movs	r2, #1
 8008e74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2201      	movs	r2, #1
 8008e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008e88:	2300      	movs	r3, #0
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3708      	adds	r7, #8
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
	...

08008e94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b085      	sub	sp, #20
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	4a43      	ldr	r2, [pc, #268]	@ (8008fb4 <TIM_Base_SetConfig+0x120>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d013      	beq.n	8008ed4 <TIM_Base_SetConfig+0x40>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008eb2:	d00f      	beq.n	8008ed4 <TIM_Base_SetConfig+0x40>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a40      	ldr	r2, [pc, #256]	@ (8008fb8 <TIM_Base_SetConfig+0x124>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d00b      	beq.n	8008ed4 <TIM_Base_SetConfig+0x40>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a3f      	ldr	r2, [pc, #252]	@ (8008fbc <TIM_Base_SetConfig+0x128>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d007      	beq.n	8008ed4 <TIM_Base_SetConfig+0x40>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a3e      	ldr	r2, [pc, #248]	@ (8008fc0 <TIM_Base_SetConfig+0x12c>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d003      	beq.n	8008ed4 <TIM_Base_SetConfig+0x40>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4a3d      	ldr	r2, [pc, #244]	@ (8008fc4 <TIM_Base_SetConfig+0x130>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d108      	bne.n	8008ee6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008eda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	68fa      	ldr	r2, [r7, #12]
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a32      	ldr	r2, [pc, #200]	@ (8008fb4 <TIM_Base_SetConfig+0x120>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d02b      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ef4:	d027      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	4a2f      	ldr	r2, [pc, #188]	@ (8008fb8 <TIM_Base_SetConfig+0x124>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d023      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4a2e      	ldr	r2, [pc, #184]	@ (8008fbc <TIM_Base_SetConfig+0x128>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d01f      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	4a2d      	ldr	r2, [pc, #180]	@ (8008fc0 <TIM_Base_SetConfig+0x12c>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d01b      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	4a2c      	ldr	r2, [pc, #176]	@ (8008fc4 <TIM_Base_SetConfig+0x130>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d017      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a2b      	ldr	r2, [pc, #172]	@ (8008fc8 <TIM_Base_SetConfig+0x134>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d013      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4a2a      	ldr	r2, [pc, #168]	@ (8008fcc <TIM_Base_SetConfig+0x138>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d00f      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a29      	ldr	r2, [pc, #164]	@ (8008fd0 <TIM_Base_SetConfig+0x13c>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d00b      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4a28      	ldr	r2, [pc, #160]	@ (8008fd4 <TIM_Base_SetConfig+0x140>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d007      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a27      	ldr	r2, [pc, #156]	@ (8008fd8 <TIM_Base_SetConfig+0x144>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d003      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a26      	ldr	r2, [pc, #152]	@ (8008fdc <TIM_Base_SetConfig+0x148>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d108      	bne.n	8008f58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	68fa      	ldr	r2, [r7, #12]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	695b      	ldr	r3, [r3, #20]
 8008f62:	4313      	orrs	r3, r2
 8008f64:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	689a      	ldr	r2, [r3, #8]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	681a      	ldr	r2, [r3, #0]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	4a0e      	ldr	r2, [pc, #56]	@ (8008fb4 <TIM_Base_SetConfig+0x120>)
 8008f7a:	4293      	cmp	r3, r2
 8008f7c:	d003      	beq.n	8008f86 <TIM_Base_SetConfig+0xf2>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	4a10      	ldr	r2, [pc, #64]	@ (8008fc4 <TIM_Base_SetConfig+0x130>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d103      	bne.n	8008f8e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	691a      	ldr	r2, [r3, #16]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f043 0204 	orr.w	r2, r3, #4
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2201      	movs	r2, #1
 8008f9e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	68fa      	ldr	r2, [r7, #12]
 8008fa4:	601a      	str	r2, [r3, #0]
}
 8008fa6:	bf00      	nop
 8008fa8:	3714      	adds	r7, #20
 8008faa:	46bd      	mov	sp, r7
 8008fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb0:	4770      	bx	lr
 8008fb2:	bf00      	nop
 8008fb4:	40010000 	.word	0x40010000
 8008fb8:	40000400 	.word	0x40000400
 8008fbc:	40000800 	.word	0x40000800
 8008fc0:	40000c00 	.word	0x40000c00
 8008fc4:	40010400 	.word	0x40010400
 8008fc8:	40014000 	.word	0x40014000
 8008fcc:	40014400 	.word	0x40014400
 8008fd0:	40014800 	.word	0x40014800
 8008fd4:	40001800 	.word	0x40001800
 8008fd8:	40001c00 	.word	0x40001c00
 8008fdc:	40002000 	.word	0x40002000

08008fe0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b085      	sub	sp, #20
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ff0:	2b01      	cmp	r3, #1
 8008ff2:	d101      	bne.n	8008ff8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ff4:	2302      	movs	r3, #2
 8008ff6:	e05a      	b.n	80090ae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2202      	movs	r2, #2
 8009004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800901e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	68fa      	ldr	r2, [r7, #12]
 8009026:	4313      	orrs	r3, r2
 8009028:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	68fa      	ldr	r2, [r7, #12]
 8009030:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a21      	ldr	r2, [pc, #132]	@ (80090bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d022      	beq.n	8009082 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009044:	d01d      	beq.n	8009082 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a1d      	ldr	r2, [pc, #116]	@ (80090c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d018      	beq.n	8009082 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a1b      	ldr	r2, [pc, #108]	@ (80090c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d013      	beq.n	8009082 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a1a      	ldr	r2, [pc, #104]	@ (80090c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d00e      	beq.n	8009082 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a18      	ldr	r2, [pc, #96]	@ (80090cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d009      	beq.n	8009082 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a17      	ldr	r2, [pc, #92]	@ (80090d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d004      	beq.n	8009082 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a15      	ldr	r2, [pc, #84]	@ (80090d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d10c      	bne.n	800909c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009088:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	68ba      	ldr	r2, [r7, #8]
 8009090:	4313      	orrs	r3, r2
 8009092:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	68ba      	ldr	r2, [r7, #8]
 800909a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2201      	movs	r2, #1
 80090a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2200      	movs	r2, #0
 80090a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80090ac:	2300      	movs	r3, #0
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	3714      	adds	r7, #20
 80090b2:	46bd      	mov	sp, r7
 80090b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b8:	4770      	bx	lr
 80090ba:	bf00      	nop
 80090bc:	40010000 	.word	0x40010000
 80090c0:	40000400 	.word	0x40000400
 80090c4:	40000800 	.word	0x40000800
 80090c8:	40000c00 	.word	0x40000c00
 80090cc:	40010400 	.word	0x40010400
 80090d0:	40014000 	.word	0x40014000
 80090d4:	40001800 	.word	0x40001800

080090d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b082      	sub	sp, #8
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d101      	bne.n	80090ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e042      	b.n	8009170 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090f0:	b2db      	uxtb	r3, r3
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d106      	bne.n	8009104 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2200      	movs	r2, #0
 80090fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f7f8 fb60 	bl	80017c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2224      	movs	r2, #36	@ 0x24
 8009108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	68da      	ldr	r2, [r3, #12]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800911a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f000 f82b 	bl	8009178 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	691a      	ldr	r2, [r3, #16]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009130:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	695a      	ldr	r2, [r3, #20]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009140:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	68da      	ldr	r2, [r3, #12]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009150:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2220      	movs	r2, #32
 800915c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2220      	movs	r2, #32
 8009164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800916e:	2300      	movs	r3, #0
}
 8009170:	4618      	mov	r0, r3
 8009172:	3708      	adds	r7, #8
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009178:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800917c:	b0c0      	sub	sp, #256	@ 0x100
 800917e:	af00      	add	r7, sp, #0
 8009180:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	691b      	ldr	r3, [r3, #16]
 800918c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009194:	68d9      	ldr	r1, [r3, #12]
 8009196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	ea40 0301 	orr.w	r3, r0, r1
 80091a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80091a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091a6:	689a      	ldr	r2, [r3, #8]
 80091a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091ac:	691b      	ldr	r3, [r3, #16]
 80091ae:	431a      	orrs	r2, r3
 80091b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091b4:	695b      	ldr	r3, [r3, #20]
 80091b6:	431a      	orrs	r2, r3
 80091b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091bc:	69db      	ldr	r3, [r3, #28]
 80091be:	4313      	orrs	r3, r2
 80091c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80091c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	68db      	ldr	r3, [r3, #12]
 80091cc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80091d0:	f021 010c 	bic.w	r1, r1, #12
 80091d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091d8:	681a      	ldr	r2, [r3, #0]
 80091da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80091de:	430b      	orrs	r3, r1
 80091e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80091e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	695b      	ldr	r3, [r3, #20]
 80091ea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80091ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091f2:	6999      	ldr	r1, [r3, #24]
 80091f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	ea40 0301 	orr.w	r3, r0, r1
 80091fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	4b8f      	ldr	r3, [pc, #572]	@ (8009444 <UART_SetConfig+0x2cc>)
 8009208:	429a      	cmp	r2, r3
 800920a:	d005      	beq.n	8009218 <UART_SetConfig+0xa0>
 800920c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	4b8d      	ldr	r3, [pc, #564]	@ (8009448 <UART_SetConfig+0x2d0>)
 8009214:	429a      	cmp	r2, r3
 8009216:	d104      	bne.n	8009222 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009218:	f7fe fd80 	bl	8007d1c <HAL_RCC_GetPCLK2Freq>
 800921c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009220:	e003      	b.n	800922a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009222:	f7fe fd67 	bl	8007cf4 <HAL_RCC_GetPCLK1Freq>
 8009226:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800922a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800922e:	69db      	ldr	r3, [r3, #28]
 8009230:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009234:	f040 810c 	bne.w	8009450 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009238:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800923c:	2200      	movs	r2, #0
 800923e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009242:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009246:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800924a:	4622      	mov	r2, r4
 800924c:	462b      	mov	r3, r5
 800924e:	1891      	adds	r1, r2, r2
 8009250:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009252:	415b      	adcs	r3, r3
 8009254:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009256:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800925a:	4621      	mov	r1, r4
 800925c:	eb12 0801 	adds.w	r8, r2, r1
 8009260:	4629      	mov	r1, r5
 8009262:	eb43 0901 	adc.w	r9, r3, r1
 8009266:	f04f 0200 	mov.w	r2, #0
 800926a:	f04f 0300 	mov.w	r3, #0
 800926e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009272:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009276:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800927a:	4690      	mov	r8, r2
 800927c:	4699      	mov	r9, r3
 800927e:	4623      	mov	r3, r4
 8009280:	eb18 0303 	adds.w	r3, r8, r3
 8009284:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009288:	462b      	mov	r3, r5
 800928a:	eb49 0303 	adc.w	r3, r9, r3
 800928e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800929e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80092a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80092a6:	460b      	mov	r3, r1
 80092a8:	18db      	adds	r3, r3, r3
 80092aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80092ac:	4613      	mov	r3, r2
 80092ae:	eb42 0303 	adc.w	r3, r2, r3
 80092b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80092b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80092b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80092bc:	f7f6 ffe8 	bl	8000290 <__aeabi_uldivmod>
 80092c0:	4602      	mov	r2, r0
 80092c2:	460b      	mov	r3, r1
 80092c4:	4b61      	ldr	r3, [pc, #388]	@ (800944c <UART_SetConfig+0x2d4>)
 80092c6:	fba3 2302 	umull	r2, r3, r3, r2
 80092ca:	095b      	lsrs	r3, r3, #5
 80092cc:	011c      	lsls	r4, r3, #4
 80092ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092d2:	2200      	movs	r2, #0
 80092d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80092d8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80092dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80092e0:	4642      	mov	r2, r8
 80092e2:	464b      	mov	r3, r9
 80092e4:	1891      	adds	r1, r2, r2
 80092e6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80092e8:	415b      	adcs	r3, r3
 80092ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80092f0:	4641      	mov	r1, r8
 80092f2:	eb12 0a01 	adds.w	sl, r2, r1
 80092f6:	4649      	mov	r1, r9
 80092f8:	eb43 0b01 	adc.w	fp, r3, r1
 80092fc:	f04f 0200 	mov.w	r2, #0
 8009300:	f04f 0300 	mov.w	r3, #0
 8009304:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009308:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800930c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009310:	4692      	mov	sl, r2
 8009312:	469b      	mov	fp, r3
 8009314:	4643      	mov	r3, r8
 8009316:	eb1a 0303 	adds.w	r3, sl, r3
 800931a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800931e:	464b      	mov	r3, r9
 8009320:	eb4b 0303 	adc.w	r3, fp, r3
 8009324:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009334:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009338:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800933c:	460b      	mov	r3, r1
 800933e:	18db      	adds	r3, r3, r3
 8009340:	643b      	str	r3, [r7, #64]	@ 0x40
 8009342:	4613      	mov	r3, r2
 8009344:	eb42 0303 	adc.w	r3, r2, r3
 8009348:	647b      	str	r3, [r7, #68]	@ 0x44
 800934a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800934e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009352:	f7f6 ff9d 	bl	8000290 <__aeabi_uldivmod>
 8009356:	4602      	mov	r2, r0
 8009358:	460b      	mov	r3, r1
 800935a:	4611      	mov	r1, r2
 800935c:	4b3b      	ldr	r3, [pc, #236]	@ (800944c <UART_SetConfig+0x2d4>)
 800935e:	fba3 2301 	umull	r2, r3, r3, r1
 8009362:	095b      	lsrs	r3, r3, #5
 8009364:	2264      	movs	r2, #100	@ 0x64
 8009366:	fb02 f303 	mul.w	r3, r2, r3
 800936a:	1acb      	subs	r3, r1, r3
 800936c:	00db      	lsls	r3, r3, #3
 800936e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009372:	4b36      	ldr	r3, [pc, #216]	@ (800944c <UART_SetConfig+0x2d4>)
 8009374:	fba3 2302 	umull	r2, r3, r3, r2
 8009378:	095b      	lsrs	r3, r3, #5
 800937a:	005b      	lsls	r3, r3, #1
 800937c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009380:	441c      	add	r4, r3
 8009382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009386:	2200      	movs	r2, #0
 8009388:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800938c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009390:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009394:	4642      	mov	r2, r8
 8009396:	464b      	mov	r3, r9
 8009398:	1891      	adds	r1, r2, r2
 800939a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800939c:	415b      	adcs	r3, r3
 800939e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80093a4:	4641      	mov	r1, r8
 80093a6:	1851      	adds	r1, r2, r1
 80093a8:	6339      	str	r1, [r7, #48]	@ 0x30
 80093aa:	4649      	mov	r1, r9
 80093ac:	414b      	adcs	r3, r1
 80093ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80093b0:	f04f 0200 	mov.w	r2, #0
 80093b4:	f04f 0300 	mov.w	r3, #0
 80093b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80093bc:	4659      	mov	r1, fp
 80093be:	00cb      	lsls	r3, r1, #3
 80093c0:	4651      	mov	r1, sl
 80093c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093c6:	4651      	mov	r1, sl
 80093c8:	00ca      	lsls	r2, r1, #3
 80093ca:	4610      	mov	r0, r2
 80093cc:	4619      	mov	r1, r3
 80093ce:	4603      	mov	r3, r0
 80093d0:	4642      	mov	r2, r8
 80093d2:	189b      	adds	r3, r3, r2
 80093d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80093d8:	464b      	mov	r3, r9
 80093da:	460a      	mov	r2, r1
 80093dc:	eb42 0303 	adc.w	r3, r2, r3
 80093e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80093e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80093f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80093f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80093f8:	460b      	mov	r3, r1
 80093fa:	18db      	adds	r3, r3, r3
 80093fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80093fe:	4613      	mov	r3, r2
 8009400:	eb42 0303 	adc.w	r3, r2, r3
 8009404:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009406:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800940a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800940e:	f7f6 ff3f 	bl	8000290 <__aeabi_uldivmod>
 8009412:	4602      	mov	r2, r0
 8009414:	460b      	mov	r3, r1
 8009416:	4b0d      	ldr	r3, [pc, #52]	@ (800944c <UART_SetConfig+0x2d4>)
 8009418:	fba3 1302 	umull	r1, r3, r3, r2
 800941c:	095b      	lsrs	r3, r3, #5
 800941e:	2164      	movs	r1, #100	@ 0x64
 8009420:	fb01 f303 	mul.w	r3, r1, r3
 8009424:	1ad3      	subs	r3, r2, r3
 8009426:	00db      	lsls	r3, r3, #3
 8009428:	3332      	adds	r3, #50	@ 0x32
 800942a:	4a08      	ldr	r2, [pc, #32]	@ (800944c <UART_SetConfig+0x2d4>)
 800942c:	fba2 2303 	umull	r2, r3, r2, r3
 8009430:	095b      	lsrs	r3, r3, #5
 8009432:	f003 0207 	and.w	r2, r3, #7
 8009436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4422      	add	r2, r4
 800943e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009440:	e106      	b.n	8009650 <UART_SetConfig+0x4d8>
 8009442:	bf00      	nop
 8009444:	40011000 	.word	0x40011000
 8009448:	40011400 	.word	0x40011400
 800944c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009450:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009454:	2200      	movs	r2, #0
 8009456:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800945a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800945e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009462:	4642      	mov	r2, r8
 8009464:	464b      	mov	r3, r9
 8009466:	1891      	adds	r1, r2, r2
 8009468:	6239      	str	r1, [r7, #32]
 800946a:	415b      	adcs	r3, r3
 800946c:	627b      	str	r3, [r7, #36]	@ 0x24
 800946e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009472:	4641      	mov	r1, r8
 8009474:	1854      	adds	r4, r2, r1
 8009476:	4649      	mov	r1, r9
 8009478:	eb43 0501 	adc.w	r5, r3, r1
 800947c:	f04f 0200 	mov.w	r2, #0
 8009480:	f04f 0300 	mov.w	r3, #0
 8009484:	00eb      	lsls	r3, r5, #3
 8009486:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800948a:	00e2      	lsls	r2, r4, #3
 800948c:	4614      	mov	r4, r2
 800948e:	461d      	mov	r5, r3
 8009490:	4643      	mov	r3, r8
 8009492:	18e3      	adds	r3, r4, r3
 8009494:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009498:	464b      	mov	r3, r9
 800949a:	eb45 0303 	adc.w	r3, r5, r3
 800949e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80094a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	2200      	movs	r2, #0
 80094aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80094ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80094b2:	f04f 0200 	mov.w	r2, #0
 80094b6:	f04f 0300 	mov.w	r3, #0
 80094ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80094be:	4629      	mov	r1, r5
 80094c0:	008b      	lsls	r3, r1, #2
 80094c2:	4621      	mov	r1, r4
 80094c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094c8:	4621      	mov	r1, r4
 80094ca:	008a      	lsls	r2, r1, #2
 80094cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80094d0:	f7f6 fede 	bl	8000290 <__aeabi_uldivmod>
 80094d4:	4602      	mov	r2, r0
 80094d6:	460b      	mov	r3, r1
 80094d8:	4b60      	ldr	r3, [pc, #384]	@ (800965c <UART_SetConfig+0x4e4>)
 80094da:	fba3 2302 	umull	r2, r3, r3, r2
 80094de:	095b      	lsrs	r3, r3, #5
 80094e0:	011c      	lsls	r4, r3, #4
 80094e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094e6:	2200      	movs	r2, #0
 80094e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80094ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80094f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80094f4:	4642      	mov	r2, r8
 80094f6:	464b      	mov	r3, r9
 80094f8:	1891      	adds	r1, r2, r2
 80094fa:	61b9      	str	r1, [r7, #24]
 80094fc:	415b      	adcs	r3, r3
 80094fe:	61fb      	str	r3, [r7, #28]
 8009500:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009504:	4641      	mov	r1, r8
 8009506:	1851      	adds	r1, r2, r1
 8009508:	6139      	str	r1, [r7, #16]
 800950a:	4649      	mov	r1, r9
 800950c:	414b      	adcs	r3, r1
 800950e:	617b      	str	r3, [r7, #20]
 8009510:	f04f 0200 	mov.w	r2, #0
 8009514:	f04f 0300 	mov.w	r3, #0
 8009518:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800951c:	4659      	mov	r1, fp
 800951e:	00cb      	lsls	r3, r1, #3
 8009520:	4651      	mov	r1, sl
 8009522:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009526:	4651      	mov	r1, sl
 8009528:	00ca      	lsls	r2, r1, #3
 800952a:	4610      	mov	r0, r2
 800952c:	4619      	mov	r1, r3
 800952e:	4603      	mov	r3, r0
 8009530:	4642      	mov	r2, r8
 8009532:	189b      	adds	r3, r3, r2
 8009534:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009538:	464b      	mov	r3, r9
 800953a:	460a      	mov	r2, r1
 800953c:	eb42 0303 	adc.w	r3, r2, r3
 8009540:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	2200      	movs	r2, #0
 800954c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800954e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009550:	f04f 0200 	mov.w	r2, #0
 8009554:	f04f 0300 	mov.w	r3, #0
 8009558:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800955c:	4649      	mov	r1, r9
 800955e:	008b      	lsls	r3, r1, #2
 8009560:	4641      	mov	r1, r8
 8009562:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009566:	4641      	mov	r1, r8
 8009568:	008a      	lsls	r2, r1, #2
 800956a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800956e:	f7f6 fe8f 	bl	8000290 <__aeabi_uldivmod>
 8009572:	4602      	mov	r2, r0
 8009574:	460b      	mov	r3, r1
 8009576:	4611      	mov	r1, r2
 8009578:	4b38      	ldr	r3, [pc, #224]	@ (800965c <UART_SetConfig+0x4e4>)
 800957a:	fba3 2301 	umull	r2, r3, r3, r1
 800957e:	095b      	lsrs	r3, r3, #5
 8009580:	2264      	movs	r2, #100	@ 0x64
 8009582:	fb02 f303 	mul.w	r3, r2, r3
 8009586:	1acb      	subs	r3, r1, r3
 8009588:	011b      	lsls	r3, r3, #4
 800958a:	3332      	adds	r3, #50	@ 0x32
 800958c:	4a33      	ldr	r2, [pc, #204]	@ (800965c <UART_SetConfig+0x4e4>)
 800958e:	fba2 2303 	umull	r2, r3, r2, r3
 8009592:	095b      	lsrs	r3, r3, #5
 8009594:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009598:	441c      	add	r4, r3
 800959a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800959e:	2200      	movs	r2, #0
 80095a0:	673b      	str	r3, [r7, #112]	@ 0x70
 80095a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80095a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80095a8:	4642      	mov	r2, r8
 80095aa:	464b      	mov	r3, r9
 80095ac:	1891      	adds	r1, r2, r2
 80095ae:	60b9      	str	r1, [r7, #8]
 80095b0:	415b      	adcs	r3, r3
 80095b2:	60fb      	str	r3, [r7, #12]
 80095b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80095b8:	4641      	mov	r1, r8
 80095ba:	1851      	adds	r1, r2, r1
 80095bc:	6039      	str	r1, [r7, #0]
 80095be:	4649      	mov	r1, r9
 80095c0:	414b      	adcs	r3, r1
 80095c2:	607b      	str	r3, [r7, #4]
 80095c4:	f04f 0200 	mov.w	r2, #0
 80095c8:	f04f 0300 	mov.w	r3, #0
 80095cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80095d0:	4659      	mov	r1, fp
 80095d2:	00cb      	lsls	r3, r1, #3
 80095d4:	4651      	mov	r1, sl
 80095d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80095da:	4651      	mov	r1, sl
 80095dc:	00ca      	lsls	r2, r1, #3
 80095de:	4610      	mov	r0, r2
 80095e0:	4619      	mov	r1, r3
 80095e2:	4603      	mov	r3, r0
 80095e4:	4642      	mov	r2, r8
 80095e6:	189b      	adds	r3, r3, r2
 80095e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80095ea:	464b      	mov	r3, r9
 80095ec:	460a      	mov	r2, r1
 80095ee:	eb42 0303 	adc.w	r3, r2, r3
 80095f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80095f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	2200      	movs	r2, #0
 80095fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80095fe:	667a      	str	r2, [r7, #100]	@ 0x64
 8009600:	f04f 0200 	mov.w	r2, #0
 8009604:	f04f 0300 	mov.w	r3, #0
 8009608:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800960c:	4649      	mov	r1, r9
 800960e:	008b      	lsls	r3, r1, #2
 8009610:	4641      	mov	r1, r8
 8009612:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009616:	4641      	mov	r1, r8
 8009618:	008a      	lsls	r2, r1, #2
 800961a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800961e:	f7f6 fe37 	bl	8000290 <__aeabi_uldivmod>
 8009622:	4602      	mov	r2, r0
 8009624:	460b      	mov	r3, r1
 8009626:	4b0d      	ldr	r3, [pc, #52]	@ (800965c <UART_SetConfig+0x4e4>)
 8009628:	fba3 1302 	umull	r1, r3, r3, r2
 800962c:	095b      	lsrs	r3, r3, #5
 800962e:	2164      	movs	r1, #100	@ 0x64
 8009630:	fb01 f303 	mul.w	r3, r1, r3
 8009634:	1ad3      	subs	r3, r2, r3
 8009636:	011b      	lsls	r3, r3, #4
 8009638:	3332      	adds	r3, #50	@ 0x32
 800963a:	4a08      	ldr	r2, [pc, #32]	@ (800965c <UART_SetConfig+0x4e4>)
 800963c:	fba2 2303 	umull	r2, r3, r2, r3
 8009640:	095b      	lsrs	r3, r3, #5
 8009642:	f003 020f 	and.w	r2, r3, #15
 8009646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4422      	add	r2, r4
 800964e:	609a      	str	r2, [r3, #8]
}
 8009650:	bf00      	nop
 8009652:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009656:	46bd      	mov	sp, r7
 8009658:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800965c:	51eb851f 	.word	0x51eb851f

08009660 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8009660:	b480      	push	{r7}
 8009662:	b083      	sub	sp, #12
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d123      	bne.n	80096ba <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800967a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800967e:	683a      	ldr	r2, [r7, #0]
 8009680:	6851      	ldr	r1, [r2, #4]
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	6892      	ldr	r2, [r2, #8]
 8009686:	4311      	orrs	r1, r2
 8009688:	683a      	ldr	r2, [r7, #0]
 800968a:	68d2      	ldr	r2, [r2, #12]
 800968c:	4311      	orrs	r1, r2
 800968e:	683a      	ldr	r2, [r7, #0]
 8009690:	6912      	ldr	r2, [r2, #16]
 8009692:	4311      	orrs	r1, r2
 8009694:	683a      	ldr	r2, [r7, #0]
 8009696:	6952      	ldr	r2, [r2, #20]
 8009698:	4311      	orrs	r1, r2
 800969a:	683a      	ldr	r2, [r7, #0]
 800969c:	6992      	ldr	r2, [r2, #24]
 800969e:	4311      	orrs	r1, r2
 80096a0:	683a      	ldr	r2, [r7, #0]
 80096a2:	69d2      	ldr	r2, [r2, #28]
 80096a4:	4311      	orrs	r1, r2
 80096a6:	683a      	ldr	r2, [r7, #0]
 80096a8:	6a12      	ldr	r2, [r2, #32]
 80096aa:	4311      	orrs	r1, r2
 80096ac:	683a      	ldr	r2, [r7, #0]
 80096ae:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80096b0:	430a      	orrs	r2, r1
 80096b2:	431a      	orrs	r2, r3
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	601a      	str	r2, [r3, #0]
 80096b8:	e028      	b.n	800970c <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	69d9      	ldr	r1, [r3, #28]
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	6a1b      	ldr	r3, [r3, #32]
 80096ca:	4319      	orrs	r1, r3
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096d0:	430b      	orrs	r3, r1
 80096d2:	431a      	orrs	r2, r3
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80096e0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80096e4:	683a      	ldr	r2, [r7, #0]
 80096e6:	6851      	ldr	r1, [r2, #4]
 80096e8:	683a      	ldr	r2, [r7, #0]
 80096ea:	6892      	ldr	r2, [r2, #8]
 80096ec:	4311      	orrs	r1, r2
 80096ee:	683a      	ldr	r2, [r7, #0]
 80096f0:	68d2      	ldr	r2, [r2, #12]
 80096f2:	4311      	orrs	r1, r2
 80096f4:	683a      	ldr	r2, [r7, #0]
 80096f6:	6912      	ldr	r2, [r2, #16]
 80096f8:	4311      	orrs	r1, r2
 80096fa:	683a      	ldr	r2, [r7, #0]
 80096fc:	6952      	ldr	r2, [r2, #20]
 80096fe:	4311      	orrs	r1, r2
 8009700:	683a      	ldr	r2, [r7, #0]
 8009702:	6992      	ldr	r2, [r2, #24]
 8009704:	430a      	orrs	r2, r1
 8009706:	431a      	orrs	r2, r3
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800970c:	2300      	movs	r3, #0
}
 800970e:	4618      	mov	r0, r3
 8009710:	370c      	adds	r7, #12
 8009712:	46bd      	mov	sp, r7
 8009714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009718:	4770      	bx	lr

0800971a <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800971a:	b480      	push	{r7}
 800971c:	b085      	sub	sp, #20
 800971e:	af00      	add	r7, sp, #0
 8009720:	60f8      	str	r0, [r7, #12]
 8009722:	60b9      	str	r1, [r7, #8]
 8009724:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d128      	bne.n	800977e <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	1e59      	subs	r1, r3, #1
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	3b01      	subs	r3, #1
 8009740:	011b      	lsls	r3, r3, #4
 8009742:	4319      	orrs	r1, r3
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	3b01      	subs	r3, #1
 800974a:	021b      	lsls	r3, r3, #8
 800974c:	4319      	orrs	r1, r3
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	68db      	ldr	r3, [r3, #12]
 8009752:	3b01      	subs	r3, #1
 8009754:	031b      	lsls	r3, r3, #12
 8009756:	4319      	orrs	r1, r3
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	691b      	ldr	r3, [r3, #16]
 800975c:	3b01      	subs	r3, #1
 800975e:	041b      	lsls	r3, r3, #16
 8009760:	4319      	orrs	r1, r3
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	695b      	ldr	r3, [r3, #20]
 8009766:	3b01      	subs	r3, #1
 8009768:	051b      	lsls	r3, r3, #20
 800976a:	4319      	orrs	r1, r3
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	699b      	ldr	r3, [r3, #24]
 8009770:	3b01      	subs	r3, #1
 8009772:	061b      	lsls	r3, r3, #24
 8009774:	430b      	orrs	r3, r1
 8009776:	431a      	orrs	r2, r3
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	609a      	str	r2, [r3, #8]
 800977c:	e02f      	b.n	80097de <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009786:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800978a:	68ba      	ldr	r2, [r7, #8]
 800978c:	68d2      	ldr	r2, [r2, #12]
 800978e:	3a01      	subs	r2, #1
 8009790:	0311      	lsls	r1, r2, #12
 8009792:	68ba      	ldr	r2, [r7, #8]
 8009794:	6952      	ldr	r2, [r2, #20]
 8009796:	3a01      	subs	r2, #1
 8009798:	0512      	lsls	r2, r2, #20
 800979a:	430a      	orrs	r2, r1
 800979c:	431a      	orrs	r2, r3
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	68db      	ldr	r3, [r3, #12]
 80097a6:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	1e59      	subs	r1, r3, #1
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	3b01      	subs	r3, #1
 80097b6:	011b      	lsls	r3, r3, #4
 80097b8:	4319      	orrs	r1, r3
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	689b      	ldr	r3, [r3, #8]
 80097be:	3b01      	subs	r3, #1
 80097c0:	021b      	lsls	r3, r3, #8
 80097c2:	4319      	orrs	r1, r3
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	691b      	ldr	r3, [r3, #16]
 80097c8:	3b01      	subs	r3, #1
 80097ca:	041b      	lsls	r3, r3, #16
 80097cc:	4319      	orrs	r1, r3
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	699b      	ldr	r3, [r3, #24]
 80097d2:	3b01      	subs	r3, #1
 80097d4:	061b      	lsls	r3, r3, #24
 80097d6:	430b      	orrs	r3, r1
 80097d8:	431a      	orrs	r2, r3
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80097de:	2300      	movs	r3, #0
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	3714      	adds	r7, #20
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b086      	sub	sp, #24
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	60f8      	str	r0, [r7, #12]
 80097f4:	60b9      	str	r1, [r7, #8]
 80097f6:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80097f8:	2300      	movs	r3, #0
 80097fa:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	691b      	ldr	r3, [r3, #16]
 8009800:	0d9b      	lsrs	r3, r3, #22
 8009802:	059b      	lsls	r3, r3, #22
 8009804:	68ba      	ldr	r2, [r7, #8]
 8009806:	6811      	ldr	r1, [r2, #0]
 8009808:	68ba      	ldr	r2, [r7, #8]
 800980a:	6852      	ldr	r2, [r2, #4]
 800980c:	4311      	orrs	r1, r2
 800980e:	68ba      	ldr	r2, [r7, #8]
 8009810:	6892      	ldr	r2, [r2, #8]
 8009812:	3a01      	subs	r2, #1
 8009814:	0152      	lsls	r2, r2, #5
 8009816:	4311      	orrs	r1, r2
 8009818:	68ba      	ldr	r2, [r7, #8]
 800981a:	68d2      	ldr	r2, [r2, #12]
 800981c:	0252      	lsls	r2, r2, #9
 800981e:	430a      	orrs	r2, r1
 8009820:	431a      	orrs	r2, r3
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8009826:	f7f9 fe41 	bl	80034ac <HAL_GetTick>
 800982a:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800982c:	e010      	b.n	8009850 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009834:	d00c      	beq.n	8009850 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d007      	beq.n	800984c <FMC_SDRAM_SendCommand+0x60>
 800983c:	f7f9 fe36 	bl	80034ac <HAL_GetTick>
 8009840:	4602      	mov	r2, r0
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	1ad3      	subs	r3, r2, r3
 8009846:	687a      	ldr	r2, [r7, #4]
 8009848:	429a      	cmp	r2, r3
 800984a:	d201      	bcs.n	8009850 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 800984c:	2303      	movs	r3, #3
 800984e:	e006      	b.n	800985e <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	699b      	ldr	r3, [r3, #24]
 8009854:	f003 0320 	and.w	r3, r3, #32
 8009858:	2b20      	cmp	r3, #32
 800985a:	d0e8      	beq.n	800982e <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 800985c:	2300      	movs	r3, #0
}
 800985e:	4618      	mov	r0, r3
 8009860:	3718      	adds	r7, #24
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}

08009866 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009866:	b480      	push	{r7}
 8009868:	b083      	sub	sp, #12
 800986a:	af00      	add	r7, sp, #0
 800986c:	6078      	str	r0, [r7, #4]
 800986e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	695b      	ldr	r3, [r3, #20]
 8009874:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8009878:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 800987c:	683a      	ldr	r2, [r7, #0]
 800987e:	0052      	lsls	r2, r2, #1
 8009880:	431a      	orrs	r2, r3
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009886:	2300      	movs	r3, #0
}
 8009888:	4618      	mov	r0, r3
 800988a:	370c      	adds	r7, #12
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr

08009894 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009894:	b084      	sub	sp, #16
 8009896:	b580      	push	{r7, lr}
 8009898:	b084      	sub	sp, #16
 800989a:	af00      	add	r7, sp, #0
 800989c:	6078      	str	r0, [r7, #4]
 800989e:	f107 001c 	add.w	r0, r7, #28
 80098a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80098a6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d123      	bne.n	80098f6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	68db      	ldr	r3, [r3, #12]
 80098be:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80098c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098c6:	687a      	ldr	r2, [r7, #4]
 80098c8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	68db      	ldr	r3, [r3, #12]
 80098ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80098d6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80098da:	2b01      	cmp	r3, #1
 80098dc:	d105      	bne.n	80098ea <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	68db      	ldr	r3, [r3, #12]
 80098e2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f001 fae8 	bl	800aec0 <USB_CoreReset>
 80098f0:	4603      	mov	r3, r0
 80098f2:	73fb      	strb	r3, [r7, #15]
 80098f4:	e01b      	b.n	800992e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	68db      	ldr	r3, [r3, #12]
 80098fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f001 fadc 	bl	800aec0 <USB_CoreReset>
 8009908:	4603      	mov	r3, r0
 800990a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800990c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009910:	2b00      	cmp	r3, #0
 8009912:	d106      	bne.n	8009922 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009918:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	639a      	str	r2, [r3, #56]	@ 0x38
 8009920:	e005      	b.n	800992e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009926:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800992e:	7fbb      	ldrb	r3, [r7, #30]
 8009930:	2b01      	cmp	r3, #1
 8009932:	d10b      	bne.n	800994c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	689b      	ldr	r3, [r3, #8]
 8009938:	f043 0206 	orr.w	r2, r3, #6
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	f043 0220 	orr.w	r2, r3, #32
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800994c:	7bfb      	ldrb	r3, [r7, #15]
}
 800994e:	4618      	mov	r0, r3
 8009950:	3710      	adds	r7, #16
 8009952:	46bd      	mov	sp, r7
 8009954:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009958:	b004      	add	sp, #16
 800995a:	4770      	bx	lr

0800995c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800995c:	b480      	push	{r7}
 800995e:	b087      	sub	sp, #28
 8009960:	af00      	add	r7, sp, #0
 8009962:	60f8      	str	r0, [r7, #12]
 8009964:	60b9      	str	r1, [r7, #8]
 8009966:	4613      	mov	r3, r2
 8009968:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800996a:	79fb      	ldrb	r3, [r7, #7]
 800996c:	2b02      	cmp	r3, #2
 800996e:	d165      	bne.n	8009a3c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	4a41      	ldr	r2, [pc, #260]	@ (8009a78 <USB_SetTurnaroundTime+0x11c>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d906      	bls.n	8009986 <USB_SetTurnaroundTime+0x2a>
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	4a40      	ldr	r2, [pc, #256]	@ (8009a7c <USB_SetTurnaroundTime+0x120>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d202      	bcs.n	8009986 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009980:	230f      	movs	r3, #15
 8009982:	617b      	str	r3, [r7, #20]
 8009984:	e062      	b.n	8009a4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	4a3c      	ldr	r2, [pc, #240]	@ (8009a7c <USB_SetTurnaroundTime+0x120>)
 800998a:	4293      	cmp	r3, r2
 800998c:	d306      	bcc.n	800999c <USB_SetTurnaroundTime+0x40>
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	4a3b      	ldr	r2, [pc, #236]	@ (8009a80 <USB_SetTurnaroundTime+0x124>)
 8009992:	4293      	cmp	r3, r2
 8009994:	d202      	bcs.n	800999c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009996:	230e      	movs	r3, #14
 8009998:	617b      	str	r3, [r7, #20]
 800999a:	e057      	b.n	8009a4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	4a38      	ldr	r2, [pc, #224]	@ (8009a80 <USB_SetTurnaroundTime+0x124>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d306      	bcc.n	80099b2 <USB_SetTurnaroundTime+0x56>
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	4a37      	ldr	r2, [pc, #220]	@ (8009a84 <USB_SetTurnaroundTime+0x128>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d202      	bcs.n	80099b2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80099ac:	230d      	movs	r3, #13
 80099ae:	617b      	str	r3, [r7, #20]
 80099b0:	e04c      	b.n	8009a4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	4a33      	ldr	r2, [pc, #204]	@ (8009a84 <USB_SetTurnaroundTime+0x128>)
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d306      	bcc.n	80099c8 <USB_SetTurnaroundTime+0x6c>
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	4a32      	ldr	r2, [pc, #200]	@ (8009a88 <USB_SetTurnaroundTime+0x12c>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d802      	bhi.n	80099c8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80099c2:	230c      	movs	r3, #12
 80099c4:	617b      	str	r3, [r7, #20]
 80099c6:	e041      	b.n	8009a4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	4a2f      	ldr	r2, [pc, #188]	@ (8009a88 <USB_SetTurnaroundTime+0x12c>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d906      	bls.n	80099de <USB_SetTurnaroundTime+0x82>
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	4a2e      	ldr	r2, [pc, #184]	@ (8009a8c <USB_SetTurnaroundTime+0x130>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d802      	bhi.n	80099de <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80099d8:	230b      	movs	r3, #11
 80099da:	617b      	str	r3, [r7, #20]
 80099dc:	e036      	b.n	8009a4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	4a2a      	ldr	r2, [pc, #168]	@ (8009a8c <USB_SetTurnaroundTime+0x130>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d906      	bls.n	80099f4 <USB_SetTurnaroundTime+0x98>
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	4a29      	ldr	r2, [pc, #164]	@ (8009a90 <USB_SetTurnaroundTime+0x134>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d802      	bhi.n	80099f4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80099ee:	230a      	movs	r3, #10
 80099f0:	617b      	str	r3, [r7, #20]
 80099f2:	e02b      	b.n	8009a4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	4a26      	ldr	r2, [pc, #152]	@ (8009a90 <USB_SetTurnaroundTime+0x134>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d906      	bls.n	8009a0a <USB_SetTurnaroundTime+0xae>
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	4a25      	ldr	r2, [pc, #148]	@ (8009a94 <USB_SetTurnaroundTime+0x138>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d202      	bcs.n	8009a0a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009a04:	2309      	movs	r3, #9
 8009a06:	617b      	str	r3, [r7, #20]
 8009a08:	e020      	b.n	8009a4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	4a21      	ldr	r2, [pc, #132]	@ (8009a94 <USB_SetTurnaroundTime+0x138>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d306      	bcc.n	8009a20 <USB_SetTurnaroundTime+0xc4>
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	4a20      	ldr	r2, [pc, #128]	@ (8009a98 <USB_SetTurnaroundTime+0x13c>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d802      	bhi.n	8009a20 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009a1a:	2308      	movs	r3, #8
 8009a1c:	617b      	str	r3, [r7, #20]
 8009a1e:	e015      	b.n	8009a4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	4a1d      	ldr	r2, [pc, #116]	@ (8009a98 <USB_SetTurnaroundTime+0x13c>)
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d906      	bls.n	8009a36 <USB_SetTurnaroundTime+0xda>
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	4a1c      	ldr	r2, [pc, #112]	@ (8009a9c <USB_SetTurnaroundTime+0x140>)
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d202      	bcs.n	8009a36 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009a30:	2307      	movs	r3, #7
 8009a32:	617b      	str	r3, [r7, #20]
 8009a34:	e00a      	b.n	8009a4c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009a36:	2306      	movs	r3, #6
 8009a38:	617b      	str	r3, [r7, #20]
 8009a3a:	e007      	b.n	8009a4c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009a3c:	79fb      	ldrb	r3, [r7, #7]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d102      	bne.n	8009a48 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009a42:	2309      	movs	r3, #9
 8009a44:	617b      	str	r3, [r7, #20]
 8009a46:	e001      	b.n	8009a4c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009a48:	2309      	movs	r3, #9
 8009a4a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	68db      	ldr	r3, [r3, #12]
 8009a50:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	68da      	ldr	r2, [r3, #12]
 8009a5c:	697b      	ldr	r3, [r7, #20]
 8009a5e:	029b      	lsls	r3, r3, #10
 8009a60:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009a64:	431a      	orrs	r2, r3
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009a6a:	2300      	movs	r3, #0
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	371c      	adds	r7, #28
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr
 8009a78:	00d8acbf 	.word	0x00d8acbf
 8009a7c:	00e4e1c0 	.word	0x00e4e1c0
 8009a80:	00f42400 	.word	0x00f42400
 8009a84:	01067380 	.word	0x01067380
 8009a88:	011a499f 	.word	0x011a499f
 8009a8c:	01312cff 	.word	0x01312cff
 8009a90:	014ca43f 	.word	0x014ca43f
 8009a94:	016e3600 	.word	0x016e3600
 8009a98:	01a6ab1f 	.word	0x01a6ab1f
 8009a9c:	01e84800 	.word	0x01e84800

08009aa0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b083      	sub	sp, #12
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	689b      	ldr	r3, [r3, #8]
 8009aac:	f043 0201 	orr.w	r2, r3, #1
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ab4:	2300      	movs	r3, #0
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	370c      	adds	r7, #12
 8009aba:	46bd      	mov	sp, r7
 8009abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac0:	4770      	bx	lr

08009ac2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009ac2:	b480      	push	{r7}
 8009ac4:	b083      	sub	sp, #12
 8009ac6:	af00      	add	r7, sp, #0
 8009ac8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	689b      	ldr	r3, [r3, #8]
 8009ace:	f023 0201 	bic.w	r2, r3, #1
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ad6:	2300      	movs	r3, #0
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	370c      	adds	r7, #12
 8009adc:	46bd      	mov	sp, r7
 8009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae2:	4770      	bx	lr

08009ae4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b084      	sub	sp, #16
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
 8009aec:	460b      	mov	r3, r1
 8009aee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009af0:	2300      	movs	r3, #0
 8009af2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	68db      	ldr	r3, [r3, #12]
 8009af8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009b00:	78fb      	ldrb	r3, [r7, #3]
 8009b02:	2b01      	cmp	r3, #1
 8009b04:	d115      	bne.n	8009b32 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	68db      	ldr	r3, [r3, #12]
 8009b0a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009b12:	200a      	movs	r0, #10
 8009b14:	f7f9 fcd6 	bl	80034c4 <HAL_Delay>
      ms += 10U;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	330a      	adds	r3, #10
 8009b1c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f001 f93f 	bl	800ada2 <USB_GetMode>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b01      	cmp	r3, #1
 8009b28:	d01e      	beq.n	8009b68 <USB_SetCurrentMode+0x84>
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2bc7      	cmp	r3, #199	@ 0xc7
 8009b2e:	d9f0      	bls.n	8009b12 <USB_SetCurrentMode+0x2e>
 8009b30:	e01a      	b.n	8009b68 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009b32:	78fb      	ldrb	r3, [r7, #3]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d115      	bne.n	8009b64 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	68db      	ldr	r3, [r3, #12]
 8009b3c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009b44:	200a      	movs	r0, #10
 8009b46:	f7f9 fcbd 	bl	80034c4 <HAL_Delay>
      ms += 10U;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	330a      	adds	r3, #10
 8009b4e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009b50:	6878      	ldr	r0, [r7, #4]
 8009b52:	f001 f926 	bl	800ada2 <USB_GetMode>
 8009b56:	4603      	mov	r3, r0
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d005      	beq.n	8009b68 <USB_SetCurrentMode+0x84>
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2bc7      	cmp	r3, #199	@ 0xc7
 8009b60:	d9f0      	bls.n	8009b44 <USB_SetCurrentMode+0x60>
 8009b62:	e001      	b.n	8009b68 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009b64:	2301      	movs	r3, #1
 8009b66:	e005      	b.n	8009b74 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2bc8      	cmp	r3, #200	@ 0xc8
 8009b6c:	d101      	bne.n	8009b72 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e000      	b.n	8009b74 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009b72:	2300      	movs	r3, #0
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3710      	adds	r7, #16
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}

08009b7c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009b7c:	b084      	sub	sp, #16
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b086      	sub	sp, #24
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	6078      	str	r0, [r7, #4]
 8009b86:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009b8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009b96:	2300      	movs	r3, #0
 8009b98:	613b      	str	r3, [r7, #16]
 8009b9a:	e009      	b.n	8009bb0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009b9c:	687a      	ldr	r2, [r7, #4]
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	3340      	adds	r3, #64	@ 0x40
 8009ba2:	009b      	lsls	r3, r3, #2
 8009ba4:	4413      	add	r3, r2
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009baa:	693b      	ldr	r3, [r7, #16]
 8009bac:	3301      	adds	r3, #1
 8009bae:	613b      	str	r3, [r7, #16]
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	2b0e      	cmp	r3, #14
 8009bb4:	d9f2      	bls.n	8009b9c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009bb6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d11c      	bne.n	8009bf8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bc4:	685b      	ldr	r3, [r3, #4]
 8009bc6:	68fa      	ldr	r2, [r7, #12]
 8009bc8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009bcc:	f043 0302 	orr.w	r3, r3, #2
 8009bd0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bd6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009be2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bee:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	639a      	str	r2, [r3, #56]	@ 0x38
 8009bf6:	e00b      	b.n	8009c10 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bfc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c08:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009c16:	461a      	mov	r2, r3
 8009c18:	2300      	movs	r3, #0
 8009c1a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009c1c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d10d      	bne.n	8009c40 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009c24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d104      	bne.n	8009c36 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009c2c:	2100      	movs	r1, #0
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f000 f968 	bl	8009f04 <USB_SetDevSpeed>
 8009c34:	e008      	b.n	8009c48 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009c36:	2101      	movs	r1, #1
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 f963 	bl	8009f04 <USB_SetDevSpeed>
 8009c3e:	e003      	b.n	8009c48 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009c40:	2103      	movs	r1, #3
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f000 f95e 	bl	8009f04 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009c48:	2110      	movs	r1, #16
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f000 f8fa 	bl	8009e44 <USB_FlushTxFifo>
 8009c50:	4603      	mov	r3, r0
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d001      	beq.n	8009c5a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8009c56:	2301      	movs	r3, #1
 8009c58:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 f924 	bl	8009ea8 <USB_FlushRxFifo>
 8009c60:	4603      	mov	r3, r0
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d001      	beq.n	8009c6a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8009c66:	2301      	movs	r3, #1
 8009c68:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c70:	461a      	mov	r2, r3
 8009c72:	2300      	movs	r3, #0
 8009c74:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c7c:	461a      	mov	r2, r3
 8009c7e:	2300      	movs	r3, #0
 8009c80:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c88:	461a      	mov	r2, r3
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009c8e:	2300      	movs	r3, #0
 8009c90:	613b      	str	r3, [r7, #16]
 8009c92:	e043      	b.n	8009d1c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009c94:	693b      	ldr	r3, [r7, #16]
 8009c96:	015a      	lsls	r2, r3, #5
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	4413      	add	r3, r2
 8009c9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009ca6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009caa:	d118      	bne.n	8009cde <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d10a      	bne.n	8009cc8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	015a      	lsls	r2, r3, #5
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	4413      	add	r3, r2
 8009cba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cbe:	461a      	mov	r2, r3
 8009cc0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009cc4:	6013      	str	r3, [r2, #0]
 8009cc6:	e013      	b.n	8009cf0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	015a      	lsls	r2, r3, #5
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	4413      	add	r3, r2
 8009cd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009cda:	6013      	str	r3, [r2, #0]
 8009cdc:	e008      	b.n	8009cf0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	015a      	lsls	r2, r3, #5
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	4413      	add	r3, r2
 8009ce6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cea:	461a      	mov	r2, r3
 8009cec:	2300      	movs	r3, #0
 8009cee:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009cf0:	693b      	ldr	r3, [r7, #16]
 8009cf2:	015a      	lsls	r2, r3, #5
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	4413      	add	r3, r2
 8009cf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cfc:	461a      	mov	r2, r3
 8009cfe:	2300      	movs	r3, #0
 8009d00:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009d02:	693b      	ldr	r3, [r7, #16]
 8009d04:	015a      	lsls	r2, r3, #5
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	4413      	add	r3, r2
 8009d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d0e:	461a      	mov	r2, r3
 8009d10:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009d14:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	3301      	adds	r3, #1
 8009d1a:	613b      	str	r3, [r7, #16]
 8009d1c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009d20:	461a      	mov	r2, r3
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d3b5      	bcc.n	8009c94 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009d28:	2300      	movs	r3, #0
 8009d2a:	613b      	str	r3, [r7, #16]
 8009d2c:	e043      	b.n	8009db6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	015a      	lsls	r2, r3, #5
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	4413      	add	r3, r2
 8009d36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009d40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d44:	d118      	bne.n	8009d78 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d10a      	bne.n	8009d62 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	015a      	lsls	r2, r3, #5
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	4413      	add	r3, r2
 8009d54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d58:	461a      	mov	r2, r3
 8009d5a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009d5e:	6013      	str	r3, [r2, #0]
 8009d60:	e013      	b.n	8009d8a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	015a      	lsls	r2, r3, #5
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	4413      	add	r3, r2
 8009d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d6e:	461a      	mov	r2, r3
 8009d70:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009d74:	6013      	str	r3, [r2, #0]
 8009d76:	e008      	b.n	8009d8a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	015a      	lsls	r2, r3, #5
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	4413      	add	r3, r2
 8009d80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d84:	461a      	mov	r2, r3
 8009d86:	2300      	movs	r3, #0
 8009d88:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	015a      	lsls	r2, r3, #5
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	4413      	add	r3, r2
 8009d92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d96:	461a      	mov	r2, r3
 8009d98:	2300      	movs	r3, #0
 8009d9a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009d9c:	693b      	ldr	r3, [r7, #16]
 8009d9e:	015a      	lsls	r2, r3, #5
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	4413      	add	r3, r2
 8009da4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009da8:	461a      	mov	r2, r3
 8009daa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009dae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	3301      	adds	r3, #1
 8009db4:	613b      	str	r3, [r7, #16]
 8009db6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009dba:	461a      	mov	r2, r3
 8009dbc:	693b      	ldr	r3, [r7, #16]
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d3b5      	bcc.n	8009d2e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dc8:	691b      	ldr	r3, [r3, #16]
 8009dca:	68fa      	ldr	r2, [r7, #12]
 8009dcc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009dd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009dd4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009de2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009de4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d105      	bne.n	8009df8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	699b      	ldr	r3, [r3, #24]
 8009df0:	f043 0210 	orr.w	r2, r3, #16
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	699a      	ldr	r2, [r3, #24]
 8009dfc:	4b10      	ldr	r3, [pc, #64]	@ (8009e40 <USB_DevInit+0x2c4>)
 8009dfe:	4313      	orrs	r3, r2
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009e04:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d005      	beq.n	8009e18 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	699b      	ldr	r3, [r3, #24]
 8009e10:	f043 0208 	orr.w	r2, r3, #8
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009e18:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d107      	bne.n	8009e30 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	699b      	ldr	r3, [r3, #24]
 8009e24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009e28:	f043 0304 	orr.w	r3, r3, #4
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009e30:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3718      	adds	r7, #24
 8009e36:	46bd      	mov	sp, r7
 8009e38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009e3c:	b004      	add	sp, #16
 8009e3e:	4770      	bx	lr
 8009e40:	803c3800 	.word	0x803c3800

08009e44 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b085      	sub	sp, #20
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
 8009e4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	3301      	adds	r3, #1
 8009e56:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009e5e:	d901      	bls.n	8009e64 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009e60:	2303      	movs	r3, #3
 8009e62:	e01b      	b.n	8009e9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	691b      	ldr	r3, [r3, #16]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	daf2      	bge.n	8009e52 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	019b      	lsls	r3, r3, #6
 8009e74:	f043 0220 	orr.w	r2, r3, #32
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	3301      	adds	r3, #1
 8009e80:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009e88:	d901      	bls.n	8009e8e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009e8a:	2303      	movs	r3, #3
 8009e8c:	e006      	b.n	8009e9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	691b      	ldr	r3, [r3, #16]
 8009e92:	f003 0320 	and.w	r3, r3, #32
 8009e96:	2b20      	cmp	r3, #32
 8009e98:	d0f0      	beq.n	8009e7c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009e9a:	2300      	movs	r3, #0
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3714      	adds	r7, #20
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea6:	4770      	bx	lr

08009ea8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b085      	sub	sp, #20
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ec0:	d901      	bls.n	8009ec6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009ec2:	2303      	movs	r3, #3
 8009ec4:	e018      	b.n	8009ef8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	691b      	ldr	r3, [r3, #16]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	daf2      	bge.n	8009eb4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2210      	movs	r2, #16
 8009ed6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	3301      	adds	r3, #1
 8009edc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ee4:	d901      	bls.n	8009eea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009ee6:	2303      	movs	r3, #3
 8009ee8:	e006      	b.n	8009ef8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	691b      	ldr	r3, [r3, #16]
 8009eee:	f003 0310 	and.w	r3, r3, #16
 8009ef2:	2b10      	cmp	r3, #16
 8009ef4:	d0f0      	beq.n	8009ed8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009ef6:	2300      	movs	r3, #0
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	3714      	adds	r7, #20
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr

08009f04 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b085      	sub	sp, #20
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	460b      	mov	r3, r1
 8009f0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	78fb      	ldrb	r3, [r7, #3]
 8009f1e:	68f9      	ldr	r1, [r7, #12]
 8009f20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009f24:	4313      	orrs	r3, r2
 8009f26:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009f28:	2300      	movs	r3, #0
}
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	3714      	adds	r7, #20
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f34:	4770      	bx	lr

08009f36 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8009f36:	b480      	push	{r7}
 8009f38:	b087      	sub	sp, #28
 8009f3a:	af00      	add	r7, sp, #0
 8009f3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f48:	689b      	ldr	r3, [r3, #8]
 8009f4a:	f003 0306 	and.w	r3, r3, #6
 8009f4e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d102      	bne.n	8009f5c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009f56:	2300      	movs	r3, #0
 8009f58:	75fb      	strb	r3, [r7, #23]
 8009f5a:	e00a      	b.n	8009f72 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2b02      	cmp	r3, #2
 8009f60:	d002      	beq.n	8009f68 <USB_GetDevSpeed+0x32>
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	2b06      	cmp	r3, #6
 8009f66:	d102      	bne.n	8009f6e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009f68:	2302      	movs	r3, #2
 8009f6a:	75fb      	strb	r3, [r7, #23]
 8009f6c:	e001      	b.n	8009f72 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009f6e:	230f      	movs	r3, #15
 8009f70:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009f72:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f74:	4618      	mov	r0, r3
 8009f76:	371c      	adds	r7, #28
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7e:	4770      	bx	lr

08009f80 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009f80:	b480      	push	{r7}
 8009f82:	b085      	sub	sp, #20
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
 8009f88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	781b      	ldrb	r3, [r3, #0]
 8009f92:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	785b      	ldrb	r3, [r3, #1]
 8009f98:	2b01      	cmp	r3, #1
 8009f9a:	d13a      	bne.n	800a012 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fa2:	69da      	ldr	r2, [r3, #28]
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	781b      	ldrb	r3, [r3, #0]
 8009fa8:	f003 030f 	and.w	r3, r3, #15
 8009fac:	2101      	movs	r1, #1
 8009fae:	fa01 f303 	lsl.w	r3, r1, r3
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	68f9      	ldr	r1, [r7, #12]
 8009fb6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	015a      	lsls	r2, r3, #5
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	4413      	add	r3, r2
 8009fc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d155      	bne.n	800a080 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	015a      	lsls	r2, r3, #5
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	4413      	add	r3, r2
 8009fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fe0:	681a      	ldr	r2, [r3, #0]
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	689b      	ldr	r3, [r3, #8]
 8009fe6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	791b      	ldrb	r3, [r3, #4]
 8009fee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009ff0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	059b      	lsls	r3, r3, #22
 8009ff6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009ff8:	4313      	orrs	r3, r2
 8009ffa:	68ba      	ldr	r2, [r7, #8]
 8009ffc:	0151      	lsls	r1, r2, #5
 8009ffe:	68fa      	ldr	r2, [r7, #12]
 800a000:	440a      	add	r2, r1
 800a002:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a00a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a00e:	6013      	str	r3, [r2, #0]
 800a010:	e036      	b.n	800a080 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a018:	69da      	ldr	r2, [r3, #28]
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	781b      	ldrb	r3, [r3, #0]
 800a01e:	f003 030f 	and.w	r3, r3, #15
 800a022:	2101      	movs	r1, #1
 800a024:	fa01 f303 	lsl.w	r3, r1, r3
 800a028:	041b      	lsls	r3, r3, #16
 800a02a:	68f9      	ldr	r1, [r7, #12]
 800a02c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a030:	4313      	orrs	r3, r2
 800a032:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	015a      	lsls	r2, r3, #5
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	4413      	add	r3, r2
 800a03c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a046:	2b00      	cmp	r3, #0
 800a048:	d11a      	bne.n	800a080 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	015a      	lsls	r2, r3, #5
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	4413      	add	r3, r2
 800a052:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a056:	681a      	ldr	r2, [r3, #0]
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	689b      	ldr	r3, [r3, #8]
 800a05c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	791b      	ldrb	r3, [r3, #4]
 800a064:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a066:	430b      	orrs	r3, r1
 800a068:	4313      	orrs	r3, r2
 800a06a:	68ba      	ldr	r2, [r7, #8]
 800a06c:	0151      	lsls	r1, r2, #5
 800a06e:	68fa      	ldr	r2, [r7, #12]
 800a070:	440a      	add	r2, r1
 800a072:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a076:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a07a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a07e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a080:	2300      	movs	r3, #0
}
 800a082:	4618      	mov	r0, r3
 800a084:	3714      	adds	r7, #20
 800a086:	46bd      	mov	sp, r7
 800a088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08c:	4770      	bx	lr
	...

0800a090 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a090:	b480      	push	{r7}
 800a092:	b085      	sub	sp, #20
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	781b      	ldrb	r3, [r3, #0]
 800a0a2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	785b      	ldrb	r3, [r3, #1]
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	d161      	bne.n	800a170 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	015a      	lsls	r2, r3, #5
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	4413      	add	r3, r2
 800a0b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a0be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0c2:	d11f      	bne.n	800a104 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	015a      	lsls	r2, r3, #5
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	4413      	add	r3, r2
 800a0cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	68ba      	ldr	r2, [r7, #8]
 800a0d4:	0151      	lsls	r1, r2, #5
 800a0d6:	68fa      	ldr	r2, [r7, #12]
 800a0d8:	440a      	add	r2, r1
 800a0da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0de:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a0e2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	015a      	lsls	r2, r3, #5
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	4413      	add	r3, r2
 800a0ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	68ba      	ldr	r2, [r7, #8]
 800a0f4:	0151      	lsls	r1, r2, #5
 800a0f6:	68fa      	ldr	r2, [r7, #12]
 800a0f8:	440a      	add	r2, r1
 800a0fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a102:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a10a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	781b      	ldrb	r3, [r3, #0]
 800a110:	f003 030f 	and.w	r3, r3, #15
 800a114:	2101      	movs	r1, #1
 800a116:	fa01 f303 	lsl.w	r3, r1, r3
 800a11a:	b29b      	uxth	r3, r3
 800a11c:	43db      	mvns	r3, r3
 800a11e:	68f9      	ldr	r1, [r7, #12]
 800a120:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a124:	4013      	ands	r3, r2
 800a126:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a12e:	69da      	ldr	r2, [r3, #28]
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	781b      	ldrb	r3, [r3, #0]
 800a134:	f003 030f 	and.w	r3, r3, #15
 800a138:	2101      	movs	r1, #1
 800a13a:	fa01 f303 	lsl.w	r3, r1, r3
 800a13e:	b29b      	uxth	r3, r3
 800a140:	43db      	mvns	r3, r3
 800a142:	68f9      	ldr	r1, [r7, #12]
 800a144:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a148:	4013      	ands	r3, r2
 800a14a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	015a      	lsls	r2, r3, #5
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	4413      	add	r3, r2
 800a154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a158:	681a      	ldr	r2, [r3, #0]
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	0159      	lsls	r1, r3, #5
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	440b      	add	r3, r1
 800a162:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a166:	4619      	mov	r1, r3
 800a168:	4b35      	ldr	r3, [pc, #212]	@ (800a240 <USB_DeactivateEndpoint+0x1b0>)
 800a16a:	4013      	ands	r3, r2
 800a16c:	600b      	str	r3, [r1, #0]
 800a16e:	e060      	b.n	800a232 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	015a      	lsls	r2, r3, #5
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	4413      	add	r3, r2
 800a178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a182:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a186:	d11f      	bne.n	800a1c8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	015a      	lsls	r2, r3, #5
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	4413      	add	r3, r2
 800a190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	68ba      	ldr	r2, [r7, #8]
 800a198:	0151      	lsls	r1, r2, #5
 800a19a:	68fa      	ldr	r2, [r7, #12]
 800a19c:	440a      	add	r2, r1
 800a19e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1a2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a1a6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	015a      	lsls	r2, r3, #5
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	4413      	add	r3, r2
 800a1b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	68ba      	ldr	r2, [r7, #8]
 800a1b8:	0151      	lsls	r1, r2, #5
 800a1ba:	68fa      	ldr	r2, [r7, #12]
 800a1bc:	440a      	add	r2, r1
 800a1be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a1c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	781b      	ldrb	r3, [r3, #0]
 800a1d4:	f003 030f 	and.w	r3, r3, #15
 800a1d8:	2101      	movs	r1, #1
 800a1da:	fa01 f303 	lsl.w	r3, r1, r3
 800a1de:	041b      	lsls	r3, r3, #16
 800a1e0:	43db      	mvns	r3, r3
 800a1e2:	68f9      	ldr	r1, [r7, #12]
 800a1e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a1e8:	4013      	ands	r3, r2
 800a1ea:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1f2:	69da      	ldr	r2, [r3, #28]
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	781b      	ldrb	r3, [r3, #0]
 800a1f8:	f003 030f 	and.w	r3, r3, #15
 800a1fc:	2101      	movs	r1, #1
 800a1fe:	fa01 f303 	lsl.w	r3, r1, r3
 800a202:	041b      	lsls	r3, r3, #16
 800a204:	43db      	mvns	r3, r3
 800a206:	68f9      	ldr	r1, [r7, #12]
 800a208:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a20c:	4013      	ands	r3, r2
 800a20e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	015a      	lsls	r2, r3, #5
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	4413      	add	r3, r2
 800a218:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a21c:	681a      	ldr	r2, [r3, #0]
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	0159      	lsls	r1, r3, #5
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	440b      	add	r3, r1
 800a226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a22a:	4619      	mov	r1, r3
 800a22c:	4b05      	ldr	r3, [pc, #20]	@ (800a244 <USB_DeactivateEndpoint+0x1b4>)
 800a22e:	4013      	ands	r3, r2
 800a230:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a232:	2300      	movs	r3, #0
}
 800a234:	4618      	mov	r0, r3
 800a236:	3714      	adds	r7, #20
 800a238:	46bd      	mov	sp, r7
 800a23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23e:	4770      	bx	lr
 800a240:	ec337800 	.word	0xec337800
 800a244:	eff37800 	.word	0xeff37800

0800a248 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b08a      	sub	sp, #40	@ 0x28
 800a24c:	af02      	add	r7, sp, #8
 800a24e:	60f8      	str	r0, [r7, #12]
 800a250:	60b9      	str	r1, [r7, #8]
 800a252:	4613      	mov	r3, r2
 800a254:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	785b      	ldrb	r3, [r3, #1]
 800a264:	2b01      	cmp	r3, #1
 800a266:	f040 817f 	bne.w	800a568 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	691b      	ldr	r3, [r3, #16]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d132      	bne.n	800a2d8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a272:	69bb      	ldr	r3, [r7, #24]
 800a274:	015a      	lsls	r2, r3, #5
 800a276:	69fb      	ldr	r3, [r7, #28]
 800a278:	4413      	add	r3, r2
 800a27a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a27e:	691b      	ldr	r3, [r3, #16]
 800a280:	69ba      	ldr	r2, [r7, #24]
 800a282:	0151      	lsls	r1, r2, #5
 800a284:	69fa      	ldr	r2, [r7, #28]
 800a286:	440a      	add	r2, r1
 800a288:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a28c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a290:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a294:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a296:	69bb      	ldr	r3, [r7, #24]
 800a298:	015a      	lsls	r2, r3, #5
 800a29a:	69fb      	ldr	r3, [r7, #28]
 800a29c:	4413      	add	r3, r2
 800a29e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2a2:	691b      	ldr	r3, [r3, #16]
 800a2a4:	69ba      	ldr	r2, [r7, #24]
 800a2a6:	0151      	lsls	r1, r2, #5
 800a2a8:	69fa      	ldr	r2, [r7, #28]
 800a2aa:	440a      	add	r2, r1
 800a2ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a2b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a2b6:	69bb      	ldr	r3, [r7, #24]
 800a2b8:	015a      	lsls	r2, r3, #5
 800a2ba:	69fb      	ldr	r3, [r7, #28]
 800a2bc:	4413      	add	r3, r2
 800a2be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2c2:	691b      	ldr	r3, [r3, #16]
 800a2c4:	69ba      	ldr	r2, [r7, #24]
 800a2c6:	0151      	lsls	r1, r2, #5
 800a2c8:	69fa      	ldr	r2, [r7, #28]
 800a2ca:	440a      	add	r2, r1
 800a2cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2d0:	0cdb      	lsrs	r3, r3, #19
 800a2d2:	04db      	lsls	r3, r3, #19
 800a2d4:	6113      	str	r3, [r2, #16]
 800a2d6:	e097      	b.n	800a408 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a2d8:	69bb      	ldr	r3, [r7, #24]
 800a2da:	015a      	lsls	r2, r3, #5
 800a2dc:	69fb      	ldr	r3, [r7, #28]
 800a2de:	4413      	add	r3, r2
 800a2e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2e4:	691b      	ldr	r3, [r3, #16]
 800a2e6:	69ba      	ldr	r2, [r7, #24]
 800a2e8:	0151      	lsls	r1, r2, #5
 800a2ea:	69fa      	ldr	r2, [r7, #28]
 800a2ec:	440a      	add	r2, r1
 800a2ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2f2:	0cdb      	lsrs	r3, r3, #19
 800a2f4:	04db      	lsls	r3, r3, #19
 800a2f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a2f8:	69bb      	ldr	r3, [r7, #24]
 800a2fa:	015a      	lsls	r2, r3, #5
 800a2fc:	69fb      	ldr	r3, [r7, #28]
 800a2fe:	4413      	add	r3, r2
 800a300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a304:	691b      	ldr	r3, [r3, #16]
 800a306:	69ba      	ldr	r2, [r7, #24]
 800a308:	0151      	lsls	r1, r2, #5
 800a30a:	69fa      	ldr	r2, [r7, #28]
 800a30c:	440a      	add	r2, r1
 800a30e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a312:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a316:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a31a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800a31c:	69bb      	ldr	r3, [r7, #24]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d11a      	bne.n	800a358 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	691a      	ldr	r2, [r3, #16]
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	689b      	ldr	r3, [r3, #8]
 800a32a:	429a      	cmp	r2, r3
 800a32c:	d903      	bls.n	800a336 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	689a      	ldr	r2, [r3, #8]
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a336:	69bb      	ldr	r3, [r7, #24]
 800a338:	015a      	lsls	r2, r3, #5
 800a33a:	69fb      	ldr	r3, [r7, #28]
 800a33c:	4413      	add	r3, r2
 800a33e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a342:	691b      	ldr	r3, [r3, #16]
 800a344:	69ba      	ldr	r2, [r7, #24]
 800a346:	0151      	lsls	r1, r2, #5
 800a348:	69fa      	ldr	r2, [r7, #28]
 800a34a:	440a      	add	r2, r1
 800a34c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a350:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a354:	6113      	str	r3, [r2, #16]
 800a356:	e044      	b.n	800a3e2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	691a      	ldr	r2, [r3, #16]
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	4413      	add	r3, r2
 800a362:	1e5a      	subs	r2, r3, #1
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	fbb2 f3f3 	udiv	r3, r2, r3
 800a36c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800a36e:	69bb      	ldr	r3, [r7, #24]
 800a370:	015a      	lsls	r2, r3, #5
 800a372:	69fb      	ldr	r3, [r7, #28]
 800a374:	4413      	add	r3, r2
 800a376:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a37a:	691a      	ldr	r2, [r3, #16]
 800a37c:	8afb      	ldrh	r3, [r7, #22]
 800a37e:	04d9      	lsls	r1, r3, #19
 800a380:	4ba4      	ldr	r3, [pc, #656]	@ (800a614 <USB_EPStartXfer+0x3cc>)
 800a382:	400b      	ands	r3, r1
 800a384:	69b9      	ldr	r1, [r7, #24]
 800a386:	0148      	lsls	r0, r1, #5
 800a388:	69f9      	ldr	r1, [r7, #28]
 800a38a:	4401      	add	r1, r0
 800a38c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a390:	4313      	orrs	r3, r2
 800a392:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	791b      	ldrb	r3, [r3, #4]
 800a398:	2b01      	cmp	r3, #1
 800a39a:	d122      	bne.n	800a3e2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a39c:	69bb      	ldr	r3, [r7, #24]
 800a39e:	015a      	lsls	r2, r3, #5
 800a3a0:	69fb      	ldr	r3, [r7, #28]
 800a3a2:	4413      	add	r3, r2
 800a3a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3a8:	691b      	ldr	r3, [r3, #16]
 800a3aa:	69ba      	ldr	r2, [r7, #24]
 800a3ac:	0151      	lsls	r1, r2, #5
 800a3ae:	69fa      	ldr	r2, [r7, #28]
 800a3b0:	440a      	add	r2, r1
 800a3b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3b6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a3ba:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800a3bc:	69bb      	ldr	r3, [r7, #24]
 800a3be:	015a      	lsls	r2, r3, #5
 800a3c0:	69fb      	ldr	r3, [r7, #28]
 800a3c2:	4413      	add	r3, r2
 800a3c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3c8:	691a      	ldr	r2, [r3, #16]
 800a3ca:	8afb      	ldrh	r3, [r7, #22]
 800a3cc:	075b      	lsls	r3, r3, #29
 800a3ce:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800a3d2:	69b9      	ldr	r1, [r7, #24]
 800a3d4:	0148      	lsls	r0, r1, #5
 800a3d6:	69f9      	ldr	r1, [r7, #28]
 800a3d8:	4401      	add	r1, r0
 800a3da:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a3e2:	69bb      	ldr	r3, [r7, #24]
 800a3e4:	015a      	lsls	r2, r3, #5
 800a3e6:	69fb      	ldr	r3, [r7, #28]
 800a3e8:	4413      	add	r3, r2
 800a3ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3ee:	691a      	ldr	r2, [r3, #16]
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	691b      	ldr	r3, [r3, #16]
 800a3f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a3f8:	69b9      	ldr	r1, [r7, #24]
 800a3fa:	0148      	lsls	r0, r1, #5
 800a3fc:	69f9      	ldr	r1, [r7, #28]
 800a3fe:	4401      	add	r1, r0
 800a400:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a404:	4313      	orrs	r3, r2
 800a406:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a408:	79fb      	ldrb	r3, [r7, #7]
 800a40a:	2b01      	cmp	r3, #1
 800a40c:	d14b      	bne.n	800a4a6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	69db      	ldr	r3, [r3, #28]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d009      	beq.n	800a42a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a416:	69bb      	ldr	r3, [r7, #24]
 800a418:	015a      	lsls	r2, r3, #5
 800a41a:	69fb      	ldr	r3, [r7, #28]
 800a41c:	4413      	add	r3, r2
 800a41e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a422:	461a      	mov	r2, r3
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	69db      	ldr	r3, [r3, #28]
 800a428:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	791b      	ldrb	r3, [r3, #4]
 800a42e:	2b01      	cmp	r3, #1
 800a430:	d128      	bne.n	800a484 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a432:	69fb      	ldr	r3, [r7, #28]
 800a434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a438:	689b      	ldr	r3, [r3, #8]
 800a43a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d110      	bne.n	800a464 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a442:	69bb      	ldr	r3, [r7, #24]
 800a444:	015a      	lsls	r2, r3, #5
 800a446:	69fb      	ldr	r3, [r7, #28]
 800a448:	4413      	add	r3, r2
 800a44a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	69ba      	ldr	r2, [r7, #24]
 800a452:	0151      	lsls	r1, r2, #5
 800a454:	69fa      	ldr	r2, [r7, #28]
 800a456:	440a      	add	r2, r1
 800a458:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a45c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a460:	6013      	str	r3, [r2, #0]
 800a462:	e00f      	b.n	800a484 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a464:	69bb      	ldr	r3, [r7, #24]
 800a466:	015a      	lsls	r2, r3, #5
 800a468:	69fb      	ldr	r3, [r7, #28]
 800a46a:	4413      	add	r3, r2
 800a46c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	69ba      	ldr	r2, [r7, #24]
 800a474:	0151      	lsls	r1, r2, #5
 800a476:	69fa      	ldr	r2, [r7, #28]
 800a478:	440a      	add	r2, r1
 800a47a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a47e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a482:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a484:	69bb      	ldr	r3, [r7, #24]
 800a486:	015a      	lsls	r2, r3, #5
 800a488:	69fb      	ldr	r3, [r7, #28]
 800a48a:	4413      	add	r3, r2
 800a48c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	69ba      	ldr	r2, [r7, #24]
 800a494:	0151      	lsls	r1, r2, #5
 800a496:	69fa      	ldr	r2, [r7, #28]
 800a498:	440a      	add	r2, r1
 800a49a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a49e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a4a2:	6013      	str	r3, [r2, #0]
 800a4a4:	e166      	b.n	800a774 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a4a6:	69bb      	ldr	r3, [r7, #24]
 800a4a8:	015a      	lsls	r2, r3, #5
 800a4aa:	69fb      	ldr	r3, [r7, #28]
 800a4ac:	4413      	add	r3, r2
 800a4ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	69ba      	ldr	r2, [r7, #24]
 800a4b6:	0151      	lsls	r1, r2, #5
 800a4b8:	69fa      	ldr	r2, [r7, #28]
 800a4ba:	440a      	add	r2, r1
 800a4bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4c0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a4c4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	791b      	ldrb	r3, [r3, #4]
 800a4ca:	2b01      	cmp	r3, #1
 800a4cc:	d015      	beq.n	800a4fa <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	691b      	ldr	r3, [r3, #16]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	f000 814e 	beq.w	800a774 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a4d8:	69fb      	ldr	r3, [r7, #28]
 800a4da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a4e0:	68bb      	ldr	r3, [r7, #8]
 800a4e2:	781b      	ldrb	r3, [r3, #0]
 800a4e4:	f003 030f 	and.w	r3, r3, #15
 800a4e8:	2101      	movs	r1, #1
 800a4ea:	fa01 f303 	lsl.w	r3, r1, r3
 800a4ee:	69f9      	ldr	r1, [r7, #28]
 800a4f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a4f4:	4313      	orrs	r3, r2
 800a4f6:	634b      	str	r3, [r1, #52]	@ 0x34
 800a4f8:	e13c      	b.n	800a774 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a4fa:	69fb      	ldr	r3, [r7, #28]
 800a4fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a500:	689b      	ldr	r3, [r3, #8]
 800a502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a506:	2b00      	cmp	r3, #0
 800a508:	d110      	bne.n	800a52c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a50a:	69bb      	ldr	r3, [r7, #24]
 800a50c:	015a      	lsls	r2, r3, #5
 800a50e:	69fb      	ldr	r3, [r7, #28]
 800a510:	4413      	add	r3, r2
 800a512:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	69ba      	ldr	r2, [r7, #24]
 800a51a:	0151      	lsls	r1, r2, #5
 800a51c:	69fa      	ldr	r2, [r7, #28]
 800a51e:	440a      	add	r2, r1
 800a520:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a524:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a528:	6013      	str	r3, [r2, #0]
 800a52a:	e00f      	b.n	800a54c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a52c:	69bb      	ldr	r3, [r7, #24]
 800a52e:	015a      	lsls	r2, r3, #5
 800a530:	69fb      	ldr	r3, [r7, #28]
 800a532:	4413      	add	r3, r2
 800a534:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	69ba      	ldr	r2, [r7, #24]
 800a53c:	0151      	lsls	r1, r2, #5
 800a53e:	69fa      	ldr	r2, [r7, #28]
 800a540:	440a      	add	r2, r1
 800a542:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a546:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a54a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	68d9      	ldr	r1, [r3, #12]
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	781a      	ldrb	r2, [r3, #0]
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	691b      	ldr	r3, [r3, #16]
 800a558:	b298      	uxth	r0, r3
 800a55a:	79fb      	ldrb	r3, [r7, #7]
 800a55c:	9300      	str	r3, [sp, #0]
 800a55e:	4603      	mov	r3, r0
 800a560:	68f8      	ldr	r0, [r7, #12]
 800a562:	f000 f9b9 	bl	800a8d8 <USB_WritePacket>
 800a566:	e105      	b.n	800a774 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a568:	69bb      	ldr	r3, [r7, #24]
 800a56a:	015a      	lsls	r2, r3, #5
 800a56c:	69fb      	ldr	r3, [r7, #28]
 800a56e:	4413      	add	r3, r2
 800a570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a574:	691b      	ldr	r3, [r3, #16]
 800a576:	69ba      	ldr	r2, [r7, #24]
 800a578:	0151      	lsls	r1, r2, #5
 800a57a:	69fa      	ldr	r2, [r7, #28]
 800a57c:	440a      	add	r2, r1
 800a57e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a582:	0cdb      	lsrs	r3, r3, #19
 800a584:	04db      	lsls	r3, r3, #19
 800a586:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a588:	69bb      	ldr	r3, [r7, #24]
 800a58a:	015a      	lsls	r2, r3, #5
 800a58c:	69fb      	ldr	r3, [r7, #28]
 800a58e:	4413      	add	r3, r2
 800a590:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a594:	691b      	ldr	r3, [r3, #16]
 800a596:	69ba      	ldr	r2, [r7, #24]
 800a598:	0151      	lsls	r1, r2, #5
 800a59a:	69fa      	ldr	r2, [r7, #28]
 800a59c:	440a      	add	r2, r1
 800a59e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5a2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a5a6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a5aa:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a5ac:	69bb      	ldr	r3, [r7, #24]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d132      	bne.n	800a618 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	691b      	ldr	r3, [r3, #16]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d003      	beq.n	800a5c2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800a5ba:	68bb      	ldr	r3, [r7, #8]
 800a5bc:	689a      	ldr	r2, [r3, #8]
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	689a      	ldr	r2, [r3, #8]
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a5ca:	69bb      	ldr	r3, [r7, #24]
 800a5cc:	015a      	lsls	r2, r3, #5
 800a5ce:	69fb      	ldr	r3, [r7, #28]
 800a5d0:	4413      	add	r3, r2
 800a5d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5d6:	691a      	ldr	r2, [r3, #16]
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	6a1b      	ldr	r3, [r3, #32]
 800a5dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a5e0:	69b9      	ldr	r1, [r7, #24]
 800a5e2:	0148      	lsls	r0, r1, #5
 800a5e4:	69f9      	ldr	r1, [r7, #28]
 800a5e6:	4401      	add	r1, r0
 800a5e8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a5ec:	4313      	orrs	r3, r2
 800a5ee:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a5f0:	69bb      	ldr	r3, [r7, #24]
 800a5f2:	015a      	lsls	r2, r3, #5
 800a5f4:	69fb      	ldr	r3, [r7, #28]
 800a5f6:	4413      	add	r3, r2
 800a5f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5fc:	691b      	ldr	r3, [r3, #16]
 800a5fe:	69ba      	ldr	r2, [r7, #24]
 800a600:	0151      	lsls	r1, r2, #5
 800a602:	69fa      	ldr	r2, [r7, #28]
 800a604:	440a      	add	r2, r1
 800a606:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a60a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a60e:	6113      	str	r3, [r2, #16]
 800a610:	e062      	b.n	800a6d8 <USB_EPStartXfer+0x490>
 800a612:	bf00      	nop
 800a614:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	691b      	ldr	r3, [r3, #16]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d123      	bne.n	800a668 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a620:	69bb      	ldr	r3, [r7, #24]
 800a622:	015a      	lsls	r2, r3, #5
 800a624:	69fb      	ldr	r3, [r7, #28]
 800a626:	4413      	add	r3, r2
 800a628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a62c:	691a      	ldr	r2, [r3, #16]
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a636:	69b9      	ldr	r1, [r7, #24]
 800a638:	0148      	lsls	r0, r1, #5
 800a63a:	69f9      	ldr	r1, [r7, #28]
 800a63c:	4401      	add	r1, r0
 800a63e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a642:	4313      	orrs	r3, r2
 800a644:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a646:	69bb      	ldr	r3, [r7, #24]
 800a648:	015a      	lsls	r2, r3, #5
 800a64a:	69fb      	ldr	r3, [r7, #28]
 800a64c:	4413      	add	r3, r2
 800a64e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a652:	691b      	ldr	r3, [r3, #16]
 800a654:	69ba      	ldr	r2, [r7, #24]
 800a656:	0151      	lsls	r1, r2, #5
 800a658:	69fa      	ldr	r2, [r7, #28]
 800a65a:	440a      	add	r2, r1
 800a65c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a660:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a664:	6113      	str	r3, [r2, #16]
 800a666:	e037      	b.n	800a6d8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	691a      	ldr	r2, [r3, #16]
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	689b      	ldr	r3, [r3, #8]
 800a670:	4413      	add	r3, r2
 800a672:	1e5a      	subs	r2, r3, #1
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	689b      	ldr	r3, [r3, #8]
 800a678:	fbb2 f3f3 	udiv	r3, r2, r3
 800a67c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	8afa      	ldrh	r2, [r7, #22]
 800a684:	fb03 f202 	mul.w	r2, r3, r2
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a68c:	69bb      	ldr	r3, [r7, #24]
 800a68e:	015a      	lsls	r2, r3, #5
 800a690:	69fb      	ldr	r3, [r7, #28]
 800a692:	4413      	add	r3, r2
 800a694:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a698:	691a      	ldr	r2, [r3, #16]
 800a69a:	8afb      	ldrh	r3, [r7, #22]
 800a69c:	04d9      	lsls	r1, r3, #19
 800a69e:	4b38      	ldr	r3, [pc, #224]	@ (800a780 <USB_EPStartXfer+0x538>)
 800a6a0:	400b      	ands	r3, r1
 800a6a2:	69b9      	ldr	r1, [r7, #24]
 800a6a4:	0148      	lsls	r0, r1, #5
 800a6a6:	69f9      	ldr	r1, [r7, #28]
 800a6a8:	4401      	add	r1, r0
 800a6aa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a6b2:	69bb      	ldr	r3, [r7, #24]
 800a6b4:	015a      	lsls	r2, r3, #5
 800a6b6:	69fb      	ldr	r3, [r7, #28]
 800a6b8:	4413      	add	r3, r2
 800a6ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6be:	691a      	ldr	r2, [r3, #16]
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	6a1b      	ldr	r3, [r3, #32]
 800a6c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a6c8:	69b9      	ldr	r1, [r7, #24]
 800a6ca:	0148      	lsls	r0, r1, #5
 800a6cc:	69f9      	ldr	r1, [r7, #28]
 800a6ce:	4401      	add	r1, r0
 800a6d0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800a6d8:	79fb      	ldrb	r3, [r7, #7]
 800a6da:	2b01      	cmp	r3, #1
 800a6dc:	d10d      	bne.n	800a6fa <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	68db      	ldr	r3, [r3, #12]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d009      	beq.n	800a6fa <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	68d9      	ldr	r1, [r3, #12]
 800a6ea:	69bb      	ldr	r3, [r7, #24]
 800a6ec:	015a      	lsls	r2, r3, #5
 800a6ee:	69fb      	ldr	r3, [r7, #28]
 800a6f0:	4413      	add	r3, r2
 800a6f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6f6:	460a      	mov	r2, r1
 800a6f8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	791b      	ldrb	r3, [r3, #4]
 800a6fe:	2b01      	cmp	r3, #1
 800a700:	d128      	bne.n	800a754 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a702:	69fb      	ldr	r3, [r7, #28]
 800a704:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a708:	689b      	ldr	r3, [r3, #8]
 800a70a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d110      	bne.n	800a734 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a712:	69bb      	ldr	r3, [r7, #24]
 800a714:	015a      	lsls	r2, r3, #5
 800a716:	69fb      	ldr	r3, [r7, #28]
 800a718:	4413      	add	r3, r2
 800a71a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	69ba      	ldr	r2, [r7, #24]
 800a722:	0151      	lsls	r1, r2, #5
 800a724:	69fa      	ldr	r2, [r7, #28]
 800a726:	440a      	add	r2, r1
 800a728:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a72c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a730:	6013      	str	r3, [r2, #0]
 800a732:	e00f      	b.n	800a754 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a734:	69bb      	ldr	r3, [r7, #24]
 800a736:	015a      	lsls	r2, r3, #5
 800a738:	69fb      	ldr	r3, [r7, #28]
 800a73a:	4413      	add	r3, r2
 800a73c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	69ba      	ldr	r2, [r7, #24]
 800a744:	0151      	lsls	r1, r2, #5
 800a746:	69fa      	ldr	r2, [r7, #28]
 800a748:	440a      	add	r2, r1
 800a74a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a74e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a752:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a754:	69bb      	ldr	r3, [r7, #24]
 800a756:	015a      	lsls	r2, r3, #5
 800a758:	69fb      	ldr	r3, [r7, #28]
 800a75a:	4413      	add	r3, r2
 800a75c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	69ba      	ldr	r2, [r7, #24]
 800a764:	0151      	lsls	r1, r2, #5
 800a766:	69fa      	ldr	r2, [r7, #28]
 800a768:	440a      	add	r2, r1
 800a76a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a76e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a772:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a774:	2300      	movs	r3, #0
}
 800a776:	4618      	mov	r0, r3
 800a778:	3720      	adds	r7, #32
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}
 800a77e:	bf00      	nop
 800a780:	1ff80000 	.word	0x1ff80000

0800a784 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a784:	b480      	push	{r7}
 800a786:	b087      	sub	sp, #28
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
 800a78c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a78e:	2300      	movs	r3, #0
 800a790:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a792:	2300      	movs	r3, #0
 800a794:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	785b      	ldrb	r3, [r3, #1]
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	d14a      	bne.n	800a838 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	781b      	ldrb	r3, [r3, #0]
 800a7a6:	015a      	lsls	r2, r3, #5
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	4413      	add	r3, r2
 800a7ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a7b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a7ba:	f040 8086 	bne.w	800a8ca <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	781b      	ldrb	r3, [r3, #0]
 800a7c2:	015a      	lsls	r2, r3, #5
 800a7c4:	693b      	ldr	r3, [r7, #16]
 800a7c6:	4413      	add	r3, r2
 800a7c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	683a      	ldr	r2, [r7, #0]
 800a7d0:	7812      	ldrb	r2, [r2, #0]
 800a7d2:	0151      	lsls	r1, r2, #5
 800a7d4:	693a      	ldr	r2, [r7, #16]
 800a7d6:	440a      	add	r2, r1
 800a7d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a7e0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	781b      	ldrb	r3, [r3, #0]
 800a7e6:	015a      	lsls	r2, r3, #5
 800a7e8:	693b      	ldr	r3, [r7, #16]
 800a7ea:	4413      	add	r3, r2
 800a7ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	683a      	ldr	r2, [r7, #0]
 800a7f4:	7812      	ldrb	r2, [r2, #0]
 800a7f6:	0151      	lsls	r1, r2, #5
 800a7f8:	693a      	ldr	r2, [r7, #16]
 800a7fa:	440a      	add	r2, r1
 800a7fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a800:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a804:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	3301      	adds	r3, #1
 800a80a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a812:	4293      	cmp	r3, r2
 800a814:	d902      	bls.n	800a81c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a816:	2301      	movs	r3, #1
 800a818:	75fb      	strb	r3, [r7, #23]
          break;
 800a81a:	e056      	b.n	800a8ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	781b      	ldrb	r3, [r3, #0]
 800a820:	015a      	lsls	r2, r3, #5
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	4413      	add	r3, r2
 800a826:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a830:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a834:	d0e7      	beq.n	800a806 <USB_EPStopXfer+0x82>
 800a836:	e048      	b.n	800a8ca <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	781b      	ldrb	r3, [r3, #0]
 800a83c:	015a      	lsls	r2, r3, #5
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	4413      	add	r3, r2
 800a842:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a84c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a850:	d13b      	bne.n	800a8ca <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	015a      	lsls	r2, r3, #5
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	4413      	add	r3, r2
 800a85c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	683a      	ldr	r2, [r7, #0]
 800a864:	7812      	ldrb	r2, [r2, #0]
 800a866:	0151      	lsls	r1, r2, #5
 800a868:	693a      	ldr	r2, [r7, #16]
 800a86a:	440a      	add	r2, r1
 800a86c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a870:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a874:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	781b      	ldrb	r3, [r3, #0]
 800a87a:	015a      	lsls	r2, r3, #5
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	4413      	add	r3, r2
 800a880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	683a      	ldr	r2, [r7, #0]
 800a888:	7812      	ldrb	r2, [r2, #0]
 800a88a:	0151      	lsls	r1, r2, #5
 800a88c:	693a      	ldr	r2, [r7, #16]
 800a88e:	440a      	add	r2, r1
 800a890:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a894:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a898:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	3301      	adds	r3, #1
 800a89e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d902      	bls.n	800a8b0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	75fb      	strb	r3, [r7, #23]
          break;
 800a8ae:	e00c      	b.n	800a8ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	015a      	lsls	r2, r3, #5
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	4413      	add	r3, r2
 800a8ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a8c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a8c8:	d0e7      	beq.n	800a89a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a8ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	371c      	adds	r7, #28
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr

0800a8d8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b089      	sub	sp, #36	@ 0x24
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	60f8      	str	r0, [r7, #12]
 800a8e0:	60b9      	str	r1, [r7, #8]
 800a8e2:	4611      	mov	r1, r2
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	460b      	mov	r3, r1
 800a8e8:	71fb      	strb	r3, [r7, #7]
 800a8ea:	4613      	mov	r3, r2
 800a8ec:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a8f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d123      	bne.n	800a946 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a8fe:	88bb      	ldrh	r3, [r7, #4]
 800a900:	3303      	adds	r3, #3
 800a902:	089b      	lsrs	r3, r3, #2
 800a904:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a906:	2300      	movs	r3, #0
 800a908:	61bb      	str	r3, [r7, #24]
 800a90a:	e018      	b.n	800a93e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a90c:	79fb      	ldrb	r3, [r7, #7]
 800a90e:	031a      	lsls	r2, r3, #12
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	4413      	add	r3, r2
 800a914:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a918:	461a      	mov	r2, r3
 800a91a:	69fb      	ldr	r3, [r7, #28]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a920:	69fb      	ldr	r3, [r7, #28]
 800a922:	3301      	adds	r3, #1
 800a924:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a926:	69fb      	ldr	r3, [r7, #28]
 800a928:	3301      	adds	r3, #1
 800a92a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a92c:	69fb      	ldr	r3, [r7, #28]
 800a92e:	3301      	adds	r3, #1
 800a930:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a932:	69fb      	ldr	r3, [r7, #28]
 800a934:	3301      	adds	r3, #1
 800a936:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a938:	69bb      	ldr	r3, [r7, #24]
 800a93a:	3301      	adds	r3, #1
 800a93c:	61bb      	str	r3, [r7, #24]
 800a93e:	69ba      	ldr	r2, [r7, #24]
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	429a      	cmp	r2, r3
 800a944:	d3e2      	bcc.n	800a90c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a946:	2300      	movs	r3, #0
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3724      	adds	r7, #36	@ 0x24
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a954:	b480      	push	{r7}
 800a956:	b08b      	sub	sp, #44	@ 0x2c
 800a958:	af00      	add	r7, sp, #0
 800a95a:	60f8      	str	r0, [r7, #12]
 800a95c:	60b9      	str	r1, [r7, #8]
 800a95e:	4613      	mov	r3, r2
 800a960:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a96a:	88fb      	ldrh	r3, [r7, #6]
 800a96c:	089b      	lsrs	r3, r3, #2
 800a96e:	b29b      	uxth	r3, r3
 800a970:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a972:	88fb      	ldrh	r3, [r7, #6]
 800a974:	f003 0303 	and.w	r3, r3, #3
 800a978:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a97a:	2300      	movs	r3, #0
 800a97c:	623b      	str	r3, [r7, #32]
 800a97e:	e014      	b.n	800a9aa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a980:	69bb      	ldr	r3, [r7, #24]
 800a982:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a986:	681a      	ldr	r2, [r3, #0]
 800a988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a98a:	601a      	str	r2, [r3, #0]
    pDest++;
 800a98c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a98e:	3301      	adds	r3, #1
 800a990:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a994:	3301      	adds	r3, #1
 800a996:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a99a:	3301      	adds	r3, #1
 800a99c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a9a4:	6a3b      	ldr	r3, [r7, #32]
 800a9a6:	3301      	adds	r3, #1
 800a9a8:	623b      	str	r3, [r7, #32]
 800a9aa:	6a3a      	ldr	r2, [r7, #32]
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d3e6      	bcc.n	800a980 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a9b2:	8bfb      	ldrh	r3, [r7, #30]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d01e      	beq.n	800a9f6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a9bc:	69bb      	ldr	r3, [r7, #24]
 800a9be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9c2:	461a      	mov	r2, r3
 800a9c4:	f107 0310 	add.w	r3, r7, #16
 800a9c8:	6812      	ldr	r2, [r2, #0]
 800a9ca:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a9cc:	693a      	ldr	r2, [r7, #16]
 800a9ce:	6a3b      	ldr	r3, [r7, #32]
 800a9d0:	b2db      	uxtb	r3, r3
 800a9d2:	00db      	lsls	r3, r3, #3
 800a9d4:	fa22 f303 	lsr.w	r3, r2, r3
 800a9d8:	b2da      	uxtb	r2, r3
 800a9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9dc:	701a      	strb	r2, [r3, #0]
      i++;
 800a9de:	6a3b      	ldr	r3, [r7, #32]
 800a9e0:	3301      	adds	r3, #1
 800a9e2:	623b      	str	r3, [r7, #32]
      pDest++;
 800a9e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a9ea:	8bfb      	ldrh	r3, [r7, #30]
 800a9ec:	3b01      	subs	r3, #1
 800a9ee:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a9f0:	8bfb      	ldrh	r3, [r7, #30]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d1ea      	bne.n	800a9cc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	372c      	adds	r7, #44	@ 0x2c
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa02:	4770      	bx	lr

0800aa04 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800aa04:	b480      	push	{r7}
 800aa06:	b085      	sub	sp, #20
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
 800aa0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	781b      	ldrb	r3, [r3, #0]
 800aa16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	785b      	ldrb	r3, [r3, #1]
 800aa1c:	2b01      	cmp	r3, #1
 800aa1e:	d12c      	bne.n	800aa7a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	015a      	lsls	r2, r3, #5
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	4413      	add	r3, r2
 800aa28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	db12      	blt.n	800aa58 <USB_EPSetStall+0x54>
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d00f      	beq.n	800aa58 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	015a      	lsls	r2, r3, #5
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	4413      	add	r3, r2
 800aa40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	68ba      	ldr	r2, [r7, #8]
 800aa48:	0151      	lsls	r1, r2, #5
 800aa4a:	68fa      	ldr	r2, [r7, #12]
 800aa4c:	440a      	add	r2, r1
 800aa4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa52:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800aa56:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	015a      	lsls	r2, r3, #5
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	4413      	add	r3, r2
 800aa60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	68ba      	ldr	r2, [r7, #8]
 800aa68:	0151      	lsls	r1, r2, #5
 800aa6a:	68fa      	ldr	r2, [r7, #12]
 800aa6c:	440a      	add	r2, r1
 800aa6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa72:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800aa76:	6013      	str	r3, [r2, #0]
 800aa78:	e02b      	b.n	800aad2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	015a      	lsls	r2, r3, #5
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	4413      	add	r3, r2
 800aa82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	db12      	blt.n	800aab2 <USB_EPSetStall+0xae>
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d00f      	beq.n	800aab2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	015a      	lsls	r2, r3, #5
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	4413      	add	r3, r2
 800aa9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	68ba      	ldr	r2, [r7, #8]
 800aaa2:	0151      	lsls	r1, r2, #5
 800aaa4:	68fa      	ldr	r2, [r7, #12]
 800aaa6:	440a      	add	r2, r1
 800aaa8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aaac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800aab0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	015a      	lsls	r2, r3, #5
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	4413      	add	r3, r2
 800aaba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	68ba      	ldr	r2, [r7, #8]
 800aac2:	0151      	lsls	r1, r2, #5
 800aac4:	68fa      	ldr	r2, [r7, #12]
 800aac6:	440a      	add	r2, r1
 800aac8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aacc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800aad0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aad2:	2300      	movs	r3, #0
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3714      	adds	r7, #20
 800aad8:	46bd      	mov	sp, r7
 800aada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aade:	4770      	bx	lr

0800aae0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800aae0:	b480      	push	{r7}
 800aae2:	b085      	sub	sp, #20
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	781b      	ldrb	r3, [r3, #0]
 800aaf2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	785b      	ldrb	r3, [r3, #1]
 800aaf8:	2b01      	cmp	r3, #1
 800aafa:	d128      	bne.n	800ab4e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	015a      	lsls	r2, r3, #5
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	4413      	add	r3, r2
 800ab04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	68ba      	ldr	r2, [r7, #8]
 800ab0c:	0151      	lsls	r1, r2, #5
 800ab0e:	68fa      	ldr	r2, [r7, #12]
 800ab10:	440a      	add	r2, r1
 800ab12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ab1a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	791b      	ldrb	r3, [r3, #4]
 800ab20:	2b03      	cmp	r3, #3
 800ab22:	d003      	beq.n	800ab2c <USB_EPClearStall+0x4c>
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	791b      	ldrb	r3, [r3, #4]
 800ab28:	2b02      	cmp	r3, #2
 800ab2a:	d138      	bne.n	800ab9e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	015a      	lsls	r2, r3, #5
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	4413      	add	r3, r2
 800ab34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	68ba      	ldr	r2, [r7, #8]
 800ab3c:	0151      	lsls	r1, r2, #5
 800ab3e:	68fa      	ldr	r2, [r7, #12]
 800ab40:	440a      	add	r2, r1
 800ab42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab4a:	6013      	str	r3, [r2, #0]
 800ab4c:	e027      	b.n	800ab9e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	015a      	lsls	r2, r3, #5
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	4413      	add	r3, r2
 800ab56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	68ba      	ldr	r2, [r7, #8]
 800ab5e:	0151      	lsls	r1, r2, #5
 800ab60:	68fa      	ldr	r2, [r7, #12]
 800ab62:	440a      	add	r2, r1
 800ab64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab68:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ab6c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	791b      	ldrb	r3, [r3, #4]
 800ab72:	2b03      	cmp	r3, #3
 800ab74:	d003      	beq.n	800ab7e <USB_EPClearStall+0x9e>
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	791b      	ldrb	r3, [r3, #4]
 800ab7a:	2b02      	cmp	r3, #2
 800ab7c:	d10f      	bne.n	800ab9e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	015a      	lsls	r2, r3, #5
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	4413      	add	r3, r2
 800ab86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	68ba      	ldr	r2, [r7, #8]
 800ab8e:	0151      	lsls	r1, r2, #5
 800ab90:	68fa      	ldr	r2, [r7, #12]
 800ab92:	440a      	add	r2, r1
 800ab94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab9c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ab9e:	2300      	movs	r3, #0
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3714      	adds	r7, #20
 800aba4:	46bd      	mov	sp, r7
 800aba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abaa:	4770      	bx	lr

0800abac <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800abac:	b480      	push	{r7}
 800abae:	b085      	sub	sp, #20
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
 800abb4:	460b      	mov	r3, r1
 800abb6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	68fa      	ldr	r2, [r7, #12]
 800abc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800abca:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800abce:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abd6:	681a      	ldr	r2, [r3, #0]
 800abd8:	78fb      	ldrb	r3, [r7, #3]
 800abda:	011b      	lsls	r3, r3, #4
 800abdc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800abe0:	68f9      	ldr	r1, [r7, #12]
 800abe2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800abe6:	4313      	orrs	r3, r2
 800abe8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800abea:	2300      	movs	r3, #0
}
 800abec:	4618      	mov	r0, r3
 800abee:	3714      	adds	r7, #20
 800abf0:	46bd      	mov	sp, r7
 800abf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf6:	4770      	bx	lr

0800abf8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b085      	sub	sp, #20
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	68fa      	ldr	r2, [r7, #12]
 800ac0e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ac12:	f023 0303 	bic.w	r3, r3, #3
 800ac16:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	68fa      	ldr	r2, [r7, #12]
 800ac22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac26:	f023 0302 	bic.w	r3, r3, #2
 800ac2a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ac2c:	2300      	movs	r3, #0
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3714      	adds	r7, #20
 800ac32:	46bd      	mov	sp, r7
 800ac34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac38:	4770      	bx	lr

0800ac3a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ac3a:	b480      	push	{r7}
 800ac3c:	b085      	sub	sp, #20
 800ac3e:	af00      	add	r7, sp, #0
 800ac40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	68fa      	ldr	r2, [r7, #12]
 800ac50:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ac54:	f023 0303 	bic.w	r3, r3, #3
 800ac58:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac60:	685b      	ldr	r3, [r3, #4]
 800ac62:	68fa      	ldr	r2, [r7, #12]
 800ac64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac68:	f043 0302 	orr.w	r3, r3, #2
 800ac6c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ac6e:	2300      	movs	r3, #0
}
 800ac70:	4618      	mov	r0, r3
 800ac72:	3714      	adds	r7, #20
 800ac74:	46bd      	mov	sp, r7
 800ac76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7a:	4770      	bx	lr

0800ac7c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b085      	sub	sp, #20
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	695b      	ldr	r3, [r3, #20]
 800ac88:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	699b      	ldr	r3, [r3, #24]
 800ac8e:	68fa      	ldr	r2, [r7, #12]
 800ac90:	4013      	ands	r3, r2
 800ac92:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ac94:	68fb      	ldr	r3, [r7, #12]
}
 800ac96:	4618      	mov	r0, r3
 800ac98:	3714      	adds	r7, #20
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca0:	4770      	bx	lr

0800aca2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800aca2:	b480      	push	{r7}
 800aca4:	b085      	sub	sp, #20
 800aca6:	af00      	add	r7, sp, #0
 800aca8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acb4:	699b      	ldr	r3, [r3, #24]
 800acb6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acbe:	69db      	ldr	r3, [r3, #28]
 800acc0:	68ba      	ldr	r2, [r7, #8]
 800acc2:	4013      	ands	r3, r2
 800acc4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	0c1b      	lsrs	r3, r3, #16
}
 800acca:	4618      	mov	r0, r3
 800accc:	3714      	adds	r7, #20
 800acce:	46bd      	mov	sp, r7
 800acd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd4:	4770      	bx	lr

0800acd6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800acd6:	b480      	push	{r7}
 800acd8:	b085      	sub	sp, #20
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ace8:	699b      	ldr	r3, [r3, #24]
 800acea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acf2:	69db      	ldr	r3, [r3, #28]
 800acf4:	68ba      	ldr	r2, [r7, #8]
 800acf6:	4013      	ands	r3, r2
 800acf8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	b29b      	uxth	r3, r3
}
 800acfe:	4618      	mov	r0, r3
 800ad00:	3714      	adds	r7, #20
 800ad02:	46bd      	mov	sp, r7
 800ad04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad08:	4770      	bx	lr

0800ad0a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ad0a:	b480      	push	{r7}
 800ad0c:	b085      	sub	sp, #20
 800ad0e:	af00      	add	r7, sp, #0
 800ad10:	6078      	str	r0, [r7, #4]
 800ad12:	460b      	mov	r3, r1
 800ad14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ad1a:	78fb      	ldrb	r3, [r7, #3]
 800ad1c:	015a      	lsls	r2, r3, #5
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	4413      	add	r3, r2
 800ad22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad26:	689b      	ldr	r3, [r3, #8]
 800ad28:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad30:	695b      	ldr	r3, [r3, #20]
 800ad32:	68ba      	ldr	r2, [r7, #8]
 800ad34:	4013      	ands	r3, r2
 800ad36:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ad38:	68bb      	ldr	r3, [r7, #8]
}
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	3714      	adds	r7, #20
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad44:	4770      	bx	lr

0800ad46 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ad46:	b480      	push	{r7}
 800ad48:	b087      	sub	sp, #28
 800ad4a:	af00      	add	r7, sp, #0
 800ad4c:	6078      	str	r0, [r7, #4]
 800ad4e:	460b      	mov	r3, r1
 800ad50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ad56:	697b      	ldr	r3, [r7, #20]
 800ad58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad5c:	691b      	ldr	r3, [r3, #16]
 800ad5e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ad60:	697b      	ldr	r3, [r7, #20]
 800ad62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad68:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ad6a:	78fb      	ldrb	r3, [r7, #3]
 800ad6c:	f003 030f 	and.w	r3, r3, #15
 800ad70:	68fa      	ldr	r2, [r7, #12]
 800ad72:	fa22 f303 	lsr.w	r3, r2, r3
 800ad76:	01db      	lsls	r3, r3, #7
 800ad78:	b2db      	uxtb	r3, r3
 800ad7a:	693a      	ldr	r2, [r7, #16]
 800ad7c:	4313      	orrs	r3, r2
 800ad7e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ad80:	78fb      	ldrb	r3, [r7, #3]
 800ad82:	015a      	lsls	r2, r3, #5
 800ad84:	697b      	ldr	r3, [r7, #20]
 800ad86:	4413      	add	r3, r2
 800ad88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad8c:	689b      	ldr	r3, [r3, #8]
 800ad8e:	693a      	ldr	r2, [r7, #16]
 800ad90:	4013      	ands	r3, r2
 800ad92:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ad94:	68bb      	ldr	r3, [r7, #8]
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	371c      	adds	r7, #28
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada0:	4770      	bx	lr

0800ada2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800ada2:	b480      	push	{r7}
 800ada4:	b083      	sub	sp, #12
 800ada6:	af00      	add	r7, sp, #0
 800ada8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	695b      	ldr	r3, [r3, #20]
 800adae:	f003 0301 	and.w	r3, r3, #1
}
 800adb2:	4618      	mov	r0, r3
 800adb4:	370c      	adds	r7, #12
 800adb6:	46bd      	mov	sp, r7
 800adb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbc:	4770      	bx	lr

0800adbe <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800adbe:	b480      	push	{r7}
 800adc0:	b085      	sub	sp, #20
 800adc2:	af00      	add	r7, sp, #0
 800adc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	68fa      	ldr	r2, [r7, #12]
 800add4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800add8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800addc:	f023 0307 	bic.w	r3, r3, #7
 800ade0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ade8:	685b      	ldr	r3, [r3, #4]
 800adea:	68fa      	ldr	r2, [r7, #12]
 800adec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800adf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800adf4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800adf6:	2300      	movs	r3, #0
}
 800adf8:	4618      	mov	r0, r3
 800adfa:	3714      	adds	r7, #20
 800adfc:	46bd      	mov	sp, r7
 800adfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae02:	4770      	bx	lr

0800ae04 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b087      	sub	sp, #28
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	60f8      	str	r0, [r7, #12]
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	607a      	str	r2, [r7, #4]
 800ae10:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	333c      	adds	r3, #60	@ 0x3c
 800ae1a:	3304      	adds	r3, #4
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ae20:	693b      	ldr	r3, [r7, #16]
 800ae22:	4a26      	ldr	r2, [pc, #152]	@ (800aebc <USB_EP0_OutStart+0xb8>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d90a      	bls.n	800ae3e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ae28:	697b      	ldr	r3, [r7, #20]
 800ae2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae38:	d101      	bne.n	800ae3e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	e037      	b.n	800aeae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae44:	461a      	mov	r2, r3
 800ae46:	2300      	movs	r3, #0
 800ae48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ae4a:	697b      	ldr	r3, [r7, #20]
 800ae4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae50:	691b      	ldr	r3, [r3, #16]
 800ae52:	697a      	ldr	r2, [r7, #20]
 800ae54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ae5c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ae5e:	697b      	ldr	r3, [r7, #20]
 800ae60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae64:	691b      	ldr	r3, [r3, #16]
 800ae66:	697a      	ldr	r2, [r7, #20]
 800ae68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae6c:	f043 0318 	orr.w	r3, r3, #24
 800ae70:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae78:	691b      	ldr	r3, [r3, #16]
 800ae7a:	697a      	ldr	r2, [r7, #20]
 800ae7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae80:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800ae84:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ae86:	7afb      	ldrb	r3, [r7, #11]
 800ae88:	2b01      	cmp	r3, #1
 800ae8a:	d10f      	bne.n	800aeac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae92:	461a      	mov	r2, r3
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	697a      	ldr	r2, [r7, #20]
 800aea2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aea6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800aeaa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aeac:	2300      	movs	r3, #0
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	371c      	adds	r7, #28
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb8:	4770      	bx	lr
 800aeba:	bf00      	nop
 800aebc:	4f54300a 	.word	0x4f54300a

0800aec0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800aec0:	b480      	push	{r7}
 800aec2:	b085      	sub	sp, #20
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aec8:	2300      	movs	r3, #0
 800aeca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	3301      	adds	r3, #1
 800aed0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aed8:	d901      	bls.n	800aede <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aeda:	2303      	movs	r3, #3
 800aedc:	e022      	b.n	800af24 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	691b      	ldr	r3, [r3, #16]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	daf2      	bge.n	800aecc <USB_CoreReset+0xc>

  count = 10U;
 800aee6:	230a      	movs	r3, #10
 800aee8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800aeea:	e002      	b.n	800aef2 <USB_CoreReset+0x32>
  {
    count--;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	3b01      	subs	r3, #1
 800aef0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d1f9      	bne.n	800aeec <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	691b      	ldr	r3, [r3, #16]
 800aefc:	f043 0201 	orr.w	r2, r3, #1
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	3301      	adds	r3, #1
 800af08:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800af10:	d901      	bls.n	800af16 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800af12:	2303      	movs	r3, #3
 800af14:	e006      	b.n	800af24 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	691b      	ldr	r3, [r3, #16]
 800af1a:	f003 0301 	and.w	r3, r3, #1
 800af1e:	2b01      	cmp	r3, #1
 800af20:	d0f0      	beq.n	800af04 <USB_CoreReset+0x44>

  return HAL_OK;
 800af22:	2300      	movs	r3, #0
}
 800af24:	4618      	mov	r0, r3
 800af26:	3714      	adds	r7, #20
 800af28:	46bd      	mov	sp, r7
 800af2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2e:	4770      	bx	lr

0800af30 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b084      	sub	sp, #16
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
 800af38:	460b      	mov	r3, r1
 800af3a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800af3c:	2010      	movs	r0, #16
 800af3e:	f002 f923 	bl	800d188 <USBD_static_malloc>
 800af42:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d109      	bne.n	800af5e <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	32b0      	adds	r2, #176	@ 0xb0
 800af54:	2100      	movs	r1, #0
 800af56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800af5a:	2302      	movs	r3, #2
 800af5c:	e048      	b.n	800aff0 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	32b0      	adds	r2, #176	@ 0xb0
 800af68:	68f9      	ldr	r1, [r7, #12]
 800af6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	32b0      	adds	r2, #176	@ 0xb0
 800af78:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	7c1b      	ldrb	r3, [r3, #16]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d10d      	bne.n	800afa6 <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 800af8a:	4b1b      	ldr	r3, [pc, #108]	@ (800aff8 <USBD_HID_Init+0xc8>)
 800af8c:	781b      	ldrb	r3, [r3, #0]
 800af8e:	f003 020f 	and.w	r2, r3, #15
 800af92:	6879      	ldr	r1, [r7, #4]
 800af94:	4613      	mov	r3, r2
 800af96:	009b      	lsls	r3, r3, #2
 800af98:	4413      	add	r3, r2
 800af9a:	009b      	lsls	r3, r3, #2
 800af9c:	440b      	add	r3, r1
 800af9e:	331c      	adds	r3, #28
 800afa0:	2207      	movs	r2, #7
 800afa2:	601a      	str	r2, [r3, #0]
 800afa4:	e00c      	b.n	800afc0 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 800afa6:	4b14      	ldr	r3, [pc, #80]	@ (800aff8 <USBD_HID_Init+0xc8>)
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	f003 020f 	and.w	r2, r3, #15
 800afae:	6879      	ldr	r1, [r7, #4]
 800afb0:	4613      	mov	r3, r2
 800afb2:	009b      	lsls	r3, r3, #2
 800afb4:	4413      	add	r3, r2
 800afb6:	009b      	lsls	r3, r3, #2
 800afb8:	440b      	add	r3, r1
 800afba:	331c      	adds	r3, #28
 800afbc:	220a      	movs	r2, #10
 800afbe:	601a      	str	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800afc0:	4b0d      	ldr	r3, [pc, #52]	@ (800aff8 <USBD_HID_Init+0xc8>)
 800afc2:	7819      	ldrb	r1, [r3, #0]
 800afc4:	2304      	movs	r3, #4
 800afc6:	2203      	movs	r2, #3
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f001 ffcc 	bl	800cf66 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 800afce:	4b0a      	ldr	r3, [pc, #40]	@ (800aff8 <USBD_HID_Init+0xc8>)
 800afd0:	781b      	ldrb	r3, [r3, #0]
 800afd2:	f003 020f 	and.w	r2, r3, #15
 800afd6:	6879      	ldr	r1, [r7, #4]
 800afd8:	4613      	mov	r3, r2
 800afda:	009b      	lsls	r3, r3, #2
 800afdc:	4413      	add	r3, r2
 800afde:	009b      	lsls	r3, r3, #2
 800afe0:	440b      	add	r3, r1
 800afe2:	3323      	adds	r3, #35	@ 0x23
 800afe4:	2201      	movs	r2, #1
 800afe6:	701a      	strb	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2200      	movs	r2, #0
 800afec:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800afee:	2300      	movs	r3, #0
}
 800aff0:	4618      	mov	r0, r3
 800aff2:	3710      	adds	r7, #16
 800aff4:	46bd      	mov	sp, r7
 800aff6:	bd80      	pop	{r7, pc}
 800aff8:	20000146 	.word	0x20000146

0800affc <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800affc:	b580      	push	{r7, lr}
 800affe:	b082      	sub	sp, #8
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
 800b004:	460b      	mov	r3, r1
 800b006:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 800b008:	4b1f      	ldr	r3, [pc, #124]	@ (800b088 <USBD_HID_DeInit+0x8c>)
 800b00a:	781b      	ldrb	r3, [r3, #0]
 800b00c:	4619      	mov	r1, r3
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f001 ffcf 	bl	800cfb2 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 800b014:	4b1c      	ldr	r3, [pc, #112]	@ (800b088 <USBD_HID_DeInit+0x8c>)
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	f003 020f 	and.w	r2, r3, #15
 800b01c:	6879      	ldr	r1, [r7, #4]
 800b01e:	4613      	mov	r3, r2
 800b020:	009b      	lsls	r3, r3, #2
 800b022:	4413      	add	r3, r2
 800b024:	009b      	lsls	r3, r3, #2
 800b026:	440b      	add	r3, r1
 800b028:	3323      	adds	r3, #35	@ 0x23
 800b02a:	2200      	movs	r2, #0
 800b02c:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 800b02e:	4b16      	ldr	r3, [pc, #88]	@ (800b088 <USBD_HID_DeInit+0x8c>)
 800b030:	781b      	ldrb	r3, [r3, #0]
 800b032:	f003 020f 	and.w	r2, r3, #15
 800b036:	6879      	ldr	r1, [r7, #4]
 800b038:	4613      	mov	r3, r2
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	4413      	add	r3, r2
 800b03e:	009b      	lsls	r3, r3, #2
 800b040:	440b      	add	r3, r1
 800b042:	331c      	adds	r3, #28
 800b044:	2200      	movs	r2, #0
 800b046:	601a      	str	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	32b0      	adds	r2, #176	@ 0xb0
 800b052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d011      	beq.n	800b07e <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	32b0      	adds	r2, #176	@ 0xb0
 800b064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b068:	4618      	mov	r0, r3
 800b06a:	f002 f89b 	bl	800d1a4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	32b0      	adds	r2, #176	@ 0xb0
 800b078:	2100      	movs	r1, #0
 800b07a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 800b07e:	2300      	movs	r3, #0
}
 800b080:	4618      	mov	r0, r3
 800b082:	3708      	adds	r7, #8
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}
 800b088:	20000146 	.word	0x20000146

0800b08c <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b086      	sub	sp, #24
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
 800b094:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	32b0      	adds	r2, #176	@ 0xb0
 800b0a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0a4:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d101      	bne.n	800b0b8 <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800b0b4:	2303      	movs	r3, #3
 800b0b6:	e0e8      	b.n	800b28a <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	781b      	ldrb	r3, [r3, #0]
 800b0bc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d046      	beq.n	800b152 <USBD_HID_Setup+0xc6>
 800b0c4:	2b20      	cmp	r3, #32
 800b0c6:	f040 80d8 	bne.w	800b27a <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	785b      	ldrb	r3, [r3, #1]
 800b0ce:	3b02      	subs	r3, #2
 800b0d0:	2b09      	cmp	r3, #9
 800b0d2:	d836      	bhi.n	800b142 <USBD_HID_Setup+0xb6>
 800b0d4:	a201      	add	r2, pc, #4	@ (adr r2, 800b0dc <USBD_HID_Setup+0x50>)
 800b0d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0da:	bf00      	nop
 800b0dc:	0800b133 	.word	0x0800b133
 800b0e0:	0800b113 	.word	0x0800b113
 800b0e4:	0800b143 	.word	0x0800b143
 800b0e8:	0800b143 	.word	0x0800b143
 800b0ec:	0800b143 	.word	0x0800b143
 800b0f0:	0800b143 	.word	0x0800b143
 800b0f4:	0800b143 	.word	0x0800b143
 800b0f8:	0800b143 	.word	0x0800b143
 800b0fc:	0800b121 	.word	0x0800b121
 800b100:	0800b105 	.word	0x0800b105
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	885b      	ldrh	r3, [r3, #2]
 800b108:	b2db      	uxtb	r3, r3
 800b10a:	461a      	mov	r2, r3
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	601a      	str	r2, [r3, #0]
          break;
 800b110:	e01e      	b.n	800b150 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	2201      	movs	r2, #1
 800b116:	4619      	mov	r1, r3
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f001 fbcb 	bl	800c8b4 <USBD_CtlSendData>
          break;
 800b11e:	e017      	b.n	800b150 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	885b      	ldrh	r3, [r3, #2]
 800b124:	0a1b      	lsrs	r3, r3, #8
 800b126:	b29b      	uxth	r3, r3
 800b128:	b2db      	uxtb	r3, r3
 800b12a:	461a      	mov	r2, r3
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	605a      	str	r2, [r3, #4]
          break;
 800b130:	e00e      	b.n	800b150 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	3304      	adds	r3, #4
 800b136:	2201      	movs	r2, #1
 800b138:	4619      	mov	r1, r3
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f001 fbba 	bl	800c8b4 <USBD_CtlSendData>
          break;
 800b140:	e006      	b.n	800b150 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800b142:	6839      	ldr	r1, [r7, #0]
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f001 fb38 	bl	800c7ba <USBD_CtlError>
          ret = USBD_FAIL;
 800b14a:	2303      	movs	r3, #3
 800b14c:	75fb      	strb	r3, [r7, #23]
          break;
 800b14e:	bf00      	nop
      }
      break;
 800b150:	e09a      	b.n	800b288 <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	785b      	ldrb	r3, [r3, #1]
 800b156:	2b0b      	cmp	r3, #11
 800b158:	f200 8086 	bhi.w	800b268 <USBD_HID_Setup+0x1dc>
 800b15c:	a201      	add	r2, pc, #4	@ (adr r2, 800b164 <USBD_HID_Setup+0xd8>)
 800b15e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b162:	bf00      	nop
 800b164:	0800b195 	.word	0x0800b195
 800b168:	0800b277 	.word	0x0800b277
 800b16c:	0800b269 	.word	0x0800b269
 800b170:	0800b269 	.word	0x0800b269
 800b174:	0800b269 	.word	0x0800b269
 800b178:	0800b269 	.word	0x0800b269
 800b17c:	0800b1bf 	.word	0x0800b1bf
 800b180:	0800b269 	.word	0x0800b269
 800b184:	0800b269 	.word	0x0800b269
 800b188:	0800b269 	.word	0x0800b269
 800b18c:	0800b217 	.word	0x0800b217
 800b190:	0800b241 	.word	0x0800b241
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b19a:	b2db      	uxtb	r3, r3
 800b19c:	2b03      	cmp	r3, #3
 800b19e:	d107      	bne.n	800b1b0 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b1a0:	f107 030a 	add.w	r3, r7, #10
 800b1a4:	2202      	movs	r2, #2
 800b1a6:	4619      	mov	r1, r3
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f001 fb83 	bl	800c8b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b1ae:	e063      	b.n	800b278 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800b1b0:	6839      	ldr	r1, [r7, #0]
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f001 fb01 	bl	800c7ba <USBD_CtlError>
            ret = USBD_FAIL;
 800b1b8:	2303      	movs	r3, #3
 800b1ba:	75fb      	strb	r3, [r7, #23]
          break;
 800b1bc:	e05c      	b.n	800b278 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	885b      	ldrh	r3, [r3, #2]
 800b1c2:	0a1b      	lsrs	r3, r3, #8
 800b1c4:	b29b      	uxth	r3, r3
 800b1c6:	2b22      	cmp	r3, #34	@ 0x22
 800b1c8:	d108      	bne.n	800b1dc <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	88db      	ldrh	r3, [r3, #6]
 800b1ce:	2b4a      	cmp	r3, #74	@ 0x4a
 800b1d0:	bf28      	it	cs
 800b1d2:	234a      	movcs	r3, #74	@ 0x4a
 800b1d4:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 800b1d6:	4b2f      	ldr	r3, [pc, #188]	@ (800b294 <USBD_HID_Setup+0x208>)
 800b1d8:	613b      	str	r3, [r7, #16]
 800b1da:	e015      	b.n	800b208 <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	885b      	ldrh	r3, [r3, #2]
 800b1e0:	0a1b      	lsrs	r3, r3, #8
 800b1e2:	b29b      	uxth	r3, r3
 800b1e4:	2b21      	cmp	r3, #33	@ 0x21
 800b1e6:	d108      	bne.n	800b1fa <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 800b1e8:	4b2b      	ldr	r3, [pc, #172]	@ (800b298 <USBD_HID_Setup+0x20c>)
 800b1ea:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	88db      	ldrh	r3, [r3, #6]
 800b1f0:	2b09      	cmp	r3, #9
 800b1f2:	bf28      	it	cs
 800b1f4:	2309      	movcs	r3, #9
 800b1f6:	82bb      	strh	r3, [r7, #20]
 800b1f8:	e006      	b.n	800b208 <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 800b1fa:	6839      	ldr	r1, [r7, #0]
 800b1fc:	6878      	ldr	r0, [r7, #4]
 800b1fe:	f001 fadc 	bl	800c7ba <USBD_CtlError>
            ret = USBD_FAIL;
 800b202:	2303      	movs	r3, #3
 800b204:	75fb      	strb	r3, [r7, #23]
            break;
 800b206:	e037      	b.n	800b278 <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 800b208:	8abb      	ldrh	r3, [r7, #20]
 800b20a:	461a      	mov	r2, r3
 800b20c:	6939      	ldr	r1, [r7, #16]
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f001 fb50 	bl	800c8b4 <USBD_CtlSendData>
          break;
 800b214:	e030      	b.n	800b278 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	2b03      	cmp	r3, #3
 800b220:	d107      	bne.n	800b232 <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	3308      	adds	r3, #8
 800b226:	2201      	movs	r2, #1
 800b228:	4619      	mov	r1, r3
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f001 fb42 	bl	800c8b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b230:	e022      	b.n	800b278 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800b232:	6839      	ldr	r1, [r7, #0]
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f001 fac0 	bl	800c7ba <USBD_CtlError>
            ret = USBD_FAIL;
 800b23a:	2303      	movs	r3, #3
 800b23c:	75fb      	strb	r3, [r7, #23]
          break;
 800b23e:	e01b      	b.n	800b278 <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b246:	b2db      	uxtb	r3, r3
 800b248:	2b03      	cmp	r3, #3
 800b24a:	d106      	bne.n	800b25a <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	885b      	ldrh	r3, [r3, #2]
 800b250:	b2db      	uxtb	r3, r3
 800b252:	461a      	mov	r2, r3
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b258:	e00e      	b.n	800b278 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800b25a:	6839      	ldr	r1, [r7, #0]
 800b25c:	6878      	ldr	r0, [r7, #4]
 800b25e:	f001 faac 	bl	800c7ba <USBD_CtlError>
            ret = USBD_FAIL;
 800b262:	2303      	movs	r3, #3
 800b264:	75fb      	strb	r3, [r7, #23]
          break;
 800b266:	e007      	b.n	800b278 <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b268:	6839      	ldr	r1, [r7, #0]
 800b26a:	6878      	ldr	r0, [r7, #4]
 800b26c:	f001 faa5 	bl	800c7ba <USBD_CtlError>
          ret = USBD_FAIL;
 800b270:	2303      	movs	r3, #3
 800b272:	75fb      	strb	r3, [r7, #23]
          break;
 800b274:	e000      	b.n	800b278 <USBD_HID_Setup+0x1ec>
          break;
 800b276:	bf00      	nop
      }
      break;
 800b278:	e006      	b.n	800b288 <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 800b27a:	6839      	ldr	r1, [r7, #0]
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f001 fa9c 	bl	800c7ba <USBD_CtlError>
      ret = USBD_FAIL;
 800b282:	2303      	movs	r3, #3
 800b284:	75fb      	strb	r3, [r7, #23]
      break;
 800b286:	bf00      	nop
  }

  return (uint8_t)ret;
 800b288:	7dfb      	ldrb	r3, [r7, #23]
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3718      	adds	r7, #24
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
 800b292:	bf00      	nop
 800b294:	200000fc 	.word	0x200000fc
 800b298:	200000e4 	.word	0x200000e4

0800b29c <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b084      	sub	sp, #16
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800b2a4:	2181      	movs	r1, #129	@ 0x81
 800b2a6:	4809      	ldr	r0, [pc, #36]	@ (800b2cc <USBD_HID_GetFSCfgDesc+0x30>)
 800b2a8:	f000 fc4e 	bl	800bb48 <USBD_GetEpDesc>
 800b2ac:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d002      	beq.n	800b2ba <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	220a      	movs	r2, #10
 800b2b8:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2222      	movs	r2, #34	@ 0x22
 800b2be:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800b2c0:	4b02      	ldr	r3, [pc, #8]	@ (800b2cc <USBD_HID_GetFSCfgDesc+0x30>)
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	3710      	adds	r7, #16
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}
 800b2ca:	bf00      	nop
 800b2cc:	200000c0 	.word	0x200000c0

0800b2d0 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	b084      	sub	sp, #16
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800b2d8:	2181      	movs	r1, #129	@ 0x81
 800b2da:	4809      	ldr	r0, [pc, #36]	@ (800b300 <USBD_HID_GetHSCfgDesc+0x30>)
 800b2dc:	f000 fc34 	bl	800bb48 <USBD_GetEpDesc>
 800b2e0:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d002      	beq.n	800b2ee <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	2207      	movs	r2, #7
 800b2ec:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	2222      	movs	r2, #34	@ 0x22
 800b2f2:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800b2f4:	4b02      	ldr	r3, [pc, #8]	@ (800b300 <USBD_HID_GetHSCfgDesc+0x30>)
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3710      	adds	r7, #16
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
 800b2fe:	bf00      	nop
 800b300:	200000c0 	.word	0x200000c0

0800b304 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b084      	sub	sp, #16
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800b30c:	2181      	movs	r1, #129	@ 0x81
 800b30e:	4809      	ldr	r0, [pc, #36]	@ (800b334 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 800b310:	f000 fc1a 	bl	800bb48 <USBD_GetEpDesc>
 800b314:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d002      	beq.n	800b322 <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	220a      	movs	r2, #10
 800b320:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2222      	movs	r2, #34	@ 0x22
 800b326:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800b328:	4b02      	ldr	r3, [pc, #8]	@ (800b334 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3710      	adds	r7, #16
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}
 800b332:	bf00      	nop
 800b334:	200000c0 	.word	0x200000c0

0800b338 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b338:	b480      	push	{r7}
 800b33a:	b083      	sub	sp, #12
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
 800b340:	460b      	mov	r3, r1
 800b342:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	32b0      	adds	r2, #176	@ 0xb0
 800b34e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b352:	2200      	movs	r2, #0
 800b354:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800b356:	2300      	movs	r3, #0
}
 800b358:	4618      	mov	r0, r3
 800b35a:	370c      	adds	r7, #12
 800b35c:	46bd      	mov	sp, r7
 800b35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b362:	4770      	bx	lr

0800b364 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800b364:	b480      	push	{r7}
 800b366:	b083      	sub	sp, #12
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	220a      	movs	r2, #10
 800b370:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 800b372:	4b03      	ldr	r3, [pc, #12]	@ (800b380 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 800b374:	4618      	mov	r0, r3
 800b376:	370c      	adds	r7, #12
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr
 800b380:	200000f0 	.word	0x200000f0

0800b384 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b086      	sub	sp, #24
 800b388:	af00      	add	r7, sp, #0
 800b38a:	60f8      	str	r0, [r7, #12]
 800b38c:	60b9      	str	r1, [r7, #8]
 800b38e:	4613      	mov	r3, r2
 800b390:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d101      	bne.n	800b39c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b398:	2303      	movs	r3, #3
 800b39a:	e01f      	b.n	800b3dc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d003      	beq.n	800b3c2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	68ba      	ldr	r2, [r7, #8]
 800b3be:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	2201      	movs	r2, #1
 800b3c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	79fa      	ldrb	r2, [r7, #7]
 800b3ce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b3d0:	68f8      	ldr	r0, [r7, #12]
 800b3d2:	f001 fd5b 	bl	800ce8c <USBD_LL_Init>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b3da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3dc:	4618      	mov	r0, r3
 800b3de:	3718      	adds	r7, #24
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	bd80      	pop	{r7, pc}

0800b3e4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b084      	sub	sp, #16
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
 800b3ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d101      	bne.n	800b3fc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b3f8:	2303      	movs	r3, #3
 800b3fa:	e025      	b.n	800b448 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	683a      	ldr	r2, [r7, #0]
 800b400:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	32ae      	adds	r2, #174	@ 0xae
 800b40e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b414:	2b00      	cmp	r3, #0
 800b416:	d00f      	beq.n	800b438 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	32ae      	adds	r2, #174	@ 0xae
 800b422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b428:	f107 020e 	add.w	r2, r7, #14
 800b42c:	4610      	mov	r0, r2
 800b42e:	4798      	blx	r3
 800b430:	4602      	mov	r2, r0
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b43e:	1c5a      	adds	r2, r3, #1
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b446:	2300      	movs	r3, #0
}
 800b448:	4618      	mov	r0, r3
 800b44a:	3710      	adds	r7, #16
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}

0800b450 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b082      	sub	sp, #8
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b458:	6878      	ldr	r0, [r7, #4]
 800b45a:	f001 fd69 	bl	800cf30 <USBD_LL_Start>
 800b45e:	4603      	mov	r3, r0
}
 800b460:	4618      	mov	r0, r3
 800b462:	3708      	adds	r7, #8
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}

0800b468 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b468:	b480      	push	{r7}
 800b46a:	b083      	sub	sp, #12
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b470:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b472:	4618      	mov	r0, r3
 800b474:	370c      	adds	r7, #12
 800b476:	46bd      	mov	sp, r7
 800b478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47c:	4770      	bx	lr

0800b47e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b47e:	b580      	push	{r7, lr}
 800b480:	b084      	sub	sp, #16
 800b482:	af00      	add	r7, sp, #0
 800b484:	6078      	str	r0, [r7, #4]
 800b486:	460b      	mov	r3, r1
 800b488:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b48a:	2300      	movs	r3, #0
 800b48c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b494:	2b00      	cmp	r3, #0
 800b496:	d009      	beq.n	800b4ac <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	78fa      	ldrb	r2, [r7, #3]
 800b4a2:	4611      	mov	r1, r2
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	4798      	blx	r3
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b4ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3710      	adds	r7, #16
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}

0800b4b6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b4b6:	b580      	push	{r7, lr}
 800b4b8:	b084      	sub	sp, #16
 800b4ba:	af00      	add	r7, sp, #0
 800b4bc:	6078      	str	r0, [r7, #4]
 800b4be:	460b      	mov	r3, r1
 800b4c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4cc:	685b      	ldr	r3, [r3, #4]
 800b4ce:	78fa      	ldrb	r2, [r7, #3]
 800b4d0:	4611      	mov	r1, r2
 800b4d2:	6878      	ldr	r0, [r7, #4]
 800b4d4:	4798      	blx	r3
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d001      	beq.n	800b4e0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b4dc:	2303      	movs	r3, #3
 800b4de:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b4e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3710      	adds	r7, #16
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}

0800b4ea <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b4ea:	b580      	push	{r7, lr}
 800b4ec:	b084      	sub	sp, #16
 800b4ee:	af00      	add	r7, sp, #0
 800b4f0:	6078      	str	r0, [r7, #4]
 800b4f2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b4fa:	6839      	ldr	r1, [r7, #0]
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f001 f922 	bl	800c746 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2201      	movs	r2, #1
 800b506:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b510:	461a      	mov	r2, r3
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b51e:	f003 031f 	and.w	r3, r3, #31
 800b522:	2b02      	cmp	r3, #2
 800b524:	d01a      	beq.n	800b55c <USBD_LL_SetupStage+0x72>
 800b526:	2b02      	cmp	r3, #2
 800b528:	d822      	bhi.n	800b570 <USBD_LL_SetupStage+0x86>
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d002      	beq.n	800b534 <USBD_LL_SetupStage+0x4a>
 800b52e:	2b01      	cmp	r3, #1
 800b530:	d00a      	beq.n	800b548 <USBD_LL_SetupStage+0x5e>
 800b532:	e01d      	b.n	800b570 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b53a:	4619      	mov	r1, r3
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f000 fb77 	bl	800bc30 <USBD_StdDevReq>
 800b542:	4603      	mov	r3, r0
 800b544:	73fb      	strb	r3, [r7, #15]
      break;
 800b546:	e020      	b.n	800b58a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b54e:	4619      	mov	r1, r3
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	f000 fbdf 	bl	800bd14 <USBD_StdItfReq>
 800b556:	4603      	mov	r3, r0
 800b558:	73fb      	strb	r3, [r7, #15]
      break;
 800b55a:	e016      	b.n	800b58a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b562:	4619      	mov	r1, r3
 800b564:	6878      	ldr	r0, [r7, #4]
 800b566:	f000 fc41 	bl	800bdec <USBD_StdEPReq>
 800b56a:	4603      	mov	r3, r0
 800b56c:	73fb      	strb	r3, [r7, #15]
      break;
 800b56e:	e00c      	b.n	800b58a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b576:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b57a:	b2db      	uxtb	r3, r3
 800b57c:	4619      	mov	r1, r3
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f001 fd36 	bl	800cff0 <USBD_LL_StallEP>
 800b584:	4603      	mov	r3, r0
 800b586:	73fb      	strb	r3, [r7, #15]
      break;
 800b588:	bf00      	nop
  }

  return ret;
 800b58a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b58c:	4618      	mov	r0, r3
 800b58e:	3710      	adds	r7, #16
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}

0800b594 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b086      	sub	sp, #24
 800b598:	af00      	add	r7, sp, #0
 800b59a:	60f8      	str	r0, [r7, #12]
 800b59c:	460b      	mov	r3, r1
 800b59e:	607a      	str	r2, [r7, #4]
 800b5a0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800b5a6:	7afb      	ldrb	r3, [r7, #11]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d177      	bne.n	800b69c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b5b2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b5ba:	2b03      	cmp	r3, #3
 800b5bc:	f040 80a1 	bne.w	800b702 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800b5c0:	693b      	ldr	r3, [r7, #16]
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	693a      	ldr	r2, [r7, #16]
 800b5c6:	8992      	ldrh	r2, [r2, #12]
 800b5c8:	4293      	cmp	r3, r2
 800b5ca:	d91c      	bls.n	800b606 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	685b      	ldr	r3, [r3, #4]
 800b5d0:	693a      	ldr	r2, [r7, #16]
 800b5d2:	8992      	ldrh	r2, [r2, #12]
 800b5d4:	1a9a      	subs	r2, r3, r2
 800b5d6:	693b      	ldr	r3, [r7, #16]
 800b5d8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b5da:	693b      	ldr	r3, [r7, #16]
 800b5dc:	691b      	ldr	r3, [r3, #16]
 800b5de:	693a      	ldr	r2, [r7, #16]
 800b5e0:	8992      	ldrh	r2, [r2, #12]
 800b5e2:	441a      	add	r2, r3
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	6919      	ldr	r1, [r3, #16]
 800b5ec:	693b      	ldr	r3, [r7, #16]
 800b5ee:	899b      	ldrh	r3, [r3, #12]
 800b5f0:	461a      	mov	r2, r3
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	685b      	ldr	r3, [r3, #4]
 800b5f6:	4293      	cmp	r3, r2
 800b5f8:	bf38      	it	cc
 800b5fa:	4613      	movcc	r3, r2
 800b5fc:	461a      	mov	r2, r3
 800b5fe:	68f8      	ldr	r0, [r7, #12]
 800b600:	f001 f987 	bl	800c912 <USBD_CtlContinueRx>
 800b604:	e07d      	b.n	800b702 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b60c:	f003 031f 	and.w	r3, r3, #31
 800b610:	2b02      	cmp	r3, #2
 800b612:	d014      	beq.n	800b63e <USBD_LL_DataOutStage+0xaa>
 800b614:	2b02      	cmp	r3, #2
 800b616:	d81d      	bhi.n	800b654 <USBD_LL_DataOutStage+0xc0>
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d002      	beq.n	800b622 <USBD_LL_DataOutStage+0x8e>
 800b61c:	2b01      	cmp	r3, #1
 800b61e:	d003      	beq.n	800b628 <USBD_LL_DataOutStage+0x94>
 800b620:	e018      	b.n	800b654 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b622:	2300      	movs	r3, #0
 800b624:	75bb      	strb	r3, [r7, #22]
            break;
 800b626:	e018      	b.n	800b65a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b62e:	b2db      	uxtb	r3, r3
 800b630:	4619      	mov	r1, r3
 800b632:	68f8      	ldr	r0, [r7, #12]
 800b634:	f000 fa6e 	bl	800bb14 <USBD_CoreFindIF>
 800b638:	4603      	mov	r3, r0
 800b63a:	75bb      	strb	r3, [r7, #22]
            break;
 800b63c:	e00d      	b.n	800b65a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b644:	b2db      	uxtb	r3, r3
 800b646:	4619      	mov	r1, r3
 800b648:	68f8      	ldr	r0, [r7, #12]
 800b64a:	f000 fa70 	bl	800bb2e <USBD_CoreFindEP>
 800b64e:	4603      	mov	r3, r0
 800b650:	75bb      	strb	r3, [r7, #22]
            break;
 800b652:	e002      	b.n	800b65a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b654:	2300      	movs	r3, #0
 800b656:	75bb      	strb	r3, [r7, #22]
            break;
 800b658:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b65a:	7dbb      	ldrb	r3, [r7, #22]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d119      	bne.n	800b694 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b666:	b2db      	uxtb	r3, r3
 800b668:	2b03      	cmp	r3, #3
 800b66a:	d113      	bne.n	800b694 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b66c:	7dba      	ldrb	r2, [r7, #22]
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	32ae      	adds	r2, #174	@ 0xae
 800b672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b676:	691b      	ldr	r3, [r3, #16]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d00b      	beq.n	800b694 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800b67c:	7dba      	ldrb	r2, [r7, #22]
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b684:	7dba      	ldrb	r2, [r7, #22]
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	32ae      	adds	r2, #174	@ 0xae
 800b68a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b68e:	691b      	ldr	r3, [r3, #16]
 800b690:	68f8      	ldr	r0, [r7, #12]
 800b692:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b694:	68f8      	ldr	r0, [r7, #12]
 800b696:	f001 f94d 	bl	800c934 <USBD_CtlSendStatus>
 800b69a:	e032      	b.n	800b702 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b69c:	7afb      	ldrb	r3, [r7, #11]
 800b69e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6a2:	b2db      	uxtb	r3, r3
 800b6a4:	4619      	mov	r1, r3
 800b6a6:	68f8      	ldr	r0, [r7, #12]
 800b6a8:	f000 fa41 	bl	800bb2e <USBD_CoreFindEP>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b6b0:	7dbb      	ldrb	r3, [r7, #22]
 800b6b2:	2bff      	cmp	r3, #255	@ 0xff
 800b6b4:	d025      	beq.n	800b702 <USBD_LL_DataOutStage+0x16e>
 800b6b6:	7dbb      	ldrb	r3, [r7, #22]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d122      	bne.n	800b702 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6c2:	b2db      	uxtb	r3, r3
 800b6c4:	2b03      	cmp	r3, #3
 800b6c6:	d117      	bne.n	800b6f8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b6c8:	7dba      	ldrb	r2, [r7, #22]
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	32ae      	adds	r2, #174	@ 0xae
 800b6ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6d2:	699b      	ldr	r3, [r3, #24]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d00f      	beq.n	800b6f8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800b6d8:	7dba      	ldrb	r2, [r7, #22]
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b6e0:	7dba      	ldrb	r2, [r7, #22]
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	32ae      	adds	r2, #174	@ 0xae
 800b6e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6ea:	699b      	ldr	r3, [r3, #24]
 800b6ec:	7afa      	ldrb	r2, [r7, #11]
 800b6ee:	4611      	mov	r1, r2
 800b6f0:	68f8      	ldr	r0, [r7, #12]
 800b6f2:	4798      	blx	r3
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b6f8:	7dfb      	ldrb	r3, [r7, #23]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d001      	beq.n	800b702 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800b6fe:	7dfb      	ldrb	r3, [r7, #23]
 800b700:	e000      	b.n	800b704 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800b702:	2300      	movs	r3, #0
}
 800b704:	4618      	mov	r0, r3
 800b706:	3718      	adds	r7, #24
 800b708:	46bd      	mov	sp, r7
 800b70a:	bd80      	pop	{r7, pc}

0800b70c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b086      	sub	sp, #24
 800b710:	af00      	add	r7, sp, #0
 800b712:	60f8      	str	r0, [r7, #12]
 800b714:	460b      	mov	r3, r1
 800b716:	607a      	str	r2, [r7, #4]
 800b718:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800b71a:	7afb      	ldrb	r3, [r7, #11]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d178      	bne.n	800b812 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	3314      	adds	r3, #20
 800b724:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b72c:	2b02      	cmp	r3, #2
 800b72e:	d163      	bne.n	800b7f8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800b730:	693b      	ldr	r3, [r7, #16]
 800b732:	685b      	ldr	r3, [r3, #4]
 800b734:	693a      	ldr	r2, [r7, #16]
 800b736:	8992      	ldrh	r2, [r2, #12]
 800b738:	4293      	cmp	r3, r2
 800b73a:	d91c      	bls.n	800b776 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800b73c:	693b      	ldr	r3, [r7, #16]
 800b73e:	685b      	ldr	r3, [r3, #4]
 800b740:	693a      	ldr	r2, [r7, #16]
 800b742:	8992      	ldrh	r2, [r2, #12]
 800b744:	1a9a      	subs	r2, r3, r2
 800b746:	693b      	ldr	r3, [r7, #16]
 800b748:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b74a:	693b      	ldr	r3, [r7, #16]
 800b74c:	691b      	ldr	r3, [r3, #16]
 800b74e:	693a      	ldr	r2, [r7, #16]
 800b750:	8992      	ldrh	r2, [r2, #12]
 800b752:	441a      	add	r2, r3
 800b754:	693b      	ldr	r3, [r7, #16]
 800b756:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800b758:	693b      	ldr	r3, [r7, #16]
 800b75a:	6919      	ldr	r1, [r3, #16]
 800b75c:	693b      	ldr	r3, [r7, #16]
 800b75e:	685b      	ldr	r3, [r3, #4]
 800b760:	461a      	mov	r2, r3
 800b762:	68f8      	ldr	r0, [r7, #12]
 800b764:	f001 f8c4 	bl	800c8f0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b768:	2300      	movs	r3, #0
 800b76a:	2200      	movs	r2, #0
 800b76c:	2100      	movs	r1, #0
 800b76e:	68f8      	ldr	r0, [r7, #12]
 800b770:	f001 fce8 	bl	800d144 <USBD_LL_PrepareReceive>
 800b774:	e040      	b.n	800b7f8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b776:	693b      	ldr	r3, [r7, #16]
 800b778:	899b      	ldrh	r3, [r3, #12]
 800b77a:	461a      	mov	r2, r3
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	685b      	ldr	r3, [r3, #4]
 800b780:	429a      	cmp	r2, r3
 800b782:	d11c      	bne.n	800b7be <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800b784:	693b      	ldr	r3, [r7, #16]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	693a      	ldr	r2, [r7, #16]
 800b78a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b78c:	4293      	cmp	r3, r2
 800b78e:	d316      	bcc.n	800b7be <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800b790:	693b      	ldr	r3, [r7, #16]
 800b792:	681a      	ldr	r2, [r3, #0]
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b79a:	429a      	cmp	r2, r3
 800b79c:	d20f      	bcs.n	800b7be <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b79e:	2200      	movs	r2, #0
 800b7a0:	2100      	movs	r1, #0
 800b7a2:	68f8      	ldr	r0, [r7, #12]
 800b7a4:	f001 f8a4 	bl	800c8f0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	2100      	movs	r1, #0
 800b7b6:	68f8      	ldr	r0, [r7, #12]
 800b7b8:	f001 fcc4 	bl	800d144 <USBD_LL_PrepareReceive>
 800b7bc:	e01c      	b.n	800b7f8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7c4:	b2db      	uxtb	r3, r3
 800b7c6:	2b03      	cmp	r3, #3
 800b7c8:	d10f      	bne.n	800b7ea <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7d0:	68db      	ldr	r3, [r3, #12]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d009      	beq.n	800b7ea <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	2200      	movs	r2, #0
 800b7da:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7e4:	68db      	ldr	r3, [r3, #12]
 800b7e6:	68f8      	ldr	r0, [r7, #12]
 800b7e8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b7ea:	2180      	movs	r1, #128	@ 0x80
 800b7ec:	68f8      	ldr	r0, [r7, #12]
 800b7ee:	f001 fbff 	bl	800cff0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b7f2:	68f8      	ldr	r0, [r7, #12]
 800b7f4:	f001 f8b1 	bl	800c95a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d03a      	beq.n	800b878 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800b802:	68f8      	ldr	r0, [r7, #12]
 800b804:	f7ff fe30 	bl	800b468 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	2200      	movs	r2, #0
 800b80c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b810:	e032      	b.n	800b878 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b812:	7afb      	ldrb	r3, [r7, #11]
 800b814:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b818:	b2db      	uxtb	r3, r3
 800b81a:	4619      	mov	r1, r3
 800b81c:	68f8      	ldr	r0, [r7, #12]
 800b81e:	f000 f986 	bl	800bb2e <USBD_CoreFindEP>
 800b822:	4603      	mov	r3, r0
 800b824:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b826:	7dfb      	ldrb	r3, [r7, #23]
 800b828:	2bff      	cmp	r3, #255	@ 0xff
 800b82a:	d025      	beq.n	800b878 <USBD_LL_DataInStage+0x16c>
 800b82c:	7dfb      	ldrb	r3, [r7, #23]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d122      	bne.n	800b878 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b838:	b2db      	uxtb	r3, r3
 800b83a:	2b03      	cmp	r3, #3
 800b83c:	d11c      	bne.n	800b878 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b83e:	7dfa      	ldrb	r2, [r7, #23]
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	32ae      	adds	r2, #174	@ 0xae
 800b844:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b848:	695b      	ldr	r3, [r3, #20]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d014      	beq.n	800b878 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800b84e:	7dfa      	ldrb	r2, [r7, #23]
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b856:	7dfa      	ldrb	r2, [r7, #23]
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	32ae      	adds	r2, #174	@ 0xae
 800b85c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b860:	695b      	ldr	r3, [r3, #20]
 800b862:	7afa      	ldrb	r2, [r7, #11]
 800b864:	4611      	mov	r1, r2
 800b866:	68f8      	ldr	r0, [r7, #12]
 800b868:	4798      	blx	r3
 800b86a:	4603      	mov	r3, r0
 800b86c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b86e:	7dbb      	ldrb	r3, [r7, #22]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d001      	beq.n	800b878 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800b874:	7dbb      	ldrb	r3, [r7, #22]
 800b876:	e000      	b.n	800b87a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800b878:	2300      	movs	r3, #0
}
 800b87a:	4618      	mov	r0, r3
 800b87c:	3718      	adds	r7, #24
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}

0800b882 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b882:	b580      	push	{r7, lr}
 800b884:	b084      	sub	sp, #16
 800b886:	af00      	add	r7, sp, #0
 800b888:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b88a:	2300      	movs	r3, #0
 800b88c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	2201      	movs	r2, #1
 800b892:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2200      	movs	r2, #0
 800b89a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d014      	beq.n	800b8e8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8c4:	685b      	ldr	r3, [r3, #4]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d00e      	beq.n	800b8e8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8d0:	685b      	ldr	r3, [r3, #4]
 800b8d2:	687a      	ldr	r2, [r7, #4]
 800b8d4:	6852      	ldr	r2, [r2, #4]
 800b8d6:	b2d2      	uxtb	r2, r2
 800b8d8:	4611      	mov	r1, r2
 800b8da:	6878      	ldr	r0, [r7, #4]
 800b8dc:	4798      	blx	r3
 800b8de:	4603      	mov	r3, r0
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d001      	beq.n	800b8e8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b8e4:	2303      	movs	r3, #3
 800b8e6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b8e8:	2340      	movs	r3, #64	@ 0x40
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f001 fb39 	bl	800cf66 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	2240      	movs	r2, #64	@ 0x40
 800b900:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b904:	2340      	movs	r3, #64	@ 0x40
 800b906:	2200      	movs	r2, #0
 800b908:	2180      	movs	r1, #128	@ 0x80
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	f001 fb2b 	bl	800cf66 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2201      	movs	r2, #1
 800b914:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2240      	movs	r2, #64	@ 0x40
 800b91c:	841a      	strh	r2, [r3, #32]

  return ret;
 800b91e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b920:	4618      	mov	r0, r3
 800b922:	3710      	adds	r7, #16
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}

0800b928 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b928:	b480      	push	{r7}
 800b92a:	b083      	sub	sp, #12
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
 800b930:	460b      	mov	r3, r1
 800b932:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	78fa      	ldrb	r2, [r7, #3]
 800b938:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b93a:	2300      	movs	r3, #0
}
 800b93c:	4618      	mov	r0, r3
 800b93e:	370c      	adds	r7, #12
 800b940:	46bd      	mov	sp, r7
 800b942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b946:	4770      	bx	lr

0800b948 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b948:	b480      	push	{r7}
 800b94a:	b083      	sub	sp, #12
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b956:	b2db      	uxtb	r3, r3
 800b958:	2b04      	cmp	r3, #4
 800b95a:	d006      	beq.n	800b96a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b962:	b2da      	uxtb	r2, r3
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	2204      	movs	r2, #4
 800b96e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b972:	2300      	movs	r3, #0
}
 800b974:	4618      	mov	r0, r3
 800b976:	370c      	adds	r7, #12
 800b978:	46bd      	mov	sp, r7
 800b97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97e:	4770      	bx	lr

0800b980 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b980:	b480      	push	{r7}
 800b982:	b083      	sub	sp, #12
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b98e:	b2db      	uxtb	r3, r3
 800b990:	2b04      	cmp	r3, #4
 800b992:	d106      	bne.n	800b9a2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b99a:	b2da      	uxtb	r2, r3
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b9a2:	2300      	movs	r3, #0
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	370c      	adds	r7, #12
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ae:	4770      	bx	lr

0800b9b0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b082      	sub	sp, #8
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9be:	b2db      	uxtb	r3, r3
 800b9c0:	2b03      	cmp	r3, #3
 800b9c2:	d110      	bne.n	800b9e6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d00b      	beq.n	800b9e6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9d4:	69db      	ldr	r3, [r3, #28]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d005      	beq.n	800b9e6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9e0:	69db      	ldr	r3, [r3, #28]
 800b9e2:	6878      	ldr	r0, [r7, #4]
 800b9e4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b9e6:	2300      	movs	r3, #0
}
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	3708      	adds	r7, #8
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	bd80      	pop	{r7, pc}

0800b9f0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b082      	sub	sp, #8
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
 800b9f8:	460b      	mov	r3, r1
 800b9fa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	32ae      	adds	r2, #174	@ 0xae
 800ba06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d101      	bne.n	800ba12 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ba0e:	2303      	movs	r3, #3
 800ba10:	e01c      	b.n	800ba4c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba18:	b2db      	uxtb	r3, r3
 800ba1a:	2b03      	cmp	r3, #3
 800ba1c:	d115      	bne.n	800ba4a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	32ae      	adds	r2, #174	@ 0xae
 800ba28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba2c:	6a1b      	ldr	r3, [r3, #32]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d00b      	beq.n	800ba4a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	32ae      	adds	r2, #174	@ 0xae
 800ba3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba40:	6a1b      	ldr	r3, [r3, #32]
 800ba42:	78fa      	ldrb	r2, [r7, #3]
 800ba44:	4611      	mov	r1, r2
 800ba46:	6878      	ldr	r0, [r7, #4]
 800ba48:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ba4a:	2300      	movs	r3, #0
}
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	3708      	adds	r7, #8
 800ba50:	46bd      	mov	sp, r7
 800ba52:	bd80      	pop	{r7, pc}

0800ba54 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b082      	sub	sp, #8
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
 800ba5c:	460b      	mov	r3, r1
 800ba5e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	32ae      	adds	r2, #174	@ 0xae
 800ba6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d101      	bne.n	800ba76 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ba72:	2303      	movs	r3, #3
 800ba74:	e01c      	b.n	800bab0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba7c:	b2db      	uxtb	r3, r3
 800ba7e:	2b03      	cmp	r3, #3
 800ba80:	d115      	bne.n	800baae <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	32ae      	adds	r2, #174	@ 0xae
 800ba8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d00b      	beq.n	800baae <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	32ae      	adds	r2, #174	@ 0xae
 800baa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800baa6:	78fa      	ldrb	r2, [r7, #3]
 800baa8:	4611      	mov	r1, r2
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800baae:	2300      	movs	r3, #0
}
 800bab0:	4618      	mov	r0, r3
 800bab2:	3708      	adds	r7, #8
 800bab4:	46bd      	mov	sp, r7
 800bab6:	bd80      	pop	{r7, pc}

0800bab8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800bab8:	b480      	push	{r7}
 800baba:	b083      	sub	sp, #12
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bac0:	2300      	movs	r3, #0
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	370c      	adds	r7, #12
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr

0800bace <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800bace:	b580      	push	{r7, lr}
 800bad0:	b084      	sub	sp, #16
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800bad6:	2300      	movs	r3, #0
 800bad8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2201      	movs	r2, #1
 800bade:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d00e      	beq.n	800bb0a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800baf2:	685b      	ldr	r3, [r3, #4]
 800baf4:	687a      	ldr	r2, [r7, #4]
 800baf6:	6852      	ldr	r2, [r2, #4]
 800baf8:	b2d2      	uxtb	r2, r2
 800bafa:	4611      	mov	r1, r2
 800bafc:	6878      	ldr	r0, [r7, #4]
 800bafe:	4798      	blx	r3
 800bb00:	4603      	mov	r3, r0
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d001      	beq.n	800bb0a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800bb06:	2303      	movs	r3, #3
 800bb08:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bb0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	3710      	adds	r7, #16
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bd80      	pop	{r7, pc}

0800bb14 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bb14:	b480      	push	{r7}
 800bb16:	b083      	sub	sp, #12
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
 800bb1c:	460b      	mov	r3, r1
 800bb1e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bb20:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bb22:	4618      	mov	r0, r3
 800bb24:	370c      	adds	r7, #12
 800bb26:	46bd      	mov	sp, r7
 800bb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2c:	4770      	bx	lr

0800bb2e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bb2e:	b480      	push	{r7}
 800bb30:	b083      	sub	sp, #12
 800bb32:	af00      	add	r7, sp, #0
 800bb34:	6078      	str	r0, [r7, #4]
 800bb36:	460b      	mov	r3, r1
 800bb38:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bb3a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	370c      	adds	r7, #12
 800bb40:	46bd      	mov	sp, r7
 800bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb46:	4770      	bx	lr

0800bb48 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b086      	sub	sp, #24
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
 800bb50:	460b      	mov	r3, r1
 800bb52:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	885b      	ldrh	r3, [r3, #2]
 800bb64:	b29b      	uxth	r3, r3
 800bb66:	68fa      	ldr	r2, [r7, #12]
 800bb68:	7812      	ldrb	r2, [r2, #0]
 800bb6a:	4293      	cmp	r3, r2
 800bb6c:	d91f      	bls.n	800bbae <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	781b      	ldrb	r3, [r3, #0]
 800bb72:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bb74:	e013      	b.n	800bb9e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bb76:	f107 030a 	add.w	r3, r7, #10
 800bb7a:	4619      	mov	r1, r3
 800bb7c:	6978      	ldr	r0, [r7, #20]
 800bb7e:	f000 f81b 	bl	800bbb8 <USBD_GetNextDesc>
 800bb82:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bb84:	697b      	ldr	r3, [r7, #20]
 800bb86:	785b      	ldrb	r3, [r3, #1]
 800bb88:	2b05      	cmp	r3, #5
 800bb8a:	d108      	bne.n	800bb9e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bb90:	693b      	ldr	r3, [r7, #16]
 800bb92:	789b      	ldrb	r3, [r3, #2]
 800bb94:	78fa      	ldrb	r2, [r7, #3]
 800bb96:	429a      	cmp	r2, r3
 800bb98:	d008      	beq.n	800bbac <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	885b      	ldrh	r3, [r3, #2]
 800bba2:	b29a      	uxth	r2, r3
 800bba4:	897b      	ldrh	r3, [r7, #10]
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d8e5      	bhi.n	800bb76 <USBD_GetEpDesc+0x2e>
 800bbaa:	e000      	b.n	800bbae <USBD_GetEpDesc+0x66>
          break;
 800bbac:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800bbae:	693b      	ldr	r3, [r7, #16]
}
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	3718      	adds	r7, #24
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}

0800bbb8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b085      	sub	sp, #20
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bbc6:	683b      	ldr	r3, [r7, #0]
 800bbc8:	881b      	ldrh	r3, [r3, #0]
 800bbca:	68fa      	ldr	r2, [r7, #12]
 800bbcc:	7812      	ldrb	r2, [r2, #0]
 800bbce:	4413      	add	r3, r2
 800bbd0:	b29a      	uxth	r2, r3
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	781b      	ldrb	r3, [r3, #0]
 800bbda:	461a      	mov	r2, r3
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	4413      	add	r3, r2
 800bbe0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bbe2:	68fb      	ldr	r3, [r7, #12]
}
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	3714      	adds	r7, #20
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbee:	4770      	bx	lr

0800bbf0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b087      	sub	sp, #28
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bbfc:	697b      	ldr	r3, [r7, #20]
 800bbfe:	781b      	ldrb	r3, [r3, #0]
 800bc00:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bc02:	697b      	ldr	r3, [r7, #20]
 800bc04:	3301      	adds	r3, #1
 800bc06:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bc08:	697b      	ldr	r3, [r7, #20]
 800bc0a:	781b      	ldrb	r3, [r3, #0]
 800bc0c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bc0e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800bc12:	021b      	lsls	r3, r3, #8
 800bc14:	b21a      	sxth	r2, r3
 800bc16:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	b21b      	sxth	r3, r3
 800bc1e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bc20:	89fb      	ldrh	r3, [r7, #14]
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	371c      	adds	r7, #28
 800bc26:	46bd      	mov	sp, r7
 800bc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2c:	4770      	bx	lr
	...

0800bc30 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b084      	sub	sp, #16
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]
 800bc38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	781b      	ldrb	r3, [r3, #0]
 800bc42:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bc46:	2b40      	cmp	r3, #64	@ 0x40
 800bc48:	d005      	beq.n	800bc56 <USBD_StdDevReq+0x26>
 800bc4a:	2b40      	cmp	r3, #64	@ 0x40
 800bc4c:	d857      	bhi.n	800bcfe <USBD_StdDevReq+0xce>
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d00f      	beq.n	800bc72 <USBD_StdDevReq+0x42>
 800bc52:	2b20      	cmp	r3, #32
 800bc54:	d153      	bne.n	800bcfe <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	32ae      	adds	r2, #174	@ 0xae
 800bc60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc64:	689b      	ldr	r3, [r3, #8]
 800bc66:	6839      	ldr	r1, [r7, #0]
 800bc68:	6878      	ldr	r0, [r7, #4]
 800bc6a:	4798      	blx	r3
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	73fb      	strb	r3, [r7, #15]
      break;
 800bc70:	e04a      	b.n	800bd08 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	785b      	ldrb	r3, [r3, #1]
 800bc76:	2b09      	cmp	r3, #9
 800bc78:	d83b      	bhi.n	800bcf2 <USBD_StdDevReq+0xc2>
 800bc7a:	a201      	add	r2, pc, #4	@ (adr r2, 800bc80 <USBD_StdDevReq+0x50>)
 800bc7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc80:	0800bcd5 	.word	0x0800bcd5
 800bc84:	0800bce9 	.word	0x0800bce9
 800bc88:	0800bcf3 	.word	0x0800bcf3
 800bc8c:	0800bcdf 	.word	0x0800bcdf
 800bc90:	0800bcf3 	.word	0x0800bcf3
 800bc94:	0800bcb3 	.word	0x0800bcb3
 800bc98:	0800bca9 	.word	0x0800bca9
 800bc9c:	0800bcf3 	.word	0x0800bcf3
 800bca0:	0800bccb 	.word	0x0800bccb
 800bca4:	0800bcbd 	.word	0x0800bcbd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bca8:	6839      	ldr	r1, [r7, #0]
 800bcaa:	6878      	ldr	r0, [r7, #4]
 800bcac:	f000 fa3e 	bl	800c12c <USBD_GetDescriptor>
          break;
 800bcb0:	e024      	b.n	800bcfc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bcb2:	6839      	ldr	r1, [r7, #0]
 800bcb4:	6878      	ldr	r0, [r7, #4]
 800bcb6:	f000 fba3 	bl	800c400 <USBD_SetAddress>
          break;
 800bcba:	e01f      	b.n	800bcfc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bcbc:	6839      	ldr	r1, [r7, #0]
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f000 fbe2 	bl	800c488 <USBD_SetConfig>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	73fb      	strb	r3, [r7, #15]
          break;
 800bcc8:	e018      	b.n	800bcfc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bcca:	6839      	ldr	r1, [r7, #0]
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	f000 fc85 	bl	800c5dc <USBD_GetConfig>
          break;
 800bcd2:	e013      	b.n	800bcfc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bcd4:	6839      	ldr	r1, [r7, #0]
 800bcd6:	6878      	ldr	r0, [r7, #4]
 800bcd8:	f000 fcb6 	bl	800c648 <USBD_GetStatus>
          break;
 800bcdc:	e00e      	b.n	800bcfc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bcde:	6839      	ldr	r1, [r7, #0]
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f000 fce5 	bl	800c6b0 <USBD_SetFeature>
          break;
 800bce6:	e009      	b.n	800bcfc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bce8:	6839      	ldr	r1, [r7, #0]
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f000 fd09 	bl	800c702 <USBD_ClrFeature>
          break;
 800bcf0:	e004      	b.n	800bcfc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800bcf2:	6839      	ldr	r1, [r7, #0]
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	f000 fd60 	bl	800c7ba <USBD_CtlError>
          break;
 800bcfa:	bf00      	nop
      }
      break;
 800bcfc:	e004      	b.n	800bd08 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800bcfe:	6839      	ldr	r1, [r7, #0]
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f000 fd5a 	bl	800c7ba <USBD_CtlError>
      break;
 800bd06:	bf00      	nop
  }

  return ret;
 800bd08:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	3710      	adds	r7, #16
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}
 800bd12:	bf00      	nop

0800bd14 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b084      	sub	sp, #16
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd1e:	2300      	movs	r3, #0
 800bd20:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	781b      	ldrb	r3, [r3, #0]
 800bd26:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bd2a:	2b40      	cmp	r3, #64	@ 0x40
 800bd2c:	d005      	beq.n	800bd3a <USBD_StdItfReq+0x26>
 800bd2e:	2b40      	cmp	r3, #64	@ 0x40
 800bd30:	d852      	bhi.n	800bdd8 <USBD_StdItfReq+0xc4>
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d001      	beq.n	800bd3a <USBD_StdItfReq+0x26>
 800bd36:	2b20      	cmp	r3, #32
 800bd38:	d14e      	bne.n	800bdd8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	3b01      	subs	r3, #1
 800bd44:	2b02      	cmp	r3, #2
 800bd46:	d840      	bhi.n	800bdca <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	889b      	ldrh	r3, [r3, #4]
 800bd4c:	b2db      	uxtb	r3, r3
 800bd4e:	2b01      	cmp	r3, #1
 800bd50:	d836      	bhi.n	800bdc0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800bd52:	683b      	ldr	r3, [r7, #0]
 800bd54:	889b      	ldrh	r3, [r3, #4]
 800bd56:	b2db      	uxtb	r3, r3
 800bd58:	4619      	mov	r1, r3
 800bd5a:	6878      	ldr	r0, [r7, #4]
 800bd5c:	f7ff feda 	bl	800bb14 <USBD_CoreFindIF>
 800bd60:	4603      	mov	r3, r0
 800bd62:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bd64:	7bbb      	ldrb	r3, [r7, #14]
 800bd66:	2bff      	cmp	r3, #255	@ 0xff
 800bd68:	d01d      	beq.n	800bda6 <USBD_StdItfReq+0x92>
 800bd6a:	7bbb      	ldrb	r3, [r7, #14]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d11a      	bne.n	800bda6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800bd70:	7bba      	ldrb	r2, [r7, #14]
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	32ae      	adds	r2, #174	@ 0xae
 800bd76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd7a:	689b      	ldr	r3, [r3, #8]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d00f      	beq.n	800bda0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800bd80:	7bba      	ldrb	r2, [r7, #14]
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bd88:	7bba      	ldrb	r2, [r7, #14]
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	32ae      	adds	r2, #174	@ 0xae
 800bd8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd92:	689b      	ldr	r3, [r3, #8]
 800bd94:	6839      	ldr	r1, [r7, #0]
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	4798      	blx	r3
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800bd9e:	e004      	b.n	800bdaa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800bda0:	2303      	movs	r3, #3
 800bda2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800bda4:	e001      	b.n	800bdaa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800bda6:	2303      	movs	r3, #3
 800bda8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	88db      	ldrh	r3, [r3, #6]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d110      	bne.n	800bdd4 <USBD_StdItfReq+0xc0>
 800bdb2:	7bfb      	ldrb	r3, [r7, #15]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d10d      	bne.n	800bdd4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f000 fdbb 	bl	800c934 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bdbe:	e009      	b.n	800bdd4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800bdc0:	6839      	ldr	r1, [r7, #0]
 800bdc2:	6878      	ldr	r0, [r7, #4]
 800bdc4:	f000 fcf9 	bl	800c7ba <USBD_CtlError>
          break;
 800bdc8:	e004      	b.n	800bdd4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800bdca:	6839      	ldr	r1, [r7, #0]
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	f000 fcf4 	bl	800c7ba <USBD_CtlError>
          break;
 800bdd2:	e000      	b.n	800bdd6 <USBD_StdItfReq+0xc2>
          break;
 800bdd4:	bf00      	nop
      }
      break;
 800bdd6:	e004      	b.n	800bde2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800bdd8:	6839      	ldr	r1, [r7, #0]
 800bdda:	6878      	ldr	r0, [r7, #4]
 800bddc:	f000 fced 	bl	800c7ba <USBD_CtlError>
      break;
 800bde0:	bf00      	nop
  }

  return ret;
 800bde2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bde4:	4618      	mov	r0, r3
 800bde6:	3710      	adds	r7, #16
 800bde8:	46bd      	mov	sp, r7
 800bdea:	bd80      	pop	{r7, pc}

0800bdec <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b084      	sub	sp, #16
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
 800bdf4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	889b      	ldrh	r3, [r3, #4]
 800bdfe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	781b      	ldrb	r3, [r3, #0]
 800be04:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800be08:	2b40      	cmp	r3, #64	@ 0x40
 800be0a:	d007      	beq.n	800be1c <USBD_StdEPReq+0x30>
 800be0c:	2b40      	cmp	r3, #64	@ 0x40
 800be0e:	f200 8181 	bhi.w	800c114 <USBD_StdEPReq+0x328>
 800be12:	2b00      	cmp	r3, #0
 800be14:	d02a      	beq.n	800be6c <USBD_StdEPReq+0x80>
 800be16:	2b20      	cmp	r3, #32
 800be18:	f040 817c 	bne.w	800c114 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800be1c:	7bbb      	ldrb	r3, [r7, #14]
 800be1e:	4619      	mov	r1, r3
 800be20:	6878      	ldr	r0, [r7, #4]
 800be22:	f7ff fe84 	bl	800bb2e <USBD_CoreFindEP>
 800be26:	4603      	mov	r3, r0
 800be28:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800be2a:	7b7b      	ldrb	r3, [r7, #13]
 800be2c:	2bff      	cmp	r3, #255	@ 0xff
 800be2e:	f000 8176 	beq.w	800c11e <USBD_StdEPReq+0x332>
 800be32:	7b7b      	ldrb	r3, [r7, #13]
 800be34:	2b00      	cmp	r3, #0
 800be36:	f040 8172 	bne.w	800c11e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800be3a:	7b7a      	ldrb	r2, [r7, #13]
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800be42:	7b7a      	ldrb	r2, [r7, #13]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	32ae      	adds	r2, #174	@ 0xae
 800be48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be4c:	689b      	ldr	r3, [r3, #8]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	f000 8165 	beq.w	800c11e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800be54:	7b7a      	ldrb	r2, [r7, #13]
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	32ae      	adds	r2, #174	@ 0xae
 800be5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be5e:	689b      	ldr	r3, [r3, #8]
 800be60:	6839      	ldr	r1, [r7, #0]
 800be62:	6878      	ldr	r0, [r7, #4]
 800be64:	4798      	blx	r3
 800be66:	4603      	mov	r3, r0
 800be68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800be6a:	e158      	b.n	800c11e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800be6c:	683b      	ldr	r3, [r7, #0]
 800be6e:	785b      	ldrb	r3, [r3, #1]
 800be70:	2b03      	cmp	r3, #3
 800be72:	d008      	beq.n	800be86 <USBD_StdEPReq+0x9a>
 800be74:	2b03      	cmp	r3, #3
 800be76:	f300 8147 	bgt.w	800c108 <USBD_StdEPReq+0x31c>
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	f000 809b 	beq.w	800bfb6 <USBD_StdEPReq+0x1ca>
 800be80:	2b01      	cmp	r3, #1
 800be82:	d03c      	beq.n	800befe <USBD_StdEPReq+0x112>
 800be84:	e140      	b.n	800c108 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be8c:	b2db      	uxtb	r3, r3
 800be8e:	2b02      	cmp	r3, #2
 800be90:	d002      	beq.n	800be98 <USBD_StdEPReq+0xac>
 800be92:	2b03      	cmp	r3, #3
 800be94:	d016      	beq.n	800bec4 <USBD_StdEPReq+0xd8>
 800be96:	e02c      	b.n	800bef2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800be98:	7bbb      	ldrb	r3, [r7, #14]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d00d      	beq.n	800beba <USBD_StdEPReq+0xce>
 800be9e:	7bbb      	ldrb	r3, [r7, #14]
 800bea0:	2b80      	cmp	r3, #128	@ 0x80
 800bea2:	d00a      	beq.n	800beba <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bea4:	7bbb      	ldrb	r3, [r7, #14]
 800bea6:	4619      	mov	r1, r3
 800bea8:	6878      	ldr	r0, [r7, #4]
 800beaa:	f001 f8a1 	bl	800cff0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800beae:	2180      	movs	r1, #128	@ 0x80
 800beb0:	6878      	ldr	r0, [r7, #4]
 800beb2:	f001 f89d 	bl	800cff0 <USBD_LL_StallEP>
 800beb6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800beb8:	e020      	b.n	800befc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800beba:	6839      	ldr	r1, [r7, #0]
 800bebc:	6878      	ldr	r0, [r7, #4]
 800bebe:	f000 fc7c 	bl	800c7ba <USBD_CtlError>
              break;
 800bec2:	e01b      	b.n	800befc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	885b      	ldrh	r3, [r3, #2]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d10e      	bne.n	800beea <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800becc:	7bbb      	ldrb	r3, [r7, #14]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d00b      	beq.n	800beea <USBD_StdEPReq+0xfe>
 800bed2:	7bbb      	ldrb	r3, [r7, #14]
 800bed4:	2b80      	cmp	r3, #128	@ 0x80
 800bed6:	d008      	beq.n	800beea <USBD_StdEPReq+0xfe>
 800bed8:	683b      	ldr	r3, [r7, #0]
 800beda:	88db      	ldrh	r3, [r3, #6]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d104      	bne.n	800beea <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bee0:	7bbb      	ldrb	r3, [r7, #14]
 800bee2:	4619      	mov	r1, r3
 800bee4:	6878      	ldr	r0, [r7, #4]
 800bee6:	f001 f883 	bl	800cff0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800beea:	6878      	ldr	r0, [r7, #4]
 800beec:	f000 fd22 	bl	800c934 <USBD_CtlSendStatus>

              break;
 800bef0:	e004      	b.n	800befc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800bef2:	6839      	ldr	r1, [r7, #0]
 800bef4:	6878      	ldr	r0, [r7, #4]
 800bef6:	f000 fc60 	bl	800c7ba <USBD_CtlError>
              break;
 800befa:	bf00      	nop
          }
          break;
 800befc:	e109      	b.n	800c112 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf04:	b2db      	uxtb	r3, r3
 800bf06:	2b02      	cmp	r3, #2
 800bf08:	d002      	beq.n	800bf10 <USBD_StdEPReq+0x124>
 800bf0a:	2b03      	cmp	r3, #3
 800bf0c:	d016      	beq.n	800bf3c <USBD_StdEPReq+0x150>
 800bf0e:	e04b      	b.n	800bfa8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bf10:	7bbb      	ldrb	r3, [r7, #14]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d00d      	beq.n	800bf32 <USBD_StdEPReq+0x146>
 800bf16:	7bbb      	ldrb	r3, [r7, #14]
 800bf18:	2b80      	cmp	r3, #128	@ 0x80
 800bf1a:	d00a      	beq.n	800bf32 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf1c:	7bbb      	ldrb	r3, [r7, #14]
 800bf1e:	4619      	mov	r1, r3
 800bf20:	6878      	ldr	r0, [r7, #4]
 800bf22:	f001 f865 	bl	800cff0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf26:	2180      	movs	r1, #128	@ 0x80
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	f001 f861 	bl	800cff0 <USBD_LL_StallEP>
 800bf2e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bf30:	e040      	b.n	800bfb4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800bf32:	6839      	ldr	r1, [r7, #0]
 800bf34:	6878      	ldr	r0, [r7, #4]
 800bf36:	f000 fc40 	bl	800c7ba <USBD_CtlError>
              break;
 800bf3a:	e03b      	b.n	800bfb4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bf3c:	683b      	ldr	r3, [r7, #0]
 800bf3e:	885b      	ldrh	r3, [r3, #2]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d136      	bne.n	800bfb2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bf44:	7bbb      	ldrb	r3, [r7, #14]
 800bf46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d004      	beq.n	800bf58 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bf4e:	7bbb      	ldrb	r3, [r7, #14]
 800bf50:	4619      	mov	r1, r3
 800bf52:	6878      	ldr	r0, [r7, #4]
 800bf54:	f001 f86b 	bl	800d02e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bf58:	6878      	ldr	r0, [r7, #4]
 800bf5a:	f000 fceb 	bl	800c934 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800bf5e:	7bbb      	ldrb	r3, [r7, #14]
 800bf60:	4619      	mov	r1, r3
 800bf62:	6878      	ldr	r0, [r7, #4]
 800bf64:	f7ff fde3 	bl	800bb2e <USBD_CoreFindEP>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bf6c:	7b7b      	ldrb	r3, [r7, #13]
 800bf6e:	2bff      	cmp	r3, #255	@ 0xff
 800bf70:	d01f      	beq.n	800bfb2 <USBD_StdEPReq+0x1c6>
 800bf72:	7b7b      	ldrb	r3, [r7, #13]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d11c      	bne.n	800bfb2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800bf78:	7b7a      	ldrb	r2, [r7, #13]
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800bf80:	7b7a      	ldrb	r2, [r7, #13]
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	32ae      	adds	r2, #174	@ 0xae
 800bf86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf8a:	689b      	ldr	r3, [r3, #8]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d010      	beq.n	800bfb2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bf90:	7b7a      	ldrb	r2, [r7, #13]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	32ae      	adds	r2, #174	@ 0xae
 800bf96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf9a:	689b      	ldr	r3, [r3, #8]
 800bf9c:	6839      	ldr	r1, [r7, #0]
 800bf9e:	6878      	ldr	r0, [r7, #4]
 800bfa0:	4798      	blx	r3
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800bfa6:	e004      	b.n	800bfb2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800bfa8:	6839      	ldr	r1, [r7, #0]
 800bfaa:	6878      	ldr	r0, [r7, #4]
 800bfac:	f000 fc05 	bl	800c7ba <USBD_CtlError>
              break;
 800bfb0:	e000      	b.n	800bfb4 <USBD_StdEPReq+0x1c8>
              break;
 800bfb2:	bf00      	nop
          }
          break;
 800bfb4:	e0ad      	b.n	800c112 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfbc:	b2db      	uxtb	r3, r3
 800bfbe:	2b02      	cmp	r3, #2
 800bfc0:	d002      	beq.n	800bfc8 <USBD_StdEPReq+0x1dc>
 800bfc2:	2b03      	cmp	r3, #3
 800bfc4:	d033      	beq.n	800c02e <USBD_StdEPReq+0x242>
 800bfc6:	e099      	b.n	800c0fc <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bfc8:	7bbb      	ldrb	r3, [r7, #14]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d007      	beq.n	800bfde <USBD_StdEPReq+0x1f2>
 800bfce:	7bbb      	ldrb	r3, [r7, #14]
 800bfd0:	2b80      	cmp	r3, #128	@ 0x80
 800bfd2:	d004      	beq.n	800bfde <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800bfd4:	6839      	ldr	r1, [r7, #0]
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f000 fbef 	bl	800c7ba <USBD_CtlError>
                break;
 800bfdc:	e093      	b.n	800c106 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bfde:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	da0b      	bge.n	800bffe <USBD_StdEPReq+0x212>
 800bfe6:	7bbb      	ldrb	r3, [r7, #14]
 800bfe8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bfec:	4613      	mov	r3, r2
 800bfee:	009b      	lsls	r3, r3, #2
 800bff0:	4413      	add	r3, r2
 800bff2:	009b      	lsls	r3, r3, #2
 800bff4:	3310      	adds	r3, #16
 800bff6:	687a      	ldr	r2, [r7, #4]
 800bff8:	4413      	add	r3, r2
 800bffa:	3304      	adds	r3, #4
 800bffc:	e00b      	b.n	800c016 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bffe:	7bbb      	ldrb	r3, [r7, #14]
 800c000:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c004:	4613      	mov	r3, r2
 800c006:	009b      	lsls	r3, r3, #2
 800c008:	4413      	add	r3, r2
 800c00a:	009b      	lsls	r3, r3, #2
 800c00c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c010:	687a      	ldr	r2, [r7, #4]
 800c012:	4413      	add	r3, r2
 800c014:	3304      	adds	r3, #4
 800c016:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	2200      	movs	r2, #0
 800c01c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c01e:	68bb      	ldr	r3, [r7, #8]
 800c020:	330e      	adds	r3, #14
 800c022:	2202      	movs	r2, #2
 800c024:	4619      	mov	r1, r3
 800c026:	6878      	ldr	r0, [r7, #4]
 800c028:	f000 fc44 	bl	800c8b4 <USBD_CtlSendData>
              break;
 800c02c:	e06b      	b.n	800c106 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c02e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c032:	2b00      	cmp	r3, #0
 800c034:	da11      	bge.n	800c05a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c036:	7bbb      	ldrb	r3, [r7, #14]
 800c038:	f003 020f 	and.w	r2, r3, #15
 800c03c:	6879      	ldr	r1, [r7, #4]
 800c03e:	4613      	mov	r3, r2
 800c040:	009b      	lsls	r3, r3, #2
 800c042:	4413      	add	r3, r2
 800c044:	009b      	lsls	r3, r3, #2
 800c046:	440b      	add	r3, r1
 800c048:	3323      	adds	r3, #35	@ 0x23
 800c04a:	781b      	ldrb	r3, [r3, #0]
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d117      	bne.n	800c080 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c050:	6839      	ldr	r1, [r7, #0]
 800c052:	6878      	ldr	r0, [r7, #4]
 800c054:	f000 fbb1 	bl	800c7ba <USBD_CtlError>
                  break;
 800c058:	e055      	b.n	800c106 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c05a:	7bbb      	ldrb	r3, [r7, #14]
 800c05c:	f003 020f 	and.w	r2, r3, #15
 800c060:	6879      	ldr	r1, [r7, #4]
 800c062:	4613      	mov	r3, r2
 800c064:	009b      	lsls	r3, r3, #2
 800c066:	4413      	add	r3, r2
 800c068:	009b      	lsls	r3, r3, #2
 800c06a:	440b      	add	r3, r1
 800c06c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c070:	781b      	ldrb	r3, [r3, #0]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d104      	bne.n	800c080 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c076:	6839      	ldr	r1, [r7, #0]
 800c078:	6878      	ldr	r0, [r7, #4]
 800c07a:	f000 fb9e 	bl	800c7ba <USBD_CtlError>
                  break;
 800c07e:	e042      	b.n	800c106 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c080:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c084:	2b00      	cmp	r3, #0
 800c086:	da0b      	bge.n	800c0a0 <USBD_StdEPReq+0x2b4>
 800c088:	7bbb      	ldrb	r3, [r7, #14]
 800c08a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c08e:	4613      	mov	r3, r2
 800c090:	009b      	lsls	r3, r3, #2
 800c092:	4413      	add	r3, r2
 800c094:	009b      	lsls	r3, r3, #2
 800c096:	3310      	adds	r3, #16
 800c098:	687a      	ldr	r2, [r7, #4]
 800c09a:	4413      	add	r3, r2
 800c09c:	3304      	adds	r3, #4
 800c09e:	e00b      	b.n	800c0b8 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c0a0:	7bbb      	ldrb	r3, [r7, #14]
 800c0a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0a6:	4613      	mov	r3, r2
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	4413      	add	r3, r2
 800c0ac:	009b      	lsls	r3, r3, #2
 800c0ae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c0b2:	687a      	ldr	r2, [r7, #4]
 800c0b4:	4413      	add	r3, r2
 800c0b6:	3304      	adds	r3, #4
 800c0b8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c0ba:	7bbb      	ldrb	r3, [r7, #14]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d002      	beq.n	800c0c6 <USBD_StdEPReq+0x2da>
 800c0c0:	7bbb      	ldrb	r3, [r7, #14]
 800c0c2:	2b80      	cmp	r3, #128	@ 0x80
 800c0c4:	d103      	bne.n	800c0ce <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	2200      	movs	r2, #0
 800c0ca:	739a      	strb	r2, [r3, #14]
 800c0cc:	e00e      	b.n	800c0ec <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c0ce:	7bbb      	ldrb	r3, [r7, #14]
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f000 ffca 	bl	800d06c <USBD_LL_IsStallEP>
 800c0d8:	4603      	mov	r3, r0
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d003      	beq.n	800c0e6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800c0de:	68bb      	ldr	r3, [r7, #8]
 800c0e0:	2201      	movs	r2, #1
 800c0e2:	739a      	strb	r2, [r3, #14]
 800c0e4:	e002      	b.n	800c0ec <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	330e      	adds	r3, #14
 800c0f0:	2202      	movs	r2, #2
 800c0f2:	4619      	mov	r1, r3
 800c0f4:	6878      	ldr	r0, [r7, #4]
 800c0f6:	f000 fbdd 	bl	800c8b4 <USBD_CtlSendData>
              break;
 800c0fa:	e004      	b.n	800c106 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800c0fc:	6839      	ldr	r1, [r7, #0]
 800c0fe:	6878      	ldr	r0, [r7, #4]
 800c100:	f000 fb5b 	bl	800c7ba <USBD_CtlError>
              break;
 800c104:	bf00      	nop
          }
          break;
 800c106:	e004      	b.n	800c112 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800c108:	6839      	ldr	r1, [r7, #0]
 800c10a:	6878      	ldr	r0, [r7, #4]
 800c10c:	f000 fb55 	bl	800c7ba <USBD_CtlError>
          break;
 800c110:	bf00      	nop
      }
      break;
 800c112:	e005      	b.n	800c120 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800c114:	6839      	ldr	r1, [r7, #0]
 800c116:	6878      	ldr	r0, [r7, #4]
 800c118:	f000 fb4f 	bl	800c7ba <USBD_CtlError>
      break;
 800c11c:	e000      	b.n	800c120 <USBD_StdEPReq+0x334>
      break;
 800c11e:	bf00      	nop
  }

  return ret;
 800c120:	7bfb      	ldrb	r3, [r7, #15]
}
 800c122:	4618      	mov	r0, r3
 800c124:	3710      	adds	r7, #16
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}
	...

0800c12c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b084      	sub	sp, #16
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
 800c134:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c136:	2300      	movs	r3, #0
 800c138:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c13a:	2300      	movs	r3, #0
 800c13c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c13e:	2300      	movs	r3, #0
 800c140:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	885b      	ldrh	r3, [r3, #2]
 800c146:	0a1b      	lsrs	r3, r3, #8
 800c148:	b29b      	uxth	r3, r3
 800c14a:	3b01      	subs	r3, #1
 800c14c:	2b06      	cmp	r3, #6
 800c14e:	f200 8128 	bhi.w	800c3a2 <USBD_GetDescriptor+0x276>
 800c152:	a201      	add	r2, pc, #4	@ (adr r2, 800c158 <USBD_GetDescriptor+0x2c>)
 800c154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c158:	0800c175 	.word	0x0800c175
 800c15c:	0800c18d 	.word	0x0800c18d
 800c160:	0800c1cd 	.word	0x0800c1cd
 800c164:	0800c3a3 	.word	0x0800c3a3
 800c168:	0800c3a3 	.word	0x0800c3a3
 800c16c:	0800c343 	.word	0x0800c343
 800c170:	0800c36f 	.word	0x0800c36f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	687a      	ldr	r2, [r7, #4]
 800c17e:	7c12      	ldrb	r2, [r2, #16]
 800c180:	f107 0108 	add.w	r1, r7, #8
 800c184:	4610      	mov	r0, r2
 800c186:	4798      	blx	r3
 800c188:	60f8      	str	r0, [r7, #12]
      break;
 800c18a:	e112      	b.n	800c3b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	7c1b      	ldrb	r3, [r3, #16]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d10d      	bne.n	800c1b0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c19a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c19c:	f107 0208 	add.w	r2, r7, #8
 800c1a0:	4610      	mov	r0, r2
 800c1a2:	4798      	blx	r3
 800c1a4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	3301      	adds	r3, #1
 800c1aa:	2202      	movs	r2, #2
 800c1ac:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c1ae:	e100      	b.n	800c3b2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c1b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1b8:	f107 0208 	add.w	r2, r7, #8
 800c1bc:	4610      	mov	r0, r2
 800c1be:	4798      	blx	r3
 800c1c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	2202      	movs	r2, #2
 800c1c8:	701a      	strb	r2, [r3, #0]
      break;
 800c1ca:	e0f2      	b.n	800c3b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	885b      	ldrh	r3, [r3, #2]
 800c1d0:	b2db      	uxtb	r3, r3
 800c1d2:	2b05      	cmp	r3, #5
 800c1d4:	f200 80ac 	bhi.w	800c330 <USBD_GetDescriptor+0x204>
 800c1d8:	a201      	add	r2, pc, #4	@ (adr r2, 800c1e0 <USBD_GetDescriptor+0xb4>)
 800c1da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1de:	bf00      	nop
 800c1e0:	0800c1f9 	.word	0x0800c1f9
 800c1e4:	0800c22d 	.word	0x0800c22d
 800c1e8:	0800c261 	.word	0x0800c261
 800c1ec:	0800c295 	.word	0x0800c295
 800c1f0:	0800c2c9 	.word	0x0800c2c9
 800c1f4:	0800c2fd 	.word	0x0800c2fd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c1fe:	685b      	ldr	r3, [r3, #4]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d00b      	beq.n	800c21c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c20a:	685b      	ldr	r3, [r3, #4]
 800c20c:	687a      	ldr	r2, [r7, #4]
 800c20e:	7c12      	ldrb	r2, [r2, #16]
 800c210:	f107 0108 	add.w	r1, r7, #8
 800c214:	4610      	mov	r0, r2
 800c216:	4798      	blx	r3
 800c218:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c21a:	e091      	b.n	800c340 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c21c:	6839      	ldr	r1, [r7, #0]
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f000 facb 	bl	800c7ba <USBD_CtlError>
            err++;
 800c224:	7afb      	ldrb	r3, [r7, #11]
 800c226:	3301      	adds	r3, #1
 800c228:	72fb      	strb	r3, [r7, #11]
          break;
 800c22a:	e089      	b.n	800c340 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c232:	689b      	ldr	r3, [r3, #8]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d00b      	beq.n	800c250 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c23e:	689b      	ldr	r3, [r3, #8]
 800c240:	687a      	ldr	r2, [r7, #4]
 800c242:	7c12      	ldrb	r2, [r2, #16]
 800c244:	f107 0108 	add.w	r1, r7, #8
 800c248:	4610      	mov	r0, r2
 800c24a:	4798      	blx	r3
 800c24c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c24e:	e077      	b.n	800c340 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c250:	6839      	ldr	r1, [r7, #0]
 800c252:	6878      	ldr	r0, [r7, #4]
 800c254:	f000 fab1 	bl	800c7ba <USBD_CtlError>
            err++;
 800c258:	7afb      	ldrb	r3, [r7, #11]
 800c25a:	3301      	adds	r3, #1
 800c25c:	72fb      	strb	r3, [r7, #11]
          break;
 800c25e:	e06f      	b.n	800c340 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c266:	68db      	ldr	r3, [r3, #12]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d00b      	beq.n	800c284 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c272:	68db      	ldr	r3, [r3, #12]
 800c274:	687a      	ldr	r2, [r7, #4]
 800c276:	7c12      	ldrb	r2, [r2, #16]
 800c278:	f107 0108 	add.w	r1, r7, #8
 800c27c:	4610      	mov	r0, r2
 800c27e:	4798      	blx	r3
 800c280:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c282:	e05d      	b.n	800c340 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c284:	6839      	ldr	r1, [r7, #0]
 800c286:	6878      	ldr	r0, [r7, #4]
 800c288:	f000 fa97 	bl	800c7ba <USBD_CtlError>
            err++;
 800c28c:	7afb      	ldrb	r3, [r7, #11]
 800c28e:	3301      	adds	r3, #1
 800c290:	72fb      	strb	r3, [r7, #11]
          break;
 800c292:	e055      	b.n	800c340 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c29a:	691b      	ldr	r3, [r3, #16]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d00b      	beq.n	800c2b8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2a6:	691b      	ldr	r3, [r3, #16]
 800c2a8:	687a      	ldr	r2, [r7, #4]
 800c2aa:	7c12      	ldrb	r2, [r2, #16]
 800c2ac:	f107 0108 	add.w	r1, r7, #8
 800c2b0:	4610      	mov	r0, r2
 800c2b2:	4798      	blx	r3
 800c2b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2b6:	e043      	b.n	800c340 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2b8:	6839      	ldr	r1, [r7, #0]
 800c2ba:	6878      	ldr	r0, [r7, #4]
 800c2bc:	f000 fa7d 	bl	800c7ba <USBD_CtlError>
            err++;
 800c2c0:	7afb      	ldrb	r3, [r7, #11]
 800c2c2:	3301      	adds	r3, #1
 800c2c4:	72fb      	strb	r3, [r7, #11]
          break;
 800c2c6:	e03b      	b.n	800c340 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2ce:	695b      	ldr	r3, [r3, #20]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d00b      	beq.n	800c2ec <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2da:	695b      	ldr	r3, [r3, #20]
 800c2dc:	687a      	ldr	r2, [r7, #4]
 800c2de:	7c12      	ldrb	r2, [r2, #16]
 800c2e0:	f107 0108 	add.w	r1, r7, #8
 800c2e4:	4610      	mov	r0, r2
 800c2e6:	4798      	blx	r3
 800c2e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2ea:	e029      	b.n	800c340 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2ec:	6839      	ldr	r1, [r7, #0]
 800c2ee:	6878      	ldr	r0, [r7, #4]
 800c2f0:	f000 fa63 	bl	800c7ba <USBD_CtlError>
            err++;
 800c2f4:	7afb      	ldrb	r3, [r7, #11]
 800c2f6:	3301      	adds	r3, #1
 800c2f8:	72fb      	strb	r3, [r7, #11]
          break;
 800c2fa:	e021      	b.n	800c340 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c302:	699b      	ldr	r3, [r3, #24]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d00b      	beq.n	800c320 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c30e:	699b      	ldr	r3, [r3, #24]
 800c310:	687a      	ldr	r2, [r7, #4]
 800c312:	7c12      	ldrb	r2, [r2, #16]
 800c314:	f107 0108 	add.w	r1, r7, #8
 800c318:	4610      	mov	r0, r2
 800c31a:	4798      	blx	r3
 800c31c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c31e:	e00f      	b.n	800c340 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c320:	6839      	ldr	r1, [r7, #0]
 800c322:	6878      	ldr	r0, [r7, #4]
 800c324:	f000 fa49 	bl	800c7ba <USBD_CtlError>
            err++;
 800c328:	7afb      	ldrb	r3, [r7, #11]
 800c32a:	3301      	adds	r3, #1
 800c32c:	72fb      	strb	r3, [r7, #11]
          break;
 800c32e:	e007      	b.n	800c340 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c330:	6839      	ldr	r1, [r7, #0]
 800c332:	6878      	ldr	r0, [r7, #4]
 800c334:	f000 fa41 	bl	800c7ba <USBD_CtlError>
          err++;
 800c338:	7afb      	ldrb	r3, [r7, #11]
 800c33a:	3301      	adds	r3, #1
 800c33c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c33e:	bf00      	nop
      }
      break;
 800c340:	e037      	b.n	800c3b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	7c1b      	ldrb	r3, [r3, #16]
 800c346:	2b00      	cmp	r3, #0
 800c348:	d109      	bne.n	800c35e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c352:	f107 0208 	add.w	r2, r7, #8
 800c356:	4610      	mov	r0, r2
 800c358:	4798      	blx	r3
 800c35a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c35c:	e029      	b.n	800c3b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c35e:	6839      	ldr	r1, [r7, #0]
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f000 fa2a 	bl	800c7ba <USBD_CtlError>
        err++;
 800c366:	7afb      	ldrb	r3, [r7, #11]
 800c368:	3301      	adds	r3, #1
 800c36a:	72fb      	strb	r3, [r7, #11]
      break;
 800c36c:	e021      	b.n	800c3b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	7c1b      	ldrb	r3, [r3, #16]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d10d      	bne.n	800c392 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c37c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c37e:	f107 0208 	add.w	r2, r7, #8
 800c382:	4610      	mov	r0, r2
 800c384:	4798      	blx	r3
 800c386:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	3301      	adds	r3, #1
 800c38c:	2207      	movs	r2, #7
 800c38e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c390:	e00f      	b.n	800c3b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c392:	6839      	ldr	r1, [r7, #0]
 800c394:	6878      	ldr	r0, [r7, #4]
 800c396:	f000 fa10 	bl	800c7ba <USBD_CtlError>
        err++;
 800c39a:	7afb      	ldrb	r3, [r7, #11]
 800c39c:	3301      	adds	r3, #1
 800c39e:	72fb      	strb	r3, [r7, #11]
      break;
 800c3a0:	e007      	b.n	800c3b2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c3a2:	6839      	ldr	r1, [r7, #0]
 800c3a4:	6878      	ldr	r0, [r7, #4]
 800c3a6:	f000 fa08 	bl	800c7ba <USBD_CtlError>
      err++;
 800c3aa:	7afb      	ldrb	r3, [r7, #11]
 800c3ac:	3301      	adds	r3, #1
 800c3ae:	72fb      	strb	r3, [r7, #11]
      break;
 800c3b0:	bf00      	nop
  }

  if (err != 0U)
 800c3b2:	7afb      	ldrb	r3, [r7, #11]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d11e      	bne.n	800c3f6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	88db      	ldrh	r3, [r3, #6]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d016      	beq.n	800c3ee <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c3c0:	893b      	ldrh	r3, [r7, #8]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d00e      	beq.n	800c3e4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c3c6:	683b      	ldr	r3, [r7, #0]
 800c3c8:	88da      	ldrh	r2, [r3, #6]
 800c3ca:	893b      	ldrh	r3, [r7, #8]
 800c3cc:	4293      	cmp	r3, r2
 800c3ce:	bf28      	it	cs
 800c3d0:	4613      	movcs	r3, r2
 800c3d2:	b29b      	uxth	r3, r3
 800c3d4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c3d6:	893b      	ldrh	r3, [r7, #8]
 800c3d8:	461a      	mov	r2, r3
 800c3da:	68f9      	ldr	r1, [r7, #12]
 800c3dc:	6878      	ldr	r0, [r7, #4]
 800c3de:	f000 fa69 	bl	800c8b4 <USBD_CtlSendData>
 800c3e2:	e009      	b.n	800c3f8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c3e4:	6839      	ldr	r1, [r7, #0]
 800c3e6:	6878      	ldr	r0, [r7, #4]
 800c3e8:	f000 f9e7 	bl	800c7ba <USBD_CtlError>
 800c3ec:	e004      	b.n	800c3f8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c3ee:	6878      	ldr	r0, [r7, #4]
 800c3f0:	f000 faa0 	bl	800c934 <USBD_CtlSendStatus>
 800c3f4:	e000      	b.n	800c3f8 <USBD_GetDescriptor+0x2cc>
    return;
 800c3f6:	bf00      	nop
  }
}
 800c3f8:	3710      	adds	r7, #16
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}
 800c3fe:	bf00      	nop

0800c400 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b084      	sub	sp, #16
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
 800c408:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c40a:	683b      	ldr	r3, [r7, #0]
 800c40c:	889b      	ldrh	r3, [r3, #4]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d131      	bne.n	800c476 <USBD_SetAddress+0x76>
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	88db      	ldrh	r3, [r3, #6]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d12d      	bne.n	800c476 <USBD_SetAddress+0x76>
 800c41a:	683b      	ldr	r3, [r7, #0]
 800c41c:	885b      	ldrh	r3, [r3, #2]
 800c41e:	2b7f      	cmp	r3, #127	@ 0x7f
 800c420:	d829      	bhi.n	800c476 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	885b      	ldrh	r3, [r3, #2]
 800c426:	b2db      	uxtb	r3, r3
 800c428:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c42c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c434:	b2db      	uxtb	r3, r3
 800c436:	2b03      	cmp	r3, #3
 800c438:	d104      	bne.n	800c444 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c43a:	6839      	ldr	r1, [r7, #0]
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f000 f9bc 	bl	800c7ba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c442:	e01d      	b.n	800c480 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	7bfa      	ldrb	r2, [r7, #15]
 800c448:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c44c:	7bfb      	ldrb	r3, [r7, #15]
 800c44e:	4619      	mov	r1, r3
 800c450:	6878      	ldr	r0, [r7, #4]
 800c452:	f000 fe37 	bl	800d0c4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c456:	6878      	ldr	r0, [r7, #4]
 800c458:	f000 fa6c 	bl	800c934 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c45c:	7bfb      	ldrb	r3, [r7, #15]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d004      	beq.n	800c46c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	2202      	movs	r2, #2
 800c466:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c46a:	e009      	b.n	800c480 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2201      	movs	r2, #1
 800c470:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c474:	e004      	b.n	800c480 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c476:	6839      	ldr	r1, [r7, #0]
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f000 f99e 	bl	800c7ba <USBD_CtlError>
  }
}
 800c47e:	bf00      	nop
 800c480:	bf00      	nop
 800c482:	3710      	adds	r7, #16
 800c484:	46bd      	mov	sp, r7
 800c486:	bd80      	pop	{r7, pc}

0800c488 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b084      	sub	sp, #16
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
 800c490:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c492:	2300      	movs	r3, #0
 800c494:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	885b      	ldrh	r3, [r3, #2]
 800c49a:	b2da      	uxtb	r2, r3
 800c49c:	4b4e      	ldr	r3, [pc, #312]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c49e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c4a0:	4b4d      	ldr	r3, [pc, #308]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c4a2:	781b      	ldrb	r3, [r3, #0]
 800c4a4:	2b01      	cmp	r3, #1
 800c4a6:	d905      	bls.n	800c4b4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c4a8:	6839      	ldr	r1, [r7, #0]
 800c4aa:	6878      	ldr	r0, [r7, #4]
 800c4ac:	f000 f985 	bl	800c7ba <USBD_CtlError>
    return USBD_FAIL;
 800c4b0:	2303      	movs	r3, #3
 800c4b2:	e08c      	b.n	800c5ce <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c4ba:	b2db      	uxtb	r3, r3
 800c4bc:	2b02      	cmp	r3, #2
 800c4be:	d002      	beq.n	800c4c6 <USBD_SetConfig+0x3e>
 800c4c0:	2b03      	cmp	r3, #3
 800c4c2:	d029      	beq.n	800c518 <USBD_SetConfig+0x90>
 800c4c4:	e075      	b.n	800c5b2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c4c6:	4b44      	ldr	r3, [pc, #272]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c4c8:	781b      	ldrb	r3, [r3, #0]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d020      	beq.n	800c510 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c4ce:	4b42      	ldr	r3, [pc, #264]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c4d0:	781b      	ldrb	r3, [r3, #0]
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c4d8:	4b3f      	ldr	r3, [pc, #252]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c4da:	781b      	ldrb	r3, [r3, #0]
 800c4dc:	4619      	mov	r1, r3
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f7fe ffcd 	bl	800b47e <USBD_SetClassConfig>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c4e8:	7bfb      	ldrb	r3, [r7, #15]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d008      	beq.n	800c500 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c4ee:	6839      	ldr	r1, [r7, #0]
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f000 f962 	bl	800c7ba <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	2202      	movs	r2, #2
 800c4fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c4fe:	e065      	b.n	800c5cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c500:	6878      	ldr	r0, [r7, #4]
 800c502:	f000 fa17 	bl	800c934 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	2203      	movs	r2, #3
 800c50a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c50e:	e05d      	b.n	800c5cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f000 fa0f 	bl	800c934 <USBD_CtlSendStatus>
      break;
 800c516:	e059      	b.n	800c5cc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c518:	4b2f      	ldr	r3, [pc, #188]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d112      	bne.n	800c546 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2202      	movs	r2, #2
 800c524:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c528:	4b2b      	ldr	r3, [pc, #172]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c52a:	781b      	ldrb	r3, [r3, #0]
 800c52c:	461a      	mov	r2, r3
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c532:	4b29      	ldr	r3, [pc, #164]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c534:	781b      	ldrb	r3, [r3, #0]
 800c536:	4619      	mov	r1, r3
 800c538:	6878      	ldr	r0, [r7, #4]
 800c53a:	f7fe ffbc 	bl	800b4b6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c53e:	6878      	ldr	r0, [r7, #4]
 800c540:	f000 f9f8 	bl	800c934 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c544:	e042      	b.n	800c5cc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c546:	4b24      	ldr	r3, [pc, #144]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c548:	781b      	ldrb	r3, [r3, #0]
 800c54a:	461a      	mov	r2, r3
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	685b      	ldr	r3, [r3, #4]
 800c550:	429a      	cmp	r2, r3
 800c552:	d02a      	beq.n	800c5aa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	685b      	ldr	r3, [r3, #4]
 800c558:	b2db      	uxtb	r3, r3
 800c55a:	4619      	mov	r1, r3
 800c55c:	6878      	ldr	r0, [r7, #4]
 800c55e:	f7fe ffaa 	bl	800b4b6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c562:	4b1d      	ldr	r3, [pc, #116]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c564:	781b      	ldrb	r3, [r3, #0]
 800c566:	461a      	mov	r2, r3
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c56c:	4b1a      	ldr	r3, [pc, #104]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c56e:	781b      	ldrb	r3, [r3, #0]
 800c570:	4619      	mov	r1, r3
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	f7fe ff83 	bl	800b47e <USBD_SetClassConfig>
 800c578:	4603      	mov	r3, r0
 800c57a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c57c:	7bfb      	ldrb	r3, [r7, #15]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d00f      	beq.n	800c5a2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c582:	6839      	ldr	r1, [r7, #0]
 800c584:	6878      	ldr	r0, [r7, #4]
 800c586:	f000 f918 	bl	800c7ba <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	685b      	ldr	r3, [r3, #4]
 800c58e:	b2db      	uxtb	r3, r3
 800c590:	4619      	mov	r1, r3
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f7fe ff8f 	bl	800b4b6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2202      	movs	r2, #2
 800c59c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c5a0:	e014      	b.n	800c5cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c5a2:	6878      	ldr	r0, [r7, #4]
 800c5a4:	f000 f9c6 	bl	800c934 <USBD_CtlSendStatus>
      break;
 800c5a8:	e010      	b.n	800c5cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	f000 f9c2 	bl	800c934 <USBD_CtlSendStatus>
      break;
 800c5b0:	e00c      	b.n	800c5cc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c5b2:	6839      	ldr	r1, [r7, #0]
 800c5b4:	6878      	ldr	r0, [r7, #4]
 800c5b6:	f000 f900 	bl	800c7ba <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c5ba:	4b07      	ldr	r3, [pc, #28]	@ (800c5d8 <USBD_SetConfig+0x150>)
 800c5bc:	781b      	ldrb	r3, [r3, #0]
 800c5be:	4619      	mov	r1, r3
 800c5c0:	6878      	ldr	r0, [r7, #4]
 800c5c2:	f7fe ff78 	bl	800b4b6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c5c6:	2303      	movs	r3, #3
 800c5c8:	73fb      	strb	r3, [r7, #15]
      break;
 800c5ca:	bf00      	nop
  }

  return ret;
 800c5cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	3710      	adds	r7, #16
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}
 800c5d6:	bf00      	nop
 800c5d8:	20000738 	.word	0x20000738

0800c5dc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b082      	sub	sp, #8
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
 800c5e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	88db      	ldrh	r3, [r3, #6]
 800c5ea:	2b01      	cmp	r3, #1
 800c5ec:	d004      	beq.n	800c5f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c5ee:	6839      	ldr	r1, [r7, #0]
 800c5f0:	6878      	ldr	r0, [r7, #4]
 800c5f2:	f000 f8e2 	bl	800c7ba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c5f6:	e023      	b.n	800c640 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5fe:	b2db      	uxtb	r3, r3
 800c600:	2b02      	cmp	r3, #2
 800c602:	dc02      	bgt.n	800c60a <USBD_GetConfig+0x2e>
 800c604:	2b00      	cmp	r3, #0
 800c606:	dc03      	bgt.n	800c610 <USBD_GetConfig+0x34>
 800c608:	e015      	b.n	800c636 <USBD_GetConfig+0x5a>
 800c60a:	2b03      	cmp	r3, #3
 800c60c:	d00b      	beq.n	800c626 <USBD_GetConfig+0x4a>
 800c60e:	e012      	b.n	800c636 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2200      	movs	r2, #0
 800c614:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	3308      	adds	r3, #8
 800c61a:	2201      	movs	r2, #1
 800c61c:	4619      	mov	r1, r3
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f000 f948 	bl	800c8b4 <USBD_CtlSendData>
        break;
 800c624:	e00c      	b.n	800c640 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	3304      	adds	r3, #4
 800c62a:	2201      	movs	r2, #1
 800c62c:	4619      	mov	r1, r3
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f000 f940 	bl	800c8b4 <USBD_CtlSendData>
        break;
 800c634:	e004      	b.n	800c640 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c636:	6839      	ldr	r1, [r7, #0]
 800c638:	6878      	ldr	r0, [r7, #4]
 800c63a:	f000 f8be 	bl	800c7ba <USBD_CtlError>
        break;
 800c63e:	bf00      	nop
}
 800c640:	bf00      	nop
 800c642:	3708      	adds	r7, #8
 800c644:	46bd      	mov	sp, r7
 800c646:	bd80      	pop	{r7, pc}

0800c648 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b082      	sub	sp, #8
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
 800c650:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c658:	b2db      	uxtb	r3, r3
 800c65a:	3b01      	subs	r3, #1
 800c65c:	2b02      	cmp	r3, #2
 800c65e:	d81e      	bhi.n	800c69e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c660:	683b      	ldr	r3, [r7, #0]
 800c662:	88db      	ldrh	r3, [r3, #6]
 800c664:	2b02      	cmp	r3, #2
 800c666:	d004      	beq.n	800c672 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c668:	6839      	ldr	r1, [r7, #0]
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f000 f8a5 	bl	800c7ba <USBD_CtlError>
        break;
 800c670:	e01a      	b.n	800c6a8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	2201      	movs	r2, #1
 800c676:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d005      	beq.n	800c68e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	68db      	ldr	r3, [r3, #12]
 800c686:	f043 0202 	orr.w	r2, r3, #2
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	330c      	adds	r3, #12
 800c692:	2202      	movs	r2, #2
 800c694:	4619      	mov	r1, r3
 800c696:	6878      	ldr	r0, [r7, #4]
 800c698:	f000 f90c 	bl	800c8b4 <USBD_CtlSendData>
      break;
 800c69c:	e004      	b.n	800c6a8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c69e:	6839      	ldr	r1, [r7, #0]
 800c6a0:	6878      	ldr	r0, [r7, #4]
 800c6a2:	f000 f88a 	bl	800c7ba <USBD_CtlError>
      break;
 800c6a6:	bf00      	nop
  }
}
 800c6a8:	bf00      	nop
 800c6aa:	3708      	adds	r7, #8
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bd80      	pop	{r7, pc}

0800c6b0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b082      	sub	sp, #8
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
 800c6b8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c6ba:	683b      	ldr	r3, [r7, #0]
 800c6bc:	885b      	ldrh	r3, [r3, #2]
 800c6be:	2b01      	cmp	r3, #1
 800c6c0:	d107      	bne.n	800c6d2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	2201      	movs	r2, #1
 800c6c6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f000 f932 	bl	800c934 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c6d0:	e013      	b.n	800c6fa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	885b      	ldrh	r3, [r3, #2]
 800c6d6:	2b02      	cmp	r3, #2
 800c6d8:	d10b      	bne.n	800c6f2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	889b      	ldrh	r3, [r3, #4]
 800c6de:	0a1b      	lsrs	r3, r3, #8
 800c6e0:	b29b      	uxth	r3, r3
 800c6e2:	b2da      	uxtb	r2, r3
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c6ea:	6878      	ldr	r0, [r7, #4]
 800c6ec:	f000 f922 	bl	800c934 <USBD_CtlSendStatus>
}
 800c6f0:	e003      	b.n	800c6fa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c6f2:	6839      	ldr	r1, [r7, #0]
 800c6f4:	6878      	ldr	r0, [r7, #4]
 800c6f6:	f000 f860 	bl	800c7ba <USBD_CtlError>
}
 800c6fa:	bf00      	nop
 800c6fc:	3708      	adds	r7, #8
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}

0800c702 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c702:	b580      	push	{r7, lr}
 800c704:	b082      	sub	sp, #8
 800c706:	af00      	add	r7, sp, #0
 800c708:	6078      	str	r0, [r7, #4]
 800c70a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c712:	b2db      	uxtb	r3, r3
 800c714:	3b01      	subs	r3, #1
 800c716:	2b02      	cmp	r3, #2
 800c718:	d80b      	bhi.n	800c732 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c71a:	683b      	ldr	r3, [r7, #0]
 800c71c:	885b      	ldrh	r3, [r3, #2]
 800c71e:	2b01      	cmp	r3, #1
 800c720:	d10c      	bne.n	800c73c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2200      	movs	r2, #0
 800c726:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c72a:	6878      	ldr	r0, [r7, #4]
 800c72c:	f000 f902 	bl	800c934 <USBD_CtlSendStatus>
      }
      break;
 800c730:	e004      	b.n	800c73c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c732:	6839      	ldr	r1, [r7, #0]
 800c734:	6878      	ldr	r0, [r7, #4]
 800c736:	f000 f840 	bl	800c7ba <USBD_CtlError>
      break;
 800c73a:	e000      	b.n	800c73e <USBD_ClrFeature+0x3c>
      break;
 800c73c:	bf00      	nop
  }
}
 800c73e:	bf00      	nop
 800c740:	3708      	adds	r7, #8
 800c742:	46bd      	mov	sp, r7
 800c744:	bd80      	pop	{r7, pc}

0800c746 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c746:	b580      	push	{r7, lr}
 800c748:	b084      	sub	sp, #16
 800c74a:	af00      	add	r7, sp, #0
 800c74c:	6078      	str	r0, [r7, #4]
 800c74e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	781a      	ldrb	r2, [r3, #0]
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	3301      	adds	r3, #1
 800c760:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	781a      	ldrb	r2, [r3, #0]
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	3301      	adds	r3, #1
 800c76e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c770:	68f8      	ldr	r0, [r7, #12]
 800c772:	f7ff fa3d 	bl	800bbf0 <SWAPBYTE>
 800c776:	4603      	mov	r3, r0
 800c778:	461a      	mov	r2, r3
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	3301      	adds	r3, #1
 800c782:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	3301      	adds	r3, #1
 800c788:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c78a:	68f8      	ldr	r0, [r7, #12]
 800c78c:	f7ff fa30 	bl	800bbf0 <SWAPBYTE>
 800c790:	4603      	mov	r3, r0
 800c792:	461a      	mov	r2, r3
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	3301      	adds	r3, #1
 800c79c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	3301      	adds	r3, #1
 800c7a2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c7a4:	68f8      	ldr	r0, [r7, #12]
 800c7a6:	f7ff fa23 	bl	800bbf0 <SWAPBYTE>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	461a      	mov	r2, r3
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	80da      	strh	r2, [r3, #6]
}
 800c7b2:	bf00      	nop
 800c7b4:	3710      	adds	r7, #16
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}

0800c7ba <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7ba:	b580      	push	{r7, lr}
 800c7bc:	b082      	sub	sp, #8
 800c7be:	af00      	add	r7, sp, #0
 800c7c0:	6078      	str	r0, [r7, #4]
 800c7c2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c7c4:	2180      	movs	r1, #128	@ 0x80
 800c7c6:	6878      	ldr	r0, [r7, #4]
 800c7c8:	f000 fc12 	bl	800cff0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c7cc:	2100      	movs	r1, #0
 800c7ce:	6878      	ldr	r0, [r7, #4]
 800c7d0:	f000 fc0e 	bl	800cff0 <USBD_LL_StallEP>
}
 800c7d4:	bf00      	nop
 800c7d6:	3708      	adds	r7, #8
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd80      	pop	{r7, pc}

0800c7dc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b086      	sub	sp, #24
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d042      	beq.n	800c878 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c7f6:	6938      	ldr	r0, [r7, #16]
 800c7f8:	f000 f842 	bl	800c880 <USBD_GetLen>
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	3301      	adds	r3, #1
 800c800:	005b      	lsls	r3, r3, #1
 800c802:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c806:	d808      	bhi.n	800c81a <USBD_GetString+0x3e>
 800c808:	6938      	ldr	r0, [r7, #16]
 800c80a:	f000 f839 	bl	800c880 <USBD_GetLen>
 800c80e:	4603      	mov	r3, r0
 800c810:	3301      	adds	r3, #1
 800c812:	b29b      	uxth	r3, r3
 800c814:	005b      	lsls	r3, r3, #1
 800c816:	b29a      	uxth	r2, r3
 800c818:	e001      	b.n	800c81e <USBD_GetString+0x42>
 800c81a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c822:	7dfb      	ldrb	r3, [r7, #23]
 800c824:	68ba      	ldr	r2, [r7, #8]
 800c826:	4413      	add	r3, r2
 800c828:	687a      	ldr	r2, [r7, #4]
 800c82a:	7812      	ldrb	r2, [r2, #0]
 800c82c:	701a      	strb	r2, [r3, #0]
  idx++;
 800c82e:	7dfb      	ldrb	r3, [r7, #23]
 800c830:	3301      	adds	r3, #1
 800c832:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c834:	7dfb      	ldrb	r3, [r7, #23]
 800c836:	68ba      	ldr	r2, [r7, #8]
 800c838:	4413      	add	r3, r2
 800c83a:	2203      	movs	r2, #3
 800c83c:	701a      	strb	r2, [r3, #0]
  idx++;
 800c83e:	7dfb      	ldrb	r3, [r7, #23]
 800c840:	3301      	adds	r3, #1
 800c842:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c844:	e013      	b.n	800c86e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c846:	7dfb      	ldrb	r3, [r7, #23]
 800c848:	68ba      	ldr	r2, [r7, #8]
 800c84a:	4413      	add	r3, r2
 800c84c:	693a      	ldr	r2, [r7, #16]
 800c84e:	7812      	ldrb	r2, [r2, #0]
 800c850:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c852:	693b      	ldr	r3, [r7, #16]
 800c854:	3301      	adds	r3, #1
 800c856:	613b      	str	r3, [r7, #16]
    idx++;
 800c858:	7dfb      	ldrb	r3, [r7, #23]
 800c85a:	3301      	adds	r3, #1
 800c85c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c85e:	7dfb      	ldrb	r3, [r7, #23]
 800c860:	68ba      	ldr	r2, [r7, #8]
 800c862:	4413      	add	r3, r2
 800c864:	2200      	movs	r2, #0
 800c866:	701a      	strb	r2, [r3, #0]
    idx++;
 800c868:	7dfb      	ldrb	r3, [r7, #23]
 800c86a:	3301      	adds	r3, #1
 800c86c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c86e:	693b      	ldr	r3, [r7, #16]
 800c870:	781b      	ldrb	r3, [r3, #0]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d1e7      	bne.n	800c846 <USBD_GetString+0x6a>
 800c876:	e000      	b.n	800c87a <USBD_GetString+0x9e>
    return;
 800c878:	bf00      	nop
  }
}
 800c87a:	3718      	adds	r7, #24
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bd80      	pop	{r7, pc}

0800c880 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c880:	b480      	push	{r7}
 800c882:	b085      	sub	sp, #20
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c888:	2300      	movs	r3, #0
 800c88a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c890:	e005      	b.n	800c89e <USBD_GetLen+0x1e>
  {
    len++;
 800c892:	7bfb      	ldrb	r3, [r7, #15]
 800c894:	3301      	adds	r3, #1
 800c896:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	3301      	adds	r3, #1
 800c89c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c89e:	68bb      	ldr	r3, [r7, #8]
 800c8a0:	781b      	ldrb	r3, [r3, #0]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d1f5      	bne.n	800c892 <USBD_GetLen+0x12>
  }

  return len;
 800c8a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	3714      	adds	r7, #20
 800c8ac:	46bd      	mov	sp, r7
 800c8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b2:	4770      	bx	lr

0800c8b4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b084      	sub	sp, #16
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	60f8      	str	r0, [r7, #12]
 800c8bc:	60b9      	str	r1, [r7, #8]
 800c8be:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	2202      	movs	r2, #2
 800c8c4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	687a      	ldr	r2, [r7, #4]
 800c8cc:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	68ba      	ldr	r2, [r7, #8]
 800c8d2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	687a      	ldr	r2, [r7, #4]
 800c8d8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	68ba      	ldr	r2, [r7, #8]
 800c8de:	2100      	movs	r1, #0
 800c8e0:	68f8      	ldr	r0, [r7, #12]
 800c8e2:	f000 fc0e 	bl	800d102 <USBD_LL_Transmit>

  return USBD_OK;
 800c8e6:	2300      	movs	r3, #0
}
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	3710      	adds	r7, #16
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	bd80      	pop	{r7, pc}

0800c8f0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b084      	sub	sp, #16
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	60f8      	str	r0, [r7, #12]
 800c8f8:	60b9      	str	r1, [r7, #8]
 800c8fa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	68ba      	ldr	r2, [r7, #8]
 800c900:	2100      	movs	r1, #0
 800c902:	68f8      	ldr	r0, [r7, #12]
 800c904:	f000 fbfd 	bl	800d102 <USBD_LL_Transmit>

  return USBD_OK;
 800c908:	2300      	movs	r3, #0
}
 800c90a:	4618      	mov	r0, r3
 800c90c:	3710      	adds	r7, #16
 800c90e:	46bd      	mov	sp, r7
 800c910:	bd80      	pop	{r7, pc}

0800c912 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c912:	b580      	push	{r7, lr}
 800c914:	b084      	sub	sp, #16
 800c916:	af00      	add	r7, sp, #0
 800c918:	60f8      	str	r0, [r7, #12]
 800c91a:	60b9      	str	r1, [r7, #8]
 800c91c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	68ba      	ldr	r2, [r7, #8]
 800c922:	2100      	movs	r1, #0
 800c924:	68f8      	ldr	r0, [r7, #12]
 800c926:	f000 fc0d 	bl	800d144 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c92a:	2300      	movs	r3, #0
}
 800c92c:	4618      	mov	r0, r3
 800c92e:	3710      	adds	r7, #16
 800c930:	46bd      	mov	sp, r7
 800c932:	bd80      	pop	{r7, pc}

0800c934 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b082      	sub	sp, #8
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	2204      	movs	r2, #4
 800c940:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c944:	2300      	movs	r3, #0
 800c946:	2200      	movs	r2, #0
 800c948:	2100      	movs	r1, #0
 800c94a:	6878      	ldr	r0, [r7, #4]
 800c94c:	f000 fbd9 	bl	800d102 <USBD_LL_Transmit>

  return USBD_OK;
 800c950:	2300      	movs	r3, #0
}
 800c952:	4618      	mov	r0, r3
 800c954:	3708      	adds	r7, #8
 800c956:	46bd      	mov	sp, r7
 800c958:	bd80      	pop	{r7, pc}

0800c95a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c95a:	b580      	push	{r7, lr}
 800c95c:	b082      	sub	sp, #8
 800c95e:	af00      	add	r7, sp, #0
 800c960:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	2205      	movs	r2, #5
 800c966:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c96a:	2300      	movs	r3, #0
 800c96c:	2200      	movs	r2, #0
 800c96e:	2100      	movs	r1, #0
 800c970:	6878      	ldr	r0, [r7, #4]
 800c972:	f000 fbe7 	bl	800d144 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c976:	2300      	movs	r3, #0
}
 800c978:	4618      	mov	r0, r3
 800c97a:	3708      	adds	r7, #8
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}

0800c980 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c980:	b580      	push	{r7, lr}
 800c982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800c984:	2201      	movs	r2, #1
 800c986:	490e      	ldr	r1, [pc, #56]	@ (800c9c0 <MX_USB_DEVICE_Init+0x40>)
 800c988:	480e      	ldr	r0, [pc, #56]	@ (800c9c4 <MX_USB_DEVICE_Init+0x44>)
 800c98a:	f7fe fcfb 	bl	800b384 <USBD_Init>
 800c98e:	4603      	mov	r3, r0
 800c990:	2b00      	cmp	r3, #0
 800c992:	d001      	beq.n	800c998 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c994:	f7f4 fc32 	bl	80011fc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_HID) != USBD_OK)
 800c998:	490b      	ldr	r1, [pc, #44]	@ (800c9c8 <MX_USB_DEVICE_Init+0x48>)
 800c99a:	480a      	ldr	r0, [pc, #40]	@ (800c9c4 <MX_USB_DEVICE_Init+0x44>)
 800c99c:	f7fe fd22 	bl	800b3e4 <USBD_RegisterClass>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d001      	beq.n	800c9aa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c9a6:	f7f4 fc29 	bl	80011fc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800c9aa:	4806      	ldr	r0, [pc, #24]	@ (800c9c4 <MX_USB_DEVICE_Init+0x44>)
 800c9ac:	f7fe fd50 	bl	800b450 <USBD_Start>
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d001      	beq.n	800c9ba <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800c9b6:	f7f4 fc21 	bl	80011fc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c9ba:	bf00      	nop
 800c9bc:	bd80      	pop	{r7, pc}
 800c9be:	bf00      	nop
 800c9c0:	20000148 	.word	0x20000148
 800c9c4:	2000073c 	.word	0x2000073c
 800c9c8:	20000088 	.word	0x20000088

0800c9cc <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c9cc:	b480      	push	{r7}
 800c9ce:	b083      	sub	sp, #12
 800c9d0:	af00      	add	r7, sp, #0
 800c9d2:	4603      	mov	r3, r0
 800c9d4:	6039      	str	r1, [r7, #0]
 800c9d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	2212      	movs	r2, #18
 800c9dc:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800c9de:	4b03      	ldr	r3, [pc, #12]	@ (800c9ec <USBD_HS_DeviceDescriptor+0x20>)
}
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	370c      	adds	r7, #12
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ea:	4770      	bx	lr
 800c9ec:	20000164 	.word	0x20000164

0800c9f0 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c9f0:	b480      	push	{r7}
 800c9f2:	b083      	sub	sp, #12
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	6039      	str	r1, [r7, #0]
 800c9fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	2204      	movs	r2, #4
 800ca00:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ca02:	4b03      	ldr	r3, [pc, #12]	@ (800ca10 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800ca04:	4618      	mov	r0, r3
 800ca06:	370c      	adds	r7, #12
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0e:	4770      	bx	lr
 800ca10:	20000178 	.word	0x20000178

0800ca14 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b082      	sub	sp, #8
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	6039      	str	r1, [r7, #0]
 800ca1e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ca20:	79fb      	ldrb	r3, [r7, #7]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d105      	bne.n	800ca32 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800ca26:	683a      	ldr	r2, [r7, #0]
 800ca28:	4907      	ldr	r1, [pc, #28]	@ (800ca48 <USBD_HS_ProductStrDescriptor+0x34>)
 800ca2a:	4808      	ldr	r0, [pc, #32]	@ (800ca4c <USBD_HS_ProductStrDescriptor+0x38>)
 800ca2c:	f7ff fed6 	bl	800c7dc <USBD_GetString>
 800ca30:	e004      	b.n	800ca3c <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800ca32:	683a      	ldr	r2, [r7, #0]
 800ca34:	4904      	ldr	r1, [pc, #16]	@ (800ca48 <USBD_HS_ProductStrDescriptor+0x34>)
 800ca36:	4805      	ldr	r0, [pc, #20]	@ (800ca4c <USBD_HS_ProductStrDescriptor+0x38>)
 800ca38:	f7ff fed0 	bl	800c7dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800ca3c:	4b02      	ldr	r3, [pc, #8]	@ (800ca48 <USBD_HS_ProductStrDescriptor+0x34>)
}
 800ca3e:	4618      	mov	r0, r3
 800ca40:	3708      	adds	r7, #8
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bd80      	pop	{r7, pc}
 800ca46:	bf00      	nop
 800ca48:	20000a18 	.word	0x20000a18
 800ca4c:	0800dbf0 	.word	0x0800dbf0

0800ca50 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b082      	sub	sp, #8
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	4603      	mov	r3, r0
 800ca58:	6039      	str	r1, [r7, #0]
 800ca5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ca5c:	683a      	ldr	r2, [r7, #0]
 800ca5e:	4904      	ldr	r1, [pc, #16]	@ (800ca70 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800ca60:	4804      	ldr	r0, [pc, #16]	@ (800ca74 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800ca62:	f7ff febb 	bl	800c7dc <USBD_GetString>
  return USBD_StrDesc;
 800ca66:	4b02      	ldr	r3, [pc, #8]	@ (800ca70 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800ca68:	4618      	mov	r0, r3
 800ca6a:	3708      	adds	r7, #8
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd80      	pop	{r7, pc}
 800ca70:	20000a18 	.word	0x20000a18
 800ca74:	0800dc08 	.word	0x0800dc08

0800ca78 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b082      	sub	sp, #8
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	4603      	mov	r3, r0
 800ca80:	6039      	str	r1, [r7, #0]
 800ca82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	221a      	movs	r2, #26
 800ca88:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ca8a:	f000 f843 	bl	800cb14 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800ca8e:	4b02      	ldr	r3, [pc, #8]	@ (800ca98 <USBD_HS_SerialStrDescriptor+0x20>)
}
 800ca90:	4618      	mov	r0, r3
 800ca92:	3708      	adds	r7, #8
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bd80      	pop	{r7, pc}
 800ca98:	2000017c 	.word	0x2000017c

0800ca9c <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b082      	sub	sp, #8
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	4603      	mov	r3, r0
 800caa4:	6039      	str	r1, [r7, #0]
 800caa6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800caa8:	79fb      	ldrb	r3, [r7, #7]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d105      	bne.n	800caba <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800caae:	683a      	ldr	r2, [r7, #0]
 800cab0:	4907      	ldr	r1, [pc, #28]	@ (800cad0 <USBD_HS_ConfigStrDescriptor+0x34>)
 800cab2:	4808      	ldr	r0, [pc, #32]	@ (800cad4 <USBD_HS_ConfigStrDescriptor+0x38>)
 800cab4:	f7ff fe92 	bl	800c7dc <USBD_GetString>
 800cab8:	e004      	b.n	800cac4 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800caba:	683a      	ldr	r2, [r7, #0]
 800cabc:	4904      	ldr	r1, [pc, #16]	@ (800cad0 <USBD_HS_ConfigStrDescriptor+0x34>)
 800cabe:	4805      	ldr	r0, [pc, #20]	@ (800cad4 <USBD_HS_ConfigStrDescriptor+0x38>)
 800cac0:	f7ff fe8c 	bl	800c7dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800cac4:	4b02      	ldr	r3, [pc, #8]	@ (800cad0 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800cac6:	4618      	mov	r0, r3
 800cac8:	3708      	adds	r7, #8
 800caca:	46bd      	mov	sp, r7
 800cacc:	bd80      	pop	{r7, pc}
 800cace:	bf00      	nop
 800cad0:	20000a18 	.word	0x20000a18
 800cad4:	0800dc1c 	.word	0x0800dc1c

0800cad8 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b082      	sub	sp, #8
 800cadc:	af00      	add	r7, sp, #0
 800cade:	4603      	mov	r3, r0
 800cae0:	6039      	str	r1, [r7, #0]
 800cae2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cae4:	79fb      	ldrb	r3, [r7, #7]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d105      	bne.n	800caf6 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800caea:	683a      	ldr	r2, [r7, #0]
 800caec:	4907      	ldr	r1, [pc, #28]	@ (800cb0c <USBD_HS_InterfaceStrDescriptor+0x34>)
 800caee:	4808      	ldr	r0, [pc, #32]	@ (800cb10 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800caf0:	f7ff fe74 	bl	800c7dc <USBD_GetString>
 800caf4:	e004      	b.n	800cb00 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800caf6:	683a      	ldr	r2, [r7, #0]
 800caf8:	4904      	ldr	r1, [pc, #16]	@ (800cb0c <USBD_HS_InterfaceStrDescriptor+0x34>)
 800cafa:	4805      	ldr	r0, [pc, #20]	@ (800cb10 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800cafc:	f7ff fe6e 	bl	800c7dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800cb00:	4b02      	ldr	r3, [pc, #8]	@ (800cb0c <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	3708      	adds	r7, #8
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd80      	pop	{r7, pc}
 800cb0a:	bf00      	nop
 800cb0c:	20000a18 	.word	0x20000a18
 800cb10:	0800dc28 	.word	0x0800dc28

0800cb14 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b084      	sub	sp, #16
 800cb18:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cb1a:	4b0f      	ldr	r3, [pc, #60]	@ (800cb58 <Get_SerialNum+0x44>)
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cb20:	4b0e      	ldr	r3, [pc, #56]	@ (800cb5c <Get_SerialNum+0x48>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800cb26:	4b0e      	ldr	r3, [pc, #56]	@ (800cb60 <Get_SerialNum+0x4c>)
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cb2c:	68fa      	ldr	r2, [r7, #12]
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	4413      	add	r3, r2
 800cb32:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d009      	beq.n	800cb4e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cb3a:	2208      	movs	r2, #8
 800cb3c:	4909      	ldr	r1, [pc, #36]	@ (800cb64 <Get_SerialNum+0x50>)
 800cb3e:	68f8      	ldr	r0, [r7, #12]
 800cb40:	f000 f814 	bl	800cb6c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cb44:	2204      	movs	r2, #4
 800cb46:	4908      	ldr	r1, [pc, #32]	@ (800cb68 <Get_SerialNum+0x54>)
 800cb48:	68b8      	ldr	r0, [r7, #8]
 800cb4a:	f000 f80f 	bl	800cb6c <IntToUnicode>
  }
}
 800cb4e:	bf00      	nop
 800cb50:	3710      	adds	r7, #16
 800cb52:	46bd      	mov	sp, r7
 800cb54:	bd80      	pop	{r7, pc}
 800cb56:	bf00      	nop
 800cb58:	1fff7a10 	.word	0x1fff7a10
 800cb5c:	1fff7a14 	.word	0x1fff7a14
 800cb60:	1fff7a18 	.word	0x1fff7a18
 800cb64:	2000017e 	.word	0x2000017e
 800cb68:	2000018e 	.word	0x2000018e

0800cb6c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cb6c:	b480      	push	{r7}
 800cb6e:	b087      	sub	sp, #28
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	60f8      	str	r0, [r7, #12]
 800cb74:	60b9      	str	r1, [r7, #8]
 800cb76:	4613      	mov	r3, r2
 800cb78:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800cb7e:	2300      	movs	r3, #0
 800cb80:	75fb      	strb	r3, [r7, #23]
 800cb82:	e027      	b.n	800cbd4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	0f1b      	lsrs	r3, r3, #28
 800cb88:	2b09      	cmp	r3, #9
 800cb8a:	d80b      	bhi.n	800cba4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	0f1b      	lsrs	r3, r3, #28
 800cb90:	b2da      	uxtb	r2, r3
 800cb92:	7dfb      	ldrb	r3, [r7, #23]
 800cb94:	005b      	lsls	r3, r3, #1
 800cb96:	4619      	mov	r1, r3
 800cb98:	68bb      	ldr	r3, [r7, #8]
 800cb9a:	440b      	add	r3, r1
 800cb9c:	3230      	adds	r2, #48	@ 0x30
 800cb9e:	b2d2      	uxtb	r2, r2
 800cba0:	701a      	strb	r2, [r3, #0]
 800cba2:	e00a      	b.n	800cbba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	0f1b      	lsrs	r3, r3, #28
 800cba8:	b2da      	uxtb	r2, r3
 800cbaa:	7dfb      	ldrb	r3, [r7, #23]
 800cbac:	005b      	lsls	r3, r3, #1
 800cbae:	4619      	mov	r1, r3
 800cbb0:	68bb      	ldr	r3, [r7, #8]
 800cbb2:	440b      	add	r3, r1
 800cbb4:	3237      	adds	r2, #55	@ 0x37
 800cbb6:	b2d2      	uxtb	r2, r2
 800cbb8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	011b      	lsls	r3, r3, #4
 800cbbe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cbc0:	7dfb      	ldrb	r3, [r7, #23]
 800cbc2:	005b      	lsls	r3, r3, #1
 800cbc4:	3301      	adds	r3, #1
 800cbc6:	68ba      	ldr	r2, [r7, #8]
 800cbc8:	4413      	add	r3, r2
 800cbca:	2200      	movs	r2, #0
 800cbcc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cbce:	7dfb      	ldrb	r3, [r7, #23]
 800cbd0:	3301      	adds	r3, #1
 800cbd2:	75fb      	strb	r3, [r7, #23]
 800cbd4:	7dfa      	ldrb	r2, [r7, #23]
 800cbd6:	79fb      	ldrb	r3, [r7, #7]
 800cbd8:	429a      	cmp	r2, r3
 800cbda:	d3d3      	bcc.n	800cb84 <IntToUnicode+0x18>
  }
}
 800cbdc:	bf00      	nop
 800cbde:	bf00      	nop
 800cbe0:	371c      	adds	r7, #28
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe8:	4770      	bx	lr
	...

0800cbec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b08a      	sub	sp, #40	@ 0x28
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cbf4:	f107 0314 	add.w	r3, r7, #20
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	601a      	str	r2, [r3, #0]
 800cbfc:	605a      	str	r2, [r3, #4]
 800cbfe:	609a      	str	r2, [r3, #8]
 800cc00:	60da      	str	r2, [r3, #12]
 800cc02:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	4a24      	ldr	r2, [pc, #144]	@ (800cc9c <HAL_PCD_MspInit+0xb0>)
 800cc0a:	4293      	cmp	r3, r2
 800cc0c:	d141      	bne.n	800cc92 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cc0e:	2300      	movs	r3, #0
 800cc10:	613b      	str	r3, [r7, #16]
 800cc12:	4b23      	ldr	r3, [pc, #140]	@ (800cca0 <HAL_PCD_MspInit+0xb4>)
 800cc14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc16:	4a22      	ldr	r2, [pc, #136]	@ (800cca0 <HAL_PCD_MspInit+0xb4>)
 800cc18:	f043 0302 	orr.w	r3, r3, #2
 800cc1c:	6313      	str	r3, [r2, #48]	@ 0x30
 800cc1e:	4b20      	ldr	r3, [pc, #128]	@ (800cca0 <HAL_PCD_MspInit+0xb4>)
 800cc20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc22:	f003 0302 	and.w	r3, r3, #2
 800cc26:	613b      	str	r3, [r7, #16]
 800cc28:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800cc2a:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800cc2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cc30:	2302      	movs	r3, #2
 800cc32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc34:	2300      	movs	r3, #0
 800cc36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cc38:	2300      	movs	r3, #0
 800cc3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800cc3c:	230c      	movs	r3, #12
 800cc3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cc40:	f107 0314 	add.w	r3, r7, #20
 800cc44:	4619      	mov	r1, r3
 800cc46:	4817      	ldr	r0, [pc, #92]	@ (800cca4 <HAL_PCD_MspInit+0xb8>)
 800cc48:	f7f7 fbc0 	bl	80043cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800cc4c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cc50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cc52:	2300      	movs	r3, #0
 800cc54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc56:	2300      	movs	r3, #0
 800cc58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800cc5a:	f107 0314 	add.w	r3, r7, #20
 800cc5e:	4619      	mov	r1, r3
 800cc60:	4810      	ldr	r0, [pc, #64]	@ (800cca4 <HAL_PCD_MspInit+0xb8>)
 800cc62:	f7f7 fbb3 	bl	80043cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800cc66:	2300      	movs	r3, #0
 800cc68:	60fb      	str	r3, [r7, #12]
 800cc6a:	4b0d      	ldr	r3, [pc, #52]	@ (800cca0 <HAL_PCD_MspInit+0xb4>)
 800cc6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc6e:	4a0c      	ldr	r2, [pc, #48]	@ (800cca0 <HAL_PCD_MspInit+0xb4>)
 800cc70:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800cc74:	6313      	str	r3, [r2, #48]	@ 0x30
 800cc76:	4b0a      	ldr	r3, [pc, #40]	@ (800cca0 <HAL_PCD_MspInit+0xb4>)
 800cc78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cc7e:	60fb      	str	r3, [r7, #12]
 800cc80:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800cc82:	2200      	movs	r2, #0
 800cc84:	2100      	movs	r1, #0
 800cc86:	204d      	movs	r0, #77	@ 0x4d
 800cc88:	f7f6 fd1b 	bl	80036c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800cc8c:	204d      	movs	r0, #77	@ 0x4d
 800cc8e:	f7f6 fd34 	bl	80036fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800cc92:	bf00      	nop
 800cc94:	3728      	adds	r7, #40	@ 0x28
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}
 800cc9a:	bf00      	nop
 800cc9c:	40040000 	.word	0x40040000
 800cca0:	40023800 	.word	0x40023800
 800cca4:	40020400 	.word	0x40020400

0800cca8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b082      	sub	sp, #8
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ccbc:	4619      	mov	r1, r3
 800ccbe:	4610      	mov	r0, r2
 800ccc0:	f7fe fc13 	bl	800b4ea <USBD_LL_SetupStage>
}
 800ccc4:	bf00      	nop
 800ccc6:	3708      	adds	r7, #8
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	bd80      	pop	{r7, pc}

0800cccc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b082      	sub	sp, #8
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
 800ccd4:	460b      	mov	r3, r1
 800ccd6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ccde:	78fa      	ldrb	r2, [r7, #3]
 800cce0:	6879      	ldr	r1, [r7, #4]
 800cce2:	4613      	mov	r3, r2
 800cce4:	00db      	lsls	r3, r3, #3
 800cce6:	4413      	add	r3, r2
 800cce8:	009b      	lsls	r3, r3, #2
 800ccea:	440b      	add	r3, r1
 800ccec:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ccf0:	681a      	ldr	r2, [r3, #0]
 800ccf2:	78fb      	ldrb	r3, [r7, #3]
 800ccf4:	4619      	mov	r1, r3
 800ccf6:	f7fe fc4d 	bl	800b594 <USBD_LL_DataOutStage>
}
 800ccfa:	bf00      	nop
 800ccfc:	3708      	adds	r7, #8
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	bd80      	pop	{r7, pc}

0800cd02 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd02:	b580      	push	{r7, lr}
 800cd04:	b082      	sub	sp, #8
 800cd06:	af00      	add	r7, sp, #0
 800cd08:	6078      	str	r0, [r7, #4]
 800cd0a:	460b      	mov	r3, r1
 800cd0c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cd14:	78fa      	ldrb	r2, [r7, #3]
 800cd16:	6879      	ldr	r1, [r7, #4]
 800cd18:	4613      	mov	r3, r2
 800cd1a:	00db      	lsls	r3, r3, #3
 800cd1c:	4413      	add	r3, r2
 800cd1e:	009b      	lsls	r3, r3, #2
 800cd20:	440b      	add	r3, r1
 800cd22:	3320      	adds	r3, #32
 800cd24:	681a      	ldr	r2, [r3, #0]
 800cd26:	78fb      	ldrb	r3, [r7, #3]
 800cd28:	4619      	mov	r1, r3
 800cd2a:	f7fe fcef 	bl	800b70c <USBD_LL_DataInStage>
}
 800cd2e:	bf00      	nop
 800cd30:	3708      	adds	r7, #8
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}

0800cd36 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd36:	b580      	push	{r7, lr}
 800cd38:	b082      	sub	sp, #8
 800cd3a:	af00      	add	r7, sp, #0
 800cd3c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd44:	4618      	mov	r0, r3
 800cd46:	f7fe fe33 	bl	800b9b0 <USBD_LL_SOF>
}
 800cd4a:	bf00      	nop
 800cd4c:	3708      	adds	r7, #8
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	bd80      	pop	{r7, pc}

0800cd52 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd52:	b580      	push	{r7, lr}
 800cd54:	b084      	sub	sp, #16
 800cd56:	af00      	add	r7, sp, #0
 800cd58:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cd5a:	2301      	movs	r3, #1
 800cd5c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	79db      	ldrb	r3, [r3, #7]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d102      	bne.n	800cd6c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800cd66:	2300      	movs	r3, #0
 800cd68:	73fb      	strb	r3, [r7, #15]
 800cd6a:	e008      	b.n	800cd7e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	79db      	ldrb	r3, [r3, #7]
 800cd70:	2b02      	cmp	r3, #2
 800cd72:	d102      	bne.n	800cd7a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800cd74:	2301      	movs	r3, #1
 800cd76:	73fb      	strb	r3, [r7, #15]
 800cd78:	e001      	b.n	800cd7e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800cd7a:	f7f4 fa3f 	bl	80011fc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd84:	7bfa      	ldrb	r2, [r7, #15]
 800cd86:	4611      	mov	r1, r2
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f7fe fdcd 	bl	800b928 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd94:	4618      	mov	r0, r3
 800cd96:	f7fe fd74 	bl	800b882 <USBD_LL_Reset>
}
 800cd9a:	bf00      	nop
 800cd9c:	3710      	adds	r7, #16
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bd80      	pop	{r7, pc}
	...

0800cda4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	b082      	sub	sp, #8
 800cda8:	af00      	add	r7, sp, #0
 800cdaa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	f7fe fdc8 	bl	800b948 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	687a      	ldr	r2, [r7, #4]
 800cdc4:	6812      	ldr	r2, [r2, #0]
 800cdc6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cdca:	f043 0301 	orr.w	r3, r3, #1
 800cdce:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	7adb      	ldrb	r3, [r3, #11]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d005      	beq.n	800cde4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cdd8:	4b04      	ldr	r3, [pc, #16]	@ (800cdec <HAL_PCD_SuspendCallback+0x48>)
 800cdda:	691b      	ldr	r3, [r3, #16]
 800cddc:	4a03      	ldr	r2, [pc, #12]	@ (800cdec <HAL_PCD_SuspendCallback+0x48>)
 800cdde:	f043 0306 	orr.w	r3, r3, #6
 800cde2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cde4:	bf00      	nop
 800cde6:	3708      	adds	r7, #8
 800cde8:	46bd      	mov	sp, r7
 800cdea:	bd80      	pop	{r7, pc}
 800cdec:	e000ed00 	.word	0xe000ed00

0800cdf0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b082      	sub	sp, #8
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cdfe:	4618      	mov	r0, r3
 800ce00:	f7fe fdbe 	bl	800b980 <USBD_LL_Resume>
}
 800ce04:	bf00      	nop
 800ce06:	3708      	adds	r7, #8
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}

0800ce0c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b082      	sub	sp, #8
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
 800ce14:	460b      	mov	r3, r1
 800ce16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ce1e:	78fa      	ldrb	r2, [r7, #3]
 800ce20:	4611      	mov	r1, r2
 800ce22:	4618      	mov	r0, r3
 800ce24:	f7fe fe16 	bl	800ba54 <USBD_LL_IsoOUTIncomplete>
}
 800ce28:	bf00      	nop
 800ce2a:	3708      	adds	r7, #8
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	bd80      	pop	{r7, pc}

0800ce30 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b082      	sub	sp, #8
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
 800ce38:	460b      	mov	r3, r1
 800ce3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ce42:	78fa      	ldrb	r2, [r7, #3]
 800ce44:	4611      	mov	r1, r2
 800ce46:	4618      	mov	r0, r3
 800ce48:	f7fe fdd2 	bl	800b9f0 <USBD_LL_IsoINIncomplete>
}
 800ce4c:	bf00      	nop
 800ce4e:	3708      	adds	r7, #8
 800ce50:	46bd      	mov	sp, r7
 800ce52:	bd80      	pop	{r7, pc}

0800ce54 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b082      	sub	sp, #8
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ce62:	4618      	mov	r0, r3
 800ce64:	f7fe fe28 	bl	800bab8 <USBD_LL_DevConnected>
}
 800ce68:	bf00      	nop
 800ce6a:	3708      	adds	r7, #8
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	bd80      	pop	{r7, pc}

0800ce70 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b082      	sub	sp, #8
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ce7e:	4618      	mov	r0, r3
 800ce80:	f7fe fe25 	bl	800bace <USBD_LL_DevDisconnected>
}
 800ce84:	bf00      	nop
 800ce86:	3708      	adds	r7, #8
 800ce88:	46bd      	mov	sp, r7
 800ce8a:	bd80      	pop	{r7, pc}

0800ce8c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ce8c:	b580      	push	{r7, lr}
 800ce8e:	b082      	sub	sp, #8
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	781b      	ldrb	r3, [r3, #0]
 800ce98:	2b01      	cmp	r3, #1
 800ce9a:	d140      	bne.n	800cf1e <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800ce9c:	4a22      	ldr	r2, [pc, #136]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	4a20      	ldr	r2, [pc, #128]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800cea8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800ceac:	4b1e      	ldr	r3, [pc, #120]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800ceae:	4a1f      	ldr	r2, [pc, #124]	@ (800cf2c <USBD_LL_Init+0xa0>)
 800ceb0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800ceb2:	4b1d      	ldr	r3, [pc, #116]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800ceb4:	2206      	movs	r2, #6
 800ceb6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800ceb8:	4b1b      	ldr	r3, [pc, #108]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800ceba:	2202      	movs	r2, #2
 800cebc:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800cebe:	4b1a      	ldr	r3, [pc, #104]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800cec0:	2200      	movs	r2, #0
 800cec2:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800cec4:	4b18      	ldr	r3, [pc, #96]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800cec6:	2202      	movs	r2, #2
 800cec8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800ceca:	4b17      	ldr	r3, [pc, #92]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800cecc:	2200      	movs	r2, #0
 800cece:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800ced0:	4b15      	ldr	r3, [pc, #84]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800ced2:	2200      	movs	r2, #0
 800ced4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800ced6:	4b14      	ldr	r3, [pc, #80]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800ced8:	2200      	movs	r2, #0
 800ceda:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800cedc:	4b12      	ldr	r3, [pc, #72]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800cede:	2200      	movs	r2, #0
 800cee0:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800cee2:	4b11      	ldr	r3, [pc, #68]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800cee4:	2200      	movs	r2, #0
 800cee6:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800cee8:	4b0f      	ldr	r3, [pc, #60]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800ceea:	2200      	movs	r2, #0
 800ceec:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800ceee:	480e      	ldr	r0, [pc, #56]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800cef0:	f7f9 f855 	bl	8005f9e <HAL_PCD_Init>
 800cef4:	4603      	mov	r3, r0
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d001      	beq.n	800cefe <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800cefa:	f7f4 f97f 	bl	80011fc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800cefe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800cf02:	4809      	ldr	r0, [pc, #36]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800cf04:	f7fa fa69 	bl	80073da <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800cf08:	2280      	movs	r2, #128	@ 0x80
 800cf0a:	2100      	movs	r1, #0
 800cf0c:	4806      	ldr	r0, [pc, #24]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800cf0e:	f7fa fa1d 	bl	800734c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800cf12:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800cf16:	2101      	movs	r1, #1
 800cf18:	4803      	ldr	r0, [pc, #12]	@ (800cf28 <USBD_LL_Init+0x9c>)
 800cf1a:	f7fa fa17 	bl	800734c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800cf1e:	2300      	movs	r3, #0
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	3708      	adds	r7, #8
 800cf24:	46bd      	mov	sp, r7
 800cf26:	bd80      	pop	{r7, pc}
 800cf28:	20000c18 	.word	0x20000c18
 800cf2c:	40040000 	.word	0x40040000

0800cf30 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b084      	sub	sp, #16
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf38:	2300      	movs	r3, #0
 800cf3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cf46:	4618      	mov	r0, r3
 800cf48:	f7f9 f938 	bl	80061bc <HAL_PCD_Start>
 800cf4c:	4603      	mov	r3, r0
 800cf4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf50:	7bfb      	ldrb	r3, [r7, #15]
 800cf52:	4618      	mov	r0, r3
 800cf54:	f000 f930 	bl	800d1b8 <USBD_Get_USB_Status>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf5c:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf5e:	4618      	mov	r0, r3
 800cf60:	3710      	adds	r7, #16
 800cf62:	46bd      	mov	sp, r7
 800cf64:	bd80      	pop	{r7, pc}

0800cf66 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cf66:	b580      	push	{r7, lr}
 800cf68:	b084      	sub	sp, #16
 800cf6a:	af00      	add	r7, sp, #0
 800cf6c:	6078      	str	r0, [r7, #4]
 800cf6e:	4608      	mov	r0, r1
 800cf70:	4611      	mov	r1, r2
 800cf72:	461a      	mov	r2, r3
 800cf74:	4603      	mov	r3, r0
 800cf76:	70fb      	strb	r3, [r7, #3]
 800cf78:	460b      	mov	r3, r1
 800cf7a:	70bb      	strb	r3, [r7, #2]
 800cf7c:	4613      	mov	r3, r2
 800cf7e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf80:	2300      	movs	r3, #0
 800cf82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf84:	2300      	movs	r3, #0
 800cf86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cf8e:	78bb      	ldrb	r3, [r7, #2]
 800cf90:	883a      	ldrh	r2, [r7, #0]
 800cf92:	78f9      	ldrb	r1, [r7, #3]
 800cf94:	f7f9 fe0c 	bl	8006bb0 <HAL_PCD_EP_Open>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf9c:	7bfb      	ldrb	r3, [r7, #15]
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	f000 f90a 	bl	800d1b8 <USBD_Get_USB_Status>
 800cfa4:	4603      	mov	r3, r0
 800cfa6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cfa8:	7bbb      	ldrb	r3, [r7, #14]
}
 800cfaa:	4618      	mov	r0, r3
 800cfac:	3710      	adds	r7, #16
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}

0800cfb2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cfb2:	b580      	push	{r7, lr}
 800cfb4:	b084      	sub	sp, #16
 800cfb6:	af00      	add	r7, sp, #0
 800cfb8:	6078      	str	r0, [r7, #4]
 800cfba:	460b      	mov	r3, r1
 800cfbc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cfcc:	78fa      	ldrb	r2, [r7, #3]
 800cfce:	4611      	mov	r1, r2
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	f7f9 fe57 	bl	8006c84 <HAL_PCD_EP_Close>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cfda:	7bfb      	ldrb	r3, [r7, #15]
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f000 f8eb 	bl	800d1b8 <USBD_Get_USB_Status>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cfe6:	7bbb      	ldrb	r3, [r7, #14]
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	3710      	adds	r7, #16
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}

0800cff0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b084      	sub	sp, #16
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
 800cff8:	460b      	mov	r3, r1
 800cffa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cffc:	2300      	movs	r3, #0
 800cffe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d000:	2300      	movs	r3, #0
 800d002:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d00a:	78fa      	ldrb	r2, [r7, #3]
 800d00c:	4611      	mov	r1, r2
 800d00e:	4618      	mov	r0, r3
 800d010:	f7f9 fef7 	bl	8006e02 <HAL_PCD_EP_SetStall>
 800d014:	4603      	mov	r3, r0
 800d016:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d018:	7bfb      	ldrb	r3, [r7, #15]
 800d01a:	4618      	mov	r0, r3
 800d01c:	f000 f8cc 	bl	800d1b8 <USBD_Get_USB_Status>
 800d020:	4603      	mov	r3, r0
 800d022:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d024:	7bbb      	ldrb	r3, [r7, #14]
}
 800d026:	4618      	mov	r0, r3
 800d028:	3710      	adds	r7, #16
 800d02a:	46bd      	mov	sp, r7
 800d02c:	bd80      	pop	{r7, pc}

0800d02e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d02e:	b580      	push	{r7, lr}
 800d030:	b084      	sub	sp, #16
 800d032:	af00      	add	r7, sp, #0
 800d034:	6078      	str	r0, [r7, #4]
 800d036:	460b      	mov	r3, r1
 800d038:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d03a:	2300      	movs	r3, #0
 800d03c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d03e:	2300      	movs	r3, #0
 800d040:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d048:	78fa      	ldrb	r2, [r7, #3]
 800d04a:	4611      	mov	r1, r2
 800d04c:	4618      	mov	r0, r3
 800d04e:	f7f9 ff3b 	bl	8006ec8 <HAL_PCD_EP_ClrStall>
 800d052:	4603      	mov	r3, r0
 800d054:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d056:	7bfb      	ldrb	r3, [r7, #15]
 800d058:	4618      	mov	r0, r3
 800d05a:	f000 f8ad 	bl	800d1b8 <USBD_Get_USB_Status>
 800d05e:	4603      	mov	r3, r0
 800d060:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d062:	7bbb      	ldrb	r3, [r7, #14]
}
 800d064:	4618      	mov	r0, r3
 800d066:	3710      	adds	r7, #16
 800d068:	46bd      	mov	sp, r7
 800d06a:	bd80      	pop	{r7, pc}

0800d06c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d06c:	b480      	push	{r7}
 800d06e:	b085      	sub	sp, #20
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
 800d074:	460b      	mov	r3, r1
 800d076:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d07e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d080:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d084:	2b00      	cmp	r3, #0
 800d086:	da0b      	bge.n	800d0a0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d088:	78fb      	ldrb	r3, [r7, #3]
 800d08a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d08e:	68f9      	ldr	r1, [r7, #12]
 800d090:	4613      	mov	r3, r2
 800d092:	00db      	lsls	r3, r3, #3
 800d094:	4413      	add	r3, r2
 800d096:	009b      	lsls	r3, r3, #2
 800d098:	440b      	add	r3, r1
 800d09a:	3316      	adds	r3, #22
 800d09c:	781b      	ldrb	r3, [r3, #0]
 800d09e:	e00b      	b.n	800d0b8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d0a0:	78fb      	ldrb	r3, [r7, #3]
 800d0a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d0a6:	68f9      	ldr	r1, [r7, #12]
 800d0a8:	4613      	mov	r3, r2
 800d0aa:	00db      	lsls	r3, r3, #3
 800d0ac:	4413      	add	r3, r2
 800d0ae:	009b      	lsls	r3, r3, #2
 800d0b0:	440b      	add	r3, r1
 800d0b2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800d0b6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	3714      	adds	r7, #20
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c2:	4770      	bx	lr

0800d0c4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d0c4:	b580      	push	{r7, lr}
 800d0c6:	b084      	sub	sp, #16
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	6078      	str	r0, [r7, #4]
 800d0cc:	460b      	mov	r3, r1
 800d0ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d0de:	78fa      	ldrb	r2, [r7, #3]
 800d0e0:	4611      	mov	r1, r2
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	f7f9 fd40 	bl	8006b68 <HAL_PCD_SetAddress>
 800d0e8:	4603      	mov	r3, r0
 800d0ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d0ec:	7bfb      	ldrb	r3, [r7, #15]
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	f000 f862 	bl	800d1b8 <USBD_Get_USB_Status>
 800d0f4:	4603      	mov	r3, r0
 800d0f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d0f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	3710      	adds	r7, #16
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd80      	pop	{r7, pc}

0800d102 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d102:	b580      	push	{r7, lr}
 800d104:	b086      	sub	sp, #24
 800d106:	af00      	add	r7, sp, #0
 800d108:	60f8      	str	r0, [r7, #12]
 800d10a:	607a      	str	r2, [r7, #4]
 800d10c:	603b      	str	r3, [r7, #0]
 800d10e:	460b      	mov	r3, r1
 800d110:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d112:	2300      	movs	r3, #0
 800d114:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d116:	2300      	movs	r3, #0
 800d118:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d120:	7af9      	ldrb	r1, [r7, #11]
 800d122:	683b      	ldr	r3, [r7, #0]
 800d124:	687a      	ldr	r2, [r7, #4]
 800d126:	f7f9 fe32 	bl	8006d8e <HAL_PCD_EP_Transmit>
 800d12a:	4603      	mov	r3, r0
 800d12c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d12e:	7dfb      	ldrb	r3, [r7, #23]
 800d130:	4618      	mov	r0, r3
 800d132:	f000 f841 	bl	800d1b8 <USBD_Get_USB_Status>
 800d136:	4603      	mov	r3, r0
 800d138:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d13a:	7dbb      	ldrb	r3, [r7, #22]
}
 800d13c:	4618      	mov	r0, r3
 800d13e:	3718      	adds	r7, #24
 800d140:	46bd      	mov	sp, r7
 800d142:	bd80      	pop	{r7, pc}

0800d144 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d144:	b580      	push	{r7, lr}
 800d146:	b086      	sub	sp, #24
 800d148:	af00      	add	r7, sp, #0
 800d14a:	60f8      	str	r0, [r7, #12]
 800d14c:	607a      	str	r2, [r7, #4]
 800d14e:	603b      	str	r3, [r7, #0]
 800d150:	460b      	mov	r3, r1
 800d152:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d154:	2300      	movs	r3, #0
 800d156:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d158:	2300      	movs	r3, #0
 800d15a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d162:	7af9      	ldrb	r1, [r7, #11]
 800d164:	683b      	ldr	r3, [r7, #0]
 800d166:	687a      	ldr	r2, [r7, #4]
 800d168:	f7f9 fdd6 	bl	8006d18 <HAL_PCD_EP_Receive>
 800d16c:	4603      	mov	r3, r0
 800d16e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d170:	7dfb      	ldrb	r3, [r7, #23]
 800d172:	4618      	mov	r0, r3
 800d174:	f000 f820 	bl	800d1b8 <USBD_Get_USB_Status>
 800d178:	4603      	mov	r3, r0
 800d17a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d17c:	7dbb      	ldrb	r3, [r7, #22]
}
 800d17e:	4618      	mov	r0, r3
 800d180:	3718      	adds	r7, #24
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}
	...

0800d188 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d188:	b480      	push	{r7}
 800d18a:	b083      	sub	sp, #12
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d190:	4b03      	ldr	r3, [pc, #12]	@ (800d1a0 <USBD_static_malloc+0x18>)
}
 800d192:	4618      	mov	r0, r3
 800d194:	370c      	adds	r7, #12
 800d196:	46bd      	mov	sp, r7
 800d198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19c:	4770      	bx	lr
 800d19e:	bf00      	nop
 800d1a0:	200010fc 	.word	0x200010fc

0800d1a4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	b083      	sub	sp, #12
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]

}
 800d1ac:	bf00      	nop
 800d1ae:	370c      	adds	r7, #12
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b6:	4770      	bx	lr

0800d1b8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b085      	sub	sp, #20
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	4603      	mov	r3, r0
 800d1c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d1c6:	79fb      	ldrb	r3, [r7, #7]
 800d1c8:	2b03      	cmp	r3, #3
 800d1ca:	d817      	bhi.n	800d1fc <USBD_Get_USB_Status+0x44>
 800d1cc:	a201      	add	r2, pc, #4	@ (adr r2, 800d1d4 <USBD_Get_USB_Status+0x1c>)
 800d1ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1d2:	bf00      	nop
 800d1d4:	0800d1e5 	.word	0x0800d1e5
 800d1d8:	0800d1eb 	.word	0x0800d1eb
 800d1dc:	0800d1f1 	.word	0x0800d1f1
 800d1e0:	0800d1f7 	.word	0x0800d1f7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	73fb      	strb	r3, [r7, #15]
    break;
 800d1e8:	e00b      	b.n	800d202 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d1ea:	2303      	movs	r3, #3
 800d1ec:	73fb      	strb	r3, [r7, #15]
    break;
 800d1ee:	e008      	b.n	800d202 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	73fb      	strb	r3, [r7, #15]
    break;
 800d1f4:	e005      	b.n	800d202 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d1f6:	2303      	movs	r3, #3
 800d1f8:	73fb      	strb	r3, [r7, #15]
    break;
 800d1fa:	e002      	b.n	800d202 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d1fc:	2303      	movs	r3, #3
 800d1fe:	73fb      	strb	r3, [r7, #15]
    break;
 800d200:	bf00      	nop
  }
  return usb_status;
 800d202:	7bfb      	ldrb	r3, [r7, #15]
}
 800d204:	4618      	mov	r0, r3
 800d206:	3714      	adds	r7, #20
 800d208:	46bd      	mov	sp, r7
 800d20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20e:	4770      	bx	lr

0800d210 <siprintf>:
 800d210:	b40e      	push	{r1, r2, r3}
 800d212:	b510      	push	{r4, lr}
 800d214:	b09d      	sub	sp, #116	@ 0x74
 800d216:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d218:	9002      	str	r0, [sp, #8]
 800d21a:	9006      	str	r0, [sp, #24]
 800d21c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d220:	480a      	ldr	r0, [pc, #40]	@ (800d24c <siprintf+0x3c>)
 800d222:	9107      	str	r1, [sp, #28]
 800d224:	9104      	str	r1, [sp, #16]
 800d226:	490a      	ldr	r1, [pc, #40]	@ (800d250 <siprintf+0x40>)
 800d228:	f853 2b04 	ldr.w	r2, [r3], #4
 800d22c:	9105      	str	r1, [sp, #20]
 800d22e:	2400      	movs	r4, #0
 800d230:	a902      	add	r1, sp, #8
 800d232:	6800      	ldr	r0, [r0, #0]
 800d234:	9301      	str	r3, [sp, #4]
 800d236:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d238:	f000 f994 	bl	800d564 <_svfiprintf_r>
 800d23c:	9b02      	ldr	r3, [sp, #8]
 800d23e:	701c      	strb	r4, [r3, #0]
 800d240:	b01d      	add	sp, #116	@ 0x74
 800d242:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d246:	b003      	add	sp, #12
 800d248:	4770      	bx	lr
 800d24a:	bf00      	nop
 800d24c:	20000198 	.word	0x20000198
 800d250:	ffff0208 	.word	0xffff0208

0800d254 <memset>:
 800d254:	4402      	add	r2, r0
 800d256:	4603      	mov	r3, r0
 800d258:	4293      	cmp	r3, r2
 800d25a:	d100      	bne.n	800d25e <memset+0xa>
 800d25c:	4770      	bx	lr
 800d25e:	f803 1b01 	strb.w	r1, [r3], #1
 800d262:	e7f9      	b.n	800d258 <memset+0x4>

0800d264 <__errno>:
 800d264:	4b01      	ldr	r3, [pc, #4]	@ (800d26c <__errno+0x8>)
 800d266:	6818      	ldr	r0, [r3, #0]
 800d268:	4770      	bx	lr
 800d26a:	bf00      	nop
 800d26c:	20000198 	.word	0x20000198

0800d270 <__libc_init_array>:
 800d270:	b570      	push	{r4, r5, r6, lr}
 800d272:	4d0d      	ldr	r5, [pc, #52]	@ (800d2a8 <__libc_init_array+0x38>)
 800d274:	4c0d      	ldr	r4, [pc, #52]	@ (800d2ac <__libc_init_array+0x3c>)
 800d276:	1b64      	subs	r4, r4, r5
 800d278:	10a4      	asrs	r4, r4, #2
 800d27a:	2600      	movs	r6, #0
 800d27c:	42a6      	cmp	r6, r4
 800d27e:	d109      	bne.n	800d294 <__libc_init_array+0x24>
 800d280:	4d0b      	ldr	r5, [pc, #44]	@ (800d2b0 <__libc_init_array+0x40>)
 800d282:	4c0c      	ldr	r4, [pc, #48]	@ (800d2b4 <__libc_init_array+0x44>)
 800d284:	f000 fc64 	bl	800db50 <_init>
 800d288:	1b64      	subs	r4, r4, r5
 800d28a:	10a4      	asrs	r4, r4, #2
 800d28c:	2600      	movs	r6, #0
 800d28e:	42a6      	cmp	r6, r4
 800d290:	d105      	bne.n	800d29e <__libc_init_array+0x2e>
 800d292:	bd70      	pop	{r4, r5, r6, pc}
 800d294:	f855 3b04 	ldr.w	r3, [r5], #4
 800d298:	4798      	blx	r3
 800d29a:	3601      	adds	r6, #1
 800d29c:	e7ee      	b.n	800d27c <__libc_init_array+0xc>
 800d29e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d2a2:	4798      	blx	r3
 800d2a4:	3601      	adds	r6, #1
 800d2a6:	e7f2      	b.n	800d28e <__libc_init_array+0x1e>
 800d2a8:	0801032c 	.word	0x0801032c
 800d2ac:	0801032c 	.word	0x0801032c
 800d2b0:	0801032c 	.word	0x0801032c
 800d2b4:	08010330 	.word	0x08010330

0800d2b8 <__retarget_lock_acquire_recursive>:
 800d2b8:	4770      	bx	lr

0800d2ba <__retarget_lock_release_recursive>:
 800d2ba:	4770      	bx	lr

0800d2bc <_free_r>:
 800d2bc:	b538      	push	{r3, r4, r5, lr}
 800d2be:	4605      	mov	r5, r0
 800d2c0:	2900      	cmp	r1, #0
 800d2c2:	d041      	beq.n	800d348 <_free_r+0x8c>
 800d2c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d2c8:	1f0c      	subs	r4, r1, #4
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	bfb8      	it	lt
 800d2ce:	18e4      	addlt	r4, r4, r3
 800d2d0:	f000 f8e0 	bl	800d494 <__malloc_lock>
 800d2d4:	4a1d      	ldr	r2, [pc, #116]	@ (800d34c <_free_r+0x90>)
 800d2d6:	6813      	ldr	r3, [r2, #0]
 800d2d8:	b933      	cbnz	r3, 800d2e8 <_free_r+0x2c>
 800d2da:	6063      	str	r3, [r4, #4]
 800d2dc:	6014      	str	r4, [r2, #0]
 800d2de:	4628      	mov	r0, r5
 800d2e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2e4:	f000 b8dc 	b.w	800d4a0 <__malloc_unlock>
 800d2e8:	42a3      	cmp	r3, r4
 800d2ea:	d908      	bls.n	800d2fe <_free_r+0x42>
 800d2ec:	6820      	ldr	r0, [r4, #0]
 800d2ee:	1821      	adds	r1, r4, r0
 800d2f0:	428b      	cmp	r3, r1
 800d2f2:	bf01      	itttt	eq
 800d2f4:	6819      	ldreq	r1, [r3, #0]
 800d2f6:	685b      	ldreq	r3, [r3, #4]
 800d2f8:	1809      	addeq	r1, r1, r0
 800d2fa:	6021      	streq	r1, [r4, #0]
 800d2fc:	e7ed      	b.n	800d2da <_free_r+0x1e>
 800d2fe:	461a      	mov	r2, r3
 800d300:	685b      	ldr	r3, [r3, #4]
 800d302:	b10b      	cbz	r3, 800d308 <_free_r+0x4c>
 800d304:	42a3      	cmp	r3, r4
 800d306:	d9fa      	bls.n	800d2fe <_free_r+0x42>
 800d308:	6811      	ldr	r1, [r2, #0]
 800d30a:	1850      	adds	r0, r2, r1
 800d30c:	42a0      	cmp	r0, r4
 800d30e:	d10b      	bne.n	800d328 <_free_r+0x6c>
 800d310:	6820      	ldr	r0, [r4, #0]
 800d312:	4401      	add	r1, r0
 800d314:	1850      	adds	r0, r2, r1
 800d316:	4283      	cmp	r3, r0
 800d318:	6011      	str	r1, [r2, #0]
 800d31a:	d1e0      	bne.n	800d2de <_free_r+0x22>
 800d31c:	6818      	ldr	r0, [r3, #0]
 800d31e:	685b      	ldr	r3, [r3, #4]
 800d320:	6053      	str	r3, [r2, #4]
 800d322:	4408      	add	r0, r1
 800d324:	6010      	str	r0, [r2, #0]
 800d326:	e7da      	b.n	800d2de <_free_r+0x22>
 800d328:	d902      	bls.n	800d330 <_free_r+0x74>
 800d32a:	230c      	movs	r3, #12
 800d32c:	602b      	str	r3, [r5, #0]
 800d32e:	e7d6      	b.n	800d2de <_free_r+0x22>
 800d330:	6820      	ldr	r0, [r4, #0]
 800d332:	1821      	adds	r1, r4, r0
 800d334:	428b      	cmp	r3, r1
 800d336:	bf04      	itt	eq
 800d338:	6819      	ldreq	r1, [r3, #0]
 800d33a:	685b      	ldreq	r3, [r3, #4]
 800d33c:	6063      	str	r3, [r4, #4]
 800d33e:	bf04      	itt	eq
 800d340:	1809      	addeq	r1, r1, r0
 800d342:	6021      	streq	r1, [r4, #0]
 800d344:	6054      	str	r4, [r2, #4]
 800d346:	e7ca      	b.n	800d2de <_free_r+0x22>
 800d348:	bd38      	pop	{r3, r4, r5, pc}
 800d34a:	bf00      	nop
 800d34c:	20001254 	.word	0x20001254

0800d350 <sbrk_aligned>:
 800d350:	b570      	push	{r4, r5, r6, lr}
 800d352:	4e0f      	ldr	r6, [pc, #60]	@ (800d390 <sbrk_aligned+0x40>)
 800d354:	460c      	mov	r4, r1
 800d356:	6831      	ldr	r1, [r6, #0]
 800d358:	4605      	mov	r5, r0
 800d35a:	b911      	cbnz	r1, 800d362 <sbrk_aligned+0x12>
 800d35c:	f000 fba4 	bl	800daa8 <_sbrk_r>
 800d360:	6030      	str	r0, [r6, #0]
 800d362:	4621      	mov	r1, r4
 800d364:	4628      	mov	r0, r5
 800d366:	f000 fb9f 	bl	800daa8 <_sbrk_r>
 800d36a:	1c43      	adds	r3, r0, #1
 800d36c:	d103      	bne.n	800d376 <sbrk_aligned+0x26>
 800d36e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d372:	4620      	mov	r0, r4
 800d374:	bd70      	pop	{r4, r5, r6, pc}
 800d376:	1cc4      	adds	r4, r0, #3
 800d378:	f024 0403 	bic.w	r4, r4, #3
 800d37c:	42a0      	cmp	r0, r4
 800d37e:	d0f8      	beq.n	800d372 <sbrk_aligned+0x22>
 800d380:	1a21      	subs	r1, r4, r0
 800d382:	4628      	mov	r0, r5
 800d384:	f000 fb90 	bl	800daa8 <_sbrk_r>
 800d388:	3001      	adds	r0, #1
 800d38a:	d1f2      	bne.n	800d372 <sbrk_aligned+0x22>
 800d38c:	e7ef      	b.n	800d36e <sbrk_aligned+0x1e>
 800d38e:	bf00      	nop
 800d390:	20001250 	.word	0x20001250

0800d394 <_malloc_r>:
 800d394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d398:	1ccd      	adds	r5, r1, #3
 800d39a:	f025 0503 	bic.w	r5, r5, #3
 800d39e:	3508      	adds	r5, #8
 800d3a0:	2d0c      	cmp	r5, #12
 800d3a2:	bf38      	it	cc
 800d3a4:	250c      	movcc	r5, #12
 800d3a6:	2d00      	cmp	r5, #0
 800d3a8:	4606      	mov	r6, r0
 800d3aa:	db01      	blt.n	800d3b0 <_malloc_r+0x1c>
 800d3ac:	42a9      	cmp	r1, r5
 800d3ae:	d904      	bls.n	800d3ba <_malloc_r+0x26>
 800d3b0:	230c      	movs	r3, #12
 800d3b2:	6033      	str	r3, [r6, #0]
 800d3b4:	2000      	movs	r0, #0
 800d3b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d490 <_malloc_r+0xfc>
 800d3be:	f000 f869 	bl	800d494 <__malloc_lock>
 800d3c2:	f8d8 3000 	ldr.w	r3, [r8]
 800d3c6:	461c      	mov	r4, r3
 800d3c8:	bb44      	cbnz	r4, 800d41c <_malloc_r+0x88>
 800d3ca:	4629      	mov	r1, r5
 800d3cc:	4630      	mov	r0, r6
 800d3ce:	f7ff ffbf 	bl	800d350 <sbrk_aligned>
 800d3d2:	1c43      	adds	r3, r0, #1
 800d3d4:	4604      	mov	r4, r0
 800d3d6:	d158      	bne.n	800d48a <_malloc_r+0xf6>
 800d3d8:	f8d8 4000 	ldr.w	r4, [r8]
 800d3dc:	4627      	mov	r7, r4
 800d3de:	2f00      	cmp	r7, #0
 800d3e0:	d143      	bne.n	800d46a <_malloc_r+0xd6>
 800d3e2:	2c00      	cmp	r4, #0
 800d3e4:	d04b      	beq.n	800d47e <_malloc_r+0xea>
 800d3e6:	6823      	ldr	r3, [r4, #0]
 800d3e8:	4639      	mov	r1, r7
 800d3ea:	4630      	mov	r0, r6
 800d3ec:	eb04 0903 	add.w	r9, r4, r3
 800d3f0:	f000 fb5a 	bl	800daa8 <_sbrk_r>
 800d3f4:	4581      	cmp	r9, r0
 800d3f6:	d142      	bne.n	800d47e <_malloc_r+0xea>
 800d3f8:	6821      	ldr	r1, [r4, #0]
 800d3fa:	1a6d      	subs	r5, r5, r1
 800d3fc:	4629      	mov	r1, r5
 800d3fe:	4630      	mov	r0, r6
 800d400:	f7ff ffa6 	bl	800d350 <sbrk_aligned>
 800d404:	3001      	adds	r0, #1
 800d406:	d03a      	beq.n	800d47e <_malloc_r+0xea>
 800d408:	6823      	ldr	r3, [r4, #0]
 800d40a:	442b      	add	r3, r5
 800d40c:	6023      	str	r3, [r4, #0]
 800d40e:	f8d8 3000 	ldr.w	r3, [r8]
 800d412:	685a      	ldr	r2, [r3, #4]
 800d414:	bb62      	cbnz	r2, 800d470 <_malloc_r+0xdc>
 800d416:	f8c8 7000 	str.w	r7, [r8]
 800d41a:	e00f      	b.n	800d43c <_malloc_r+0xa8>
 800d41c:	6822      	ldr	r2, [r4, #0]
 800d41e:	1b52      	subs	r2, r2, r5
 800d420:	d420      	bmi.n	800d464 <_malloc_r+0xd0>
 800d422:	2a0b      	cmp	r2, #11
 800d424:	d917      	bls.n	800d456 <_malloc_r+0xc2>
 800d426:	1961      	adds	r1, r4, r5
 800d428:	42a3      	cmp	r3, r4
 800d42a:	6025      	str	r5, [r4, #0]
 800d42c:	bf18      	it	ne
 800d42e:	6059      	strne	r1, [r3, #4]
 800d430:	6863      	ldr	r3, [r4, #4]
 800d432:	bf08      	it	eq
 800d434:	f8c8 1000 	streq.w	r1, [r8]
 800d438:	5162      	str	r2, [r4, r5]
 800d43a:	604b      	str	r3, [r1, #4]
 800d43c:	4630      	mov	r0, r6
 800d43e:	f000 f82f 	bl	800d4a0 <__malloc_unlock>
 800d442:	f104 000b 	add.w	r0, r4, #11
 800d446:	1d23      	adds	r3, r4, #4
 800d448:	f020 0007 	bic.w	r0, r0, #7
 800d44c:	1ac2      	subs	r2, r0, r3
 800d44e:	bf1c      	itt	ne
 800d450:	1a1b      	subne	r3, r3, r0
 800d452:	50a3      	strne	r3, [r4, r2]
 800d454:	e7af      	b.n	800d3b6 <_malloc_r+0x22>
 800d456:	6862      	ldr	r2, [r4, #4]
 800d458:	42a3      	cmp	r3, r4
 800d45a:	bf0c      	ite	eq
 800d45c:	f8c8 2000 	streq.w	r2, [r8]
 800d460:	605a      	strne	r2, [r3, #4]
 800d462:	e7eb      	b.n	800d43c <_malloc_r+0xa8>
 800d464:	4623      	mov	r3, r4
 800d466:	6864      	ldr	r4, [r4, #4]
 800d468:	e7ae      	b.n	800d3c8 <_malloc_r+0x34>
 800d46a:	463c      	mov	r4, r7
 800d46c:	687f      	ldr	r7, [r7, #4]
 800d46e:	e7b6      	b.n	800d3de <_malloc_r+0x4a>
 800d470:	461a      	mov	r2, r3
 800d472:	685b      	ldr	r3, [r3, #4]
 800d474:	42a3      	cmp	r3, r4
 800d476:	d1fb      	bne.n	800d470 <_malloc_r+0xdc>
 800d478:	2300      	movs	r3, #0
 800d47a:	6053      	str	r3, [r2, #4]
 800d47c:	e7de      	b.n	800d43c <_malloc_r+0xa8>
 800d47e:	230c      	movs	r3, #12
 800d480:	6033      	str	r3, [r6, #0]
 800d482:	4630      	mov	r0, r6
 800d484:	f000 f80c 	bl	800d4a0 <__malloc_unlock>
 800d488:	e794      	b.n	800d3b4 <_malloc_r+0x20>
 800d48a:	6005      	str	r5, [r0, #0]
 800d48c:	e7d6      	b.n	800d43c <_malloc_r+0xa8>
 800d48e:	bf00      	nop
 800d490:	20001254 	.word	0x20001254

0800d494 <__malloc_lock>:
 800d494:	4801      	ldr	r0, [pc, #4]	@ (800d49c <__malloc_lock+0x8>)
 800d496:	f7ff bf0f 	b.w	800d2b8 <__retarget_lock_acquire_recursive>
 800d49a:	bf00      	nop
 800d49c:	2000124c 	.word	0x2000124c

0800d4a0 <__malloc_unlock>:
 800d4a0:	4801      	ldr	r0, [pc, #4]	@ (800d4a8 <__malloc_unlock+0x8>)
 800d4a2:	f7ff bf0a 	b.w	800d2ba <__retarget_lock_release_recursive>
 800d4a6:	bf00      	nop
 800d4a8:	2000124c 	.word	0x2000124c

0800d4ac <__ssputs_r>:
 800d4ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4b0:	688e      	ldr	r6, [r1, #8]
 800d4b2:	461f      	mov	r7, r3
 800d4b4:	42be      	cmp	r6, r7
 800d4b6:	680b      	ldr	r3, [r1, #0]
 800d4b8:	4682      	mov	sl, r0
 800d4ba:	460c      	mov	r4, r1
 800d4bc:	4690      	mov	r8, r2
 800d4be:	d82d      	bhi.n	800d51c <__ssputs_r+0x70>
 800d4c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d4c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d4c8:	d026      	beq.n	800d518 <__ssputs_r+0x6c>
 800d4ca:	6965      	ldr	r5, [r4, #20]
 800d4cc:	6909      	ldr	r1, [r1, #16]
 800d4ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d4d2:	eba3 0901 	sub.w	r9, r3, r1
 800d4d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d4da:	1c7b      	adds	r3, r7, #1
 800d4dc:	444b      	add	r3, r9
 800d4de:	106d      	asrs	r5, r5, #1
 800d4e0:	429d      	cmp	r5, r3
 800d4e2:	bf38      	it	cc
 800d4e4:	461d      	movcc	r5, r3
 800d4e6:	0553      	lsls	r3, r2, #21
 800d4e8:	d527      	bpl.n	800d53a <__ssputs_r+0x8e>
 800d4ea:	4629      	mov	r1, r5
 800d4ec:	f7ff ff52 	bl	800d394 <_malloc_r>
 800d4f0:	4606      	mov	r6, r0
 800d4f2:	b360      	cbz	r0, 800d54e <__ssputs_r+0xa2>
 800d4f4:	6921      	ldr	r1, [r4, #16]
 800d4f6:	464a      	mov	r2, r9
 800d4f8:	f000 fae6 	bl	800dac8 <memcpy>
 800d4fc:	89a3      	ldrh	r3, [r4, #12]
 800d4fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d506:	81a3      	strh	r3, [r4, #12]
 800d508:	6126      	str	r6, [r4, #16]
 800d50a:	6165      	str	r5, [r4, #20]
 800d50c:	444e      	add	r6, r9
 800d50e:	eba5 0509 	sub.w	r5, r5, r9
 800d512:	6026      	str	r6, [r4, #0]
 800d514:	60a5      	str	r5, [r4, #8]
 800d516:	463e      	mov	r6, r7
 800d518:	42be      	cmp	r6, r7
 800d51a:	d900      	bls.n	800d51e <__ssputs_r+0x72>
 800d51c:	463e      	mov	r6, r7
 800d51e:	6820      	ldr	r0, [r4, #0]
 800d520:	4632      	mov	r2, r6
 800d522:	4641      	mov	r1, r8
 800d524:	f000 faa6 	bl	800da74 <memmove>
 800d528:	68a3      	ldr	r3, [r4, #8]
 800d52a:	1b9b      	subs	r3, r3, r6
 800d52c:	60a3      	str	r3, [r4, #8]
 800d52e:	6823      	ldr	r3, [r4, #0]
 800d530:	4433      	add	r3, r6
 800d532:	6023      	str	r3, [r4, #0]
 800d534:	2000      	movs	r0, #0
 800d536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d53a:	462a      	mov	r2, r5
 800d53c:	f000 fad2 	bl	800dae4 <_realloc_r>
 800d540:	4606      	mov	r6, r0
 800d542:	2800      	cmp	r0, #0
 800d544:	d1e0      	bne.n	800d508 <__ssputs_r+0x5c>
 800d546:	6921      	ldr	r1, [r4, #16]
 800d548:	4650      	mov	r0, sl
 800d54a:	f7ff feb7 	bl	800d2bc <_free_r>
 800d54e:	230c      	movs	r3, #12
 800d550:	f8ca 3000 	str.w	r3, [sl]
 800d554:	89a3      	ldrh	r3, [r4, #12]
 800d556:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d55a:	81a3      	strh	r3, [r4, #12]
 800d55c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d560:	e7e9      	b.n	800d536 <__ssputs_r+0x8a>
	...

0800d564 <_svfiprintf_r>:
 800d564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d568:	4698      	mov	r8, r3
 800d56a:	898b      	ldrh	r3, [r1, #12]
 800d56c:	061b      	lsls	r3, r3, #24
 800d56e:	b09d      	sub	sp, #116	@ 0x74
 800d570:	4607      	mov	r7, r0
 800d572:	460d      	mov	r5, r1
 800d574:	4614      	mov	r4, r2
 800d576:	d510      	bpl.n	800d59a <_svfiprintf_r+0x36>
 800d578:	690b      	ldr	r3, [r1, #16]
 800d57a:	b973      	cbnz	r3, 800d59a <_svfiprintf_r+0x36>
 800d57c:	2140      	movs	r1, #64	@ 0x40
 800d57e:	f7ff ff09 	bl	800d394 <_malloc_r>
 800d582:	6028      	str	r0, [r5, #0]
 800d584:	6128      	str	r0, [r5, #16]
 800d586:	b930      	cbnz	r0, 800d596 <_svfiprintf_r+0x32>
 800d588:	230c      	movs	r3, #12
 800d58a:	603b      	str	r3, [r7, #0]
 800d58c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d590:	b01d      	add	sp, #116	@ 0x74
 800d592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d596:	2340      	movs	r3, #64	@ 0x40
 800d598:	616b      	str	r3, [r5, #20]
 800d59a:	2300      	movs	r3, #0
 800d59c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d59e:	2320      	movs	r3, #32
 800d5a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d5a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d5a8:	2330      	movs	r3, #48	@ 0x30
 800d5aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d748 <_svfiprintf_r+0x1e4>
 800d5ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d5b2:	f04f 0901 	mov.w	r9, #1
 800d5b6:	4623      	mov	r3, r4
 800d5b8:	469a      	mov	sl, r3
 800d5ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d5be:	b10a      	cbz	r2, 800d5c4 <_svfiprintf_r+0x60>
 800d5c0:	2a25      	cmp	r2, #37	@ 0x25
 800d5c2:	d1f9      	bne.n	800d5b8 <_svfiprintf_r+0x54>
 800d5c4:	ebba 0b04 	subs.w	fp, sl, r4
 800d5c8:	d00b      	beq.n	800d5e2 <_svfiprintf_r+0x7e>
 800d5ca:	465b      	mov	r3, fp
 800d5cc:	4622      	mov	r2, r4
 800d5ce:	4629      	mov	r1, r5
 800d5d0:	4638      	mov	r0, r7
 800d5d2:	f7ff ff6b 	bl	800d4ac <__ssputs_r>
 800d5d6:	3001      	adds	r0, #1
 800d5d8:	f000 80a7 	beq.w	800d72a <_svfiprintf_r+0x1c6>
 800d5dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d5de:	445a      	add	r2, fp
 800d5e0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d5e2:	f89a 3000 	ldrb.w	r3, [sl]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	f000 809f 	beq.w	800d72a <_svfiprintf_r+0x1c6>
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d5f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d5f6:	f10a 0a01 	add.w	sl, sl, #1
 800d5fa:	9304      	str	r3, [sp, #16]
 800d5fc:	9307      	str	r3, [sp, #28]
 800d5fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d602:	931a      	str	r3, [sp, #104]	@ 0x68
 800d604:	4654      	mov	r4, sl
 800d606:	2205      	movs	r2, #5
 800d608:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d60c:	484e      	ldr	r0, [pc, #312]	@ (800d748 <_svfiprintf_r+0x1e4>)
 800d60e:	f7f2 fdef 	bl	80001f0 <memchr>
 800d612:	9a04      	ldr	r2, [sp, #16]
 800d614:	b9d8      	cbnz	r0, 800d64e <_svfiprintf_r+0xea>
 800d616:	06d0      	lsls	r0, r2, #27
 800d618:	bf44      	itt	mi
 800d61a:	2320      	movmi	r3, #32
 800d61c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d620:	0711      	lsls	r1, r2, #28
 800d622:	bf44      	itt	mi
 800d624:	232b      	movmi	r3, #43	@ 0x2b
 800d626:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d62a:	f89a 3000 	ldrb.w	r3, [sl]
 800d62e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d630:	d015      	beq.n	800d65e <_svfiprintf_r+0xfa>
 800d632:	9a07      	ldr	r2, [sp, #28]
 800d634:	4654      	mov	r4, sl
 800d636:	2000      	movs	r0, #0
 800d638:	f04f 0c0a 	mov.w	ip, #10
 800d63c:	4621      	mov	r1, r4
 800d63e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d642:	3b30      	subs	r3, #48	@ 0x30
 800d644:	2b09      	cmp	r3, #9
 800d646:	d94b      	bls.n	800d6e0 <_svfiprintf_r+0x17c>
 800d648:	b1b0      	cbz	r0, 800d678 <_svfiprintf_r+0x114>
 800d64a:	9207      	str	r2, [sp, #28]
 800d64c:	e014      	b.n	800d678 <_svfiprintf_r+0x114>
 800d64e:	eba0 0308 	sub.w	r3, r0, r8
 800d652:	fa09 f303 	lsl.w	r3, r9, r3
 800d656:	4313      	orrs	r3, r2
 800d658:	9304      	str	r3, [sp, #16]
 800d65a:	46a2      	mov	sl, r4
 800d65c:	e7d2      	b.n	800d604 <_svfiprintf_r+0xa0>
 800d65e:	9b03      	ldr	r3, [sp, #12]
 800d660:	1d19      	adds	r1, r3, #4
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	9103      	str	r1, [sp, #12]
 800d666:	2b00      	cmp	r3, #0
 800d668:	bfbb      	ittet	lt
 800d66a:	425b      	neglt	r3, r3
 800d66c:	f042 0202 	orrlt.w	r2, r2, #2
 800d670:	9307      	strge	r3, [sp, #28]
 800d672:	9307      	strlt	r3, [sp, #28]
 800d674:	bfb8      	it	lt
 800d676:	9204      	strlt	r2, [sp, #16]
 800d678:	7823      	ldrb	r3, [r4, #0]
 800d67a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d67c:	d10a      	bne.n	800d694 <_svfiprintf_r+0x130>
 800d67e:	7863      	ldrb	r3, [r4, #1]
 800d680:	2b2a      	cmp	r3, #42	@ 0x2a
 800d682:	d132      	bne.n	800d6ea <_svfiprintf_r+0x186>
 800d684:	9b03      	ldr	r3, [sp, #12]
 800d686:	1d1a      	adds	r2, r3, #4
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	9203      	str	r2, [sp, #12]
 800d68c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d690:	3402      	adds	r4, #2
 800d692:	9305      	str	r3, [sp, #20]
 800d694:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d758 <_svfiprintf_r+0x1f4>
 800d698:	7821      	ldrb	r1, [r4, #0]
 800d69a:	2203      	movs	r2, #3
 800d69c:	4650      	mov	r0, sl
 800d69e:	f7f2 fda7 	bl	80001f0 <memchr>
 800d6a2:	b138      	cbz	r0, 800d6b4 <_svfiprintf_r+0x150>
 800d6a4:	9b04      	ldr	r3, [sp, #16]
 800d6a6:	eba0 000a 	sub.w	r0, r0, sl
 800d6aa:	2240      	movs	r2, #64	@ 0x40
 800d6ac:	4082      	lsls	r2, r0
 800d6ae:	4313      	orrs	r3, r2
 800d6b0:	3401      	adds	r4, #1
 800d6b2:	9304      	str	r3, [sp, #16]
 800d6b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6b8:	4824      	ldr	r0, [pc, #144]	@ (800d74c <_svfiprintf_r+0x1e8>)
 800d6ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d6be:	2206      	movs	r2, #6
 800d6c0:	f7f2 fd96 	bl	80001f0 <memchr>
 800d6c4:	2800      	cmp	r0, #0
 800d6c6:	d036      	beq.n	800d736 <_svfiprintf_r+0x1d2>
 800d6c8:	4b21      	ldr	r3, [pc, #132]	@ (800d750 <_svfiprintf_r+0x1ec>)
 800d6ca:	bb1b      	cbnz	r3, 800d714 <_svfiprintf_r+0x1b0>
 800d6cc:	9b03      	ldr	r3, [sp, #12]
 800d6ce:	3307      	adds	r3, #7
 800d6d0:	f023 0307 	bic.w	r3, r3, #7
 800d6d4:	3308      	adds	r3, #8
 800d6d6:	9303      	str	r3, [sp, #12]
 800d6d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6da:	4433      	add	r3, r6
 800d6dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6de:	e76a      	b.n	800d5b6 <_svfiprintf_r+0x52>
 800d6e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d6e4:	460c      	mov	r4, r1
 800d6e6:	2001      	movs	r0, #1
 800d6e8:	e7a8      	b.n	800d63c <_svfiprintf_r+0xd8>
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	3401      	adds	r4, #1
 800d6ee:	9305      	str	r3, [sp, #20]
 800d6f0:	4619      	mov	r1, r3
 800d6f2:	f04f 0c0a 	mov.w	ip, #10
 800d6f6:	4620      	mov	r0, r4
 800d6f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d6fc:	3a30      	subs	r2, #48	@ 0x30
 800d6fe:	2a09      	cmp	r2, #9
 800d700:	d903      	bls.n	800d70a <_svfiprintf_r+0x1a6>
 800d702:	2b00      	cmp	r3, #0
 800d704:	d0c6      	beq.n	800d694 <_svfiprintf_r+0x130>
 800d706:	9105      	str	r1, [sp, #20]
 800d708:	e7c4      	b.n	800d694 <_svfiprintf_r+0x130>
 800d70a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d70e:	4604      	mov	r4, r0
 800d710:	2301      	movs	r3, #1
 800d712:	e7f0      	b.n	800d6f6 <_svfiprintf_r+0x192>
 800d714:	ab03      	add	r3, sp, #12
 800d716:	9300      	str	r3, [sp, #0]
 800d718:	462a      	mov	r2, r5
 800d71a:	4b0e      	ldr	r3, [pc, #56]	@ (800d754 <_svfiprintf_r+0x1f0>)
 800d71c:	a904      	add	r1, sp, #16
 800d71e:	4638      	mov	r0, r7
 800d720:	f3af 8000 	nop.w
 800d724:	1c42      	adds	r2, r0, #1
 800d726:	4606      	mov	r6, r0
 800d728:	d1d6      	bne.n	800d6d8 <_svfiprintf_r+0x174>
 800d72a:	89ab      	ldrh	r3, [r5, #12]
 800d72c:	065b      	lsls	r3, r3, #25
 800d72e:	f53f af2d 	bmi.w	800d58c <_svfiprintf_r+0x28>
 800d732:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d734:	e72c      	b.n	800d590 <_svfiprintf_r+0x2c>
 800d736:	ab03      	add	r3, sp, #12
 800d738:	9300      	str	r3, [sp, #0]
 800d73a:	462a      	mov	r2, r5
 800d73c:	4b05      	ldr	r3, [pc, #20]	@ (800d754 <_svfiprintf_r+0x1f0>)
 800d73e:	a904      	add	r1, sp, #16
 800d740:	4638      	mov	r0, r7
 800d742:	f000 f879 	bl	800d838 <_printf_i>
 800d746:	e7ed      	b.n	800d724 <_svfiprintf_r+0x1c0>
 800d748:	080102f0 	.word	0x080102f0
 800d74c:	080102fa 	.word	0x080102fa
 800d750:	00000000 	.word	0x00000000
 800d754:	0800d4ad 	.word	0x0800d4ad
 800d758:	080102f6 	.word	0x080102f6

0800d75c <_printf_common>:
 800d75c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d760:	4616      	mov	r6, r2
 800d762:	4698      	mov	r8, r3
 800d764:	688a      	ldr	r2, [r1, #8]
 800d766:	690b      	ldr	r3, [r1, #16]
 800d768:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d76c:	4293      	cmp	r3, r2
 800d76e:	bfb8      	it	lt
 800d770:	4613      	movlt	r3, r2
 800d772:	6033      	str	r3, [r6, #0]
 800d774:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d778:	4607      	mov	r7, r0
 800d77a:	460c      	mov	r4, r1
 800d77c:	b10a      	cbz	r2, 800d782 <_printf_common+0x26>
 800d77e:	3301      	adds	r3, #1
 800d780:	6033      	str	r3, [r6, #0]
 800d782:	6823      	ldr	r3, [r4, #0]
 800d784:	0699      	lsls	r1, r3, #26
 800d786:	bf42      	ittt	mi
 800d788:	6833      	ldrmi	r3, [r6, #0]
 800d78a:	3302      	addmi	r3, #2
 800d78c:	6033      	strmi	r3, [r6, #0]
 800d78e:	6825      	ldr	r5, [r4, #0]
 800d790:	f015 0506 	ands.w	r5, r5, #6
 800d794:	d106      	bne.n	800d7a4 <_printf_common+0x48>
 800d796:	f104 0a19 	add.w	sl, r4, #25
 800d79a:	68e3      	ldr	r3, [r4, #12]
 800d79c:	6832      	ldr	r2, [r6, #0]
 800d79e:	1a9b      	subs	r3, r3, r2
 800d7a0:	42ab      	cmp	r3, r5
 800d7a2:	dc26      	bgt.n	800d7f2 <_printf_common+0x96>
 800d7a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d7a8:	6822      	ldr	r2, [r4, #0]
 800d7aa:	3b00      	subs	r3, #0
 800d7ac:	bf18      	it	ne
 800d7ae:	2301      	movne	r3, #1
 800d7b0:	0692      	lsls	r2, r2, #26
 800d7b2:	d42b      	bmi.n	800d80c <_printf_common+0xb0>
 800d7b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d7b8:	4641      	mov	r1, r8
 800d7ba:	4638      	mov	r0, r7
 800d7bc:	47c8      	blx	r9
 800d7be:	3001      	adds	r0, #1
 800d7c0:	d01e      	beq.n	800d800 <_printf_common+0xa4>
 800d7c2:	6823      	ldr	r3, [r4, #0]
 800d7c4:	6922      	ldr	r2, [r4, #16]
 800d7c6:	f003 0306 	and.w	r3, r3, #6
 800d7ca:	2b04      	cmp	r3, #4
 800d7cc:	bf02      	ittt	eq
 800d7ce:	68e5      	ldreq	r5, [r4, #12]
 800d7d0:	6833      	ldreq	r3, [r6, #0]
 800d7d2:	1aed      	subeq	r5, r5, r3
 800d7d4:	68a3      	ldr	r3, [r4, #8]
 800d7d6:	bf0c      	ite	eq
 800d7d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d7dc:	2500      	movne	r5, #0
 800d7de:	4293      	cmp	r3, r2
 800d7e0:	bfc4      	itt	gt
 800d7e2:	1a9b      	subgt	r3, r3, r2
 800d7e4:	18ed      	addgt	r5, r5, r3
 800d7e6:	2600      	movs	r6, #0
 800d7e8:	341a      	adds	r4, #26
 800d7ea:	42b5      	cmp	r5, r6
 800d7ec:	d11a      	bne.n	800d824 <_printf_common+0xc8>
 800d7ee:	2000      	movs	r0, #0
 800d7f0:	e008      	b.n	800d804 <_printf_common+0xa8>
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	4652      	mov	r2, sl
 800d7f6:	4641      	mov	r1, r8
 800d7f8:	4638      	mov	r0, r7
 800d7fa:	47c8      	blx	r9
 800d7fc:	3001      	adds	r0, #1
 800d7fe:	d103      	bne.n	800d808 <_printf_common+0xac>
 800d800:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d808:	3501      	adds	r5, #1
 800d80a:	e7c6      	b.n	800d79a <_printf_common+0x3e>
 800d80c:	18e1      	adds	r1, r4, r3
 800d80e:	1c5a      	adds	r2, r3, #1
 800d810:	2030      	movs	r0, #48	@ 0x30
 800d812:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d816:	4422      	add	r2, r4
 800d818:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d81c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d820:	3302      	adds	r3, #2
 800d822:	e7c7      	b.n	800d7b4 <_printf_common+0x58>
 800d824:	2301      	movs	r3, #1
 800d826:	4622      	mov	r2, r4
 800d828:	4641      	mov	r1, r8
 800d82a:	4638      	mov	r0, r7
 800d82c:	47c8      	blx	r9
 800d82e:	3001      	adds	r0, #1
 800d830:	d0e6      	beq.n	800d800 <_printf_common+0xa4>
 800d832:	3601      	adds	r6, #1
 800d834:	e7d9      	b.n	800d7ea <_printf_common+0x8e>
	...

0800d838 <_printf_i>:
 800d838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d83c:	7e0f      	ldrb	r7, [r1, #24]
 800d83e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d840:	2f78      	cmp	r7, #120	@ 0x78
 800d842:	4691      	mov	r9, r2
 800d844:	4680      	mov	r8, r0
 800d846:	460c      	mov	r4, r1
 800d848:	469a      	mov	sl, r3
 800d84a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d84e:	d807      	bhi.n	800d860 <_printf_i+0x28>
 800d850:	2f62      	cmp	r7, #98	@ 0x62
 800d852:	d80a      	bhi.n	800d86a <_printf_i+0x32>
 800d854:	2f00      	cmp	r7, #0
 800d856:	f000 80d1 	beq.w	800d9fc <_printf_i+0x1c4>
 800d85a:	2f58      	cmp	r7, #88	@ 0x58
 800d85c:	f000 80b8 	beq.w	800d9d0 <_printf_i+0x198>
 800d860:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d864:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d868:	e03a      	b.n	800d8e0 <_printf_i+0xa8>
 800d86a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d86e:	2b15      	cmp	r3, #21
 800d870:	d8f6      	bhi.n	800d860 <_printf_i+0x28>
 800d872:	a101      	add	r1, pc, #4	@ (adr r1, 800d878 <_printf_i+0x40>)
 800d874:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d878:	0800d8d1 	.word	0x0800d8d1
 800d87c:	0800d8e5 	.word	0x0800d8e5
 800d880:	0800d861 	.word	0x0800d861
 800d884:	0800d861 	.word	0x0800d861
 800d888:	0800d861 	.word	0x0800d861
 800d88c:	0800d861 	.word	0x0800d861
 800d890:	0800d8e5 	.word	0x0800d8e5
 800d894:	0800d861 	.word	0x0800d861
 800d898:	0800d861 	.word	0x0800d861
 800d89c:	0800d861 	.word	0x0800d861
 800d8a0:	0800d861 	.word	0x0800d861
 800d8a4:	0800d9e3 	.word	0x0800d9e3
 800d8a8:	0800d90f 	.word	0x0800d90f
 800d8ac:	0800d99d 	.word	0x0800d99d
 800d8b0:	0800d861 	.word	0x0800d861
 800d8b4:	0800d861 	.word	0x0800d861
 800d8b8:	0800da05 	.word	0x0800da05
 800d8bc:	0800d861 	.word	0x0800d861
 800d8c0:	0800d90f 	.word	0x0800d90f
 800d8c4:	0800d861 	.word	0x0800d861
 800d8c8:	0800d861 	.word	0x0800d861
 800d8cc:	0800d9a5 	.word	0x0800d9a5
 800d8d0:	6833      	ldr	r3, [r6, #0]
 800d8d2:	1d1a      	adds	r2, r3, #4
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	6032      	str	r2, [r6, #0]
 800d8d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d8dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d8e0:	2301      	movs	r3, #1
 800d8e2:	e09c      	b.n	800da1e <_printf_i+0x1e6>
 800d8e4:	6833      	ldr	r3, [r6, #0]
 800d8e6:	6820      	ldr	r0, [r4, #0]
 800d8e8:	1d19      	adds	r1, r3, #4
 800d8ea:	6031      	str	r1, [r6, #0]
 800d8ec:	0606      	lsls	r6, r0, #24
 800d8ee:	d501      	bpl.n	800d8f4 <_printf_i+0xbc>
 800d8f0:	681d      	ldr	r5, [r3, #0]
 800d8f2:	e003      	b.n	800d8fc <_printf_i+0xc4>
 800d8f4:	0645      	lsls	r5, r0, #25
 800d8f6:	d5fb      	bpl.n	800d8f0 <_printf_i+0xb8>
 800d8f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d8fc:	2d00      	cmp	r5, #0
 800d8fe:	da03      	bge.n	800d908 <_printf_i+0xd0>
 800d900:	232d      	movs	r3, #45	@ 0x2d
 800d902:	426d      	negs	r5, r5
 800d904:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d908:	4858      	ldr	r0, [pc, #352]	@ (800da6c <_printf_i+0x234>)
 800d90a:	230a      	movs	r3, #10
 800d90c:	e011      	b.n	800d932 <_printf_i+0xfa>
 800d90e:	6821      	ldr	r1, [r4, #0]
 800d910:	6833      	ldr	r3, [r6, #0]
 800d912:	0608      	lsls	r0, r1, #24
 800d914:	f853 5b04 	ldr.w	r5, [r3], #4
 800d918:	d402      	bmi.n	800d920 <_printf_i+0xe8>
 800d91a:	0649      	lsls	r1, r1, #25
 800d91c:	bf48      	it	mi
 800d91e:	b2ad      	uxthmi	r5, r5
 800d920:	2f6f      	cmp	r7, #111	@ 0x6f
 800d922:	4852      	ldr	r0, [pc, #328]	@ (800da6c <_printf_i+0x234>)
 800d924:	6033      	str	r3, [r6, #0]
 800d926:	bf14      	ite	ne
 800d928:	230a      	movne	r3, #10
 800d92a:	2308      	moveq	r3, #8
 800d92c:	2100      	movs	r1, #0
 800d92e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d932:	6866      	ldr	r6, [r4, #4]
 800d934:	60a6      	str	r6, [r4, #8]
 800d936:	2e00      	cmp	r6, #0
 800d938:	db05      	blt.n	800d946 <_printf_i+0x10e>
 800d93a:	6821      	ldr	r1, [r4, #0]
 800d93c:	432e      	orrs	r6, r5
 800d93e:	f021 0104 	bic.w	r1, r1, #4
 800d942:	6021      	str	r1, [r4, #0]
 800d944:	d04b      	beq.n	800d9de <_printf_i+0x1a6>
 800d946:	4616      	mov	r6, r2
 800d948:	fbb5 f1f3 	udiv	r1, r5, r3
 800d94c:	fb03 5711 	mls	r7, r3, r1, r5
 800d950:	5dc7      	ldrb	r7, [r0, r7]
 800d952:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d956:	462f      	mov	r7, r5
 800d958:	42bb      	cmp	r3, r7
 800d95a:	460d      	mov	r5, r1
 800d95c:	d9f4      	bls.n	800d948 <_printf_i+0x110>
 800d95e:	2b08      	cmp	r3, #8
 800d960:	d10b      	bne.n	800d97a <_printf_i+0x142>
 800d962:	6823      	ldr	r3, [r4, #0]
 800d964:	07df      	lsls	r7, r3, #31
 800d966:	d508      	bpl.n	800d97a <_printf_i+0x142>
 800d968:	6923      	ldr	r3, [r4, #16]
 800d96a:	6861      	ldr	r1, [r4, #4]
 800d96c:	4299      	cmp	r1, r3
 800d96e:	bfde      	ittt	le
 800d970:	2330      	movle	r3, #48	@ 0x30
 800d972:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d976:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d97a:	1b92      	subs	r2, r2, r6
 800d97c:	6122      	str	r2, [r4, #16]
 800d97e:	f8cd a000 	str.w	sl, [sp]
 800d982:	464b      	mov	r3, r9
 800d984:	aa03      	add	r2, sp, #12
 800d986:	4621      	mov	r1, r4
 800d988:	4640      	mov	r0, r8
 800d98a:	f7ff fee7 	bl	800d75c <_printf_common>
 800d98e:	3001      	adds	r0, #1
 800d990:	d14a      	bne.n	800da28 <_printf_i+0x1f0>
 800d992:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d996:	b004      	add	sp, #16
 800d998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d99c:	6823      	ldr	r3, [r4, #0]
 800d99e:	f043 0320 	orr.w	r3, r3, #32
 800d9a2:	6023      	str	r3, [r4, #0]
 800d9a4:	4832      	ldr	r0, [pc, #200]	@ (800da70 <_printf_i+0x238>)
 800d9a6:	2778      	movs	r7, #120	@ 0x78
 800d9a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d9ac:	6823      	ldr	r3, [r4, #0]
 800d9ae:	6831      	ldr	r1, [r6, #0]
 800d9b0:	061f      	lsls	r7, r3, #24
 800d9b2:	f851 5b04 	ldr.w	r5, [r1], #4
 800d9b6:	d402      	bmi.n	800d9be <_printf_i+0x186>
 800d9b8:	065f      	lsls	r7, r3, #25
 800d9ba:	bf48      	it	mi
 800d9bc:	b2ad      	uxthmi	r5, r5
 800d9be:	6031      	str	r1, [r6, #0]
 800d9c0:	07d9      	lsls	r1, r3, #31
 800d9c2:	bf44      	itt	mi
 800d9c4:	f043 0320 	orrmi.w	r3, r3, #32
 800d9c8:	6023      	strmi	r3, [r4, #0]
 800d9ca:	b11d      	cbz	r5, 800d9d4 <_printf_i+0x19c>
 800d9cc:	2310      	movs	r3, #16
 800d9ce:	e7ad      	b.n	800d92c <_printf_i+0xf4>
 800d9d0:	4826      	ldr	r0, [pc, #152]	@ (800da6c <_printf_i+0x234>)
 800d9d2:	e7e9      	b.n	800d9a8 <_printf_i+0x170>
 800d9d4:	6823      	ldr	r3, [r4, #0]
 800d9d6:	f023 0320 	bic.w	r3, r3, #32
 800d9da:	6023      	str	r3, [r4, #0]
 800d9dc:	e7f6      	b.n	800d9cc <_printf_i+0x194>
 800d9de:	4616      	mov	r6, r2
 800d9e0:	e7bd      	b.n	800d95e <_printf_i+0x126>
 800d9e2:	6833      	ldr	r3, [r6, #0]
 800d9e4:	6825      	ldr	r5, [r4, #0]
 800d9e6:	6961      	ldr	r1, [r4, #20]
 800d9e8:	1d18      	adds	r0, r3, #4
 800d9ea:	6030      	str	r0, [r6, #0]
 800d9ec:	062e      	lsls	r6, r5, #24
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	d501      	bpl.n	800d9f6 <_printf_i+0x1be>
 800d9f2:	6019      	str	r1, [r3, #0]
 800d9f4:	e002      	b.n	800d9fc <_printf_i+0x1c4>
 800d9f6:	0668      	lsls	r0, r5, #25
 800d9f8:	d5fb      	bpl.n	800d9f2 <_printf_i+0x1ba>
 800d9fa:	8019      	strh	r1, [r3, #0]
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	6123      	str	r3, [r4, #16]
 800da00:	4616      	mov	r6, r2
 800da02:	e7bc      	b.n	800d97e <_printf_i+0x146>
 800da04:	6833      	ldr	r3, [r6, #0]
 800da06:	1d1a      	adds	r2, r3, #4
 800da08:	6032      	str	r2, [r6, #0]
 800da0a:	681e      	ldr	r6, [r3, #0]
 800da0c:	6862      	ldr	r2, [r4, #4]
 800da0e:	2100      	movs	r1, #0
 800da10:	4630      	mov	r0, r6
 800da12:	f7f2 fbed 	bl	80001f0 <memchr>
 800da16:	b108      	cbz	r0, 800da1c <_printf_i+0x1e4>
 800da18:	1b80      	subs	r0, r0, r6
 800da1a:	6060      	str	r0, [r4, #4]
 800da1c:	6863      	ldr	r3, [r4, #4]
 800da1e:	6123      	str	r3, [r4, #16]
 800da20:	2300      	movs	r3, #0
 800da22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800da26:	e7aa      	b.n	800d97e <_printf_i+0x146>
 800da28:	6923      	ldr	r3, [r4, #16]
 800da2a:	4632      	mov	r2, r6
 800da2c:	4649      	mov	r1, r9
 800da2e:	4640      	mov	r0, r8
 800da30:	47d0      	blx	sl
 800da32:	3001      	adds	r0, #1
 800da34:	d0ad      	beq.n	800d992 <_printf_i+0x15a>
 800da36:	6823      	ldr	r3, [r4, #0]
 800da38:	079b      	lsls	r3, r3, #30
 800da3a:	d413      	bmi.n	800da64 <_printf_i+0x22c>
 800da3c:	68e0      	ldr	r0, [r4, #12]
 800da3e:	9b03      	ldr	r3, [sp, #12]
 800da40:	4298      	cmp	r0, r3
 800da42:	bfb8      	it	lt
 800da44:	4618      	movlt	r0, r3
 800da46:	e7a6      	b.n	800d996 <_printf_i+0x15e>
 800da48:	2301      	movs	r3, #1
 800da4a:	4632      	mov	r2, r6
 800da4c:	4649      	mov	r1, r9
 800da4e:	4640      	mov	r0, r8
 800da50:	47d0      	blx	sl
 800da52:	3001      	adds	r0, #1
 800da54:	d09d      	beq.n	800d992 <_printf_i+0x15a>
 800da56:	3501      	adds	r5, #1
 800da58:	68e3      	ldr	r3, [r4, #12]
 800da5a:	9903      	ldr	r1, [sp, #12]
 800da5c:	1a5b      	subs	r3, r3, r1
 800da5e:	42ab      	cmp	r3, r5
 800da60:	dcf2      	bgt.n	800da48 <_printf_i+0x210>
 800da62:	e7eb      	b.n	800da3c <_printf_i+0x204>
 800da64:	2500      	movs	r5, #0
 800da66:	f104 0619 	add.w	r6, r4, #25
 800da6a:	e7f5      	b.n	800da58 <_printf_i+0x220>
 800da6c:	08010301 	.word	0x08010301
 800da70:	08010312 	.word	0x08010312

0800da74 <memmove>:
 800da74:	4288      	cmp	r0, r1
 800da76:	b510      	push	{r4, lr}
 800da78:	eb01 0402 	add.w	r4, r1, r2
 800da7c:	d902      	bls.n	800da84 <memmove+0x10>
 800da7e:	4284      	cmp	r4, r0
 800da80:	4623      	mov	r3, r4
 800da82:	d807      	bhi.n	800da94 <memmove+0x20>
 800da84:	1e43      	subs	r3, r0, #1
 800da86:	42a1      	cmp	r1, r4
 800da88:	d008      	beq.n	800da9c <memmove+0x28>
 800da8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da92:	e7f8      	b.n	800da86 <memmove+0x12>
 800da94:	4402      	add	r2, r0
 800da96:	4601      	mov	r1, r0
 800da98:	428a      	cmp	r2, r1
 800da9a:	d100      	bne.n	800da9e <memmove+0x2a>
 800da9c:	bd10      	pop	{r4, pc}
 800da9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800daa2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800daa6:	e7f7      	b.n	800da98 <memmove+0x24>

0800daa8 <_sbrk_r>:
 800daa8:	b538      	push	{r3, r4, r5, lr}
 800daaa:	4d06      	ldr	r5, [pc, #24]	@ (800dac4 <_sbrk_r+0x1c>)
 800daac:	2300      	movs	r3, #0
 800daae:	4604      	mov	r4, r0
 800dab0:	4608      	mov	r0, r1
 800dab2:	602b      	str	r3, [r5, #0]
 800dab4:	f7f3 ffae 	bl	8001a14 <_sbrk>
 800dab8:	1c43      	adds	r3, r0, #1
 800daba:	d102      	bne.n	800dac2 <_sbrk_r+0x1a>
 800dabc:	682b      	ldr	r3, [r5, #0]
 800dabe:	b103      	cbz	r3, 800dac2 <_sbrk_r+0x1a>
 800dac0:	6023      	str	r3, [r4, #0]
 800dac2:	bd38      	pop	{r3, r4, r5, pc}
 800dac4:	20001248 	.word	0x20001248

0800dac8 <memcpy>:
 800dac8:	440a      	add	r2, r1
 800daca:	4291      	cmp	r1, r2
 800dacc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800dad0:	d100      	bne.n	800dad4 <memcpy+0xc>
 800dad2:	4770      	bx	lr
 800dad4:	b510      	push	{r4, lr}
 800dad6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dada:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dade:	4291      	cmp	r1, r2
 800dae0:	d1f9      	bne.n	800dad6 <memcpy+0xe>
 800dae2:	bd10      	pop	{r4, pc}

0800dae4 <_realloc_r>:
 800dae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dae8:	4607      	mov	r7, r0
 800daea:	4614      	mov	r4, r2
 800daec:	460d      	mov	r5, r1
 800daee:	b921      	cbnz	r1, 800dafa <_realloc_r+0x16>
 800daf0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800daf4:	4611      	mov	r1, r2
 800daf6:	f7ff bc4d 	b.w	800d394 <_malloc_r>
 800dafa:	b92a      	cbnz	r2, 800db08 <_realloc_r+0x24>
 800dafc:	f7ff fbde 	bl	800d2bc <_free_r>
 800db00:	4625      	mov	r5, r4
 800db02:	4628      	mov	r0, r5
 800db04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db08:	f000 f81a 	bl	800db40 <_malloc_usable_size_r>
 800db0c:	4284      	cmp	r4, r0
 800db0e:	4606      	mov	r6, r0
 800db10:	d802      	bhi.n	800db18 <_realloc_r+0x34>
 800db12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db16:	d8f4      	bhi.n	800db02 <_realloc_r+0x1e>
 800db18:	4621      	mov	r1, r4
 800db1a:	4638      	mov	r0, r7
 800db1c:	f7ff fc3a 	bl	800d394 <_malloc_r>
 800db20:	4680      	mov	r8, r0
 800db22:	b908      	cbnz	r0, 800db28 <_realloc_r+0x44>
 800db24:	4645      	mov	r5, r8
 800db26:	e7ec      	b.n	800db02 <_realloc_r+0x1e>
 800db28:	42b4      	cmp	r4, r6
 800db2a:	4622      	mov	r2, r4
 800db2c:	4629      	mov	r1, r5
 800db2e:	bf28      	it	cs
 800db30:	4632      	movcs	r2, r6
 800db32:	f7ff ffc9 	bl	800dac8 <memcpy>
 800db36:	4629      	mov	r1, r5
 800db38:	4638      	mov	r0, r7
 800db3a:	f7ff fbbf 	bl	800d2bc <_free_r>
 800db3e:	e7f1      	b.n	800db24 <_realloc_r+0x40>

0800db40 <_malloc_usable_size_r>:
 800db40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db44:	1f18      	subs	r0, r3, #4
 800db46:	2b00      	cmp	r3, #0
 800db48:	bfbc      	itt	lt
 800db4a:	580b      	ldrlt	r3, [r1, r0]
 800db4c:	18c0      	addlt	r0, r0, r3
 800db4e:	4770      	bx	lr

0800db50 <_init>:
 800db50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db52:	bf00      	nop
 800db54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db56:	bc08      	pop	{r3}
 800db58:	469e      	mov	lr, r3
 800db5a:	4770      	bx	lr

0800db5c <_fini>:
 800db5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db5e:	bf00      	nop
 800db60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db62:	bc08      	pop	{r3}
 800db64:	469e      	mov	lr, r3
 800db66:	4770      	bx	lr
