Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: top_vga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_vga.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_vga"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top_vga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/Digital/VGA_test/Display_VGA.vhd" into library work
Parsing entity <VGA>.
Parsing architecture <Behavioral> of entity <vga>.
Parsing VHDL file "/home/ise/Digital/VGA_test/debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <rtl> of entity <debounce>.
Parsing VHDL file "/home/ise/Digital/clk25_gen.vhd" into library work
Parsing entity <clk25_gen>.
Parsing architecture <xilinx> of entity <clk25_gen>.
Parsing VHDL file "/home/ise/Digital/VGA_test/main_vga.vhd" into library work
Parsing entity <top_vga>.
Parsing architecture <Behavioral> of entity <top_vga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_vga> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk25_gen> (architecture <xilinx>) from library <work>.

Elaborating entity <debounce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <VGA> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/ise/Digital/VGA_test/Display_VGA.vhd" Line 121: Using initial value ((symbol_seven,symbol_eight,symbol_seven,symbol_seven,symbol_seven),(symbol_top_hat,symbol_top_hat,symbol_eight,symbol_diamond,symbol_seven),(symbol_diamond,symbol_seven,symbol_creeper,symbol_eight,symbol_cherry),(symbol_apple,symbol_apple,symbol_seven,symbol_seven,symbol_seven),(symbol_seven,symbol_apple,symbol_seven,symbol_top_hat,symbol_diamond),(symbol_creeper,symbol_seven,symbol_seven,symbol_seven,symbol_seven),(symbol_seven,symbol_seven,symbol_seven,symbol_seven,symbol_seven)) for cheat since it is never assigned
WARNING:HDLCompiler:1127 - "/home/ise/Digital/VGA_test/Display_VGA.vhd" Line 544: Assignment to is_symbol_pixel ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_vga>.
    Related source file is "/home/ise/Digital/VGA_test/main_vga.vhd".
INFO:Xst:3210 - "/home/ise/Digital/VGA_test/main_vga.vhd" line 43: Output port <LOCKED> of the instance <clk_gen_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top_vga> synthesized.

Synthesizing Unit <clk25_gen>.
    Related source file is "/home/ise/Digital/clk25_gen.vhd".
    Summary:
	no macro.
Unit <clk25_gen> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "/home/ise/Digital/VGA_test/debounce.vhd".
        COUNT_MAX = 50000
    Found 1-bit register for signal <q_temp>.
    Found 2-bit register for signal <d_sync>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_14_o_add_1_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <debounce> synthesized.

Synthesizing Unit <VGA>.
    Related source file is "/home/ise/Digital/VGA_test/Display_VGA.vhd".
    Found 1-bit register for signal <buzzer_out>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit register for signal <v_count>.
    Found 22-bit register for signal <blink_counter>.
    Found 1-bit register for signal <blink_4hz>.
    Found 1-bit register for signal <r_reg>.
    Found 1-bit register for signal <g_reg>.
    Found 1-bit register for signal <b_reg>.
    Found 22-bit register for signal <kaching_timer>.
    Found 15-bit register for signal <note_freq_max>.
    Found 2-bit register for signal <rolling_note_state>.
    Found 3-bit register for signal <real_grid_state<1><1>>.
    Found 3-bit register for signal <real_grid_state<1><2>>.
    Found 3-bit register for signal <real_grid_state<1><3>>.
    Found 3-bit register for signal <real_grid_state<1><4>>.
    Found 3-bit register for signal <real_grid_state<1><5>>.
    Found 3-bit register for signal <real_grid_state<2><1>>.
    Found 3-bit register for signal <real_grid_state<2><2>>.
    Found 3-bit register for signal <real_grid_state<2><3>>.
    Found 3-bit register for signal <real_grid_state<2><4>>.
    Found 3-bit register for signal <real_grid_state<2><5>>.
    Found 3-bit register for signal <real_grid_state<3><1>>.
    Found 3-bit register for signal <real_grid_state<3><2>>.
    Found 3-bit register for signal <real_grid_state<3><3>>.
    Found 3-bit register for signal <real_grid_state<3><4>>.
    Found 3-bit register for signal <real_grid_state<3><5>>.
    Found 3-bit register for signal <real_grid_state<4><1>>.
    Found 3-bit register for signal <real_grid_state<4><2>>.
    Found 3-bit register for signal <real_grid_state<4><3>>.
    Found 3-bit register for signal <real_grid_state<4><4>>.
    Found 3-bit register for signal <real_grid_state<4><5>>.
    Found 3-bit register for signal <real_grid_state<5><1>>.
    Found 3-bit register for signal <real_grid_state<5><2>>.
    Found 3-bit register for signal <real_grid_state<5><3>>.
    Found 3-bit register for signal <real_grid_state<5><4>>.
    Found 3-bit register for signal <real_grid_state<5><5>>.
    Found 3-bit register for signal <real_grid_state<6><1>>.
    Found 3-bit register for signal <real_grid_state<6><2>>.
    Found 3-bit register for signal <real_grid_state<6><3>>.
    Found 3-bit register for signal <real_grid_state<6><4>>.
    Found 3-bit register for signal <real_grid_state<6><5>>.
    Found 3-bit register for signal <real_grid_state<7><1>>.
    Found 3-bit register for signal <real_grid_state<7><2>>.
    Found 3-bit register for signal <real_grid_state<7><3>>.
    Found 3-bit register for signal <real_grid_state<7><4>>.
    Found 3-bit register for signal <real_grid_state<7><5>>.
    Found 3-bit register for signal <current_grid_state<1><1>>.
    Found 3-bit register for signal <current_grid_state<1><2>>.
    Found 3-bit register for signal <current_grid_state<1><3>>.
    Found 3-bit register for signal <current_grid_state<1><4>>.
    Found 3-bit register for signal <current_grid_state<1><5>>.
    Found 3-bit register for signal <current_grid_state<2><1>>.
    Found 3-bit register for signal <current_grid_state<2><2>>.
    Found 3-bit register for signal <current_grid_state<2><3>>.
    Found 3-bit register for signal <current_grid_state<2><4>>.
    Found 3-bit register for signal <current_grid_state<2><5>>.
    Found 3-bit register for signal <current_grid_state<3><1>>.
    Found 3-bit register for signal <current_grid_state<3><2>>.
    Found 3-bit register for signal <current_grid_state<3><3>>.
    Found 3-bit register for signal <current_grid_state<3><4>>.
    Found 3-bit register for signal <current_grid_state<3><5>>.
    Found 3-bit register for signal <current_grid_state<4><1>>.
    Found 3-bit register for signal <current_grid_state<4><2>>.
    Found 3-bit register for signal <current_grid_state<4><3>>.
    Found 3-bit register for signal <current_grid_state<4><4>>.
    Found 3-bit register for signal <current_grid_state<4><5>>.
    Found 3-bit register for signal <current_grid_state<5><1>>.
    Found 3-bit register for signal <current_grid_state<5><2>>.
    Found 3-bit register for signal <current_grid_state<5><3>>.
    Found 3-bit register for signal <current_grid_state<5><4>>.
    Found 3-bit register for signal <current_grid_state<5><5>>.
    Found 3-bit register for signal <current_grid_state<6><1>>.
    Found 3-bit register for signal <current_grid_state<6><2>>.
    Found 3-bit register for signal <current_grid_state<6><3>>.
    Found 3-bit register for signal <current_grid_state<6><4>>.
    Found 3-bit register for signal <current_grid_state<6><5>>.
    Found 3-bit register for signal <current_grid_state<7><1>>.
    Found 3-bit register for signal <current_grid_state<7><2>>.
    Found 3-bit register for signal <current_grid_state<7><3>>.
    Found 3-bit register for signal <current_grid_state<7><4>>.
    Found 3-bit register for signal <current_grid_state<7><5>>.
    Found 1-bit register for signal <first_run>.
    Found 3-bit register for signal <reward>.
    Found 3-bit register for signal <rolls_remaining>.
    Found 20-bit register for signal <counter_reg>.
    Found 1-bit register for signal <clkRoll>.
    Found 1-bit register for signal <clkRoll_prev>.
    Found 1-bit register for signal <insert_coin_prev>.
    Found 1-bit register for signal <ready_timer_active>.
    Found 23-bit register for signal <ready_timer_count>.
    Found 5-bit register for signal <winning_cells<1>>.
    Found 5-bit register for signal <winning_cells<2>>.
    Found 5-bit register for signal <winning_cells<3>>.
    Found 5-bit register for signal <winning_cells<4>>.
    Found 5-bit register for signal <winning_cells<5>>.
    Found 27-bit register for signal <win_timer_count>.
    Found 1-bit register for signal <btn_prev>.
    Found 2-bit register for signal <mode>.
    Found 3-bit register for signal <wheel_now>.
    Found 15-bit register for signal <SOUND_GENERATOR_PROCESS.note_counter>.
    Found finite state machine <FSM_0> for signal <mode>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk25_in (rising_edge)                         |
    | Reset              | _n3795 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_1232_OUT> created at line 600.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1236_OUT> created at line 602.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1254_OUT> created at line 605.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1272_OUT> created at line 608.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1281_OUT> created at line 610.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1295_OUT> created at line 613.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1303_OUT> created at line 615.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1315_OUT> created at line 618.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1329_OUT> created at line 621.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1338_OUT> created at line 623.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1352_OUT> created at line 626.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1363_OUT> created at line 628.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1374_OUT> created at line 630.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_1384_OUT> created at line 642.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_1401_OUT> created at line 670.
    Found 14-bit subtractor for signal <GND_15_o_GND_15_o_sub_1402_OUT> created at line 670.
    Found 14-bit subtractor for signal <BUS_0025_GND_15_o_sub_1403_OUT> created at line 671.
    Found 23-bit subtractor for signal <GND_15_o_BUS_0025_sub_1405_OUT> created at line 671.
    Found 15-bit subtractor for signal <GND_15_o_GND_15_o_sub_1406_OUT> created at line 673.
    Found 24-bit subtractor for signal <GND_15_o_GND_15_o_sub_1410_OUT> created at line 674.
    Found 24-bit subtractor for signal <BUS_0029_GND_15_o_sub_1452_OUT> created at line 697.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1627_OUT> created at line 803.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1636_OUT> created at line 807.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1650_OUT> created at line 812.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1671_OUT> created at line 817.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1762_OUT> created at line 850.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1775_OUT> created at line 855.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1796_OUT> created at line 860.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1813_OUT> created at line 870.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1821_OUT> created at line 874.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1837_OUT> created at line 880.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1851_OUT> created at line 885.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1859_OUT> created at line 889.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_1877_OUT> created at line 893.
    Found 15-bit adder for signal <SOUND_GENERATOR_PROCESS.note_counter[14]_GND_15_o_add_3_OUT> created at line 265.
    Found 10-bit adder for signal <v_count[9]_GND_15_o_add_9_OUT> created at line 284.
    Found 10-bit adder for signal <h_count[9]_GND_15_o_add_11_OUT> created at line 287.
    Found 22-bit adder for signal <blink_counter[21]_GND_15_o_add_17_OUT> created at line 302.
    Found 3-bit adder for signal <wheel_now[2]_GND_15_o_add_24_OUT> created at line 316.
    Found 2-bit adder for signal <rolling_note_state[1]_GND_15_o_add_32_OUT> created at line 359.
    Found 20-bit adder for signal <counter_reg[19]_GND_15_o_add_149_OUT> created at line 404.
    Found 3-bit adder for signal <wheel_now[2]_GND_15_o_add_624_OUT> created at line 473.
    Found 27-bit adder for signal <win_timer_count[26]_GND_15_o_add_873_OUT> created at line 488.
    Found 23-bit adder for signal <ready_timer_count[22]_GND_15_o_add_1009_OUT> created at line 502.
    Found 11-bit adder for signal <n2971> created at line 581.
    Found 10-bit adder for signal <GND_15_o_GND_15_o_add_1232_OUT> created at line 600.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1236_OUT> created at line 602.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1254_OUT> created at line 605.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1272_OUT> created at line 608.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1281_OUT> created at line 610.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1295_OUT> created at line 613.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1303_OUT> created at line 615.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1315_OUT> created at line 618.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1329_OUT> created at line 621.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1338_OUT> created at line 623.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1352_OUT> created at line 626.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1363_OUT> created at line 628.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1374_OUT> created at line 630.
    Found 13-bit adder for signal <n3322> created at line 649.
    Found 5-bit adder for signal <n3047> created at line 650.
    Found 16-bit adder for signal <n3326> created at line 673.
    Found 14-bit adder for signal <BUS_0027_GND_15_o_add_1408_OUT> created at line 673.
    Found 25-bit adder for signal <n3331> created at line 674.
    Found 23-bit adder for signal <BUS_0029_GND_15_o_add_1412_OUT> created at line 674.
    Found 31-bit adder for signal <y_area[31]_GND_15_o_add_1623_OUT> created at line 800.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1627_OUT> created at line 803.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1636_OUT> created at line 807.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1650_OUT> created at line 812.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1671_OUT> created at line 817.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1762_OUT> created at line 850.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1775_OUT> created at line 855.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1796_OUT> created at line 860.
    Found 31-bit adder for signal <y_area[31]_GND_15_o_add_1809_OUT> created at line 867.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1681_OUT> created at line 870.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1821_OUT> created at line 874.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1837_OUT> created at line 880.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1723_OUT> created at line 885.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1859_OUT> created at line 889.
    Found 11-bit adder for signal <GND_15_o_GND_15_o_add_1877_OUT> created at line 893.
    Found 22-bit subtractor for signal <GND_15_o_GND_15_o_sub_29_OUT<21:0>> created at line 349.
    Found 3-bit subtractor for signal <GND_15_o_GND_15_o_sub_210_OUT<2:0>> created at line 435.
    Found 32-bit subtractor for signal <y_area[31]_GND_15_o_sub_1623_OUT<31:0>> created at line 800.
    Found 32-bit subtractor for signal <y_area[31]_GND_15_o_sub_1809_OUT<31:0>> created at line 867.
    Found 14x8-bit multiplier for signal <BUS_0025_GND_15_o_MuLt_1403_OUT> created at line 671.
    Found 4x15-bit Read Only RAM for signal <rolling_note_state[1]_GND_15_o_wide_mux_35_OUT>
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_160_OUT> created at line 431.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_167_OUT> created at line 431.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_174_OUT> created at line 431.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_181_OUT> created at line 431.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_188_OUT> created at line 431.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_195_OUT> created at line 431.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_202_OUT> created at line 431.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_626_OUT> created at line 476.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_633_OUT> created at line 476.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_640_OUT> created at line 476.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_647_OUT> created at line 476.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_654_OUT> created at line 476.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_661_OUT> created at line 476.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_668_OUT> created at line 476.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_1013_OUT> created at line 516.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_1014_OUT> created at line 518.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_1021_OUT> created at line 518.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_1028_OUT> created at line 518.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_1035_OUT> created at line 518.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_1042_OUT> created at line 518.
    Found 3-bit 5-to-1 multiplexer for signal <wheel_now[2]_X_10_o_wide_mux_1049_OUT> created at line 518.
    Found 1-bit 5-to-1 multiplexer for signal <BUS_0011_X_10_o_Mux_1395_o> created at line 659.
    Found 1-bit 8-to-1 multiplexer for signal <BUS_0011_GND_15_o_Mux_1578_o> created at line 678.
    Found 1-bit 8-to-1 multiplexer for signal <BUS_0011_GND_15_o_Mux_1579_o> created at line 678.
    Found 1-bit 8-to-1 multiplexer for signal <BUS_0011_GND_15_o_Mux_1580_o> created at line 678.
    Found 1-bit 5-to-1 multiplexer for signal <GND_15_o_X_10_o_wide_mux_1394_OUT<4>> created at line 659.
    Found 1-bit 5-to-1 multiplexer for signal <GND_15_o_X_10_o_wide_mux_1394_OUT<3>> created at line 659.
    Found 1-bit 5-to-1 multiplexer for signal <GND_15_o_X_10_o_wide_mux_1394_OUT<2>> created at line 659.
    Found 1-bit 5-to-1 multiplexer for signal <GND_15_o_X_10_o_wide_mux_1394_OUT<1>> created at line 659.
    Found 1-bit 5-to-1 multiplexer for signal <GND_15_o_X_10_o_wide_mux_1394_OUT<0>> created at line 659.
    Found 1-bit 5-to-1 multiplexer for signal <BUS_0011_X_10_o_wide_mux_1418_OUT<2>> created at line 678.
    Found 1-bit 5-to-1 multiplexer for signal <BUS_0011_X_10_o_wide_mux_1418_OUT<1>> created at line 678.
    Found 1-bit 5-to-1 multiplexer for signal <BUS_0011_X_10_o_wide_mux_1418_OUT<0>> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][3][2]_wide_mux_1415_OUT[2]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][3][2]_wide_mux_1415_OUT[1]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][3][2]_wide_mux_1415_OUT[0]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][1][2]_wide_mux_1413_OUT[2]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][1][2]_wide_mux_1413_OUT[1]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][1][2]_wide_mux_1413_OUT[0]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][5][2]_wide_mux_1417_OUT[2]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][5][2]_wide_mux_1417_OUT[1]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][5][2]_wide_mux_1417_OUT[0]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][4][2]_wide_mux_1416_OUT[2]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][4][2]_wide_mux_1416_OUT[1]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][4][2]_wide_mux_1416_OUT[0]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][2][2]_wide_mux_1414_OUT[2]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][2][2]_wide_mux_1414_OUT[1]> created at line 678.
    Found 1-bit 7-to-1 multiplexer for signal <GND_15_o_current_grid_state[7][2][2]_wide_mux_1414_OUT[0]> created at line 678.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_area<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_area<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_area<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_area<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_area<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_area<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_area<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_area<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_area<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_area<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_area<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_area<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 15-bit comparator equal for signal <note_freq_max[14]_SOUND_GENERATOR_PROCESS.note_counter[14]_equal_3_o> created at line 261
    Found 3-bit comparator equal for signal <real_grid_state[1][1][2]_real_grid_state[2][2][2]_equal_212_o> created at line 155
    Found 3-bit comparator equal for signal <real_grid_state[1][1][2]_real_grid_state[3][3][2]_equal_213_o> created at line 155
    Found 3-bit comparator equal for signal <real_grid_state[1][1][2]_real_grid_state[4][4][2]_equal_214_o> created at line 156
    Found 3-bit comparator equal for signal <real_grid_state[1][1][2]_real_grid_state[5][5][2]_equal_215_o> created at line 156
    Found 3-bit comparator equal for signal <real_grid_state[1][5][2]_real_grid_state[2][4][2]_equal_216_o> created at line 160
    Found 3-bit comparator equal for signal <real_grid_state[1][5][2]_real_grid_state[3][3][2]_equal_217_o> created at line 160
    Found 3-bit comparator equal for signal <real_grid_state[1][5][2]_real_grid_state[4][2][2]_equal_218_o> created at line 161
    Found 3-bit comparator equal for signal <real_grid_state[1][5][2]_real_grid_state[5][1][2]_equal_219_o> created at line 161
    Found 3-bit comparator equal for signal <real_grid_state[1][1][2]_real_grid_state[1][2][2]_equal_220_o> created at line 167
    Found 3-bit comparator equal for signal <real_grid_state[1][1][2]_real_grid_state[1][3][2]_equal_221_o> created at line 167
    Found 3-bit comparator equal for signal <real_grid_state[1][1][2]_real_grid_state[1][4][2]_equal_222_o> created at line 168
    Found 3-bit comparator equal for signal <real_grid_state[1][1][2]_real_grid_state[1][5][2]_equal_223_o> created at line 168
    Found 3-bit comparator equal for signal <real_grid_state[2][1][2]_real_grid_state[2][2][2]_equal_225_o> created at line 167
    Found 3-bit comparator equal for signal <real_grid_state[2][1][2]_real_grid_state[2][3][2]_equal_226_o> created at line 167
    Found 3-bit comparator equal for signal <real_grid_state[2][1][2]_real_grid_state[2][4][2]_equal_227_o> created at line 168
    Found 3-bit comparator equal for signal <real_grid_state[2][1][2]_real_grid_state[2][5][2]_equal_228_o> created at line 168
    Found 3-bit comparator equal for signal <real_grid_state[3][1][2]_real_grid_state[3][2][2]_equal_230_o> created at line 167
    Found 3-bit comparator equal for signal <real_grid_state[3][1][2]_real_grid_state[3][3][2]_equal_231_o> created at line 167
    Found 3-bit comparator equal for signal <real_grid_state[3][1][2]_real_grid_state[3][4][2]_equal_232_o> created at line 168
    Found 3-bit comparator equal for signal <real_grid_state[3][1][2]_real_grid_state[3][5][2]_equal_233_o> created at line 168
    Found 3-bit comparator equal for signal <real_grid_state[4][1][2]_real_grid_state[4][2][2]_equal_235_o> created at line 167
    Found 3-bit comparator equal for signal <real_grid_state[4][1][2]_real_grid_state[4][3][2]_equal_236_o> created at line 167
    Found 3-bit comparator equal for signal <real_grid_state[4][1][2]_real_grid_state[4][4][2]_equal_237_o> created at line 168
    Found 3-bit comparator equal for signal <real_grid_state[4][1][2]_real_grid_state[4][5][2]_equal_238_o> created at line 168
    Found 3-bit comparator equal for signal <real_grid_state[5][1][2]_real_grid_state[5][2][2]_equal_240_o> created at line 167
    Found 3-bit comparator equal for signal <real_grid_state[5][1][2]_real_grid_state[5][3][2]_equal_241_o> created at line 167
    Found 3-bit comparator equal for signal <real_grid_state[5][1][2]_real_grid_state[5][4][2]_equal_242_o> created at line 168
    Found 3-bit comparator equal for signal <real_grid_state[5][1][2]_real_grid_state[5][5][2]_equal_243_o> created at line 168
    Found 3-bit comparator equal for signal <real_grid_state[1][2][2]_real_grid_state[1][3][2]_equal_249_o> created at line 176
    Found 3-bit comparator equal for signal <real_grid_state[1][2][2]_real_grid_state[1][4][2]_equal_250_o> created at line 177
    Found 3-bit comparator equal for signal <real_grid_state[1][3][2]_real_grid_state[1][4][2]_equal_253_o> created at line 176
    Found 3-bit comparator equal for signal <real_grid_state[1][3][2]_real_grid_state[1][5][2]_equal_254_o> created at line 177
    Found 3-bit comparator equal for signal <real_grid_state[2][2][2]_real_grid_state[2][3][2]_equal_261_o> created at line 176
    Found 3-bit comparator equal for signal <real_grid_state[2][2][2]_real_grid_state[2][4][2]_equal_262_o> created at line 177
    Found 3-bit comparator equal for signal <real_grid_state[2][3][2]_real_grid_state[2][4][2]_equal_265_o> created at line 176
    Found 3-bit comparator equal for signal <real_grid_state[2][3][2]_real_grid_state[2][5][2]_equal_266_o> created at line 177
    Found 3-bit comparator equal for signal <real_grid_state[3][2][2]_real_grid_state[3][3][2]_equal_273_o> created at line 176
    Found 3-bit comparator equal for signal <real_grid_state[3][2][2]_real_grid_state[3][4][2]_equal_274_o> created at line 177
    Found 3-bit comparator equal for signal <real_grid_state[3][3][2]_real_grid_state[3][4][2]_equal_277_o> created at line 176
    Found 3-bit comparator equal for signal <real_grid_state[3][3][2]_real_grid_state[3][5][2]_equal_278_o> created at line 177
    Found 3-bit comparator equal for signal <real_grid_state[4][2][2]_real_grid_state[4][3][2]_equal_285_o> created at line 176
    Found 3-bit comparator equal for signal <real_grid_state[4][2][2]_real_grid_state[4][4][2]_equal_286_o> created at line 177
    Found 3-bit comparator equal for signal <real_grid_state[4][3][2]_real_grid_state[4][4][2]_equal_289_o> created at line 176
    Found 3-bit comparator equal for signal <real_grid_state[4][3][2]_real_grid_state[4][5][2]_equal_290_o> created at line 177
    Found 3-bit comparator equal for signal <real_grid_state[5][2][2]_real_grid_state[5][3][2]_equal_297_o> created at line 176
    Found 3-bit comparator equal for signal <real_grid_state[5][2][2]_real_grid_state[5][4][2]_equal_298_o> created at line 177
    Found 3-bit comparator equal for signal <real_grid_state[5][3][2]_real_grid_state[5][4][2]_equal_301_o> created at line 176
    Found 3-bit comparator equal for signal <real_grid_state[5][3][2]_real_grid_state[5][5][2]_equal_302_o> created at line 177
    Found 27-bit comparator lessequal for signal <win_timer_count[26]_PWR_12_o_LessThan_873_o> created at line 487
    Found 23-bit comparator lessequal for signal <ready_timer_count[22]_PWR_12_o_LessThan_1009_o> created at line 501
    Found 10-bit comparator lessequal for signal <n0956> created at line 529
    Found 10-bit comparator greater for signal <h_count[9]_PWR_12_o_LessThan_1219_o> created at line 529
    Found 10-bit comparator lessequal for signal <n0961> created at line 530
    Found 10-bit comparator greater for signal <v_count[9]_GND_15_o_LessThan_1221_o> created at line 530
    Found 10-bit comparator greater for signal <n0972> created at line 587
    Found 10-bit comparator greater for signal <v_count[9]_GND_15_o_LessThan_1225_o> created at line 592
    Found 10-bit comparator greater for signal <GND_15_o_v_count[9]_LessThan_1226_o> created at line 595
    Found 10-bit comparator greater for signal <v_count[9]_GND_15_o_LessThan_1227_o> created at line 595
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1228_o> created at line 597
    Found 11-bit comparator greater for signal <GND_15_o_BUS_0011_LessThan_1229_o> created at line 597
    Found 10-bit comparator lessequal for signal <n0985> created at line 599
    Found 10-bit comparator greater for signal <v_count[9]_GND_15_o_LessThan_1231_o> created at line 599
    Found 11-bit comparator lessequal for signal <n0992> created at line 602
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1235_o> created at line 602
    Found 11-bit comparator lessequal for signal <n1009> created at line 603
    Found 11-bit comparator lessequal for signal <n1011> created at line 603
    Found 10-bit comparator lessequal for signal <n1016> created at line 603
    Found 11-bit comparator lessequal for signal <n1021> created at line 605
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1253_o> created at line 605
    Found 11-bit comparator lessequal for signal <n1029> created at line 606
    Found 11-bit comparator lessequal for signal <n1031> created at line 606
    Found 11-bit comparator lessequal for signal <n1048> created at line 608
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1271_o> created at line 608
    Found 11-bit comparator lessequal for signal <n1055> created at line 609
    Found 11-bit comparator lessequal for signal <n1057> created at line 609
    Found 11-bit comparator lessequal for signal <n1063> created at line 610
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1280_o> created at line 610
    Found 11-bit comparator lessequal for signal <n1085> created at line 613
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1294_o> created at line 613
    Found 11-bit comparator lessequal for signal <n1092> created at line 614
    Found 11-bit comparator lessequal for signal <n1094> created at line 614
    Found 11-bit comparator lessequal for signal <n1100> created at line 615
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1302_o> created at line 615
    Found 11-bit comparator lessequal for signal <n1107> created at line 616
    Found 11-bit comparator lessequal for signal <n1109> created at line 616
    Found 10-bit comparator lessequal for signal <n1116> created at line 616
    Found 10-bit comparator lessequal for signal <n1118> created at line 616
    Found 11-bit comparator lessequal for signal <n1123> created at line 618
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1314_o> created at line 618
    Found 11-bit comparator lessequal for signal <n1146> created at line 621
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1328_o> created at line 621
    Found 11-bit comparator lessequal for signal <n1155> created at line 622
    Found 11-bit comparator lessequal for signal <n1157> created at line 622
    Found 11-bit comparator lessequal for signal <n1163> created at line 623
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1337_o> created at line 623
    Found 11-bit comparator lessequal for signal <n1189> created at line 626
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1351_o> created at line 626
    Found 11-bit comparator lessequal for signal <n1203> created at line 628
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1362_o> created at line 628
    Found 11-bit comparator lessequal for signal <n1217> created at line 630
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1373_o> created at line 630
    Found 10-bit comparator lessequal for signal <n1227> created at line 631
    Found 10-bit comparator lessequal for signal <n1229> created at line 631
    Found 5-bit comparator equal for signal <GND_15_o_BUS_0026_equal_1388_o> created at line 653
    Found 13-bit comparator lessequal for signal <n1266> created at line 658
    Found 13-bit comparator lessequal for signal <n1268> created at line 658
    Found 5-bit comparator lessequal for signal <n1270> created at line 658
    Found 5-bit comparator lessequal for signal <n1272> created at line 658
    Found 14-bit comparator lessequal for signal <n1315> created at line 690
    Found 14-bit comparator greater for signal <GND_15_o_BUS_0027_LessThan_1455_o> created at line 698
    Found 14-bit comparator lessequal for signal <n1362> created at line 700
    Found 24-bit comparator lessequal for signal <n1373> created at line 701
    Found 24-bit comparator lessequal for signal <n1375> created at line 701
    Found 14-bit comparator lessequal for signal <n1377> created at line 701
    Found 14-bit comparator lessequal for signal <n1379> created at line 701
    Found 14-bit comparator lessequal for signal <n1409> created at line 708
    Found 23-bit comparator lessequal for signal <n1438> created at line 716
    Found 23-bit comparator lessequal for signal <n1440> created at line 716
    Found 14-bit comparator lessequal for signal <n1450> created at line 724
    Found 14-bit comparator greater for signal <GND_15_o_BUS_0027_LessThan_1563_o> created at line 741
    Found 23-bit comparator lessequal for signal <n1490> created at line 741
    Found 23-bit comparator greater for signal <GND_15_o_BUS_0029_LessThan_1565_o> created at line 741
    Found 14-bit comparator lessequal for signal <n1504> created at line 745
    Found 14-bit comparator lessequal for signal <n1506> created at line 745
    Found 14-bit comparator lessequal for signal <n1513> created at line 745
    Found 14-bit comparator lessequal for signal <n1515> created at line 745
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1584_o> created at line 756
    Found 11-bit comparator lessequal for signal <n1535> created at line 756
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1586_o> created at line 756
    Found 11-bit comparator lessequal for signal <n1540> created at line 756
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1588_o> created at line 756
    Found 11-bit comparator lessequal for signal <n1545> created at line 756
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1590_o> created at line 756
    Found 11-bit comparator lessequal for signal <n1550> created at line 756
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1592_o> created at line 756
    Found 11-bit comparator lessequal for signal <n1555> created at line 756
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1594_o> created at line 756
    Found 11-bit comparator lessequal for signal <n1560> created at line 763
    Found 11-bit comparator greater for signal <GND_15_o_GND_15_o_LessThan_1596_o> created at line 763
    Found 11-bit comparator lessequal for signal <n1564> created at line 763
    Found 11-bit comparator greater for signal <GND_15_o_GND_15_o_LessThan_1598_o> created at line 763
    Found 11-bit comparator lessequal for signal <n1569> created at line 763
    Found 11-bit comparator greater for signal <GND_15_o_GND_15_o_LessThan_1600_o> created at line 763
    Found 11-bit comparator lessequal for signal <n1574> created at line 763
    Found 11-bit comparator greater for signal <GND_15_o_GND_15_o_LessThan_1602_o> created at line 763
    Found 11-bit comparator lessequal for signal <n1579> created at line 763
    Found 11-bit comparator greater for signal <GND_15_o_GND_15_o_LessThan_1604_o> created at line 763
    Found 11-bit comparator lessequal for signal <n1584> created at line 763
    Found 11-bit comparator greater for signal <GND_15_o_GND_15_o_LessThan_1606_o> created at line 763
    Found 32-bit comparator lessequal for signal <n1610> created at line 786
    Found 32-bit comparator greater for signal <GND_15_o_x_area[31]_LessThan_1618_o> created at line 786
    Found 32-bit comparator lessequal for signal <n1613> created at line 787
    Found 32-bit comparator greater for signal <GND_15_o_y_area[31]_LessThan_1620_o> created at line 787
    Found 32-bit comparator lessequal for signal <n1619> created at line 799
    Found 32-bit comparator greater for signal <GND_15_o_y_area[31]_LessThan_1622_o> created at line 799
    Found 11-bit comparator lessequal for signal <n1626> created at line 802
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1626_o> created at line 802
    Found 11-bit comparator lessequal for signal <n1633> created at line 804
    Found 11-bit comparator lessequal for signal <n1635> created at line 804
    Found 11-bit comparator lessequal for signal <n1641> created at line 806
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1635_o> created at line 806
    Found 11-bit comparator lessequal for signal <n1663> created at line 811
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1649_o> created at line 811
    Found 11-bit comparator lessequal for signal <n1670> created at line 813
    Found 11-bit comparator lessequal for signal <n1672> created at line 813
    Found 11-bit comparator lessequal for signal <n1689> created at line 816
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1670_o> created at line 816
    Found 11-bit comparator lessequal for signal <n1696> created at line 818
    Found 11-bit comparator lessequal for signal <n1698> created at line 818
    Found 11-bit comparator lessequal for signal <n1705> created at line 822
    Found 11-bit comparator lessequal for signal <n1724> created at line 827
    Found 11-bit comparator lessequal for signal <n1736> created at line 837
    Found 31-bit comparator lessequal for signal <n1744> created at line 837
    Found 31-bit comparator lessequal for signal <n1746> created at line 837
    Found 11-bit comparator lessequal for signal <n1752> created at line 842
    Found 11-bit comparator lessequal for signal <n1768> created at line 849
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1761_o> created at line 849
    Found 11-bit comparator lessequal for signal <n1783> created at line 854
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1774_o> created at line 854
    Found 11-bit comparator lessequal for signal <n1794> created at line 856
    Found 11-bit comparator lessequal for signal <n1796> created at line 856
    Found 11-bit comparator lessequal for signal <n1813> created at line 859
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1795_o> created at line 859
    Found 32-bit comparator lessequal for signal <n1850> created at line 866
    Found 32-bit comparator greater for signal <GND_15_o_y_area[31]_LessThan_1808_o> created at line 866
    Found 11-bit comparator lessequal for signal <n1857> created at line 869
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1812_o> created at line 869
    Found 11-bit comparator lessequal for signal <n1864> created at line 871
    Found 11-bit comparator lessequal for signal <n1866> created at line 871
    Found 11-bit comparator lessequal for signal <n1872> created at line 873
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1820_o> created at line 873
    Found 11-bit comparator lessequal for signal <n1880> created at line 875
    Found 11-bit comparator lessequal for signal <n1882> created at line 875
    Found 31-bit comparator lessequal for signal <n1892> created at line 875
    Found 31-bit comparator lessequal for signal <n1894> created at line 875
    Found 11-bit comparator lessequal for signal <n1899> created at line 879
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1836_o> created at line 879
    Found 11-bit comparator lessequal for signal <n1908> created at line 881
    Found 11-bit comparator lessequal for signal <n1910> created at line 881
    Found 31-bit comparator lessequal for signal <n1918> created at line 881
    Found 11-bit comparator lessequal for signal <n1922> created at line 884
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1850_o> created at line 884
    Found 11-bit comparator lessequal for signal <n1930> created at line 886
    Found 11-bit comparator lessequal for signal <n1932> created at line 886
    Found 11-bit comparator lessequal for signal <n1937> created at line 888
    Found 11-bit comparator greater for signal <BUS_0011_GND_15_o_LessThan_1858_o> created at line 888
    Found 11-bit comparator lessequal for signal <n1944> created at line 890
    Found 11-bit comparator lessequal for signal <n1946> created at line 890
    Found 11-bit comparator lessequal for signal <n1965> created at line 890
    Found 11-bit comparator lessequal for signal <n1967> created at line 890
    Found 11-bit comparator lessequal for signal <n1972> created at line 892
    Found 31-bit comparator lessequal for signal <n1990> created at line 894
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred  83 Adder/Subtractor(s).
	inferred 421 D-type flip-flop(s).
	inferred  23 Latch(s).
	inferred 213 Comparator(s).
	inferred 1050 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <VGA> synthesized.

Synthesizing Unit <div_11s_8s>.
    Related source file is "".
    Found 11-bit subtractor for signal <a[10]_unary_minus_1_OUT> created at line 0.
    Found 12-bit adder for signal <GND_16_o_BUS_0001_add_28_OUT[11:0]> created at line 0.
    Found 19-bit adder for signal <GND_16_o_b[7]_add_5_OUT> created at line 0.
    Found 18-bit adder for signal <GND_16_o_b[7]_add_7_OUT> created at line 0.
    Found 17-bit adder for signal <GND_16_o_b[7]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <GND_16_o_b[7]_add_11_OUT> created at line 0.
    Found 15-bit adder for signal <GND_16_o_b[7]_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <GND_16_o_b[7]_add_15_OUT> created at line 0.
    Found 13-bit adder for signal <GND_16_o_b[7]_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <GND_16_o_b[7]_add_19_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_b[7]_add_21_OUT[10:0]> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_16_o_add_23_OUT[10:0]> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_16_o_add_25_OUT[10:0]> created at line 0.
    Found 19-bit comparator greater for signal <BUS_0001_INV_284_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0002_INV_283_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0003_INV_282_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0004_INV_281_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0005_INV_280_o> created at line 0
    Found 14-bit comparator greater for signal <BUS_0006_INV_279_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0007_INV_278_o> created at line 0
    Found 12-bit comparator greater for signal <BUS_0008_INV_277_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0009_INV_276_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0010_INV_275_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0011_INV_274_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0012_INV_273_o> created at line 0
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred  93 Multiplexer(s).
Unit <div_11s_8s> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x15-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 14x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 98
 10-bit adder                                          : 3
 11-bit adder                                          : 29
 11-bit subtractor                                     : 3
 12-bit adder                                          : 2
 12-bit subtractor                                     : 25
 13-bit adder                                          : 2
 14-bit adder                                          : 2
 14-bit subtractor                                     : 2
 15-bit adder                                          : 2
 15-bit subtractor                                     : 1
 16-bit adder                                          : 4
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 22-bit adder                                          : 1
 22-bit subtractor                                     : 1
 23-bit adder                                          : 2
 23-bit subtractor                                     : 1
 24-bit subtractor                                     : 2
 25-bit adder                                          : 1
 27-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 31-bit adder                                          : 2
 32-bit subtractor                                     : 2
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Registers                                            : 105
 1-bit register                                        : 13
 10-bit register                                       : 2
 15-bit register                                       : 2
 16-bit register                                       : 2
 2-bit register                                        : 3
 20-bit register                                       : 1
 22-bit register                                       : 2
 23-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 73
 5-bit register                                        : 5
# Latches                                              : 23
 1-bit latch                                           : 23
# Comparators                                          : 225
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 8
 11-bit comparator greater                             : 42
 11-bit comparator lessequal                           : 72
 12-bit comparator greater                             : 1
 13-bit comparator greater                             : 1
 13-bit comparator lessequal                           : 2
 14-bit comparator greater                             : 3
 14-bit comparator lessequal                           : 10
 15-bit comparator equal                               : 1
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
 18-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 4
 24-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 1
 3-bit comparator equal                                : 48
 31-bit comparator lessequal                           : 6
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 4
 5-bit comparator equal                                : 1
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 1147
 1-bit 2-to-1 multiplexer                              : 219
 1-bit 5-to-1 multiplexer                              : 9
 1-bit 7-to-1 multiplexer                              : 15
 1-bit 8-to-1 multiplexer                              : 3
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 4
 23-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 764
 3-bit 5-to-1 multiplexer                              : 21
 32-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 99
# FSMs                                                 : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <x_area_31> has a constant value of 0 in block <vga_inst>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <VGA>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <blink_counter>: 1 register on signal <blink_counter>.
The following registers are absorbed into counter <counter_reg>: 1 register on signal <counter_reg>.
The following registers are absorbed into counter <SOUND_GENERATOR_PROCESS.note_counter>: 1 register on signal <SOUND_GENERATOR_PROCESS.note_counter>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
The following registers are absorbed into counter <ready_timer_count>: 1 register on signal <ready_timer_count>.
The following registers are absorbed into counter <win_timer_count>: 1 register on signal <win_timer_count>.
The following registers are absorbed into counter <kaching_timer>: 1 register on signal <kaching_timer>.
	Multiplier <Mmult_BUS_0025_GND_15_o_MuLt_1403_OUT> in block <VGA> and adder/subtractor <Msub_GND_15_o_BUS_0025_sub_1405_OUT> in block <VGA> are combined into a MAC<Maddsub_BUS_0025_GND_15_o_MuLt_1403_OUT>.
	Adder/Subtractor <Msub_BUS_0025_GND_15_o_sub_1403_OUT> in block <VGA> and  <Maddsub_BUS_0025_GND_15_o_MuLt_1403_OUT> in block <VGA> are combined into a MAC with pre-adder <Maddsub_BUS_0025_GND_15_o_MuLt_1403_OUT1>.
INFO:Xst:3213 - HDL ADVISOR - Characteristics of the register <note_freq_max> prevent it from being combined with the RAM <Mram_rolling_note_state[1]_GND_15_o_wide_mux_35_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 15-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rolling_note_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <rolling_note_state> prevents it from being combined with the RAM <Mram_rolling_note_state[1]_GND_15_o_wide_mux_35_OUT> for implementation as read-only block RAM.
Unit <VGA> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x15-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 8x14-to-23-bit MAC with pre-adder                     : 1
# Adders/Subtractors                                   : 88
 10-bit adder                                          : 1
 11-bit adder                                          : 37
 11-bit subtractor                                     : 3
 12-bit adder                                          : 1
 12-bit subtractor                                     : 25
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 14-bit subtractor                                     : 1
 15-bit subtractor                                     : 1
 16-bit adder                                          : 3
 2-bit adder                                           : 1
 23-bit adder                                          : 1
 24-bit subtractor                                     : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 31-bit adder                                          : 2
 32-bit subtractor                                     : 2
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Counters                                             : 8
 10-bit up counter                                     : 2
 15-bit up counter                                     : 1
 20-bit up counter                                     : 1
 22-bit down counter                                   : 1
 22-bit up counter                                     : 1
 23-bit up counter                                     : 1
 27-bit up counter                                     : 1
# Registers                                            : 310
 Flip-Flops                                            : 310
# Comparators                                          : 225
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 8
 11-bit comparator greater                             : 42
 11-bit comparator lessequal                           : 72
 12-bit comparator greater                             : 1
 13-bit comparator greater                             : 1
 13-bit comparator lessequal                           : 2
 14-bit comparator greater                             : 3
 14-bit comparator lessequal                           : 10
 15-bit comparator equal                               : 1
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
 18-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 4
 24-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 1
 3-bit comparator equal                                : 48
 31-bit comparator lessequal                           : 6
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 4
 5-bit comparator equal                                : 1
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 1145
 1-bit 2-to-1 multiplexer                              : 219
 1-bit 5-to-1 multiplexer                              : 9
 1-bit 7-to-1 multiplexer                              : 15
 1-bit 8-to-1 multiplexer                              : 3
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 764
 3-bit 5-to-1 multiplexer                              : 21
 32-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 99
# FSMs                                                 : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <x_area_31> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <vga_inst/FSM_0> on signal <mode[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------
WARNING:Xst:2677 - Node <x_area_2> of sequential type is unconnected in block <VGA>.
WARNING:Xst:2677 - Node <x_area_1> of sequential type is unconnected in block <VGA>.
WARNING:Xst:2677 - Node <x_area_0> of sequential type is unconnected in block <VGA>.
INFO:Xst:2261 - The FF/Latch <note_freq_max_2> in Unit <VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <note_freq_max_6> <note_freq_max_10> 
INFO:Xst:2261 - The FF/Latch <note_freq_max_1> in Unit <VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <note_freq_max_7> <note_freq_max_11> 
INFO:Xst:2261 - The FF/Latch <note_freq_max_8> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <note_freq_max_9> 

Optimizing unit <top_vga> ...

Optimizing unit <debounce> ...

Optimizing unit <VGA> ...
INFO:Xst:2261 - The FF/Latch <note_freq_max_3> in Unit <VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <note_freq_max_4> <note_freq_max_13> 
INFO:Xst:2261 - The FF/Latch <reward_0> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <reward_2> 
INFO:Xst:2261 - The FF/Latch <vga_inst/h_count_0> in Unit <top_vga> is equivalent to the following FF/Latch, which will be removed : <vga_inst/blink_counter_0> 
INFO:Xst:2261 - The FF/Latch <vga_inst/h_count_1> in Unit <top_vga> is equivalent to the following FF/Latch, which will be removed : <vga_inst/blink_counter_1> 
INFO:Xst:2261 - The FF/Latch <vga_inst/h_count_2> in Unit <top_vga> is equivalent to the following FF/Latch, which will be removed : <vga_inst/blink_counter_2> 

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1426 - The value init of the FF/Latch vga_inst/first_run hinder the constant cleaning in the block top_vga.
   You should achieve better results by setting this init to 0.
Found area constraint ratio of 100 (+ 5) on block top_vga, actual ratio is 45.
FlipFlop vga_inst/v_count_0 has been replicated 2 time(s)
FlipFlop vga_inst/v_count_1 has been replicated 1 time(s)
FlipFlop vga_inst/v_count_2 has been replicated 1 time(s)
FlipFlop vga_inst/v_count_3 has been replicated 2 time(s)
FlipFlop vga_inst/v_count_4 has been replicated 2 time(s)
FlipFlop vga_inst/v_count_5 has been replicated 3 time(s)
FlipFlop vga_inst/v_count_6 has been replicated 3 time(s)
FlipFlop vga_inst/v_count_7 has been replicated 3 time(s)
FlipFlop vga_inst/v_count_8 has been replicated 3 time(s)
FlipFlop vga_inst/v_count_9 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <top_vga> :
	Found 2-bit shift register for signal <debounce_inst2/d_sync_1>.
Unit <top_vga> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 471
 Flip-Flops                                            : 471
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_vga.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3685
#      GND                         : 1
#      INV                         : 94
#      LUT1                        : 263
#      LUT2                        : 71
#      LUT3                        : 104
#      LUT4                        : 266
#      LUT5                        : 474
#      LUT6                        : 942
#      MUXCY                       : 748
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 689
# FlipFlops/Latches                : 491
#      FD                          : 159
#      FDE                         : 110
#      FDR                         : 99
#      FDRE                        : 104
#      LD                          : 19
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 22
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 15
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             491  out of  11440     4%  
 Number of Slice LUTs:                 2215  out of   5720    38%  
    Number used as Logic:              2214  out of   5720    38%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2412
   Number with an unused Flip Flop:    1921  out of   2412    79%  
   Number with an unused LUT:           197  out of   2412     8%  
   Number of fully used LUT-FF pairs:   294  out of   2412    12%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    102    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+---------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)     | Load  |
--------------------------------------------------------------------------------+---------------------------+-------+
clk20_in                                                                        | DCM_SP:CLKFX              | 473   |
vga_inst/GND_15_o_v_count[9]_AND_593_o(vga_inst/GND_15_o_v_count[9]_AND_593_o:O)| NONE(*)(vga_inst/y_area_1)| 19    |
--------------------------------------------------------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 30.179ns (Maximum Frequency: 33.135MHz)
   Minimum input arrival time before clock: 19.026ns
   Maximum output required time after clock: 6.584ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk20_in'
  Clock period: 30.179ns (frequency: 33.135MHz)
  Total number of paths / destination ports: 77150016733 / 883
-------------------------------------------------------------------------
Delay:               24.143ns (Levels of Logic = 72)
  Source:            vga_inst/v_count_9_1 (FF)
  Destination:       vga_inst/b_reg (FF)
  Source Clock:      clk20_in rising 1.2X
  Destination Clock: clk20_in rising 1.2X

  Data Path: vga_inst/v_count_9_1 to vga_inst/b_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.808  vga_inst/v_count_9_1 (vga_inst/v_count_9_1)
     LUT3:I0->O            1   0.205   0.684  vga_inst/GND_15_o_GND_15_o_div_1384/Mmux_a[10]_a[10]_mux_1_OUT8_SW0 (N14)
     LUT6:I4->O           14   0.203   1.062  vga_inst/GND_15_o_GND_15_o_div_1384/Mmux_a[10]_a[10]_mux_1_OUT8 (vga_inst/GND_15_o_GND_15_o_div_1384/Madd_a[10]_GND_16_o_add_23_OUT[10:0]_cy<6>)
     LUT5:I3->O            1   0.203   0.808  vga_inst/GND_15_o_GND_15_o_div_1384/Mmux_o4_SW0 (N192)
     LUT6:I3->O            1   0.205   0.000  vga_inst/GND_15_o_GND_15_o_div_1384/Mmux_o4 (vga_inst/GND_15_o_GND_15_o_div_1384_OUT<1>)
     MUXCY:S->O            1   0.172   0.000  vga_inst/Madd_n3322_cy<1> (vga_inst/Madd_n3322_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Madd_n3322_cy<2> (vga_inst/Madd_n3322_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Madd_n3322_cy<3> (vga_inst/Madd_n3322_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Madd_n3322_cy<4> (vga_inst/Madd_n3322_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Madd_n3322_cy<5> (vga_inst/Madd_n3322_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Madd_n3322_cy<6> (vga_inst/Madd_n3322_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Madd_n3322_cy<7> (vga_inst/Madd_n3322_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Madd_n3322_cy<8> (vga_inst/Madd_n3322_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Madd_n3322_cy<9> (vga_inst/Madd_n3322_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Madd_n3322_cy<10> (vga_inst/Madd_n3322_cy<10>)
     MUXCY:CI->O           1   0.213   0.580  vga_inst/Madd_n3322_cy<11> (vga_inst/Madd_n3322_cy<11>)
     LUT6:I5->O            9   0.205   0.829  vga_inst/Mxor_BUS_0025_GND_15_o_XOR_335_o_xo<0>1 (vga_inst/BUS_0025_GND_15_o_XOR_335_o)
     DSP48A1:D12->P3       1   6.304   0.580  vga_inst/Maddsub_BUS_0025_GND_15_o_MuLt_1403_OUT1 (vga_inst/GND_15_o_BUS_0025_sub_1405_OUT<3>)
     LUT1:I0->O            1   0.205   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<3>_rt (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<3>_rt)
     MUXCY:S->O            1   0.172   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<3> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<4> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<5> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<6> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<7> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<8> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<9> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<10> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<11> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<12> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<13> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<14> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<15> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<16> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<17> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<18> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<19> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<20> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<21> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<21>)
     MUXCY:CI->O           0   0.019   0.000  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<22> (vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_cy<22>)
     XORCY:CI->O           3   0.180   0.651  vga_inst/Msub_GND_15_o_GND_15_o_sub_1410_OUT_xor<23> (vga_inst/GND_15_o_GND_15_o_sub_1410_OUT<23>)
     LUT1:I0->O            1   0.205   0.000  vga_inst/Madd_n3331_cy<23>_rt (vga_inst/Madd_n3331_cy<23>_rt)
     MUXCY:S->O            2   0.366   0.617  vga_inst/Madd_n3331_cy<23> (vga_inst/Madd_n3331_cy<23>)
     LUT5:I4->O            1   0.205   0.000  vga_inst/Madd_BUS_0029_GND_15_o_add_1412_OUT_lut<0> (vga_inst/Madd_BUS_0029_GND_15_o_add_1412_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  vga_inst/Madd_BUS_0029_GND_15_o_add_1412_OUT_cy<0> (vga_inst/Madd_BUS_0029_GND_15_o_add_1412_OUT_cy<0>)
     XORCY:CI->O          23   0.180   1.153  vga_inst/Madd_BUS_0029_GND_15_o_add_1412_OUT_xor<1> (vga_inst/BUS_0029_GND_15_o_add_1412_OUT<1>)
     INV:I->O              1   0.206   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_lut<1>_INV_0 (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<1> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<2> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<3> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<4> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<5> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<6> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<7> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<8> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<9> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<10> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<11> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<12> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<13> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<14> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<15> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<16> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<17> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<18> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<19> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<20> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<21> (vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_cy<21>)
     XORCY:CI->O           9   0.180   0.830  vga_inst/Msub_BUS_0029_GND_15_o_sub_1452_OUT_xor<22> (vga_inst/BUS_0029_GND_15_o_sub_1452_OUT<22>)
     LUT6:I5->O            1   0.205   0.924  vga_inst/GND_15_o_GND_15_o_AND_401_o31_SW1 (N319)
     LUT6:I1->O            5   0.203   0.819  vga_inst/GND_15_o_GND_15_o_OR_260_o1 (vga_inst/GND_15_o_GND_15_o_OR_260_o)
     LUT6:I4->O            1   0.203   0.684  vga_inst/GND_15_o_BUS_0029_OR_269_o3_SW5 (N366)
     LUT6:I4->O            1   0.203   0.684  vga_inst/Mmux_BUS_0011_GND_15_o_Mux_1580_o_4_SW2 (N279)
     LUT6:I4->O            1   0.203   0.000  vga_inst/Mmux_bb17 (vga_inst/bb)
     FD:D                      0.102          vga_inst/b_reg
    ----------------------------------------
    Total                     24.143ns (12.431ns logic, 11.712ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk20_in'
  Total number of paths / destination ports: 139242 / 293
-------------------------------------------------------------------------
Offset:              19.026ns (Levels of Logic = 15)
  Source:            sw1 (PAD)
  Destination:       vga_inst/win_timer_count_26 (FF)
  Destination Clock: clk20_in rising 1.2X

  Data Path: sw1 to vga_inst/win_timer_count_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.845  sw1_IBUF (sw1_IBUF)
     LUT3:I0->O          195   0.205   2.393  cheat_mode1 (cheat_mode)
     LUT5:I0->O            5   0.203   1.059  vga_inst/Mmux_real_grid_state[1][1][2]_wheel_now[2]_mux_166_OUT32 (vga_inst/real_grid_state[1][1][2]_wheel_now[2]_mux_166_OUT<2>)
     LUT5:I0->O            1   0.203   0.580  vga_inst/real_grid_state[1][1][2]_real_grid_state[1][1][2]_OR_108_o1_SW0 (N162)
     LUT6:I5->O           10   0.205   0.857  vga_inst/real_grid_state[1][1][2]_real_grid_state[1][1][2]_OR_108_o1 (vga_inst/real_grid_state[1][1][2]_real_grid_state[1][1][2]_OR_108_o1)
     LUT6:I5->O           19   0.205   1.072  vga_inst/real_grid_state[1][1][2]_real_grid_state[1][1][2]_OR_108_o5 (vga_inst/real_grid_state[1][1][2]_real_grid_state[1][1][2]_OR_108_o)
     LUT3:I2->O           14   0.205   0.958  vga_inst/real_grid_state[1][1][2]_real_grid_state[3][1][2]_OR_110_o4 (vga_inst/real_grid_state[1][1][2]_real_grid_state[3][1][2]_OR_110_o)
     LUT6:I5->O            6   0.205   0.745  vga_inst/real_grid_state[1][1][2]_real_grid_state[1][2][2]_OR_114_o4 (vga_inst/real_grid_state[1][1][2]_real_grid_state[1][2][2]_OR_114_o)
     LUT5:I4->O            9   0.205   0.830  vga_inst/real_grid_state[1][1][2]_real_grid_state[1][3][2]_OR_115_o (vga_inst/real_grid_state[1][1][2]_real_grid_state[1][3][2]_OR_115_o)
     LUT6:I5->O            8   0.205   0.803  vga_inst/real_grid_state[1][1][2]_real_grid_state[2][3][2]_OR_118_o (vga_inst/real_grid_state[1][1][2]_real_grid_state[2][3][2]_OR_118_o)
     LUT6:I5->O            6   0.205   0.745  vga_inst/real_grid_state[1][1][2]_real_grid_state[3][2][2]_OR_120_o4 (vga_inst/real_grid_state[1][1][2]_real_grid_state[3][2][2]_OR_120_o)
     LUT5:I4->O            6   0.205   0.745  vga_inst/real_grid_state[1][1][2]_real_grid_state[3][3][2]_OR_121_o (vga_inst/real_grid_state[1][1][2]_real_grid_state[3][3][2]_OR_121_o)
     LUT6:I5->O           11   0.205   0.883  vga_inst/real_grid_state[1][1][2]_real_grid_state[4][3][2]_OR_124_o (vga_inst/real_grid_state[1][1][2]_real_grid_state[4][3][2]_OR_124_o)
     LUT6:I5->O            7   0.205   0.774  vga_inst/real_grid_state[1][1][2]_real_grid_state[5][3][2]_OR_127_o (vga_inst/real_grid_state[1][1][2]_real_grid_state[5][3][2]_OR_127_o)
     LUT6:I5->O           27   0.205   1.220  vga_inst/_n37821 (vga_inst/_n3782)
     FDRE:R                    0.430          vga_inst/win_timer_count_0
    ----------------------------------------
    Total                     19.026ns (4.518ns logic, 14.508ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk20_in'
  Total number of paths / destination ports: 28 / 15
-------------------------------------------------------------------------
Offset:              6.584ns (Levels of Logic = 3)
  Source:            vga_inst/v_count_7 (FF)
  Destination:       vs_out (PAD)
  Source Clock:      clk20_in rising 1.2X

  Data Path: vga_inst/v_count_7 to vs_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.447   1.361  vga_inst/v_count_7 (vga_inst/v_count_7)
     LUT4:I0->O           10   0.203   1.221  vga_inst/n097211 (vga_inst/n09721)
     LUT6:I0->O            1   0.203   0.579  vga_inst/v_sync1 (vs_out_OBUF)
     OBUF:I->O                 2.571          vs_out_OBUF (vs_out)
    ----------------------------------------
    Total                      6.584ns (3.424ns logic, 3.160ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk20_in
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
clk20_in                              |   24.143|         |         |         |
vga_inst/GND_15_o_v_count[9]_AND_593_o|         |   15.082|         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga_inst/GND_15_o_v_count[9]_AND_593_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk20_in       |         |         |    4.987|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 16.74 secs
 
--> 


Total memory usage is 535760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :   12 (   0 filtered)

