{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450703196065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450703196075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 21:06:35 2015 " "Processing started: Mon Dec 21 21:06:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450703196075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450703196075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450703196075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450703196485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDiv " "Found entity 1: ClkDiv" {  } { { "ClkDiv.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450703196565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450703196565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450703196565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450703196565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450703196565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450703196565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450703196575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450703196575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inssetop.v 1 1 " "Found 1 design units, including 1 entities, in source file inssetop.v" { { "Info" "ISGN_ENTITY_NAME" "1 InsSetOp " "Found entity 1: InsSetOp" {  } { { "InsSetOp.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/InsSetOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450703196575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450703196575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inscycop.v 1 1 " "Found 1 design units, including 1 entities, in source file inscycop.v" { { "Info" "ISGN_ENTITY_NAME" "1 InsCycOp " "Found entity 1: InsCycOp" {  } { { "InsCycOp.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/InsCycOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450703196585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450703196585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initram.v 1 1 " "Found 1 design units, including 1 entities, in source file initram.v" { { "Info" "ISGN_ENTITY_NAME" "1 InitRam " "Found entity 1: InitRam" {  } { { "InitRam.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450703196585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450703196585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Increment " "Found entity 1: Increment" {  } { { "Increment.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Increment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450703196585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450703196585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450703196595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450703196595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub ControlUnit.v(13) " "Verilog HDL Declaration information at ControlUnit.v(13): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "ControlUnit.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/ControlUnit.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450703196595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt ControlUnit.v(13) " "Verilog HDL Declaration information at ControlUnit.v(13): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "ControlUnit.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/ControlUnit.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450703196595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/ControlUnit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450703196595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450703196595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/AddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450703196595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450703196595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk_1hz Processor.v(29) " "Verilog HDL Implicit Net warning at Processor.v(29): created implicit net for \"Clk_1hz\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450703196595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450703196645 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Processor.v(12) " "Output port \"LEDR\[9..8\]\" at Processor.v(12) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450703196645 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDiv ClkDiv:clk " "Elaborating entity \"ClkDiv\" for hierarchy \"ClkDiv:clk\"" {  } { { "Processor.v" "clk" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value ClkDiv.v(6) " "Verilog HDL or VHDL warning at ClkDiv.v(6): object \"value\" assigned a value but never read" {  } { { "ClkDiv.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450703196695 "|Processor|ClkDiv:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "Processor.v" "CU" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DP\"" {  } { { "Processor.v" "DP" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsCycOp Datapath:DP\|InsCycOp:ICO " "Elaborating entity \"InsCycOp\" for hierarchy \"Datapath:DP\|InsCycOp:ICO\"" {  } { { "Datapath.v" "ICO" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Datapath:DP\|InsCycOp:ICO\|Register:IR_reg " "Elaborating entity \"Register\" for hierarchy \"Datapath:DP\|InsCycOp:ICO\|Register:IR_reg\"" {  } { { "InsCycOp.v" "IR_reg" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/InsCycOp.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Datapath:DP\|InsCycOp:ICO\|Multiplexer:mux1 " "Elaborating entity \"Multiplexer\" for hierarchy \"Datapath:DP\|InsCycOp:ICO\|Multiplexer:mux1\"" {  } { { "InsCycOp.v" "mux1" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/InsCycOp.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment Datapath:DP\|InsCycOp:ICO\|Increment:Incr " "Elaborating entity \"Increment\" for hierarchy \"Datapath:DP\|InsCycOp:ICO\|Increment:Incr\"" {  } { { "InsCycOp.v" "Incr" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/InsCycOp.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Increment.v(8) " "Verilog HDL assignment warning at Increment.v(8): truncated value with size 32 to match size of target (5)" {  } { { "Increment.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Increment.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450703196715 "|Processor|Datapath:DP|InsCycOp:ICO|Increment:Incr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Datapath:DP\|InsCycOp:ICO\|Register:PC_reg " "Elaborating entity \"Register\" for hierarchy \"Datapath:DP\|InsCycOp:ICO\|Register:PC_reg\"" {  } { { "InsCycOp.v" "PC_reg" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/InsCycOp.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InitRam Datapath:DP\|InitRam:modifiedRam " "Elaborating entity \"InitRam\" for hierarchy \"Datapath:DP\|InitRam:modifiedRam\"" {  } { { "Datapath.v" "modifiedRam" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsSetOp Datapath:DP\|InsSetOp:ISO " "Elaborating entity \"InsSetOp\" for hierarchy \"Datapath:DP\|InsSetOp:ISO\"" {  } { { "Datapath.v" "ISO" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Datapath:DP\|InsSetOp:ISO\|Multiplexer:mux3_2 " "Elaborating entity \"Multiplexer\" for hierarchy \"Datapath:DP\|InsSetOp:ISO\|Multiplexer:mux3_2\"" {  } { { "InsSetOp.v" "mux3_2" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/InsSetOp.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub Datapath:DP\|InsSetOp:ISO\|AddSub:AS " "Elaborating entity \"AddSub\" for hierarchy \"Datapath:DP\|InsSetOp:ISO\|AddSub:AS\"" {  } { { "InsSetOp.v" "AS" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/InsSetOp.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450703196735 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Aload Datapath:DP\|Aload " "Net \"Aload\", which fans out to \"Datapath:DP\|Aload\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ControlUnit:CU\|Aload " "Net is fed by \"ControlUnit:CU\|Aload\"" {  } { { "ControlUnit.v" "Aload" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/ControlUnit.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450703196875 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "KEY\[2\] " "Net is fed by \"KEY\[2\]\"" {  } { { "Processor.v" "KEY\[2\]" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450703196875 ""}  } { { "Processor.v" "Aload" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 17 -1 0 } } { "Datapath.v" "Aload" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/Datapath.v" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1450703196875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Hardware/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450703196935 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450703197025 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 21 21:06:37 2015 " "Processing ended: Mon Dec 21 21:06:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450703197025 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450703197025 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450703197025 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450703197025 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450703197661 ""}
