# mips-5-stage-pipeline
5-stage pipeline based on mips. implemented using verilog
