// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Tue Mar 18 09:39:29 2025
// Host        : ulisses-thinkpad running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_shell_top_0_0_sim_netlist.v
// Design      : bd_shell_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_shell_top_0_0,shell_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "shell_top,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_ap_AWADDR,
    s_axi_ap_AWVALID,
    s_axi_ap_AWREADY,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_WVALID,
    s_axi_ap_WREADY,
    s_axi_ap_BRESP,
    s_axi_ap_BVALID,
    s_axi_ap_BREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_ARVALID,
    s_axi_ap_ARREADY,
    s_axi_ap_RDATA,
    s_axi_ap_RRESP,
    s_axi_ap_RVALID,
    s_axi_ap_RREADY,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_aw_AWID,
    m_axi_aw_AWADDR,
    m_axi_aw_AWLEN,
    m_axi_aw_AWSIZE,
    m_axi_aw_AWBURST,
    m_axi_aw_AWLOCK,
    m_axi_aw_AWREGION,
    m_axi_aw_AWCACHE,
    m_axi_aw_AWPROT,
    m_axi_aw_AWQOS,
    m_axi_aw_AWVALID,
    m_axi_aw_AWREADY,
    m_axi_aw_WID,
    m_axi_aw_WDATA,
    m_axi_aw_WSTRB,
    m_axi_aw_WLAST,
    m_axi_aw_WVALID,
    m_axi_aw_WREADY,
    m_axi_aw_BID,
    m_axi_aw_BRESP,
    m_axi_aw_BVALID,
    m_axi_aw_BREADY,
    m_axi_aw_ARID,
    m_axi_aw_ARADDR,
    m_axi_aw_ARLEN,
    m_axi_aw_ARSIZE,
    m_axi_aw_ARBURST,
    m_axi_aw_ARLOCK,
    m_axi_aw_ARREGION,
    m_axi_aw_ARCACHE,
    m_axi_aw_ARPROT,
    m_axi_aw_ARQOS,
    m_axi_aw_ARVALID,
    m_axi_aw_ARREADY,
    m_axi_aw_RID,
    m_axi_aw_RDATA,
    m_axi_aw_RRESP,
    m_axi_aw_RLAST,
    m_axi_aw_RVALID,
    m_axi_aw_RREADY,
    m_axi_bi_AWID,
    m_axi_bi_AWADDR,
    m_axi_bi_AWLEN,
    m_axi_bi_AWSIZE,
    m_axi_bi_AWBURST,
    m_axi_bi_AWLOCK,
    m_axi_bi_AWREGION,
    m_axi_bi_AWCACHE,
    m_axi_bi_AWPROT,
    m_axi_bi_AWQOS,
    m_axi_bi_AWVALID,
    m_axi_bi_AWREADY,
    m_axi_bi_WID,
    m_axi_bi_WDATA,
    m_axi_bi_WSTRB,
    m_axi_bi_WLAST,
    m_axi_bi_WVALID,
    m_axi_bi_WREADY,
    m_axi_bi_BID,
    m_axi_bi_BRESP,
    m_axi_bi_BVALID,
    m_axi_bi_BREADY,
    m_axi_bi_ARID,
    m_axi_bi_ARADDR,
    m_axi_bi_ARLEN,
    m_axi_bi_ARSIZE,
    m_axi_bi_ARBURST,
    m_axi_bi_ARLOCK,
    m_axi_bi_ARREGION,
    m_axi_bi_ARCACHE,
    m_axi_bi_ARPROT,
    m_axi_bi_ARQOS,
    m_axi_bi_ARVALID,
    m_axi_bi_ARREADY,
    m_axi_bi_RID,
    m_axi_bi_RDATA,
    m_axi_bi_RRESP,
    m_axi_bi_RLAST,
    m_axi_bi_RVALID,
    m_axi_bi_RREADY,
    m_axi_ca_AWID,
    m_axi_ca_AWADDR,
    m_axi_ca_AWLEN,
    m_axi_ca_AWSIZE,
    m_axi_ca_AWBURST,
    m_axi_ca_AWLOCK,
    m_axi_ca_AWREGION,
    m_axi_ca_AWCACHE,
    m_axi_ca_AWPROT,
    m_axi_ca_AWQOS,
    m_axi_ca_AWVALID,
    m_axi_ca_AWREADY,
    m_axi_ca_WID,
    m_axi_ca_WDATA,
    m_axi_ca_WSTRB,
    m_axi_ca_WLAST,
    m_axi_ca_WVALID,
    m_axi_ca_WREADY,
    m_axi_ca_BID,
    m_axi_ca_BRESP,
    m_axi_ca_BVALID,
    m_axi_ca_BREADY,
    m_axi_ca_ARID,
    m_axi_ca_ARADDR,
    m_axi_ca_ARLEN,
    m_axi_ca_ARSIZE,
    m_axi_ca_ARBURST,
    m_axi_ca_ARLOCK,
    m_axi_ca_ARREGION,
    m_axi_ca_ARCACHE,
    m_axi_ca_ARPROT,
    m_axi_ca_ARQOS,
    m_axi_ca_ARVALID,
    m_axi_ca_ARREADY,
    m_axi_ca_RID,
    m_axi_ca_RDATA,
    m_axi_ca_RRESP,
    m_axi_ca_RLAST,
    m_axi_ca_RVALID,
    m_axi_ca_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWADDR" *) input [5:0]s_axi_ap_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWVALID" *) input s_axi_ap_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWREADY" *) output s_axi_ap_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WDATA" *) input [31:0]s_axi_ap_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WSTRB" *) input [3:0]s_axi_ap_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WVALID" *) input s_axi_ap_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WREADY" *) output s_axi_ap_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BRESP" *) output [1:0]s_axi_ap_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BVALID" *) output s_axi_ap_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BREADY" *) input s_axi_ap_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARADDR" *) input [5:0]s_axi_ap_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARVALID" *) input s_axi_ap_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARREADY" *) output s_axi_ap_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RDATA" *) output [31:0]s_axi_ap_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RRESP" *) output [1:0]s_axi_ap_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RVALID" *) output s_axi_ap_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_ap, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_ap_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ap:s_axi_control:m_axi_aw:m_axi_bi:m_axi_ca, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWID" *) output [0:0]m_axi_aw_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWADDR" *) output [31:0]m_axi_aw_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWLEN" *) output [7:0]m_axi_aw_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWSIZE" *) output [2:0]m_axi_aw_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWBURST" *) output [1:0]m_axi_aw_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWLOCK" *) output [1:0]m_axi_aw_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWREGION" *) output [3:0]m_axi_aw_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWCACHE" *) output [3:0]m_axi_aw_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWPROT" *) output [2:0]m_axi_aw_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWQOS" *) output [3:0]m_axi_aw_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWVALID" *) output m_axi_aw_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWREADY" *) input m_axi_aw_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WID" *) output [0:0]m_axi_aw_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WDATA" *) output [31:0]m_axi_aw_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WSTRB" *) output [3:0]m_axi_aw_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WLAST" *) output m_axi_aw_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WVALID" *) output m_axi_aw_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WREADY" *) input m_axi_aw_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BID" *) input [0:0]m_axi_aw_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BRESP" *) input [1:0]m_axi_aw_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BVALID" *) input m_axi_aw_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BREADY" *) output m_axi_aw_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARID" *) output [0:0]m_axi_aw_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARADDR" *) output [31:0]m_axi_aw_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARLEN" *) output [7:0]m_axi_aw_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARSIZE" *) output [2:0]m_axi_aw_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARBURST" *) output [1:0]m_axi_aw_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARLOCK" *) output [1:0]m_axi_aw_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARREGION" *) output [3:0]m_axi_aw_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARCACHE" *) output [3:0]m_axi_aw_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARPROT" *) output [2:0]m_axi_aw_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARQOS" *) output [3:0]m_axi_aw_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARVALID" *) output m_axi_aw_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARREADY" *) input m_axi_aw_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RID" *) input [0:0]m_axi_aw_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RDATA" *) input [31:0]m_axi_aw_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RRESP" *) input [1:0]m_axi_aw_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RLAST" *) input m_axi_aw_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RVALID" *) input m_axi_aw_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_aw, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_aw_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWID" *) output [0:0]m_axi_bi_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWADDR" *) output [31:0]m_axi_bi_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWLEN" *) output [7:0]m_axi_bi_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWSIZE" *) output [2:0]m_axi_bi_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWBURST" *) output [1:0]m_axi_bi_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWLOCK" *) output [1:0]m_axi_bi_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWREGION" *) output [3:0]m_axi_bi_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWCACHE" *) output [3:0]m_axi_bi_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWPROT" *) output [2:0]m_axi_bi_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWQOS" *) output [3:0]m_axi_bi_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWVALID" *) output m_axi_bi_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWREADY" *) input m_axi_bi_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WID" *) output [0:0]m_axi_bi_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WDATA" *) output [31:0]m_axi_bi_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WSTRB" *) output [3:0]m_axi_bi_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WLAST" *) output m_axi_bi_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WVALID" *) output m_axi_bi_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WREADY" *) input m_axi_bi_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BID" *) input [0:0]m_axi_bi_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BRESP" *) input [1:0]m_axi_bi_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BVALID" *) input m_axi_bi_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BREADY" *) output m_axi_bi_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARID" *) output [0:0]m_axi_bi_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARADDR" *) output [31:0]m_axi_bi_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARLEN" *) output [7:0]m_axi_bi_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARSIZE" *) output [2:0]m_axi_bi_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARBURST" *) output [1:0]m_axi_bi_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARLOCK" *) output [1:0]m_axi_bi_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARREGION" *) output [3:0]m_axi_bi_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARCACHE" *) output [3:0]m_axi_bi_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARPROT" *) output [2:0]m_axi_bi_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARQOS" *) output [3:0]m_axi_bi_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARVALID" *) output m_axi_bi_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARREADY" *) input m_axi_bi_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RID" *) input [0:0]m_axi_bi_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RDATA" *) input [31:0]m_axi_bi_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RRESP" *) input [1:0]m_axi_bi_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RLAST" *) input m_axi_bi_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RVALID" *) input m_axi_bi_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_bi, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_bi_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWID" *) output [0:0]m_axi_ca_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWADDR" *) output [31:0]m_axi_ca_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWLEN" *) output [7:0]m_axi_ca_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWSIZE" *) output [2:0]m_axi_ca_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWBURST" *) output [1:0]m_axi_ca_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWLOCK" *) output [1:0]m_axi_ca_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWREGION" *) output [3:0]m_axi_ca_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWCACHE" *) output [3:0]m_axi_ca_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWPROT" *) output [2:0]m_axi_ca_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWQOS" *) output [3:0]m_axi_ca_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWVALID" *) output m_axi_ca_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWREADY" *) input m_axi_ca_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WID" *) output [0:0]m_axi_ca_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WDATA" *) output [31:0]m_axi_ca_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WSTRB" *) output [3:0]m_axi_ca_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WLAST" *) output m_axi_ca_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WVALID" *) output m_axi_ca_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WREADY" *) input m_axi_ca_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BID" *) input [0:0]m_axi_ca_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BRESP" *) input [1:0]m_axi_ca_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BVALID" *) input m_axi_ca_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BREADY" *) output m_axi_ca_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARID" *) output [0:0]m_axi_ca_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARADDR" *) output [31:0]m_axi_ca_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARLEN" *) output [7:0]m_axi_ca_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARSIZE" *) output [2:0]m_axi_ca_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARBURST" *) output [1:0]m_axi_ca_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARLOCK" *) output [1:0]m_axi_ca_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARREGION" *) output [3:0]m_axi_ca_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARCACHE" *) output [3:0]m_axi_ca_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARPROT" *) output [2:0]m_axi_ca_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARQOS" *) output [3:0]m_axi_ca_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARVALID" *) output m_axi_ca_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARREADY" *) input m_axi_ca_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RID" *) input [0:0]m_axi_ca_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RDATA" *) input [31:0]m_axi_ca_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RRESP" *) input [1:0]m_axi_ca_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RLAST" *) input m_axi_ca_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RVALID" *) input m_axi_ca_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_ca, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_ca_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_aw_ARADDR ;
  wire [3:0]\^m_axi_aw_ARLEN ;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_ARVALID;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [31:0]m_axi_aw_RDATA;
  wire m_axi_aw_RLAST;
  wire m_axi_aw_RREADY;
  wire m_axi_aw_RVALID;
  wire [31:2]\^m_axi_bi_ARADDR ;
  wire [3:0]\^m_axi_bi_ARLEN ;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_ARVALID;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [31:0]m_axi_bi_RDATA;
  wire m_axi_bi_RLAST;
  wire m_axi_bi_RREADY;
  wire m_axi_bi_RVALID;
  wire [31:2]\^m_axi_ca_AWADDR ;
  wire [3:0]\^m_axi_ca_AWLEN ;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BREADY;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RREADY;
  wire m_axi_ca_RVALID;
  wire [31:0]m_axi_ca_WDATA;
  wire m_axi_ca_WLAST;
  wire m_axi_ca_WREADY;
  wire [3:0]m_axi_ca_WSTRB;
  wire m_axi_ca_WVALID;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARREADY;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWREADY;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [9:0]\^s_axi_ap_RDATA ;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [31:0]s_axi_ap_WDATA;
  wire s_axi_ap_WREADY;
  wire [3:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_aw_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_aw_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_aw_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_bi_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_bi_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_bi_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_ca_ARVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_aw_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_aw_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_aw_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_aw_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_bi_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_bi_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_bi_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_bi_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_WUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_ca_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_ca_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_ca_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_ap_BRESP_UNCONNECTED;
  wire [31:8]NLW_inst_s_axi_ap_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_ap_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_aw_ARADDR[31:2] = \^m_axi_aw_ARADDR [31:2];
  assign m_axi_aw_ARADDR[1] = \<const0> ;
  assign m_axi_aw_ARADDR[0] = \<const0> ;
  assign m_axi_aw_ARBURST[1] = \<const0> ;
  assign m_axi_aw_ARBURST[0] = \<const1> ;
  assign m_axi_aw_ARCACHE[3] = \<const0> ;
  assign m_axi_aw_ARCACHE[2] = \<const0> ;
  assign m_axi_aw_ARCACHE[1] = \<const1> ;
  assign m_axi_aw_ARCACHE[0] = \<const1> ;
  assign m_axi_aw_ARID[0] = \<const0> ;
  assign m_axi_aw_ARLEN[7] = \<const0> ;
  assign m_axi_aw_ARLEN[6] = \<const0> ;
  assign m_axi_aw_ARLEN[5] = \<const0> ;
  assign m_axi_aw_ARLEN[4] = \<const0> ;
  assign m_axi_aw_ARLEN[3:0] = \^m_axi_aw_ARLEN [3:0];
  assign m_axi_aw_ARLOCK[1] = \<const0> ;
  assign m_axi_aw_ARLOCK[0] = \<const0> ;
  assign m_axi_aw_ARPROT[2] = \<const0> ;
  assign m_axi_aw_ARPROT[1] = \<const0> ;
  assign m_axi_aw_ARPROT[0] = \<const0> ;
  assign m_axi_aw_ARQOS[3] = \<const0> ;
  assign m_axi_aw_ARQOS[2] = \<const0> ;
  assign m_axi_aw_ARQOS[1] = \<const0> ;
  assign m_axi_aw_ARQOS[0] = \<const0> ;
  assign m_axi_aw_ARREGION[3] = \<const0> ;
  assign m_axi_aw_ARREGION[2] = \<const0> ;
  assign m_axi_aw_ARREGION[1] = \<const0> ;
  assign m_axi_aw_ARREGION[0] = \<const0> ;
  assign m_axi_aw_ARSIZE[2] = \<const0> ;
  assign m_axi_aw_ARSIZE[1] = \<const1> ;
  assign m_axi_aw_ARSIZE[0] = \<const0> ;
  assign m_axi_aw_AWADDR[31] = \<const0> ;
  assign m_axi_aw_AWADDR[30] = \<const0> ;
  assign m_axi_aw_AWADDR[29] = \<const0> ;
  assign m_axi_aw_AWADDR[28] = \<const0> ;
  assign m_axi_aw_AWADDR[27] = \<const0> ;
  assign m_axi_aw_AWADDR[26] = \<const0> ;
  assign m_axi_aw_AWADDR[25] = \<const0> ;
  assign m_axi_aw_AWADDR[24] = \<const0> ;
  assign m_axi_aw_AWADDR[23] = \<const0> ;
  assign m_axi_aw_AWADDR[22] = \<const0> ;
  assign m_axi_aw_AWADDR[21] = \<const0> ;
  assign m_axi_aw_AWADDR[20] = \<const0> ;
  assign m_axi_aw_AWADDR[19] = \<const0> ;
  assign m_axi_aw_AWADDR[18] = \<const0> ;
  assign m_axi_aw_AWADDR[17] = \<const0> ;
  assign m_axi_aw_AWADDR[16] = \<const0> ;
  assign m_axi_aw_AWADDR[15] = \<const0> ;
  assign m_axi_aw_AWADDR[14] = \<const0> ;
  assign m_axi_aw_AWADDR[13] = \<const0> ;
  assign m_axi_aw_AWADDR[12] = \<const0> ;
  assign m_axi_aw_AWADDR[11] = \<const0> ;
  assign m_axi_aw_AWADDR[10] = \<const0> ;
  assign m_axi_aw_AWADDR[9] = \<const0> ;
  assign m_axi_aw_AWADDR[8] = \<const0> ;
  assign m_axi_aw_AWADDR[7] = \<const0> ;
  assign m_axi_aw_AWADDR[6] = \<const0> ;
  assign m_axi_aw_AWADDR[5] = \<const0> ;
  assign m_axi_aw_AWADDR[4] = \<const0> ;
  assign m_axi_aw_AWADDR[3] = \<const0> ;
  assign m_axi_aw_AWADDR[2] = \<const0> ;
  assign m_axi_aw_AWADDR[1] = \<const0> ;
  assign m_axi_aw_AWADDR[0] = \<const0> ;
  assign m_axi_aw_AWBURST[1] = \<const0> ;
  assign m_axi_aw_AWBURST[0] = \<const1> ;
  assign m_axi_aw_AWCACHE[3] = \<const0> ;
  assign m_axi_aw_AWCACHE[2] = \<const0> ;
  assign m_axi_aw_AWCACHE[1] = \<const1> ;
  assign m_axi_aw_AWCACHE[0] = \<const1> ;
  assign m_axi_aw_AWID[0] = \<const0> ;
  assign m_axi_aw_AWLEN[7] = \<const0> ;
  assign m_axi_aw_AWLEN[6] = \<const0> ;
  assign m_axi_aw_AWLEN[5] = \<const0> ;
  assign m_axi_aw_AWLEN[4] = \<const0> ;
  assign m_axi_aw_AWLEN[3] = \<const0> ;
  assign m_axi_aw_AWLEN[2] = \<const0> ;
  assign m_axi_aw_AWLEN[1] = \<const0> ;
  assign m_axi_aw_AWLEN[0] = \<const0> ;
  assign m_axi_aw_AWLOCK[1] = \<const0> ;
  assign m_axi_aw_AWLOCK[0] = \<const0> ;
  assign m_axi_aw_AWPROT[2] = \<const0> ;
  assign m_axi_aw_AWPROT[1] = \<const0> ;
  assign m_axi_aw_AWPROT[0] = \<const0> ;
  assign m_axi_aw_AWQOS[3] = \<const0> ;
  assign m_axi_aw_AWQOS[2] = \<const0> ;
  assign m_axi_aw_AWQOS[1] = \<const0> ;
  assign m_axi_aw_AWQOS[0] = \<const0> ;
  assign m_axi_aw_AWREGION[3] = \<const0> ;
  assign m_axi_aw_AWREGION[2] = \<const0> ;
  assign m_axi_aw_AWREGION[1] = \<const0> ;
  assign m_axi_aw_AWREGION[0] = \<const0> ;
  assign m_axi_aw_AWSIZE[2] = \<const0> ;
  assign m_axi_aw_AWSIZE[1] = \<const1> ;
  assign m_axi_aw_AWSIZE[0] = \<const0> ;
  assign m_axi_aw_AWVALID = \<const0> ;
  assign m_axi_aw_WDATA[31] = \<const0> ;
  assign m_axi_aw_WDATA[30] = \<const0> ;
  assign m_axi_aw_WDATA[29] = \<const0> ;
  assign m_axi_aw_WDATA[28] = \<const0> ;
  assign m_axi_aw_WDATA[27] = \<const0> ;
  assign m_axi_aw_WDATA[26] = \<const0> ;
  assign m_axi_aw_WDATA[25] = \<const0> ;
  assign m_axi_aw_WDATA[24] = \<const0> ;
  assign m_axi_aw_WDATA[23] = \<const0> ;
  assign m_axi_aw_WDATA[22] = \<const0> ;
  assign m_axi_aw_WDATA[21] = \<const0> ;
  assign m_axi_aw_WDATA[20] = \<const0> ;
  assign m_axi_aw_WDATA[19] = \<const0> ;
  assign m_axi_aw_WDATA[18] = \<const0> ;
  assign m_axi_aw_WDATA[17] = \<const0> ;
  assign m_axi_aw_WDATA[16] = \<const0> ;
  assign m_axi_aw_WDATA[15] = \<const0> ;
  assign m_axi_aw_WDATA[14] = \<const0> ;
  assign m_axi_aw_WDATA[13] = \<const0> ;
  assign m_axi_aw_WDATA[12] = \<const0> ;
  assign m_axi_aw_WDATA[11] = \<const0> ;
  assign m_axi_aw_WDATA[10] = \<const0> ;
  assign m_axi_aw_WDATA[9] = \<const0> ;
  assign m_axi_aw_WDATA[8] = \<const0> ;
  assign m_axi_aw_WDATA[7] = \<const0> ;
  assign m_axi_aw_WDATA[6] = \<const0> ;
  assign m_axi_aw_WDATA[5] = \<const0> ;
  assign m_axi_aw_WDATA[4] = \<const0> ;
  assign m_axi_aw_WDATA[3] = \<const0> ;
  assign m_axi_aw_WDATA[2] = \<const0> ;
  assign m_axi_aw_WDATA[1] = \<const0> ;
  assign m_axi_aw_WDATA[0] = \<const0> ;
  assign m_axi_aw_WID[0] = \<const0> ;
  assign m_axi_aw_WLAST = \<const0> ;
  assign m_axi_aw_WSTRB[3] = \<const0> ;
  assign m_axi_aw_WSTRB[2] = \<const0> ;
  assign m_axi_aw_WSTRB[1] = \<const0> ;
  assign m_axi_aw_WSTRB[0] = \<const0> ;
  assign m_axi_aw_WVALID = \<const0> ;
  assign m_axi_bi_ARADDR[31:2] = \^m_axi_bi_ARADDR [31:2];
  assign m_axi_bi_ARADDR[1] = \<const0> ;
  assign m_axi_bi_ARADDR[0] = \<const0> ;
  assign m_axi_bi_ARBURST[1] = \<const0> ;
  assign m_axi_bi_ARBURST[0] = \<const1> ;
  assign m_axi_bi_ARCACHE[3] = \<const0> ;
  assign m_axi_bi_ARCACHE[2] = \<const0> ;
  assign m_axi_bi_ARCACHE[1] = \<const1> ;
  assign m_axi_bi_ARCACHE[0] = \<const1> ;
  assign m_axi_bi_ARID[0] = \<const0> ;
  assign m_axi_bi_ARLEN[7] = \<const0> ;
  assign m_axi_bi_ARLEN[6] = \<const0> ;
  assign m_axi_bi_ARLEN[5] = \<const0> ;
  assign m_axi_bi_ARLEN[4] = \<const0> ;
  assign m_axi_bi_ARLEN[3:0] = \^m_axi_bi_ARLEN [3:0];
  assign m_axi_bi_ARLOCK[1] = \<const0> ;
  assign m_axi_bi_ARLOCK[0] = \<const0> ;
  assign m_axi_bi_ARPROT[2] = \<const0> ;
  assign m_axi_bi_ARPROT[1] = \<const0> ;
  assign m_axi_bi_ARPROT[0] = \<const0> ;
  assign m_axi_bi_ARQOS[3] = \<const0> ;
  assign m_axi_bi_ARQOS[2] = \<const0> ;
  assign m_axi_bi_ARQOS[1] = \<const0> ;
  assign m_axi_bi_ARQOS[0] = \<const0> ;
  assign m_axi_bi_ARREGION[3] = \<const0> ;
  assign m_axi_bi_ARREGION[2] = \<const0> ;
  assign m_axi_bi_ARREGION[1] = \<const0> ;
  assign m_axi_bi_ARREGION[0] = \<const0> ;
  assign m_axi_bi_ARSIZE[2] = \<const0> ;
  assign m_axi_bi_ARSIZE[1] = \<const1> ;
  assign m_axi_bi_ARSIZE[0] = \<const0> ;
  assign m_axi_bi_AWADDR[31] = \<const0> ;
  assign m_axi_bi_AWADDR[30] = \<const0> ;
  assign m_axi_bi_AWADDR[29] = \<const0> ;
  assign m_axi_bi_AWADDR[28] = \<const0> ;
  assign m_axi_bi_AWADDR[27] = \<const0> ;
  assign m_axi_bi_AWADDR[26] = \<const0> ;
  assign m_axi_bi_AWADDR[25] = \<const0> ;
  assign m_axi_bi_AWADDR[24] = \<const0> ;
  assign m_axi_bi_AWADDR[23] = \<const0> ;
  assign m_axi_bi_AWADDR[22] = \<const0> ;
  assign m_axi_bi_AWADDR[21] = \<const0> ;
  assign m_axi_bi_AWADDR[20] = \<const0> ;
  assign m_axi_bi_AWADDR[19] = \<const0> ;
  assign m_axi_bi_AWADDR[18] = \<const0> ;
  assign m_axi_bi_AWADDR[17] = \<const0> ;
  assign m_axi_bi_AWADDR[16] = \<const0> ;
  assign m_axi_bi_AWADDR[15] = \<const0> ;
  assign m_axi_bi_AWADDR[14] = \<const0> ;
  assign m_axi_bi_AWADDR[13] = \<const0> ;
  assign m_axi_bi_AWADDR[12] = \<const0> ;
  assign m_axi_bi_AWADDR[11] = \<const0> ;
  assign m_axi_bi_AWADDR[10] = \<const0> ;
  assign m_axi_bi_AWADDR[9] = \<const0> ;
  assign m_axi_bi_AWADDR[8] = \<const0> ;
  assign m_axi_bi_AWADDR[7] = \<const0> ;
  assign m_axi_bi_AWADDR[6] = \<const0> ;
  assign m_axi_bi_AWADDR[5] = \<const0> ;
  assign m_axi_bi_AWADDR[4] = \<const0> ;
  assign m_axi_bi_AWADDR[3] = \<const0> ;
  assign m_axi_bi_AWADDR[2] = \<const0> ;
  assign m_axi_bi_AWADDR[1] = \<const0> ;
  assign m_axi_bi_AWADDR[0] = \<const0> ;
  assign m_axi_bi_AWBURST[1] = \<const0> ;
  assign m_axi_bi_AWBURST[0] = \<const1> ;
  assign m_axi_bi_AWCACHE[3] = \<const0> ;
  assign m_axi_bi_AWCACHE[2] = \<const0> ;
  assign m_axi_bi_AWCACHE[1] = \<const1> ;
  assign m_axi_bi_AWCACHE[0] = \<const1> ;
  assign m_axi_bi_AWID[0] = \<const0> ;
  assign m_axi_bi_AWLEN[7] = \<const0> ;
  assign m_axi_bi_AWLEN[6] = \<const0> ;
  assign m_axi_bi_AWLEN[5] = \<const0> ;
  assign m_axi_bi_AWLEN[4] = \<const0> ;
  assign m_axi_bi_AWLEN[3] = \<const0> ;
  assign m_axi_bi_AWLEN[2] = \<const0> ;
  assign m_axi_bi_AWLEN[1] = \<const0> ;
  assign m_axi_bi_AWLEN[0] = \<const0> ;
  assign m_axi_bi_AWLOCK[1] = \<const0> ;
  assign m_axi_bi_AWLOCK[0] = \<const0> ;
  assign m_axi_bi_AWPROT[2] = \<const0> ;
  assign m_axi_bi_AWPROT[1] = \<const0> ;
  assign m_axi_bi_AWPROT[0] = \<const0> ;
  assign m_axi_bi_AWQOS[3] = \<const0> ;
  assign m_axi_bi_AWQOS[2] = \<const0> ;
  assign m_axi_bi_AWQOS[1] = \<const0> ;
  assign m_axi_bi_AWQOS[0] = \<const0> ;
  assign m_axi_bi_AWREGION[3] = \<const0> ;
  assign m_axi_bi_AWREGION[2] = \<const0> ;
  assign m_axi_bi_AWREGION[1] = \<const0> ;
  assign m_axi_bi_AWREGION[0] = \<const0> ;
  assign m_axi_bi_AWSIZE[2] = \<const0> ;
  assign m_axi_bi_AWSIZE[1] = \<const1> ;
  assign m_axi_bi_AWSIZE[0] = \<const0> ;
  assign m_axi_bi_AWVALID = \<const0> ;
  assign m_axi_bi_WDATA[31] = \<const0> ;
  assign m_axi_bi_WDATA[30] = \<const0> ;
  assign m_axi_bi_WDATA[29] = \<const0> ;
  assign m_axi_bi_WDATA[28] = \<const0> ;
  assign m_axi_bi_WDATA[27] = \<const0> ;
  assign m_axi_bi_WDATA[26] = \<const0> ;
  assign m_axi_bi_WDATA[25] = \<const0> ;
  assign m_axi_bi_WDATA[24] = \<const0> ;
  assign m_axi_bi_WDATA[23] = \<const0> ;
  assign m_axi_bi_WDATA[22] = \<const0> ;
  assign m_axi_bi_WDATA[21] = \<const0> ;
  assign m_axi_bi_WDATA[20] = \<const0> ;
  assign m_axi_bi_WDATA[19] = \<const0> ;
  assign m_axi_bi_WDATA[18] = \<const0> ;
  assign m_axi_bi_WDATA[17] = \<const0> ;
  assign m_axi_bi_WDATA[16] = \<const0> ;
  assign m_axi_bi_WDATA[15] = \<const0> ;
  assign m_axi_bi_WDATA[14] = \<const0> ;
  assign m_axi_bi_WDATA[13] = \<const0> ;
  assign m_axi_bi_WDATA[12] = \<const0> ;
  assign m_axi_bi_WDATA[11] = \<const0> ;
  assign m_axi_bi_WDATA[10] = \<const0> ;
  assign m_axi_bi_WDATA[9] = \<const0> ;
  assign m_axi_bi_WDATA[8] = \<const0> ;
  assign m_axi_bi_WDATA[7] = \<const0> ;
  assign m_axi_bi_WDATA[6] = \<const0> ;
  assign m_axi_bi_WDATA[5] = \<const0> ;
  assign m_axi_bi_WDATA[4] = \<const0> ;
  assign m_axi_bi_WDATA[3] = \<const0> ;
  assign m_axi_bi_WDATA[2] = \<const0> ;
  assign m_axi_bi_WDATA[1] = \<const0> ;
  assign m_axi_bi_WDATA[0] = \<const0> ;
  assign m_axi_bi_WID[0] = \<const0> ;
  assign m_axi_bi_WLAST = \<const0> ;
  assign m_axi_bi_WSTRB[3] = \<const0> ;
  assign m_axi_bi_WSTRB[2] = \<const0> ;
  assign m_axi_bi_WSTRB[1] = \<const0> ;
  assign m_axi_bi_WSTRB[0] = \<const0> ;
  assign m_axi_bi_WVALID = \<const0> ;
  assign m_axi_ca_ARADDR[31] = \<const0> ;
  assign m_axi_ca_ARADDR[30] = \<const0> ;
  assign m_axi_ca_ARADDR[29] = \<const0> ;
  assign m_axi_ca_ARADDR[28] = \<const0> ;
  assign m_axi_ca_ARADDR[27] = \<const0> ;
  assign m_axi_ca_ARADDR[26] = \<const0> ;
  assign m_axi_ca_ARADDR[25] = \<const0> ;
  assign m_axi_ca_ARADDR[24] = \<const0> ;
  assign m_axi_ca_ARADDR[23] = \<const0> ;
  assign m_axi_ca_ARADDR[22] = \<const0> ;
  assign m_axi_ca_ARADDR[21] = \<const0> ;
  assign m_axi_ca_ARADDR[20] = \<const0> ;
  assign m_axi_ca_ARADDR[19] = \<const0> ;
  assign m_axi_ca_ARADDR[18] = \<const0> ;
  assign m_axi_ca_ARADDR[17] = \<const0> ;
  assign m_axi_ca_ARADDR[16] = \<const0> ;
  assign m_axi_ca_ARADDR[15] = \<const0> ;
  assign m_axi_ca_ARADDR[14] = \<const0> ;
  assign m_axi_ca_ARADDR[13] = \<const0> ;
  assign m_axi_ca_ARADDR[12] = \<const0> ;
  assign m_axi_ca_ARADDR[11] = \<const0> ;
  assign m_axi_ca_ARADDR[10] = \<const0> ;
  assign m_axi_ca_ARADDR[9] = \<const0> ;
  assign m_axi_ca_ARADDR[8] = \<const0> ;
  assign m_axi_ca_ARADDR[7] = \<const0> ;
  assign m_axi_ca_ARADDR[6] = \<const0> ;
  assign m_axi_ca_ARADDR[5] = \<const0> ;
  assign m_axi_ca_ARADDR[4] = \<const0> ;
  assign m_axi_ca_ARADDR[3] = \<const0> ;
  assign m_axi_ca_ARADDR[2] = \<const0> ;
  assign m_axi_ca_ARADDR[1] = \<const0> ;
  assign m_axi_ca_ARADDR[0] = \<const0> ;
  assign m_axi_ca_ARBURST[1] = \<const0> ;
  assign m_axi_ca_ARBURST[0] = \<const1> ;
  assign m_axi_ca_ARCACHE[3] = \<const0> ;
  assign m_axi_ca_ARCACHE[2] = \<const0> ;
  assign m_axi_ca_ARCACHE[1] = \<const1> ;
  assign m_axi_ca_ARCACHE[0] = \<const1> ;
  assign m_axi_ca_ARID[0] = \<const0> ;
  assign m_axi_ca_ARLEN[7] = \<const0> ;
  assign m_axi_ca_ARLEN[6] = \<const0> ;
  assign m_axi_ca_ARLEN[5] = \<const0> ;
  assign m_axi_ca_ARLEN[4] = \<const0> ;
  assign m_axi_ca_ARLEN[3] = \<const0> ;
  assign m_axi_ca_ARLEN[2] = \<const0> ;
  assign m_axi_ca_ARLEN[1] = \<const0> ;
  assign m_axi_ca_ARLEN[0] = \<const0> ;
  assign m_axi_ca_ARLOCK[1] = \<const0> ;
  assign m_axi_ca_ARLOCK[0] = \<const0> ;
  assign m_axi_ca_ARPROT[2] = \<const0> ;
  assign m_axi_ca_ARPROT[1] = \<const0> ;
  assign m_axi_ca_ARPROT[0] = \<const0> ;
  assign m_axi_ca_ARQOS[3] = \<const0> ;
  assign m_axi_ca_ARQOS[2] = \<const0> ;
  assign m_axi_ca_ARQOS[1] = \<const0> ;
  assign m_axi_ca_ARQOS[0] = \<const0> ;
  assign m_axi_ca_ARREGION[3] = \<const0> ;
  assign m_axi_ca_ARREGION[2] = \<const0> ;
  assign m_axi_ca_ARREGION[1] = \<const0> ;
  assign m_axi_ca_ARREGION[0] = \<const0> ;
  assign m_axi_ca_ARSIZE[2] = \<const0> ;
  assign m_axi_ca_ARSIZE[1] = \<const1> ;
  assign m_axi_ca_ARSIZE[0] = \<const0> ;
  assign m_axi_ca_ARVALID = \<const0> ;
  assign m_axi_ca_AWADDR[31:2] = \^m_axi_ca_AWADDR [31:2];
  assign m_axi_ca_AWADDR[1] = \<const0> ;
  assign m_axi_ca_AWADDR[0] = \<const0> ;
  assign m_axi_ca_AWBURST[1] = \<const0> ;
  assign m_axi_ca_AWBURST[0] = \<const1> ;
  assign m_axi_ca_AWCACHE[3] = \<const0> ;
  assign m_axi_ca_AWCACHE[2] = \<const0> ;
  assign m_axi_ca_AWCACHE[1] = \<const1> ;
  assign m_axi_ca_AWCACHE[0] = \<const1> ;
  assign m_axi_ca_AWID[0] = \<const0> ;
  assign m_axi_ca_AWLEN[7] = \<const0> ;
  assign m_axi_ca_AWLEN[6] = \<const0> ;
  assign m_axi_ca_AWLEN[5] = \<const0> ;
  assign m_axi_ca_AWLEN[4] = \<const0> ;
  assign m_axi_ca_AWLEN[3:0] = \^m_axi_ca_AWLEN [3:0];
  assign m_axi_ca_AWLOCK[1] = \<const0> ;
  assign m_axi_ca_AWLOCK[0] = \<const0> ;
  assign m_axi_ca_AWPROT[2] = \<const0> ;
  assign m_axi_ca_AWPROT[1] = \<const0> ;
  assign m_axi_ca_AWPROT[0] = \<const0> ;
  assign m_axi_ca_AWQOS[3] = \<const0> ;
  assign m_axi_ca_AWQOS[2] = \<const0> ;
  assign m_axi_ca_AWQOS[1] = \<const0> ;
  assign m_axi_ca_AWQOS[0] = \<const0> ;
  assign m_axi_ca_AWREGION[3] = \<const0> ;
  assign m_axi_ca_AWREGION[2] = \<const0> ;
  assign m_axi_ca_AWREGION[1] = \<const0> ;
  assign m_axi_ca_AWREGION[0] = \<const0> ;
  assign m_axi_ca_AWSIZE[2] = \<const0> ;
  assign m_axi_ca_AWSIZE[1] = \<const1> ;
  assign m_axi_ca_AWSIZE[0] = \<const0> ;
  assign m_axi_ca_WID[0] = \<const0> ;
  assign s_axi_ap_BRESP[1] = \<const0> ;
  assign s_axi_ap_BRESP[0] = \<const0> ;
  assign s_axi_ap_RDATA[31] = \<const0> ;
  assign s_axi_ap_RDATA[30] = \<const0> ;
  assign s_axi_ap_RDATA[29] = \<const0> ;
  assign s_axi_ap_RDATA[28] = \<const0> ;
  assign s_axi_ap_RDATA[27] = \<const0> ;
  assign s_axi_ap_RDATA[26] = \<const0> ;
  assign s_axi_ap_RDATA[25] = \<const0> ;
  assign s_axi_ap_RDATA[24] = \<const0> ;
  assign s_axi_ap_RDATA[23] = \<const0> ;
  assign s_axi_ap_RDATA[22] = \<const0> ;
  assign s_axi_ap_RDATA[21] = \<const0> ;
  assign s_axi_ap_RDATA[20] = \<const0> ;
  assign s_axi_ap_RDATA[19] = \<const0> ;
  assign s_axi_ap_RDATA[18] = \<const0> ;
  assign s_axi_ap_RDATA[17] = \<const0> ;
  assign s_axi_ap_RDATA[16] = \<const0> ;
  assign s_axi_ap_RDATA[15] = \<const0> ;
  assign s_axi_ap_RDATA[14] = \<const0> ;
  assign s_axi_ap_RDATA[13] = \<const0> ;
  assign s_axi_ap_RDATA[12] = \<const0> ;
  assign s_axi_ap_RDATA[11] = \<const0> ;
  assign s_axi_ap_RDATA[10] = \<const0> ;
  assign s_axi_ap_RDATA[9] = \^s_axi_ap_RDATA [9];
  assign s_axi_ap_RDATA[8] = \<const0> ;
  assign s_axi_ap_RDATA[7:0] = \^s_axi_ap_RDATA [7:0];
  assign s_axi_ap_RRESP[1] = \<const0> ;
  assign s_axi_ap_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_AW_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_AW_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_AW_DATA_WIDTH = "32" *) 
  (* C_M_AXI_AW_ID_WIDTH = "1" *) 
  (* C_M_AXI_AW_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_AW_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_USER_VALUE = "0" *) 
  (* C_M_AXI_AW_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_AW_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_BI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_BI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_BI_ID_WIDTH = "1" *) 
  (* C_M_AXI_BI_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_BI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_USER_VALUE = "0" *) 
  (* C_M_AXI_BI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_BI_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_CA_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_CA_DATA_WIDTH = "32" *) 
  (* C_M_AXI_CA_ID_WIDTH = "1" *) 
  (* C_M_AXI_CA_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_CA_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_USER_VALUE = "0" *) 
  (* C_M_AXI_CA_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_CA_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AP_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_AP_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AP_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state100 = "113'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state101 = "113'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state102 = "113'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state103 = "113'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "113'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state105 = "113'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state106 = "113'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state107 = "113'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state108 = "113'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state109 = "113'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state11 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state110 = "113'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state111 = "113'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state112 = "113'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state113 = "113'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state12 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "113'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "113'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "113'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "113'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "113'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "113'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "113'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "113'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "113'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "113'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "113'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "113'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "113'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "113'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "113'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "113'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "113'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "113'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "113'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "113'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "113'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "113'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "113'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "113'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "113'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "113'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "113'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "113'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "113'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "113'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "113'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "113'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "113'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "113'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "113'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "113'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "113'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "113'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "113'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "113'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "113'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "113'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "113'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "113'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "113'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "113'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "113'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state90 = "113'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "113'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "113'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "113'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "113'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "113'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "113'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "113'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "113'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state99 = "113'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_aw_ARADDR({\^m_axi_aw_ARADDR ,NLW_inst_m_axi_aw_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_aw_ARBURST(NLW_inst_m_axi_aw_ARBURST_UNCONNECTED[1:0]),
        .m_axi_aw_ARCACHE(NLW_inst_m_axi_aw_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_aw_ARID(NLW_inst_m_axi_aw_ARID_UNCONNECTED[0]),
        .m_axi_aw_ARLEN({NLW_inst_m_axi_aw_ARLEN_UNCONNECTED[7:4],\^m_axi_aw_ARLEN }),
        .m_axi_aw_ARLOCK(NLW_inst_m_axi_aw_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_aw_ARPROT(NLW_inst_m_axi_aw_ARPROT_UNCONNECTED[2:0]),
        .m_axi_aw_ARQOS(NLW_inst_m_axi_aw_ARQOS_UNCONNECTED[3:0]),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_ARREGION(NLW_inst_m_axi_aw_ARREGION_UNCONNECTED[3:0]),
        .m_axi_aw_ARSIZE(NLW_inst_m_axi_aw_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_aw_ARUSER(NLW_inst_m_axi_aw_ARUSER_UNCONNECTED[0]),
        .m_axi_aw_ARVALID(m_axi_aw_ARVALID),
        .m_axi_aw_AWADDR(NLW_inst_m_axi_aw_AWADDR_UNCONNECTED[31:0]),
        .m_axi_aw_AWBURST(NLW_inst_m_axi_aw_AWBURST_UNCONNECTED[1:0]),
        .m_axi_aw_AWCACHE(NLW_inst_m_axi_aw_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_aw_AWID(NLW_inst_m_axi_aw_AWID_UNCONNECTED[0]),
        .m_axi_aw_AWLEN(NLW_inst_m_axi_aw_AWLEN_UNCONNECTED[7:0]),
        .m_axi_aw_AWLOCK(NLW_inst_m_axi_aw_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_aw_AWPROT(NLW_inst_m_axi_aw_AWPROT_UNCONNECTED[2:0]),
        .m_axi_aw_AWQOS(NLW_inst_m_axi_aw_AWQOS_UNCONNECTED[3:0]),
        .m_axi_aw_AWREADY(1'b0),
        .m_axi_aw_AWREGION(NLW_inst_m_axi_aw_AWREGION_UNCONNECTED[3:0]),
        .m_axi_aw_AWSIZE(NLW_inst_m_axi_aw_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_aw_AWUSER(NLW_inst_m_axi_aw_AWUSER_UNCONNECTED[0]),
        .m_axi_aw_AWVALID(NLW_inst_m_axi_aw_AWVALID_UNCONNECTED),
        .m_axi_aw_BID(1'b0),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BRESP({1'b0,1'b0}),
        .m_axi_aw_BUSER(1'b0),
        .m_axi_aw_BVALID(m_axi_aw_BVALID),
        .m_axi_aw_RDATA(m_axi_aw_RDATA),
        .m_axi_aw_RID(1'b0),
        .m_axi_aw_RLAST(m_axi_aw_RLAST),
        .m_axi_aw_RREADY(m_axi_aw_RREADY),
        .m_axi_aw_RRESP({1'b0,1'b0}),
        .m_axi_aw_RUSER(1'b0),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .m_axi_aw_WDATA(NLW_inst_m_axi_aw_WDATA_UNCONNECTED[31:0]),
        .m_axi_aw_WID(NLW_inst_m_axi_aw_WID_UNCONNECTED[0]),
        .m_axi_aw_WLAST(NLW_inst_m_axi_aw_WLAST_UNCONNECTED),
        .m_axi_aw_WREADY(1'b0),
        .m_axi_aw_WSTRB(NLW_inst_m_axi_aw_WSTRB_UNCONNECTED[3:0]),
        .m_axi_aw_WUSER(NLW_inst_m_axi_aw_WUSER_UNCONNECTED[0]),
        .m_axi_aw_WVALID(NLW_inst_m_axi_aw_WVALID_UNCONNECTED),
        .m_axi_bi_ARADDR({\^m_axi_bi_ARADDR ,NLW_inst_m_axi_bi_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_bi_ARBURST(NLW_inst_m_axi_bi_ARBURST_UNCONNECTED[1:0]),
        .m_axi_bi_ARCACHE(NLW_inst_m_axi_bi_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_bi_ARID(NLW_inst_m_axi_bi_ARID_UNCONNECTED[0]),
        .m_axi_bi_ARLEN({NLW_inst_m_axi_bi_ARLEN_UNCONNECTED[7:4],\^m_axi_bi_ARLEN }),
        .m_axi_bi_ARLOCK(NLW_inst_m_axi_bi_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_bi_ARPROT(NLW_inst_m_axi_bi_ARPROT_UNCONNECTED[2:0]),
        .m_axi_bi_ARQOS(NLW_inst_m_axi_bi_ARQOS_UNCONNECTED[3:0]),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_ARREGION(NLW_inst_m_axi_bi_ARREGION_UNCONNECTED[3:0]),
        .m_axi_bi_ARSIZE(NLW_inst_m_axi_bi_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_bi_ARUSER(NLW_inst_m_axi_bi_ARUSER_UNCONNECTED[0]),
        .m_axi_bi_ARVALID(m_axi_bi_ARVALID),
        .m_axi_bi_AWADDR(NLW_inst_m_axi_bi_AWADDR_UNCONNECTED[31:0]),
        .m_axi_bi_AWBURST(NLW_inst_m_axi_bi_AWBURST_UNCONNECTED[1:0]),
        .m_axi_bi_AWCACHE(NLW_inst_m_axi_bi_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_bi_AWID(NLW_inst_m_axi_bi_AWID_UNCONNECTED[0]),
        .m_axi_bi_AWLEN(NLW_inst_m_axi_bi_AWLEN_UNCONNECTED[7:0]),
        .m_axi_bi_AWLOCK(NLW_inst_m_axi_bi_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_bi_AWPROT(NLW_inst_m_axi_bi_AWPROT_UNCONNECTED[2:0]),
        .m_axi_bi_AWQOS(NLW_inst_m_axi_bi_AWQOS_UNCONNECTED[3:0]),
        .m_axi_bi_AWREADY(1'b0),
        .m_axi_bi_AWREGION(NLW_inst_m_axi_bi_AWREGION_UNCONNECTED[3:0]),
        .m_axi_bi_AWSIZE(NLW_inst_m_axi_bi_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_bi_AWUSER(NLW_inst_m_axi_bi_AWUSER_UNCONNECTED[0]),
        .m_axi_bi_AWVALID(NLW_inst_m_axi_bi_AWVALID_UNCONNECTED),
        .m_axi_bi_BID(1'b0),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BRESP({1'b0,1'b0}),
        .m_axi_bi_BUSER(1'b0),
        .m_axi_bi_BVALID(m_axi_bi_BVALID),
        .m_axi_bi_RDATA(m_axi_bi_RDATA),
        .m_axi_bi_RID(1'b0),
        .m_axi_bi_RLAST(m_axi_bi_RLAST),
        .m_axi_bi_RREADY(m_axi_bi_RREADY),
        .m_axi_bi_RRESP({1'b0,1'b0}),
        .m_axi_bi_RUSER(1'b0),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .m_axi_bi_WDATA(NLW_inst_m_axi_bi_WDATA_UNCONNECTED[31:0]),
        .m_axi_bi_WID(NLW_inst_m_axi_bi_WID_UNCONNECTED[0]),
        .m_axi_bi_WLAST(NLW_inst_m_axi_bi_WLAST_UNCONNECTED),
        .m_axi_bi_WREADY(1'b0),
        .m_axi_bi_WSTRB(NLW_inst_m_axi_bi_WSTRB_UNCONNECTED[3:0]),
        .m_axi_bi_WUSER(NLW_inst_m_axi_bi_WUSER_UNCONNECTED[0]),
        .m_axi_bi_WVALID(NLW_inst_m_axi_bi_WVALID_UNCONNECTED),
        .m_axi_ca_ARADDR(NLW_inst_m_axi_ca_ARADDR_UNCONNECTED[31:0]),
        .m_axi_ca_ARBURST(NLW_inst_m_axi_ca_ARBURST_UNCONNECTED[1:0]),
        .m_axi_ca_ARCACHE(NLW_inst_m_axi_ca_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_ca_ARID(NLW_inst_m_axi_ca_ARID_UNCONNECTED[0]),
        .m_axi_ca_ARLEN(NLW_inst_m_axi_ca_ARLEN_UNCONNECTED[7:0]),
        .m_axi_ca_ARLOCK(NLW_inst_m_axi_ca_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_ca_ARPROT(NLW_inst_m_axi_ca_ARPROT_UNCONNECTED[2:0]),
        .m_axi_ca_ARQOS(NLW_inst_m_axi_ca_ARQOS_UNCONNECTED[3:0]),
        .m_axi_ca_ARREADY(1'b0),
        .m_axi_ca_ARREGION(NLW_inst_m_axi_ca_ARREGION_UNCONNECTED[3:0]),
        .m_axi_ca_ARSIZE(NLW_inst_m_axi_ca_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_ca_ARUSER(NLW_inst_m_axi_ca_ARUSER_UNCONNECTED[0]),
        .m_axi_ca_ARVALID(NLW_inst_m_axi_ca_ARVALID_UNCONNECTED),
        .m_axi_ca_AWADDR({\^m_axi_ca_AWADDR ,NLW_inst_m_axi_ca_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_ca_AWBURST(NLW_inst_m_axi_ca_AWBURST_UNCONNECTED[1:0]),
        .m_axi_ca_AWCACHE(NLW_inst_m_axi_ca_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_ca_AWID(NLW_inst_m_axi_ca_AWID_UNCONNECTED[0]),
        .m_axi_ca_AWLEN({NLW_inst_m_axi_ca_AWLEN_UNCONNECTED[7:4],\^m_axi_ca_AWLEN }),
        .m_axi_ca_AWLOCK(NLW_inst_m_axi_ca_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_ca_AWPROT(NLW_inst_m_axi_ca_AWPROT_UNCONNECTED[2:0]),
        .m_axi_ca_AWQOS(NLW_inst_m_axi_ca_AWQOS_UNCONNECTED[3:0]),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWREGION(NLW_inst_m_axi_ca_AWREGION_UNCONNECTED[3:0]),
        .m_axi_ca_AWSIZE(NLW_inst_m_axi_ca_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_ca_AWUSER(NLW_inst_m_axi_ca_AWUSER_UNCONNECTED[0]),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BID(1'b0),
        .m_axi_ca_BREADY(m_axi_ca_BREADY),
        .m_axi_ca_BRESP({1'b0,1'b0}),
        .m_axi_ca_BUSER(1'b0),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_ca_RID(1'b0),
        .m_axi_ca_RLAST(1'b0),
        .m_axi_ca_RREADY(m_axi_ca_RREADY),
        .m_axi_ca_RRESP({1'b0,1'b0}),
        .m_axi_ca_RUSER(1'b0),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .m_axi_ca_WDATA(m_axi_ca_WDATA),
        .m_axi_ca_WID(NLW_inst_m_axi_ca_WID_UNCONNECTED[0]),
        .m_axi_ca_WLAST(m_axi_ca_WLAST),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WSTRB(m_axi_ca_WSTRB),
        .m_axi_ca_WUSER(NLW_inst_m_axi_ca_WUSER_UNCONNECTED[0]),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .s_axi_ap_ARADDR(s_axi_ap_ARADDR),
        .s_axi_ap_ARREADY(s_axi_ap_ARREADY),
        .s_axi_ap_ARVALID(s_axi_ap_ARVALID),
        .s_axi_ap_AWADDR(s_axi_ap_AWADDR),
        .s_axi_ap_AWREADY(s_axi_ap_AWREADY),
        .s_axi_ap_AWVALID(s_axi_ap_AWVALID),
        .s_axi_ap_BREADY(s_axi_ap_BREADY),
        .s_axi_ap_BRESP(NLW_inst_s_axi_ap_BRESP_UNCONNECTED[1:0]),
        .s_axi_ap_BVALID(s_axi_ap_BVALID),
        .s_axi_ap_RDATA({NLW_inst_s_axi_ap_RDATA_UNCONNECTED[31:10],\^s_axi_ap_RDATA }),
        .s_axi_ap_RREADY(s_axi_ap_RREADY),
        .s_axi_ap_RRESP(NLW_inst_s_axi_ap_RRESP_UNCONNECTED[1:0]),
        .s_axi_ap_RVALID(s_axi_ap_RVALID),
        .s_axi_ap_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_ap_WDATA[7:0]}),
        .s_axi_ap_WREADY(s_axi_ap_WREADY),
        .s_axi_ap_WSTRB({1'b0,1'b0,1'b0,s_axi_ap_WSTRB[0]}),
        .s_axi_ap_WVALID(s_axi_ap_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_AW_ADDR_WIDTH = "32" *) (* C_M_AXI_AW_ARUSER_WIDTH = "1" *) (* C_M_AXI_AW_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_AW_BUSER_WIDTH = "1" *) (* C_M_AXI_AW_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_AW_DATA_WIDTH = "32" *) 
(* C_M_AXI_AW_ID_WIDTH = "1" *) (* C_M_AXI_AW_PROT_VALUE = "3'b000" *) (* C_M_AXI_AW_RUSER_WIDTH = "1" *) 
(* C_M_AXI_AW_USER_VALUE = "0" *) (* C_M_AXI_AW_WSTRB_WIDTH = "4" *) (* C_M_AXI_AW_WUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_ADDR_WIDTH = "32" *) (* C_M_AXI_BI_ARUSER_WIDTH = "1" *) (* C_M_AXI_BI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_BUSER_WIDTH = "1" *) (* C_M_AXI_BI_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_BI_DATA_WIDTH = "32" *) 
(* C_M_AXI_BI_ID_WIDTH = "1" *) (* C_M_AXI_BI_PROT_VALUE = "3'b000" *) (* C_M_AXI_BI_RUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_USER_VALUE = "0" *) (* C_M_AXI_BI_WSTRB_WIDTH = "4" *) (* C_M_AXI_BI_WUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_ADDR_WIDTH = "32" *) (* C_M_AXI_CA_ARUSER_WIDTH = "1" *) (* C_M_AXI_CA_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_BUSER_WIDTH = "1" *) (* C_M_AXI_CA_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_CA_DATA_WIDTH = "32" *) 
(* C_M_AXI_CA_ID_WIDTH = "1" *) (* C_M_AXI_CA_PROT_VALUE = "3'b000" *) (* C_M_AXI_CA_RUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_USER_VALUE = "0" *) (* C_M_AXI_CA_WSTRB_WIDTH = "4" *) (* C_M_AXI_CA_WUSER_WIDTH = "1" *) 
(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AP_ADDR_WIDTH = "6" *) 
(* C_S_AXI_AP_DATA_WIDTH = "32" *) (* C_S_AXI_AP_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state100 = "113'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state101 = "113'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state102 = "113'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state103 = "113'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state104 = "113'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state105 = "113'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state106 = "113'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state107 = "113'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state108 = "113'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state109 = "113'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state11 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state110 = "113'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state111 = "113'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state112 = "113'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state113 = "113'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state12 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
(* ap_ST_fsm_state15 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state18 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
(* ap_ST_fsm_state20 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_state23 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state26 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state29 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state31 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state34 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state37 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state42 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "113'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "113'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state45 = "113'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "113'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "113'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state48 = "113'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "113'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state50 = "113'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "113'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "113'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state53 = "113'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "113'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "113'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state56 = "113'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state57 = "113'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "113'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state59 = "113'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "113'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state61 = "113'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "113'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "113'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state64 = "113'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state65 = "113'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "113'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state67 = "113'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state68 = "113'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "113'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state7 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state70 = "113'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "113'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state72 = "113'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state73 = "113'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "113'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state75 = "113'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state76 = "113'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "113'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state78 = "113'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state79 = "113'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state80 = "113'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state81 = "113'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "113'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state83 = "113'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state84 = "113'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "113'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state86 = "113'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state87 = "113'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "113'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state89 = "113'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state9 = "113'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state90 = "113'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state91 = "113'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state92 = "113'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state93 = "113'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state94 = "113'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state95 = "113'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state96 = "113'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state97 = "113'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state98 = "113'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state99 = "113'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top
   (ap_clk,
    ap_rst_n,
    m_axi_aw_AWVALID,
    m_axi_aw_AWREADY,
    m_axi_aw_AWADDR,
    m_axi_aw_AWID,
    m_axi_aw_AWLEN,
    m_axi_aw_AWSIZE,
    m_axi_aw_AWBURST,
    m_axi_aw_AWLOCK,
    m_axi_aw_AWCACHE,
    m_axi_aw_AWPROT,
    m_axi_aw_AWQOS,
    m_axi_aw_AWREGION,
    m_axi_aw_AWUSER,
    m_axi_aw_WVALID,
    m_axi_aw_WREADY,
    m_axi_aw_WDATA,
    m_axi_aw_WSTRB,
    m_axi_aw_WLAST,
    m_axi_aw_WID,
    m_axi_aw_WUSER,
    m_axi_aw_ARVALID,
    m_axi_aw_ARREADY,
    m_axi_aw_ARADDR,
    m_axi_aw_ARID,
    m_axi_aw_ARLEN,
    m_axi_aw_ARSIZE,
    m_axi_aw_ARBURST,
    m_axi_aw_ARLOCK,
    m_axi_aw_ARCACHE,
    m_axi_aw_ARPROT,
    m_axi_aw_ARQOS,
    m_axi_aw_ARREGION,
    m_axi_aw_ARUSER,
    m_axi_aw_RVALID,
    m_axi_aw_RREADY,
    m_axi_aw_RDATA,
    m_axi_aw_RLAST,
    m_axi_aw_RID,
    m_axi_aw_RUSER,
    m_axi_aw_RRESP,
    m_axi_aw_BVALID,
    m_axi_aw_BREADY,
    m_axi_aw_BRESP,
    m_axi_aw_BID,
    m_axi_aw_BUSER,
    m_axi_bi_AWVALID,
    m_axi_bi_AWREADY,
    m_axi_bi_AWADDR,
    m_axi_bi_AWID,
    m_axi_bi_AWLEN,
    m_axi_bi_AWSIZE,
    m_axi_bi_AWBURST,
    m_axi_bi_AWLOCK,
    m_axi_bi_AWCACHE,
    m_axi_bi_AWPROT,
    m_axi_bi_AWQOS,
    m_axi_bi_AWREGION,
    m_axi_bi_AWUSER,
    m_axi_bi_WVALID,
    m_axi_bi_WREADY,
    m_axi_bi_WDATA,
    m_axi_bi_WSTRB,
    m_axi_bi_WLAST,
    m_axi_bi_WID,
    m_axi_bi_WUSER,
    m_axi_bi_ARVALID,
    m_axi_bi_ARREADY,
    m_axi_bi_ARADDR,
    m_axi_bi_ARID,
    m_axi_bi_ARLEN,
    m_axi_bi_ARSIZE,
    m_axi_bi_ARBURST,
    m_axi_bi_ARLOCK,
    m_axi_bi_ARCACHE,
    m_axi_bi_ARPROT,
    m_axi_bi_ARQOS,
    m_axi_bi_ARREGION,
    m_axi_bi_ARUSER,
    m_axi_bi_RVALID,
    m_axi_bi_RREADY,
    m_axi_bi_RDATA,
    m_axi_bi_RLAST,
    m_axi_bi_RID,
    m_axi_bi_RUSER,
    m_axi_bi_RRESP,
    m_axi_bi_BVALID,
    m_axi_bi_BREADY,
    m_axi_bi_BRESP,
    m_axi_bi_BID,
    m_axi_bi_BUSER,
    m_axi_ca_AWVALID,
    m_axi_ca_AWREADY,
    m_axi_ca_AWADDR,
    m_axi_ca_AWID,
    m_axi_ca_AWLEN,
    m_axi_ca_AWSIZE,
    m_axi_ca_AWBURST,
    m_axi_ca_AWLOCK,
    m_axi_ca_AWCACHE,
    m_axi_ca_AWPROT,
    m_axi_ca_AWQOS,
    m_axi_ca_AWREGION,
    m_axi_ca_AWUSER,
    m_axi_ca_WVALID,
    m_axi_ca_WREADY,
    m_axi_ca_WDATA,
    m_axi_ca_WSTRB,
    m_axi_ca_WLAST,
    m_axi_ca_WID,
    m_axi_ca_WUSER,
    m_axi_ca_ARVALID,
    m_axi_ca_ARREADY,
    m_axi_ca_ARADDR,
    m_axi_ca_ARID,
    m_axi_ca_ARLEN,
    m_axi_ca_ARSIZE,
    m_axi_ca_ARBURST,
    m_axi_ca_ARLOCK,
    m_axi_ca_ARCACHE,
    m_axi_ca_ARPROT,
    m_axi_ca_ARQOS,
    m_axi_ca_ARREGION,
    m_axi_ca_ARUSER,
    m_axi_ca_RVALID,
    m_axi_ca_RREADY,
    m_axi_ca_RDATA,
    m_axi_ca_RLAST,
    m_axi_ca_RID,
    m_axi_ca_RUSER,
    m_axi_ca_RRESP,
    m_axi_ca_BVALID,
    m_axi_ca_BREADY,
    m_axi_ca_BRESP,
    m_axi_ca_BID,
    m_axi_ca_BUSER,
    s_axi_ap_AWVALID,
    s_axi_ap_AWREADY,
    s_axi_ap_AWADDR,
    s_axi_ap_WVALID,
    s_axi_ap_WREADY,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_ARVALID,
    s_axi_ap_ARREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_RVALID,
    s_axi_ap_RREADY,
    s_axi_ap_RDATA,
    s_axi_ap_RRESP,
    s_axi_ap_BVALID,
    s_axi_ap_BREADY,
    s_axi_ap_BRESP,
    interrupt,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP);
  input ap_clk;
  input ap_rst_n;
  output m_axi_aw_AWVALID;
  input m_axi_aw_AWREADY;
  output [31:0]m_axi_aw_AWADDR;
  output [0:0]m_axi_aw_AWID;
  output [7:0]m_axi_aw_AWLEN;
  output [2:0]m_axi_aw_AWSIZE;
  output [1:0]m_axi_aw_AWBURST;
  output [1:0]m_axi_aw_AWLOCK;
  output [3:0]m_axi_aw_AWCACHE;
  output [2:0]m_axi_aw_AWPROT;
  output [3:0]m_axi_aw_AWQOS;
  output [3:0]m_axi_aw_AWREGION;
  output [0:0]m_axi_aw_AWUSER;
  output m_axi_aw_WVALID;
  input m_axi_aw_WREADY;
  output [31:0]m_axi_aw_WDATA;
  output [3:0]m_axi_aw_WSTRB;
  output m_axi_aw_WLAST;
  output [0:0]m_axi_aw_WID;
  output [0:0]m_axi_aw_WUSER;
  output m_axi_aw_ARVALID;
  input m_axi_aw_ARREADY;
  output [31:0]m_axi_aw_ARADDR;
  output [0:0]m_axi_aw_ARID;
  output [7:0]m_axi_aw_ARLEN;
  output [2:0]m_axi_aw_ARSIZE;
  output [1:0]m_axi_aw_ARBURST;
  output [1:0]m_axi_aw_ARLOCK;
  output [3:0]m_axi_aw_ARCACHE;
  output [2:0]m_axi_aw_ARPROT;
  output [3:0]m_axi_aw_ARQOS;
  output [3:0]m_axi_aw_ARREGION;
  output [0:0]m_axi_aw_ARUSER;
  input m_axi_aw_RVALID;
  output m_axi_aw_RREADY;
  input [31:0]m_axi_aw_RDATA;
  input m_axi_aw_RLAST;
  input [0:0]m_axi_aw_RID;
  input [0:0]m_axi_aw_RUSER;
  input [1:0]m_axi_aw_RRESP;
  input m_axi_aw_BVALID;
  output m_axi_aw_BREADY;
  input [1:0]m_axi_aw_BRESP;
  input [0:0]m_axi_aw_BID;
  input [0:0]m_axi_aw_BUSER;
  output m_axi_bi_AWVALID;
  input m_axi_bi_AWREADY;
  output [31:0]m_axi_bi_AWADDR;
  output [0:0]m_axi_bi_AWID;
  output [7:0]m_axi_bi_AWLEN;
  output [2:0]m_axi_bi_AWSIZE;
  output [1:0]m_axi_bi_AWBURST;
  output [1:0]m_axi_bi_AWLOCK;
  output [3:0]m_axi_bi_AWCACHE;
  output [2:0]m_axi_bi_AWPROT;
  output [3:0]m_axi_bi_AWQOS;
  output [3:0]m_axi_bi_AWREGION;
  output [0:0]m_axi_bi_AWUSER;
  output m_axi_bi_WVALID;
  input m_axi_bi_WREADY;
  output [31:0]m_axi_bi_WDATA;
  output [3:0]m_axi_bi_WSTRB;
  output m_axi_bi_WLAST;
  output [0:0]m_axi_bi_WID;
  output [0:0]m_axi_bi_WUSER;
  output m_axi_bi_ARVALID;
  input m_axi_bi_ARREADY;
  output [31:0]m_axi_bi_ARADDR;
  output [0:0]m_axi_bi_ARID;
  output [7:0]m_axi_bi_ARLEN;
  output [2:0]m_axi_bi_ARSIZE;
  output [1:0]m_axi_bi_ARBURST;
  output [1:0]m_axi_bi_ARLOCK;
  output [3:0]m_axi_bi_ARCACHE;
  output [2:0]m_axi_bi_ARPROT;
  output [3:0]m_axi_bi_ARQOS;
  output [3:0]m_axi_bi_ARREGION;
  output [0:0]m_axi_bi_ARUSER;
  input m_axi_bi_RVALID;
  output m_axi_bi_RREADY;
  input [31:0]m_axi_bi_RDATA;
  input m_axi_bi_RLAST;
  input [0:0]m_axi_bi_RID;
  input [0:0]m_axi_bi_RUSER;
  input [1:0]m_axi_bi_RRESP;
  input m_axi_bi_BVALID;
  output m_axi_bi_BREADY;
  input [1:0]m_axi_bi_BRESP;
  input [0:0]m_axi_bi_BID;
  input [0:0]m_axi_bi_BUSER;
  output m_axi_ca_AWVALID;
  input m_axi_ca_AWREADY;
  output [31:0]m_axi_ca_AWADDR;
  output [0:0]m_axi_ca_AWID;
  output [7:0]m_axi_ca_AWLEN;
  output [2:0]m_axi_ca_AWSIZE;
  output [1:0]m_axi_ca_AWBURST;
  output [1:0]m_axi_ca_AWLOCK;
  output [3:0]m_axi_ca_AWCACHE;
  output [2:0]m_axi_ca_AWPROT;
  output [3:0]m_axi_ca_AWQOS;
  output [3:0]m_axi_ca_AWREGION;
  output [0:0]m_axi_ca_AWUSER;
  output m_axi_ca_WVALID;
  input m_axi_ca_WREADY;
  output [31:0]m_axi_ca_WDATA;
  output [3:0]m_axi_ca_WSTRB;
  output m_axi_ca_WLAST;
  output [0:0]m_axi_ca_WID;
  output [0:0]m_axi_ca_WUSER;
  output m_axi_ca_ARVALID;
  input m_axi_ca_ARREADY;
  output [31:0]m_axi_ca_ARADDR;
  output [0:0]m_axi_ca_ARID;
  output [7:0]m_axi_ca_ARLEN;
  output [2:0]m_axi_ca_ARSIZE;
  output [1:0]m_axi_ca_ARBURST;
  output [1:0]m_axi_ca_ARLOCK;
  output [3:0]m_axi_ca_ARCACHE;
  output [2:0]m_axi_ca_ARPROT;
  output [3:0]m_axi_ca_ARQOS;
  output [3:0]m_axi_ca_ARREGION;
  output [0:0]m_axi_ca_ARUSER;
  input m_axi_ca_RVALID;
  output m_axi_ca_RREADY;
  input [31:0]m_axi_ca_RDATA;
  input m_axi_ca_RLAST;
  input [0:0]m_axi_ca_RID;
  input [0:0]m_axi_ca_RUSER;
  input [1:0]m_axi_ca_RRESP;
  input m_axi_ca_BVALID;
  output m_axi_ca_BREADY;
  input [1:0]m_axi_ca_BRESP;
  input [0:0]m_axi_ca_BID;
  input [0:0]m_axi_ca_BUSER;
  input s_axi_ap_AWVALID;
  output s_axi_ap_AWREADY;
  input [5:0]s_axi_ap_AWADDR;
  input s_axi_ap_WVALID;
  output s_axi_ap_WREADY;
  input [31:0]s_axi_ap_WDATA;
  input [3:0]s_axi_ap_WSTRB;
  input s_axi_ap_ARVALID;
  output s_axi_ap_ARREADY;
  input [5:0]s_axi_ap_ARADDR;
  output s_axi_ap_RVALID;
  input s_axi_ap_RREADY;
  output [31:0]s_axi_ap_RDATA;
  output [1:0]s_axi_ap_RRESP;
  output s_axi_ap_BVALID;
  input s_axi_ap_BREADY;
  output [1:0]s_axi_ap_BRESP;
  output interrupt;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;

  wire \<const0> ;
  wire [8:2]A;
  wire I_BREADY317_out;
  wire [7:2]a0_p;
  wire [8:2]add13_cast13_reg_3618;
  wire \add13_cast13_reg_3618[8]_i_2_n_3 ;
  wire [31:0]add_ln18_10_fu_2817_p2;
  wire [31:0]add_ln18_10_reg_4291;
  wire \add_ln18_10_reg_4291[11]_i_2_n_3 ;
  wire \add_ln18_10_reg_4291[11]_i_3_n_3 ;
  wire \add_ln18_10_reg_4291[11]_i_4_n_3 ;
  wire \add_ln18_10_reg_4291[11]_i_5_n_3 ;
  wire \add_ln18_10_reg_4291[15]_i_2_n_3 ;
  wire \add_ln18_10_reg_4291[15]_i_3_n_3 ;
  wire \add_ln18_10_reg_4291[15]_i_4_n_3 ;
  wire \add_ln18_10_reg_4291[15]_i_5_n_3 ;
  wire \add_ln18_10_reg_4291[19]_i_2_n_3 ;
  wire \add_ln18_10_reg_4291[19]_i_3_n_3 ;
  wire \add_ln18_10_reg_4291[19]_i_4_n_3 ;
  wire \add_ln18_10_reg_4291[19]_i_5_n_3 ;
  wire \add_ln18_10_reg_4291[23]_i_2_n_3 ;
  wire \add_ln18_10_reg_4291[23]_i_3_n_3 ;
  wire \add_ln18_10_reg_4291[23]_i_4_n_3 ;
  wire \add_ln18_10_reg_4291[23]_i_5_n_3 ;
  wire \add_ln18_10_reg_4291[27]_i_2_n_3 ;
  wire \add_ln18_10_reg_4291[27]_i_3_n_3 ;
  wire \add_ln18_10_reg_4291[27]_i_4_n_3 ;
  wire \add_ln18_10_reg_4291[27]_i_5_n_3 ;
  wire \add_ln18_10_reg_4291[31]_i_2_n_3 ;
  wire \add_ln18_10_reg_4291[31]_i_3_n_3 ;
  wire \add_ln18_10_reg_4291[31]_i_4_n_3 ;
  wire \add_ln18_10_reg_4291[31]_i_5_n_3 ;
  wire \add_ln18_10_reg_4291[3]_i_2_n_3 ;
  wire \add_ln18_10_reg_4291[3]_i_3_n_3 ;
  wire \add_ln18_10_reg_4291[3]_i_4_n_3 ;
  wire \add_ln18_10_reg_4291[3]_i_5_n_3 ;
  wire \add_ln18_10_reg_4291[7]_i_2_n_3 ;
  wire \add_ln18_10_reg_4291[7]_i_3_n_3 ;
  wire \add_ln18_10_reg_4291[7]_i_4_n_3 ;
  wire \add_ln18_10_reg_4291[7]_i_5_n_3 ;
  wire \add_ln18_10_reg_4291_reg[11]_i_1_n_3 ;
  wire \add_ln18_10_reg_4291_reg[11]_i_1_n_4 ;
  wire \add_ln18_10_reg_4291_reg[11]_i_1_n_5 ;
  wire \add_ln18_10_reg_4291_reg[11]_i_1_n_6 ;
  wire \add_ln18_10_reg_4291_reg[15]_i_1_n_3 ;
  wire \add_ln18_10_reg_4291_reg[15]_i_1_n_4 ;
  wire \add_ln18_10_reg_4291_reg[15]_i_1_n_5 ;
  wire \add_ln18_10_reg_4291_reg[15]_i_1_n_6 ;
  wire \add_ln18_10_reg_4291_reg[19]_i_1_n_3 ;
  wire \add_ln18_10_reg_4291_reg[19]_i_1_n_4 ;
  wire \add_ln18_10_reg_4291_reg[19]_i_1_n_5 ;
  wire \add_ln18_10_reg_4291_reg[19]_i_1_n_6 ;
  wire \add_ln18_10_reg_4291_reg[23]_i_1_n_3 ;
  wire \add_ln18_10_reg_4291_reg[23]_i_1_n_4 ;
  wire \add_ln18_10_reg_4291_reg[23]_i_1_n_5 ;
  wire \add_ln18_10_reg_4291_reg[23]_i_1_n_6 ;
  wire \add_ln18_10_reg_4291_reg[27]_i_1_n_3 ;
  wire \add_ln18_10_reg_4291_reg[27]_i_1_n_4 ;
  wire \add_ln18_10_reg_4291_reg[27]_i_1_n_5 ;
  wire \add_ln18_10_reg_4291_reg[27]_i_1_n_6 ;
  wire \add_ln18_10_reg_4291_reg[31]_i_1_n_4 ;
  wire \add_ln18_10_reg_4291_reg[31]_i_1_n_5 ;
  wire \add_ln18_10_reg_4291_reg[31]_i_1_n_6 ;
  wire \add_ln18_10_reg_4291_reg[3]_i_1_n_3 ;
  wire \add_ln18_10_reg_4291_reg[3]_i_1_n_4 ;
  wire \add_ln18_10_reg_4291_reg[3]_i_1_n_5 ;
  wire \add_ln18_10_reg_4291_reg[3]_i_1_n_6 ;
  wire \add_ln18_10_reg_4291_reg[7]_i_1_n_3 ;
  wire \add_ln18_10_reg_4291_reg[7]_i_1_n_4 ;
  wire \add_ln18_10_reg_4291_reg[7]_i_1_n_5 ;
  wire \add_ln18_10_reg_4291_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_11_fu_2822_p2;
  wire [31:0]add_ln18_11_reg_4296;
  wire \add_ln18_11_reg_4296[11]_i_2_n_3 ;
  wire \add_ln18_11_reg_4296[11]_i_3_n_3 ;
  wire \add_ln18_11_reg_4296[11]_i_4_n_3 ;
  wire \add_ln18_11_reg_4296[11]_i_5_n_3 ;
  wire \add_ln18_11_reg_4296[15]_i_2_n_3 ;
  wire \add_ln18_11_reg_4296[15]_i_3_n_3 ;
  wire \add_ln18_11_reg_4296[15]_i_4_n_3 ;
  wire \add_ln18_11_reg_4296[15]_i_5_n_3 ;
  wire \add_ln18_11_reg_4296[19]_i_2_n_3 ;
  wire \add_ln18_11_reg_4296[19]_i_3_n_3 ;
  wire \add_ln18_11_reg_4296[19]_i_4_n_3 ;
  wire \add_ln18_11_reg_4296[19]_i_5_n_3 ;
  wire \add_ln18_11_reg_4296[23]_i_2_n_3 ;
  wire \add_ln18_11_reg_4296[23]_i_3_n_3 ;
  wire \add_ln18_11_reg_4296[23]_i_4_n_3 ;
  wire \add_ln18_11_reg_4296[23]_i_5_n_3 ;
  wire \add_ln18_11_reg_4296[27]_i_2_n_3 ;
  wire \add_ln18_11_reg_4296[27]_i_3_n_3 ;
  wire \add_ln18_11_reg_4296[27]_i_4_n_3 ;
  wire \add_ln18_11_reg_4296[27]_i_5_n_3 ;
  wire \add_ln18_11_reg_4296[31]_i_2_n_3 ;
  wire \add_ln18_11_reg_4296[31]_i_3_n_3 ;
  wire \add_ln18_11_reg_4296[31]_i_4_n_3 ;
  wire \add_ln18_11_reg_4296[31]_i_5_n_3 ;
  wire \add_ln18_11_reg_4296[3]_i_2_n_3 ;
  wire \add_ln18_11_reg_4296[3]_i_3_n_3 ;
  wire \add_ln18_11_reg_4296[3]_i_4_n_3 ;
  wire \add_ln18_11_reg_4296[3]_i_5_n_3 ;
  wire \add_ln18_11_reg_4296[7]_i_2_n_3 ;
  wire \add_ln18_11_reg_4296[7]_i_3_n_3 ;
  wire \add_ln18_11_reg_4296[7]_i_4_n_3 ;
  wire \add_ln18_11_reg_4296[7]_i_5_n_3 ;
  wire \add_ln18_11_reg_4296_reg[11]_i_1_n_3 ;
  wire \add_ln18_11_reg_4296_reg[11]_i_1_n_4 ;
  wire \add_ln18_11_reg_4296_reg[11]_i_1_n_5 ;
  wire \add_ln18_11_reg_4296_reg[11]_i_1_n_6 ;
  wire \add_ln18_11_reg_4296_reg[15]_i_1_n_3 ;
  wire \add_ln18_11_reg_4296_reg[15]_i_1_n_4 ;
  wire \add_ln18_11_reg_4296_reg[15]_i_1_n_5 ;
  wire \add_ln18_11_reg_4296_reg[15]_i_1_n_6 ;
  wire \add_ln18_11_reg_4296_reg[19]_i_1_n_3 ;
  wire \add_ln18_11_reg_4296_reg[19]_i_1_n_4 ;
  wire \add_ln18_11_reg_4296_reg[19]_i_1_n_5 ;
  wire \add_ln18_11_reg_4296_reg[19]_i_1_n_6 ;
  wire \add_ln18_11_reg_4296_reg[23]_i_1_n_3 ;
  wire \add_ln18_11_reg_4296_reg[23]_i_1_n_4 ;
  wire \add_ln18_11_reg_4296_reg[23]_i_1_n_5 ;
  wire \add_ln18_11_reg_4296_reg[23]_i_1_n_6 ;
  wire \add_ln18_11_reg_4296_reg[27]_i_1_n_3 ;
  wire \add_ln18_11_reg_4296_reg[27]_i_1_n_4 ;
  wire \add_ln18_11_reg_4296_reg[27]_i_1_n_5 ;
  wire \add_ln18_11_reg_4296_reg[27]_i_1_n_6 ;
  wire \add_ln18_11_reg_4296_reg[31]_i_1_n_4 ;
  wire \add_ln18_11_reg_4296_reg[31]_i_1_n_5 ;
  wire \add_ln18_11_reg_4296_reg[31]_i_1_n_6 ;
  wire \add_ln18_11_reg_4296_reg[3]_i_1_n_3 ;
  wire \add_ln18_11_reg_4296_reg[3]_i_1_n_4 ;
  wire \add_ln18_11_reg_4296_reg[3]_i_1_n_5 ;
  wire \add_ln18_11_reg_4296_reg[3]_i_1_n_6 ;
  wire \add_ln18_11_reg_4296_reg[7]_i_1_n_3 ;
  wire \add_ln18_11_reg_4296_reg[7]_i_1_n_4 ;
  wire \add_ln18_11_reg_4296_reg[7]_i_1_n_5 ;
  wire \add_ln18_11_reg_4296_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_12_fu_2827_p2;
  wire [31:0]add_ln18_12_reg_4301;
  wire \add_ln18_12_reg_4301[11]_i_2_n_3 ;
  wire \add_ln18_12_reg_4301[11]_i_3_n_3 ;
  wire \add_ln18_12_reg_4301[11]_i_4_n_3 ;
  wire \add_ln18_12_reg_4301[11]_i_5_n_3 ;
  wire \add_ln18_12_reg_4301[15]_i_2_n_3 ;
  wire \add_ln18_12_reg_4301[15]_i_3_n_3 ;
  wire \add_ln18_12_reg_4301[15]_i_4_n_3 ;
  wire \add_ln18_12_reg_4301[15]_i_5_n_3 ;
  wire \add_ln18_12_reg_4301[19]_i_2_n_3 ;
  wire \add_ln18_12_reg_4301[19]_i_3_n_3 ;
  wire \add_ln18_12_reg_4301[19]_i_4_n_3 ;
  wire \add_ln18_12_reg_4301[19]_i_5_n_3 ;
  wire \add_ln18_12_reg_4301[23]_i_2_n_3 ;
  wire \add_ln18_12_reg_4301[23]_i_3_n_3 ;
  wire \add_ln18_12_reg_4301[23]_i_4_n_3 ;
  wire \add_ln18_12_reg_4301[23]_i_5_n_3 ;
  wire \add_ln18_12_reg_4301[27]_i_2_n_3 ;
  wire \add_ln18_12_reg_4301[27]_i_3_n_3 ;
  wire \add_ln18_12_reg_4301[27]_i_4_n_3 ;
  wire \add_ln18_12_reg_4301[27]_i_5_n_3 ;
  wire \add_ln18_12_reg_4301[31]_i_2_n_3 ;
  wire \add_ln18_12_reg_4301[31]_i_3_n_3 ;
  wire \add_ln18_12_reg_4301[31]_i_4_n_3 ;
  wire \add_ln18_12_reg_4301[31]_i_5_n_3 ;
  wire \add_ln18_12_reg_4301[3]_i_2_n_3 ;
  wire \add_ln18_12_reg_4301[3]_i_3_n_3 ;
  wire \add_ln18_12_reg_4301[3]_i_4_n_3 ;
  wire \add_ln18_12_reg_4301[3]_i_5_n_3 ;
  wire \add_ln18_12_reg_4301[7]_i_2_n_3 ;
  wire \add_ln18_12_reg_4301[7]_i_3_n_3 ;
  wire \add_ln18_12_reg_4301[7]_i_4_n_3 ;
  wire \add_ln18_12_reg_4301[7]_i_5_n_3 ;
  wire \add_ln18_12_reg_4301_reg[11]_i_1_n_3 ;
  wire \add_ln18_12_reg_4301_reg[11]_i_1_n_4 ;
  wire \add_ln18_12_reg_4301_reg[11]_i_1_n_5 ;
  wire \add_ln18_12_reg_4301_reg[11]_i_1_n_6 ;
  wire \add_ln18_12_reg_4301_reg[15]_i_1_n_3 ;
  wire \add_ln18_12_reg_4301_reg[15]_i_1_n_4 ;
  wire \add_ln18_12_reg_4301_reg[15]_i_1_n_5 ;
  wire \add_ln18_12_reg_4301_reg[15]_i_1_n_6 ;
  wire \add_ln18_12_reg_4301_reg[19]_i_1_n_3 ;
  wire \add_ln18_12_reg_4301_reg[19]_i_1_n_4 ;
  wire \add_ln18_12_reg_4301_reg[19]_i_1_n_5 ;
  wire \add_ln18_12_reg_4301_reg[19]_i_1_n_6 ;
  wire \add_ln18_12_reg_4301_reg[23]_i_1_n_3 ;
  wire \add_ln18_12_reg_4301_reg[23]_i_1_n_4 ;
  wire \add_ln18_12_reg_4301_reg[23]_i_1_n_5 ;
  wire \add_ln18_12_reg_4301_reg[23]_i_1_n_6 ;
  wire \add_ln18_12_reg_4301_reg[27]_i_1_n_3 ;
  wire \add_ln18_12_reg_4301_reg[27]_i_1_n_4 ;
  wire \add_ln18_12_reg_4301_reg[27]_i_1_n_5 ;
  wire \add_ln18_12_reg_4301_reg[27]_i_1_n_6 ;
  wire \add_ln18_12_reg_4301_reg[31]_i_1_n_4 ;
  wire \add_ln18_12_reg_4301_reg[31]_i_1_n_5 ;
  wire \add_ln18_12_reg_4301_reg[31]_i_1_n_6 ;
  wire \add_ln18_12_reg_4301_reg[3]_i_1_n_3 ;
  wire \add_ln18_12_reg_4301_reg[3]_i_1_n_4 ;
  wire \add_ln18_12_reg_4301_reg[3]_i_1_n_5 ;
  wire \add_ln18_12_reg_4301_reg[3]_i_1_n_6 ;
  wire \add_ln18_12_reg_4301_reg[7]_i_1_n_3 ;
  wire \add_ln18_12_reg_4301_reg[7]_i_1_n_4 ;
  wire \add_ln18_12_reg_4301_reg[7]_i_1_n_5 ;
  wire \add_ln18_12_reg_4301_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_13_fu_2832_p2;
  wire [31:0]add_ln18_13_reg_4306;
  wire \add_ln18_13_reg_4306[11]_i_2_n_3 ;
  wire \add_ln18_13_reg_4306[11]_i_3_n_3 ;
  wire \add_ln18_13_reg_4306[11]_i_4_n_3 ;
  wire \add_ln18_13_reg_4306[11]_i_5_n_3 ;
  wire \add_ln18_13_reg_4306[15]_i_2_n_3 ;
  wire \add_ln18_13_reg_4306[15]_i_3_n_3 ;
  wire \add_ln18_13_reg_4306[15]_i_4_n_3 ;
  wire \add_ln18_13_reg_4306[15]_i_5_n_3 ;
  wire \add_ln18_13_reg_4306[19]_i_2_n_3 ;
  wire \add_ln18_13_reg_4306[19]_i_3_n_3 ;
  wire \add_ln18_13_reg_4306[19]_i_4_n_3 ;
  wire \add_ln18_13_reg_4306[19]_i_5_n_3 ;
  wire \add_ln18_13_reg_4306[23]_i_2_n_3 ;
  wire \add_ln18_13_reg_4306[23]_i_3_n_3 ;
  wire \add_ln18_13_reg_4306[23]_i_4_n_3 ;
  wire \add_ln18_13_reg_4306[23]_i_5_n_3 ;
  wire \add_ln18_13_reg_4306[27]_i_2_n_3 ;
  wire \add_ln18_13_reg_4306[27]_i_3_n_3 ;
  wire \add_ln18_13_reg_4306[27]_i_4_n_3 ;
  wire \add_ln18_13_reg_4306[27]_i_5_n_3 ;
  wire \add_ln18_13_reg_4306[31]_i_2_n_3 ;
  wire \add_ln18_13_reg_4306[31]_i_3_n_3 ;
  wire \add_ln18_13_reg_4306[31]_i_4_n_3 ;
  wire \add_ln18_13_reg_4306[31]_i_5_n_3 ;
  wire \add_ln18_13_reg_4306[3]_i_2_n_3 ;
  wire \add_ln18_13_reg_4306[3]_i_3_n_3 ;
  wire \add_ln18_13_reg_4306[3]_i_4_n_3 ;
  wire \add_ln18_13_reg_4306[3]_i_5_n_3 ;
  wire \add_ln18_13_reg_4306[7]_i_2_n_3 ;
  wire \add_ln18_13_reg_4306[7]_i_3_n_3 ;
  wire \add_ln18_13_reg_4306[7]_i_4_n_3 ;
  wire \add_ln18_13_reg_4306[7]_i_5_n_3 ;
  wire \add_ln18_13_reg_4306_reg[11]_i_1_n_3 ;
  wire \add_ln18_13_reg_4306_reg[11]_i_1_n_4 ;
  wire \add_ln18_13_reg_4306_reg[11]_i_1_n_5 ;
  wire \add_ln18_13_reg_4306_reg[11]_i_1_n_6 ;
  wire \add_ln18_13_reg_4306_reg[15]_i_1_n_3 ;
  wire \add_ln18_13_reg_4306_reg[15]_i_1_n_4 ;
  wire \add_ln18_13_reg_4306_reg[15]_i_1_n_5 ;
  wire \add_ln18_13_reg_4306_reg[15]_i_1_n_6 ;
  wire \add_ln18_13_reg_4306_reg[19]_i_1_n_3 ;
  wire \add_ln18_13_reg_4306_reg[19]_i_1_n_4 ;
  wire \add_ln18_13_reg_4306_reg[19]_i_1_n_5 ;
  wire \add_ln18_13_reg_4306_reg[19]_i_1_n_6 ;
  wire \add_ln18_13_reg_4306_reg[23]_i_1_n_3 ;
  wire \add_ln18_13_reg_4306_reg[23]_i_1_n_4 ;
  wire \add_ln18_13_reg_4306_reg[23]_i_1_n_5 ;
  wire \add_ln18_13_reg_4306_reg[23]_i_1_n_6 ;
  wire \add_ln18_13_reg_4306_reg[27]_i_1_n_3 ;
  wire \add_ln18_13_reg_4306_reg[27]_i_1_n_4 ;
  wire \add_ln18_13_reg_4306_reg[27]_i_1_n_5 ;
  wire \add_ln18_13_reg_4306_reg[27]_i_1_n_6 ;
  wire \add_ln18_13_reg_4306_reg[31]_i_1_n_4 ;
  wire \add_ln18_13_reg_4306_reg[31]_i_1_n_5 ;
  wire \add_ln18_13_reg_4306_reg[31]_i_1_n_6 ;
  wire \add_ln18_13_reg_4306_reg[3]_i_1_n_3 ;
  wire \add_ln18_13_reg_4306_reg[3]_i_1_n_4 ;
  wire \add_ln18_13_reg_4306_reg[3]_i_1_n_5 ;
  wire \add_ln18_13_reg_4306_reg[3]_i_1_n_6 ;
  wire \add_ln18_13_reg_4306_reg[7]_i_1_n_3 ;
  wire \add_ln18_13_reg_4306_reg[7]_i_1_n_4 ;
  wire \add_ln18_13_reg_4306_reg[7]_i_1_n_5 ;
  wire \add_ln18_13_reg_4306_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_14_fu_2837_p2;
  wire [31:0]add_ln18_14_reg_4311;
  wire \add_ln18_14_reg_4311[11]_i_2_n_3 ;
  wire \add_ln18_14_reg_4311[11]_i_3_n_3 ;
  wire \add_ln18_14_reg_4311[11]_i_4_n_3 ;
  wire \add_ln18_14_reg_4311[11]_i_5_n_3 ;
  wire \add_ln18_14_reg_4311[15]_i_2_n_3 ;
  wire \add_ln18_14_reg_4311[15]_i_3_n_3 ;
  wire \add_ln18_14_reg_4311[15]_i_4_n_3 ;
  wire \add_ln18_14_reg_4311[15]_i_5_n_3 ;
  wire \add_ln18_14_reg_4311[19]_i_2_n_3 ;
  wire \add_ln18_14_reg_4311[19]_i_3_n_3 ;
  wire \add_ln18_14_reg_4311[19]_i_4_n_3 ;
  wire \add_ln18_14_reg_4311[19]_i_5_n_3 ;
  wire \add_ln18_14_reg_4311[23]_i_2_n_3 ;
  wire \add_ln18_14_reg_4311[23]_i_3_n_3 ;
  wire \add_ln18_14_reg_4311[23]_i_4_n_3 ;
  wire \add_ln18_14_reg_4311[23]_i_5_n_3 ;
  wire \add_ln18_14_reg_4311[27]_i_2_n_3 ;
  wire \add_ln18_14_reg_4311[27]_i_3_n_3 ;
  wire \add_ln18_14_reg_4311[27]_i_4_n_3 ;
  wire \add_ln18_14_reg_4311[27]_i_5_n_3 ;
  wire \add_ln18_14_reg_4311[31]_i_2_n_3 ;
  wire \add_ln18_14_reg_4311[31]_i_3_n_3 ;
  wire \add_ln18_14_reg_4311[31]_i_4_n_3 ;
  wire \add_ln18_14_reg_4311[31]_i_5_n_3 ;
  wire \add_ln18_14_reg_4311[3]_i_2_n_3 ;
  wire \add_ln18_14_reg_4311[3]_i_3_n_3 ;
  wire \add_ln18_14_reg_4311[3]_i_4_n_3 ;
  wire \add_ln18_14_reg_4311[3]_i_5_n_3 ;
  wire \add_ln18_14_reg_4311[7]_i_2_n_3 ;
  wire \add_ln18_14_reg_4311[7]_i_3_n_3 ;
  wire \add_ln18_14_reg_4311[7]_i_4_n_3 ;
  wire \add_ln18_14_reg_4311[7]_i_5_n_3 ;
  wire \add_ln18_14_reg_4311_reg[11]_i_1_n_3 ;
  wire \add_ln18_14_reg_4311_reg[11]_i_1_n_4 ;
  wire \add_ln18_14_reg_4311_reg[11]_i_1_n_5 ;
  wire \add_ln18_14_reg_4311_reg[11]_i_1_n_6 ;
  wire \add_ln18_14_reg_4311_reg[15]_i_1_n_3 ;
  wire \add_ln18_14_reg_4311_reg[15]_i_1_n_4 ;
  wire \add_ln18_14_reg_4311_reg[15]_i_1_n_5 ;
  wire \add_ln18_14_reg_4311_reg[15]_i_1_n_6 ;
  wire \add_ln18_14_reg_4311_reg[19]_i_1_n_3 ;
  wire \add_ln18_14_reg_4311_reg[19]_i_1_n_4 ;
  wire \add_ln18_14_reg_4311_reg[19]_i_1_n_5 ;
  wire \add_ln18_14_reg_4311_reg[19]_i_1_n_6 ;
  wire \add_ln18_14_reg_4311_reg[23]_i_1_n_3 ;
  wire \add_ln18_14_reg_4311_reg[23]_i_1_n_4 ;
  wire \add_ln18_14_reg_4311_reg[23]_i_1_n_5 ;
  wire \add_ln18_14_reg_4311_reg[23]_i_1_n_6 ;
  wire \add_ln18_14_reg_4311_reg[27]_i_1_n_3 ;
  wire \add_ln18_14_reg_4311_reg[27]_i_1_n_4 ;
  wire \add_ln18_14_reg_4311_reg[27]_i_1_n_5 ;
  wire \add_ln18_14_reg_4311_reg[27]_i_1_n_6 ;
  wire \add_ln18_14_reg_4311_reg[31]_i_1_n_4 ;
  wire \add_ln18_14_reg_4311_reg[31]_i_1_n_5 ;
  wire \add_ln18_14_reg_4311_reg[31]_i_1_n_6 ;
  wire \add_ln18_14_reg_4311_reg[3]_i_1_n_3 ;
  wire \add_ln18_14_reg_4311_reg[3]_i_1_n_4 ;
  wire \add_ln18_14_reg_4311_reg[3]_i_1_n_5 ;
  wire \add_ln18_14_reg_4311_reg[3]_i_1_n_6 ;
  wire \add_ln18_14_reg_4311_reg[7]_i_1_n_3 ;
  wire \add_ln18_14_reg_4311_reg[7]_i_1_n_4 ;
  wire \add_ln18_14_reg_4311_reg[7]_i_1_n_5 ;
  wire \add_ln18_14_reg_4311_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_15_fu_2842_p2;
  wire [31:0]add_ln18_15_reg_4316;
  wire \add_ln18_15_reg_4316[11]_i_2_n_3 ;
  wire \add_ln18_15_reg_4316[11]_i_3_n_3 ;
  wire \add_ln18_15_reg_4316[11]_i_4_n_3 ;
  wire \add_ln18_15_reg_4316[11]_i_5_n_3 ;
  wire \add_ln18_15_reg_4316[15]_i_2_n_3 ;
  wire \add_ln18_15_reg_4316[15]_i_3_n_3 ;
  wire \add_ln18_15_reg_4316[15]_i_4_n_3 ;
  wire \add_ln18_15_reg_4316[15]_i_5_n_3 ;
  wire \add_ln18_15_reg_4316[19]_i_2_n_3 ;
  wire \add_ln18_15_reg_4316[19]_i_3_n_3 ;
  wire \add_ln18_15_reg_4316[19]_i_4_n_3 ;
  wire \add_ln18_15_reg_4316[19]_i_5_n_3 ;
  wire \add_ln18_15_reg_4316[23]_i_2_n_3 ;
  wire \add_ln18_15_reg_4316[23]_i_3_n_3 ;
  wire \add_ln18_15_reg_4316[23]_i_4_n_3 ;
  wire \add_ln18_15_reg_4316[23]_i_5_n_3 ;
  wire \add_ln18_15_reg_4316[27]_i_2_n_3 ;
  wire \add_ln18_15_reg_4316[27]_i_3_n_3 ;
  wire \add_ln18_15_reg_4316[27]_i_4_n_3 ;
  wire \add_ln18_15_reg_4316[27]_i_5_n_3 ;
  wire \add_ln18_15_reg_4316[31]_i_2_n_3 ;
  wire \add_ln18_15_reg_4316[31]_i_3_n_3 ;
  wire \add_ln18_15_reg_4316[31]_i_4_n_3 ;
  wire \add_ln18_15_reg_4316[31]_i_5_n_3 ;
  wire \add_ln18_15_reg_4316[3]_i_2_n_3 ;
  wire \add_ln18_15_reg_4316[3]_i_3_n_3 ;
  wire \add_ln18_15_reg_4316[3]_i_4_n_3 ;
  wire \add_ln18_15_reg_4316[3]_i_5_n_3 ;
  wire \add_ln18_15_reg_4316[7]_i_2_n_3 ;
  wire \add_ln18_15_reg_4316[7]_i_3_n_3 ;
  wire \add_ln18_15_reg_4316[7]_i_4_n_3 ;
  wire \add_ln18_15_reg_4316[7]_i_5_n_3 ;
  wire \add_ln18_15_reg_4316_reg[11]_i_1_n_3 ;
  wire \add_ln18_15_reg_4316_reg[11]_i_1_n_4 ;
  wire \add_ln18_15_reg_4316_reg[11]_i_1_n_5 ;
  wire \add_ln18_15_reg_4316_reg[11]_i_1_n_6 ;
  wire \add_ln18_15_reg_4316_reg[15]_i_1_n_3 ;
  wire \add_ln18_15_reg_4316_reg[15]_i_1_n_4 ;
  wire \add_ln18_15_reg_4316_reg[15]_i_1_n_5 ;
  wire \add_ln18_15_reg_4316_reg[15]_i_1_n_6 ;
  wire \add_ln18_15_reg_4316_reg[19]_i_1_n_3 ;
  wire \add_ln18_15_reg_4316_reg[19]_i_1_n_4 ;
  wire \add_ln18_15_reg_4316_reg[19]_i_1_n_5 ;
  wire \add_ln18_15_reg_4316_reg[19]_i_1_n_6 ;
  wire \add_ln18_15_reg_4316_reg[23]_i_1_n_3 ;
  wire \add_ln18_15_reg_4316_reg[23]_i_1_n_4 ;
  wire \add_ln18_15_reg_4316_reg[23]_i_1_n_5 ;
  wire \add_ln18_15_reg_4316_reg[23]_i_1_n_6 ;
  wire \add_ln18_15_reg_4316_reg[27]_i_1_n_3 ;
  wire \add_ln18_15_reg_4316_reg[27]_i_1_n_4 ;
  wire \add_ln18_15_reg_4316_reg[27]_i_1_n_5 ;
  wire \add_ln18_15_reg_4316_reg[27]_i_1_n_6 ;
  wire \add_ln18_15_reg_4316_reg[31]_i_1_n_4 ;
  wire \add_ln18_15_reg_4316_reg[31]_i_1_n_5 ;
  wire \add_ln18_15_reg_4316_reg[31]_i_1_n_6 ;
  wire \add_ln18_15_reg_4316_reg[3]_i_1_n_3 ;
  wire \add_ln18_15_reg_4316_reg[3]_i_1_n_4 ;
  wire \add_ln18_15_reg_4316_reg[3]_i_1_n_5 ;
  wire \add_ln18_15_reg_4316_reg[3]_i_1_n_6 ;
  wire \add_ln18_15_reg_4316_reg[7]_i_1_n_3 ;
  wire \add_ln18_15_reg_4316_reg[7]_i_1_n_4 ;
  wire \add_ln18_15_reg_4316_reg[7]_i_1_n_5 ;
  wire \add_ln18_15_reg_4316_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_1_fu_2777_p2;
  wire [31:0]add_ln18_1_reg_4251;
  wire \add_ln18_1_reg_4251[11]_i_2_n_3 ;
  wire \add_ln18_1_reg_4251[11]_i_3_n_3 ;
  wire \add_ln18_1_reg_4251[11]_i_4_n_3 ;
  wire \add_ln18_1_reg_4251[11]_i_5_n_3 ;
  wire \add_ln18_1_reg_4251[15]_i_2_n_3 ;
  wire \add_ln18_1_reg_4251[15]_i_3_n_3 ;
  wire \add_ln18_1_reg_4251[15]_i_4_n_3 ;
  wire \add_ln18_1_reg_4251[15]_i_5_n_3 ;
  wire \add_ln18_1_reg_4251[19]_i_2_n_3 ;
  wire \add_ln18_1_reg_4251[19]_i_3_n_3 ;
  wire \add_ln18_1_reg_4251[19]_i_4_n_3 ;
  wire \add_ln18_1_reg_4251[19]_i_5_n_3 ;
  wire \add_ln18_1_reg_4251[23]_i_2_n_3 ;
  wire \add_ln18_1_reg_4251[23]_i_3_n_3 ;
  wire \add_ln18_1_reg_4251[23]_i_4_n_3 ;
  wire \add_ln18_1_reg_4251[23]_i_5_n_3 ;
  wire \add_ln18_1_reg_4251[27]_i_2_n_3 ;
  wire \add_ln18_1_reg_4251[27]_i_3_n_3 ;
  wire \add_ln18_1_reg_4251[27]_i_4_n_3 ;
  wire \add_ln18_1_reg_4251[27]_i_5_n_3 ;
  wire \add_ln18_1_reg_4251[31]_i_2_n_3 ;
  wire \add_ln18_1_reg_4251[31]_i_3_n_3 ;
  wire \add_ln18_1_reg_4251[31]_i_4_n_3 ;
  wire \add_ln18_1_reg_4251[31]_i_5_n_3 ;
  wire \add_ln18_1_reg_4251[3]_i_2_n_3 ;
  wire \add_ln18_1_reg_4251[3]_i_3_n_3 ;
  wire \add_ln18_1_reg_4251[3]_i_4_n_3 ;
  wire \add_ln18_1_reg_4251[3]_i_5_n_3 ;
  wire \add_ln18_1_reg_4251[7]_i_2_n_3 ;
  wire \add_ln18_1_reg_4251[7]_i_3_n_3 ;
  wire \add_ln18_1_reg_4251[7]_i_4_n_3 ;
  wire \add_ln18_1_reg_4251[7]_i_5_n_3 ;
  wire \add_ln18_1_reg_4251_reg[11]_i_1_n_3 ;
  wire \add_ln18_1_reg_4251_reg[11]_i_1_n_4 ;
  wire \add_ln18_1_reg_4251_reg[11]_i_1_n_5 ;
  wire \add_ln18_1_reg_4251_reg[11]_i_1_n_6 ;
  wire \add_ln18_1_reg_4251_reg[15]_i_1_n_3 ;
  wire \add_ln18_1_reg_4251_reg[15]_i_1_n_4 ;
  wire \add_ln18_1_reg_4251_reg[15]_i_1_n_5 ;
  wire \add_ln18_1_reg_4251_reg[15]_i_1_n_6 ;
  wire \add_ln18_1_reg_4251_reg[19]_i_1_n_3 ;
  wire \add_ln18_1_reg_4251_reg[19]_i_1_n_4 ;
  wire \add_ln18_1_reg_4251_reg[19]_i_1_n_5 ;
  wire \add_ln18_1_reg_4251_reg[19]_i_1_n_6 ;
  wire \add_ln18_1_reg_4251_reg[23]_i_1_n_3 ;
  wire \add_ln18_1_reg_4251_reg[23]_i_1_n_4 ;
  wire \add_ln18_1_reg_4251_reg[23]_i_1_n_5 ;
  wire \add_ln18_1_reg_4251_reg[23]_i_1_n_6 ;
  wire \add_ln18_1_reg_4251_reg[27]_i_1_n_3 ;
  wire \add_ln18_1_reg_4251_reg[27]_i_1_n_4 ;
  wire \add_ln18_1_reg_4251_reg[27]_i_1_n_5 ;
  wire \add_ln18_1_reg_4251_reg[27]_i_1_n_6 ;
  wire \add_ln18_1_reg_4251_reg[31]_i_1_n_4 ;
  wire \add_ln18_1_reg_4251_reg[31]_i_1_n_5 ;
  wire \add_ln18_1_reg_4251_reg[31]_i_1_n_6 ;
  wire \add_ln18_1_reg_4251_reg[3]_i_1_n_3 ;
  wire \add_ln18_1_reg_4251_reg[3]_i_1_n_4 ;
  wire \add_ln18_1_reg_4251_reg[3]_i_1_n_5 ;
  wire \add_ln18_1_reg_4251_reg[3]_i_1_n_6 ;
  wire \add_ln18_1_reg_4251_reg[7]_i_1_n_3 ;
  wire \add_ln18_1_reg_4251_reg[7]_i_1_n_4 ;
  wire \add_ln18_1_reg_4251_reg[7]_i_1_n_5 ;
  wire \add_ln18_1_reg_4251_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_2_fu_2782_p2;
  wire [31:0]add_ln18_2_reg_4256;
  wire \add_ln18_2_reg_4256[11]_i_2_n_3 ;
  wire \add_ln18_2_reg_4256[11]_i_3_n_3 ;
  wire \add_ln18_2_reg_4256[11]_i_4_n_3 ;
  wire \add_ln18_2_reg_4256[11]_i_5_n_3 ;
  wire \add_ln18_2_reg_4256[15]_i_2_n_3 ;
  wire \add_ln18_2_reg_4256[15]_i_3_n_3 ;
  wire \add_ln18_2_reg_4256[15]_i_4_n_3 ;
  wire \add_ln18_2_reg_4256[15]_i_5_n_3 ;
  wire \add_ln18_2_reg_4256[19]_i_2_n_3 ;
  wire \add_ln18_2_reg_4256[19]_i_3_n_3 ;
  wire \add_ln18_2_reg_4256[19]_i_4_n_3 ;
  wire \add_ln18_2_reg_4256[19]_i_5_n_3 ;
  wire \add_ln18_2_reg_4256[23]_i_2_n_3 ;
  wire \add_ln18_2_reg_4256[23]_i_3_n_3 ;
  wire \add_ln18_2_reg_4256[23]_i_4_n_3 ;
  wire \add_ln18_2_reg_4256[23]_i_5_n_3 ;
  wire \add_ln18_2_reg_4256[27]_i_2_n_3 ;
  wire \add_ln18_2_reg_4256[27]_i_3_n_3 ;
  wire \add_ln18_2_reg_4256[27]_i_4_n_3 ;
  wire \add_ln18_2_reg_4256[27]_i_5_n_3 ;
  wire \add_ln18_2_reg_4256[31]_i_2_n_3 ;
  wire \add_ln18_2_reg_4256[31]_i_3_n_3 ;
  wire \add_ln18_2_reg_4256[31]_i_4_n_3 ;
  wire \add_ln18_2_reg_4256[31]_i_5_n_3 ;
  wire \add_ln18_2_reg_4256[3]_i_2_n_3 ;
  wire \add_ln18_2_reg_4256[3]_i_3_n_3 ;
  wire \add_ln18_2_reg_4256[3]_i_4_n_3 ;
  wire \add_ln18_2_reg_4256[3]_i_5_n_3 ;
  wire \add_ln18_2_reg_4256[7]_i_2_n_3 ;
  wire \add_ln18_2_reg_4256[7]_i_3_n_3 ;
  wire \add_ln18_2_reg_4256[7]_i_4_n_3 ;
  wire \add_ln18_2_reg_4256[7]_i_5_n_3 ;
  wire \add_ln18_2_reg_4256_reg[11]_i_1_n_3 ;
  wire \add_ln18_2_reg_4256_reg[11]_i_1_n_4 ;
  wire \add_ln18_2_reg_4256_reg[11]_i_1_n_5 ;
  wire \add_ln18_2_reg_4256_reg[11]_i_1_n_6 ;
  wire \add_ln18_2_reg_4256_reg[15]_i_1_n_3 ;
  wire \add_ln18_2_reg_4256_reg[15]_i_1_n_4 ;
  wire \add_ln18_2_reg_4256_reg[15]_i_1_n_5 ;
  wire \add_ln18_2_reg_4256_reg[15]_i_1_n_6 ;
  wire \add_ln18_2_reg_4256_reg[19]_i_1_n_3 ;
  wire \add_ln18_2_reg_4256_reg[19]_i_1_n_4 ;
  wire \add_ln18_2_reg_4256_reg[19]_i_1_n_5 ;
  wire \add_ln18_2_reg_4256_reg[19]_i_1_n_6 ;
  wire \add_ln18_2_reg_4256_reg[23]_i_1_n_3 ;
  wire \add_ln18_2_reg_4256_reg[23]_i_1_n_4 ;
  wire \add_ln18_2_reg_4256_reg[23]_i_1_n_5 ;
  wire \add_ln18_2_reg_4256_reg[23]_i_1_n_6 ;
  wire \add_ln18_2_reg_4256_reg[27]_i_1_n_3 ;
  wire \add_ln18_2_reg_4256_reg[27]_i_1_n_4 ;
  wire \add_ln18_2_reg_4256_reg[27]_i_1_n_5 ;
  wire \add_ln18_2_reg_4256_reg[27]_i_1_n_6 ;
  wire \add_ln18_2_reg_4256_reg[31]_i_1_n_4 ;
  wire \add_ln18_2_reg_4256_reg[31]_i_1_n_5 ;
  wire \add_ln18_2_reg_4256_reg[31]_i_1_n_6 ;
  wire \add_ln18_2_reg_4256_reg[3]_i_1_n_3 ;
  wire \add_ln18_2_reg_4256_reg[3]_i_1_n_4 ;
  wire \add_ln18_2_reg_4256_reg[3]_i_1_n_5 ;
  wire \add_ln18_2_reg_4256_reg[3]_i_1_n_6 ;
  wire \add_ln18_2_reg_4256_reg[7]_i_1_n_3 ;
  wire \add_ln18_2_reg_4256_reg[7]_i_1_n_4 ;
  wire \add_ln18_2_reg_4256_reg[7]_i_1_n_5 ;
  wire \add_ln18_2_reg_4256_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_4_fu_2787_p2;
  wire [31:0]add_ln18_4_reg_4261;
  wire \add_ln18_4_reg_4261[11]_i_2_n_3 ;
  wire \add_ln18_4_reg_4261[11]_i_3_n_3 ;
  wire \add_ln18_4_reg_4261[11]_i_4_n_3 ;
  wire \add_ln18_4_reg_4261[11]_i_5_n_3 ;
  wire \add_ln18_4_reg_4261[15]_i_2_n_3 ;
  wire \add_ln18_4_reg_4261[15]_i_3_n_3 ;
  wire \add_ln18_4_reg_4261[15]_i_4_n_3 ;
  wire \add_ln18_4_reg_4261[15]_i_5_n_3 ;
  wire \add_ln18_4_reg_4261[19]_i_2_n_3 ;
  wire \add_ln18_4_reg_4261[19]_i_3_n_3 ;
  wire \add_ln18_4_reg_4261[19]_i_4_n_3 ;
  wire \add_ln18_4_reg_4261[19]_i_5_n_3 ;
  wire \add_ln18_4_reg_4261[23]_i_2_n_3 ;
  wire \add_ln18_4_reg_4261[23]_i_3_n_3 ;
  wire \add_ln18_4_reg_4261[23]_i_4_n_3 ;
  wire \add_ln18_4_reg_4261[23]_i_5_n_3 ;
  wire \add_ln18_4_reg_4261[27]_i_2_n_3 ;
  wire \add_ln18_4_reg_4261[27]_i_3_n_3 ;
  wire \add_ln18_4_reg_4261[27]_i_4_n_3 ;
  wire \add_ln18_4_reg_4261[27]_i_5_n_3 ;
  wire \add_ln18_4_reg_4261[31]_i_2_n_3 ;
  wire \add_ln18_4_reg_4261[31]_i_3_n_3 ;
  wire \add_ln18_4_reg_4261[31]_i_4_n_3 ;
  wire \add_ln18_4_reg_4261[31]_i_5_n_3 ;
  wire \add_ln18_4_reg_4261[3]_i_2_n_3 ;
  wire \add_ln18_4_reg_4261[3]_i_3_n_3 ;
  wire \add_ln18_4_reg_4261[3]_i_4_n_3 ;
  wire \add_ln18_4_reg_4261[3]_i_5_n_3 ;
  wire \add_ln18_4_reg_4261[7]_i_2_n_3 ;
  wire \add_ln18_4_reg_4261[7]_i_3_n_3 ;
  wire \add_ln18_4_reg_4261[7]_i_4_n_3 ;
  wire \add_ln18_4_reg_4261[7]_i_5_n_3 ;
  wire \add_ln18_4_reg_4261_reg[11]_i_1_n_3 ;
  wire \add_ln18_4_reg_4261_reg[11]_i_1_n_4 ;
  wire \add_ln18_4_reg_4261_reg[11]_i_1_n_5 ;
  wire \add_ln18_4_reg_4261_reg[11]_i_1_n_6 ;
  wire \add_ln18_4_reg_4261_reg[15]_i_1_n_3 ;
  wire \add_ln18_4_reg_4261_reg[15]_i_1_n_4 ;
  wire \add_ln18_4_reg_4261_reg[15]_i_1_n_5 ;
  wire \add_ln18_4_reg_4261_reg[15]_i_1_n_6 ;
  wire \add_ln18_4_reg_4261_reg[19]_i_1_n_3 ;
  wire \add_ln18_4_reg_4261_reg[19]_i_1_n_4 ;
  wire \add_ln18_4_reg_4261_reg[19]_i_1_n_5 ;
  wire \add_ln18_4_reg_4261_reg[19]_i_1_n_6 ;
  wire \add_ln18_4_reg_4261_reg[23]_i_1_n_3 ;
  wire \add_ln18_4_reg_4261_reg[23]_i_1_n_4 ;
  wire \add_ln18_4_reg_4261_reg[23]_i_1_n_5 ;
  wire \add_ln18_4_reg_4261_reg[23]_i_1_n_6 ;
  wire \add_ln18_4_reg_4261_reg[27]_i_1_n_3 ;
  wire \add_ln18_4_reg_4261_reg[27]_i_1_n_4 ;
  wire \add_ln18_4_reg_4261_reg[27]_i_1_n_5 ;
  wire \add_ln18_4_reg_4261_reg[27]_i_1_n_6 ;
  wire \add_ln18_4_reg_4261_reg[31]_i_1_n_4 ;
  wire \add_ln18_4_reg_4261_reg[31]_i_1_n_5 ;
  wire \add_ln18_4_reg_4261_reg[31]_i_1_n_6 ;
  wire \add_ln18_4_reg_4261_reg[3]_i_1_n_3 ;
  wire \add_ln18_4_reg_4261_reg[3]_i_1_n_4 ;
  wire \add_ln18_4_reg_4261_reg[3]_i_1_n_5 ;
  wire \add_ln18_4_reg_4261_reg[3]_i_1_n_6 ;
  wire \add_ln18_4_reg_4261_reg[7]_i_1_n_3 ;
  wire \add_ln18_4_reg_4261_reg[7]_i_1_n_4 ;
  wire \add_ln18_4_reg_4261_reg[7]_i_1_n_5 ;
  wire \add_ln18_4_reg_4261_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_5_fu_2792_p2;
  wire [31:0]add_ln18_5_reg_4266;
  wire \add_ln18_5_reg_4266[11]_i_2_n_3 ;
  wire \add_ln18_5_reg_4266[11]_i_3_n_3 ;
  wire \add_ln18_5_reg_4266[11]_i_4_n_3 ;
  wire \add_ln18_5_reg_4266[11]_i_5_n_3 ;
  wire \add_ln18_5_reg_4266[15]_i_2_n_3 ;
  wire \add_ln18_5_reg_4266[15]_i_3_n_3 ;
  wire \add_ln18_5_reg_4266[15]_i_4_n_3 ;
  wire \add_ln18_5_reg_4266[15]_i_5_n_3 ;
  wire \add_ln18_5_reg_4266[19]_i_2_n_3 ;
  wire \add_ln18_5_reg_4266[19]_i_3_n_3 ;
  wire \add_ln18_5_reg_4266[19]_i_4_n_3 ;
  wire \add_ln18_5_reg_4266[19]_i_5_n_3 ;
  wire \add_ln18_5_reg_4266[23]_i_2_n_3 ;
  wire \add_ln18_5_reg_4266[23]_i_3_n_3 ;
  wire \add_ln18_5_reg_4266[23]_i_4_n_3 ;
  wire \add_ln18_5_reg_4266[23]_i_5_n_3 ;
  wire \add_ln18_5_reg_4266[27]_i_2_n_3 ;
  wire \add_ln18_5_reg_4266[27]_i_3_n_3 ;
  wire \add_ln18_5_reg_4266[27]_i_4_n_3 ;
  wire \add_ln18_5_reg_4266[27]_i_5_n_3 ;
  wire \add_ln18_5_reg_4266[31]_i_2_n_3 ;
  wire \add_ln18_5_reg_4266[31]_i_3_n_3 ;
  wire \add_ln18_5_reg_4266[31]_i_4_n_3 ;
  wire \add_ln18_5_reg_4266[31]_i_5_n_3 ;
  wire \add_ln18_5_reg_4266[3]_i_2_n_3 ;
  wire \add_ln18_5_reg_4266[3]_i_3_n_3 ;
  wire \add_ln18_5_reg_4266[3]_i_4_n_3 ;
  wire \add_ln18_5_reg_4266[3]_i_5_n_3 ;
  wire \add_ln18_5_reg_4266[7]_i_2_n_3 ;
  wire \add_ln18_5_reg_4266[7]_i_3_n_3 ;
  wire \add_ln18_5_reg_4266[7]_i_4_n_3 ;
  wire \add_ln18_5_reg_4266[7]_i_5_n_3 ;
  wire \add_ln18_5_reg_4266_reg[11]_i_1_n_3 ;
  wire \add_ln18_5_reg_4266_reg[11]_i_1_n_4 ;
  wire \add_ln18_5_reg_4266_reg[11]_i_1_n_5 ;
  wire \add_ln18_5_reg_4266_reg[11]_i_1_n_6 ;
  wire \add_ln18_5_reg_4266_reg[15]_i_1_n_3 ;
  wire \add_ln18_5_reg_4266_reg[15]_i_1_n_4 ;
  wire \add_ln18_5_reg_4266_reg[15]_i_1_n_5 ;
  wire \add_ln18_5_reg_4266_reg[15]_i_1_n_6 ;
  wire \add_ln18_5_reg_4266_reg[19]_i_1_n_3 ;
  wire \add_ln18_5_reg_4266_reg[19]_i_1_n_4 ;
  wire \add_ln18_5_reg_4266_reg[19]_i_1_n_5 ;
  wire \add_ln18_5_reg_4266_reg[19]_i_1_n_6 ;
  wire \add_ln18_5_reg_4266_reg[23]_i_1_n_3 ;
  wire \add_ln18_5_reg_4266_reg[23]_i_1_n_4 ;
  wire \add_ln18_5_reg_4266_reg[23]_i_1_n_5 ;
  wire \add_ln18_5_reg_4266_reg[23]_i_1_n_6 ;
  wire \add_ln18_5_reg_4266_reg[27]_i_1_n_3 ;
  wire \add_ln18_5_reg_4266_reg[27]_i_1_n_4 ;
  wire \add_ln18_5_reg_4266_reg[27]_i_1_n_5 ;
  wire \add_ln18_5_reg_4266_reg[27]_i_1_n_6 ;
  wire \add_ln18_5_reg_4266_reg[31]_i_1_n_4 ;
  wire \add_ln18_5_reg_4266_reg[31]_i_1_n_5 ;
  wire \add_ln18_5_reg_4266_reg[31]_i_1_n_6 ;
  wire \add_ln18_5_reg_4266_reg[3]_i_1_n_3 ;
  wire \add_ln18_5_reg_4266_reg[3]_i_1_n_4 ;
  wire \add_ln18_5_reg_4266_reg[3]_i_1_n_5 ;
  wire \add_ln18_5_reg_4266_reg[3]_i_1_n_6 ;
  wire \add_ln18_5_reg_4266_reg[7]_i_1_n_3 ;
  wire \add_ln18_5_reg_4266_reg[7]_i_1_n_4 ;
  wire \add_ln18_5_reg_4266_reg[7]_i_1_n_5 ;
  wire \add_ln18_5_reg_4266_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_6_fu_2797_p2;
  wire [31:0]add_ln18_6_reg_4271;
  wire \add_ln18_6_reg_4271[11]_i_2_n_3 ;
  wire \add_ln18_6_reg_4271[11]_i_3_n_3 ;
  wire \add_ln18_6_reg_4271[11]_i_4_n_3 ;
  wire \add_ln18_6_reg_4271[11]_i_5_n_3 ;
  wire \add_ln18_6_reg_4271[15]_i_2_n_3 ;
  wire \add_ln18_6_reg_4271[15]_i_3_n_3 ;
  wire \add_ln18_6_reg_4271[15]_i_4_n_3 ;
  wire \add_ln18_6_reg_4271[15]_i_5_n_3 ;
  wire \add_ln18_6_reg_4271[19]_i_2_n_3 ;
  wire \add_ln18_6_reg_4271[19]_i_3_n_3 ;
  wire \add_ln18_6_reg_4271[19]_i_4_n_3 ;
  wire \add_ln18_6_reg_4271[19]_i_5_n_3 ;
  wire \add_ln18_6_reg_4271[23]_i_2_n_3 ;
  wire \add_ln18_6_reg_4271[23]_i_3_n_3 ;
  wire \add_ln18_6_reg_4271[23]_i_4_n_3 ;
  wire \add_ln18_6_reg_4271[23]_i_5_n_3 ;
  wire \add_ln18_6_reg_4271[27]_i_2_n_3 ;
  wire \add_ln18_6_reg_4271[27]_i_3_n_3 ;
  wire \add_ln18_6_reg_4271[27]_i_4_n_3 ;
  wire \add_ln18_6_reg_4271[27]_i_5_n_3 ;
  wire \add_ln18_6_reg_4271[31]_i_2_n_3 ;
  wire \add_ln18_6_reg_4271[31]_i_3_n_3 ;
  wire \add_ln18_6_reg_4271[31]_i_4_n_3 ;
  wire \add_ln18_6_reg_4271[31]_i_5_n_3 ;
  wire \add_ln18_6_reg_4271[3]_i_2_n_3 ;
  wire \add_ln18_6_reg_4271[3]_i_3_n_3 ;
  wire \add_ln18_6_reg_4271[3]_i_4_n_3 ;
  wire \add_ln18_6_reg_4271[3]_i_5_n_3 ;
  wire \add_ln18_6_reg_4271[7]_i_2_n_3 ;
  wire \add_ln18_6_reg_4271[7]_i_3_n_3 ;
  wire \add_ln18_6_reg_4271[7]_i_4_n_3 ;
  wire \add_ln18_6_reg_4271[7]_i_5_n_3 ;
  wire \add_ln18_6_reg_4271_reg[11]_i_1_n_3 ;
  wire \add_ln18_6_reg_4271_reg[11]_i_1_n_4 ;
  wire \add_ln18_6_reg_4271_reg[11]_i_1_n_5 ;
  wire \add_ln18_6_reg_4271_reg[11]_i_1_n_6 ;
  wire \add_ln18_6_reg_4271_reg[15]_i_1_n_3 ;
  wire \add_ln18_6_reg_4271_reg[15]_i_1_n_4 ;
  wire \add_ln18_6_reg_4271_reg[15]_i_1_n_5 ;
  wire \add_ln18_6_reg_4271_reg[15]_i_1_n_6 ;
  wire \add_ln18_6_reg_4271_reg[19]_i_1_n_3 ;
  wire \add_ln18_6_reg_4271_reg[19]_i_1_n_4 ;
  wire \add_ln18_6_reg_4271_reg[19]_i_1_n_5 ;
  wire \add_ln18_6_reg_4271_reg[19]_i_1_n_6 ;
  wire \add_ln18_6_reg_4271_reg[23]_i_1_n_3 ;
  wire \add_ln18_6_reg_4271_reg[23]_i_1_n_4 ;
  wire \add_ln18_6_reg_4271_reg[23]_i_1_n_5 ;
  wire \add_ln18_6_reg_4271_reg[23]_i_1_n_6 ;
  wire \add_ln18_6_reg_4271_reg[27]_i_1_n_3 ;
  wire \add_ln18_6_reg_4271_reg[27]_i_1_n_4 ;
  wire \add_ln18_6_reg_4271_reg[27]_i_1_n_5 ;
  wire \add_ln18_6_reg_4271_reg[27]_i_1_n_6 ;
  wire \add_ln18_6_reg_4271_reg[31]_i_1_n_4 ;
  wire \add_ln18_6_reg_4271_reg[31]_i_1_n_5 ;
  wire \add_ln18_6_reg_4271_reg[31]_i_1_n_6 ;
  wire \add_ln18_6_reg_4271_reg[3]_i_1_n_3 ;
  wire \add_ln18_6_reg_4271_reg[3]_i_1_n_4 ;
  wire \add_ln18_6_reg_4271_reg[3]_i_1_n_5 ;
  wire \add_ln18_6_reg_4271_reg[3]_i_1_n_6 ;
  wire \add_ln18_6_reg_4271_reg[7]_i_1_n_3 ;
  wire \add_ln18_6_reg_4271_reg[7]_i_1_n_4 ;
  wire \add_ln18_6_reg_4271_reg[7]_i_1_n_5 ;
  wire \add_ln18_6_reg_4271_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_7_fu_2802_p2;
  wire [31:0]add_ln18_7_reg_4276;
  wire \add_ln18_7_reg_4276[11]_i_2_n_3 ;
  wire \add_ln18_7_reg_4276[11]_i_3_n_3 ;
  wire \add_ln18_7_reg_4276[11]_i_4_n_3 ;
  wire \add_ln18_7_reg_4276[11]_i_5_n_3 ;
  wire \add_ln18_7_reg_4276[15]_i_2_n_3 ;
  wire \add_ln18_7_reg_4276[15]_i_3_n_3 ;
  wire \add_ln18_7_reg_4276[15]_i_4_n_3 ;
  wire \add_ln18_7_reg_4276[15]_i_5_n_3 ;
  wire \add_ln18_7_reg_4276[19]_i_2_n_3 ;
  wire \add_ln18_7_reg_4276[19]_i_3_n_3 ;
  wire \add_ln18_7_reg_4276[19]_i_4_n_3 ;
  wire \add_ln18_7_reg_4276[19]_i_5_n_3 ;
  wire \add_ln18_7_reg_4276[23]_i_2_n_3 ;
  wire \add_ln18_7_reg_4276[23]_i_3_n_3 ;
  wire \add_ln18_7_reg_4276[23]_i_4_n_3 ;
  wire \add_ln18_7_reg_4276[23]_i_5_n_3 ;
  wire \add_ln18_7_reg_4276[27]_i_2_n_3 ;
  wire \add_ln18_7_reg_4276[27]_i_3_n_3 ;
  wire \add_ln18_7_reg_4276[27]_i_4_n_3 ;
  wire \add_ln18_7_reg_4276[27]_i_5_n_3 ;
  wire \add_ln18_7_reg_4276[31]_i_2_n_3 ;
  wire \add_ln18_7_reg_4276[31]_i_3_n_3 ;
  wire \add_ln18_7_reg_4276[31]_i_4_n_3 ;
  wire \add_ln18_7_reg_4276[31]_i_5_n_3 ;
  wire \add_ln18_7_reg_4276[3]_i_2_n_3 ;
  wire \add_ln18_7_reg_4276[3]_i_3_n_3 ;
  wire \add_ln18_7_reg_4276[3]_i_4_n_3 ;
  wire \add_ln18_7_reg_4276[3]_i_5_n_3 ;
  wire \add_ln18_7_reg_4276[7]_i_2_n_3 ;
  wire \add_ln18_7_reg_4276[7]_i_3_n_3 ;
  wire \add_ln18_7_reg_4276[7]_i_4_n_3 ;
  wire \add_ln18_7_reg_4276[7]_i_5_n_3 ;
  wire \add_ln18_7_reg_4276_reg[11]_i_1_n_3 ;
  wire \add_ln18_7_reg_4276_reg[11]_i_1_n_4 ;
  wire \add_ln18_7_reg_4276_reg[11]_i_1_n_5 ;
  wire \add_ln18_7_reg_4276_reg[11]_i_1_n_6 ;
  wire \add_ln18_7_reg_4276_reg[15]_i_1_n_3 ;
  wire \add_ln18_7_reg_4276_reg[15]_i_1_n_4 ;
  wire \add_ln18_7_reg_4276_reg[15]_i_1_n_5 ;
  wire \add_ln18_7_reg_4276_reg[15]_i_1_n_6 ;
  wire \add_ln18_7_reg_4276_reg[19]_i_1_n_3 ;
  wire \add_ln18_7_reg_4276_reg[19]_i_1_n_4 ;
  wire \add_ln18_7_reg_4276_reg[19]_i_1_n_5 ;
  wire \add_ln18_7_reg_4276_reg[19]_i_1_n_6 ;
  wire \add_ln18_7_reg_4276_reg[23]_i_1_n_3 ;
  wire \add_ln18_7_reg_4276_reg[23]_i_1_n_4 ;
  wire \add_ln18_7_reg_4276_reg[23]_i_1_n_5 ;
  wire \add_ln18_7_reg_4276_reg[23]_i_1_n_6 ;
  wire \add_ln18_7_reg_4276_reg[27]_i_1_n_3 ;
  wire \add_ln18_7_reg_4276_reg[27]_i_1_n_4 ;
  wire \add_ln18_7_reg_4276_reg[27]_i_1_n_5 ;
  wire \add_ln18_7_reg_4276_reg[27]_i_1_n_6 ;
  wire \add_ln18_7_reg_4276_reg[31]_i_1_n_4 ;
  wire \add_ln18_7_reg_4276_reg[31]_i_1_n_5 ;
  wire \add_ln18_7_reg_4276_reg[31]_i_1_n_6 ;
  wire \add_ln18_7_reg_4276_reg[3]_i_1_n_3 ;
  wire \add_ln18_7_reg_4276_reg[3]_i_1_n_4 ;
  wire \add_ln18_7_reg_4276_reg[3]_i_1_n_5 ;
  wire \add_ln18_7_reg_4276_reg[3]_i_1_n_6 ;
  wire \add_ln18_7_reg_4276_reg[7]_i_1_n_3 ;
  wire \add_ln18_7_reg_4276_reg[7]_i_1_n_4 ;
  wire \add_ln18_7_reg_4276_reg[7]_i_1_n_5 ;
  wire \add_ln18_7_reg_4276_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_8_fu_2807_p2;
  wire [31:0]add_ln18_8_reg_4281;
  wire \add_ln18_8_reg_4281[11]_i_2_n_3 ;
  wire \add_ln18_8_reg_4281[11]_i_3_n_3 ;
  wire \add_ln18_8_reg_4281[11]_i_4_n_3 ;
  wire \add_ln18_8_reg_4281[11]_i_5_n_3 ;
  wire \add_ln18_8_reg_4281[15]_i_2_n_3 ;
  wire \add_ln18_8_reg_4281[15]_i_3_n_3 ;
  wire \add_ln18_8_reg_4281[15]_i_4_n_3 ;
  wire \add_ln18_8_reg_4281[15]_i_5_n_3 ;
  wire \add_ln18_8_reg_4281[19]_i_2_n_3 ;
  wire \add_ln18_8_reg_4281[19]_i_3_n_3 ;
  wire \add_ln18_8_reg_4281[19]_i_4_n_3 ;
  wire \add_ln18_8_reg_4281[19]_i_5_n_3 ;
  wire \add_ln18_8_reg_4281[23]_i_2_n_3 ;
  wire \add_ln18_8_reg_4281[23]_i_3_n_3 ;
  wire \add_ln18_8_reg_4281[23]_i_4_n_3 ;
  wire \add_ln18_8_reg_4281[23]_i_5_n_3 ;
  wire \add_ln18_8_reg_4281[27]_i_2_n_3 ;
  wire \add_ln18_8_reg_4281[27]_i_3_n_3 ;
  wire \add_ln18_8_reg_4281[27]_i_4_n_3 ;
  wire \add_ln18_8_reg_4281[27]_i_5_n_3 ;
  wire \add_ln18_8_reg_4281[31]_i_2_n_3 ;
  wire \add_ln18_8_reg_4281[31]_i_3_n_3 ;
  wire \add_ln18_8_reg_4281[31]_i_4_n_3 ;
  wire \add_ln18_8_reg_4281[31]_i_5_n_3 ;
  wire \add_ln18_8_reg_4281[3]_i_2_n_3 ;
  wire \add_ln18_8_reg_4281[3]_i_3_n_3 ;
  wire \add_ln18_8_reg_4281[3]_i_4_n_3 ;
  wire \add_ln18_8_reg_4281[3]_i_5_n_3 ;
  wire \add_ln18_8_reg_4281[7]_i_2_n_3 ;
  wire \add_ln18_8_reg_4281[7]_i_3_n_3 ;
  wire \add_ln18_8_reg_4281[7]_i_4_n_3 ;
  wire \add_ln18_8_reg_4281[7]_i_5_n_3 ;
  wire \add_ln18_8_reg_4281_reg[11]_i_1_n_3 ;
  wire \add_ln18_8_reg_4281_reg[11]_i_1_n_4 ;
  wire \add_ln18_8_reg_4281_reg[11]_i_1_n_5 ;
  wire \add_ln18_8_reg_4281_reg[11]_i_1_n_6 ;
  wire \add_ln18_8_reg_4281_reg[15]_i_1_n_3 ;
  wire \add_ln18_8_reg_4281_reg[15]_i_1_n_4 ;
  wire \add_ln18_8_reg_4281_reg[15]_i_1_n_5 ;
  wire \add_ln18_8_reg_4281_reg[15]_i_1_n_6 ;
  wire \add_ln18_8_reg_4281_reg[19]_i_1_n_3 ;
  wire \add_ln18_8_reg_4281_reg[19]_i_1_n_4 ;
  wire \add_ln18_8_reg_4281_reg[19]_i_1_n_5 ;
  wire \add_ln18_8_reg_4281_reg[19]_i_1_n_6 ;
  wire \add_ln18_8_reg_4281_reg[23]_i_1_n_3 ;
  wire \add_ln18_8_reg_4281_reg[23]_i_1_n_4 ;
  wire \add_ln18_8_reg_4281_reg[23]_i_1_n_5 ;
  wire \add_ln18_8_reg_4281_reg[23]_i_1_n_6 ;
  wire \add_ln18_8_reg_4281_reg[27]_i_1_n_3 ;
  wire \add_ln18_8_reg_4281_reg[27]_i_1_n_4 ;
  wire \add_ln18_8_reg_4281_reg[27]_i_1_n_5 ;
  wire \add_ln18_8_reg_4281_reg[27]_i_1_n_6 ;
  wire \add_ln18_8_reg_4281_reg[31]_i_1_n_4 ;
  wire \add_ln18_8_reg_4281_reg[31]_i_1_n_5 ;
  wire \add_ln18_8_reg_4281_reg[31]_i_1_n_6 ;
  wire \add_ln18_8_reg_4281_reg[3]_i_1_n_3 ;
  wire \add_ln18_8_reg_4281_reg[3]_i_1_n_4 ;
  wire \add_ln18_8_reg_4281_reg[3]_i_1_n_5 ;
  wire \add_ln18_8_reg_4281_reg[3]_i_1_n_6 ;
  wire \add_ln18_8_reg_4281_reg[7]_i_1_n_3 ;
  wire \add_ln18_8_reg_4281_reg[7]_i_1_n_4 ;
  wire \add_ln18_8_reg_4281_reg[7]_i_1_n_5 ;
  wire \add_ln18_8_reg_4281_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_9_fu_2812_p2;
  wire [31:0]add_ln18_9_reg_4286;
  wire \add_ln18_9_reg_4286[11]_i_2_n_3 ;
  wire \add_ln18_9_reg_4286[11]_i_3_n_3 ;
  wire \add_ln18_9_reg_4286[11]_i_4_n_3 ;
  wire \add_ln18_9_reg_4286[11]_i_5_n_3 ;
  wire \add_ln18_9_reg_4286[15]_i_2_n_3 ;
  wire \add_ln18_9_reg_4286[15]_i_3_n_3 ;
  wire \add_ln18_9_reg_4286[15]_i_4_n_3 ;
  wire \add_ln18_9_reg_4286[15]_i_5_n_3 ;
  wire \add_ln18_9_reg_4286[19]_i_2_n_3 ;
  wire \add_ln18_9_reg_4286[19]_i_3_n_3 ;
  wire \add_ln18_9_reg_4286[19]_i_4_n_3 ;
  wire \add_ln18_9_reg_4286[19]_i_5_n_3 ;
  wire \add_ln18_9_reg_4286[23]_i_2_n_3 ;
  wire \add_ln18_9_reg_4286[23]_i_3_n_3 ;
  wire \add_ln18_9_reg_4286[23]_i_4_n_3 ;
  wire \add_ln18_9_reg_4286[23]_i_5_n_3 ;
  wire \add_ln18_9_reg_4286[27]_i_2_n_3 ;
  wire \add_ln18_9_reg_4286[27]_i_3_n_3 ;
  wire \add_ln18_9_reg_4286[27]_i_4_n_3 ;
  wire \add_ln18_9_reg_4286[27]_i_5_n_3 ;
  wire \add_ln18_9_reg_4286[31]_i_2_n_3 ;
  wire \add_ln18_9_reg_4286[31]_i_3_n_3 ;
  wire \add_ln18_9_reg_4286[31]_i_4_n_3 ;
  wire \add_ln18_9_reg_4286[31]_i_5_n_3 ;
  wire \add_ln18_9_reg_4286[3]_i_2_n_3 ;
  wire \add_ln18_9_reg_4286[3]_i_3_n_3 ;
  wire \add_ln18_9_reg_4286[3]_i_4_n_3 ;
  wire \add_ln18_9_reg_4286[3]_i_5_n_3 ;
  wire \add_ln18_9_reg_4286[7]_i_2_n_3 ;
  wire \add_ln18_9_reg_4286[7]_i_3_n_3 ;
  wire \add_ln18_9_reg_4286[7]_i_4_n_3 ;
  wire \add_ln18_9_reg_4286[7]_i_5_n_3 ;
  wire \add_ln18_9_reg_4286_reg[11]_i_1_n_3 ;
  wire \add_ln18_9_reg_4286_reg[11]_i_1_n_4 ;
  wire \add_ln18_9_reg_4286_reg[11]_i_1_n_5 ;
  wire \add_ln18_9_reg_4286_reg[11]_i_1_n_6 ;
  wire \add_ln18_9_reg_4286_reg[15]_i_1_n_3 ;
  wire \add_ln18_9_reg_4286_reg[15]_i_1_n_4 ;
  wire \add_ln18_9_reg_4286_reg[15]_i_1_n_5 ;
  wire \add_ln18_9_reg_4286_reg[15]_i_1_n_6 ;
  wire \add_ln18_9_reg_4286_reg[19]_i_1_n_3 ;
  wire \add_ln18_9_reg_4286_reg[19]_i_1_n_4 ;
  wire \add_ln18_9_reg_4286_reg[19]_i_1_n_5 ;
  wire \add_ln18_9_reg_4286_reg[19]_i_1_n_6 ;
  wire \add_ln18_9_reg_4286_reg[23]_i_1_n_3 ;
  wire \add_ln18_9_reg_4286_reg[23]_i_1_n_4 ;
  wire \add_ln18_9_reg_4286_reg[23]_i_1_n_5 ;
  wire \add_ln18_9_reg_4286_reg[23]_i_1_n_6 ;
  wire \add_ln18_9_reg_4286_reg[27]_i_1_n_3 ;
  wire \add_ln18_9_reg_4286_reg[27]_i_1_n_4 ;
  wire \add_ln18_9_reg_4286_reg[27]_i_1_n_5 ;
  wire \add_ln18_9_reg_4286_reg[27]_i_1_n_6 ;
  wire \add_ln18_9_reg_4286_reg[31]_i_1_n_4 ;
  wire \add_ln18_9_reg_4286_reg[31]_i_1_n_5 ;
  wire \add_ln18_9_reg_4286_reg[31]_i_1_n_6 ;
  wire \add_ln18_9_reg_4286_reg[3]_i_1_n_3 ;
  wire \add_ln18_9_reg_4286_reg[3]_i_1_n_4 ;
  wire \add_ln18_9_reg_4286_reg[3]_i_1_n_5 ;
  wire \add_ln18_9_reg_4286_reg[3]_i_1_n_6 ;
  wire \add_ln18_9_reg_4286_reg[7]_i_1_n_3 ;
  wire \add_ln18_9_reg_4286_reg[7]_i_1_n_4 ;
  wire \add_ln18_9_reg_4286_reg[7]_i_1_n_5 ;
  wire \add_ln18_9_reg_4286_reg[7]_i_1_n_6 ;
  wire [31:0]add_ln18_fu_2771_p2;
  wire [31:0]add_ln18_reg_4246;
  wire \add_ln18_reg_4246[11]_i_2_n_3 ;
  wire \add_ln18_reg_4246[11]_i_3_n_3 ;
  wire \add_ln18_reg_4246[11]_i_4_n_3 ;
  wire \add_ln18_reg_4246[11]_i_5_n_3 ;
  wire \add_ln18_reg_4246[15]_i_2_n_3 ;
  wire \add_ln18_reg_4246[15]_i_3_n_3 ;
  wire \add_ln18_reg_4246[15]_i_4_n_3 ;
  wire \add_ln18_reg_4246[15]_i_5_n_3 ;
  wire \add_ln18_reg_4246[19]_i_2_n_3 ;
  wire \add_ln18_reg_4246[19]_i_3_n_3 ;
  wire \add_ln18_reg_4246[19]_i_4_n_3 ;
  wire \add_ln18_reg_4246[19]_i_5_n_3 ;
  wire \add_ln18_reg_4246[23]_i_2_n_3 ;
  wire \add_ln18_reg_4246[23]_i_3_n_3 ;
  wire \add_ln18_reg_4246[23]_i_4_n_3 ;
  wire \add_ln18_reg_4246[23]_i_5_n_3 ;
  wire \add_ln18_reg_4246[27]_i_2_n_3 ;
  wire \add_ln18_reg_4246[27]_i_3_n_3 ;
  wire \add_ln18_reg_4246[27]_i_4_n_3 ;
  wire \add_ln18_reg_4246[27]_i_5_n_3 ;
  wire \add_ln18_reg_4246[31]_i_2_n_3 ;
  wire \add_ln18_reg_4246[31]_i_3_n_3 ;
  wire \add_ln18_reg_4246[31]_i_4_n_3 ;
  wire \add_ln18_reg_4246[31]_i_5_n_3 ;
  wire \add_ln18_reg_4246[3]_i_2_n_3 ;
  wire \add_ln18_reg_4246[3]_i_3_n_3 ;
  wire \add_ln18_reg_4246[3]_i_4_n_3 ;
  wire \add_ln18_reg_4246[3]_i_5_n_3 ;
  wire \add_ln18_reg_4246[7]_i_2_n_3 ;
  wire \add_ln18_reg_4246[7]_i_3_n_3 ;
  wire \add_ln18_reg_4246[7]_i_4_n_3 ;
  wire \add_ln18_reg_4246[7]_i_5_n_3 ;
  wire \add_ln18_reg_4246_reg[11]_i_1_n_3 ;
  wire \add_ln18_reg_4246_reg[11]_i_1_n_4 ;
  wire \add_ln18_reg_4246_reg[11]_i_1_n_5 ;
  wire \add_ln18_reg_4246_reg[11]_i_1_n_6 ;
  wire \add_ln18_reg_4246_reg[15]_i_1_n_3 ;
  wire \add_ln18_reg_4246_reg[15]_i_1_n_4 ;
  wire \add_ln18_reg_4246_reg[15]_i_1_n_5 ;
  wire \add_ln18_reg_4246_reg[15]_i_1_n_6 ;
  wire \add_ln18_reg_4246_reg[19]_i_1_n_3 ;
  wire \add_ln18_reg_4246_reg[19]_i_1_n_4 ;
  wire \add_ln18_reg_4246_reg[19]_i_1_n_5 ;
  wire \add_ln18_reg_4246_reg[19]_i_1_n_6 ;
  wire \add_ln18_reg_4246_reg[23]_i_1_n_3 ;
  wire \add_ln18_reg_4246_reg[23]_i_1_n_4 ;
  wire \add_ln18_reg_4246_reg[23]_i_1_n_5 ;
  wire \add_ln18_reg_4246_reg[23]_i_1_n_6 ;
  wire \add_ln18_reg_4246_reg[27]_i_1_n_3 ;
  wire \add_ln18_reg_4246_reg[27]_i_1_n_4 ;
  wire \add_ln18_reg_4246_reg[27]_i_1_n_5 ;
  wire \add_ln18_reg_4246_reg[27]_i_1_n_6 ;
  wire \add_ln18_reg_4246_reg[31]_i_1_n_4 ;
  wire \add_ln18_reg_4246_reg[31]_i_1_n_5 ;
  wire \add_ln18_reg_4246_reg[31]_i_1_n_6 ;
  wire \add_ln18_reg_4246_reg[3]_i_1_n_3 ;
  wire \add_ln18_reg_4246_reg[3]_i_1_n_4 ;
  wire \add_ln18_reg_4246_reg[3]_i_1_n_5 ;
  wire \add_ln18_reg_4246_reg[3]_i_1_n_6 ;
  wire \add_ln18_reg_4246_reg[7]_i_1_n_3 ;
  wire \add_ln18_reg_4246_reg[7]_i_1_n_4 ;
  wire \add_ln18_reg_4246_reg[7]_i_1_n_5 ;
  wire \add_ln18_reg_4246_reg[7]_i_1_n_6 ;
  wire [8:1]add_ln39_1_fu_1416_p2;
  wire [8:1]add_ln39_1_reg_3633;
  wire \add_ln39_1_reg_3633[8]_i_2_n_3 ;
  wire [8:2]add_ln39_fu_1410_p2;
  wire [8:2]add_ln39_reg_3628;
  wire \add_ln39_reg_3628[8]_i_2_n_3 ;
  wire [16:1]add_ln40_1_fu_1614_p2;
  wire [16:0]add_ln40_1_reg_3714;
  wire \add_ln40_1_reg_3714[12]_i_2_n_3 ;
  wire \add_ln40_1_reg_3714[12]_i_3_n_3 ;
  wire \add_ln40_1_reg_3714[12]_i_4_n_3 ;
  wire \add_ln40_1_reg_3714[12]_i_5_n_3 ;
  wire \add_ln40_1_reg_3714[12]_i_6_n_3 ;
  wire \add_ln40_1_reg_3714[16]_i_2_n_3 ;
  wire \add_ln40_1_reg_3714[16]_i_3_n_3 ;
  wire \add_ln40_1_reg_3714[16]_i_4_n_3 ;
  wire \add_ln40_1_reg_3714[16]_i_5_n_3 ;
  wire \add_ln40_1_reg_3714[4]_i_2_n_3 ;
  wire \add_ln40_1_reg_3714[4]_i_3_n_3 ;
  wire \add_ln40_1_reg_3714[4]_i_4_n_3 ;
  wire \add_ln40_1_reg_3714[8]_i_2_n_3 ;
  wire \add_ln40_1_reg_3714[8]_i_3_n_3 ;
  wire \add_ln40_1_reg_3714[8]_i_4_n_3 ;
  wire \add_ln40_1_reg_3714[8]_i_5_n_3 ;
  wire \add_ln40_1_reg_3714_reg[12]_i_1_n_3 ;
  wire \add_ln40_1_reg_3714_reg[12]_i_1_n_4 ;
  wire \add_ln40_1_reg_3714_reg[12]_i_1_n_5 ;
  wire \add_ln40_1_reg_3714_reg[12]_i_1_n_6 ;
  wire \add_ln40_1_reg_3714_reg[16]_i_1_n_4 ;
  wire \add_ln40_1_reg_3714_reg[16]_i_1_n_5 ;
  wire \add_ln40_1_reg_3714_reg[16]_i_1_n_6 ;
  wire \add_ln40_1_reg_3714_reg[4]_i_1_n_3 ;
  wire \add_ln40_1_reg_3714_reg[4]_i_1_n_4 ;
  wire \add_ln40_1_reg_3714_reg[4]_i_1_n_5 ;
  wire \add_ln40_1_reg_3714_reg[4]_i_1_n_6 ;
  wire \add_ln40_1_reg_3714_reg[8]_i_1_n_3 ;
  wire \add_ln40_1_reg_3714_reg[8]_i_1_n_4 ;
  wire \add_ln40_1_reg_3714_reg[8]_i_1_n_5 ;
  wire \add_ln40_1_reg_3714_reg[8]_i_1_n_6 ;
  wire [31:2]add_ln40_2_fu_2036_p2;
  wire [15:1]add_ln40_3_fu_1619_p2;
  wire [31:2]add_ln40_4_fu_2129_p2;
  wire [17:0]add_ln40_6_fu_1638_p2;
  wire [17:0]add_ln40_6_reg_3724;
  wire \add_ln40_6_reg_3724[11]_i_2_n_3 ;
  wire \add_ln40_6_reg_3724[11]_i_3_n_3 ;
  wire \add_ln40_6_reg_3724[11]_i_4_n_3 ;
  wire \add_ln40_6_reg_3724[11]_i_5_n_3 ;
  wire \add_ln40_6_reg_3724[11]_i_6_n_3 ;
  wire \add_ln40_6_reg_3724[15]_i_2_n_3 ;
  wire \add_ln40_6_reg_3724[15]_i_3_n_3 ;
  wire \add_ln40_6_reg_3724[15]_i_4_n_3 ;
  wire \add_ln40_6_reg_3724[15]_i_5_n_3 ;
  wire \add_ln40_6_reg_3724[17]_i_2_n_3 ;
  wire \add_ln40_6_reg_3724[3]_i_2_n_3 ;
  wire \add_ln40_6_reg_3724[3]_i_3_n_3 ;
  wire \add_ln40_6_reg_3724[3]_i_4_n_3 ;
  wire \add_ln40_6_reg_3724[7]_i_2_n_3 ;
  wire \add_ln40_6_reg_3724[7]_i_3_n_3 ;
  wire \add_ln40_6_reg_3724[7]_i_4_n_3 ;
  wire \add_ln40_6_reg_3724[7]_i_5_n_3 ;
  wire \add_ln40_6_reg_3724_reg[11]_i_1_n_3 ;
  wire \add_ln40_6_reg_3724_reg[11]_i_1_n_4 ;
  wire \add_ln40_6_reg_3724_reg[11]_i_1_n_5 ;
  wire \add_ln40_6_reg_3724_reg[11]_i_1_n_6 ;
  wire \add_ln40_6_reg_3724_reg[15]_i_1_n_3 ;
  wire \add_ln40_6_reg_3724_reg[15]_i_1_n_4 ;
  wire \add_ln40_6_reg_3724_reg[15]_i_1_n_5 ;
  wire \add_ln40_6_reg_3724_reg[15]_i_1_n_6 ;
  wire \add_ln40_6_reg_3724_reg[17]_i_1_n_6 ;
  wire \add_ln40_6_reg_3724_reg[3]_i_1_n_3 ;
  wire \add_ln40_6_reg_3724_reg[3]_i_1_n_4 ;
  wire \add_ln40_6_reg_3724_reg[3]_i_1_n_5 ;
  wire \add_ln40_6_reg_3724_reg[3]_i_1_n_6 ;
  wire \add_ln40_6_reg_3724_reg[7]_i_1_n_3 ;
  wire \add_ln40_6_reg_3724_reg[7]_i_1_n_4 ;
  wire \add_ln40_6_reg_3724_reg[7]_i_1_n_5 ;
  wire \add_ln40_6_reg_3724_reg[7]_i_1_n_6 ;
  wire [17:2]add_ln40_7_fu_1653_p2;
  wire [17:1]add_ln40_7_reg_3729;
  wire \add_ln40_7_reg_3729[13]_i_2_n_3 ;
  wire \add_ln40_7_reg_3729[13]_i_3_n_3 ;
  wire \add_ln40_7_reg_3729[13]_i_4_n_3 ;
  wire \add_ln40_7_reg_3729[13]_i_5_n_3 ;
  wire \add_ln40_7_reg_3729[13]_i_6_n_3 ;
  wire \add_ln40_7_reg_3729[17]_i_2_n_3 ;
  wire \add_ln40_7_reg_3729[17]_i_3_n_3 ;
  wire \add_ln40_7_reg_3729[17]_i_4_n_3 ;
  wire \add_ln40_7_reg_3729[5]_i_2_n_3 ;
  wire \add_ln40_7_reg_3729[5]_i_3_n_3 ;
  wire \add_ln40_7_reg_3729[5]_i_4_n_3 ;
  wire \add_ln40_7_reg_3729[5]_i_5_n_3 ;
  wire \add_ln40_7_reg_3729[9]_i_2_n_3 ;
  wire \add_ln40_7_reg_3729[9]_i_3_n_3 ;
  wire \add_ln40_7_reg_3729[9]_i_4_n_3 ;
  wire \add_ln40_7_reg_3729[9]_i_5_n_3 ;
  wire \add_ln40_7_reg_3729_reg[13]_i_1_n_3 ;
  wire \add_ln40_7_reg_3729_reg[13]_i_1_n_4 ;
  wire \add_ln40_7_reg_3729_reg[13]_i_1_n_5 ;
  wire \add_ln40_7_reg_3729_reg[13]_i_1_n_6 ;
  wire \add_ln40_7_reg_3729_reg[17]_i_1_n_4 ;
  wire \add_ln40_7_reg_3729_reg[17]_i_1_n_5 ;
  wire \add_ln40_7_reg_3729_reg[17]_i_1_n_6 ;
  wire \add_ln40_7_reg_3729_reg[5]_i_1_n_3 ;
  wire \add_ln40_7_reg_3729_reg[5]_i_1_n_4 ;
  wire \add_ln40_7_reg_3729_reg[5]_i_1_n_5 ;
  wire \add_ln40_7_reg_3729_reg[5]_i_1_n_6 ;
  wire \add_ln40_7_reg_3729_reg[9]_i_1_n_3 ;
  wire \add_ln40_7_reg_3729_reg[9]_i_1_n_4 ;
  wire \add_ln40_7_reg_3729_reg[9]_i_1_n_5 ;
  wire \add_ln40_7_reg_3729_reg[9]_i_1_n_6 ;
  wire [31:2]add_ln40_8_fu_2201_p2;
  wire [31:2]add_ln40_9_fu_2263_p2;
  wire [15:0]add_ln61_4_fu_2288_p2;
  wire [15:0]add_ln61_4_reg_3973;
  wire \add_ln61_4_reg_3973[3]_i_2_n_3 ;
  wire \add_ln61_4_reg_3973[3]_i_3_n_3 ;
  wire \add_ln61_4_reg_3973[3]_i_4_n_3 ;
  wire \add_ln61_4_reg_3973[3]_i_5_n_3 ;
  wire \add_ln61_4_reg_3973[7]_i_2_n_3 ;
  wire \add_ln61_4_reg_3973[7]_i_3_n_3 ;
  wire \add_ln61_4_reg_3973[7]_i_4_n_3 ;
  wire \add_ln61_4_reg_3973[7]_i_5_n_3 ;
  wire \add_ln61_4_reg_3973_reg[11]_i_1_n_3 ;
  wire \add_ln61_4_reg_3973_reg[11]_i_1_n_4 ;
  wire \add_ln61_4_reg_3973_reg[11]_i_1_n_5 ;
  wire \add_ln61_4_reg_3973_reg[11]_i_1_n_6 ;
  wire \add_ln61_4_reg_3973_reg[15]_i_1_n_4 ;
  wire \add_ln61_4_reg_3973_reg[15]_i_1_n_5 ;
  wire \add_ln61_4_reg_3973_reg[15]_i_1_n_6 ;
  wire \add_ln61_4_reg_3973_reg[3]_i_1_n_3 ;
  wire \add_ln61_4_reg_3973_reg[3]_i_1_n_4 ;
  wire \add_ln61_4_reg_3973_reg[3]_i_1_n_5 ;
  wire \add_ln61_4_reg_3973_reg[3]_i_1_n_6 ;
  wire \add_ln61_4_reg_3973_reg[7]_i_1_n_3 ;
  wire \add_ln61_4_reg_3973_reg[7]_i_1_n_4 ;
  wire \add_ln61_4_reg_3973_reg[7]_i_1_n_5 ;
  wire \add_ln61_4_reg_3973_reg[7]_i_1_n_6 ;
  wire add_ln61_reg_3843_reg_i_1_n_3;
  wire add_ln61_reg_3843_reg_i_2_n_3;
  wire add_ln61_reg_3843_reg_i_3_n_3;
  wire add_ln61_reg_3843_reg_i_4_n_3;
  wire add_ln61_reg_3843_reg_n_100;
  wire add_ln61_reg_3843_reg_n_101;
  wire add_ln61_reg_3843_reg_n_102;
  wire add_ln61_reg_3843_reg_n_103;
  wire add_ln61_reg_3843_reg_n_104;
  wire add_ln61_reg_3843_reg_n_105;
  wire add_ln61_reg_3843_reg_n_106;
  wire add_ln61_reg_3843_reg_n_107;
  wire add_ln61_reg_3843_reg_n_108;
  wire add_ln61_reg_3843_reg_n_92;
  wire add_ln61_reg_3843_reg_n_93;
  wire add_ln61_reg_3843_reg_n_94;
  wire add_ln61_reg_3843_reg_n_95;
  wire add_ln61_reg_3843_reg_n_96;
  wire add_ln61_reg_3843_reg_n_97;
  wire add_ln61_reg_3843_reg_n_98;
  wire add_ln61_reg_3843_reg_n_99;
  wire add_ln68_1_reg_3853_reg_i_1_n_3;
  wire add_ln68_1_reg_3853_reg_i_2_n_3;
  wire add_ln68_1_reg_3853_reg_n_109;
  wire add_ln68_1_reg_3853_reg_n_110;
  wire add_ln68_1_reg_3853_reg_n_111;
  wire add_ln68_1_reg_3853_reg_n_112;
  wire add_ln68_1_reg_3853_reg_n_113;
  wire add_ln68_1_reg_3853_reg_n_114;
  wire add_ln68_1_reg_3853_reg_n_115;
  wire add_ln68_1_reg_3853_reg_n_116;
  wire add_ln68_1_reg_3853_reg_n_117;
  wire add_ln68_1_reg_3853_reg_n_118;
  wire add_ln68_1_reg_3853_reg_n_119;
  wire add_ln68_1_reg_3853_reg_n_120;
  wire add_ln68_1_reg_3853_reg_n_121;
  wire add_ln68_1_reg_3853_reg_n_122;
  wire add_ln68_1_reg_3853_reg_n_123;
  wire add_ln68_1_reg_3853_reg_n_124;
  wire add_ln68_1_reg_3853_reg_n_125;
  wire add_ln68_1_reg_3853_reg_n_126;
  wire add_ln68_1_reg_3853_reg_n_127;
  wire add_ln68_1_reg_3853_reg_n_128;
  wire add_ln68_1_reg_3853_reg_n_129;
  wire add_ln68_1_reg_3853_reg_n_130;
  wire add_ln68_1_reg_3853_reg_n_131;
  wire add_ln68_1_reg_3853_reg_n_132;
  wire add_ln68_1_reg_3853_reg_n_133;
  wire add_ln68_1_reg_3853_reg_n_134;
  wire add_ln68_1_reg_3853_reg_n_135;
  wire add_ln68_1_reg_3853_reg_n_136;
  wire add_ln68_1_reg_3853_reg_n_137;
  wire add_ln68_1_reg_3853_reg_n_138;
  wire add_ln68_1_reg_3853_reg_n_139;
  wire add_ln68_1_reg_3853_reg_n_140;
  wire add_ln68_1_reg_3853_reg_n_141;
  wire add_ln68_1_reg_3853_reg_n_142;
  wire add_ln68_1_reg_3853_reg_n_143;
  wire add_ln68_1_reg_3853_reg_n_144;
  wire add_ln68_1_reg_3853_reg_n_145;
  wire add_ln68_1_reg_3853_reg_n_146;
  wire add_ln68_1_reg_3853_reg_n_147;
  wire add_ln68_1_reg_3853_reg_n_148;
  wire add_ln68_1_reg_3853_reg_n_149;
  wire add_ln68_1_reg_3853_reg_n_150;
  wire add_ln68_1_reg_3853_reg_n_151;
  wire add_ln68_1_reg_3853_reg_n_152;
  wire add_ln68_1_reg_3853_reg_n_153;
  wire add_ln68_1_reg_3853_reg_n_154;
  wire add_ln68_1_reg_3853_reg_n_155;
  wire add_ln68_1_reg_3853_reg_n_156;
  wire [31:2]add_ln68_3_fu_2314_p2;
  wire [31:2]add_ln68_4_fu_2369_p2;
  wire [31:2]add_ln68_5_fu_2424_p2;
  wire [31:2]add_ln68_6_fu_2483_p2;
  wire add_ln68_reg_3848_reg_i_1_n_3;
  wire add_ln68_reg_3848_reg_i_2_n_3;
  wire add_ln68_reg_3848_reg_n_109;
  wire add_ln68_reg_3848_reg_n_110;
  wire add_ln68_reg_3848_reg_n_111;
  wire add_ln68_reg_3848_reg_n_112;
  wire add_ln68_reg_3848_reg_n_113;
  wire add_ln68_reg_3848_reg_n_114;
  wire add_ln68_reg_3848_reg_n_115;
  wire add_ln68_reg_3848_reg_n_116;
  wire add_ln68_reg_3848_reg_n_117;
  wire add_ln68_reg_3848_reg_n_118;
  wire add_ln68_reg_3848_reg_n_119;
  wire add_ln68_reg_3848_reg_n_120;
  wire add_ln68_reg_3848_reg_n_121;
  wire add_ln68_reg_3848_reg_n_122;
  wire add_ln68_reg_3848_reg_n_123;
  wire add_ln68_reg_3848_reg_n_124;
  wire add_ln68_reg_3848_reg_n_125;
  wire add_ln68_reg_3848_reg_n_126;
  wire add_ln68_reg_3848_reg_n_127;
  wire add_ln68_reg_3848_reg_n_128;
  wire add_ln68_reg_3848_reg_n_129;
  wire add_ln68_reg_3848_reg_n_130;
  wire add_ln68_reg_3848_reg_n_131;
  wire add_ln68_reg_3848_reg_n_132;
  wire add_ln68_reg_3848_reg_n_133;
  wire add_ln68_reg_3848_reg_n_134;
  wire add_ln68_reg_3848_reg_n_135;
  wire add_ln68_reg_3848_reg_n_136;
  wire add_ln68_reg_3848_reg_n_137;
  wire add_ln68_reg_3848_reg_n_138;
  wire add_ln68_reg_3848_reg_n_139;
  wire add_ln68_reg_3848_reg_n_140;
  wire add_ln68_reg_3848_reg_n_141;
  wire add_ln68_reg_3848_reg_n_142;
  wire add_ln68_reg_3848_reg_n_143;
  wire add_ln68_reg_3848_reg_n_144;
  wire add_ln68_reg_3848_reg_n_145;
  wire add_ln68_reg_3848_reg_n_146;
  wire add_ln68_reg_3848_reg_n_147;
  wire add_ln68_reg_3848_reg_n_148;
  wire add_ln68_reg_3848_reg_n_149;
  wire add_ln68_reg_3848_reg_n_150;
  wire add_ln68_reg_3848_reg_n_151;
  wire add_ln68_reg_3848_reg_n_152;
  wire add_ln68_reg_3848_reg_n_153;
  wire add_ln68_reg_3848_reg_n_154;
  wire add_ln68_reg_3848_reg_n_155;
  wire add_ln68_reg_3848_reg_n_156;
  wire [31:4]add_ln90_1_fu_2067_p2;
  wire [15:2]add_ln90_2_fu_2866_p2;
  wire [31:2]add_ln90_3_fu_2882_p2;
  wire [15:2]add_ln90_4_fu_2897_p2;
  wire [31:3]add_ln90_5_fu_2913_p2;
  wire [16:2]add_ln90_6_fu_2928_p2;
  wire [31:2]add_ln90_7_fu_2945_p2;
  wire [15:2]add_ln90_fu_2051_p2;
  wire \add_ln90_reg_3890[5]_i_2_n_3 ;
  wire \add_ln90_reg_3890[5]_i_3_n_3 ;
  wire \add_ln90_reg_3890[5]_i_4_n_3 ;
  wire \add_ln90_reg_3890[5]_i_5_n_3 ;
  wire \add_ln90_reg_3890[5]_i_6_n_3 ;
  wire \add_ln90_reg_3890[5]_i_7_n_3 ;
  wire \add_ln90_reg_3890[5]_i_8_n_3 ;
  wire \add_ln90_reg_3890[9]_i_2_n_3 ;
  wire \add_ln90_reg_3890[9]_i_3_n_3 ;
  wire \add_ln90_reg_3890[9]_i_4_n_3 ;
  wire \add_ln90_reg_3890[9]_i_5_n_3 ;
  wire \add_ln90_reg_3890[9]_i_6_n_3 ;
  wire \add_ln90_reg_3890_reg[13]_i_1_n_3 ;
  wire \add_ln90_reg_3890_reg[13]_i_1_n_4 ;
  wire \add_ln90_reg_3890_reg[13]_i_1_n_5 ;
  wire \add_ln90_reg_3890_reg[13]_i_1_n_6 ;
  wire \add_ln90_reg_3890_reg[15]_i_1_n_6 ;
  wire \add_ln90_reg_3890_reg[5]_i_1_n_3 ;
  wire \add_ln90_reg_3890_reg[5]_i_1_n_4 ;
  wire \add_ln90_reg_3890_reg[5]_i_1_n_5 ;
  wire \add_ln90_reg_3890_reg[5]_i_1_n_6 ;
  wire \add_ln90_reg_3890_reg[9]_i_1_n_3 ;
  wire \add_ln90_reg_3890_reg[9]_i_1_n_4 ;
  wire \add_ln90_reg_3890_reg[9]_i_1_n_5 ;
  wire \add_ln90_reg_3890_reg[9]_i_1_n_6 ;
  wire [31:1]addr_a0;
  wire [31:1]addr_a0_read_reg_3587;
  wire [31:1]addr_b0;
  wire [31:1]addr_b0_read_reg_3579;
  wire [31:1]addr_c0;
  wire [31:1]addr_c0_read_reg_3571;
  wire and_ln35_1_fu_2174_p2;
  wire and_ln35_1_reg_3933;
  wire and_ln35_2_fu_2236_p2;
  wire and_ln35_2_reg_3953;
  wire and_ln35_fu_2102_p2;
  wire and_ln35_reg_3913;
  wire \ap_CS_fsm[4]_i_2_n_3 ;
  wire \ap_CS_fsm[4]_i_3_n_3 ;
  wire \ap_CS_fsm_reg_n_3_[109] ;
  wire \ap_CS_fsm_reg_n_3_[10] ;
  wire \ap_CS_fsm_reg_n_3_[110] ;
  wire \ap_CS_fsm_reg_n_3_[111] ;
  wire \ap_CS_fsm_reg_n_3_[11] ;
  wire \ap_CS_fsm_reg_n_3_[12] ;
  wire \ap_CS_fsm_reg_n_3_[16] ;
  wire \ap_CS_fsm_reg_n_3_[17] ;
  wire \ap_CS_fsm_reg_n_3_[18] ;
  wire \ap_CS_fsm_reg_n_3_[19] ;
  wire \ap_CS_fsm_reg_n_3_[20] ;
  wire \ap_CS_fsm_reg_n_3_[21] ;
  wire \ap_CS_fsm_reg_n_3_[22] ;
  wire \ap_CS_fsm_reg_n_3_[26] ;
  wire \ap_CS_fsm_reg_n_3_[27] ;
  wire \ap_CS_fsm_reg_n_3_[28] ;
  wire \ap_CS_fsm_reg_n_3_[29] ;
  wire \ap_CS_fsm_reg_n_3_[30] ;
  wire \ap_CS_fsm_reg_n_3_[31] ;
  wire \ap_CS_fsm_reg_n_3_[32] ;
  wire \ap_CS_fsm_reg_n_3_[36] ;
  wire \ap_CS_fsm_reg_n_3_[37] ;
  wire \ap_CS_fsm_reg_n_3_[38] ;
  wire \ap_CS_fsm_reg_n_3_[39] ;
  wire \ap_CS_fsm_reg_n_3_[40] ;
  wire \ap_CS_fsm_reg_n_3_[41] ;
  wire \ap_CS_fsm_reg_n_3_[42] ;
  wire \ap_CS_fsm_reg_n_3_[46] ;
  wire \ap_CS_fsm_reg_n_3_[47] ;
  wire \ap_CS_fsm_reg_n_3_[48] ;
  wire \ap_CS_fsm_reg_n_3_[49] ;
  wire \ap_CS_fsm_reg_n_3_[50] ;
  wire \ap_CS_fsm_reg_n_3_[51] ;
  wire \ap_CS_fsm_reg_n_3_[52] ;
  wire \ap_CS_fsm_reg_n_3_[57] ;
  wire \ap_CS_fsm_reg_n_3_[58] ;
  wire \ap_CS_fsm_reg_n_3_[59] ;
  wire \ap_CS_fsm_reg_n_3_[60] ;
  wire \ap_CS_fsm_reg_n_3_[61] ;
  wire \ap_CS_fsm_reg_n_3_[62] ;
  wire \ap_CS_fsm_reg_n_3_[63] ;
  wire \ap_CS_fsm_reg_n_3_[68] ;
  wire \ap_CS_fsm_reg_n_3_[69] ;
  wire \ap_CS_fsm_reg_n_3_[6] ;
  wire \ap_CS_fsm_reg_n_3_[70] ;
  wire \ap_CS_fsm_reg_n_3_[71] ;
  wire \ap_CS_fsm_reg_n_3_[72] ;
  wire \ap_CS_fsm_reg_n_3_[73] ;
  wire \ap_CS_fsm_reg_n_3_[74] ;
  wire \ap_CS_fsm_reg_n_3_[79] ;
  wire \ap_CS_fsm_reg_n_3_[7] ;
  wire \ap_CS_fsm_reg_n_3_[80] ;
  wire \ap_CS_fsm_reg_n_3_[81] ;
  wire \ap_CS_fsm_reg_n_3_[82] ;
  wire \ap_CS_fsm_reg_n_3_[83] ;
  wire \ap_CS_fsm_reg_n_3_[84] ;
  wire \ap_CS_fsm_reg_n_3_[85] ;
  wire \ap_CS_fsm_reg_n_3_[8] ;
  wire \ap_CS_fsm_reg_n_3_[9] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [112:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm110_out;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm114_out;
  wire ap_NS_fsm115_out;
  wire ap_NS_fsm116_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm14_out;
  wire ap_NS_fsm16_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_s_axi_U_n_8;
  wire [31:0]aw_RDATA;
  wire [7:0]b0_q;
  wire [1:0]b0_q_cast36_reg_3600;
  wire [31:0]bi_RDATA;
  wire [31:16]buff0_reg__1;
  wire [31:16]buff0_reg__1_0;
  wire [31:16]buff0_reg__1_1;
  wire [31:16]buff0_reg__1_10;
  wire [31:16]buff0_reg__1_11;
  wire [31:16]buff0_reg__1_12;
  wire [31:16]buff0_reg__1_13;
  wire [31:16]buff0_reg__1_2;
  wire [31:16]buff0_reg__1_3;
  wire [31:16]buff0_reg__1_4;
  wire [31:16]buff0_reg__1_5;
  wire [31:16]buff0_reg__1_6;
  wire [31:16]buff0_reg__1_7;
  wire [31:16]buff0_reg__1_8;
  wire [31:16]buff0_reg__1_9;
  wire [5:0]i_2_fu_1588_p2;
  wire [5:0]i_2_reg_3704;
  wire [5:0]i_fu_262;
  wire icmp_ln131_fu_1583_p2;
  wire icmp_ln139_fu_1995_p2;
  wire icmp_ln39_1_fu_2098_p2;
  wire icmp_ln39_2_fu_2170_p2;
  wire icmp_ln39_3_fu_2232_p2;
  wire icmp_ln39_fu_2010_p2;
  wire icmp_ln39_reg_3881;
  wire interrupt;
  wire [5:0]j_1_fu_1903_p2;
  wire [5:0]j_1_reg_3833;
  wire j_reg_750;
  wire [7:0]k_fu_2000_p2;
  wire [7:0]k_reg_3866;
  wire \k_reg_3866[6]_i_2_n_3 ;
  wire \k_reg_3866[7]_i_2_n_3 ;
  wire [7:0]m;
  wire [31:2]\^m_axi_aw_ARADDR ;
  wire [3:0]\^m_axi_aw_ARLEN ;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_ARVALID;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [31:0]m_axi_aw_RDATA;
  wire m_axi_aw_RLAST;
  wire m_axi_aw_RREADY;
  wire m_axi_aw_RVALID;
  wire [31:2]\^m_axi_bi_ARADDR ;
  wire [3:0]\^m_axi_bi_ARLEN ;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_ARVALID;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [31:0]m_axi_bi_RDATA;
  wire m_axi_bi_RLAST;
  wire m_axi_bi_RREADY;
  wire m_axi_bi_RVALID;
  wire [31:2]\^m_axi_ca_AWADDR ;
  wire [3:0]\^m_axi_ca_AWLEN ;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BREADY;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RREADY;
  wire m_axi_ca_RVALID;
  wire [31:0]m_axi_ca_WDATA;
  wire m_axi_ca_WLAST;
  wire m_axi_ca_WREADY;
  wire [3:0]m_axi_ca_WSTRB;
  wire m_axi_ca_WVALID;
  wire [7:0]m_read_reg_3595;
  wire \mul2_i8_reg_3709_reg_n_3_[10] ;
  wire \mul2_i8_reg_3709_reg_n_3_[11] ;
  wire \mul2_i8_reg_3709_reg_n_3_[12] ;
  wire \mul2_i8_reg_3709_reg_n_3_[13] ;
  wire \mul2_i8_reg_3709_reg_n_3_[14] ;
  wire \mul2_i8_reg_3709_reg_n_3_[15] ;
  wire \mul2_i8_reg_3709_reg_n_3_[2] ;
  wire \mul2_i8_reg_3709_reg_n_3_[3] ;
  wire \mul2_i8_reg_3709_reg_n_3_[4] ;
  wire \mul2_i8_reg_3709_reg_n_3_[5] ;
  wire \mul2_i8_reg_3709_reg_n_3_[6] ;
  wire \mul2_i8_reg_3709_reg_n_3_[7] ;
  wire \mul2_i8_reg_3709_reg_n_3_[8] ;
  wire \mul2_i8_reg_3709_reg_n_3_[9] ;
  wire [15:2]mul2_i_cast_fu_1602_p1;
  wire mul_32s_32s_32_2_1_U10_n_19;
  wire mul_32s_32s_32_2_1_U10_n_20;
  wire mul_32s_32s_32_2_1_U10_n_21;
  wire mul_32s_32s_32_2_1_U10_n_22;
  wire mul_32s_32s_32_2_1_U10_n_23;
  wire mul_32s_32s_32_2_1_U10_n_24;
  wire mul_32s_32s_32_2_1_U10_n_25;
  wire mul_32s_32s_32_2_1_U10_n_26;
  wire mul_32s_32s_32_2_1_U10_n_27;
  wire mul_32s_32s_32_2_1_U10_n_28;
  wire mul_32s_32s_32_2_1_U10_n_29;
  wire mul_32s_32s_32_2_1_U10_n_30;
  wire mul_32s_32s_32_2_1_U10_n_31;
  wire mul_32s_32s_32_2_1_U10_n_32;
  wire mul_32s_32s_32_2_1_U10_n_33;
  wire mul_32s_32s_32_2_1_U10_n_34;
  wire mul_32s_32s_32_2_1_U11_n_19;
  wire mul_32s_32s_32_2_1_U11_n_20;
  wire mul_32s_32s_32_2_1_U11_n_21;
  wire mul_32s_32s_32_2_1_U11_n_22;
  wire mul_32s_32s_32_2_1_U11_n_23;
  wire mul_32s_32s_32_2_1_U11_n_24;
  wire mul_32s_32s_32_2_1_U11_n_25;
  wire mul_32s_32s_32_2_1_U11_n_26;
  wire mul_32s_32s_32_2_1_U11_n_27;
  wire mul_32s_32s_32_2_1_U11_n_28;
  wire mul_32s_32s_32_2_1_U11_n_29;
  wire mul_32s_32s_32_2_1_U11_n_30;
  wire mul_32s_32s_32_2_1_U11_n_31;
  wire mul_32s_32s_32_2_1_U11_n_32;
  wire mul_32s_32s_32_2_1_U11_n_33;
  wire mul_32s_32s_32_2_1_U11_n_34;
  wire mul_32s_32s_32_2_1_U12_n_10;
  wire mul_32s_32s_32_2_1_U12_n_11;
  wire mul_32s_32s_32_2_1_U12_n_12;
  wire mul_32s_32s_32_2_1_U12_n_13;
  wire mul_32s_32s_32_2_1_U12_n_14;
  wire mul_32s_32s_32_2_1_U12_n_15;
  wire mul_32s_32s_32_2_1_U12_n_16;
  wire mul_32s_32s_32_2_1_U12_n_17;
  wire mul_32s_32s_32_2_1_U12_n_18;
  wire mul_32s_32s_32_2_1_U12_n_19;
  wire mul_32s_32s_32_2_1_U12_n_20;
  wire mul_32s_32s_32_2_1_U12_n_21;
  wire mul_32s_32s_32_2_1_U12_n_39;
  wire mul_32s_32s_32_2_1_U12_n_40;
  wire mul_32s_32s_32_2_1_U12_n_41;
  wire mul_32s_32s_32_2_1_U12_n_42;
  wire mul_32s_32s_32_2_1_U12_n_43;
  wire mul_32s_32s_32_2_1_U12_n_44;
  wire mul_32s_32s_32_2_1_U12_n_45;
  wire mul_32s_32s_32_2_1_U12_n_46;
  wire mul_32s_32s_32_2_1_U12_n_47;
  wire mul_32s_32s_32_2_1_U12_n_48;
  wire mul_32s_32s_32_2_1_U12_n_49;
  wire mul_32s_32s_32_2_1_U12_n_5;
  wire mul_32s_32s_32_2_1_U12_n_50;
  wire mul_32s_32s_32_2_1_U12_n_51;
  wire mul_32s_32s_32_2_1_U12_n_52;
  wire mul_32s_32s_32_2_1_U12_n_53;
  wire mul_32s_32s_32_2_1_U12_n_54;
  wire mul_32s_32s_32_2_1_U12_n_6;
  wire mul_32s_32s_32_2_1_U12_n_7;
  wire mul_32s_32s_32_2_1_U12_n_8;
  wire mul_32s_32s_32_2_1_U12_n_9;
  wire mul_32s_32s_32_2_1_U13_n_19;
  wire mul_32s_32s_32_2_1_U13_n_20;
  wire mul_32s_32s_32_2_1_U13_n_21;
  wire mul_32s_32s_32_2_1_U13_n_22;
  wire mul_32s_32s_32_2_1_U13_n_23;
  wire mul_32s_32s_32_2_1_U13_n_24;
  wire mul_32s_32s_32_2_1_U13_n_25;
  wire mul_32s_32s_32_2_1_U13_n_26;
  wire mul_32s_32s_32_2_1_U13_n_27;
  wire mul_32s_32s_32_2_1_U13_n_28;
  wire mul_32s_32s_32_2_1_U13_n_29;
  wire mul_32s_32s_32_2_1_U13_n_30;
  wire mul_32s_32s_32_2_1_U13_n_31;
  wire mul_32s_32s_32_2_1_U13_n_32;
  wire mul_32s_32s_32_2_1_U13_n_33;
  wire mul_32s_32s_32_2_1_U13_n_34;
  wire mul_32s_32s_32_2_1_U14_n_19;
  wire mul_32s_32s_32_2_1_U14_n_20;
  wire mul_32s_32s_32_2_1_U14_n_21;
  wire mul_32s_32s_32_2_1_U14_n_22;
  wire mul_32s_32s_32_2_1_U14_n_23;
  wire mul_32s_32s_32_2_1_U14_n_24;
  wire mul_32s_32s_32_2_1_U14_n_25;
  wire mul_32s_32s_32_2_1_U14_n_26;
  wire mul_32s_32s_32_2_1_U14_n_27;
  wire mul_32s_32s_32_2_1_U14_n_28;
  wire mul_32s_32s_32_2_1_U14_n_29;
  wire mul_32s_32s_32_2_1_U14_n_30;
  wire mul_32s_32s_32_2_1_U14_n_31;
  wire mul_32s_32s_32_2_1_U14_n_32;
  wire mul_32s_32s_32_2_1_U14_n_33;
  wire mul_32s_32s_32_2_1_U14_n_34;
  wire mul_32s_32s_32_2_1_U15_n_19;
  wire mul_32s_32s_32_2_1_U15_n_20;
  wire mul_32s_32s_32_2_1_U15_n_21;
  wire mul_32s_32s_32_2_1_U15_n_22;
  wire mul_32s_32s_32_2_1_U15_n_23;
  wire mul_32s_32s_32_2_1_U15_n_24;
  wire mul_32s_32s_32_2_1_U15_n_25;
  wire mul_32s_32s_32_2_1_U15_n_26;
  wire mul_32s_32s_32_2_1_U15_n_27;
  wire mul_32s_32s_32_2_1_U15_n_28;
  wire mul_32s_32s_32_2_1_U15_n_29;
  wire mul_32s_32s_32_2_1_U15_n_30;
  wire mul_32s_32s_32_2_1_U15_n_31;
  wire mul_32s_32s_32_2_1_U15_n_32;
  wire mul_32s_32s_32_2_1_U15_n_33;
  wire mul_32s_32s_32_2_1_U15_n_34;
  wire mul_32s_32s_32_2_1_U1_n_19;
  wire mul_32s_32s_32_2_1_U1_n_20;
  wire mul_32s_32s_32_2_1_U1_n_21;
  wire mul_32s_32s_32_2_1_U1_n_22;
  wire mul_32s_32s_32_2_1_U1_n_23;
  wire mul_32s_32s_32_2_1_U1_n_24;
  wire mul_32s_32s_32_2_1_U1_n_25;
  wire mul_32s_32s_32_2_1_U1_n_26;
  wire mul_32s_32s_32_2_1_U1_n_27;
  wire mul_32s_32s_32_2_1_U1_n_28;
  wire mul_32s_32s_32_2_1_U1_n_29;
  wire mul_32s_32s_32_2_1_U1_n_30;
  wire mul_32s_32s_32_2_1_U1_n_31;
  wire mul_32s_32s_32_2_1_U1_n_32;
  wire mul_32s_32s_32_2_1_U1_n_33;
  wire mul_32s_32s_32_2_1_U1_n_34;
  wire mul_32s_32s_32_2_1_U2_n_10;
  wire mul_32s_32s_32_2_1_U2_n_11;
  wire mul_32s_32s_32_2_1_U2_n_12;
  wire mul_32s_32s_32_2_1_U2_n_13;
  wire mul_32s_32s_32_2_1_U2_n_14;
  wire mul_32s_32s_32_2_1_U2_n_15;
  wire mul_32s_32s_32_2_1_U2_n_16;
  wire mul_32s_32s_32_2_1_U2_n_17;
  wire mul_32s_32s_32_2_1_U2_n_18;
  wire mul_32s_32s_32_2_1_U2_n_19;
  wire mul_32s_32s_32_2_1_U2_n_20;
  wire mul_32s_32s_32_2_1_U2_n_21;
  wire mul_32s_32s_32_2_1_U2_n_38;
  wire mul_32s_32s_32_2_1_U2_n_39;
  wire mul_32s_32s_32_2_1_U2_n_40;
  wire mul_32s_32s_32_2_1_U2_n_41;
  wire mul_32s_32s_32_2_1_U2_n_42;
  wire mul_32s_32s_32_2_1_U2_n_43;
  wire mul_32s_32s_32_2_1_U2_n_44;
  wire mul_32s_32s_32_2_1_U2_n_45;
  wire mul_32s_32s_32_2_1_U2_n_46;
  wire mul_32s_32s_32_2_1_U2_n_47;
  wire mul_32s_32s_32_2_1_U2_n_48;
  wire mul_32s_32s_32_2_1_U2_n_49;
  wire mul_32s_32s_32_2_1_U2_n_5;
  wire mul_32s_32s_32_2_1_U2_n_50;
  wire mul_32s_32s_32_2_1_U2_n_51;
  wire mul_32s_32s_32_2_1_U2_n_52;
  wire mul_32s_32s_32_2_1_U2_n_53;
  wire mul_32s_32s_32_2_1_U2_n_6;
  wire mul_32s_32s_32_2_1_U2_n_7;
  wire mul_32s_32s_32_2_1_U2_n_8;
  wire mul_32s_32s_32_2_1_U2_n_9;
  wire mul_32s_32s_32_2_1_U3_n_10;
  wire mul_32s_32s_32_2_1_U3_n_11;
  wire mul_32s_32s_32_2_1_U3_n_12;
  wire mul_32s_32s_32_2_1_U3_n_13;
  wire mul_32s_32s_32_2_1_U3_n_14;
  wire mul_32s_32s_32_2_1_U3_n_15;
  wire mul_32s_32s_32_2_1_U3_n_16;
  wire mul_32s_32s_32_2_1_U3_n_17;
  wire mul_32s_32s_32_2_1_U3_n_18;
  wire mul_32s_32s_32_2_1_U3_n_19;
  wire mul_32s_32s_32_2_1_U3_n_20;
  wire mul_32s_32s_32_2_1_U3_n_21;
  wire mul_32s_32s_32_2_1_U3_n_38;
  wire mul_32s_32s_32_2_1_U3_n_39;
  wire mul_32s_32s_32_2_1_U3_n_40;
  wire mul_32s_32s_32_2_1_U3_n_41;
  wire mul_32s_32s_32_2_1_U3_n_42;
  wire mul_32s_32s_32_2_1_U3_n_43;
  wire mul_32s_32s_32_2_1_U3_n_44;
  wire mul_32s_32s_32_2_1_U3_n_45;
  wire mul_32s_32s_32_2_1_U3_n_46;
  wire mul_32s_32s_32_2_1_U3_n_47;
  wire mul_32s_32s_32_2_1_U3_n_48;
  wire mul_32s_32s_32_2_1_U3_n_49;
  wire mul_32s_32s_32_2_1_U3_n_5;
  wire mul_32s_32s_32_2_1_U3_n_50;
  wire mul_32s_32s_32_2_1_U3_n_51;
  wire mul_32s_32s_32_2_1_U3_n_52;
  wire mul_32s_32s_32_2_1_U3_n_53;
  wire mul_32s_32s_32_2_1_U3_n_6;
  wire mul_32s_32s_32_2_1_U3_n_7;
  wire mul_32s_32s_32_2_1_U3_n_8;
  wire mul_32s_32s_32_2_1_U3_n_9;
  wire mul_32s_32s_32_2_1_U4_n_10;
  wire mul_32s_32s_32_2_1_U4_n_11;
  wire mul_32s_32s_32_2_1_U4_n_12;
  wire mul_32s_32s_32_2_1_U4_n_13;
  wire mul_32s_32s_32_2_1_U4_n_14;
  wire mul_32s_32s_32_2_1_U4_n_15;
  wire mul_32s_32s_32_2_1_U4_n_16;
  wire mul_32s_32s_32_2_1_U4_n_17;
  wire mul_32s_32s_32_2_1_U4_n_18;
  wire mul_32s_32s_32_2_1_U4_n_19;
  wire mul_32s_32s_32_2_1_U4_n_20;
  wire mul_32s_32s_32_2_1_U4_n_21;
  wire mul_32s_32s_32_2_1_U4_n_23;
  wire mul_32s_32s_32_2_1_U4_n_40;
  wire mul_32s_32s_32_2_1_U4_n_41;
  wire mul_32s_32s_32_2_1_U4_n_42;
  wire mul_32s_32s_32_2_1_U4_n_43;
  wire mul_32s_32s_32_2_1_U4_n_44;
  wire mul_32s_32s_32_2_1_U4_n_45;
  wire mul_32s_32s_32_2_1_U4_n_46;
  wire mul_32s_32s_32_2_1_U4_n_47;
  wire mul_32s_32s_32_2_1_U4_n_48;
  wire mul_32s_32s_32_2_1_U4_n_49;
  wire mul_32s_32s_32_2_1_U4_n_5;
  wire mul_32s_32s_32_2_1_U4_n_50;
  wire mul_32s_32s_32_2_1_U4_n_51;
  wire mul_32s_32s_32_2_1_U4_n_52;
  wire mul_32s_32s_32_2_1_U4_n_53;
  wire mul_32s_32s_32_2_1_U4_n_54;
  wire mul_32s_32s_32_2_1_U4_n_55;
  wire mul_32s_32s_32_2_1_U4_n_6;
  wire mul_32s_32s_32_2_1_U4_n_7;
  wire mul_32s_32s_32_2_1_U4_n_8;
  wire mul_32s_32s_32_2_1_U4_n_9;
  wire mul_32s_32s_32_2_1_U5_n_19;
  wire mul_32s_32s_32_2_1_U5_n_20;
  wire mul_32s_32s_32_2_1_U5_n_21;
  wire mul_32s_32s_32_2_1_U5_n_22;
  wire mul_32s_32s_32_2_1_U5_n_23;
  wire mul_32s_32s_32_2_1_U5_n_24;
  wire mul_32s_32s_32_2_1_U5_n_25;
  wire mul_32s_32s_32_2_1_U5_n_26;
  wire mul_32s_32s_32_2_1_U5_n_27;
  wire mul_32s_32s_32_2_1_U5_n_28;
  wire mul_32s_32s_32_2_1_U5_n_29;
  wire mul_32s_32s_32_2_1_U5_n_30;
  wire mul_32s_32s_32_2_1_U5_n_31;
  wire mul_32s_32s_32_2_1_U5_n_32;
  wire mul_32s_32s_32_2_1_U5_n_33;
  wire mul_32s_32s_32_2_1_U5_n_34;
  wire mul_32s_32s_32_2_1_U6_n_19;
  wire mul_32s_32s_32_2_1_U6_n_20;
  wire mul_32s_32s_32_2_1_U6_n_21;
  wire mul_32s_32s_32_2_1_U6_n_22;
  wire mul_32s_32s_32_2_1_U6_n_23;
  wire mul_32s_32s_32_2_1_U6_n_24;
  wire mul_32s_32s_32_2_1_U6_n_25;
  wire mul_32s_32s_32_2_1_U6_n_26;
  wire mul_32s_32s_32_2_1_U6_n_27;
  wire mul_32s_32s_32_2_1_U6_n_28;
  wire mul_32s_32s_32_2_1_U6_n_29;
  wire mul_32s_32s_32_2_1_U6_n_30;
  wire mul_32s_32s_32_2_1_U6_n_31;
  wire mul_32s_32s_32_2_1_U6_n_32;
  wire mul_32s_32s_32_2_1_U6_n_33;
  wire mul_32s_32s_32_2_1_U6_n_34;
  wire mul_32s_32s_32_2_1_U7_n_19;
  wire mul_32s_32s_32_2_1_U7_n_20;
  wire mul_32s_32s_32_2_1_U7_n_21;
  wire mul_32s_32s_32_2_1_U7_n_22;
  wire mul_32s_32s_32_2_1_U7_n_23;
  wire mul_32s_32s_32_2_1_U7_n_24;
  wire mul_32s_32s_32_2_1_U7_n_25;
  wire mul_32s_32s_32_2_1_U7_n_26;
  wire mul_32s_32s_32_2_1_U7_n_27;
  wire mul_32s_32s_32_2_1_U7_n_28;
  wire mul_32s_32s_32_2_1_U7_n_29;
  wire mul_32s_32s_32_2_1_U7_n_30;
  wire mul_32s_32s_32_2_1_U7_n_31;
  wire mul_32s_32s_32_2_1_U7_n_32;
  wire mul_32s_32s_32_2_1_U7_n_33;
  wire mul_32s_32s_32_2_1_U7_n_34;
  wire mul_32s_32s_32_2_1_U8_n_10;
  wire mul_32s_32s_32_2_1_U8_n_11;
  wire mul_32s_32s_32_2_1_U8_n_12;
  wire mul_32s_32s_32_2_1_U8_n_13;
  wire mul_32s_32s_32_2_1_U8_n_14;
  wire mul_32s_32s_32_2_1_U8_n_15;
  wire mul_32s_32s_32_2_1_U8_n_16;
  wire mul_32s_32s_32_2_1_U8_n_17;
  wire mul_32s_32s_32_2_1_U8_n_18;
  wire mul_32s_32s_32_2_1_U8_n_19;
  wire mul_32s_32s_32_2_1_U8_n_20;
  wire mul_32s_32s_32_2_1_U8_n_21;
  wire mul_32s_32s_32_2_1_U8_n_39;
  wire mul_32s_32s_32_2_1_U8_n_40;
  wire mul_32s_32s_32_2_1_U8_n_41;
  wire mul_32s_32s_32_2_1_U8_n_42;
  wire mul_32s_32s_32_2_1_U8_n_43;
  wire mul_32s_32s_32_2_1_U8_n_44;
  wire mul_32s_32s_32_2_1_U8_n_45;
  wire mul_32s_32s_32_2_1_U8_n_46;
  wire mul_32s_32s_32_2_1_U8_n_47;
  wire mul_32s_32s_32_2_1_U8_n_48;
  wire mul_32s_32s_32_2_1_U8_n_49;
  wire mul_32s_32s_32_2_1_U8_n_5;
  wire mul_32s_32s_32_2_1_U8_n_50;
  wire mul_32s_32s_32_2_1_U8_n_51;
  wire mul_32s_32s_32_2_1_U8_n_52;
  wire mul_32s_32s_32_2_1_U8_n_53;
  wire mul_32s_32s_32_2_1_U8_n_54;
  wire mul_32s_32s_32_2_1_U8_n_6;
  wire mul_32s_32s_32_2_1_U8_n_7;
  wire mul_32s_32s_32_2_1_U8_n_8;
  wire mul_32s_32s_32_2_1_U8_n_9;
  wire mul_32s_32s_32_2_1_U9_n_19;
  wire mul_32s_32s_32_2_1_U9_n_20;
  wire mul_32s_32s_32_2_1_U9_n_21;
  wire mul_32s_32s_32_2_1_U9_n_22;
  wire mul_32s_32s_32_2_1_U9_n_23;
  wire mul_32s_32s_32_2_1_U9_n_24;
  wire mul_32s_32s_32_2_1_U9_n_25;
  wire mul_32s_32s_32_2_1_U9_n_26;
  wire mul_32s_32s_32_2_1_U9_n_27;
  wire mul_32s_32s_32_2_1_U9_n_28;
  wire mul_32s_32s_32_2_1_U9_n_29;
  wire mul_32s_32s_32_2_1_U9_n_30;
  wire mul_32s_32s_32_2_1_U9_n_31;
  wire mul_32s_32s_32_2_1_U9_n_32;
  wire mul_32s_32s_32_2_1_U9_n_33;
  wire mul_32s_32s_32_2_1_U9_n_34;
  wire [31:0]mul_ln18_10_reg_4216;
  wire [31:0]mul_ln18_11_reg_4221;
  wire [31:0]mul_ln18_12_reg_4226;
  wire [31:0]mul_ln18_13_reg_4231;
  wire [31:0]mul_ln18_14_reg_4236;
  wire [31:0]mul_ln18_15_reg_4241;
  wire [31:0]mul_ln18_1_reg_4176;
  wire [31:0]mul_ln18_2_reg_4181;
  wire [31:0]mul_ln18_4_reg_4186;
  wire [31:0]mul_ln18_5_reg_4191;
  wire [31:0]mul_ln18_6_reg_4196;
  wire [31:0]mul_ln18_7_reg_4201;
  wire [31:0]mul_ln18_8_reg_4206;
  wire [31:0]mul_ln18_9_reg_4211;
  wire mul_ln61_2_reg_4036_reg_i_1_n_3;
  wire mul_ln61_2_reg_4036_reg_i_2_n_3;
  wire mul_ln61_2_reg_4036_reg_i_3_n_3;
  wire mul_ln61_2_reg_4036_reg_i_4_n_3;
  wire mul_ln61_2_reg_4036_reg_i_5_n_3;
  wire mul_ln61_2_reg_4036_reg_i_6_n_3;
  wire mul_ln61_2_reg_4036_reg_i_7_n_3;
  wire mul_ln61_2_reg_4036_reg_i_8_n_3;
  wire mul_ln61_2_reg_4036_reg_i_9_n_3;
  wire mul_ln61_2_reg_4036_reg_n_100;
  wire mul_ln61_2_reg_4036_reg_n_101;
  wire mul_ln61_2_reg_4036_reg_n_102;
  wire mul_ln61_2_reg_4036_reg_n_103;
  wire mul_ln61_2_reg_4036_reg_n_104;
  wire mul_ln61_2_reg_4036_reg_n_105;
  wire mul_ln61_2_reg_4036_reg_n_106;
  wire mul_ln61_2_reg_4036_reg_n_107;
  wire mul_ln61_2_reg_4036_reg_n_108;
  wire mul_ln61_2_reg_4036_reg_n_92;
  wire mul_ln61_2_reg_4036_reg_n_93;
  wire mul_ln61_2_reg_4036_reg_n_94;
  wire mul_ln61_2_reg_4036_reg_n_95;
  wire mul_ln61_2_reg_4036_reg_n_96;
  wire mul_ln61_2_reg_4036_reg_n_97;
  wire mul_ln61_2_reg_4036_reg_n_98;
  wire mul_ln61_2_reg_4036_reg_n_99;
  wire [13:0]next_mul3_fu_1578_p2;
  wire [13:0]next_mul3_reg_3696;
  wire \next_mul3_reg_3696[3]_i_2_n_3 ;
  wire \next_mul3_reg_3696[3]_i_3_n_3 ;
  wire \next_mul3_reg_3696[3]_i_4_n_3 ;
  wire \next_mul3_reg_3696[3]_i_5_n_3 ;
  wire \next_mul3_reg_3696[7]_i_2_n_3 ;
  wire \next_mul3_reg_3696[7]_i_3_n_3 ;
  wire \next_mul3_reg_3696[7]_i_4_n_3 ;
  wire \next_mul3_reg_3696[7]_i_5_n_3 ;
  wire \next_mul3_reg_3696_reg[11]_i_1_n_3 ;
  wire \next_mul3_reg_3696_reg[11]_i_1_n_4 ;
  wire \next_mul3_reg_3696_reg[11]_i_1_n_5 ;
  wire \next_mul3_reg_3696_reg[11]_i_1_n_6 ;
  wire \next_mul3_reg_3696_reg[13]_i_1_n_6 ;
  wire \next_mul3_reg_3696_reg[3]_i_1_n_3 ;
  wire \next_mul3_reg_3696_reg[3]_i_1_n_4 ;
  wire \next_mul3_reg_3696_reg[3]_i_1_n_5 ;
  wire \next_mul3_reg_3696_reg[3]_i_1_n_6 ;
  wire \next_mul3_reg_3696_reg[7]_i_1_n_3 ;
  wire \next_mul3_reg_3696_reg[7]_i_1_n_4 ;
  wire \next_mul3_reg_3696_reg[7]_i_1_n_5 ;
  wire \next_mul3_reg_3696_reg[7]_i_1_n_6 ;
  wire [13:0]next_mul6_fu_1573_p2;
  wire [13:0]next_mul6_reg_3691;
  wire \next_mul6_reg_3691[3]_i_2_n_3 ;
  wire \next_mul6_reg_3691[3]_i_3_n_3 ;
  wire \next_mul6_reg_3691[3]_i_4_n_3 ;
  wire \next_mul6_reg_3691[3]_i_5_n_3 ;
  wire \next_mul6_reg_3691[7]_i_2_n_3 ;
  wire \next_mul6_reg_3691[7]_i_3_n_3 ;
  wire \next_mul6_reg_3691[7]_i_4_n_3 ;
  wire \next_mul6_reg_3691[7]_i_5_n_3 ;
  wire \next_mul6_reg_3691_reg[11]_i_1_n_3 ;
  wire \next_mul6_reg_3691_reg[11]_i_1_n_4 ;
  wire \next_mul6_reg_3691_reg[11]_i_1_n_5 ;
  wire \next_mul6_reg_3691_reg[11]_i_1_n_6 ;
  wire \next_mul6_reg_3691_reg[13]_i_1_n_6 ;
  wire \next_mul6_reg_3691_reg[3]_i_1_n_3 ;
  wire \next_mul6_reg_3691_reg[3]_i_1_n_4 ;
  wire \next_mul6_reg_3691_reg[3]_i_1_n_5 ;
  wire \next_mul6_reg_3691_reg[3]_i_1_n_6 ;
  wire \next_mul6_reg_3691_reg[7]_i_1_n_3 ;
  wire \next_mul6_reg_3691_reg[7]_i_1_n_4 ;
  wire \next_mul6_reg_3691_reg[7]_i_1_n_5 ;
  wire \next_mul6_reg_3691_reg[7]_i_1_n_6 ;
  wire [5:0]p_0_in;
  wire [29:0]p_cast1_reg_4340;
  wire \p_cast1_reg_4340[12]_i_3_n_3 ;
  wire \p_cast1_reg_4340[12]_i_4_n_3 ;
  wire \p_cast1_reg_4340[12]_i_5_n_3 ;
  wire \p_cast1_reg_4340[12]_i_6_n_3 ;
  wire \p_cast1_reg_4340[12]_i_7_n_3 ;
  wire \p_cast1_reg_4340[12]_i_8_n_3 ;
  wire \p_cast1_reg_4340[12]_i_9_n_3 ;
  wire \p_cast1_reg_4340[16]_i_4_n_3 ;
  wire \p_cast1_reg_4340[16]_i_5_n_3 ;
  wire \p_cast1_reg_4340[16]_i_6_n_3 ;
  wire \p_cast1_reg_4340[4]_i_2_n_3 ;
  wire \p_cast1_reg_4340[4]_i_3_n_3 ;
  wire \p_cast1_reg_4340[4]_i_4_n_3 ;
  wire \p_cast1_reg_4340[4]_i_5_n_3 ;
  wire \p_cast1_reg_4340[8]_i_10_n_3 ;
  wire \p_cast1_reg_4340[8]_i_3_n_3 ;
  wire \p_cast1_reg_4340[8]_i_4_n_3 ;
  wire \p_cast1_reg_4340[8]_i_5_n_3 ;
  wire \p_cast1_reg_4340[8]_i_6_n_3 ;
  wire \p_cast1_reg_4340[8]_i_7_n_3 ;
  wire \p_cast1_reg_4340[8]_i_8_n_3 ;
  wire \p_cast1_reg_4340[8]_i_9_n_3 ;
  wire \p_cast1_reg_4340_reg[12]_i_1_n_3 ;
  wire \p_cast1_reg_4340_reg[12]_i_1_n_4 ;
  wire \p_cast1_reg_4340_reg[12]_i_1_n_5 ;
  wire \p_cast1_reg_4340_reg[12]_i_1_n_6 ;
  wire \p_cast1_reg_4340_reg[12]_i_2_n_3 ;
  wire \p_cast1_reg_4340_reg[12]_i_2_n_4 ;
  wire \p_cast1_reg_4340_reg[12]_i_2_n_5 ;
  wire \p_cast1_reg_4340_reg[12]_i_2_n_6 ;
  wire \p_cast1_reg_4340_reg[16]_i_1_n_3 ;
  wire \p_cast1_reg_4340_reg[16]_i_1_n_4 ;
  wire \p_cast1_reg_4340_reg[16]_i_1_n_5 ;
  wire \p_cast1_reg_4340_reg[16]_i_1_n_6 ;
  wire \p_cast1_reg_4340_reg[16]_i_2_n_6 ;
  wire \p_cast1_reg_4340_reg[16]_i_3_n_3 ;
  wire \p_cast1_reg_4340_reg[16]_i_3_n_4 ;
  wire \p_cast1_reg_4340_reg[16]_i_3_n_5 ;
  wire \p_cast1_reg_4340_reg[16]_i_3_n_6 ;
  wire \p_cast1_reg_4340_reg[20]_i_1_n_3 ;
  wire \p_cast1_reg_4340_reg[20]_i_1_n_4 ;
  wire \p_cast1_reg_4340_reg[20]_i_1_n_5 ;
  wire \p_cast1_reg_4340_reg[20]_i_1_n_6 ;
  wire \p_cast1_reg_4340_reg[24]_i_1_n_3 ;
  wire \p_cast1_reg_4340_reg[24]_i_1_n_4 ;
  wire \p_cast1_reg_4340_reg[24]_i_1_n_5 ;
  wire \p_cast1_reg_4340_reg[24]_i_1_n_6 ;
  wire \p_cast1_reg_4340_reg[28]_i_1_n_3 ;
  wire \p_cast1_reg_4340_reg[28]_i_1_n_4 ;
  wire \p_cast1_reg_4340_reg[28]_i_1_n_5 ;
  wire \p_cast1_reg_4340_reg[28]_i_1_n_6 ;
  wire \p_cast1_reg_4340_reg[4]_i_1_n_3 ;
  wire \p_cast1_reg_4340_reg[4]_i_1_n_4 ;
  wire \p_cast1_reg_4340_reg[4]_i_1_n_5 ;
  wire \p_cast1_reg_4340_reg[4]_i_1_n_6 ;
  wire \p_cast1_reg_4340_reg[8]_i_1_n_3 ;
  wire \p_cast1_reg_4340_reg[8]_i_1_n_4 ;
  wire \p_cast1_reg_4340_reg[8]_i_1_n_5 ;
  wire \p_cast1_reg_4340_reg[8]_i_1_n_6 ;
  wire \p_cast1_reg_4340_reg[8]_i_2_n_3 ;
  wire \p_cast1_reg_4340_reg[8]_i_2_n_4 ;
  wire \p_cast1_reg_4340_reg[8]_i_2_n_5 ;
  wire \p_cast1_reg_4340_reg[8]_i_2_n_6 ;
  wire [29:0]p_cast_reg_4335;
  wire \p_cast_reg_4335[10]_i_3_n_3 ;
  wire \p_cast_reg_4335[10]_i_4_n_3 ;
  wire \p_cast_reg_4335[10]_i_5_n_3 ;
  wire \p_cast_reg_4335[10]_i_6_n_3 ;
  wire \p_cast_reg_4335[10]_i_7_n_3 ;
  wire \p_cast_reg_4335[10]_i_8_n_3 ;
  wire \p_cast_reg_4335[14]_i_3_n_3 ;
  wire \p_cast_reg_4335[14]_i_4_n_3 ;
  wire \p_cast_reg_4335[14]_i_5_n_3 ;
  wire \p_cast_reg_4335[14]_i_6_n_3 ;
  wire \p_cast_reg_4335[18]_i_3_n_3 ;
  wire \p_cast_reg_4335[2]_i_2_n_3 ;
  wire \p_cast_reg_4335[2]_i_3_n_3 ;
  wire \p_cast_reg_4335[2]_i_4_n_3 ;
  wire \p_cast_reg_4335[6]_i_10_n_3 ;
  wire \p_cast_reg_4335[6]_i_3_n_3 ;
  wire \p_cast_reg_4335[6]_i_4_n_3 ;
  wire \p_cast_reg_4335[6]_i_5_n_3 ;
  wire \p_cast_reg_4335[6]_i_6_n_3 ;
  wire \p_cast_reg_4335[6]_i_7_n_3 ;
  wire \p_cast_reg_4335[6]_i_8_n_3 ;
  wire \p_cast_reg_4335[6]_i_9_n_3 ;
  wire \p_cast_reg_4335_reg[10]_i_1_n_3 ;
  wire \p_cast_reg_4335_reg[10]_i_1_n_4 ;
  wire \p_cast_reg_4335_reg[10]_i_1_n_5 ;
  wire \p_cast_reg_4335_reg[10]_i_1_n_6 ;
  wire \p_cast_reg_4335_reg[10]_i_2_n_3 ;
  wire \p_cast_reg_4335_reg[10]_i_2_n_4 ;
  wire \p_cast_reg_4335_reg[10]_i_2_n_5 ;
  wire \p_cast_reg_4335_reg[10]_i_2_n_6 ;
  wire \p_cast_reg_4335_reg[14]_i_1_n_3 ;
  wire \p_cast_reg_4335_reg[14]_i_1_n_4 ;
  wire \p_cast_reg_4335_reg[14]_i_1_n_5 ;
  wire \p_cast_reg_4335_reg[14]_i_1_n_6 ;
  wire \p_cast_reg_4335_reg[14]_i_2_n_3 ;
  wire \p_cast_reg_4335_reg[14]_i_2_n_4 ;
  wire \p_cast_reg_4335_reg[14]_i_2_n_5 ;
  wire \p_cast_reg_4335_reg[14]_i_2_n_6 ;
  wire \p_cast_reg_4335_reg[18]_i_1_n_3 ;
  wire \p_cast_reg_4335_reg[18]_i_1_n_4 ;
  wire \p_cast_reg_4335_reg[18]_i_1_n_5 ;
  wire \p_cast_reg_4335_reg[18]_i_1_n_6 ;
  wire \p_cast_reg_4335_reg[18]_i_2_n_6 ;
  wire \p_cast_reg_4335_reg[22]_i_1_n_3 ;
  wire \p_cast_reg_4335_reg[22]_i_1_n_4 ;
  wire \p_cast_reg_4335_reg[22]_i_1_n_5 ;
  wire \p_cast_reg_4335_reg[22]_i_1_n_6 ;
  wire \p_cast_reg_4335_reg[26]_i_1_n_3 ;
  wire \p_cast_reg_4335_reg[26]_i_1_n_4 ;
  wire \p_cast_reg_4335_reg[26]_i_1_n_5 ;
  wire \p_cast_reg_4335_reg[26]_i_1_n_6 ;
  wire \p_cast_reg_4335_reg[29]_i_1_n_5 ;
  wire \p_cast_reg_4335_reg[29]_i_1_n_6 ;
  wire \p_cast_reg_4335_reg[2]_i_1_n_3 ;
  wire \p_cast_reg_4335_reg[2]_i_1_n_4 ;
  wire \p_cast_reg_4335_reg[2]_i_1_n_5 ;
  wire \p_cast_reg_4335_reg[2]_i_1_n_6 ;
  wire \p_cast_reg_4335_reg[6]_i_1_n_3 ;
  wire \p_cast_reg_4335_reg[6]_i_1_n_4 ;
  wire \p_cast_reg_4335_reg[6]_i_1_n_5 ;
  wire \p_cast_reg_4335_reg[6]_i_1_n_6 ;
  wire \p_cast_reg_4335_reg[6]_i_2_n_3 ;
  wire \p_cast_reg_4335_reg[6]_i_2_n_4 ;
  wire \p_cast_reg_4335_reg[6]_i_2_n_5 ;
  wire \p_cast_reg_4335_reg[6]_i_2_n_6 ;
  wire [13:0]phi_mul5_fu_254;
  wire phi_mul_reg_949;
  wire \phi_mul_reg_949_reg_n_3_[0] ;
  wire \phi_mul_reg_949_reg_n_3_[10] ;
  wire \phi_mul_reg_949_reg_n_3_[11] ;
  wire \phi_mul_reg_949_reg_n_3_[12] ;
  wire \phi_mul_reg_949_reg_n_3_[13] ;
  wire \phi_mul_reg_949_reg_n_3_[14] ;
  wire \phi_mul_reg_949_reg_n_3_[15] ;
  wire \phi_mul_reg_949_reg_n_3_[1] ;
  wire \phi_mul_reg_949_reg_n_3_[2] ;
  wire \phi_mul_reg_949_reg_n_3_[3] ;
  wire \phi_mul_reg_949_reg_n_3_[4] ;
  wire \phi_mul_reg_949_reg_n_3_[5] ;
  wire \phi_mul_reg_949_reg_n_3_[6] ;
  wire \phi_mul_reg_949_reg_n_3_[7] ;
  wire \phi_mul_reg_949_reg_n_3_[8] ;
  wire \phi_mul_reg_949_reg_n_3_[9] ;
  wire [31:0]reg_1125;
  wire reg_11250;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARREADY;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWREADY;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [9:0]\^s_axi_ap_RDATA ;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [31:0]s_axi_ap_WDATA;
  wire s_axi_ap_WREADY;
  wire [3:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [10:1]sext_ln131_reg_3666;
  wire \sext_ln131_reg_3666[10]_i_2_n_3 ;
  wire \sext_ln131_reg_3666[4]_i_2_n_3 ;
  wire \sext_ln131_reg_3666[4]_i_3_n_3 ;
  wire \sext_ln131_reg_3666[4]_i_4_n_3 ;
  wire \sext_ln131_reg_3666[4]_i_5_n_3 ;
  wire \sext_ln131_reg_3666[4]_i_6_n_3 ;
  wire \sext_ln131_reg_3666[8]_i_2_n_3 ;
  wire \sext_ln131_reg_3666[8]_i_3_n_3 ;
  wire \sext_ln131_reg_3666[8]_i_4_n_3 ;
  wire \sext_ln131_reg_3666[8]_i_5_n_3 ;
  wire \sext_ln131_reg_3666_reg[10]_i_1_n_6 ;
  wire \sext_ln131_reg_3666_reg[4]_i_1_n_3 ;
  wire \sext_ln131_reg_3666_reg[4]_i_1_n_4 ;
  wire \sext_ln131_reg_3666_reg[4]_i_1_n_5 ;
  wire \sext_ln131_reg_3666_reg[4]_i_1_n_6 ;
  wire \sext_ln131_reg_3666_reg[8]_i_1_n_3 ;
  wire \sext_ln131_reg_3666_reg[8]_i_1_n_4 ;
  wire \sext_ln131_reg_3666_reg[8]_i_1_n_5 ;
  wire \sext_ln131_reg_3666_reg[8]_i_1_n_6 ;
  wire sext_ln139_reg_3858_reg_i_1_n_3;
  wire sext_ln139_reg_3858_reg_i_2_n_3;
  wire sext_ln139_reg_3858_reg_n_100;
  wire sext_ln139_reg_3858_reg_n_101;
  wire sext_ln139_reg_3858_reg_n_102;
  wire sext_ln139_reg_3858_reg_n_103;
  wire sext_ln139_reg_3858_reg_n_104;
  wire sext_ln139_reg_3858_reg_n_105;
  wire sext_ln139_reg_3858_reg_n_106;
  wire sext_ln139_reg_3858_reg_n_107;
  wire sext_ln139_reg_3858_reg_n_108;
  wire sext_ln139_reg_3858_reg_n_92;
  wire sext_ln139_reg_3858_reg_n_93;
  wire sext_ln139_reg_3858_reg_n_94;
  wire sext_ln139_reg_3858_reg_n_95;
  wire sext_ln139_reg_3858_reg_n_96;
  wire sext_ln139_reg_3858_reg_n_97;
  wire sext_ln139_reg_3858_reg_n_98;
  wire sext_ln139_reg_3858_reg_n_99;
  wire [10:0]sext_ln40_6_fu_1550_p1;
  wire [10:0]sext_ln40_6_reg_3681;
  wire \sext_ln40_6_reg_3681[10]_i_2_n_3 ;
  wire \sext_ln40_6_reg_3681[10]_i_3_n_3 ;
  wire \sext_ln40_6_reg_3681[10]_i_4_n_3 ;
  wire \sext_ln40_6_reg_3681[3]_i_2_n_3 ;
  wire \sext_ln40_6_reg_3681[3]_i_3_n_3 ;
  wire \sext_ln40_6_reg_3681[3]_i_4_n_3 ;
  wire \sext_ln40_6_reg_3681[3]_i_5_n_3 ;
  wire \sext_ln40_6_reg_3681[7]_i_2_n_3 ;
  wire \sext_ln40_6_reg_3681[7]_i_3_n_3 ;
  wire \sext_ln40_6_reg_3681[7]_i_4_n_3 ;
  wire \sext_ln40_6_reg_3681[7]_i_5_n_3 ;
  wire \sext_ln40_6_reg_3681_reg[10]_i_1_n_5 ;
  wire \sext_ln40_6_reg_3681_reg[10]_i_1_n_6 ;
  wire \sext_ln40_6_reg_3681_reg[3]_i_1_n_3 ;
  wire \sext_ln40_6_reg_3681_reg[3]_i_1_n_4 ;
  wire \sext_ln40_6_reg_3681_reg[3]_i_1_n_5 ;
  wire \sext_ln40_6_reg_3681_reg[3]_i_1_n_6 ;
  wire \sext_ln40_6_reg_3681_reg[7]_i_1_n_3 ;
  wire \sext_ln40_6_reg_3681_reg[7]_i_1_n_4 ;
  wire \sext_ln40_6_reg_3681_reg[7]_i_1_n_5 ;
  wire \sext_ln40_6_reg_3681_reg[7]_i_1_n_6 ;
  wire [11:1]sext_ln40_7_fu_1560_p1;
  wire [11:1]sext_ln40_7_reg_3686;
  wire \sext_ln40_7_reg_3686[11]_i_3_n_3 ;
  wire \sext_ln40_7_reg_3686[11]_i_4_n_3 ;
  wire \sext_ln40_7_reg_3686[11]_i_5_n_3 ;
  wire \sext_ln40_7_reg_3686[11]_i_6_n_3 ;
  wire \sext_ln40_7_reg_3686[4]_i_10_n_3 ;
  wire \sext_ln40_7_reg_3686[4]_i_3_n_3 ;
  wire \sext_ln40_7_reg_3686[4]_i_4_n_3 ;
  wire \sext_ln40_7_reg_3686[4]_i_5_n_3 ;
  wire \sext_ln40_7_reg_3686[4]_i_6_n_3 ;
  wire \sext_ln40_7_reg_3686[4]_i_7_n_3 ;
  wire \sext_ln40_7_reg_3686[4]_i_8_n_3 ;
  wire \sext_ln40_7_reg_3686[4]_i_9_n_3 ;
  wire \sext_ln40_7_reg_3686[8]_i_10_n_3 ;
  wire \sext_ln40_7_reg_3686[8]_i_11_n_3 ;
  wire \sext_ln40_7_reg_3686[8]_i_12_n_3 ;
  wire \sext_ln40_7_reg_3686[8]_i_3_n_3 ;
  wire \sext_ln40_7_reg_3686[8]_i_4_n_3 ;
  wire \sext_ln40_7_reg_3686[8]_i_5_n_3 ;
  wire \sext_ln40_7_reg_3686[8]_i_6_n_3 ;
  wire \sext_ln40_7_reg_3686[8]_i_7_n_3 ;
  wire \sext_ln40_7_reg_3686[8]_i_8_n_3 ;
  wire \sext_ln40_7_reg_3686[8]_i_9_n_3 ;
  wire \sext_ln40_7_reg_3686_reg[11]_i_1_n_5 ;
  wire \sext_ln40_7_reg_3686_reg[11]_i_1_n_6 ;
  wire \sext_ln40_7_reg_3686_reg[11]_i_2_n_5 ;
  wire \sext_ln40_7_reg_3686_reg[4]_i_1_n_3 ;
  wire \sext_ln40_7_reg_3686_reg[4]_i_1_n_4 ;
  wire \sext_ln40_7_reg_3686_reg[4]_i_1_n_5 ;
  wire \sext_ln40_7_reg_3686_reg[4]_i_1_n_6 ;
  wire \sext_ln40_7_reg_3686_reg[4]_i_2_n_3 ;
  wire \sext_ln40_7_reg_3686_reg[4]_i_2_n_4 ;
  wire \sext_ln40_7_reg_3686_reg[4]_i_2_n_5 ;
  wire \sext_ln40_7_reg_3686_reg[4]_i_2_n_6 ;
  wire \sext_ln40_7_reg_3686_reg[8]_i_1_n_3 ;
  wire \sext_ln40_7_reg_3686_reg[8]_i_1_n_4 ;
  wire \sext_ln40_7_reg_3686_reg[8]_i_1_n_5 ;
  wire \sext_ln40_7_reg_3686_reg[8]_i_1_n_6 ;
  wire \sext_ln40_7_reg_3686_reg[8]_i_2_n_3 ;
  wire \sext_ln40_7_reg_3686_reg[8]_i_2_n_4 ;
  wire \sext_ln40_7_reg_3686_reg[8]_i_2_n_5 ;
  wire \sext_ln40_7_reg_3686_reg[8]_i_2_n_6 ;
  wire [18:2]sext_ln68_5_fu_2365_p1;
  wire [18:2]sext_ln68_6_fu_2420_p1;
  wire [31:0]shell_top_sa_pe_ba_0_0_loc_2_reg_761;
  wire [31:0]shell_top_sa_pe_ba_0_1_loc_2_reg_772;
  wire [31:0]shell_top_sa_pe_ba_0_2_loc_2_reg_783;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_3_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_4_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_5_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_6_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_7_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_8_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_9_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_3_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_4_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_5_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_6_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_7_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_8_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_9_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_3_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_4_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_5_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_6_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_7_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_8_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_9_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_3_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_4_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_5_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_6_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_7_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_8_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_9_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_3_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_4_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_5_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_6_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_7_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_8_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_9_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_3_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_4_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_5_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_6_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_7_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_8_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_3_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_4_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_5_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_6_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_7_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_8_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_9_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_3_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_4_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_5_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_6_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_7_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_8_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_9_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_10 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_4 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_5 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_6 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_7 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_8 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_9 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_10 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_4 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_5 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_6 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_7 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_8 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_9 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_10 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_4 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_5 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_6 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_7 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_8 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_9 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_10 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_4 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_5 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_6 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_7 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_8 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_9 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_10 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_4 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_5 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_6 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_7 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_8 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_9 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_10 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_4 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_5 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_6 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_7 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_8 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_9 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_10 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_4 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_5 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_6 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_7 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_8 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_9 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_10 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_4 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_5 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_6 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_7 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_8 ;
  wire \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_9 ;
  wire [31:0]shell_top_sa_pe_ba_1_0_loc_2_reg_805;
  wire [31:0]shell_top_sa_pe_ba_1_1_loc_2_reg_816;
  wire [31:0]shell_top_sa_pe_ba_1_2_loc_2_reg_827;
  wire [31:0]shell_top_sa_pe_ba_1_3_loc_2_reg_838;
  wire [31:0]shell_top_sa_pe_ba_2_0_loc_2_reg_849;
  wire [31:0]shell_top_sa_pe_ba_2_1_loc_2_reg_860;
  wire [31:0]shell_top_sa_pe_ba_2_2_loc_2_reg_871;
  wire [31:0]shell_top_sa_pe_ba_2_3_loc_2_reg_882;
  wire [31:0]shell_top_sa_pe_ba_3_0_loc_2_reg_893;
  wire [31:0]shell_top_sa_pe_ba_3_1_loc_2_reg_904;
  wire [31:0]shell_top_sa_pe_ba_3_2_loc_2_reg_915;
  wire shell_top_sa_pe_ba_3_3_loc_2_reg_926;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[0] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[10] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[11] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[12] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[13] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[14] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[15] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[16] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[17] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[18] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[19] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[1] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[20] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[21] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[22] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[23] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[24] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[25] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[26] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[27] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[28] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[29] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[2] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[30] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[31] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[3] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[4] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[5] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[6] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[7] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[8] ;
  wire \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[9] ;
  wire [31:0]shell_top_sa_pe_bw_0_0;
  wire [31:0]shell_top_sa_pe_bw_0_1;
  wire [16:0]shell_top_sa_pe_bw_0_2;
  wire [16:0]shell_top_sa_pe_bw_0_3;
  wire [31:0]shell_top_sa_pe_ri_0_1_load_reg_4077;
  wire [31:0]shell_top_sa_pe_ri_0_2;
  wire [31:0]shell_top_sa_pe_ri_1_0;
  wire [31:0]shell_top_sa_pe_ri_2_0;
  wire [16:0]shell_top_sa_pe_ri_3_0;
  wire [9:2]shl_ln33_cast_fu_1438_p1;
  wire [9:1]sub14_fu_1404_p2;
  wire [9:1]sub14_reg_3623;
  wire \sub14_reg_3623[6]_i_2_n_3 ;
  wire \sub14_reg_3623[6]_i_3_n_3 ;
  wire \sub14_reg_3623[6]_i_4_n_3 ;
  wire \sub14_reg_3623[6]_i_5_n_3 ;
  wire \sub14_reg_3623[6]_i_6_n_3 ;
  wire \sub14_reg_3623[6]_i_7_n_3 ;
  wire \sub14_reg_3623[9]_i_2_n_3 ;
  wire \sub14_reg_3623[9]_i_3_n_3 ;
  wire \sub14_reg_3623[9]_i_4_n_3 ;
  wire \sub14_reg_3623[9]_i_5_n_3 ;
  wire \sub14_reg_3623[9]_i_6_n_3 ;
  wire \sub14_reg_3623_reg[6]_i_1_n_3 ;
  wire \sub14_reg_3623_reg[6]_i_1_n_4 ;
  wire \sub14_reg_3623_reg[6]_i_1_n_5 ;
  wire \sub14_reg_3623_reg[6]_i_1_n_6 ;
  wire \sub14_reg_3623_reg[9]_i_1_n_5 ;
  wire \sub14_reg_3623_reg[9]_i_1_n_6 ;
  wire [15:1]sub_ln40_1_fu_2112_p22_out;
  wire [17:0]sub_ln40_2_fu_2184_p2;
  wire [9:1]sub_ln40_3_fu_1492_p2;
  wire [17:1]sub_ln40_4_fu_2246_p20_out;
  wire [16:0]sub_ln40_fu_2019_p2;
  wire sub_ln68_1_fu_2353_p2_i_10_n_3;
  wire sub_ln68_1_fu_2353_p2_i_1_n_3;
  wire sub_ln68_1_fu_2353_p2_i_2_n_3;
  wire sub_ln68_1_fu_2353_p2_i_3_n_3;
  wire sub_ln68_1_fu_2353_p2_i_4_n_3;
  wire sub_ln68_1_fu_2353_p2_i_5_n_3;
  wire sub_ln68_1_fu_2353_p2_i_6_n_3;
  wire sub_ln68_1_fu_2353_p2_i_7_n_3;
  wire sub_ln68_1_fu_2353_p2_i_8_n_3;
  wire sub_ln68_1_fu_2353_p2_i_9_n_3;
  wire sub_ln68_2_fu_2408_p2_i_1_n_3;
  wire sub_ln68_2_fu_2408_p2_i_2_n_3;
  wire sub_ln68_2_fu_2408_p2_i_3_n_3;
  wire sub_ln68_2_fu_2408_p2_i_4_n_3;
  wire sub_ln68_2_fu_2408_p2_i_5_n_3;
  wire sub_ln68_2_fu_2408_p2_i_6_n_3;
  wire sub_ln68_2_fu_2408_p2_i_7_n_3;
  wire sub_ln68_2_fu_2408_p2_i_8_n_3;
  wire sub_ln68_2_fu_2408_p2_i_9_n_3;
  wire [16:0]sub_ln68_3_fu_2466_p2;
  wire [16:0]sub_ln68_fu_2297_p23_out;
  wire [10:1]sub_ln90_fu_1514_p2;
  wire [8:1]sub_reg_3613;
  wire \sub_reg_3613[2]_i_1_n_3 ;
  wire \sub_reg_3613[3]_i_1_n_3 ;
  wire \sub_reg_3613[4]_i_1_n_3 ;
  wire \sub_reg_3613[5]_i_1_n_3 ;
  wire \sub_reg_3613[6]_i_1_n_3 ;
  wire \sub_reg_3613[6]_i_2_n_3 ;
  wire \sub_reg_3613[7]_i_1_n_3 ;
  wire \sub_reg_3613[8]_i_1_n_3 ;
  wire \sub_reg_3613[8]_i_2_n_3 ;
  wire \t_reg_937_reg_n_3_[0] ;
  wire [6:0]tmp_12_fu_2154_p4;
  wire [5:0]tmp_1_reg_3671;
  wire [5:0]tmp_2_reg_3676;
  wire [29:0]trunc_ln1_reg_4345;
  wire \trunc_ln1_reg_4345[10]_i_10_n_3 ;
  wire \trunc_ln1_reg_4345[10]_i_3_n_3 ;
  wire \trunc_ln1_reg_4345[10]_i_4_n_3 ;
  wire \trunc_ln1_reg_4345[10]_i_5_n_3 ;
  wire \trunc_ln1_reg_4345[10]_i_6_n_3 ;
  wire \trunc_ln1_reg_4345[10]_i_7_n_3 ;
  wire \trunc_ln1_reg_4345[10]_i_8_n_3 ;
  wire \trunc_ln1_reg_4345[10]_i_9_n_3 ;
  wire \trunc_ln1_reg_4345[14]_i_10_n_3 ;
  wire \trunc_ln1_reg_4345[14]_i_11_n_3 ;
  wire \trunc_ln1_reg_4345[14]_i_3_n_3 ;
  wire \trunc_ln1_reg_4345[14]_i_4_n_3 ;
  wire \trunc_ln1_reg_4345[14]_i_5_n_3 ;
  wire \trunc_ln1_reg_4345[14]_i_6_n_3 ;
  wire \trunc_ln1_reg_4345[14]_i_7_n_3 ;
  wire \trunc_ln1_reg_4345[14]_i_8_n_3 ;
  wire \trunc_ln1_reg_4345[14]_i_9_n_3 ;
  wire \trunc_ln1_reg_4345[18]_i_10_n_3 ;
  wire \trunc_ln1_reg_4345[18]_i_2_n_3 ;
  wire \trunc_ln1_reg_4345[18]_i_4_n_3 ;
  wire \trunc_ln1_reg_4345[18]_i_5_n_3 ;
  wire \trunc_ln1_reg_4345[18]_i_6_n_3 ;
  wire \trunc_ln1_reg_4345[18]_i_7_n_3 ;
  wire \trunc_ln1_reg_4345[18]_i_8_n_3 ;
  wire \trunc_ln1_reg_4345[18]_i_9_n_3 ;
  wire \trunc_ln1_reg_4345[22]_i_2_n_3 ;
  wire \trunc_ln1_reg_4345[22]_i_3_n_3 ;
  wire \trunc_ln1_reg_4345[22]_i_4_n_3 ;
  wire \trunc_ln1_reg_4345[22]_i_5_n_3 ;
  wire \trunc_ln1_reg_4345[26]_i_2_n_3 ;
  wire \trunc_ln1_reg_4345[26]_i_3_n_3 ;
  wire \trunc_ln1_reg_4345[26]_i_4_n_3 ;
  wire \trunc_ln1_reg_4345[26]_i_5_n_3 ;
  wire \trunc_ln1_reg_4345[29]_i_2_n_3 ;
  wire \trunc_ln1_reg_4345[29]_i_3_n_3 ;
  wire \trunc_ln1_reg_4345[29]_i_4_n_3 ;
  wire \trunc_ln1_reg_4345[2]_i_2_n_3 ;
  wire \trunc_ln1_reg_4345[2]_i_3_n_3 ;
  wire \trunc_ln1_reg_4345[2]_i_4_n_3 ;
  wire \trunc_ln1_reg_4345[6]_i_10_n_3 ;
  wire \trunc_ln1_reg_4345[6]_i_3_n_3 ;
  wire \trunc_ln1_reg_4345[6]_i_4_n_3 ;
  wire \trunc_ln1_reg_4345[6]_i_5_n_3 ;
  wire \trunc_ln1_reg_4345[6]_i_6_n_3 ;
  wire \trunc_ln1_reg_4345[6]_i_7_n_3 ;
  wire \trunc_ln1_reg_4345[6]_i_8_n_3 ;
  wire \trunc_ln1_reg_4345[6]_i_9_n_3 ;
  wire \trunc_ln1_reg_4345_reg[10]_i_1_n_3 ;
  wire \trunc_ln1_reg_4345_reg[10]_i_1_n_4 ;
  wire \trunc_ln1_reg_4345_reg[10]_i_1_n_5 ;
  wire \trunc_ln1_reg_4345_reg[10]_i_1_n_6 ;
  wire \trunc_ln1_reg_4345_reg[10]_i_2_n_3 ;
  wire \trunc_ln1_reg_4345_reg[10]_i_2_n_4 ;
  wire \trunc_ln1_reg_4345_reg[10]_i_2_n_5 ;
  wire \trunc_ln1_reg_4345_reg[10]_i_2_n_6 ;
  wire \trunc_ln1_reg_4345_reg[14]_i_1_n_3 ;
  wire \trunc_ln1_reg_4345_reg[14]_i_1_n_4 ;
  wire \trunc_ln1_reg_4345_reg[14]_i_1_n_5 ;
  wire \trunc_ln1_reg_4345_reg[14]_i_1_n_6 ;
  wire \trunc_ln1_reg_4345_reg[14]_i_2_n_3 ;
  wire \trunc_ln1_reg_4345_reg[14]_i_2_n_4 ;
  wire \trunc_ln1_reg_4345_reg[14]_i_2_n_5 ;
  wire \trunc_ln1_reg_4345_reg[14]_i_2_n_6 ;
  wire \trunc_ln1_reg_4345_reg[18]_i_1_n_3 ;
  wire \trunc_ln1_reg_4345_reg[18]_i_1_n_4 ;
  wire \trunc_ln1_reg_4345_reg[18]_i_1_n_5 ;
  wire \trunc_ln1_reg_4345_reg[18]_i_1_n_6 ;
  wire \trunc_ln1_reg_4345_reg[18]_i_3_n_5 ;
  wire \trunc_ln1_reg_4345_reg[18]_i_3_n_6 ;
  wire \trunc_ln1_reg_4345_reg[22]_i_1_n_3 ;
  wire \trunc_ln1_reg_4345_reg[22]_i_1_n_4 ;
  wire \trunc_ln1_reg_4345_reg[22]_i_1_n_5 ;
  wire \trunc_ln1_reg_4345_reg[22]_i_1_n_6 ;
  wire \trunc_ln1_reg_4345_reg[26]_i_1_n_3 ;
  wire \trunc_ln1_reg_4345_reg[26]_i_1_n_4 ;
  wire \trunc_ln1_reg_4345_reg[26]_i_1_n_5 ;
  wire \trunc_ln1_reg_4345_reg[26]_i_1_n_6 ;
  wire \trunc_ln1_reg_4345_reg[29]_i_1_n_5 ;
  wire \trunc_ln1_reg_4345_reg[29]_i_1_n_6 ;
  wire \trunc_ln1_reg_4345_reg[2]_i_1_n_3 ;
  wire \trunc_ln1_reg_4345_reg[2]_i_1_n_4 ;
  wire \trunc_ln1_reg_4345_reg[2]_i_1_n_5 ;
  wire \trunc_ln1_reg_4345_reg[2]_i_1_n_6 ;
  wire \trunc_ln1_reg_4345_reg[6]_i_1_n_3 ;
  wire \trunc_ln1_reg_4345_reg[6]_i_1_n_4 ;
  wire \trunc_ln1_reg_4345_reg[6]_i_1_n_5 ;
  wire \trunc_ln1_reg_4345_reg[6]_i_1_n_6 ;
  wire \trunc_ln1_reg_4345_reg[6]_i_2_n_3 ;
  wire \trunc_ln1_reg_4345_reg[6]_i_2_n_4 ;
  wire \trunc_ln1_reg_4345_reg[6]_i_2_n_5 ;
  wire \trunc_ln1_reg_4345_reg[6]_i_2_n_6 ;
  wire [29:0]trunc_ln2_reg_3885;
  wire \trunc_ln2_reg_3885[10]_i_10_n_3 ;
  wire \trunc_ln2_reg_3885[10]_i_3_n_3 ;
  wire \trunc_ln2_reg_3885[10]_i_4_n_3 ;
  wire \trunc_ln2_reg_3885[10]_i_5_n_3 ;
  wire \trunc_ln2_reg_3885[10]_i_6_n_3 ;
  wire \trunc_ln2_reg_3885[10]_i_7_n_3 ;
  wire \trunc_ln2_reg_3885[10]_i_8_n_3 ;
  wire \trunc_ln2_reg_3885[10]_i_9_n_3 ;
  wire \trunc_ln2_reg_3885[14]_i_10_n_3 ;
  wire \trunc_ln2_reg_3885[14]_i_3_n_3 ;
  wire \trunc_ln2_reg_3885[14]_i_4_n_3 ;
  wire \trunc_ln2_reg_3885[14]_i_5_n_3 ;
  wire \trunc_ln2_reg_3885[14]_i_6_n_3 ;
  wire \trunc_ln2_reg_3885[14]_i_7_n_3 ;
  wire \trunc_ln2_reg_3885[14]_i_8_n_3 ;
  wire \trunc_ln2_reg_3885[14]_i_9_n_3 ;
  wire \trunc_ln2_reg_3885[18]_i_10_n_3 ;
  wire \trunc_ln2_reg_3885[18]_i_11_n_3 ;
  wire \trunc_ln2_reg_3885[18]_i_13_n_3 ;
  wire \trunc_ln2_reg_3885[18]_i_2_n_3 ;
  wire \trunc_ln2_reg_3885[18]_i_4_n_3 ;
  wire \trunc_ln2_reg_3885[18]_i_5_n_3 ;
  wire \trunc_ln2_reg_3885[18]_i_6_n_3 ;
  wire \trunc_ln2_reg_3885[18]_i_7_n_3 ;
  wire \trunc_ln2_reg_3885[18]_i_8_n_3 ;
  wire \trunc_ln2_reg_3885[18]_i_9_n_3 ;
  wire \trunc_ln2_reg_3885[22]_i_2_n_3 ;
  wire \trunc_ln2_reg_3885[22]_i_3_n_3 ;
  wire \trunc_ln2_reg_3885[22]_i_4_n_3 ;
  wire \trunc_ln2_reg_3885[22]_i_5_n_3 ;
  wire \trunc_ln2_reg_3885[26]_i_2_n_3 ;
  wire \trunc_ln2_reg_3885[26]_i_3_n_3 ;
  wire \trunc_ln2_reg_3885[26]_i_4_n_3 ;
  wire \trunc_ln2_reg_3885[26]_i_5_n_3 ;
  wire \trunc_ln2_reg_3885[29]_i_2_n_3 ;
  wire \trunc_ln2_reg_3885[29]_i_3_n_3 ;
  wire \trunc_ln2_reg_3885[29]_i_4_n_3 ;
  wire \trunc_ln2_reg_3885[2]_i_2_n_3 ;
  wire \trunc_ln2_reg_3885[2]_i_3_n_3 ;
  wire \trunc_ln2_reg_3885[2]_i_4_n_3 ;
  wire \trunc_ln2_reg_3885[6]_i_10_n_3 ;
  wire \trunc_ln2_reg_3885[6]_i_3_n_3 ;
  wire \trunc_ln2_reg_3885[6]_i_4_n_3 ;
  wire \trunc_ln2_reg_3885[6]_i_5_n_3 ;
  wire \trunc_ln2_reg_3885[6]_i_6_n_3 ;
  wire \trunc_ln2_reg_3885[6]_i_7_n_3 ;
  wire \trunc_ln2_reg_3885[6]_i_8_n_3 ;
  wire \trunc_ln2_reg_3885[6]_i_9_n_3 ;
  wire \trunc_ln2_reg_3885_reg[10]_i_1_n_3 ;
  wire \trunc_ln2_reg_3885_reg[10]_i_1_n_4 ;
  wire \trunc_ln2_reg_3885_reg[10]_i_1_n_5 ;
  wire \trunc_ln2_reg_3885_reg[10]_i_1_n_6 ;
  wire \trunc_ln2_reg_3885_reg[10]_i_2_n_3 ;
  wire \trunc_ln2_reg_3885_reg[10]_i_2_n_4 ;
  wire \trunc_ln2_reg_3885_reg[10]_i_2_n_5 ;
  wire \trunc_ln2_reg_3885_reg[10]_i_2_n_6 ;
  wire \trunc_ln2_reg_3885_reg[14]_i_1_n_3 ;
  wire \trunc_ln2_reg_3885_reg[14]_i_1_n_4 ;
  wire \trunc_ln2_reg_3885_reg[14]_i_1_n_5 ;
  wire \trunc_ln2_reg_3885_reg[14]_i_1_n_6 ;
  wire \trunc_ln2_reg_3885_reg[14]_i_2_n_3 ;
  wire \trunc_ln2_reg_3885_reg[14]_i_2_n_4 ;
  wire \trunc_ln2_reg_3885_reg[14]_i_2_n_5 ;
  wire \trunc_ln2_reg_3885_reg[14]_i_2_n_6 ;
  wire \trunc_ln2_reg_3885_reg[18]_i_1_n_3 ;
  wire \trunc_ln2_reg_3885_reg[18]_i_1_n_4 ;
  wire \trunc_ln2_reg_3885_reg[18]_i_1_n_5 ;
  wire \trunc_ln2_reg_3885_reg[18]_i_1_n_6 ;
  wire \trunc_ln2_reg_3885_reg[18]_i_3_n_3 ;
  wire \trunc_ln2_reg_3885_reg[18]_i_3_n_4 ;
  wire \trunc_ln2_reg_3885_reg[18]_i_3_n_5 ;
  wire \trunc_ln2_reg_3885_reg[18]_i_3_n_6 ;
  wire \trunc_ln2_reg_3885_reg[22]_i_1_n_3 ;
  wire \trunc_ln2_reg_3885_reg[22]_i_1_n_4 ;
  wire \trunc_ln2_reg_3885_reg[22]_i_1_n_5 ;
  wire \trunc_ln2_reg_3885_reg[22]_i_1_n_6 ;
  wire \trunc_ln2_reg_3885_reg[26]_i_1_n_3 ;
  wire \trunc_ln2_reg_3885_reg[26]_i_1_n_4 ;
  wire \trunc_ln2_reg_3885_reg[26]_i_1_n_5 ;
  wire \trunc_ln2_reg_3885_reg[26]_i_1_n_6 ;
  wire \trunc_ln2_reg_3885_reg[29]_i_1_n_5 ;
  wire \trunc_ln2_reg_3885_reg[29]_i_1_n_6 ;
  wire \trunc_ln2_reg_3885_reg[2]_i_1_n_3 ;
  wire \trunc_ln2_reg_3885_reg[2]_i_1_n_4 ;
  wire \trunc_ln2_reg_3885_reg[2]_i_1_n_5 ;
  wire \trunc_ln2_reg_3885_reg[2]_i_1_n_6 ;
  wire \trunc_ln2_reg_3885_reg[6]_i_1_n_3 ;
  wire \trunc_ln2_reg_3885_reg[6]_i_1_n_4 ;
  wire \trunc_ln2_reg_3885_reg[6]_i_1_n_5 ;
  wire \trunc_ln2_reg_3885_reg[6]_i_1_n_6 ;
  wire \trunc_ln2_reg_3885_reg[6]_i_2_n_3 ;
  wire \trunc_ln2_reg_3885_reg[6]_i_2_n_4 ;
  wire \trunc_ln2_reg_3885_reg[6]_i_2_n_5 ;
  wire \trunc_ln2_reg_3885_reg[6]_i_2_n_6 ;
  wire [29:0]trunc_ln3_reg_3978;
  wire \trunc_ln3_reg_3978[10]_i_10_n_3 ;
  wire \trunc_ln3_reg_3978[10]_i_3_n_3 ;
  wire \trunc_ln3_reg_3978[10]_i_4_n_3 ;
  wire \trunc_ln3_reg_3978[10]_i_5_n_3 ;
  wire \trunc_ln3_reg_3978[10]_i_6_n_3 ;
  wire \trunc_ln3_reg_3978[10]_i_7_n_3 ;
  wire \trunc_ln3_reg_3978[10]_i_8_n_3 ;
  wire \trunc_ln3_reg_3978[10]_i_9_n_3 ;
  wire \trunc_ln3_reg_3978[14]_i_10_n_3 ;
  wire \trunc_ln3_reg_3978[14]_i_3_n_3 ;
  wire \trunc_ln3_reg_3978[14]_i_4_n_3 ;
  wire \trunc_ln3_reg_3978[14]_i_5_n_3 ;
  wire \trunc_ln3_reg_3978[14]_i_6_n_3 ;
  wire \trunc_ln3_reg_3978[14]_i_7_n_3 ;
  wire \trunc_ln3_reg_3978[14]_i_8_n_3 ;
  wire \trunc_ln3_reg_3978[14]_i_9_n_3 ;
  wire \trunc_ln3_reg_3978[18]_i_10_n_3 ;
  wire \trunc_ln3_reg_3978[18]_i_11_n_3 ;
  wire \trunc_ln3_reg_3978[18]_i_13_n_3 ;
  wire \trunc_ln3_reg_3978[18]_i_2_n_3 ;
  wire \trunc_ln3_reg_3978[18]_i_4_n_3 ;
  wire \trunc_ln3_reg_3978[18]_i_5_n_3 ;
  wire \trunc_ln3_reg_3978[18]_i_6_n_3 ;
  wire \trunc_ln3_reg_3978[18]_i_7_n_3 ;
  wire \trunc_ln3_reg_3978[18]_i_8_n_3 ;
  wire \trunc_ln3_reg_3978[18]_i_9_n_3 ;
  wire \trunc_ln3_reg_3978[22]_i_2_n_3 ;
  wire \trunc_ln3_reg_3978[22]_i_3_n_3 ;
  wire \trunc_ln3_reg_3978[22]_i_4_n_3 ;
  wire \trunc_ln3_reg_3978[22]_i_5_n_3 ;
  wire \trunc_ln3_reg_3978[26]_i_2_n_3 ;
  wire \trunc_ln3_reg_3978[26]_i_3_n_3 ;
  wire \trunc_ln3_reg_3978[26]_i_4_n_3 ;
  wire \trunc_ln3_reg_3978[26]_i_5_n_3 ;
  wire \trunc_ln3_reg_3978[29]_i_2_n_3 ;
  wire \trunc_ln3_reg_3978[29]_i_3_n_3 ;
  wire \trunc_ln3_reg_3978[29]_i_4_n_3 ;
  wire \trunc_ln3_reg_3978[2]_i_2_n_3 ;
  wire \trunc_ln3_reg_3978[2]_i_3_n_3 ;
  wire \trunc_ln3_reg_3978[2]_i_4_n_3 ;
  wire \trunc_ln3_reg_3978[6]_i_10_n_3 ;
  wire \trunc_ln3_reg_3978[6]_i_3_n_3 ;
  wire \trunc_ln3_reg_3978[6]_i_4_n_3 ;
  wire \trunc_ln3_reg_3978[6]_i_5_n_3 ;
  wire \trunc_ln3_reg_3978[6]_i_6_n_3 ;
  wire \trunc_ln3_reg_3978[6]_i_7_n_3 ;
  wire \trunc_ln3_reg_3978[6]_i_8_n_3 ;
  wire \trunc_ln3_reg_3978[6]_i_9_n_3 ;
  wire \trunc_ln3_reg_3978_reg[10]_i_1_n_3 ;
  wire \trunc_ln3_reg_3978_reg[10]_i_1_n_4 ;
  wire \trunc_ln3_reg_3978_reg[10]_i_1_n_5 ;
  wire \trunc_ln3_reg_3978_reg[10]_i_1_n_6 ;
  wire \trunc_ln3_reg_3978_reg[10]_i_2_n_3 ;
  wire \trunc_ln3_reg_3978_reg[10]_i_2_n_4 ;
  wire \trunc_ln3_reg_3978_reg[10]_i_2_n_5 ;
  wire \trunc_ln3_reg_3978_reg[10]_i_2_n_6 ;
  wire \trunc_ln3_reg_3978_reg[14]_i_1_n_3 ;
  wire \trunc_ln3_reg_3978_reg[14]_i_1_n_4 ;
  wire \trunc_ln3_reg_3978_reg[14]_i_1_n_5 ;
  wire \trunc_ln3_reg_3978_reg[14]_i_1_n_6 ;
  wire \trunc_ln3_reg_3978_reg[14]_i_2_n_3 ;
  wire \trunc_ln3_reg_3978_reg[14]_i_2_n_4 ;
  wire \trunc_ln3_reg_3978_reg[14]_i_2_n_5 ;
  wire \trunc_ln3_reg_3978_reg[14]_i_2_n_6 ;
  wire \trunc_ln3_reg_3978_reg[18]_i_1_n_3 ;
  wire \trunc_ln3_reg_3978_reg[18]_i_1_n_4 ;
  wire \trunc_ln3_reg_3978_reg[18]_i_1_n_5 ;
  wire \trunc_ln3_reg_3978_reg[18]_i_1_n_6 ;
  wire \trunc_ln3_reg_3978_reg[18]_i_3_n_3 ;
  wire \trunc_ln3_reg_3978_reg[18]_i_3_n_4 ;
  wire \trunc_ln3_reg_3978_reg[18]_i_3_n_5 ;
  wire \trunc_ln3_reg_3978_reg[18]_i_3_n_6 ;
  wire \trunc_ln3_reg_3978_reg[22]_i_1_n_3 ;
  wire \trunc_ln3_reg_3978_reg[22]_i_1_n_4 ;
  wire \trunc_ln3_reg_3978_reg[22]_i_1_n_5 ;
  wire \trunc_ln3_reg_3978_reg[22]_i_1_n_6 ;
  wire \trunc_ln3_reg_3978_reg[26]_i_1_n_3 ;
  wire \trunc_ln3_reg_3978_reg[26]_i_1_n_4 ;
  wire \trunc_ln3_reg_3978_reg[26]_i_1_n_5 ;
  wire \trunc_ln3_reg_3978_reg[26]_i_1_n_6 ;
  wire \trunc_ln3_reg_3978_reg[29]_i_1_n_5 ;
  wire \trunc_ln3_reg_3978_reg[29]_i_1_n_6 ;
  wire \trunc_ln3_reg_3978_reg[2]_i_1_n_3 ;
  wire \trunc_ln3_reg_3978_reg[2]_i_1_n_4 ;
  wire \trunc_ln3_reg_3978_reg[2]_i_1_n_5 ;
  wire \trunc_ln3_reg_3978_reg[2]_i_1_n_6 ;
  wire \trunc_ln3_reg_3978_reg[6]_i_1_n_3 ;
  wire \trunc_ln3_reg_3978_reg[6]_i_1_n_4 ;
  wire \trunc_ln3_reg_3978_reg[6]_i_1_n_5 ;
  wire \trunc_ln3_reg_3978_reg[6]_i_1_n_6 ;
  wire \trunc_ln3_reg_3978_reg[6]_i_2_n_3 ;
  wire \trunc_ln3_reg_3978_reg[6]_i_2_n_4 ;
  wire \trunc_ln3_reg_3978_reg[6]_i_2_n_5 ;
  wire \trunc_ln3_reg_3978_reg[6]_i_2_n_6 ;
  wire [29:0]trunc_ln40_1_reg_3917;
  wire \trunc_ln40_1_reg_3917[10]_i_10_n_3 ;
  wire \trunc_ln40_1_reg_3917[10]_i_3_n_3 ;
  wire \trunc_ln40_1_reg_3917[10]_i_4_n_3 ;
  wire \trunc_ln40_1_reg_3917[10]_i_5_n_3 ;
  wire \trunc_ln40_1_reg_3917[10]_i_6_n_3 ;
  wire \trunc_ln40_1_reg_3917[10]_i_7_n_3 ;
  wire \trunc_ln40_1_reg_3917[10]_i_8_n_3 ;
  wire \trunc_ln40_1_reg_3917[10]_i_9_n_3 ;
  wire \trunc_ln40_1_reg_3917[14]_i_10_n_3 ;
  wire \trunc_ln40_1_reg_3917[14]_i_3_n_3 ;
  wire \trunc_ln40_1_reg_3917[14]_i_4_n_3 ;
  wire \trunc_ln40_1_reg_3917[14]_i_5_n_3 ;
  wire \trunc_ln40_1_reg_3917[14]_i_6_n_3 ;
  wire \trunc_ln40_1_reg_3917[14]_i_7_n_3 ;
  wire \trunc_ln40_1_reg_3917[14]_i_8_n_3 ;
  wire \trunc_ln40_1_reg_3917[14]_i_9_n_3 ;
  wire \trunc_ln40_1_reg_3917[18]_i_3_n_3 ;
  wire \trunc_ln40_1_reg_3917[18]_i_4_n_3 ;
  wire \trunc_ln40_1_reg_3917[18]_i_5_n_3 ;
  wire \trunc_ln40_1_reg_3917[18]_i_6_n_3 ;
  wire \trunc_ln40_1_reg_3917[18]_i_7_n_3 ;
  wire \trunc_ln40_1_reg_3917[18]_i_8_n_3 ;
  wire \trunc_ln40_1_reg_3917[18]_i_9_n_3 ;
  wire \trunc_ln40_1_reg_3917[22]_i_2_n_3 ;
  wire \trunc_ln40_1_reg_3917[22]_i_3_n_3 ;
  wire \trunc_ln40_1_reg_3917[22]_i_4_n_3 ;
  wire \trunc_ln40_1_reg_3917[22]_i_5_n_3 ;
  wire \trunc_ln40_1_reg_3917[26]_i_2_n_3 ;
  wire \trunc_ln40_1_reg_3917[26]_i_3_n_3 ;
  wire \trunc_ln40_1_reg_3917[26]_i_4_n_3 ;
  wire \trunc_ln40_1_reg_3917[26]_i_5_n_3 ;
  wire \trunc_ln40_1_reg_3917[29]_i_2_n_3 ;
  wire \trunc_ln40_1_reg_3917[29]_i_3_n_3 ;
  wire \trunc_ln40_1_reg_3917[29]_i_4_n_3 ;
  wire \trunc_ln40_1_reg_3917[2]_i_2_n_3 ;
  wire \trunc_ln40_1_reg_3917[2]_i_3_n_3 ;
  wire \trunc_ln40_1_reg_3917[2]_i_4_n_3 ;
  wire \trunc_ln40_1_reg_3917[6]_i_10_n_3 ;
  wire \trunc_ln40_1_reg_3917[6]_i_3_n_3 ;
  wire \trunc_ln40_1_reg_3917[6]_i_4_n_3 ;
  wire \trunc_ln40_1_reg_3917[6]_i_5_n_3 ;
  wire \trunc_ln40_1_reg_3917[6]_i_6_n_3 ;
  wire \trunc_ln40_1_reg_3917[6]_i_7_n_3 ;
  wire \trunc_ln40_1_reg_3917[6]_i_8_n_3 ;
  wire \trunc_ln40_1_reg_3917[6]_i_9_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[10]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[10]_i_1_n_4 ;
  wire \trunc_ln40_1_reg_3917_reg[10]_i_1_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[10]_i_1_n_6 ;
  wire \trunc_ln40_1_reg_3917_reg[10]_i_2_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[10]_i_2_n_4 ;
  wire \trunc_ln40_1_reg_3917_reg[10]_i_2_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[10]_i_2_n_6 ;
  wire \trunc_ln40_1_reg_3917_reg[14]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[14]_i_1_n_4 ;
  wire \trunc_ln40_1_reg_3917_reg[14]_i_1_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[14]_i_1_n_6 ;
  wire \trunc_ln40_1_reg_3917_reg[14]_i_2_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[14]_i_2_n_4 ;
  wire \trunc_ln40_1_reg_3917_reg[14]_i_2_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[14]_i_2_n_6 ;
  wire \trunc_ln40_1_reg_3917_reg[18]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[18]_i_1_n_4 ;
  wire \trunc_ln40_1_reg_3917_reg[18]_i_1_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[18]_i_1_n_6 ;
  wire \trunc_ln40_1_reg_3917_reg[18]_i_2_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[18]_i_2_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[18]_i_2_n_6 ;
  wire \trunc_ln40_1_reg_3917_reg[22]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[22]_i_1_n_4 ;
  wire \trunc_ln40_1_reg_3917_reg[22]_i_1_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[22]_i_1_n_6 ;
  wire \trunc_ln40_1_reg_3917_reg[26]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[26]_i_1_n_4 ;
  wire \trunc_ln40_1_reg_3917_reg[26]_i_1_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[26]_i_1_n_6 ;
  wire \trunc_ln40_1_reg_3917_reg[29]_i_1_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[29]_i_1_n_6 ;
  wire \trunc_ln40_1_reg_3917_reg[2]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[2]_i_1_n_4 ;
  wire \trunc_ln40_1_reg_3917_reg[2]_i_1_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[2]_i_1_n_6 ;
  wire \trunc_ln40_1_reg_3917_reg[6]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[6]_i_1_n_4 ;
  wire \trunc_ln40_1_reg_3917_reg[6]_i_1_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[6]_i_1_n_6 ;
  wire \trunc_ln40_1_reg_3917_reg[6]_i_2_n_3 ;
  wire \trunc_ln40_1_reg_3917_reg[6]_i_2_n_4 ;
  wire \trunc_ln40_1_reg_3917_reg[6]_i_2_n_5 ;
  wire \trunc_ln40_1_reg_3917_reg[6]_i_2_n_6 ;
  wire [29:0]trunc_ln40_2_reg_3937;
  wire \trunc_ln40_2_reg_3937[10]_i_10_n_3 ;
  wire \trunc_ln40_2_reg_3937[10]_i_3_n_3 ;
  wire \trunc_ln40_2_reg_3937[10]_i_4_n_3 ;
  wire \trunc_ln40_2_reg_3937[10]_i_5_n_3 ;
  wire \trunc_ln40_2_reg_3937[10]_i_6_n_3 ;
  wire \trunc_ln40_2_reg_3937[10]_i_7_n_3 ;
  wire \trunc_ln40_2_reg_3937[10]_i_8_n_3 ;
  wire \trunc_ln40_2_reg_3937[10]_i_9_n_3 ;
  wire \trunc_ln40_2_reg_3937[14]_i_10_n_3 ;
  wire \trunc_ln40_2_reg_3937[14]_i_3_n_3 ;
  wire \trunc_ln40_2_reg_3937[14]_i_4_n_3 ;
  wire \trunc_ln40_2_reg_3937[14]_i_5_n_3 ;
  wire \trunc_ln40_2_reg_3937[14]_i_6_n_3 ;
  wire \trunc_ln40_2_reg_3937[14]_i_7_n_3 ;
  wire \trunc_ln40_2_reg_3937[14]_i_8_n_3 ;
  wire \trunc_ln40_2_reg_3937[14]_i_9_n_3 ;
  wire \trunc_ln40_2_reg_3937[18]_i_10_n_3 ;
  wire \trunc_ln40_2_reg_3937[18]_i_11_n_3 ;
  wire \trunc_ln40_2_reg_3937[18]_i_12_n_3 ;
  wire \trunc_ln40_2_reg_3937[18]_i_13_n_3 ;
  wire \trunc_ln40_2_reg_3937[18]_i_14_n_3 ;
  wire \trunc_ln40_2_reg_3937[18]_i_2_n_3 ;
  wire \trunc_ln40_2_reg_3937[18]_i_5_n_3 ;
  wire \trunc_ln40_2_reg_3937[18]_i_6_n_3 ;
  wire \trunc_ln40_2_reg_3937[18]_i_7_n_3 ;
  wire \trunc_ln40_2_reg_3937[18]_i_8_n_3 ;
  wire \trunc_ln40_2_reg_3937[18]_i_9_n_3 ;
  wire \trunc_ln40_2_reg_3937[22]_i_2_n_3 ;
  wire \trunc_ln40_2_reg_3937[22]_i_3_n_3 ;
  wire \trunc_ln40_2_reg_3937[22]_i_4_n_3 ;
  wire \trunc_ln40_2_reg_3937[22]_i_5_n_3 ;
  wire \trunc_ln40_2_reg_3937[26]_i_2_n_3 ;
  wire \trunc_ln40_2_reg_3937[26]_i_3_n_3 ;
  wire \trunc_ln40_2_reg_3937[26]_i_4_n_3 ;
  wire \trunc_ln40_2_reg_3937[26]_i_5_n_3 ;
  wire \trunc_ln40_2_reg_3937[29]_i_2_n_3 ;
  wire \trunc_ln40_2_reg_3937[29]_i_3_n_3 ;
  wire \trunc_ln40_2_reg_3937[29]_i_4_n_3 ;
  wire \trunc_ln40_2_reg_3937[2]_i_2_n_3 ;
  wire \trunc_ln40_2_reg_3937[2]_i_3_n_3 ;
  wire \trunc_ln40_2_reg_3937[2]_i_4_n_3 ;
  wire \trunc_ln40_2_reg_3937[6]_i_10_n_3 ;
  wire \trunc_ln40_2_reg_3937[6]_i_3_n_3 ;
  wire \trunc_ln40_2_reg_3937[6]_i_4_n_3 ;
  wire \trunc_ln40_2_reg_3937[6]_i_5_n_3 ;
  wire \trunc_ln40_2_reg_3937[6]_i_6_n_3 ;
  wire \trunc_ln40_2_reg_3937[6]_i_7_n_3 ;
  wire \trunc_ln40_2_reg_3937[6]_i_8_n_3 ;
  wire \trunc_ln40_2_reg_3937[6]_i_9_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[10]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[10]_i_1_n_4 ;
  wire \trunc_ln40_2_reg_3937_reg[10]_i_1_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[10]_i_1_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[10]_i_2_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[10]_i_2_n_4 ;
  wire \trunc_ln40_2_reg_3937_reg[10]_i_2_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[10]_i_2_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[14]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[14]_i_1_n_4 ;
  wire \trunc_ln40_2_reg_3937_reg[14]_i_1_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[14]_i_1_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[14]_i_2_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[14]_i_2_n_4 ;
  wire \trunc_ln40_2_reg_3937_reg[14]_i_2_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[14]_i_2_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[18]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[18]_i_1_n_4 ;
  wire \trunc_ln40_2_reg_3937_reg[18]_i_1_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[18]_i_1_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[18]_i_3_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[18]_i_4_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[18]_i_4_n_4 ;
  wire \trunc_ln40_2_reg_3937_reg[18]_i_4_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[18]_i_4_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[22]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[22]_i_1_n_4 ;
  wire \trunc_ln40_2_reg_3937_reg[22]_i_1_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[22]_i_1_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[26]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[26]_i_1_n_4 ;
  wire \trunc_ln40_2_reg_3937_reg[26]_i_1_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[26]_i_1_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[29]_i_1_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[29]_i_1_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[2]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[2]_i_1_n_4 ;
  wire \trunc_ln40_2_reg_3937_reg[2]_i_1_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[2]_i_1_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[6]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[6]_i_1_n_4 ;
  wire \trunc_ln40_2_reg_3937_reg[6]_i_1_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[6]_i_1_n_6 ;
  wire \trunc_ln40_2_reg_3937_reg[6]_i_2_n_3 ;
  wire \trunc_ln40_2_reg_3937_reg[6]_i_2_n_4 ;
  wire \trunc_ln40_2_reg_3937_reg[6]_i_2_n_5 ;
  wire \trunc_ln40_2_reg_3937_reg[6]_i_2_n_6 ;
  wire [29:0]trunc_ln40_3_reg_3957;
  wire \trunc_ln40_3_reg_3957[10]_i_10_n_3 ;
  wire \trunc_ln40_3_reg_3957[10]_i_3_n_3 ;
  wire \trunc_ln40_3_reg_3957[10]_i_4_n_3 ;
  wire \trunc_ln40_3_reg_3957[10]_i_5_n_3 ;
  wire \trunc_ln40_3_reg_3957[10]_i_6_n_3 ;
  wire \trunc_ln40_3_reg_3957[10]_i_7_n_3 ;
  wire \trunc_ln40_3_reg_3957[10]_i_8_n_3 ;
  wire \trunc_ln40_3_reg_3957[10]_i_9_n_3 ;
  wire \trunc_ln40_3_reg_3957[14]_i_10_n_3 ;
  wire \trunc_ln40_3_reg_3957[14]_i_3_n_3 ;
  wire \trunc_ln40_3_reg_3957[14]_i_4_n_3 ;
  wire \trunc_ln40_3_reg_3957[14]_i_5_n_3 ;
  wire \trunc_ln40_3_reg_3957[14]_i_6_n_3 ;
  wire \trunc_ln40_3_reg_3957[14]_i_7_n_3 ;
  wire \trunc_ln40_3_reg_3957[14]_i_8_n_3 ;
  wire \trunc_ln40_3_reg_3957[14]_i_9_n_3 ;
  wire \trunc_ln40_3_reg_3957[18]_i_10_n_3 ;
  wire \trunc_ln40_3_reg_3957[18]_i_11_n_3 ;
  wire \trunc_ln40_3_reg_3957[18]_i_13_n_3 ;
  wire \trunc_ln40_3_reg_3957[18]_i_2_n_3 ;
  wire \trunc_ln40_3_reg_3957[18]_i_4_n_3 ;
  wire \trunc_ln40_3_reg_3957[18]_i_5_n_3 ;
  wire \trunc_ln40_3_reg_3957[18]_i_6_n_3 ;
  wire \trunc_ln40_3_reg_3957[18]_i_7_n_3 ;
  wire \trunc_ln40_3_reg_3957[18]_i_8_n_3 ;
  wire \trunc_ln40_3_reg_3957[18]_i_9_n_3 ;
  wire \trunc_ln40_3_reg_3957[22]_i_2_n_3 ;
  wire \trunc_ln40_3_reg_3957[22]_i_3_n_3 ;
  wire \trunc_ln40_3_reg_3957[22]_i_4_n_3 ;
  wire \trunc_ln40_3_reg_3957[22]_i_5_n_3 ;
  wire \trunc_ln40_3_reg_3957[26]_i_2_n_3 ;
  wire \trunc_ln40_3_reg_3957[26]_i_3_n_3 ;
  wire \trunc_ln40_3_reg_3957[26]_i_4_n_3 ;
  wire \trunc_ln40_3_reg_3957[26]_i_5_n_3 ;
  wire \trunc_ln40_3_reg_3957[29]_i_2_n_3 ;
  wire \trunc_ln40_3_reg_3957[29]_i_3_n_3 ;
  wire \trunc_ln40_3_reg_3957[29]_i_4_n_3 ;
  wire \trunc_ln40_3_reg_3957[2]_i_2_n_3 ;
  wire \trunc_ln40_3_reg_3957[2]_i_3_n_3 ;
  wire \trunc_ln40_3_reg_3957[2]_i_4_n_3 ;
  wire \trunc_ln40_3_reg_3957[6]_i_10_n_3 ;
  wire \trunc_ln40_3_reg_3957[6]_i_3_n_3 ;
  wire \trunc_ln40_3_reg_3957[6]_i_4_n_3 ;
  wire \trunc_ln40_3_reg_3957[6]_i_5_n_3 ;
  wire \trunc_ln40_3_reg_3957[6]_i_6_n_3 ;
  wire \trunc_ln40_3_reg_3957[6]_i_7_n_3 ;
  wire \trunc_ln40_3_reg_3957[6]_i_8_n_3 ;
  wire \trunc_ln40_3_reg_3957[6]_i_9_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[10]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[10]_i_1_n_4 ;
  wire \trunc_ln40_3_reg_3957_reg[10]_i_1_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[10]_i_1_n_6 ;
  wire \trunc_ln40_3_reg_3957_reg[10]_i_2_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[10]_i_2_n_4 ;
  wire \trunc_ln40_3_reg_3957_reg[10]_i_2_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[10]_i_2_n_6 ;
  wire \trunc_ln40_3_reg_3957_reg[14]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[14]_i_1_n_4 ;
  wire \trunc_ln40_3_reg_3957_reg[14]_i_1_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[14]_i_1_n_6 ;
  wire \trunc_ln40_3_reg_3957_reg[14]_i_2_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[14]_i_2_n_4 ;
  wire \trunc_ln40_3_reg_3957_reg[14]_i_2_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[14]_i_2_n_6 ;
  wire \trunc_ln40_3_reg_3957_reg[18]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[18]_i_1_n_4 ;
  wire \trunc_ln40_3_reg_3957_reg[18]_i_1_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[18]_i_1_n_6 ;
  wire \trunc_ln40_3_reg_3957_reg[18]_i_3_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[18]_i_3_n_4 ;
  wire \trunc_ln40_3_reg_3957_reg[18]_i_3_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[18]_i_3_n_6 ;
  wire \trunc_ln40_3_reg_3957_reg[22]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[22]_i_1_n_4 ;
  wire \trunc_ln40_3_reg_3957_reg[22]_i_1_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[22]_i_1_n_6 ;
  wire \trunc_ln40_3_reg_3957_reg[26]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[26]_i_1_n_4 ;
  wire \trunc_ln40_3_reg_3957_reg[26]_i_1_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[26]_i_1_n_6 ;
  wire \trunc_ln40_3_reg_3957_reg[29]_i_1_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[29]_i_1_n_6 ;
  wire \trunc_ln40_3_reg_3957_reg[2]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[2]_i_1_n_4 ;
  wire \trunc_ln40_3_reg_3957_reg[2]_i_1_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[2]_i_1_n_6 ;
  wire \trunc_ln40_3_reg_3957_reg[6]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[6]_i_1_n_4 ;
  wire \trunc_ln40_3_reg_3957_reg[6]_i_1_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[6]_i_1_n_6 ;
  wire \trunc_ln40_3_reg_3957_reg[6]_i_2_n_3 ;
  wire \trunc_ln40_3_reg_3957_reg[6]_i_2_n_4 ;
  wire \trunc_ln40_3_reg_3957_reg[6]_i_2_n_5 ;
  wire \trunc_ln40_3_reg_3957_reg[6]_i_2_n_6 ;
  wire [29:0]trunc_ln68_1_reg_3999;
  wire \trunc_ln68_1_reg_3999[10]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_3999[10]_i_3_n_3 ;
  wire \trunc_ln68_1_reg_3999[10]_i_4_n_3 ;
  wire \trunc_ln68_1_reg_3999[10]_i_5_n_3 ;
  wire \trunc_ln68_1_reg_3999[14]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_3999[14]_i_3_n_3 ;
  wire \trunc_ln68_1_reg_3999[14]_i_4_n_3 ;
  wire \trunc_ln68_1_reg_3999[14]_i_5_n_3 ;
  wire \trunc_ln68_1_reg_3999[18]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_3999[18]_i_3_n_3 ;
  wire \trunc_ln68_1_reg_3999[18]_i_4_n_3 ;
  wire \trunc_ln68_1_reg_3999[18]_i_5_n_3 ;
  wire \trunc_ln68_1_reg_3999[18]_i_6_n_3 ;
  wire \trunc_ln68_1_reg_3999[22]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_3999[22]_i_3_n_3 ;
  wire \trunc_ln68_1_reg_3999[22]_i_4_n_3 ;
  wire \trunc_ln68_1_reg_3999[22]_i_5_n_3 ;
  wire \trunc_ln68_1_reg_3999[26]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_3999[26]_i_3_n_3 ;
  wire \trunc_ln68_1_reg_3999[26]_i_4_n_3 ;
  wire \trunc_ln68_1_reg_3999[26]_i_5_n_3 ;
  wire \trunc_ln68_1_reg_3999[29]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_3999[29]_i_3_n_3 ;
  wire \trunc_ln68_1_reg_3999[29]_i_4_n_3 ;
  wire \trunc_ln68_1_reg_3999[2]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_3999[2]_i_3_n_3 ;
  wire \trunc_ln68_1_reg_3999[2]_i_4_n_3 ;
  wire \trunc_ln68_1_reg_3999[6]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_3999[6]_i_3_n_3 ;
  wire \trunc_ln68_1_reg_3999[6]_i_4_n_3 ;
  wire \trunc_ln68_1_reg_3999[6]_i_5_n_3 ;
  wire \trunc_ln68_1_reg_3999_reg[10]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_3999_reg[10]_i_1_n_4 ;
  wire \trunc_ln68_1_reg_3999_reg[10]_i_1_n_5 ;
  wire \trunc_ln68_1_reg_3999_reg[10]_i_1_n_6 ;
  wire \trunc_ln68_1_reg_3999_reg[14]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_3999_reg[14]_i_1_n_4 ;
  wire \trunc_ln68_1_reg_3999_reg[14]_i_1_n_5 ;
  wire \trunc_ln68_1_reg_3999_reg[14]_i_1_n_6 ;
  wire \trunc_ln68_1_reg_3999_reg[18]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_3999_reg[18]_i_1_n_4 ;
  wire \trunc_ln68_1_reg_3999_reg[18]_i_1_n_5 ;
  wire \trunc_ln68_1_reg_3999_reg[18]_i_1_n_6 ;
  wire \trunc_ln68_1_reg_3999_reg[22]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_3999_reg[22]_i_1_n_4 ;
  wire \trunc_ln68_1_reg_3999_reg[22]_i_1_n_5 ;
  wire \trunc_ln68_1_reg_3999_reg[22]_i_1_n_6 ;
  wire \trunc_ln68_1_reg_3999_reg[26]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_3999_reg[26]_i_1_n_4 ;
  wire \trunc_ln68_1_reg_3999_reg[26]_i_1_n_5 ;
  wire \trunc_ln68_1_reg_3999_reg[26]_i_1_n_6 ;
  wire \trunc_ln68_1_reg_3999_reg[29]_i_1_n_5 ;
  wire \trunc_ln68_1_reg_3999_reg[29]_i_1_n_6 ;
  wire \trunc_ln68_1_reg_3999_reg[2]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_3999_reg[2]_i_1_n_4 ;
  wire \trunc_ln68_1_reg_3999_reg[2]_i_1_n_5 ;
  wire \trunc_ln68_1_reg_3999_reg[2]_i_1_n_6 ;
  wire \trunc_ln68_1_reg_3999_reg[6]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_3999_reg[6]_i_1_n_4 ;
  wire \trunc_ln68_1_reg_3999_reg[6]_i_1_n_5 ;
  wire \trunc_ln68_1_reg_3999_reg[6]_i_1_n_6 ;
  wire [29:0]trunc_ln68_2_reg_4020;
  wire \trunc_ln68_2_reg_4020[10]_i_2_n_3 ;
  wire \trunc_ln68_2_reg_4020[10]_i_3_n_3 ;
  wire \trunc_ln68_2_reg_4020[10]_i_4_n_3 ;
  wire \trunc_ln68_2_reg_4020[10]_i_5_n_3 ;
  wire \trunc_ln68_2_reg_4020[14]_i_2_n_3 ;
  wire \trunc_ln68_2_reg_4020[14]_i_3_n_3 ;
  wire \trunc_ln68_2_reg_4020[14]_i_4_n_3 ;
  wire \trunc_ln68_2_reg_4020[14]_i_5_n_3 ;
  wire \trunc_ln68_2_reg_4020[18]_i_2_n_3 ;
  wire \trunc_ln68_2_reg_4020[18]_i_3_n_3 ;
  wire \trunc_ln68_2_reg_4020[18]_i_4_n_3 ;
  wire \trunc_ln68_2_reg_4020[18]_i_5_n_3 ;
  wire \trunc_ln68_2_reg_4020[18]_i_6_n_3 ;
  wire \trunc_ln68_2_reg_4020[22]_i_2_n_3 ;
  wire \trunc_ln68_2_reg_4020[22]_i_3_n_3 ;
  wire \trunc_ln68_2_reg_4020[22]_i_4_n_3 ;
  wire \trunc_ln68_2_reg_4020[22]_i_5_n_3 ;
  wire \trunc_ln68_2_reg_4020[26]_i_2_n_3 ;
  wire \trunc_ln68_2_reg_4020[26]_i_3_n_3 ;
  wire \trunc_ln68_2_reg_4020[26]_i_4_n_3 ;
  wire \trunc_ln68_2_reg_4020[26]_i_5_n_3 ;
  wire \trunc_ln68_2_reg_4020[29]_i_2_n_3 ;
  wire \trunc_ln68_2_reg_4020[29]_i_3_n_3 ;
  wire \trunc_ln68_2_reg_4020[29]_i_4_n_3 ;
  wire \trunc_ln68_2_reg_4020[2]_i_2_n_3 ;
  wire \trunc_ln68_2_reg_4020[2]_i_3_n_3 ;
  wire \trunc_ln68_2_reg_4020[2]_i_4_n_3 ;
  wire \trunc_ln68_2_reg_4020[6]_i_2_n_3 ;
  wire \trunc_ln68_2_reg_4020[6]_i_3_n_3 ;
  wire \trunc_ln68_2_reg_4020[6]_i_4_n_3 ;
  wire \trunc_ln68_2_reg_4020[6]_i_5_n_3 ;
  wire \trunc_ln68_2_reg_4020_reg[10]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_4020_reg[10]_i_1_n_4 ;
  wire \trunc_ln68_2_reg_4020_reg[10]_i_1_n_5 ;
  wire \trunc_ln68_2_reg_4020_reg[10]_i_1_n_6 ;
  wire \trunc_ln68_2_reg_4020_reg[14]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_4020_reg[14]_i_1_n_4 ;
  wire \trunc_ln68_2_reg_4020_reg[14]_i_1_n_5 ;
  wire \trunc_ln68_2_reg_4020_reg[14]_i_1_n_6 ;
  wire \trunc_ln68_2_reg_4020_reg[18]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_4020_reg[18]_i_1_n_4 ;
  wire \trunc_ln68_2_reg_4020_reg[18]_i_1_n_5 ;
  wire \trunc_ln68_2_reg_4020_reg[18]_i_1_n_6 ;
  wire \trunc_ln68_2_reg_4020_reg[22]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_4020_reg[22]_i_1_n_4 ;
  wire \trunc_ln68_2_reg_4020_reg[22]_i_1_n_5 ;
  wire \trunc_ln68_2_reg_4020_reg[22]_i_1_n_6 ;
  wire \trunc_ln68_2_reg_4020_reg[26]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_4020_reg[26]_i_1_n_4 ;
  wire \trunc_ln68_2_reg_4020_reg[26]_i_1_n_5 ;
  wire \trunc_ln68_2_reg_4020_reg[26]_i_1_n_6 ;
  wire \trunc_ln68_2_reg_4020_reg[29]_i_1_n_5 ;
  wire \trunc_ln68_2_reg_4020_reg[29]_i_1_n_6 ;
  wire \trunc_ln68_2_reg_4020_reg[2]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_4020_reg[2]_i_1_n_4 ;
  wire \trunc_ln68_2_reg_4020_reg[2]_i_1_n_5 ;
  wire \trunc_ln68_2_reg_4020_reg[2]_i_1_n_6 ;
  wire \trunc_ln68_2_reg_4020_reg[6]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_4020_reg[6]_i_1_n_4 ;
  wire \trunc_ln68_2_reg_4020_reg[6]_i_1_n_5 ;
  wire \trunc_ln68_2_reg_4020_reg[6]_i_1_n_6 ;
  wire [29:0]trunc_ln68_3_reg_4041;
  wire \trunc_ln68_3_reg_4041[10]_i_10_n_3 ;
  wire \trunc_ln68_3_reg_4041[10]_i_3_n_3 ;
  wire \trunc_ln68_3_reg_4041[10]_i_4_n_3 ;
  wire \trunc_ln68_3_reg_4041[10]_i_5_n_3 ;
  wire \trunc_ln68_3_reg_4041[10]_i_6_n_3 ;
  wire \trunc_ln68_3_reg_4041[10]_i_7_n_3 ;
  wire \trunc_ln68_3_reg_4041[10]_i_8_n_3 ;
  wire \trunc_ln68_3_reg_4041[10]_i_9_n_3 ;
  wire \trunc_ln68_3_reg_4041[14]_i_10_n_3 ;
  wire \trunc_ln68_3_reg_4041[14]_i_3_n_3 ;
  wire \trunc_ln68_3_reg_4041[14]_i_4_n_3 ;
  wire \trunc_ln68_3_reg_4041[14]_i_5_n_3 ;
  wire \trunc_ln68_3_reg_4041[14]_i_6_n_3 ;
  wire \trunc_ln68_3_reg_4041[14]_i_7_n_3 ;
  wire \trunc_ln68_3_reg_4041[14]_i_8_n_3 ;
  wire \trunc_ln68_3_reg_4041[14]_i_9_n_3 ;
  wire \trunc_ln68_3_reg_4041[18]_i_10_n_3 ;
  wire \trunc_ln68_3_reg_4041[18]_i_11_n_3 ;
  wire \trunc_ln68_3_reg_4041[18]_i_12_n_3 ;
  wire \trunc_ln68_3_reg_4041[18]_i_4_n_3 ;
  wire \trunc_ln68_3_reg_4041[18]_i_5_n_3 ;
  wire \trunc_ln68_3_reg_4041[18]_i_6_n_3 ;
  wire \trunc_ln68_3_reg_4041[18]_i_7_n_3 ;
  wire \trunc_ln68_3_reg_4041[18]_i_8_n_3 ;
  wire \trunc_ln68_3_reg_4041[18]_i_9_n_3 ;
  wire \trunc_ln68_3_reg_4041[22]_i_2_n_3 ;
  wire \trunc_ln68_3_reg_4041[22]_i_3_n_3 ;
  wire \trunc_ln68_3_reg_4041[22]_i_4_n_3 ;
  wire \trunc_ln68_3_reg_4041[22]_i_5_n_3 ;
  wire \trunc_ln68_3_reg_4041[26]_i_2_n_3 ;
  wire \trunc_ln68_3_reg_4041[26]_i_3_n_3 ;
  wire \trunc_ln68_3_reg_4041[26]_i_4_n_3 ;
  wire \trunc_ln68_3_reg_4041[26]_i_5_n_3 ;
  wire \trunc_ln68_3_reg_4041[29]_i_2_n_3 ;
  wire \trunc_ln68_3_reg_4041[29]_i_3_n_3 ;
  wire \trunc_ln68_3_reg_4041[29]_i_4_n_3 ;
  wire \trunc_ln68_3_reg_4041[2]_i_2_n_3 ;
  wire \trunc_ln68_3_reg_4041[2]_i_3_n_3 ;
  wire \trunc_ln68_3_reg_4041[2]_i_4_n_3 ;
  wire \trunc_ln68_3_reg_4041[6]_i_10_n_3 ;
  wire \trunc_ln68_3_reg_4041[6]_i_3_n_3 ;
  wire \trunc_ln68_3_reg_4041[6]_i_4_n_3 ;
  wire \trunc_ln68_3_reg_4041[6]_i_5_n_3 ;
  wire \trunc_ln68_3_reg_4041[6]_i_6_n_3 ;
  wire \trunc_ln68_3_reg_4041[6]_i_7_n_3 ;
  wire \trunc_ln68_3_reg_4041[6]_i_8_n_3 ;
  wire \trunc_ln68_3_reg_4041[6]_i_9_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[10]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[10]_i_1_n_4 ;
  wire \trunc_ln68_3_reg_4041_reg[10]_i_1_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[10]_i_1_n_6 ;
  wire \trunc_ln68_3_reg_4041_reg[10]_i_2_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[10]_i_2_n_4 ;
  wire \trunc_ln68_3_reg_4041_reg[10]_i_2_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[10]_i_2_n_6 ;
  wire \trunc_ln68_3_reg_4041_reg[14]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[14]_i_1_n_4 ;
  wire \trunc_ln68_3_reg_4041_reg[14]_i_1_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[14]_i_1_n_6 ;
  wire \trunc_ln68_3_reg_4041_reg[14]_i_2_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[14]_i_2_n_4 ;
  wire \trunc_ln68_3_reg_4041_reg[14]_i_2_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[14]_i_2_n_6 ;
  wire \trunc_ln68_3_reg_4041_reg[18]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[18]_i_1_n_4 ;
  wire \trunc_ln68_3_reg_4041_reg[18]_i_1_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[18]_i_1_n_6 ;
  wire \trunc_ln68_3_reg_4041_reg[18]_i_2_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[18]_i_3_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[18]_i_3_n_4 ;
  wire \trunc_ln68_3_reg_4041_reg[18]_i_3_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[18]_i_3_n_6 ;
  wire \trunc_ln68_3_reg_4041_reg[22]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[22]_i_1_n_4 ;
  wire \trunc_ln68_3_reg_4041_reg[22]_i_1_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[22]_i_1_n_6 ;
  wire \trunc_ln68_3_reg_4041_reg[26]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[26]_i_1_n_4 ;
  wire \trunc_ln68_3_reg_4041_reg[26]_i_1_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[26]_i_1_n_6 ;
  wire \trunc_ln68_3_reg_4041_reg[29]_i_1_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[29]_i_1_n_6 ;
  wire \trunc_ln68_3_reg_4041_reg[2]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[2]_i_1_n_4 ;
  wire \trunc_ln68_3_reg_4041_reg[2]_i_1_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[2]_i_1_n_6 ;
  wire \trunc_ln68_3_reg_4041_reg[6]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[6]_i_1_n_4 ;
  wire \trunc_ln68_3_reg_4041_reg[6]_i_1_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[6]_i_1_n_6 ;
  wire \trunc_ln68_3_reg_4041_reg[6]_i_2_n_3 ;
  wire \trunc_ln68_3_reg_4041_reg[6]_i_2_n_4 ;
  wire \trunc_ln68_3_reg_4041_reg[6]_i_2_n_5 ;
  wire \trunc_ln68_3_reg_4041_reg[6]_i_2_n_6 ;
  wire [29:0]trunc_ln_reg_3897;
  wire \trunc_ln_reg_3897[13]_i_2_n_3 ;
  wire \trunc_ln_reg_3897[13]_i_3_n_3 ;
  wire \trunc_ln_reg_3897[13]_i_4_n_3 ;
  wire \trunc_ln_reg_3897[13]_i_5_n_3 ;
  wire \trunc_ln_reg_3897[17]_i_2_n_3 ;
  wire \trunc_ln_reg_3897[17]_i_3_n_3 ;
  wire \trunc_ln_reg_3897[5]_i_2_n_3 ;
  wire \trunc_ln_reg_3897[5]_i_3_n_3 ;
  wire \trunc_ln_reg_3897[5]_i_4_n_3 ;
  wire \trunc_ln_reg_3897[5]_i_5_n_3 ;
  wire \trunc_ln_reg_3897[9]_i_2_n_3 ;
  wire \trunc_ln_reg_3897[9]_i_3_n_3 ;
  wire \trunc_ln_reg_3897[9]_i_4_n_3 ;
  wire \trunc_ln_reg_3897[9]_i_5_n_3 ;
  wire \trunc_ln_reg_3897_reg[13]_i_1_n_3 ;
  wire \trunc_ln_reg_3897_reg[13]_i_1_n_4 ;
  wire \trunc_ln_reg_3897_reg[13]_i_1_n_5 ;
  wire \trunc_ln_reg_3897_reg[13]_i_1_n_6 ;
  wire \trunc_ln_reg_3897_reg[17]_i_1_n_3 ;
  wire \trunc_ln_reg_3897_reg[17]_i_1_n_4 ;
  wire \trunc_ln_reg_3897_reg[17]_i_1_n_5 ;
  wire \trunc_ln_reg_3897_reg[17]_i_1_n_6 ;
  wire \trunc_ln_reg_3897_reg[21]_i_1_n_3 ;
  wire \trunc_ln_reg_3897_reg[21]_i_1_n_4 ;
  wire \trunc_ln_reg_3897_reg[21]_i_1_n_5 ;
  wire \trunc_ln_reg_3897_reg[21]_i_1_n_6 ;
  wire \trunc_ln_reg_3897_reg[25]_i_1_n_3 ;
  wire \trunc_ln_reg_3897_reg[25]_i_1_n_4 ;
  wire \trunc_ln_reg_3897_reg[25]_i_1_n_5 ;
  wire \trunc_ln_reg_3897_reg[25]_i_1_n_6 ;
  wire \trunc_ln_reg_3897_reg[29]_i_1_n_4 ;
  wire \trunc_ln_reg_3897_reg[29]_i_1_n_5 ;
  wire \trunc_ln_reg_3897_reg[29]_i_1_n_6 ;
  wire \trunc_ln_reg_3897_reg[5]_i_1_n_3 ;
  wire \trunc_ln_reg_3897_reg[5]_i_1_n_4 ;
  wire \trunc_ln_reg_3897_reg[5]_i_1_n_5 ;
  wire \trunc_ln_reg_3897_reg[5]_i_1_n_6 ;
  wire \trunc_ln_reg_3897_reg[9]_i_1_n_3 ;
  wire \trunc_ln_reg_3897_reg[9]_i_1_n_4 ;
  wire \trunc_ln_reg_3897_reg[9]_i_1_n_5 ;
  wire \trunc_ln_reg_3897_reg[9]_i_1_n_6 ;
  wire [31:0]value_a_10_reg_985;
  wire value_a_10_reg_9850;
  wire [31:0]value_a_11_reg_997;
  wire value_a_11_reg_9970;
  wire [31:17]value_a_2_reg_3928;
  wire [31:17]value_a_4_reg_3948;
  wire [31:17]value_a_6_reg_3968;
  wire [31:0]value_a_8_reg_961;
  wire value_a_8_reg_9610;
  wire [31:0]value_a_9_reg_973;
  wire value_a_9_reg_9730;
  wire [31:0]value_a_reg_3908;
  wire [31:0]value_b_10_reg_1033;
  wire value_b_10_reg_10330;
  wire [31:0]value_b_11_reg_1045;
  wire value_b_11_reg_10450;
  wire [31:17]value_b_2_reg_4010;
  wire [31:17]value_b_4_reg_4031;
  wire [31:0]value_b_6_reg_4052;
  wire [31:0]value_b_8_reg_1009;
  wire value_b_8_reg_10090;
  wire [31:0]value_b_9_reg_1021;
  wire value_b_9_reg_10210;
  wire [31:0]value_b_reg_3989;
  wire [7:0]zext_ln139_1_reg_3871;
  wire [9:2]zext_ln18_fu_1464_p1;
  wire \zext_ln40_2_reg_3719[4]_i_2_n_3 ;
  wire \zext_ln40_2_reg_3719[4]_i_3_n_3 ;
  wire \zext_ln40_2_reg_3719[4]_i_4_n_3 ;
  wire \zext_ln40_2_reg_3719[8]_i_2_n_3 ;
  wire \zext_ln40_2_reg_3719[8]_i_3_n_3 ;
  wire \zext_ln40_2_reg_3719[8]_i_4_n_3 ;
  wire \zext_ln40_2_reg_3719[8]_i_5_n_3 ;
  wire [14:0]zext_ln40_2_reg_3719_reg;
  wire \zext_ln40_2_reg_3719_reg[12]_i_1_n_3 ;
  wire \zext_ln40_2_reg_3719_reg[12]_i_1_n_4 ;
  wire \zext_ln40_2_reg_3719_reg[12]_i_1_n_5 ;
  wire \zext_ln40_2_reg_3719_reg[12]_i_1_n_6 ;
  wire \zext_ln40_2_reg_3719_reg[15]_i_1_n_5 ;
  wire \zext_ln40_2_reg_3719_reg[15]_i_1_n_6 ;
  wire \zext_ln40_2_reg_3719_reg[4]_i_1_n_3 ;
  wire \zext_ln40_2_reg_3719_reg[4]_i_1_n_4 ;
  wire \zext_ln40_2_reg_3719_reg[4]_i_1_n_5 ;
  wire \zext_ln40_2_reg_3719_reg[4]_i_1_n_6 ;
  wire \zext_ln40_2_reg_3719_reg[8]_i_1_n_3 ;
  wire \zext_ln40_2_reg_3719_reg[8]_i_1_n_4 ;
  wire \zext_ln40_2_reg_3719_reg[8]_i_1_n_5 ;
  wire \zext_ln40_2_reg_3719_reg[8]_i_1_n_6 ;
  wire [5:0]zext_ln61_reg_3838_reg;
  wire [7:2]zext_ln68_fu_1936_p1;
  wire [15:2]zext_ln90_2_fu_2863_p1;
  wire [3:3]\NLW_add_ln18_10_reg_4291_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_11_reg_4296_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_12_reg_4301_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_13_reg_4306_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_14_reg_4311_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_15_reg_4316_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_1_reg_4251_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_2_reg_4256_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_4_reg_4261_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_5_reg_4266_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_6_reg_4271_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_7_reg_4276_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_8_reg_4281_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_9_reg_4286_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln18_reg_4246_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_1_reg_3714_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_6_reg_3724_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln40_6_reg_3724_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_7_reg_3729_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln61_4_reg_3973_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_add_ln61_reg_3843_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln61_reg_3843_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln61_reg_3843_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln61_reg_3843_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln61_reg_3843_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln61_reg_3843_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln61_reg_3843_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln61_reg_3843_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln61_reg_3843_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_add_ln61_reg_3843_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln61_reg_3843_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3853_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3853_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3853_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3853_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3853_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3853_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_1_reg_3853_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_1_reg_3853_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_1_reg_3853_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_ln68_1_reg_3853_reg_P_UNCONNECTED;
  wire NLW_add_ln68_reg_3848_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_reg_3848_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_reg_3848_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_reg_3848_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_reg_3848_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_reg_3848_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_reg_3848_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_reg_3848_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_reg_3848_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_ln68_reg_3848_reg_P_UNCONNECTED;
  wire [3:1]\NLW_add_ln90_reg_3890_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln90_reg_3890_reg[15]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln61_2_reg_4036_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln61_2_reg_4036_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln61_2_reg_4036_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln61_2_reg_4036_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln61_2_reg_4036_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln61_2_reg_4036_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln61_2_reg_4036_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln61_2_reg_4036_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln61_2_reg_4036_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_mul_ln61_2_reg_4036_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln61_2_reg_4036_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_next_mul3_reg_3696_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul3_reg_3696_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul6_reg_3691_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul6_reg_3691_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_p_cast1_reg_4340_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_cast1_reg_4340_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_cast1_reg_4340_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_cast1_reg_4340_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_p_cast_reg_4335_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_cast_reg_4335_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_p_cast_reg_4335_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_cast_reg_4335_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_cast_reg_4335_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sext_ln131_reg_3666_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln131_reg_3666_reg[10]_i_1_O_UNCONNECTED ;
  wire NLW_sext_ln139_reg_3858_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sext_ln139_reg_3858_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sext_ln139_reg_3858_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sext_ln139_reg_3858_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sext_ln139_reg_3858_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sext_ln139_reg_3858_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sext_ln139_reg_3858_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sext_ln139_reg_3858_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sext_ln139_reg_3858_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_sext_ln139_reg_3858_reg_P_UNCONNECTED;
  wire [47:0]NLW_sext_ln139_reg_3858_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_sext_ln40_6_reg_3681_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sext_ln40_6_reg_3681_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln40_7_reg_3686_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sext_ln40_7_reg_3686_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sext_ln40_7_reg_3686_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_sext_ln40_7_reg_3686_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub14_reg_3623_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub14_reg_3623_reg[9]_i_1_O_UNCONNECTED ;
  wire NLW_sub_ln68_1_fu_2353_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_ln68_1_fu_2353_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_ln68_1_fu_2353_p2_OVERFLOW_UNCONNECTED;
  wire NLW_sub_ln68_1_fu_2353_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_ln68_1_fu_2353_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_ln68_1_fu_2353_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_ln68_1_fu_2353_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_ln68_1_fu_2353_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_ln68_1_fu_2353_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_sub_ln68_1_fu_2353_p2_P_UNCONNECTED;
  wire [47:0]NLW_sub_ln68_1_fu_2353_p2_PCOUT_UNCONNECTED;
  wire NLW_sub_ln68_2_fu_2408_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_ln68_2_fu_2408_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_ln68_2_fu_2408_p2_OVERFLOW_UNCONNECTED;
  wire NLW_sub_ln68_2_fu_2408_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_ln68_2_fu_2408_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_ln68_2_fu_2408_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_ln68_2_fu_2408_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_ln68_2_fu_2408_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_ln68_2_fu_2408_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_sub_ln68_2_fu_2408_p2_P_UNCONNECTED;
  wire [47:0]NLW_sub_ln68_2_fu_2408_p2_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_trunc_ln1_reg_4345_reg[18]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln1_reg_4345_reg[18]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln1_reg_4345_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln1_reg_4345_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln1_reg_4345_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln2_reg_3885_reg[18]_i_12_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln2_reg_3885_reg[18]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln2_reg_3885_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln2_reg_3885_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln2_reg_3885_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln3_reg_3978_reg[18]_i_12_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln3_reg_3978_reg[18]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln3_reg_3978_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln3_reg_3978_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln3_reg_3978_reg[2]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_trunc_ln40_1_reg_3917_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln40_1_reg_3917_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln40_1_reg_3917_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln40_1_reg_3917_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln40_1_reg_3917_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln40_2_reg_3937_reg[18]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln40_2_reg_3937_reg[18]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln40_2_reg_3937_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln40_2_reg_3937_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln40_2_reg_3937_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln40_3_reg_3957_reg[18]_i_12_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln40_3_reg_3957_reg[18]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln40_3_reg_3957_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln40_3_reg_3957_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln40_3_reg_3957_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln68_1_reg_3999_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln68_1_reg_3999_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln68_1_reg_3999_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln68_2_reg_4020_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln68_2_reg_4020_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln68_2_reg_4020_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln68_3_reg_4041_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln68_3_reg_4041_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln68_3_reg_4041_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln68_3_reg_4041_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln68_3_reg_4041_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln_reg_3897_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_zext_ln40_2_reg_3719_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_zext_ln40_2_reg_3719_reg[15]_i_1_O_UNCONNECTED ;

  assign m_axi_aw_ARADDR[31:2] = \^m_axi_aw_ARADDR [31:2];
  assign m_axi_aw_ARADDR[1] = \<const0> ;
  assign m_axi_aw_ARADDR[0] = \<const0> ;
  assign m_axi_aw_ARBURST[1] = \<const0> ;
  assign m_axi_aw_ARBURST[0] = \<const0> ;
  assign m_axi_aw_ARCACHE[3] = \<const0> ;
  assign m_axi_aw_ARCACHE[2] = \<const0> ;
  assign m_axi_aw_ARCACHE[1] = \<const0> ;
  assign m_axi_aw_ARCACHE[0] = \<const0> ;
  assign m_axi_aw_ARID[0] = \<const0> ;
  assign m_axi_aw_ARLEN[7] = \<const0> ;
  assign m_axi_aw_ARLEN[6] = \<const0> ;
  assign m_axi_aw_ARLEN[5] = \<const0> ;
  assign m_axi_aw_ARLEN[4] = \<const0> ;
  assign m_axi_aw_ARLEN[3:0] = \^m_axi_aw_ARLEN [3:0];
  assign m_axi_aw_ARLOCK[1] = \<const0> ;
  assign m_axi_aw_ARLOCK[0] = \<const0> ;
  assign m_axi_aw_ARPROT[2] = \<const0> ;
  assign m_axi_aw_ARPROT[1] = \<const0> ;
  assign m_axi_aw_ARPROT[0] = \<const0> ;
  assign m_axi_aw_ARQOS[3] = \<const0> ;
  assign m_axi_aw_ARQOS[2] = \<const0> ;
  assign m_axi_aw_ARQOS[1] = \<const0> ;
  assign m_axi_aw_ARQOS[0] = \<const0> ;
  assign m_axi_aw_ARREGION[3] = \<const0> ;
  assign m_axi_aw_ARREGION[2] = \<const0> ;
  assign m_axi_aw_ARREGION[1] = \<const0> ;
  assign m_axi_aw_ARREGION[0] = \<const0> ;
  assign m_axi_aw_ARSIZE[2] = \<const0> ;
  assign m_axi_aw_ARSIZE[1] = \<const0> ;
  assign m_axi_aw_ARSIZE[0] = \<const0> ;
  assign m_axi_aw_ARUSER[0] = \<const0> ;
  assign m_axi_aw_AWADDR[31] = \<const0> ;
  assign m_axi_aw_AWADDR[30] = \<const0> ;
  assign m_axi_aw_AWADDR[29] = \<const0> ;
  assign m_axi_aw_AWADDR[28] = \<const0> ;
  assign m_axi_aw_AWADDR[27] = \<const0> ;
  assign m_axi_aw_AWADDR[26] = \<const0> ;
  assign m_axi_aw_AWADDR[25] = \<const0> ;
  assign m_axi_aw_AWADDR[24] = \<const0> ;
  assign m_axi_aw_AWADDR[23] = \<const0> ;
  assign m_axi_aw_AWADDR[22] = \<const0> ;
  assign m_axi_aw_AWADDR[21] = \<const0> ;
  assign m_axi_aw_AWADDR[20] = \<const0> ;
  assign m_axi_aw_AWADDR[19] = \<const0> ;
  assign m_axi_aw_AWADDR[18] = \<const0> ;
  assign m_axi_aw_AWADDR[17] = \<const0> ;
  assign m_axi_aw_AWADDR[16] = \<const0> ;
  assign m_axi_aw_AWADDR[15] = \<const0> ;
  assign m_axi_aw_AWADDR[14] = \<const0> ;
  assign m_axi_aw_AWADDR[13] = \<const0> ;
  assign m_axi_aw_AWADDR[12] = \<const0> ;
  assign m_axi_aw_AWADDR[11] = \<const0> ;
  assign m_axi_aw_AWADDR[10] = \<const0> ;
  assign m_axi_aw_AWADDR[9] = \<const0> ;
  assign m_axi_aw_AWADDR[8] = \<const0> ;
  assign m_axi_aw_AWADDR[7] = \<const0> ;
  assign m_axi_aw_AWADDR[6] = \<const0> ;
  assign m_axi_aw_AWADDR[5] = \<const0> ;
  assign m_axi_aw_AWADDR[4] = \<const0> ;
  assign m_axi_aw_AWADDR[3] = \<const0> ;
  assign m_axi_aw_AWADDR[2] = \<const0> ;
  assign m_axi_aw_AWADDR[1] = \<const0> ;
  assign m_axi_aw_AWADDR[0] = \<const0> ;
  assign m_axi_aw_AWBURST[1] = \<const0> ;
  assign m_axi_aw_AWBURST[0] = \<const0> ;
  assign m_axi_aw_AWCACHE[3] = \<const0> ;
  assign m_axi_aw_AWCACHE[2] = \<const0> ;
  assign m_axi_aw_AWCACHE[1] = \<const0> ;
  assign m_axi_aw_AWCACHE[0] = \<const0> ;
  assign m_axi_aw_AWID[0] = \<const0> ;
  assign m_axi_aw_AWLEN[7] = \<const0> ;
  assign m_axi_aw_AWLEN[6] = \<const0> ;
  assign m_axi_aw_AWLEN[5] = \<const0> ;
  assign m_axi_aw_AWLEN[4] = \<const0> ;
  assign m_axi_aw_AWLEN[3] = \<const0> ;
  assign m_axi_aw_AWLEN[2] = \<const0> ;
  assign m_axi_aw_AWLEN[1] = \<const0> ;
  assign m_axi_aw_AWLEN[0] = \<const0> ;
  assign m_axi_aw_AWLOCK[1] = \<const0> ;
  assign m_axi_aw_AWLOCK[0] = \<const0> ;
  assign m_axi_aw_AWPROT[2] = \<const0> ;
  assign m_axi_aw_AWPROT[1] = \<const0> ;
  assign m_axi_aw_AWPROT[0] = \<const0> ;
  assign m_axi_aw_AWQOS[3] = \<const0> ;
  assign m_axi_aw_AWQOS[2] = \<const0> ;
  assign m_axi_aw_AWQOS[1] = \<const0> ;
  assign m_axi_aw_AWQOS[0] = \<const0> ;
  assign m_axi_aw_AWREGION[3] = \<const0> ;
  assign m_axi_aw_AWREGION[2] = \<const0> ;
  assign m_axi_aw_AWREGION[1] = \<const0> ;
  assign m_axi_aw_AWREGION[0] = \<const0> ;
  assign m_axi_aw_AWSIZE[2] = \<const0> ;
  assign m_axi_aw_AWSIZE[1] = \<const0> ;
  assign m_axi_aw_AWSIZE[0] = \<const0> ;
  assign m_axi_aw_AWUSER[0] = \<const0> ;
  assign m_axi_aw_AWVALID = \<const0> ;
  assign m_axi_aw_WDATA[31] = \<const0> ;
  assign m_axi_aw_WDATA[30] = \<const0> ;
  assign m_axi_aw_WDATA[29] = \<const0> ;
  assign m_axi_aw_WDATA[28] = \<const0> ;
  assign m_axi_aw_WDATA[27] = \<const0> ;
  assign m_axi_aw_WDATA[26] = \<const0> ;
  assign m_axi_aw_WDATA[25] = \<const0> ;
  assign m_axi_aw_WDATA[24] = \<const0> ;
  assign m_axi_aw_WDATA[23] = \<const0> ;
  assign m_axi_aw_WDATA[22] = \<const0> ;
  assign m_axi_aw_WDATA[21] = \<const0> ;
  assign m_axi_aw_WDATA[20] = \<const0> ;
  assign m_axi_aw_WDATA[19] = \<const0> ;
  assign m_axi_aw_WDATA[18] = \<const0> ;
  assign m_axi_aw_WDATA[17] = \<const0> ;
  assign m_axi_aw_WDATA[16] = \<const0> ;
  assign m_axi_aw_WDATA[15] = \<const0> ;
  assign m_axi_aw_WDATA[14] = \<const0> ;
  assign m_axi_aw_WDATA[13] = \<const0> ;
  assign m_axi_aw_WDATA[12] = \<const0> ;
  assign m_axi_aw_WDATA[11] = \<const0> ;
  assign m_axi_aw_WDATA[10] = \<const0> ;
  assign m_axi_aw_WDATA[9] = \<const0> ;
  assign m_axi_aw_WDATA[8] = \<const0> ;
  assign m_axi_aw_WDATA[7] = \<const0> ;
  assign m_axi_aw_WDATA[6] = \<const0> ;
  assign m_axi_aw_WDATA[5] = \<const0> ;
  assign m_axi_aw_WDATA[4] = \<const0> ;
  assign m_axi_aw_WDATA[3] = \<const0> ;
  assign m_axi_aw_WDATA[2] = \<const0> ;
  assign m_axi_aw_WDATA[1] = \<const0> ;
  assign m_axi_aw_WDATA[0] = \<const0> ;
  assign m_axi_aw_WID[0] = \<const0> ;
  assign m_axi_aw_WLAST = \<const0> ;
  assign m_axi_aw_WSTRB[3] = \<const0> ;
  assign m_axi_aw_WSTRB[2] = \<const0> ;
  assign m_axi_aw_WSTRB[1] = \<const0> ;
  assign m_axi_aw_WSTRB[0] = \<const0> ;
  assign m_axi_aw_WUSER[0] = \<const0> ;
  assign m_axi_aw_WVALID = \<const0> ;
  assign m_axi_bi_ARADDR[31:2] = \^m_axi_bi_ARADDR [31:2];
  assign m_axi_bi_ARADDR[1] = \<const0> ;
  assign m_axi_bi_ARADDR[0] = \<const0> ;
  assign m_axi_bi_ARBURST[1] = \<const0> ;
  assign m_axi_bi_ARBURST[0] = \<const0> ;
  assign m_axi_bi_ARCACHE[3] = \<const0> ;
  assign m_axi_bi_ARCACHE[2] = \<const0> ;
  assign m_axi_bi_ARCACHE[1] = \<const0> ;
  assign m_axi_bi_ARCACHE[0] = \<const0> ;
  assign m_axi_bi_ARID[0] = \<const0> ;
  assign m_axi_bi_ARLEN[7] = \<const0> ;
  assign m_axi_bi_ARLEN[6] = \<const0> ;
  assign m_axi_bi_ARLEN[5] = \<const0> ;
  assign m_axi_bi_ARLEN[4] = \<const0> ;
  assign m_axi_bi_ARLEN[3:0] = \^m_axi_bi_ARLEN [3:0];
  assign m_axi_bi_ARLOCK[1] = \<const0> ;
  assign m_axi_bi_ARLOCK[0] = \<const0> ;
  assign m_axi_bi_ARPROT[2] = \<const0> ;
  assign m_axi_bi_ARPROT[1] = \<const0> ;
  assign m_axi_bi_ARPROT[0] = \<const0> ;
  assign m_axi_bi_ARQOS[3] = \<const0> ;
  assign m_axi_bi_ARQOS[2] = \<const0> ;
  assign m_axi_bi_ARQOS[1] = \<const0> ;
  assign m_axi_bi_ARQOS[0] = \<const0> ;
  assign m_axi_bi_ARREGION[3] = \<const0> ;
  assign m_axi_bi_ARREGION[2] = \<const0> ;
  assign m_axi_bi_ARREGION[1] = \<const0> ;
  assign m_axi_bi_ARREGION[0] = \<const0> ;
  assign m_axi_bi_ARSIZE[2] = \<const0> ;
  assign m_axi_bi_ARSIZE[1] = \<const0> ;
  assign m_axi_bi_ARSIZE[0] = \<const0> ;
  assign m_axi_bi_ARUSER[0] = \<const0> ;
  assign m_axi_bi_AWADDR[31] = \<const0> ;
  assign m_axi_bi_AWADDR[30] = \<const0> ;
  assign m_axi_bi_AWADDR[29] = \<const0> ;
  assign m_axi_bi_AWADDR[28] = \<const0> ;
  assign m_axi_bi_AWADDR[27] = \<const0> ;
  assign m_axi_bi_AWADDR[26] = \<const0> ;
  assign m_axi_bi_AWADDR[25] = \<const0> ;
  assign m_axi_bi_AWADDR[24] = \<const0> ;
  assign m_axi_bi_AWADDR[23] = \<const0> ;
  assign m_axi_bi_AWADDR[22] = \<const0> ;
  assign m_axi_bi_AWADDR[21] = \<const0> ;
  assign m_axi_bi_AWADDR[20] = \<const0> ;
  assign m_axi_bi_AWADDR[19] = \<const0> ;
  assign m_axi_bi_AWADDR[18] = \<const0> ;
  assign m_axi_bi_AWADDR[17] = \<const0> ;
  assign m_axi_bi_AWADDR[16] = \<const0> ;
  assign m_axi_bi_AWADDR[15] = \<const0> ;
  assign m_axi_bi_AWADDR[14] = \<const0> ;
  assign m_axi_bi_AWADDR[13] = \<const0> ;
  assign m_axi_bi_AWADDR[12] = \<const0> ;
  assign m_axi_bi_AWADDR[11] = \<const0> ;
  assign m_axi_bi_AWADDR[10] = \<const0> ;
  assign m_axi_bi_AWADDR[9] = \<const0> ;
  assign m_axi_bi_AWADDR[8] = \<const0> ;
  assign m_axi_bi_AWADDR[7] = \<const0> ;
  assign m_axi_bi_AWADDR[6] = \<const0> ;
  assign m_axi_bi_AWADDR[5] = \<const0> ;
  assign m_axi_bi_AWADDR[4] = \<const0> ;
  assign m_axi_bi_AWADDR[3] = \<const0> ;
  assign m_axi_bi_AWADDR[2] = \<const0> ;
  assign m_axi_bi_AWADDR[1] = \<const0> ;
  assign m_axi_bi_AWADDR[0] = \<const0> ;
  assign m_axi_bi_AWBURST[1] = \<const0> ;
  assign m_axi_bi_AWBURST[0] = \<const0> ;
  assign m_axi_bi_AWCACHE[3] = \<const0> ;
  assign m_axi_bi_AWCACHE[2] = \<const0> ;
  assign m_axi_bi_AWCACHE[1] = \<const0> ;
  assign m_axi_bi_AWCACHE[0] = \<const0> ;
  assign m_axi_bi_AWID[0] = \<const0> ;
  assign m_axi_bi_AWLEN[7] = \<const0> ;
  assign m_axi_bi_AWLEN[6] = \<const0> ;
  assign m_axi_bi_AWLEN[5] = \<const0> ;
  assign m_axi_bi_AWLEN[4] = \<const0> ;
  assign m_axi_bi_AWLEN[3] = \<const0> ;
  assign m_axi_bi_AWLEN[2] = \<const0> ;
  assign m_axi_bi_AWLEN[1] = \<const0> ;
  assign m_axi_bi_AWLEN[0] = \<const0> ;
  assign m_axi_bi_AWLOCK[1] = \<const0> ;
  assign m_axi_bi_AWLOCK[0] = \<const0> ;
  assign m_axi_bi_AWPROT[2] = \<const0> ;
  assign m_axi_bi_AWPROT[1] = \<const0> ;
  assign m_axi_bi_AWPROT[0] = \<const0> ;
  assign m_axi_bi_AWQOS[3] = \<const0> ;
  assign m_axi_bi_AWQOS[2] = \<const0> ;
  assign m_axi_bi_AWQOS[1] = \<const0> ;
  assign m_axi_bi_AWQOS[0] = \<const0> ;
  assign m_axi_bi_AWREGION[3] = \<const0> ;
  assign m_axi_bi_AWREGION[2] = \<const0> ;
  assign m_axi_bi_AWREGION[1] = \<const0> ;
  assign m_axi_bi_AWREGION[0] = \<const0> ;
  assign m_axi_bi_AWSIZE[2] = \<const0> ;
  assign m_axi_bi_AWSIZE[1] = \<const0> ;
  assign m_axi_bi_AWSIZE[0] = \<const0> ;
  assign m_axi_bi_AWUSER[0] = \<const0> ;
  assign m_axi_bi_AWVALID = \<const0> ;
  assign m_axi_bi_WDATA[31] = \<const0> ;
  assign m_axi_bi_WDATA[30] = \<const0> ;
  assign m_axi_bi_WDATA[29] = \<const0> ;
  assign m_axi_bi_WDATA[28] = \<const0> ;
  assign m_axi_bi_WDATA[27] = \<const0> ;
  assign m_axi_bi_WDATA[26] = \<const0> ;
  assign m_axi_bi_WDATA[25] = \<const0> ;
  assign m_axi_bi_WDATA[24] = \<const0> ;
  assign m_axi_bi_WDATA[23] = \<const0> ;
  assign m_axi_bi_WDATA[22] = \<const0> ;
  assign m_axi_bi_WDATA[21] = \<const0> ;
  assign m_axi_bi_WDATA[20] = \<const0> ;
  assign m_axi_bi_WDATA[19] = \<const0> ;
  assign m_axi_bi_WDATA[18] = \<const0> ;
  assign m_axi_bi_WDATA[17] = \<const0> ;
  assign m_axi_bi_WDATA[16] = \<const0> ;
  assign m_axi_bi_WDATA[15] = \<const0> ;
  assign m_axi_bi_WDATA[14] = \<const0> ;
  assign m_axi_bi_WDATA[13] = \<const0> ;
  assign m_axi_bi_WDATA[12] = \<const0> ;
  assign m_axi_bi_WDATA[11] = \<const0> ;
  assign m_axi_bi_WDATA[10] = \<const0> ;
  assign m_axi_bi_WDATA[9] = \<const0> ;
  assign m_axi_bi_WDATA[8] = \<const0> ;
  assign m_axi_bi_WDATA[7] = \<const0> ;
  assign m_axi_bi_WDATA[6] = \<const0> ;
  assign m_axi_bi_WDATA[5] = \<const0> ;
  assign m_axi_bi_WDATA[4] = \<const0> ;
  assign m_axi_bi_WDATA[3] = \<const0> ;
  assign m_axi_bi_WDATA[2] = \<const0> ;
  assign m_axi_bi_WDATA[1] = \<const0> ;
  assign m_axi_bi_WDATA[0] = \<const0> ;
  assign m_axi_bi_WID[0] = \<const0> ;
  assign m_axi_bi_WLAST = \<const0> ;
  assign m_axi_bi_WSTRB[3] = \<const0> ;
  assign m_axi_bi_WSTRB[2] = \<const0> ;
  assign m_axi_bi_WSTRB[1] = \<const0> ;
  assign m_axi_bi_WSTRB[0] = \<const0> ;
  assign m_axi_bi_WUSER[0] = \<const0> ;
  assign m_axi_bi_WVALID = \<const0> ;
  assign m_axi_ca_ARADDR[31] = \<const0> ;
  assign m_axi_ca_ARADDR[30] = \<const0> ;
  assign m_axi_ca_ARADDR[29] = \<const0> ;
  assign m_axi_ca_ARADDR[28] = \<const0> ;
  assign m_axi_ca_ARADDR[27] = \<const0> ;
  assign m_axi_ca_ARADDR[26] = \<const0> ;
  assign m_axi_ca_ARADDR[25] = \<const0> ;
  assign m_axi_ca_ARADDR[24] = \<const0> ;
  assign m_axi_ca_ARADDR[23] = \<const0> ;
  assign m_axi_ca_ARADDR[22] = \<const0> ;
  assign m_axi_ca_ARADDR[21] = \<const0> ;
  assign m_axi_ca_ARADDR[20] = \<const0> ;
  assign m_axi_ca_ARADDR[19] = \<const0> ;
  assign m_axi_ca_ARADDR[18] = \<const0> ;
  assign m_axi_ca_ARADDR[17] = \<const0> ;
  assign m_axi_ca_ARADDR[16] = \<const0> ;
  assign m_axi_ca_ARADDR[15] = \<const0> ;
  assign m_axi_ca_ARADDR[14] = \<const0> ;
  assign m_axi_ca_ARADDR[13] = \<const0> ;
  assign m_axi_ca_ARADDR[12] = \<const0> ;
  assign m_axi_ca_ARADDR[11] = \<const0> ;
  assign m_axi_ca_ARADDR[10] = \<const0> ;
  assign m_axi_ca_ARADDR[9] = \<const0> ;
  assign m_axi_ca_ARADDR[8] = \<const0> ;
  assign m_axi_ca_ARADDR[7] = \<const0> ;
  assign m_axi_ca_ARADDR[6] = \<const0> ;
  assign m_axi_ca_ARADDR[5] = \<const0> ;
  assign m_axi_ca_ARADDR[4] = \<const0> ;
  assign m_axi_ca_ARADDR[3] = \<const0> ;
  assign m_axi_ca_ARADDR[2] = \<const0> ;
  assign m_axi_ca_ARADDR[1] = \<const0> ;
  assign m_axi_ca_ARADDR[0] = \<const0> ;
  assign m_axi_ca_ARBURST[1] = \<const0> ;
  assign m_axi_ca_ARBURST[0] = \<const0> ;
  assign m_axi_ca_ARCACHE[3] = \<const0> ;
  assign m_axi_ca_ARCACHE[2] = \<const0> ;
  assign m_axi_ca_ARCACHE[1] = \<const0> ;
  assign m_axi_ca_ARCACHE[0] = \<const0> ;
  assign m_axi_ca_ARID[0] = \<const0> ;
  assign m_axi_ca_ARLEN[7] = \<const0> ;
  assign m_axi_ca_ARLEN[6] = \<const0> ;
  assign m_axi_ca_ARLEN[5] = \<const0> ;
  assign m_axi_ca_ARLEN[4] = \<const0> ;
  assign m_axi_ca_ARLEN[3] = \<const0> ;
  assign m_axi_ca_ARLEN[2] = \<const0> ;
  assign m_axi_ca_ARLEN[1] = \<const0> ;
  assign m_axi_ca_ARLEN[0] = \<const0> ;
  assign m_axi_ca_ARLOCK[1] = \<const0> ;
  assign m_axi_ca_ARLOCK[0] = \<const0> ;
  assign m_axi_ca_ARPROT[2] = \<const0> ;
  assign m_axi_ca_ARPROT[1] = \<const0> ;
  assign m_axi_ca_ARPROT[0] = \<const0> ;
  assign m_axi_ca_ARQOS[3] = \<const0> ;
  assign m_axi_ca_ARQOS[2] = \<const0> ;
  assign m_axi_ca_ARQOS[1] = \<const0> ;
  assign m_axi_ca_ARQOS[0] = \<const0> ;
  assign m_axi_ca_ARREGION[3] = \<const0> ;
  assign m_axi_ca_ARREGION[2] = \<const0> ;
  assign m_axi_ca_ARREGION[1] = \<const0> ;
  assign m_axi_ca_ARREGION[0] = \<const0> ;
  assign m_axi_ca_ARSIZE[2] = \<const0> ;
  assign m_axi_ca_ARSIZE[1] = \<const0> ;
  assign m_axi_ca_ARSIZE[0] = \<const0> ;
  assign m_axi_ca_ARUSER[0] = \<const0> ;
  assign m_axi_ca_ARVALID = \<const0> ;
  assign m_axi_ca_AWADDR[31:2] = \^m_axi_ca_AWADDR [31:2];
  assign m_axi_ca_AWADDR[1] = \<const0> ;
  assign m_axi_ca_AWADDR[0] = \<const0> ;
  assign m_axi_ca_AWBURST[1] = \<const0> ;
  assign m_axi_ca_AWBURST[0] = \<const0> ;
  assign m_axi_ca_AWCACHE[3] = \<const0> ;
  assign m_axi_ca_AWCACHE[2] = \<const0> ;
  assign m_axi_ca_AWCACHE[1] = \<const0> ;
  assign m_axi_ca_AWCACHE[0] = \<const0> ;
  assign m_axi_ca_AWID[0] = \<const0> ;
  assign m_axi_ca_AWLEN[7] = \<const0> ;
  assign m_axi_ca_AWLEN[6] = \<const0> ;
  assign m_axi_ca_AWLEN[5] = \<const0> ;
  assign m_axi_ca_AWLEN[4] = \<const0> ;
  assign m_axi_ca_AWLEN[3:0] = \^m_axi_ca_AWLEN [3:0];
  assign m_axi_ca_AWLOCK[1] = \<const0> ;
  assign m_axi_ca_AWLOCK[0] = \<const0> ;
  assign m_axi_ca_AWPROT[2] = \<const0> ;
  assign m_axi_ca_AWPROT[1] = \<const0> ;
  assign m_axi_ca_AWPROT[0] = \<const0> ;
  assign m_axi_ca_AWQOS[3] = \<const0> ;
  assign m_axi_ca_AWQOS[2] = \<const0> ;
  assign m_axi_ca_AWQOS[1] = \<const0> ;
  assign m_axi_ca_AWQOS[0] = \<const0> ;
  assign m_axi_ca_AWREGION[3] = \<const0> ;
  assign m_axi_ca_AWREGION[2] = \<const0> ;
  assign m_axi_ca_AWREGION[1] = \<const0> ;
  assign m_axi_ca_AWREGION[0] = \<const0> ;
  assign m_axi_ca_AWSIZE[2] = \<const0> ;
  assign m_axi_ca_AWSIZE[1] = \<const0> ;
  assign m_axi_ca_AWSIZE[0] = \<const0> ;
  assign m_axi_ca_AWUSER[0] = \<const0> ;
  assign m_axi_ca_WID[0] = \<const0> ;
  assign m_axi_ca_WUSER[0] = \<const0> ;
  assign s_axi_ap_BRESP[1] = \<const0> ;
  assign s_axi_ap_BRESP[0] = \<const0> ;
  assign s_axi_ap_RDATA[31] = \<const0> ;
  assign s_axi_ap_RDATA[30] = \<const0> ;
  assign s_axi_ap_RDATA[29] = \<const0> ;
  assign s_axi_ap_RDATA[28] = \<const0> ;
  assign s_axi_ap_RDATA[27] = \<const0> ;
  assign s_axi_ap_RDATA[26] = \<const0> ;
  assign s_axi_ap_RDATA[25] = \<const0> ;
  assign s_axi_ap_RDATA[24] = \<const0> ;
  assign s_axi_ap_RDATA[23] = \<const0> ;
  assign s_axi_ap_RDATA[22] = \<const0> ;
  assign s_axi_ap_RDATA[21] = \<const0> ;
  assign s_axi_ap_RDATA[20] = \<const0> ;
  assign s_axi_ap_RDATA[19] = \<const0> ;
  assign s_axi_ap_RDATA[18] = \<const0> ;
  assign s_axi_ap_RDATA[17] = \<const0> ;
  assign s_axi_ap_RDATA[16] = \<const0> ;
  assign s_axi_ap_RDATA[15] = \<const0> ;
  assign s_axi_ap_RDATA[14] = \<const0> ;
  assign s_axi_ap_RDATA[13] = \<const0> ;
  assign s_axi_ap_RDATA[12] = \<const0> ;
  assign s_axi_ap_RDATA[11] = \<const0> ;
  assign s_axi_ap_RDATA[10] = \<const0> ;
  assign s_axi_ap_RDATA[9] = \^s_axi_ap_RDATA [9];
  assign s_axi_ap_RDATA[8] = \<const0> ;
  assign s_axi_ap_RDATA[7:0] = \^s_axi_ap_RDATA [7:0];
  assign s_axi_ap_RRESP[1] = \<const0> ;
  assign s_axi_ap_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \a0_p_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(a0_p[2]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a0_p_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(a0_p[3]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a0_p_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(a0_p[4]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a0_p_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(a0_p[5]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a0_p_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(a0_p[6]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a0_p_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(a0_p[7]),
        .Q(p_0_in[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA9)) 
    \add13_cast13_reg_3618[2]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[4]),
        .I1(shl_ln33_cast_fu_1438_p1[2]),
        .I2(shl_ln33_cast_fu_1438_p1[3]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \add13_cast13_reg_3618[3]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[5]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[4]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \add13_cast13_reg_3618[4]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[6]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[3]),
        .I4(shl_ln33_cast_fu_1438_p1[5]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \add13_cast13_reg_3618[5]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[7]),
        .I1(shl_ln33_cast_fu_1438_p1[5]),
        .I2(shl_ln33_cast_fu_1438_p1[3]),
        .I3(shl_ln33_cast_fu_1438_p1[2]),
        .I4(shl_ln33_cast_fu_1438_p1[4]),
        .I5(shl_ln33_cast_fu_1438_p1[6]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \add13_cast13_reg_3618[6]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(shl_ln33_cast_fu_1438_p1[6]),
        .I2(shl_ln33_cast_fu_1438_p1[4]),
        .I3(\sub_reg_3613[6]_i_2_n_3 ),
        .I4(shl_ln33_cast_fu_1438_p1[5]),
        .I5(shl_ln33_cast_fu_1438_p1[7]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hE1)) 
    \add13_cast13_reg_3618[7]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \add13_cast13_reg_3618[8]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add13_cast13_reg_3618[8]_i_2 
       (.I0(shl_ln33_cast_fu_1438_p1[6]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[3]),
        .I4(shl_ln33_cast_fu_1438_p1[5]),
        .I5(shl_ln33_cast_fu_1438_p1[7]),
        .O(\add13_cast13_reg_3618[8]_i_2_n_3 ));
  FDRE \add13_cast13_reg_3618_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(A[2]),
        .Q(add13_cast13_reg_3618[2]),
        .R(1'b0));
  FDRE \add13_cast13_reg_3618_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(A[3]),
        .Q(add13_cast13_reg_3618[3]),
        .R(1'b0));
  FDRE \add13_cast13_reg_3618_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(A[4]),
        .Q(add13_cast13_reg_3618[4]),
        .R(1'b0));
  FDRE \add13_cast13_reg_3618_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(A[5]),
        .Q(add13_cast13_reg_3618[5]),
        .R(1'b0));
  FDRE \add13_cast13_reg_3618_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(A[6]),
        .Q(add13_cast13_reg_3618[6]),
        .R(1'b0));
  FDRE \add13_cast13_reg_3618_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(A[7]),
        .Q(add13_cast13_reg_3618[7]),
        .R(1'b0));
  FDRE \add13_cast13_reg_3618_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(A[8]),
        .Q(add13_cast13_reg_3618[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[11]_i_2 
       (.I0(mul_ln18_10_reg_4216[11]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[11]),
        .O(\add_ln18_10_reg_4291[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[11]_i_3 
       (.I0(mul_ln18_10_reg_4216[10]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[10]),
        .O(\add_ln18_10_reg_4291[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[11]_i_4 
       (.I0(mul_ln18_10_reg_4216[9]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[9]),
        .O(\add_ln18_10_reg_4291[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[11]_i_5 
       (.I0(mul_ln18_10_reg_4216[8]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[8]),
        .O(\add_ln18_10_reg_4291[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[15]_i_2 
       (.I0(mul_ln18_10_reg_4216[15]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[15]),
        .O(\add_ln18_10_reg_4291[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[15]_i_3 
       (.I0(mul_ln18_10_reg_4216[14]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[14]),
        .O(\add_ln18_10_reg_4291[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[15]_i_4 
       (.I0(mul_ln18_10_reg_4216[13]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[13]),
        .O(\add_ln18_10_reg_4291[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[15]_i_5 
       (.I0(mul_ln18_10_reg_4216[12]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[12]),
        .O(\add_ln18_10_reg_4291[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[19]_i_2 
       (.I0(mul_ln18_10_reg_4216[19]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[19]),
        .O(\add_ln18_10_reg_4291[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[19]_i_3 
       (.I0(mul_ln18_10_reg_4216[18]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[18]),
        .O(\add_ln18_10_reg_4291[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[19]_i_4 
       (.I0(mul_ln18_10_reg_4216[17]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[17]),
        .O(\add_ln18_10_reg_4291[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[19]_i_5 
       (.I0(mul_ln18_10_reg_4216[16]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[16]),
        .O(\add_ln18_10_reg_4291[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[23]_i_2 
       (.I0(mul_ln18_10_reg_4216[23]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[23]),
        .O(\add_ln18_10_reg_4291[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[23]_i_3 
       (.I0(mul_ln18_10_reg_4216[22]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[22]),
        .O(\add_ln18_10_reg_4291[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[23]_i_4 
       (.I0(mul_ln18_10_reg_4216[21]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[21]),
        .O(\add_ln18_10_reg_4291[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[23]_i_5 
       (.I0(mul_ln18_10_reg_4216[20]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[20]),
        .O(\add_ln18_10_reg_4291[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[27]_i_2 
       (.I0(mul_ln18_10_reg_4216[27]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[27]),
        .O(\add_ln18_10_reg_4291[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[27]_i_3 
       (.I0(mul_ln18_10_reg_4216[26]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[26]),
        .O(\add_ln18_10_reg_4291[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[27]_i_4 
       (.I0(mul_ln18_10_reg_4216[25]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[25]),
        .O(\add_ln18_10_reg_4291[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[27]_i_5 
       (.I0(mul_ln18_10_reg_4216[24]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[24]),
        .O(\add_ln18_10_reg_4291[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[31]_i_2 
       (.I0(mul_ln18_10_reg_4216[31]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[31]),
        .O(\add_ln18_10_reg_4291[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[31]_i_3 
       (.I0(mul_ln18_10_reg_4216[30]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[30]),
        .O(\add_ln18_10_reg_4291[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[31]_i_4 
       (.I0(mul_ln18_10_reg_4216[29]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[29]),
        .O(\add_ln18_10_reg_4291[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[31]_i_5 
       (.I0(mul_ln18_10_reg_4216[28]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[28]),
        .O(\add_ln18_10_reg_4291[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[3]_i_2 
       (.I0(mul_ln18_10_reg_4216[3]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[3]),
        .O(\add_ln18_10_reg_4291[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[3]_i_3 
       (.I0(mul_ln18_10_reg_4216[2]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[2]),
        .O(\add_ln18_10_reg_4291[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[3]_i_4 
       (.I0(mul_ln18_10_reg_4216[1]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[1]),
        .O(\add_ln18_10_reg_4291[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[3]_i_5 
       (.I0(mul_ln18_10_reg_4216[0]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[0]),
        .O(\add_ln18_10_reg_4291[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[7]_i_2 
       (.I0(mul_ln18_10_reg_4216[7]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[7]),
        .O(\add_ln18_10_reg_4291[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[7]_i_3 
       (.I0(mul_ln18_10_reg_4216[6]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[6]),
        .O(\add_ln18_10_reg_4291[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[7]_i_4 
       (.I0(mul_ln18_10_reg_4216[5]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[5]),
        .O(\add_ln18_10_reg_4291[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_10_reg_4291[7]_i_5 
       (.I0(mul_ln18_10_reg_4216[4]),
        .I1(shell_top_sa_pe_ba_2_2_loc_2_reg_871[4]),
        .O(\add_ln18_10_reg_4291[7]_i_5_n_3 ));
  FDRE \add_ln18_10_reg_4291_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[0]),
        .Q(add_ln18_10_reg_4291[0]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[10]),
        .Q(add_ln18_10_reg_4291[10]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[11]),
        .Q(add_ln18_10_reg_4291[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_10_reg_4291_reg[11]_i_1 
       (.CI(\add_ln18_10_reg_4291_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_10_reg_4291_reg[11]_i_1_n_3 ,\add_ln18_10_reg_4291_reg[11]_i_1_n_4 ,\add_ln18_10_reg_4291_reg[11]_i_1_n_5 ,\add_ln18_10_reg_4291_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_10_reg_4216[11:8]),
        .O(add_ln18_10_fu_2817_p2[11:8]),
        .S({\add_ln18_10_reg_4291[11]_i_2_n_3 ,\add_ln18_10_reg_4291[11]_i_3_n_3 ,\add_ln18_10_reg_4291[11]_i_4_n_3 ,\add_ln18_10_reg_4291[11]_i_5_n_3 }));
  FDRE \add_ln18_10_reg_4291_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[12]),
        .Q(add_ln18_10_reg_4291[12]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[13]),
        .Q(add_ln18_10_reg_4291[13]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[14]),
        .Q(add_ln18_10_reg_4291[14]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[15]),
        .Q(add_ln18_10_reg_4291[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_10_reg_4291_reg[15]_i_1 
       (.CI(\add_ln18_10_reg_4291_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_10_reg_4291_reg[15]_i_1_n_3 ,\add_ln18_10_reg_4291_reg[15]_i_1_n_4 ,\add_ln18_10_reg_4291_reg[15]_i_1_n_5 ,\add_ln18_10_reg_4291_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_10_reg_4216[15:12]),
        .O(add_ln18_10_fu_2817_p2[15:12]),
        .S({\add_ln18_10_reg_4291[15]_i_2_n_3 ,\add_ln18_10_reg_4291[15]_i_3_n_3 ,\add_ln18_10_reg_4291[15]_i_4_n_3 ,\add_ln18_10_reg_4291[15]_i_5_n_3 }));
  FDRE \add_ln18_10_reg_4291_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[16]),
        .Q(add_ln18_10_reg_4291[16]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[17]),
        .Q(add_ln18_10_reg_4291[17]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[18]),
        .Q(add_ln18_10_reg_4291[18]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[19]),
        .Q(add_ln18_10_reg_4291[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_10_reg_4291_reg[19]_i_1 
       (.CI(\add_ln18_10_reg_4291_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_10_reg_4291_reg[19]_i_1_n_3 ,\add_ln18_10_reg_4291_reg[19]_i_1_n_4 ,\add_ln18_10_reg_4291_reg[19]_i_1_n_5 ,\add_ln18_10_reg_4291_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_10_reg_4216[19:16]),
        .O(add_ln18_10_fu_2817_p2[19:16]),
        .S({\add_ln18_10_reg_4291[19]_i_2_n_3 ,\add_ln18_10_reg_4291[19]_i_3_n_3 ,\add_ln18_10_reg_4291[19]_i_4_n_3 ,\add_ln18_10_reg_4291[19]_i_5_n_3 }));
  FDRE \add_ln18_10_reg_4291_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[1]),
        .Q(add_ln18_10_reg_4291[1]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[20]),
        .Q(add_ln18_10_reg_4291[20]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[21]),
        .Q(add_ln18_10_reg_4291[21]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[22]),
        .Q(add_ln18_10_reg_4291[22]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[23]),
        .Q(add_ln18_10_reg_4291[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_10_reg_4291_reg[23]_i_1 
       (.CI(\add_ln18_10_reg_4291_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_10_reg_4291_reg[23]_i_1_n_3 ,\add_ln18_10_reg_4291_reg[23]_i_1_n_4 ,\add_ln18_10_reg_4291_reg[23]_i_1_n_5 ,\add_ln18_10_reg_4291_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_10_reg_4216[23:20]),
        .O(add_ln18_10_fu_2817_p2[23:20]),
        .S({\add_ln18_10_reg_4291[23]_i_2_n_3 ,\add_ln18_10_reg_4291[23]_i_3_n_3 ,\add_ln18_10_reg_4291[23]_i_4_n_3 ,\add_ln18_10_reg_4291[23]_i_5_n_3 }));
  FDRE \add_ln18_10_reg_4291_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[24]),
        .Q(add_ln18_10_reg_4291[24]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[25]),
        .Q(add_ln18_10_reg_4291[25]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[26]),
        .Q(add_ln18_10_reg_4291[26]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[27]),
        .Q(add_ln18_10_reg_4291[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_10_reg_4291_reg[27]_i_1 
       (.CI(\add_ln18_10_reg_4291_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_10_reg_4291_reg[27]_i_1_n_3 ,\add_ln18_10_reg_4291_reg[27]_i_1_n_4 ,\add_ln18_10_reg_4291_reg[27]_i_1_n_5 ,\add_ln18_10_reg_4291_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_10_reg_4216[27:24]),
        .O(add_ln18_10_fu_2817_p2[27:24]),
        .S({\add_ln18_10_reg_4291[27]_i_2_n_3 ,\add_ln18_10_reg_4291[27]_i_3_n_3 ,\add_ln18_10_reg_4291[27]_i_4_n_3 ,\add_ln18_10_reg_4291[27]_i_5_n_3 }));
  FDRE \add_ln18_10_reg_4291_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[28]),
        .Q(add_ln18_10_reg_4291[28]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[29]),
        .Q(add_ln18_10_reg_4291[29]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[2]),
        .Q(add_ln18_10_reg_4291[2]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[30]),
        .Q(add_ln18_10_reg_4291[30]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[31]),
        .Q(add_ln18_10_reg_4291[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_10_reg_4291_reg[31]_i_1 
       (.CI(\add_ln18_10_reg_4291_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_10_reg_4291_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_10_reg_4291_reg[31]_i_1_n_4 ,\add_ln18_10_reg_4291_reg[31]_i_1_n_5 ,\add_ln18_10_reg_4291_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_10_reg_4216[30:28]}),
        .O(add_ln18_10_fu_2817_p2[31:28]),
        .S({\add_ln18_10_reg_4291[31]_i_2_n_3 ,\add_ln18_10_reg_4291[31]_i_3_n_3 ,\add_ln18_10_reg_4291[31]_i_4_n_3 ,\add_ln18_10_reg_4291[31]_i_5_n_3 }));
  FDRE \add_ln18_10_reg_4291_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[3]),
        .Q(add_ln18_10_reg_4291[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_10_reg_4291_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_10_reg_4291_reg[3]_i_1_n_3 ,\add_ln18_10_reg_4291_reg[3]_i_1_n_4 ,\add_ln18_10_reg_4291_reg[3]_i_1_n_5 ,\add_ln18_10_reg_4291_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_10_reg_4216[3:0]),
        .O(add_ln18_10_fu_2817_p2[3:0]),
        .S({\add_ln18_10_reg_4291[3]_i_2_n_3 ,\add_ln18_10_reg_4291[3]_i_3_n_3 ,\add_ln18_10_reg_4291[3]_i_4_n_3 ,\add_ln18_10_reg_4291[3]_i_5_n_3 }));
  FDRE \add_ln18_10_reg_4291_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[4]),
        .Q(add_ln18_10_reg_4291[4]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[5]),
        .Q(add_ln18_10_reg_4291[5]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[6]),
        .Q(add_ln18_10_reg_4291[6]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[7]),
        .Q(add_ln18_10_reg_4291[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_10_reg_4291_reg[7]_i_1 
       (.CI(\add_ln18_10_reg_4291_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_10_reg_4291_reg[7]_i_1_n_3 ,\add_ln18_10_reg_4291_reg[7]_i_1_n_4 ,\add_ln18_10_reg_4291_reg[7]_i_1_n_5 ,\add_ln18_10_reg_4291_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_10_reg_4216[7:4]),
        .O(add_ln18_10_fu_2817_p2[7:4]),
        .S({\add_ln18_10_reg_4291[7]_i_2_n_3 ,\add_ln18_10_reg_4291[7]_i_3_n_3 ,\add_ln18_10_reg_4291[7]_i_4_n_3 ,\add_ln18_10_reg_4291[7]_i_5_n_3 }));
  FDRE \add_ln18_10_reg_4291_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[8]),
        .Q(add_ln18_10_reg_4291[8]),
        .R(1'b0));
  FDRE \add_ln18_10_reg_4291_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_10_fu_2817_p2[9]),
        .Q(add_ln18_10_reg_4291[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[11]_i_2 
       (.I0(mul_ln18_11_reg_4221[11]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[11]),
        .O(\add_ln18_11_reg_4296[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[11]_i_3 
       (.I0(mul_ln18_11_reg_4221[10]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[10]),
        .O(\add_ln18_11_reg_4296[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[11]_i_4 
       (.I0(mul_ln18_11_reg_4221[9]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[9]),
        .O(\add_ln18_11_reg_4296[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[11]_i_5 
       (.I0(mul_ln18_11_reg_4221[8]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[8]),
        .O(\add_ln18_11_reg_4296[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[15]_i_2 
       (.I0(mul_ln18_11_reg_4221[15]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[15]),
        .O(\add_ln18_11_reg_4296[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[15]_i_3 
       (.I0(mul_ln18_11_reg_4221[14]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[14]),
        .O(\add_ln18_11_reg_4296[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[15]_i_4 
       (.I0(mul_ln18_11_reg_4221[13]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[13]),
        .O(\add_ln18_11_reg_4296[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[15]_i_5 
       (.I0(mul_ln18_11_reg_4221[12]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[12]),
        .O(\add_ln18_11_reg_4296[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[19]_i_2 
       (.I0(mul_ln18_11_reg_4221[19]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[19]),
        .O(\add_ln18_11_reg_4296[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[19]_i_3 
       (.I0(mul_ln18_11_reg_4221[18]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[18]),
        .O(\add_ln18_11_reg_4296[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[19]_i_4 
       (.I0(mul_ln18_11_reg_4221[17]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[17]),
        .O(\add_ln18_11_reg_4296[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[19]_i_5 
       (.I0(mul_ln18_11_reg_4221[16]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[16]),
        .O(\add_ln18_11_reg_4296[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[23]_i_2 
       (.I0(mul_ln18_11_reg_4221[23]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[23]),
        .O(\add_ln18_11_reg_4296[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[23]_i_3 
       (.I0(mul_ln18_11_reg_4221[22]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[22]),
        .O(\add_ln18_11_reg_4296[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[23]_i_4 
       (.I0(mul_ln18_11_reg_4221[21]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[21]),
        .O(\add_ln18_11_reg_4296[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[23]_i_5 
       (.I0(mul_ln18_11_reg_4221[20]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[20]),
        .O(\add_ln18_11_reg_4296[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[27]_i_2 
       (.I0(mul_ln18_11_reg_4221[27]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[27]),
        .O(\add_ln18_11_reg_4296[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[27]_i_3 
       (.I0(mul_ln18_11_reg_4221[26]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[26]),
        .O(\add_ln18_11_reg_4296[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[27]_i_4 
       (.I0(mul_ln18_11_reg_4221[25]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[25]),
        .O(\add_ln18_11_reg_4296[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[27]_i_5 
       (.I0(mul_ln18_11_reg_4221[24]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[24]),
        .O(\add_ln18_11_reg_4296[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[31]_i_2 
       (.I0(mul_ln18_11_reg_4221[31]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[31]),
        .O(\add_ln18_11_reg_4296[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[31]_i_3 
       (.I0(mul_ln18_11_reg_4221[30]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[30]),
        .O(\add_ln18_11_reg_4296[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[31]_i_4 
       (.I0(mul_ln18_11_reg_4221[29]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[29]),
        .O(\add_ln18_11_reg_4296[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[31]_i_5 
       (.I0(mul_ln18_11_reg_4221[28]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[28]),
        .O(\add_ln18_11_reg_4296[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[3]_i_2 
       (.I0(mul_ln18_11_reg_4221[3]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[3]),
        .O(\add_ln18_11_reg_4296[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[3]_i_3 
       (.I0(mul_ln18_11_reg_4221[2]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[2]),
        .O(\add_ln18_11_reg_4296[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[3]_i_4 
       (.I0(mul_ln18_11_reg_4221[1]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[1]),
        .O(\add_ln18_11_reg_4296[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[3]_i_5 
       (.I0(mul_ln18_11_reg_4221[0]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[0]),
        .O(\add_ln18_11_reg_4296[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[7]_i_2 
       (.I0(mul_ln18_11_reg_4221[7]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[7]),
        .O(\add_ln18_11_reg_4296[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[7]_i_3 
       (.I0(mul_ln18_11_reg_4221[6]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[6]),
        .O(\add_ln18_11_reg_4296[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[7]_i_4 
       (.I0(mul_ln18_11_reg_4221[5]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[5]),
        .O(\add_ln18_11_reg_4296[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_11_reg_4296[7]_i_5 
       (.I0(mul_ln18_11_reg_4221[4]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[4]),
        .O(\add_ln18_11_reg_4296[7]_i_5_n_3 ));
  FDRE \add_ln18_11_reg_4296_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[0]),
        .Q(add_ln18_11_reg_4296[0]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[10]),
        .Q(add_ln18_11_reg_4296[10]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[11]),
        .Q(add_ln18_11_reg_4296[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_11_reg_4296_reg[11]_i_1 
       (.CI(\add_ln18_11_reg_4296_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_11_reg_4296_reg[11]_i_1_n_3 ,\add_ln18_11_reg_4296_reg[11]_i_1_n_4 ,\add_ln18_11_reg_4296_reg[11]_i_1_n_5 ,\add_ln18_11_reg_4296_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_11_reg_4221[11:8]),
        .O(add_ln18_11_fu_2822_p2[11:8]),
        .S({\add_ln18_11_reg_4296[11]_i_2_n_3 ,\add_ln18_11_reg_4296[11]_i_3_n_3 ,\add_ln18_11_reg_4296[11]_i_4_n_3 ,\add_ln18_11_reg_4296[11]_i_5_n_3 }));
  FDRE \add_ln18_11_reg_4296_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[12]),
        .Q(add_ln18_11_reg_4296[12]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[13]),
        .Q(add_ln18_11_reg_4296[13]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[14]),
        .Q(add_ln18_11_reg_4296[14]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[15]),
        .Q(add_ln18_11_reg_4296[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_11_reg_4296_reg[15]_i_1 
       (.CI(\add_ln18_11_reg_4296_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_11_reg_4296_reg[15]_i_1_n_3 ,\add_ln18_11_reg_4296_reg[15]_i_1_n_4 ,\add_ln18_11_reg_4296_reg[15]_i_1_n_5 ,\add_ln18_11_reg_4296_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_11_reg_4221[15:12]),
        .O(add_ln18_11_fu_2822_p2[15:12]),
        .S({\add_ln18_11_reg_4296[15]_i_2_n_3 ,\add_ln18_11_reg_4296[15]_i_3_n_3 ,\add_ln18_11_reg_4296[15]_i_4_n_3 ,\add_ln18_11_reg_4296[15]_i_5_n_3 }));
  FDRE \add_ln18_11_reg_4296_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[16]),
        .Q(add_ln18_11_reg_4296[16]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[17]),
        .Q(add_ln18_11_reg_4296[17]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[18]),
        .Q(add_ln18_11_reg_4296[18]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[19]),
        .Q(add_ln18_11_reg_4296[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_11_reg_4296_reg[19]_i_1 
       (.CI(\add_ln18_11_reg_4296_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_11_reg_4296_reg[19]_i_1_n_3 ,\add_ln18_11_reg_4296_reg[19]_i_1_n_4 ,\add_ln18_11_reg_4296_reg[19]_i_1_n_5 ,\add_ln18_11_reg_4296_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_11_reg_4221[19:16]),
        .O(add_ln18_11_fu_2822_p2[19:16]),
        .S({\add_ln18_11_reg_4296[19]_i_2_n_3 ,\add_ln18_11_reg_4296[19]_i_3_n_3 ,\add_ln18_11_reg_4296[19]_i_4_n_3 ,\add_ln18_11_reg_4296[19]_i_5_n_3 }));
  FDRE \add_ln18_11_reg_4296_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[1]),
        .Q(add_ln18_11_reg_4296[1]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[20]),
        .Q(add_ln18_11_reg_4296[20]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[21]),
        .Q(add_ln18_11_reg_4296[21]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[22]),
        .Q(add_ln18_11_reg_4296[22]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[23]),
        .Q(add_ln18_11_reg_4296[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_11_reg_4296_reg[23]_i_1 
       (.CI(\add_ln18_11_reg_4296_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_11_reg_4296_reg[23]_i_1_n_3 ,\add_ln18_11_reg_4296_reg[23]_i_1_n_4 ,\add_ln18_11_reg_4296_reg[23]_i_1_n_5 ,\add_ln18_11_reg_4296_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_11_reg_4221[23:20]),
        .O(add_ln18_11_fu_2822_p2[23:20]),
        .S({\add_ln18_11_reg_4296[23]_i_2_n_3 ,\add_ln18_11_reg_4296[23]_i_3_n_3 ,\add_ln18_11_reg_4296[23]_i_4_n_3 ,\add_ln18_11_reg_4296[23]_i_5_n_3 }));
  FDRE \add_ln18_11_reg_4296_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[24]),
        .Q(add_ln18_11_reg_4296[24]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[25]),
        .Q(add_ln18_11_reg_4296[25]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[26]),
        .Q(add_ln18_11_reg_4296[26]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[27]),
        .Q(add_ln18_11_reg_4296[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_11_reg_4296_reg[27]_i_1 
       (.CI(\add_ln18_11_reg_4296_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_11_reg_4296_reg[27]_i_1_n_3 ,\add_ln18_11_reg_4296_reg[27]_i_1_n_4 ,\add_ln18_11_reg_4296_reg[27]_i_1_n_5 ,\add_ln18_11_reg_4296_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_11_reg_4221[27:24]),
        .O(add_ln18_11_fu_2822_p2[27:24]),
        .S({\add_ln18_11_reg_4296[27]_i_2_n_3 ,\add_ln18_11_reg_4296[27]_i_3_n_3 ,\add_ln18_11_reg_4296[27]_i_4_n_3 ,\add_ln18_11_reg_4296[27]_i_5_n_3 }));
  FDRE \add_ln18_11_reg_4296_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[28]),
        .Q(add_ln18_11_reg_4296[28]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[29]),
        .Q(add_ln18_11_reg_4296[29]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[2]),
        .Q(add_ln18_11_reg_4296[2]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[30]),
        .Q(add_ln18_11_reg_4296[30]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[31]),
        .Q(add_ln18_11_reg_4296[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_11_reg_4296_reg[31]_i_1 
       (.CI(\add_ln18_11_reg_4296_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_11_reg_4296_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_11_reg_4296_reg[31]_i_1_n_4 ,\add_ln18_11_reg_4296_reg[31]_i_1_n_5 ,\add_ln18_11_reg_4296_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_11_reg_4221[30:28]}),
        .O(add_ln18_11_fu_2822_p2[31:28]),
        .S({\add_ln18_11_reg_4296[31]_i_2_n_3 ,\add_ln18_11_reg_4296[31]_i_3_n_3 ,\add_ln18_11_reg_4296[31]_i_4_n_3 ,\add_ln18_11_reg_4296[31]_i_5_n_3 }));
  FDRE \add_ln18_11_reg_4296_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[3]),
        .Q(add_ln18_11_reg_4296[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_11_reg_4296_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_11_reg_4296_reg[3]_i_1_n_3 ,\add_ln18_11_reg_4296_reg[3]_i_1_n_4 ,\add_ln18_11_reg_4296_reg[3]_i_1_n_5 ,\add_ln18_11_reg_4296_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_11_reg_4221[3:0]),
        .O(add_ln18_11_fu_2822_p2[3:0]),
        .S({\add_ln18_11_reg_4296[3]_i_2_n_3 ,\add_ln18_11_reg_4296[3]_i_3_n_3 ,\add_ln18_11_reg_4296[3]_i_4_n_3 ,\add_ln18_11_reg_4296[3]_i_5_n_3 }));
  FDRE \add_ln18_11_reg_4296_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[4]),
        .Q(add_ln18_11_reg_4296[4]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[5]),
        .Q(add_ln18_11_reg_4296[5]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[6]),
        .Q(add_ln18_11_reg_4296[6]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[7]),
        .Q(add_ln18_11_reg_4296[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_11_reg_4296_reg[7]_i_1 
       (.CI(\add_ln18_11_reg_4296_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_11_reg_4296_reg[7]_i_1_n_3 ,\add_ln18_11_reg_4296_reg[7]_i_1_n_4 ,\add_ln18_11_reg_4296_reg[7]_i_1_n_5 ,\add_ln18_11_reg_4296_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_11_reg_4221[7:4]),
        .O(add_ln18_11_fu_2822_p2[7:4]),
        .S({\add_ln18_11_reg_4296[7]_i_2_n_3 ,\add_ln18_11_reg_4296[7]_i_3_n_3 ,\add_ln18_11_reg_4296[7]_i_4_n_3 ,\add_ln18_11_reg_4296[7]_i_5_n_3 }));
  FDRE \add_ln18_11_reg_4296_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[8]),
        .Q(add_ln18_11_reg_4296[8]),
        .R(1'b0));
  FDRE \add_ln18_11_reg_4296_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_11_fu_2822_p2[9]),
        .Q(add_ln18_11_reg_4296[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[11]_i_2 
       (.I0(mul_ln18_12_reg_4226[11]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[11]),
        .O(\add_ln18_12_reg_4301[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[11]_i_3 
       (.I0(mul_ln18_12_reg_4226[10]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[10]),
        .O(\add_ln18_12_reg_4301[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[11]_i_4 
       (.I0(mul_ln18_12_reg_4226[9]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[9]),
        .O(\add_ln18_12_reg_4301[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[11]_i_5 
       (.I0(mul_ln18_12_reg_4226[8]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[8]),
        .O(\add_ln18_12_reg_4301[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[15]_i_2 
       (.I0(mul_ln18_12_reg_4226[15]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[15]),
        .O(\add_ln18_12_reg_4301[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[15]_i_3 
       (.I0(mul_ln18_12_reg_4226[14]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[14]),
        .O(\add_ln18_12_reg_4301[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[15]_i_4 
       (.I0(mul_ln18_12_reg_4226[13]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[13]),
        .O(\add_ln18_12_reg_4301[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[15]_i_5 
       (.I0(mul_ln18_12_reg_4226[12]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[12]),
        .O(\add_ln18_12_reg_4301[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[19]_i_2 
       (.I0(mul_ln18_12_reg_4226[19]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[19]),
        .O(\add_ln18_12_reg_4301[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[19]_i_3 
       (.I0(mul_ln18_12_reg_4226[18]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[18]),
        .O(\add_ln18_12_reg_4301[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[19]_i_4 
       (.I0(mul_ln18_12_reg_4226[17]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[17]),
        .O(\add_ln18_12_reg_4301[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[19]_i_5 
       (.I0(mul_ln18_12_reg_4226[16]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[16]),
        .O(\add_ln18_12_reg_4301[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[23]_i_2 
       (.I0(mul_ln18_12_reg_4226[23]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[23]),
        .O(\add_ln18_12_reg_4301[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[23]_i_3 
       (.I0(mul_ln18_12_reg_4226[22]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[22]),
        .O(\add_ln18_12_reg_4301[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[23]_i_4 
       (.I0(mul_ln18_12_reg_4226[21]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[21]),
        .O(\add_ln18_12_reg_4301[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[23]_i_5 
       (.I0(mul_ln18_12_reg_4226[20]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[20]),
        .O(\add_ln18_12_reg_4301[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[27]_i_2 
       (.I0(mul_ln18_12_reg_4226[27]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[27]),
        .O(\add_ln18_12_reg_4301[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[27]_i_3 
       (.I0(mul_ln18_12_reg_4226[26]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[26]),
        .O(\add_ln18_12_reg_4301[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[27]_i_4 
       (.I0(mul_ln18_12_reg_4226[25]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[25]),
        .O(\add_ln18_12_reg_4301[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[27]_i_5 
       (.I0(mul_ln18_12_reg_4226[24]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[24]),
        .O(\add_ln18_12_reg_4301[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[31]_i_2 
       (.I0(mul_ln18_12_reg_4226[31]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[31]),
        .O(\add_ln18_12_reg_4301[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[31]_i_3 
       (.I0(mul_ln18_12_reg_4226[30]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[30]),
        .O(\add_ln18_12_reg_4301[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[31]_i_4 
       (.I0(mul_ln18_12_reg_4226[29]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[29]),
        .O(\add_ln18_12_reg_4301[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[31]_i_5 
       (.I0(mul_ln18_12_reg_4226[28]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[28]),
        .O(\add_ln18_12_reg_4301[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[3]_i_2 
       (.I0(mul_ln18_12_reg_4226[3]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[3]),
        .O(\add_ln18_12_reg_4301[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[3]_i_3 
       (.I0(mul_ln18_12_reg_4226[2]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[2]),
        .O(\add_ln18_12_reg_4301[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[3]_i_4 
       (.I0(mul_ln18_12_reg_4226[1]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[1]),
        .O(\add_ln18_12_reg_4301[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[3]_i_5 
       (.I0(mul_ln18_12_reg_4226[0]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[0]),
        .O(\add_ln18_12_reg_4301[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[7]_i_2 
       (.I0(mul_ln18_12_reg_4226[7]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[7]),
        .O(\add_ln18_12_reg_4301[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[7]_i_3 
       (.I0(mul_ln18_12_reg_4226[6]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[6]),
        .O(\add_ln18_12_reg_4301[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[7]_i_4 
       (.I0(mul_ln18_12_reg_4226[5]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[5]),
        .O(\add_ln18_12_reg_4301[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_12_reg_4301[7]_i_5 
       (.I0(mul_ln18_12_reg_4226[4]),
        .I1(shell_top_sa_pe_ba_3_0_loc_2_reg_893[4]),
        .O(\add_ln18_12_reg_4301[7]_i_5_n_3 ));
  FDRE \add_ln18_12_reg_4301_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[0]),
        .Q(add_ln18_12_reg_4301[0]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[10]),
        .Q(add_ln18_12_reg_4301[10]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[11]),
        .Q(add_ln18_12_reg_4301[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_12_reg_4301_reg[11]_i_1 
       (.CI(\add_ln18_12_reg_4301_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_12_reg_4301_reg[11]_i_1_n_3 ,\add_ln18_12_reg_4301_reg[11]_i_1_n_4 ,\add_ln18_12_reg_4301_reg[11]_i_1_n_5 ,\add_ln18_12_reg_4301_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_12_reg_4226[11:8]),
        .O(add_ln18_12_fu_2827_p2[11:8]),
        .S({\add_ln18_12_reg_4301[11]_i_2_n_3 ,\add_ln18_12_reg_4301[11]_i_3_n_3 ,\add_ln18_12_reg_4301[11]_i_4_n_3 ,\add_ln18_12_reg_4301[11]_i_5_n_3 }));
  FDRE \add_ln18_12_reg_4301_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[12]),
        .Q(add_ln18_12_reg_4301[12]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[13]),
        .Q(add_ln18_12_reg_4301[13]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[14]),
        .Q(add_ln18_12_reg_4301[14]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[15]),
        .Q(add_ln18_12_reg_4301[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_12_reg_4301_reg[15]_i_1 
       (.CI(\add_ln18_12_reg_4301_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_12_reg_4301_reg[15]_i_1_n_3 ,\add_ln18_12_reg_4301_reg[15]_i_1_n_4 ,\add_ln18_12_reg_4301_reg[15]_i_1_n_5 ,\add_ln18_12_reg_4301_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_12_reg_4226[15:12]),
        .O(add_ln18_12_fu_2827_p2[15:12]),
        .S({\add_ln18_12_reg_4301[15]_i_2_n_3 ,\add_ln18_12_reg_4301[15]_i_3_n_3 ,\add_ln18_12_reg_4301[15]_i_4_n_3 ,\add_ln18_12_reg_4301[15]_i_5_n_3 }));
  FDRE \add_ln18_12_reg_4301_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[16]),
        .Q(add_ln18_12_reg_4301[16]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[17]),
        .Q(add_ln18_12_reg_4301[17]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[18]),
        .Q(add_ln18_12_reg_4301[18]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[19]),
        .Q(add_ln18_12_reg_4301[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_12_reg_4301_reg[19]_i_1 
       (.CI(\add_ln18_12_reg_4301_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_12_reg_4301_reg[19]_i_1_n_3 ,\add_ln18_12_reg_4301_reg[19]_i_1_n_4 ,\add_ln18_12_reg_4301_reg[19]_i_1_n_5 ,\add_ln18_12_reg_4301_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_12_reg_4226[19:16]),
        .O(add_ln18_12_fu_2827_p2[19:16]),
        .S({\add_ln18_12_reg_4301[19]_i_2_n_3 ,\add_ln18_12_reg_4301[19]_i_3_n_3 ,\add_ln18_12_reg_4301[19]_i_4_n_3 ,\add_ln18_12_reg_4301[19]_i_5_n_3 }));
  FDRE \add_ln18_12_reg_4301_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[1]),
        .Q(add_ln18_12_reg_4301[1]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[20]),
        .Q(add_ln18_12_reg_4301[20]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[21]),
        .Q(add_ln18_12_reg_4301[21]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[22]),
        .Q(add_ln18_12_reg_4301[22]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[23]),
        .Q(add_ln18_12_reg_4301[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_12_reg_4301_reg[23]_i_1 
       (.CI(\add_ln18_12_reg_4301_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_12_reg_4301_reg[23]_i_1_n_3 ,\add_ln18_12_reg_4301_reg[23]_i_1_n_4 ,\add_ln18_12_reg_4301_reg[23]_i_1_n_5 ,\add_ln18_12_reg_4301_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_12_reg_4226[23:20]),
        .O(add_ln18_12_fu_2827_p2[23:20]),
        .S({\add_ln18_12_reg_4301[23]_i_2_n_3 ,\add_ln18_12_reg_4301[23]_i_3_n_3 ,\add_ln18_12_reg_4301[23]_i_4_n_3 ,\add_ln18_12_reg_4301[23]_i_5_n_3 }));
  FDRE \add_ln18_12_reg_4301_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[24]),
        .Q(add_ln18_12_reg_4301[24]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[25]),
        .Q(add_ln18_12_reg_4301[25]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[26]),
        .Q(add_ln18_12_reg_4301[26]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[27]),
        .Q(add_ln18_12_reg_4301[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_12_reg_4301_reg[27]_i_1 
       (.CI(\add_ln18_12_reg_4301_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_12_reg_4301_reg[27]_i_1_n_3 ,\add_ln18_12_reg_4301_reg[27]_i_1_n_4 ,\add_ln18_12_reg_4301_reg[27]_i_1_n_5 ,\add_ln18_12_reg_4301_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_12_reg_4226[27:24]),
        .O(add_ln18_12_fu_2827_p2[27:24]),
        .S({\add_ln18_12_reg_4301[27]_i_2_n_3 ,\add_ln18_12_reg_4301[27]_i_3_n_3 ,\add_ln18_12_reg_4301[27]_i_4_n_3 ,\add_ln18_12_reg_4301[27]_i_5_n_3 }));
  FDRE \add_ln18_12_reg_4301_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[28]),
        .Q(add_ln18_12_reg_4301[28]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[29]),
        .Q(add_ln18_12_reg_4301[29]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[2]),
        .Q(add_ln18_12_reg_4301[2]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[30]),
        .Q(add_ln18_12_reg_4301[30]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[31]),
        .Q(add_ln18_12_reg_4301[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_12_reg_4301_reg[31]_i_1 
       (.CI(\add_ln18_12_reg_4301_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_12_reg_4301_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_12_reg_4301_reg[31]_i_1_n_4 ,\add_ln18_12_reg_4301_reg[31]_i_1_n_5 ,\add_ln18_12_reg_4301_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_12_reg_4226[30:28]}),
        .O(add_ln18_12_fu_2827_p2[31:28]),
        .S({\add_ln18_12_reg_4301[31]_i_2_n_3 ,\add_ln18_12_reg_4301[31]_i_3_n_3 ,\add_ln18_12_reg_4301[31]_i_4_n_3 ,\add_ln18_12_reg_4301[31]_i_5_n_3 }));
  FDRE \add_ln18_12_reg_4301_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[3]),
        .Q(add_ln18_12_reg_4301[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_12_reg_4301_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_12_reg_4301_reg[3]_i_1_n_3 ,\add_ln18_12_reg_4301_reg[3]_i_1_n_4 ,\add_ln18_12_reg_4301_reg[3]_i_1_n_5 ,\add_ln18_12_reg_4301_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_12_reg_4226[3:0]),
        .O(add_ln18_12_fu_2827_p2[3:0]),
        .S({\add_ln18_12_reg_4301[3]_i_2_n_3 ,\add_ln18_12_reg_4301[3]_i_3_n_3 ,\add_ln18_12_reg_4301[3]_i_4_n_3 ,\add_ln18_12_reg_4301[3]_i_5_n_3 }));
  FDRE \add_ln18_12_reg_4301_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[4]),
        .Q(add_ln18_12_reg_4301[4]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[5]),
        .Q(add_ln18_12_reg_4301[5]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[6]),
        .Q(add_ln18_12_reg_4301[6]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[7]),
        .Q(add_ln18_12_reg_4301[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_12_reg_4301_reg[7]_i_1 
       (.CI(\add_ln18_12_reg_4301_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_12_reg_4301_reg[7]_i_1_n_3 ,\add_ln18_12_reg_4301_reg[7]_i_1_n_4 ,\add_ln18_12_reg_4301_reg[7]_i_1_n_5 ,\add_ln18_12_reg_4301_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_12_reg_4226[7:4]),
        .O(add_ln18_12_fu_2827_p2[7:4]),
        .S({\add_ln18_12_reg_4301[7]_i_2_n_3 ,\add_ln18_12_reg_4301[7]_i_3_n_3 ,\add_ln18_12_reg_4301[7]_i_4_n_3 ,\add_ln18_12_reg_4301[7]_i_5_n_3 }));
  FDRE \add_ln18_12_reg_4301_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[8]),
        .Q(add_ln18_12_reg_4301[8]),
        .R(1'b0));
  FDRE \add_ln18_12_reg_4301_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_12_fu_2827_p2[9]),
        .Q(add_ln18_12_reg_4301[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[11]_i_2 
       (.I0(mul_ln18_13_reg_4231[11]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[11]),
        .O(\add_ln18_13_reg_4306[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[11]_i_3 
       (.I0(mul_ln18_13_reg_4231[10]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[10]),
        .O(\add_ln18_13_reg_4306[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[11]_i_4 
       (.I0(mul_ln18_13_reg_4231[9]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[9]),
        .O(\add_ln18_13_reg_4306[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[11]_i_5 
       (.I0(mul_ln18_13_reg_4231[8]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[8]),
        .O(\add_ln18_13_reg_4306[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[15]_i_2 
       (.I0(mul_ln18_13_reg_4231[15]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[15]),
        .O(\add_ln18_13_reg_4306[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[15]_i_3 
       (.I0(mul_ln18_13_reg_4231[14]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[14]),
        .O(\add_ln18_13_reg_4306[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[15]_i_4 
       (.I0(mul_ln18_13_reg_4231[13]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[13]),
        .O(\add_ln18_13_reg_4306[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[15]_i_5 
       (.I0(mul_ln18_13_reg_4231[12]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[12]),
        .O(\add_ln18_13_reg_4306[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[19]_i_2 
       (.I0(mul_ln18_13_reg_4231[19]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[19]),
        .O(\add_ln18_13_reg_4306[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[19]_i_3 
       (.I0(mul_ln18_13_reg_4231[18]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[18]),
        .O(\add_ln18_13_reg_4306[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[19]_i_4 
       (.I0(mul_ln18_13_reg_4231[17]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[17]),
        .O(\add_ln18_13_reg_4306[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[19]_i_5 
       (.I0(mul_ln18_13_reg_4231[16]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[16]),
        .O(\add_ln18_13_reg_4306[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[23]_i_2 
       (.I0(mul_ln18_13_reg_4231[23]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[23]),
        .O(\add_ln18_13_reg_4306[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[23]_i_3 
       (.I0(mul_ln18_13_reg_4231[22]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[22]),
        .O(\add_ln18_13_reg_4306[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[23]_i_4 
       (.I0(mul_ln18_13_reg_4231[21]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[21]),
        .O(\add_ln18_13_reg_4306[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[23]_i_5 
       (.I0(mul_ln18_13_reg_4231[20]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[20]),
        .O(\add_ln18_13_reg_4306[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[27]_i_2 
       (.I0(mul_ln18_13_reg_4231[27]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[27]),
        .O(\add_ln18_13_reg_4306[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[27]_i_3 
       (.I0(mul_ln18_13_reg_4231[26]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[26]),
        .O(\add_ln18_13_reg_4306[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[27]_i_4 
       (.I0(mul_ln18_13_reg_4231[25]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[25]),
        .O(\add_ln18_13_reg_4306[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[27]_i_5 
       (.I0(mul_ln18_13_reg_4231[24]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[24]),
        .O(\add_ln18_13_reg_4306[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[31]_i_2 
       (.I0(mul_ln18_13_reg_4231[31]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[31]),
        .O(\add_ln18_13_reg_4306[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[31]_i_3 
       (.I0(mul_ln18_13_reg_4231[30]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[30]),
        .O(\add_ln18_13_reg_4306[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[31]_i_4 
       (.I0(mul_ln18_13_reg_4231[29]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[29]),
        .O(\add_ln18_13_reg_4306[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[31]_i_5 
       (.I0(mul_ln18_13_reg_4231[28]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[28]),
        .O(\add_ln18_13_reg_4306[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[3]_i_2 
       (.I0(mul_ln18_13_reg_4231[3]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[3]),
        .O(\add_ln18_13_reg_4306[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[3]_i_3 
       (.I0(mul_ln18_13_reg_4231[2]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[2]),
        .O(\add_ln18_13_reg_4306[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[3]_i_4 
       (.I0(mul_ln18_13_reg_4231[1]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[1]),
        .O(\add_ln18_13_reg_4306[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[3]_i_5 
       (.I0(mul_ln18_13_reg_4231[0]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[0]),
        .O(\add_ln18_13_reg_4306[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[7]_i_2 
       (.I0(mul_ln18_13_reg_4231[7]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[7]),
        .O(\add_ln18_13_reg_4306[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[7]_i_3 
       (.I0(mul_ln18_13_reg_4231[6]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[6]),
        .O(\add_ln18_13_reg_4306[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[7]_i_4 
       (.I0(mul_ln18_13_reg_4231[5]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[5]),
        .O(\add_ln18_13_reg_4306[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_13_reg_4306[7]_i_5 
       (.I0(mul_ln18_13_reg_4231[4]),
        .I1(shell_top_sa_pe_ba_3_1_loc_2_reg_904[4]),
        .O(\add_ln18_13_reg_4306[7]_i_5_n_3 ));
  FDRE \add_ln18_13_reg_4306_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[0]),
        .Q(add_ln18_13_reg_4306[0]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[10]),
        .Q(add_ln18_13_reg_4306[10]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[11]),
        .Q(add_ln18_13_reg_4306[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_13_reg_4306_reg[11]_i_1 
       (.CI(\add_ln18_13_reg_4306_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_13_reg_4306_reg[11]_i_1_n_3 ,\add_ln18_13_reg_4306_reg[11]_i_1_n_4 ,\add_ln18_13_reg_4306_reg[11]_i_1_n_5 ,\add_ln18_13_reg_4306_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_13_reg_4231[11:8]),
        .O(add_ln18_13_fu_2832_p2[11:8]),
        .S({\add_ln18_13_reg_4306[11]_i_2_n_3 ,\add_ln18_13_reg_4306[11]_i_3_n_3 ,\add_ln18_13_reg_4306[11]_i_4_n_3 ,\add_ln18_13_reg_4306[11]_i_5_n_3 }));
  FDRE \add_ln18_13_reg_4306_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[12]),
        .Q(add_ln18_13_reg_4306[12]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[13]),
        .Q(add_ln18_13_reg_4306[13]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[14]),
        .Q(add_ln18_13_reg_4306[14]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[15]),
        .Q(add_ln18_13_reg_4306[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_13_reg_4306_reg[15]_i_1 
       (.CI(\add_ln18_13_reg_4306_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_13_reg_4306_reg[15]_i_1_n_3 ,\add_ln18_13_reg_4306_reg[15]_i_1_n_4 ,\add_ln18_13_reg_4306_reg[15]_i_1_n_5 ,\add_ln18_13_reg_4306_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_13_reg_4231[15:12]),
        .O(add_ln18_13_fu_2832_p2[15:12]),
        .S({\add_ln18_13_reg_4306[15]_i_2_n_3 ,\add_ln18_13_reg_4306[15]_i_3_n_3 ,\add_ln18_13_reg_4306[15]_i_4_n_3 ,\add_ln18_13_reg_4306[15]_i_5_n_3 }));
  FDRE \add_ln18_13_reg_4306_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[16]),
        .Q(add_ln18_13_reg_4306[16]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[17]),
        .Q(add_ln18_13_reg_4306[17]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[18]),
        .Q(add_ln18_13_reg_4306[18]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[19]),
        .Q(add_ln18_13_reg_4306[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_13_reg_4306_reg[19]_i_1 
       (.CI(\add_ln18_13_reg_4306_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_13_reg_4306_reg[19]_i_1_n_3 ,\add_ln18_13_reg_4306_reg[19]_i_1_n_4 ,\add_ln18_13_reg_4306_reg[19]_i_1_n_5 ,\add_ln18_13_reg_4306_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_13_reg_4231[19:16]),
        .O(add_ln18_13_fu_2832_p2[19:16]),
        .S({\add_ln18_13_reg_4306[19]_i_2_n_3 ,\add_ln18_13_reg_4306[19]_i_3_n_3 ,\add_ln18_13_reg_4306[19]_i_4_n_3 ,\add_ln18_13_reg_4306[19]_i_5_n_3 }));
  FDRE \add_ln18_13_reg_4306_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[1]),
        .Q(add_ln18_13_reg_4306[1]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[20]),
        .Q(add_ln18_13_reg_4306[20]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[21]),
        .Q(add_ln18_13_reg_4306[21]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[22]),
        .Q(add_ln18_13_reg_4306[22]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[23]),
        .Q(add_ln18_13_reg_4306[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_13_reg_4306_reg[23]_i_1 
       (.CI(\add_ln18_13_reg_4306_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_13_reg_4306_reg[23]_i_1_n_3 ,\add_ln18_13_reg_4306_reg[23]_i_1_n_4 ,\add_ln18_13_reg_4306_reg[23]_i_1_n_5 ,\add_ln18_13_reg_4306_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_13_reg_4231[23:20]),
        .O(add_ln18_13_fu_2832_p2[23:20]),
        .S({\add_ln18_13_reg_4306[23]_i_2_n_3 ,\add_ln18_13_reg_4306[23]_i_3_n_3 ,\add_ln18_13_reg_4306[23]_i_4_n_3 ,\add_ln18_13_reg_4306[23]_i_5_n_3 }));
  FDRE \add_ln18_13_reg_4306_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[24]),
        .Q(add_ln18_13_reg_4306[24]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[25]),
        .Q(add_ln18_13_reg_4306[25]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[26]),
        .Q(add_ln18_13_reg_4306[26]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[27]),
        .Q(add_ln18_13_reg_4306[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_13_reg_4306_reg[27]_i_1 
       (.CI(\add_ln18_13_reg_4306_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_13_reg_4306_reg[27]_i_1_n_3 ,\add_ln18_13_reg_4306_reg[27]_i_1_n_4 ,\add_ln18_13_reg_4306_reg[27]_i_1_n_5 ,\add_ln18_13_reg_4306_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_13_reg_4231[27:24]),
        .O(add_ln18_13_fu_2832_p2[27:24]),
        .S({\add_ln18_13_reg_4306[27]_i_2_n_3 ,\add_ln18_13_reg_4306[27]_i_3_n_3 ,\add_ln18_13_reg_4306[27]_i_4_n_3 ,\add_ln18_13_reg_4306[27]_i_5_n_3 }));
  FDRE \add_ln18_13_reg_4306_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[28]),
        .Q(add_ln18_13_reg_4306[28]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[29]),
        .Q(add_ln18_13_reg_4306[29]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[2]),
        .Q(add_ln18_13_reg_4306[2]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[30]),
        .Q(add_ln18_13_reg_4306[30]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[31]),
        .Q(add_ln18_13_reg_4306[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_13_reg_4306_reg[31]_i_1 
       (.CI(\add_ln18_13_reg_4306_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_13_reg_4306_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_13_reg_4306_reg[31]_i_1_n_4 ,\add_ln18_13_reg_4306_reg[31]_i_1_n_5 ,\add_ln18_13_reg_4306_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_13_reg_4231[30:28]}),
        .O(add_ln18_13_fu_2832_p2[31:28]),
        .S({\add_ln18_13_reg_4306[31]_i_2_n_3 ,\add_ln18_13_reg_4306[31]_i_3_n_3 ,\add_ln18_13_reg_4306[31]_i_4_n_3 ,\add_ln18_13_reg_4306[31]_i_5_n_3 }));
  FDRE \add_ln18_13_reg_4306_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[3]),
        .Q(add_ln18_13_reg_4306[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_13_reg_4306_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_13_reg_4306_reg[3]_i_1_n_3 ,\add_ln18_13_reg_4306_reg[3]_i_1_n_4 ,\add_ln18_13_reg_4306_reg[3]_i_1_n_5 ,\add_ln18_13_reg_4306_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_13_reg_4231[3:0]),
        .O(add_ln18_13_fu_2832_p2[3:0]),
        .S({\add_ln18_13_reg_4306[3]_i_2_n_3 ,\add_ln18_13_reg_4306[3]_i_3_n_3 ,\add_ln18_13_reg_4306[3]_i_4_n_3 ,\add_ln18_13_reg_4306[3]_i_5_n_3 }));
  FDRE \add_ln18_13_reg_4306_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[4]),
        .Q(add_ln18_13_reg_4306[4]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[5]),
        .Q(add_ln18_13_reg_4306[5]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[6]),
        .Q(add_ln18_13_reg_4306[6]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[7]),
        .Q(add_ln18_13_reg_4306[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_13_reg_4306_reg[7]_i_1 
       (.CI(\add_ln18_13_reg_4306_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_13_reg_4306_reg[7]_i_1_n_3 ,\add_ln18_13_reg_4306_reg[7]_i_1_n_4 ,\add_ln18_13_reg_4306_reg[7]_i_1_n_5 ,\add_ln18_13_reg_4306_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_13_reg_4231[7:4]),
        .O(add_ln18_13_fu_2832_p2[7:4]),
        .S({\add_ln18_13_reg_4306[7]_i_2_n_3 ,\add_ln18_13_reg_4306[7]_i_3_n_3 ,\add_ln18_13_reg_4306[7]_i_4_n_3 ,\add_ln18_13_reg_4306[7]_i_5_n_3 }));
  FDRE \add_ln18_13_reg_4306_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[8]),
        .Q(add_ln18_13_reg_4306[8]),
        .R(1'b0));
  FDRE \add_ln18_13_reg_4306_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_13_fu_2832_p2[9]),
        .Q(add_ln18_13_reg_4306[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[11]_i_2 
       (.I0(mul_ln18_14_reg_4236[11]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[11]),
        .O(\add_ln18_14_reg_4311[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[11]_i_3 
       (.I0(mul_ln18_14_reg_4236[10]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[10]),
        .O(\add_ln18_14_reg_4311[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[11]_i_4 
       (.I0(mul_ln18_14_reg_4236[9]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[9]),
        .O(\add_ln18_14_reg_4311[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[11]_i_5 
       (.I0(mul_ln18_14_reg_4236[8]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[8]),
        .O(\add_ln18_14_reg_4311[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[15]_i_2 
       (.I0(mul_ln18_14_reg_4236[15]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[15]),
        .O(\add_ln18_14_reg_4311[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[15]_i_3 
       (.I0(mul_ln18_14_reg_4236[14]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[14]),
        .O(\add_ln18_14_reg_4311[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[15]_i_4 
       (.I0(mul_ln18_14_reg_4236[13]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[13]),
        .O(\add_ln18_14_reg_4311[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[15]_i_5 
       (.I0(mul_ln18_14_reg_4236[12]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[12]),
        .O(\add_ln18_14_reg_4311[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[19]_i_2 
       (.I0(mul_ln18_14_reg_4236[19]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[19]),
        .O(\add_ln18_14_reg_4311[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[19]_i_3 
       (.I0(mul_ln18_14_reg_4236[18]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[18]),
        .O(\add_ln18_14_reg_4311[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[19]_i_4 
       (.I0(mul_ln18_14_reg_4236[17]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[17]),
        .O(\add_ln18_14_reg_4311[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[19]_i_5 
       (.I0(mul_ln18_14_reg_4236[16]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[16]),
        .O(\add_ln18_14_reg_4311[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[23]_i_2 
       (.I0(mul_ln18_14_reg_4236[23]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[23]),
        .O(\add_ln18_14_reg_4311[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[23]_i_3 
       (.I0(mul_ln18_14_reg_4236[22]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[22]),
        .O(\add_ln18_14_reg_4311[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[23]_i_4 
       (.I0(mul_ln18_14_reg_4236[21]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[21]),
        .O(\add_ln18_14_reg_4311[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[23]_i_5 
       (.I0(mul_ln18_14_reg_4236[20]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[20]),
        .O(\add_ln18_14_reg_4311[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[27]_i_2 
       (.I0(mul_ln18_14_reg_4236[27]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[27]),
        .O(\add_ln18_14_reg_4311[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[27]_i_3 
       (.I0(mul_ln18_14_reg_4236[26]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[26]),
        .O(\add_ln18_14_reg_4311[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[27]_i_4 
       (.I0(mul_ln18_14_reg_4236[25]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[25]),
        .O(\add_ln18_14_reg_4311[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[27]_i_5 
       (.I0(mul_ln18_14_reg_4236[24]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[24]),
        .O(\add_ln18_14_reg_4311[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[31]_i_2 
       (.I0(mul_ln18_14_reg_4236[31]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[31]),
        .O(\add_ln18_14_reg_4311[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[31]_i_3 
       (.I0(mul_ln18_14_reg_4236[30]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[30]),
        .O(\add_ln18_14_reg_4311[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[31]_i_4 
       (.I0(mul_ln18_14_reg_4236[29]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[29]),
        .O(\add_ln18_14_reg_4311[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[31]_i_5 
       (.I0(mul_ln18_14_reg_4236[28]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[28]),
        .O(\add_ln18_14_reg_4311[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[3]_i_2 
       (.I0(mul_ln18_14_reg_4236[3]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[3]),
        .O(\add_ln18_14_reg_4311[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[3]_i_3 
       (.I0(mul_ln18_14_reg_4236[2]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[2]),
        .O(\add_ln18_14_reg_4311[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[3]_i_4 
       (.I0(mul_ln18_14_reg_4236[1]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[1]),
        .O(\add_ln18_14_reg_4311[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[3]_i_5 
       (.I0(mul_ln18_14_reg_4236[0]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[0]),
        .O(\add_ln18_14_reg_4311[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[7]_i_2 
       (.I0(mul_ln18_14_reg_4236[7]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[7]),
        .O(\add_ln18_14_reg_4311[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[7]_i_3 
       (.I0(mul_ln18_14_reg_4236[6]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[6]),
        .O(\add_ln18_14_reg_4311[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[7]_i_4 
       (.I0(mul_ln18_14_reg_4236[5]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[5]),
        .O(\add_ln18_14_reg_4311[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_14_reg_4311[7]_i_5 
       (.I0(mul_ln18_14_reg_4236[4]),
        .I1(shell_top_sa_pe_ba_3_2_loc_2_reg_915[4]),
        .O(\add_ln18_14_reg_4311[7]_i_5_n_3 ));
  FDRE \add_ln18_14_reg_4311_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[0]),
        .Q(add_ln18_14_reg_4311[0]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[10]),
        .Q(add_ln18_14_reg_4311[10]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[11]),
        .Q(add_ln18_14_reg_4311[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_14_reg_4311_reg[11]_i_1 
       (.CI(\add_ln18_14_reg_4311_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_14_reg_4311_reg[11]_i_1_n_3 ,\add_ln18_14_reg_4311_reg[11]_i_1_n_4 ,\add_ln18_14_reg_4311_reg[11]_i_1_n_5 ,\add_ln18_14_reg_4311_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_14_reg_4236[11:8]),
        .O(add_ln18_14_fu_2837_p2[11:8]),
        .S({\add_ln18_14_reg_4311[11]_i_2_n_3 ,\add_ln18_14_reg_4311[11]_i_3_n_3 ,\add_ln18_14_reg_4311[11]_i_4_n_3 ,\add_ln18_14_reg_4311[11]_i_5_n_3 }));
  FDRE \add_ln18_14_reg_4311_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[12]),
        .Q(add_ln18_14_reg_4311[12]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[13]),
        .Q(add_ln18_14_reg_4311[13]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[14]),
        .Q(add_ln18_14_reg_4311[14]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[15]),
        .Q(add_ln18_14_reg_4311[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_14_reg_4311_reg[15]_i_1 
       (.CI(\add_ln18_14_reg_4311_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_14_reg_4311_reg[15]_i_1_n_3 ,\add_ln18_14_reg_4311_reg[15]_i_1_n_4 ,\add_ln18_14_reg_4311_reg[15]_i_1_n_5 ,\add_ln18_14_reg_4311_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_14_reg_4236[15:12]),
        .O(add_ln18_14_fu_2837_p2[15:12]),
        .S({\add_ln18_14_reg_4311[15]_i_2_n_3 ,\add_ln18_14_reg_4311[15]_i_3_n_3 ,\add_ln18_14_reg_4311[15]_i_4_n_3 ,\add_ln18_14_reg_4311[15]_i_5_n_3 }));
  FDRE \add_ln18_14_reg_4311_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[16]),
        .Q(add_ln18_14_reg_4311[16]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[17]),
        .Q(add_ln18_14_reg_4311[17]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[18]),
        .Q(add_ln18_14_reg_4311[18]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[19]),
        .Q(add_ln18_14_reg_4311[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_14_reg_4311_reg[19]_i_1 
       (.CI(\add_ln18_14_reg_4311_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_14_reg_4311_reg[19]_i_1_n_3 ,\add_ln18_14_reg_4311_reg[19]_i_1_n_4 ,\add_ln18_14_reg_4311_reg[19]_i_1_n_5 ,\add_ln18_14_reg_4311_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_14_reg_4236[19:16]),
        .O(add_ln18_14_fu_2837_p2[19:16]),
        .S({\add_ln18_14_reg_4311[19]_i_2_n_3 ,\add_ln18_14_reg_4311[19]_i_3_n_3 ,\add_ln18_14_reg_4311[19]_i_4_n_3 ,\add_ln18_14_reg_4311[19]_i_5_n_3 }));
  FDRE \add_ln18_14_reg_4311_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[1]),
        .Q(add_ln18_14_reg_4311[1]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[20]),
        .Q(add_ln18_14_reg_4311[20]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[21]),
        .Q(add_ln18_14_reg_4311[21]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[22]),
        .Q(add_ln18_14_reg_4311[22]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[23]),
        .Q(add_ln18_14_reg_4311[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_14_reg_4311_reg[23]_i_1 
       (.CI(\add_ln18_14_reg_4311_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_14_reg_4311_reg[23]_i_1_n_3 ,\add_ln18_14_reg_4311_reg[23]_i_1_n_4 ,\add_ln18_14_reg_4311_reg[23]_i_1_n_5 ,\add_ln18_14_reg_4311_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_14_reg_4236[23:20]),
        .O(add_ln18_14_fu_2837_p2[23:20]),
        .S({\add_ln18_14_reg_4311[23]_i_2_n_3 ,\add_ln18_14_reg_4311[23]_i_3_n_3 ,\add_ln18_14_reg_4311[23]_i_4_n_3 ,\add_ln18_14_reg_4311[23]_i_5_n_3 }));
  FDRE \add_ln18_14_reg_4311_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[24]),
        .Q(add_ln18_14_reg_4311[24]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[25]),
        .Q(add_ln18_14_reg_4311[25]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[26]),
        .Q(add_ln18_14_reg_4311[26]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[27]),
        .Q(add_ln18_14_reg_4311[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_14_reg_4311_reg[27]_i_1 
       (.CI(\add_ln18_14_reg_4311_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_14_reg_4311_reg[27]_i_1_n_3 ,\add_ln18_14_reg_4311_reg[27]_i_1_n_4 ,\add_ln18_14_reg_4311_reg[27]_i_1_n_5 ,\add_ln18_14_reg_4311_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_14_reg_4236[27:24]),
        .O(add_ln18_14_fu_2837_p2[27:24]),
        .S({\add_ln18_14_reg_4311[27]_i_2_n_3 ,\add_ln18_14_reg_4311[27]_i_3_n_3 ,\add_ln18_14_reg_4311[27]_i_4_n_3 ,\add_ln18_14_reg_4311[27]_i_5_n_3 }));
  FDRE \add_ln18_14_reg_4311_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[28]),
        .Q(add_ln18_14_reg_4311[28]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[29]),
        .Q(add_ln18_14_reg_4311[29]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[2]),
        .Q(add_ln18_14_reg_4311[2]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[30]),
        .Q(add_ln18_14_reg_4311[30]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[31]),
        .Q(add_ln18_14_reg_4311[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_14_reg_4311_reg[31]_i_1 
       (.CI(\add_ln18_14_reg_4311_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_14_reg_4311_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_14_reg_4311_reg[31]_i_1_n_4 ,\add_ln18_14_reg_4311_reg[31]_i_1_n_5 ,\add_ln18_14_reg_4311_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_14_reg_4236[30:28]}),
        .O(add_ln18_14_fu_2837_p2[31:28]),
        .S({\add_ln18_14_reg_4311[31]_i_2_n_3 ,\add_ln18_14_reg_4311[31]_i_3_n_3 ,\add_ln18_14_reg_4311[31]_i_4_n_3 ,\add_ln18_14_reg_4311[31]_i_5_n_3 }));
  FDRE \add_ln18_14_reg_4311_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[3]),
        .Q(add_ln18_14_reg_4311[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_14_reg_4311_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_14_reg_4311_reg[3]_i_1_n_3 ,\add_ln18_14_reg_4311_reg[3]_i_1_n_4 ,\add_ln18_14_reg_4311_reg[3]_i_1_n_5 ,\add_ln18_14_reg_4311_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_14_reg_4236[3:0]),
        .O(add_ln18_14_fu_2837_p2[3:0]),
        .S({\add_ln18_14_reg_4311[3]_i_2_n_3 ,\add_ln18_14_reg_4311[3]_i_3_n_3 ,\add_ln18_14_reg_4311[3]_i_4_n_3 ,\add_ln18_14_reg_4311[3]_i_5_n_3 }));
  FDRE \add_ln18_14_reg_4311_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[4]),
        .Q(add_ln18_14_reg_4311[4]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[5]),
        .Q(add_ln18_14_reg_4311[5]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[6]),
        .Q(add_ln18_14_reg_4311[6]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[7]),
        .Q(add_ln18_14_reg_4311[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_14_reg_4311_reg[7]_i_1 
       (.CI(\add_ln18_14_reg_4311_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_14_reg_4311_reg[7]_i_1_n_3 ,\add_ln18_14_reg_4311_reg[7]_i_1_n_4 ,\add_ln18_14_reg_4311_reg[7]_i_1_n_5 ,\add_ln18_14_reg_4311_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_14_reg_4236[7:4]),
        .O(add_ln18_14_fu_2837_p2[7:4]),
        .S({\add_ln18_14_reg_4311[7]_i_2_n_3 ,\add_ln18_14_reg_4311[7]_i_3_n_3 ,\add_ln18_14_reg_4311[7]_i_4_n_3 ,\add_ln18_14_reg_4311[7]_i_5_n_3 }));
  FDRE \add_ln18_14_reg_4311_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[8]),
        .Q(add_ln18_14_reg_4311[8]),
        .R(1'b0));
  FDRE \add_ln18_14_reg_4311_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_14_fu_2837_p2[9]),
        .Q(add_ln18_14_reg_4311[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[11]_i_2 
       (.I0(mul_ln18_15_reg_4241[11]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[11] ),
        .O(\add_ln18_15_reg_4316[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[11]_i_3 
       (.I0(mul_ln18_15_reg_4241[10]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[10] ),
        .O(\add_ln18_15_reg_4316[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[11]_i_4 
       (.I0(mul_ln18_15_reg_4241[9]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[9] ),
        .O(\add_ln18_15_reg_4316[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[11]_i_5 
       (.I0(mul_ln18_15_reg_4241[8]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[8] ),
        .O(\add_ln18_15_reg_4316[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[15]_i_2 
       (.I0(mul_ln18_15_reg_4241[15]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[15] ),
        .O(\add_ln18_15_reg_4316[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[15]_i_3 
       (.I0(mul_ln18_15_reg_4241[14]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[14] ),
        .O(\add_ln18_15_reg_4316[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[15]_i_4 
       (.I0(mul_ln18_15_reg_4241[13]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[13] ),
        .O(\add_ln18_15_reg_4316[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[15]_i_5 
       (.I0(mul_ln18_15_reg_4241[12]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[12] ),
        .O(\add_ln18_15_reg_4316[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[19]_i_2 
       (.I0(mul_ln18_15_reg_4241[19]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[19] ),
        .O(\add_ln18_15_reg_4316[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[19]_i_3 
       (.I0(mul_ln18_15_reg_4241[18]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[18] ),
        .O(\add_ln18_15_reg_4316[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[19]_i_4 
       (.I0(mul_ln18_15_reg_4241[17]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[17] ),
        .O(\add_ln18_15_reg_4316[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[19]_i_5 
       (.I0(mul_ln18_15_reg_4241[16]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[16] ),
        .O(\add_ln18_15_reg_4316[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[23]_i_2 
       (.I0(mul_ln18_15_reg_4241[23]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[23] ),
        .O(\add_ln18_15_reg_4316[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[23]_i_3 
       (.I0(mul_ln18_15_reg_4241[22]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[22] ),
        .O(\add_ln18_15_reg_4316[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[23]_i_4 
       (.I0(mul_ln18_15_reg_4241[21]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[21] ),
        .O(\add_ln18_15_reg_4316[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[23]_i_5 
       (.I0(mul_ln18_15_reg_4241[20]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[20] ),
        .O(\add_ln18_15_reg_4316[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[27]_i_2 
       (.I0(mul_ln18_15_reg_4241[27]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[27] ),
        .O(\add_ln18_15_reg_4316[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[27]_i_3 
       (.I0(mul_ln18_15_reg_4241[26]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[26] ),
        .O(\add_ln18_15_reg_4316[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[27]_i_4 
       (.I0(mul_ln18_15_reg_4241[25]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[25] ),
        .O(\add_ln18_15_reg_4316[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[27]_i_5 
       (.I0(mul_ln18_15_reg_4241[24]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[24] ),
        .O(\add_ln18_15_reg_4316[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[31]_i_2 
       (.I0(mul_ln18_15_reg_4241[31]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[31] ),
        .O(\add_ln18_15_reg_4316[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[31]_i_3 
       (.I0(mul_ln18_15_reg_4241[30]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[30] ),
        .O(\add_ln18_15_reg_4316[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[31]_i_4 
       (.I0(mul_ln18_15_reg_4241[29]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[29] ),
        .O(\add_ln18_15_reg_4316[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[31]_i_5 
       (.I0(mul_ln18_15_reg_4241[28]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[28] ),
        .O(\add_ln18_15_reg_4316[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[3]_i_2 
       (.I0(mul_ln18_15_reg_4241[3]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[3] ),
        .O(\add_ln18_15_reg_4316[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[3]_i_3 
       (.I0(mul_ln18_15_reg_4241[2]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[2] ),
        .O(\add_ln18_15_reg_4316[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[3]_i_4 
       (.I0(mul_ln18_15_reg_4241[1]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[1] ),
        .O(\add_ln18_15_reg_4316[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[3]_i_5 
       (.I0(mul_ln18_15_reg_4241[0]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[0] ),
        .O(\add_ln18_15_reg_4316[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[7]_i_2 
       (.I0(mul_ln18_15_reg_4241[7]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[7] ),
        .O(\add_ln18_15_reg_4316[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[7]_i_3 
       (.I0(mul_ln18_15_reg_4241[6]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[6] ),
        .O(\add_ln18_15_reg_4316[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[7]_i_4 
       (.I0(mul_ln18_15_reg_4241[5]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[5] ),
        .O(\add_ln18_15_reg_4316[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_15_reg_4316[7]_i_5 
       (.I0(mul_ln18_15_reg_4241[4]),
        .I1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[4] ),
        .O(\add_ln18_15_reg_4316[7]_i_5_n_3 ));
  FDRE \add_ln18_15_reg_4316_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[0]),
        .Q(add_ln18_15_reg_4316[0]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[10]),
        .Q(add_ln18_15_reg_4316[10]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[11]),
        .Q(add_ln18_15_reg_4316[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_15_reg_4316_reg[11]_i_1 
       (.CI(\add_ln18_15_reg_4316_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_15_reg_4316_reg[11]_i_1_n_3 ,\add_ln18_15_reg_4316_reg[11]_i_1_n_4 ,\add_ln18_15_reg_4316_reg[11]_i_1_n_5 ,\add_ln18_15_reg_4316_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_15_reg_4241[11:8]),
        .O(add_ln18_15_fu_2842_p2[11:8]),
        .S({\add_ln18_15_reg_4316[11]_i_2_n_3 ,\add_ln18_15_reg_4316[11]_i_3_n_3 ,\add_ln18_15_reg_4316[11]_i_4_n_3 ,\add_ln18_15_reg_4316[11]_i_5_n_3 }));
  FDRE \add_ln18_15_reg_4316_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[12]),
        .Q(add_ln18_15_reg_4316[12]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[13]),
        .Q(add_ln18_15_reg_4316[13]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[14]),
        .Q(add_ln18_15_reg_4316[14]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[15]),
        .Q(add_ln18_15_reg_4316[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_15_reg_4316_reg[15]_i_1 
       (.CI(\add_ln18_15_reg_4316_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_15_reg_4316_reg[15]_i_1_n_3 ,\add_ln18_15_reg_4316_reg[15]_i_1_n_4 ,\add_ln18_15_reg_4316_reg[15]_i_1_n_5 ,\add_ln18_15_reg_4316_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_15_reg_4241[15:12]),
        .O(add_ln18_15_fu_2842_p2[15:12]),
        .S({\add_ln18_15_reg_4316[15]_i_2_n_3 ,\add_ln18_15_reg_4316[15]_i_3_n_3 ,\add_ln18_15_reg_4316[15]_i_4_n_3 ,\add_ln18_15_reg_4316[15]_i_5_n_3 }));
  FDRE \add_ln18_15_reg_4316_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[16]),
        .Q(add_ln18_15_reg_4316[16]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[17]),
        .Q(add_ln18_15_reg_4316[17]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[18]),
        .Q(add_ln18_15_reg_4316[18]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[19]),
        .Q(add_ln18_15_reg_4316[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_15_reg_4316_reg[19]_i_1 
       (.CI(\add_ln18_15_reg_4316_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_15_reg_4316_reg[19]_i_1_n_3 ,\add_ln18_15_reg_4316_reg[19]_i_1_n_4 ,\add_ln18_15_reg_4316_reg[19]_i_1_n_5 ,\add_ln18_15_reg_4316_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_15_reg_4241[19:16]),
        .O(add_ln18_15_fu_2842_p2[19:16]),
        .S({\add_ln18_15_reg_4316[19]_i_2_n_3 ,\add_ln18_15_reg_4316[19]_i_3_n_3 ,\add_ln18_15_reg_4316[19]_i_4_n_3 ,\add_ln18_15_reg_4316[19]_i_5_n_3 }));
  FDRE \add_ln18_15_reg_4316_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[1]),
        .Q(add_ln18_15_reg_4316[1]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[20]),
        .Q(add_ln18_15_reg_4316[20]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[21]),
        .Q(add_ln18_15_reg_4316[21]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[22]),
        .Q(add_ln18_15_reg_4316[22]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[23]),
        .Q(add_ln18_15_reg_4316[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_15_reg_4316_reg[23]_i_1 
       (.CI(\add_ln18_15_reg_4316_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_15_reg_4316_reg[23]_i_1_n_3 ,\add_ln18_15_reg_4316_reg[23]_i_1_n_4 ,\add_ln18_15_reg_4316_reg[23]_i_1_n_5 ,\add_ln18_15_reg_4316_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_15_reg_4241[23:20]),
        .O(add_ln18_15_fu_2842_p2[23:20]),
        .S({\add_ln18_15_reg_4316[23]_i_2_n_3 ,\add_ln18_15_reg_4316[23]_i_3_n_3 ,\add_ln18_15_reg_4316[23]_i_4_n_3 ,\add_ln18_15_reg_4316[23]_i_5_n_3 }));
  FDRE \add_ln18_15_reg_4316_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[24]),
        .Q(add_ln18_15_reg_4316[24]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[25]),
        .Q(add_ln18_15_reg_4316[25]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[26]),
        .Q(add_ln18_15_reg_4316[26]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[27]),
        .Q(add_ln18_15_reg_4316[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_15_reg_4316_reg[27]_i_1 
       (.CI(\add_ln18_15_reg_4316_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_15_reg_4316_reg[27]_i_1_n_3 ,\add_ln18_15_reg_4316_reg[27]_i_1_n_4 ,\add_ln18_15_reg_4316_reg[27]_i_1_n_5 ,\add_ln18_15_reg_4316_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_15_reg_4241[27:24]),
        .O(add_ln18_15_fu_2842_p2[27:24]),
        .S({\add_ln18_15_reg_4316[27]_i_2_n_3 ,\add_ln18_15_reg_4316[27]_i_3_n_3 ,\add_ln18_15_reg_4316[27]_i_4_n_3 ,\add_ln18_15_reg_4316[27]_i_5_n_3 }));
  FDRE \add_ln18_15_reg_4316_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[28]),
        .Q(add_ln18_15_reg_4316[28]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[29]),
        .Q(add_ln18_15_reg_4316[29]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[2]),
        .Q(add_ln18_15_reg_4316[2]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[30]),
        .Q(add_ln18_15_reg_4316[30]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[31]),
        .Q(add_ln18_15_reg_4316[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_15_reg_4316_reg[31]_i_1 
       (.CI(\add_ln18_15_reg_4316_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_15_reg_4316_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_15_reg_4316_reg[31]_i_1_n_4 ,\add_ln18_15_reg_4316_reg[31]_i_1_n_5 ,\add_ln18_15_reg_4316_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_15_reg_4241[30:28]}),
        .O(add_ln18_15_fu_2842_p2[31:28]),
        .S({\add_ln18_15_reg_4316[31]_i_2_n_3 ,\add_ln18_15_reg_4316[31]_i_3_n_3 ,\add_ln18_15_reg_4316[31]_i_4_n_3 ,\add_ln18_15_reg_4316[31]_i_5_n_3 }));
  FDRE \add_ln18_15_reg_4316_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[3]),
        .Q(add_ln18_15_reg_4316[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_15_reg_4316_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_15_reg_4316_reg[3]_i_1_n_3 ,\add_ln18_15_reg_4316_reg[3]_i_1_n_4 ,\add_ln18_15_reg_4316_reg[3]_i_1_n_5 ,\add_ln18_15_reg_4316_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_15_reg_4241[3:0]),
        .O(add_ln18_15_fu_2842_p2[3:0]),
        .S({\add_ln18_15_reg_4316[3]_i_2_n_3 ,\add_ln18_15_reg_4316[3]_i_3_n_3 ,\add_ln18_15_reg_4316[3]_i_4_n_3 ,\add_ln18_15_reg_4316[3]_i_5_n_3 }));
  FDRE \add_ln18_15_reg_4316_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[4]),
        .Q(add_ln18_15_reg_4316[4]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[5]),
        .Q(add_ln18_15_reg_4316[5]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[6]),
        .Q(add_ln18_15_reg_4316[6]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[7]),
        .Q(add_ln18_15_reg_4316[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_15_reg_4316_reg[7]_i_1 
       (.CI(\add_ln18_15_reg_4316_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_15_reg_4316_reg[7]_i_1_n_3 ,\add_ln18_15_reg_4316_reg[7]_i_1_n_4 ,\add_ln18_15_reg_4316_reg[7]_i_1_n_5 ,\add_ln18_15_reg_4316_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_15_reg_4241[7:4]),
        .O(add_ln18_15_fu_2842_p2[7:4]),
        .S({\add_ln18_15_reg_4316[7]_i_2_n_3 ,\add_ln18_15_reg_4316[7]_i_3_n_3 ,\add_ln18_15_reg_4316[7]_i_4_n_3 ,\add_ln18_15_reg_4316[7]_i_5_n_3 }));
  FDRE \add_ln18_15_reg_4316_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[8]),
        .Q(add_ln18_15_reg_4316[8]),
        .R(1'b0));
  FDRE \add_ln18_15_reg_4316_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_15_fu_2842_p2[9]),
        .Q(add_ln18_15_reg_4316[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[11]_i_2 
       (.I0(mul_ln18_1_reg_4176[11]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[11]),
        .O(\add_ln18_1_reg_4251[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[11]_i_3 
       (.I0(mul_ln18_1_reg_4176[10]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[10]),
        .O(\add_ln18_1_reg_4251[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[11]_i_4 
       (.I0(mul_ln18_1_reg_4176[9]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[9]),
        .O(\add_ln18_1_reg_4251[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[11]_i_5 
       (.I0(mul_ln18_1_reg_4176[8]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[8]),
        .O(\add_ln18_1_reg_4251[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[15]_i_2 
       (.I0(mul_ln18_1_reg_4176[15]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[15]),
        .O(\add_ln18_1_reg_4251[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[15]_i_3 
       (.I0(mul_ln18_1_reg_4176[14]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[14]),
        .O(\add_ln18_1_reg_4251[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[15]_i_4 
       (.I0(mul_ln18_1_reg_4176[13]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[13]),
        .O(\add_ln18_1_reg_4251[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[15]_i_5 
       (.I0(mul_ln18_1_reg_4176[12]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[12]),
        .O(\add_ln18_1_reg_4251[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[19]_i_2 
       (.I0(mul_ln18_1_reg_4176[19]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[19]),
        .O(\add_ln18_1_reg_4251[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[19]_i_3 
       (.I0(mul_ln18_1_reg_4176[18]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[18]),
        .O(\add_ln18_1_reg_4251[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[19]_i_4 
       (.I0(mul_ln18_1_reg_4176[17]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[17]),
        .O(\add_ln18_1_reg_4251[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[19]_i_5 
       (.I0(mul_ln18_1_reg_4176[16]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[16]),
        .O(\add_ln18_1_reg_4251[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[23]_i_2 
       (.I0(mul_ln18_1_reg_4176[23]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[23]),
        .O(\add_ln18_1_reg_4251[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[23]_i_3 
       (.I0(mul_ln18_1_reg_4176[22]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[22]),
        .O(\add_ln18_1_reg_4251[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[23]_i_4 
       (.I0(mul_ln18_1_reg_4176[21]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[21]),
        .O(\add_ln18_1_reg_4251[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[23]_i_5 
       (.I0(mul_ln18_1_reg_4176[20]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[20]),
        .O(\add_ln18_1_reg_4251[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[27]_i_2 
       (.I0(mul_ln18_1_reg_4176[27]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[27]),
        .O(\add_ln18_1_reg_4251[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[27]_i_3 
       (.I0(mul_ln18_1_reg_4176[26]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[26]),
        .O(\add_ln18_1_reg_4251[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[27]_i_4 
       (.I0(mul_ln18_1_reg_4176[25]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[25]),
        .O(\add_ln18_1_reg_4251[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[27]_i_5 
       (.I0(mul_ln18_1_reg_4176[24]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[24]),
        .O(\add_ln18_1_reg_4251[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[31]_i_2 
       (.I0(mul_ln18_1_reg_4176[31]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[31]),
        .O(\add_ln18_1_reg_4251[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[31]_i_3 
       (.I0(mul_ln18_1_reg_4176[30]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[30]),
        .O(\add_ln18_1_reg_4251[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[31]_i_4 
       (.I0(mul_ln18_1_reg_4176[29]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[29]),
        .O(\add_ln18_1_reg_4251[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[31]_i_5 
       (.I0(mul_ln18_1_reg_4176[28]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[28]),
        .O(\add_ln18_1_reg_4251[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[3]_i_2 
       (.I0(mul_ln18_1_reg_4176[3]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[3]),
        .O(\add_ln18_1_reg_4251[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[3]_i_3 
       (.I0(mul_ln18_1_reg_4176[2]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[2]),
        .O(\add_ln18_1_reg_4251[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[3]_i_4 
       (.I0(mul_ln18_1_reg_4176[1]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[1]),
        .O(\add_ln18_1_reg_4251[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[3]_i_5 
       (.I0(mul_ln18_1_reg_4176[0]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[0]),
        .O(\add_ln18_1_reg_4251[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[7]_i_2 
       (.I0(mul_ln18_1_reg_4176[7]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[7]),
        .O(\add_ln18_1_reg_4251[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[7]_i_3 
       (.I0(mul_ln18_1_reg_4176[6]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[6]),
        .O(\add_ln18_1_reg_4251[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[7]_i_4 
       (.I0(mul_ln18_1_reg_4176[5]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[5]),
        .O(\add_ln18_1_reg_4251[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_1_reg_4251[7]_i_5 
       (.I0(mul_ln18_1_reg_4176[4]),
        .I1(shell_top_sa_pe_ba_0_1_loc_2_reg_772[4]),
        .O(\add_ln18_1_reg_4251[7]_i_5_n_3 ));
  FDRE \add_ln18_1_reg_4251_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[0]),
        .Q(add_ln18_1_reg_4251[0]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[10]),
        .Q(add_ln18_1_reg_4251[10]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[11]),
        .Q(add_ln18_1_reg_4251[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_1_reg_4251_reg[11]_i_1 
       (.CI(\add_ln18_1_reg_4251_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_1_reg_4251_reg[11]_i_1_n_3 ,\add_ln18_1_reg_4251_reg[11]_i_1_n_4 ,\add_ln18_1_reg_4251_reg[11]_i_1_n_5 ,\add_ln18_1_reg_4251_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_1_reg_4176[11:8]),
        .O(add_ln18_1_fu_2777_p2[11:8]),
        .S({\add_ln18_1_reg_4251[11]_i_2_n_3 ,\add_ln18_1_reg_4251[11]_i_3_n_3 ,\add_ln18_1_reg_4251[11]_i_4_n_3 ,\add_ln18_1_reg_4251[11]_i_5_n_3 }));
  FDRE \add_ln18_1_reg_4251_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[12]),
        .Q(add_ln18_1_reg_4251[12]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[13]),
        .Q(add_ln18_1_reg_4251[13]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[14]),
        .Q(add_ln18_1_reg_4251[14]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[15]),
        .Q(add_ln18_1_reg_4251[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_1_reg_4251_reg[15]_i_1 
       (.CI(\add_ln18_1_reg_4251_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_1_reg_4251_reg[15]_i_1_n_3 ,\add_ln18_1_reg_4251_reg[15]_i_1_n_4 ,\add_ln18_1_reg_4251_reg[15]_i_1_n_5 ,\add_ln18_1_reg_4251_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_1_reg_4176[15:12]),
        .O(add_ln18_1_fu_2777_p2[15:12]),
        .S({\add_ln18_1_reg_4251[15]_i_2_n_3 ,\add_ln18_1_reg_4251[15]_i_3_n_3 ,\add_ln18_1_reg_4251[15]_i_4_n_3 ,\add_ln18_1_reg_4251[15]_i_5_n_3 }));
  FDRE \add_ln18_1_reg_4251_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[16]),
        .Q(add_ln18_1_reg_4251[16]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[17]),
        .Q(add_ln18_1_reg_4251[17]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[18]),
        .Q(add_ln18_1_reg_4251[18]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[19]),
        .Q(add_ln18_1_reg_4251[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_1_reg_4251_reg[19]_i_1 
       (.CI(\add_ln18_1_reg_4251_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_1_reg_4251_reg[19]_i_1_n_3 ,\add_ln18_1_reg_4251_reg[19]_i_1_n_4 ,\add_ln18_1_reg_4251_reg[19]_i_1_n_5 ,\add_ln18_1_reg_4251_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_1_reg_4176[19:16]),
        .O(add_ln18_1_fu_2777_p2[19:16]),
        .S({\add_ln18_1_reg_4251[19]_i_2_n_3 ,\add_ln18_1_reg_4251[19]_i_3_n_3 ,\add_ln18_1_reg_4251[19]_i_4_n_3 ,\add_ln18_1_reg_4251[19]_i_5_n_3 }));
  FDRE \add_ln18_1_reg_4251_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[1]),
        .Q(add_ln18_1_reg_4251[1]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[20]),
        .Q(add_ln18_1_reg_4251[20]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[21]),
        .Q(add_ln18_1_reg_4251[21]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[22]),
        .Q(add_ln18_1_reg_4251[22]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[23]),
        .Q(add_ln18_1_reg_4251[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_1_reg_4251_reg[23]_i_1 
       (.CI(\add_ln18_1_reg_4251_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_1_reg_4251_reg[23]_i_1_n_3 ,\add_ln18_1_reg_4251_reg[23]_i_1_n_4 ,\add_ln18_1_reg_4251_reg[23]_i_1_n_5 ,\add_ln18_1_reg_4251_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_1_reg_4176[23:20]),
        .O(add_ln18_1_fu_2777_p2[23:20]),
        .S({\add_ln18_1_reg_4251[23]_i_2_n_3 ,\add_ln18_1_reg_4251[23]_i_3_n_3 ,\add_ln18_1_reg_4251[23]_i_4_n_3 ,\add_ln18_1_reg_4251[23]_i_5_n_3 }));
  FDRE \add_ln18_1_reg_4251_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[24]),
        .Q(add_ln18_1_reg_4251[24]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[25]),
        .Q(add_ln18_1_reg_4251[25]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[26]),
        .Q(add_ln18_1_reg_4251[26]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[27]),
        .Q(add_ln18_1_reg_4251[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_1_reg_4251_reg[27]_i_1 
       (.CI(\add_ln18_1_reg_4251_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_1_reg_4251_reg[27]_i_1_n_3 ,\add_ln18_1_reg_4251_reg[27]_i_1_n_4 ,\add_ln18_1_reg_4251_reg[27]_i_1_n_5 ,\add_ln18_1_reg_4251_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_1_reg_4176[27:24]),
        .O(add_ln18_1_fu_2777_p2[27:24]),
        .S({\add_ln18_1_reg_4251[27]_i_2_n_3 ,\add_ln18_1_reg_4251[27]_i_3_n_3 ,\add_ln18_1_reg_4251[27]_i_4_n_3 ,\add_ln18_1_reg_4251[27]_i_5_n_3 }));
  FDRE \add_ln18_1_reg_4251_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[28]),
        .Q(add_ln18_1_reg_4251[28]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[29]),
        .Q(add_ln18_1_reg_4251[29]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[2]),
        .Q(add_ln18_1_reg_4251[2]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[30]),
        .Q(add_ln18_1_reg_4251[30]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[31]),
        .Q(add_ln18_1_reg_4251[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_1_reg_4251_reg[31]_i_1 
       (.CI(\add_ln18_1_reg_4251_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_1_reg_4251_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_1_reg_4251_reg[31]_i_1_n_4 ,\add_ln18_1_reg_4251_reg[31]_i_1_n_5 ,\add_ln18_1_reg_4251_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_1_reg_4176[30:28]}),
        .O(add_ln18_1_fu_2777_p2[31:28]),
        .S({\add_ln18_1_reg_4251[31]_i_2_n_3 ,\add_ln18_1_reg_4251[31]_i_3_n_3 ,\add_ln18_1_reg_4251[31]_i_4_n_3 ,\add_ln18_1_reg_4251[31]_i_5_n_3 }));
  FDRE \add_ln18_1_reg_4251_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[3]),
        .Q(add_ln18_1_reg_4251[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_1_reg_4251_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_1_reg_4251_reg[3]_i_1_n_3 ,\add_ln18_1_reg_4251_reg[3]_i_1_n_4 ,\add_ln18_1_reg_4251_reg[3]_i_1_n_5 ,\add_ln18_1_reg_4251_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_1_reg_4176[3:0]),
        .O(add_ln18_1_fu_2777_p2[3:0]),
        .S({\add_ln18_1_reg_4251[3]_i_2_n_3 ,\add_ln18_1_reg_4251[3]_i_3_n_3 ,\add_ln18_1_reg_4251[3]_i_4_n_3 ,\add_ln18_1_reg_4251[3]_i_5_n_3 }));
  FDRE \add_ln18_1_reg_4251_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[4]),
        .Q(add_ln18_1_reg_4251[4]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[5]),
        .Q(add_ln18_1_reg_4251[5]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[6]),
        .Q(add_ln18_1_reg_4251[6]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[7]),
        .Q(add_ln18_1_reg_4251[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_1_reg_4251_reg[7]_i_1 
       (.CI(\add_ln18_1_reg_4251_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_1_reg_4251_reg[7]_i_1_n_3 ,\add_ln18_1_reg_4251_reg[7]_i_1_n_4 ,\add_ln18_1_reg_4251_reg[7]_i_1_n_5 ,\add_ln18_1_reg_4251_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_1_reg_4176[7:4]),
        .O(add_ln18_1_fu_2777_p2[7:4]),
        .S({\add_ln18_1_reg_4251[7]_i_2_n_3 ,\add_ln18_1_reg_4251[7]_i_3_n_3 ,\add_ln18_1_reg_4251[7]_i_4_n_3 ,\add_ln18_1_reg_4251[7]_i_5_n_3 }));
  FDRE \add_ln18_1_reg_4251_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[8]),
        .Q(add_ln18_1_reg_4251[8]),
        .R(1'b0));
  FDRE \add_ln18_1_reg_4251_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_1_fu_2777_p2[9]),
        .Q(add_ln18_1_reg_4251[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[11]_i_2 
       (.I0(mul_ln18_2_reg_4181[11]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[11]),
        .O(\add_ln18_2_reg_4256[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[11]_i_3 
       (.I0(mul_ln18_2_reg_4181[10]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[10]),
        .O(\add_ln18_2_reg_4256[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[11]_i_4 
       (.I0(mul_ln18_2_reg_4181[9]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[9]),
        .O(\add_ln18_2_reg_4256[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[11]_i_5 
       (.I0(mul_ln18_2_reg_4181[8]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[8]),
        .O(\add_ln18_2_reg_4256[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[15]_i_2 
       (.I0(mul_ln18_2_reg_4181[15]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[15]),
        .O(\add_ln18_2_reg_4256[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[15]_i_3 
       (.I0(mul_ln18_2_reg_4181[14]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[14]),
        .O(\add_ln18_2_reg_4256[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[15]_i_4 
       (.I0(mul_ln18_2_reg_4181[13]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[13]),
        .O(\add_ln18_2_reg_4256[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[15]_i_5 
       (.I0(mul_ln18_2_reg_4181[12]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[12]),
        .O(\add_ln18_2_reg_4256[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[19]_i_2 
       (.I0(mul_ln18_2_reg_4181[19]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[19]),
        .O(\add_ln18_2_reg_4256[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[19]_i_3 
       (.I0(mul_ln18_2_reg_4181[18]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[18]),
        .O(\add_ln18_2_reg_4256[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[19]_i_4 
       (.I0(mul_ln18_2_reg_4181[17]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[17]),
        .O(\add_ln18_2_reg_4256[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[19]_i_5 
       (.I0(mul_ln18_2_reg_4181[16]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[16]),
        .O(\add_ln18_2_reg_4256[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[23]_i_2 
       (.I0(mul_ln18_2_reg_4181[23]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[23]),
        .O(\add_ln18_2_reg_4256[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[23]_i_3 
       (.I0(mul_ln18_2_reg_4181[22]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[22]),
        .O(\add_ln18_2_reg_4256[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[23]_i_4 
       (.I0(mul_ln18_2_reg_4181[21]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[21]),
        .O(\add_ln18_2_reg_4256[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[23]_i_5 
       (.I0(mul_ln18_2_reg_4181[20]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[20]),
        .O(\add_ln18_2_reg_4256[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[27]_i_2 
       (.I0(mul_ln18_2_reg_4181[27]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[27]),
        .O(\add_ln18_2_reg_4256[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[27]_i_3 
       (.I0(mul_ln18_2_reg_4181[26]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[26]),
        .O(\add_ln18_2_reg_4256[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[27]_i_4 
       (.I0(mul_ln18_2_reg_4181[25]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[25]),
        .O(\add_ln18_2_reg_4256[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[27]_i_5 
       (.I0(mul_ln18_2_reg_4181[24]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[24]),
        .O(\add_ln18_2_reg_4256[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[31]_i_2 
       (.I0(mul_ln18_2_reg_4181[31]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[31]),
        .O(\add_ln18_2_reg_4256[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[31]_i_3 
       (.I0(mul_ln18_2_reg_4181[30]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[30]),
        .O(\add_ln18_2_reg_4256[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[31]_i_4 
       (.I0(mul_ln18_2_reg_4181[29]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[29]),
        .O(\add_ln18_2_reg_4256[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[31]_i_5 
       (.I0(mul_ln18_2_reg_4181[28]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[28]),
        .O(\add_ln18_2_reg_4256[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[3]_i_2 
       (.I0(mul_ln18_2_reg_4181[3]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[3]),
        .O(\add_ln18_2_reg_4256[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[3]_i_3 
       (.I0(mul_ln18_2_reg_4181[2]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[2]),
        .O(\add_ln18_2_reg_4256[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[3]_i_4 
       (.I0(mul_ln18_2_reg_4181[1]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[1]),
        .O(\add_ln18_2_reg_4256[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[3]_i_5 
       (.I0(mul_ln18_2_reg_4181[0]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[0]),
        .O(\add_ln18_2_reg_4256[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[7]_i_2 
       (.I0(mul_ln18_2_reg_4181[7]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[7]),
        .O(\add_ln18_2_reg_4256[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[7]_i_3 
       (.I0(mul_ln18_2_reg_4181[6]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[6]),
        .O(\add_ln18_2_reg_4256[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[7]_i_4 
       (.I0(mul_ln18_2_reg_4181[5]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[5]),
        .O(\add_ln18_2_reg_4256[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_2_reg_4256[7]_i_5 
       (.I0(mul_ln18_2_reg_4181[4]),
        .I1(shell_top_sa_pe_ba_0_2_loc_2_reg_783[4]),
        .O(\add_ln18_2_reg_4256[7]_i_5_n_3 ));
  FDRE \add_ln18_2_reg_4256_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[0]),
        .Q(add_ln18_2_reg_4256[0]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[10]),
        .Q(add_ln18_2_reg_4256[10]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[11]),
        .Q(add_ln18_2_reg_4256[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_2_reg_4256_reg[11]_i_1 
       (.CI(\add_ln18_2_reg_4256_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_2_reg_4256_reg[11]_i_1_n_3 ,\add_ln18_2_reg_4256_reg[11]_i_1_n_4 ,\add_ln18_2_reg_4256_reg[11]_i_1_n_5 ,\add_ln18_2_reg_4256_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_2_reg_4181[11:8]),
        .O(add_ln18_2_fu_2782_p2[11:8]),
        .S({\add_ln18_2_reg_4256[11]_i_2_n_3 ,\add_ln18_2_reg_4256[11]_i_3_n_3 ,\add_ln18_2_reg_4256[11]_i_4_n_3 ,\add_ln18_2_reg_4256[11]_i_5_n_3 }));
  FDRE \add_ln18_2_reg_4256_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[12]),
        .Q(add_ln18_2_reg_4256[12]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[13]),
        .Q(add_ln18_2_reg_4256[13]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[14]),
        .Q(add_ln18_2_reg_4256[14]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[15]),
        .Q(add_ln18_2_reg_4256[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_2_reg_4256_reg[15]_i_1 
       (.CI(\add_ln18_2_reg_4256_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_2_reg_4256_reg[15]_i_1_n_3 ,\add_ln18_2_reg_4256_reg[15]_i_1_n_4 ,\add_ln18_2_reg_4256_reg[15]_i_1_n_5 ,\add_ln18_2_reg_4256_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_2_reg_4181[15:12]),
        .O(add_ln18_2_fu_2782_p2[15:12]),
        .S({\add_ln18_2_reg_4256[15]_i_2_n_3 ,\add_ln18_2_reg_4256[15]_i_3_n_3 ,\add_ln18_2_reg_4256[15]_i_4_n_3 ,\add_ln18_2_reg_4256[15]_i_5_n_3 }));
  FDRE \add_ln18_2_reg_4256_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[16]),
        .Q(add_ln18_2_reg_4256[16]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[17]),
        .Q(add_ln18_2_reg_4256[17]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[18]),
        .Q(add_ln18_2_reg_4256[18]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[19]),
        .Q(add_ln18_2_reg_4256[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_2_reg_4256_reg[19]_i_1 
       (.CI(\add_ln18_2_reg_4256_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_2_reg_4256_reg[19]_i_1_n_3 ,\add_ln18_2_reg_4256_reg[19]_i_1_n_4 ,\add_ln18_2_reg_4256_reg[19]_i_1_n_5 ,\add_ln18_2_reg_4256_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_2_reg_4181[19:16]),
        .O(add_ln18_2_fu_2782_p2[19:16]),
        .S({\add_ln18_2_reg_4256[19]_i_2_n_3 ,\add_ln18_2_reg_4256[19]_i_3_n_3 ,\add_ln18_2_reg_4256[19]_i_4_n_3 ,\add_ln18_2_reg_4256[19]_i_5_n_3 }));
  FDRE \add_ln18_2_reg_4256_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[1]),
        .Q(add_ln18_2_reg_4256[1]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[20]),
        .Q(add_ln18_2_reg_4256[20]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[21]),
        .Q(add_ln18_2_reg_4256[21]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[22]),
        .Q(add_ln18_2_reg_4256[22]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[23]),
        .Q(add_ln18_2_reg_4256[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_2_reg_4256_reg[23]_i_1 
       (.CI(\add_ln18_2_reg_4256_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_2_reg_4256_reg[23]_i_1_n_3 ,\add_ln18_2_reg_4256_reg[23]_i_1_n_4 ,\add_ln18_2_reg_4256_reg[23]_i_1_n_5 ,\add_ln18_2_reg_4256_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_2_reg_4181[23:20]),
        .O(add_ln18_2_fu_2782_p2[23:20]),
        .S({\add_ln18_2_reg_4256[23]_i_2_n_3 ,\add_ln18_2_reg_4256[23]_i_3_n_3 ,\add_ln18_2_reg_4256[23]_i_4_n_3 ,\add_ln18_2_reg_4256[23]_i_5_n_3 }));
  FDRE \add_ln18_2_reg_4256_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[24]),
        .Q(add_ln18_2_reg_4256[24]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[25]),
        .Q(add_ln18_2_reg_4256[25]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[26]),
        .Q(add_ln18_2_reg_4256[26]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[27]),
        .Q(add_ln18_2_reg_4256[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_2_reg_4256_reg[27]_i_1 
       (.CI(\add_ln18_2_reg_4256_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_2_reg_4256_reg[27]_i_1_n_3 ,\add_ln18_2_reg_4256_reg[27]_i_1_n_4 ,\add_ln18_2_reg_4256_reg[27]_i_1_n_5 ,\add_ln18_2_reg_4256_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_2_reg_4181[27:24]),
        .O(add_ln18_2_fu_2782_p2[27:24]),
        .S({\add_ln18_2_reg_4256[27]_i_2_n_3 ,\add_ln18_2_reg_4256[27]_i_3_n_3 ,\add_ln18_2_reg_4256[27]_i_4_n_3 ,\add_ln18_2_reg_4256[27]_i_5_n_3 }));
  FDRE \add_ln18_2_reg_4256_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[28]),
        .Q(add_ln18_2_reg_4256[28]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[29]),
        .Q(add_ln18_2_reg_4256[29]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[2]),
        .Q(add_ln18_2_reg_4256[2]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[30]),
        .Q(add_ln18_2_reg_4256[30]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[31]),
        .Q(add_ln18_2_reg_4256[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_2_reg_4256_reg[31]_i_1 
       (.CI(\add_ln18_2_reg_4256_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_2_reg_4256_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_2_reg_4256_reg[31]_i_1_n_4 ,\add_ln18_2_reg_4256_reg[31]_i_1_n_5 ,\add_ln18_2_reg_4256_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_2_reg_4181[30:28]}),
        .O(add_ln18_2_fu_2782_p2[31:28]),
        .S({\add_ln18_2_reg_4256[31]_i_2_n_3 ,\add_ln18_2_reg_4256[31]_i_3_n_3 ,\add_ln18_2_reg_4256[31]_i_4_n_3 ,\add_ln18_2_reg_4256[31]_i_5_n_3 }));
  FDRE \add_ln18_2_reg_4256_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[3]),
        .Q(add_ln18_2_reg_4256[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_2_reg_4256_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_2_reg_4256_reg[3]_i_1_n_3 ,\add_ln18_2_reg_4256_reg[3]_i_1_n_4 ,\add_ln18_2_reg_4256_reg[3]_i_1_n_5 ,\add_ln18_2_reg_4256_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_2_reg_4181[3:0]),
        .O(add_ln18_2_fu_2782_p2[3:0]),
        .S({\add_ln18_2_reg_4256[3]_i_2_n_3 ,\add_ln18_2_reg_4256[3]_i_3_n_3 ,\add_ln18_2_reg_4256[3]_i_4_n_3 ,\add_ln18_2_reg_4256[3]_i_5_n_3 }));
  FDRE \add_ln18_2_reg_4256_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[4]),
        .Q(add_ln18_2_reg_4256[4]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[5]),
        .Q(add_ln18_2_reg_4256[5]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[6]),
        .Q(add_ln18_2_reg_4256[6]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[7]),
        .Q(add_ln18_2_reg_4256[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_2_reg_4256_reg[7]_i_1 
       (.CI(\add_ln18_2_reg_4256_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_2_reg_4256_reg[7]_i_1_n_3 ,\add_ln18_2_reg_4256_reg[7]_i_1_n_4 ,\add_ln18_2_reg_4256_reg[7]_i_1_n_5 ,\add_ln18_2_reg_4256_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_2_reg_4181[7:4]),
        .O(add_ln18_2_fu_2782_p2[7:4]),
        .S({\add_ln18_2_reg_4256[7]_i_2_n_3 ,\add_ln18_2_reg_4256[7]_i_3_n_3 ,\add_ln18_2_reg_4256[7]_i_4_n_3 ,\add_ln18_2_reg_4256[7]_i_5_n_3 }));
  FDRE \add_ln18_2_reg_4256_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[8]),
        .Q(add_ln18_2_reg_4256[8]),
        .R(1'b0));
  FDRE \add_ln18_2_reg_4256_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_2_fu_2782_p2[9]),
        .Q(add_ln18_2_reg_4256[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[11]_i_2 
       (.I0(mul_ln18_4_reg_4186[11]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[11]),
        .O(\add_ln18_4_reg_4261[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[11]_i_3 
       (.I0(mul_ln18_4_reg_4186[10]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[10]),
        .O(\add_ln18_4_reg_4261[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[11]_i_4 
       (.I0(mul_ln18_4_reg_4186[9]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[9]),
        .O(\add_ln18_4_reg_4261[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[11]_i_5 
       (.I0(mul_ln18_4_reg_4186[8]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[8]),
        .O(\add_ln18_4_reg_4261[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[15]_i_2 
       (.I0(mul_ln18_4_reg_4186[15]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[15]),
        .O(\add_ln18_4_reg_4261[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[15]_i_3 
       (.I0(mul_ln18_4_reg_4186[14]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[14]),
        .O(\add_ln18_4_reg_4261[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[15]_i_4 
       (.I0(mul_ln18_4_reg_4186[13]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[13]),
        .O(\add_ln18_4_reg_4261[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[15]_i_5 
       (.I0(mul_ln18_4_reg_4186[12]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[12]),
        .O(\add_ln18_4_reg_4261[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[19]_i_2 
       (.I0(mul_ln18_4_reg_4186[19]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[19]),
        .O(\add_ln18_4_reg_4261[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[19]_i_3 
       (.I0(mul_ln18_4_reg_4186[18]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[18]),
        .O(\add_ln18_4_reg_4261[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[19]_i_4 
       (.I0(mul_ln18_4_reg_4186[17]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[17]),
        .O(\add_ln18_4_reg_4261[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[19]_i_5 
       (.I0(mul_ln18_4_reg_4186[16]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[16]),
        .O(\add_ln18_4_reg_4261[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[23]_i_2 
       (.I0(mul_ln18_4_reg_4186[23]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[23]),
        .O(\add_ln18_4_reg_4261[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[23]_i_3 
       (.I0(mul_ln18_4_reg_4186[22]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[22]),
        .O(\add_ln18_4_reg_4261[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[23]_i_4 
       (.I0(mul_ln18_4_reg_4186[21]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[21]),
        .O(\add_ln18_4_reg_4261[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[23]_i_5 
       (.I0(mul_ln18_4_reg_4186[20]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[20]),
        .O(\add_ln18_4_reg_4261[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[27]_i_2 
       (.I0(mul_ln18_4_reg_4186[27]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[27]),
        .O(\add_ln18_4_reg_4261[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[27]_i_3 
       (.I0(mul_ln18_4_reg_4186[26]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[26]),
        .O(\add_ln18_4_reg_4261[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[27]_i_4 
       (.I0(mul_ln18_4_reg_4186[25]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[25]),
        .O(\add_ln18_4_reg_4261[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[27]_i_5 
       (.I0(mul_ln18_4_reg_4186[24]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[24]),
        .O(\add_ln18_4_reg_4261[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[31]_i_2 
       (.I0(mul_ln18_4_reg_4186[31]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[31]),
        .O(\add_ln18_4_reg_4261[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[31]_i_3 
       (.I0(mul_ln18_4_reg_4186[30]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[30]),
        .O(\add_ln18_4_reg_4261[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[31]_i_4 
       (.I0(mul_ln18_4_reg_4186[29]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[29]),
        .O(\add_ln18_4_reg_4261[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[31]_i_5 
       (.I0(mul_ln18_4_reg_4186[28]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[28]),
        .O(\add_ln18_4_reg_4261[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[3]_i_2 
       (.I0(mul_ln18_4_reg_4186[3]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[3]),
        .O(\add_ln18_4_reg_4261[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[3]_i_3 
       (.I0(mul_ln18_4_reg_4186[2]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[2]),
        .O(\add_ln18_4_reg_4261[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[3]_i_4 
       (.I0(mul_ln18_4_reg_4186[1]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[1]),
        .O(\add_ln18_4_reg_4261[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[3]_i_5 
       (.I0(mul_ln18_4_reg_4186[0]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[0]),
        .O(\add_ln18_4_reg_4261[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[7]_i_2 
       (.I0(mul_ln18_4_reg_4186[7]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[7]),
        .O(\add_ln18_4_reg_4261[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[7]_i_3 
       (.I0(mul_ln18_4_reg_4186[6]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[6]),
        .O(\add_ln18_4_reg_4261[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[7]_i_4 
       (.I0(mul_ln18_4_reg_4186[5]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[5]),
        .O(\add_ln18_4_reg_4261[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_4_reg_4261[7]_i_5 
       (.I0(mul_ln18_4_reg_4186[4]),
        .I1(shell_top_sa_pe_ba_1_0_loc_2_reg_805[4]),
        .O(\add_ln18_4_reg_4261[7]_i_5_n_3 ));
  FDRE \add_ln18_4_reg_4261_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[0]),
        .Q(add_ln18_4_reg_4261[0]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[10]),
        .Q(add_ln18_4_reg_4261[10]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[11]),
        .Q(add_ln18_4_reg_4261[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_4_reg_4261_reg[11]_i_1 
       (.CI(\add_ln18_4_reg_4261_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_4_reg_4261_reg[11]_i_1_n_3 ,\add_ln18_4_reg_4261_reg[11]_i_1_n_4 ,\add_ln18_4_reg_4261_reg[11]_i_1_n_5 ,\add_ln18_4_reg_4261_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_4_reg_4186[11:8]),
        .O(add_ln18_4_fu_2787_p2[11:8]),
        .S({\add_ln18_4_reg_4261[11]_i_2_n_3 ,\add_ln18_4_reg_4261[11]_i_3_n_3 ,\add_ln18_4_reg_4261[11]_i_4_n_3 ,\add_ln18_4_reg_4261[11]_i_5_n_3 }));
  FDRE \add_ln18_4_reg_4261_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[12]),
        .Q(add_ln18_4_reg_4261[12]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[13]),
        .Q(add_ln18_4_reg_4261[13]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[14]),
        .Q(add_ln18_4_reg_4261[14]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[15]),
        .Q(add_ln18_4_reg_4261[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_4_reg_4261_reg[15]_i_1 
       (.CI(\add_ln18_4_reg_4261_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_4_reg_4261_reg[15]_i_1_n_3 ,\add_ln18_4_reg_4261_reg[15]_i_1_n_4 ,\add_ln18_4_reg_4261_reg[15]_i_1_n_5 ,\add_ln18_4_reg_4261_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_4_reg_4186[15:12]),
        .O(add_ln18_4_fu_2787_p2[15:12]),
        .S({\add_ln18_4_reg_4261[15]_i_2_n_3 ,\add_ln18_4_reg_4261[15]_i_3_n_3 ,\add_ln18_4_reg_4261[15]_i_4_n_3 ,\add_ln18_4_reg_4261[15]_i_5_n_3 }));
  FDRE \add_ln18_4_reg_4261_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[16]),
        .Q(add_ln18_4_reg_4261[16]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[17]),
        .Q(add_ln18_4_reg_4261[17]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[18]),
        .Q(add_ln18_4_reg_4261[18]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[19]),
        .Q(add_ln18_4_reg_4261[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_4_reg_4261_reg[19]_i_1 
       (.CI(\add_ln18_4_reg_4261_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_4_reg_4261_reg[19]_i_1_n_3 ,\add_ln18_4_reg_4261_reg[19]_i_1_n_4 ,\add_ln18_4_reg_4261_reg[19]_i_1_n_5 ,\add_ln18_4_reg_4261_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_4_reg_4186[19:16]),
        .O(add_ln18_4_fu_2787_p2[19:16]),
        .S({\add_ln18_4_reg_4261[19]_i_2_n_3 ,\add_ln18_4_reg_4261[19]_i_3_n_3 ,\add_ln18_4_reg_4261[19]_i_4_n_3 ,\add_ln18_4_reg_4261[19]_i_5_n_3 }));
  FDRE \add_ln18_4_reg_4261_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[1]),
        .Q(add_ln18_4_reg_4261[1]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[20]),
        .Q(add_ln18_4_reg_4261[20]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[21]),
        .Q(add_ln18_4_reg_4261[21]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[22]),
        .Q(add_ln18_4_reg_4261[22]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[23]),
        .Q(add_ln18_4_reg_4261[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_4_reg_4261_reg[23]_i_1 
       (.CI(\add_ln18_4_reg_4261_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_4_reg_4261_reg[23]_i_1_n_3 ,\add_ln18_4_reg_4261_reg[23]_i_1_n_4 ,\add_ln18_4_reg_4261_reg[23]_i_1_n_5 ,\add_ln18_4_reg_4261_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_4_reg_4186[23:20]),
        .O(add_ln18_4_fu_2787_p2[23:20]),
        .S({\add_ln18_4_reg_4261[23]_i_2_n_3 ,\add_ln18_4_reg_4261[23]_i_3_n_3 ,\add_ln18_4_reg_4261[23]_i_4_n_3 ,\add_ln18_4_reg_4261[23]_i_5_n_3 }));
  FDRE \add_ln18_4_reg_4261_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[24]),
        .Q(add_ln18_4_reg_4261[24]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[25]),
        .Q(add_ln18_4_reg_4261[25]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[26]),
        .Q(add_ln18_4_reg_4261[26]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[27]),
        .Q(add_ln18_4_reg_4261[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_4_reg_4261_reg[27]_i_1 
       (.CI(\add_ln18_4_reg_4261_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_4_reg_4261_reg[27]_i_1_n_3 ,\add_ln18_4_reg_4261_reg[27]_i_1_n_4 ,\add_ln18_4_reg_4261_reg[27]_i_1_n_5 ,\add_ln18_4_reg_4261_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_4_reg_4186[27:24]),
        .O(add_ln18_4_fu_2787_p2[27:24]),
        .S({\add_ln18_4_reg_4261[27]_i_2_n_3 ,\add_ln18_4_reg_4261[27]_i_3_n_3 ,\add_ln18_4_reg_4261[27]_i_4_n_3 ,\add_ln18_4_reg_4261[27]_i_5_n_3 }));
  FDRE \add_ln18_4_reg_4261_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[28]),
        .Q(add_ln18_4_reg_4261[28]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[29]),
        .Q(add_ln18_4_reg_4261[29]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[2]),
        .Q(add_ln18_4_reg_4261[2]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[30]),
        .Q(add_ln18_4_reg_4261[30]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[31]),
        .Q(add_ln18_4_reg_4261[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_4_reg_4261_reg[31]_i_1 
       (.CI(\add_ln18_4_reg_4261_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_4_reg_4261_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_4_reg_4261_reg[31]_i_1_n_4 ,\add_ln18_4_reg_4261_reg[31]_i_1_n_5 ,\add_ln18_4_reg_4261_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_4_reg_4186[30:28]}),
        .O(add_ln18_4_fu_2787_p2[31:28]),
        .S({\add_ln18_4_reg_4261[31]_i_2_n_3 ,\add_ln18_4_reg_4261[31]_i_3_n_3 ,\add_ln18_4_reg_4261[31]_i_4_n_3 ,\add_ln18_4_reg_4261[31]_i_5_n_3 }));
  FDRE \add_ln18_4_reg_4261_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[3]),
        .Q(add_ln18_4_reg_4261[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_4_reg_4261_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_4_reg_4261_reg[3]_i_1_n_3 ,\add_ln18_4_reg_4261_reg[3]_i_1_n_4 ,\add_ln18_4_reg_4261_reg[3]_i_1_n_5 ,\add_ln18_4_reg_4261_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_4_reg_4186[3:0]),
        .O(add_ln18_4_fu_2787_p2[3:0]),
        .S({\add_ln18_4_reg_4261[3]_i_2_n_3 ,\add_ln18_4_reg_4261[3]_i_3_n_3 ,\add_ln18_4_reg_4261[3]_i_4_n_3 ,\add_ln18_4_reg_4261[3]_i_5_n_3 }));
  FDRE \add_ln18_4_reg_4261_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[4]),
        .Q(add_ln18_4_reg_4261[4]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[5]),
        .Q(add_ln18_4_reg_4261[5]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[6]),
        .Q(add_ln18_4_reg_4261[6]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[7]),
        .Q(add_ln18_4_reg_4261[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_4_reg_4261_reg[7]_i_1 
       (.CI(\add_ln18_4_reg_4261_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_4_reg_4261_reg[7]_i_1_n_3 ,\add_ln18_4_reg_4261_reg[7]_i_1_n_4 ,\add_ln18_4_reg_4261_reg[7]_i_1_n_5 ,\add_ln18_4_reg_4261_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_4_reg_4186[7:4]),
        .O(add_ln18_4_fu_2787_p2[7:4]),
        .S({\add_ln18_4_reg_4261[7]_i_2_n_3 ,\add_ln18_4_reg_4261[7]_i_3_n_3 ,\add_ln18_4_reg_4261[7]_i_4_n_3 ,\add_ln18_4_reg_4261[7]_i_5_n_3 }));
  FDRE \add_ln18_4_reg_4261_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[8]),
        .Q(add_ln18_4_reg_4261[8]),
        .R(1'b0));
  FDRE \add_ln18_4_reg_4261_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_4_fu_2787_p2[9]),
        .Q(add_ln18_4_reg_4261[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[11]_i_2 
       (.I0(mul_ln18_5_reg_4191[11]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[11]),
        .O(\add_ln18_5_reg_4266[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[11]_i_3 
       (.I0(mul_ln18_5_reg_4191[10]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[10]),
        .O(\add_ln18_5_reg_4266[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[11]_i_4 
       (.I0(mul_ln18_5_reg_4191[9]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[9]),
        .O(\add_ln18_5_reg_4266[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[11]_i_5 
       (.I0(mul_ln18_5_reg_4191[8]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[8]),
        .O(\add_ln18_5_reg_4266[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[15]_i_2 
       (.I0(mul_ln18_5_reg_4191[15]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[15]),
        .O(\add_ln18_5_reg_4266[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[15]_i_3 
       (.I0(mul_ln18_5_reg_4191[14]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[14]),
        .O(\add_ln18_5_reg_4266[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[15]_i_4 
       (.I0(mul_ln18_5_reg_4191[13]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[13]),
        .O(\add_ln18_5_reg_4266[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[15]_i_5 
       (.I0(mul_ln18_5_reg_4191[12]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[12]),
        .O(\add_ln18_5_reg_4266[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[19]_i_2 
       (.I0(mul_ln18_5_reg_4191[19]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[19]),
        .O(\add_ln18_5_reg_4266[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[19]_i_3 
       (.I0(mul_ln18_5_reg_4191[18]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[18]),
        .O(\add_ln18_5_reg_4266[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[19]_i_4 
       (.I0(mul_ln18_5_reg_4191[17]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[17]),
        .O(\add_ln18_5_reg_4266[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[19]_i_5 
       (.I0(mul_ln18_5_reg_4191[16]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[16]),
        .O(\add_ln18_5_reg_4266[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[23]_i_2 
       (.I0(mul_ln18_5_reg_4191[23]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[23]),
        .O(\add_ln18_5_reg_4266[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[23]_i_3 
       (.I0(mul_ln18_5_reg_4191[22]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[22]),
        .O(\add_ln18_5_reg_4266[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[23]_i_4 
       (.I0(mul_ln18_5_reg_4191[21]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[21]),
        .O(\add_ln18_5_reg_4266[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[23]_i_5 
       (.I0(mul_ln18_5_reg_4191[20]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[20]),
        .O(\add_ln18_5_reg_4266[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[27]_i_2 
       (.I0(mul_ln18_5_reg_4191[27]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[27]),
        .O(\add_ln18_5_reg_4266[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[27]_i_3 
       (.I0(mul_ln18_5_reg_4191[26]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[26]),
        .O(\add_ln18_5_reg_4266[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[27]_i_4 
       (.I0(mul_ln18_5_reg_4191[25]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[25]),
        .O(\add_ln18_5_reg_4266[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[27]_i_5 
       (.I0(mul_ln18_5_reg_4191[24]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[24]),
        .O(\add_ln18_5_reg_4266[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[31]_i_2 
       (.I0(mul_ln18_5_reg_4191[31]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[31]),
        .O(\add_ln18_5_reg_4266[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[31]_i_3 
       (.I0(mul_ln18_5_reg_4191[30]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[30]),
        .O(\add_ln18_5_reg_4266[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[31]_i_4 
       (.I0(mul_ln18_5_reg_4191[29]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[29]),
        .O(\add_ln18_5_reg_4266[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[31]_i_5 
       (.I0(mul_ln18_5_reg_4191[28]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[28]),
        .O(\add_ln18_5_reg_4266[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[3]_i_2 
       (.I0(mul_ln18_5_reg_4191[3]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[3]),
        .O(\add_ln18_5_reg_4266[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[3]_i_3 
       (.I0(mul_ln18_5_reg_4191[2]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[2]),
        .O(\add_ln18_5_reg_4266[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[3]_i_4 
       (.I0(mul_ln18_5_reg_4191[1]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[1]),
        .O(\add_ln18_5_reg_4266[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[3]_i_5 
       (.I0(mul_ln18_5_reg_4191[0]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[0]),
        .O(\add_ln18_5_reg_4266[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[7]_i_2 
       (.I0(mul_ln18_5_reg_4191[7]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[7]),
        .O(\add_ln18_5_reg_4266[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[7]_i_3 
       (.I0(mul_ln18_5_reg_4191[6]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[6]),
        .O(\add_ln18_5_reg_4266[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[7]_i_4 
       (.I0(mul_ln18_5_reg_4191[5]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[5]),
        .O(\add_ln18_5_reg_4266[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_5_reg_4266[7]_i_5 
       (.I0(mul_ln18_5_reg_4191[4]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[4]),
        .O(\add_ln18_5_reg_4266[7]_i_5_n_3 ));
  FDRE \add_ln18_5_reg_4266_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[0]),
        .Q(add_ln18_5_reg_4266[0]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[10]),
        .Q(add_ln18_5_reg_4266[10]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[11]),
        .Q(add_ln18_5_reg_4266[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_5_reg_4266_reg[11]_i_1 
       (.CI(\add_ln18_5_reg_4266_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_5_reg_4266_reg[11]_i_1_n_3 ,\add_ln18_5_reg_4266_reg[11]_i_1_n_4 ,\add_ln18_5_reg_4266_reg[11]_i_1_n_5 ,\add_ln18_5_reg_4266_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_5_reg_4191[11:8]),
        .O(add_ln18_5_fu_2792_p2[11:8]),
        .S({\add_ln18_5_reg_4266[11]_i_2_n_3 ,\add_ln18_5_reg_4266[11]_i_3_n_3 ,\add_ln18_5_reg_4266[11]_i_4_n_3 ,\add_ln18_5_reg_4266[11]_i_5_n_3 }));
  FDRE \add_ln18_5_reg_4266_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[12]),
        .Q(add_ln18_5_reg_4266[12]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[13]),
        .Q(add_ln18_5_reg_4266[13]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[14]),
        .Q(add_ln18_5_reg_4266[14]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[15]),
        .Q(add_ln18_5_reg_4266[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_5_reg_4266_reg[15]_i_1 
       (.CI(\add_ln18_5_reg_4266_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_5_reg_4266_reg[15]_i_1_n_3 ,\add_ln18_5_reg_4266_reg[15]_i_1_n_4 ,\add_ln18_5_reg_4266_reg[15]_i_1_n_5 ,\add_ln18_5_reg_4266_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_5_reg_4191[15:12]),
        .O(add_ln18_5_fu_2792_p2[15:12]),
        .S({\add_ln18_5_reg_4266[15]_i_2_n_3 ,\add_ln18_5_reg_4266[15]_i_3_n_3 ,\add_ln18_5_reg_4266[15]_i_4_n_3 ,\add_ln18_5_reg_4266[15]_i_5_n_3 }));
  FDRE \add_ln18_5_reg_4266_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[16]),
        .Q(add_ln18_5_reg_4266[16]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[17]),
        .Q(add_ln18_5_reg_4266[17]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[18]),
        .Q(add_ln18_5_reg_4266[18]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[19]),
        .Q(add_ln18_5_reg_4266[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_5_reg_4266_reg[19]_i_1 
       (.CI(\add_ln18_5_reg_4266_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_5_reg_4266_reg[19]_i_1_n_3 ,\add_ln18_5_reg_4266_reg[19]_i_1_n_4 ,\add_ln18_5_reg_4266_reg[19]_i_1_n_5 ,\add_ln18_5_reg_4266_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_5_reg_4191[19:16]),
        .O(add_ln18_5_fu_2792_p2[19:16]),
        .S({\add_ln18_5_reg_4266[19]_i_2_n_3 ,\add_ln18_5_reg_4266[19]_i_3_n_3 ,\add_ln18_5_reg_4266[19]_i_4_n_3 ,\add_ln18_5_reg_4266[19]_i_5_n_3 }));
  FDRE \add_ln18_5_reg_4266_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[1]),
        .Q(add_ln18_5_reg_4266[1]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[20]),
        .Q(add_ln18_5_reg_4266[20]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[21]),
        .Q(add_ln18_5_reg_4266[21]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[22]),
        .Q(add_ln18_5_reg_4266[22]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[23]),
        .Q(add_ln18_5_reg_4266[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_5_reg_4266_reg[23]_i_1 
       (.CI(\add_ln18_5_reg_4266_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_5_reg_4266_reg[23]_i_1_n_3 ,\add_ln18_5_reg_4266_reg[23]_i_1_n_4 ,\add_ln18_5_reg_4266_reg[23]_i_1_n_5 ,\add_ln18_5_reg_4266_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_5_reg_4191[23:20]),
        .O(add_ln18_5_fu_2792_p2[23:20]),
        .S({\add_ln18_5_reg_4266[23]_i_2_n_3 ,\add_ln18_5_reg_4266[23]_i_3_n_3 ,\add_ln18_5_reg_4266[23]_i_4_n_3 ,\add_ln18_5_reg_4266[23]_i_5_n_3 }));
  FDRE \add_ln18_5_reg_4266_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[24]),
        .Q(add_ln18_5_reg_4266[24]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[25]),
        .Q(add_ln18_5_reg_4266[25]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[26]),
        .Q(add_ln18_5_reg_4266[26]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[27]),
        .Q(add_ln18_5_reg_4266[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_5_reg_4266_reg[27]_i_1 
       (.CI(\add_ln18_5_reg_4266_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_5_reg_4266_reg[27]_i_1_n_3 ,\add_ln18_5_reg_4266_reg[27]_i_1_n_4 ,\add_ln18_5_reg_4266_reg[27]_i_1_n_5 ,\add_ln18_5_reg_4266_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_5_reg_4191[27:24]),
        .O(add_ln18_5_fu_2792_p2[27:24]),
        .S({\add_ln18_5_reg_4266[27]_i_2_n_3 ,\add_ln18_5_reg_4266[27]_i_3_n_3 ,\add_ln18_5_reg_4266[27]_i_4_n_3 ,\add_ln18_5_reg_4266[27]_i_5_n_3 }));
  FDRE \add_ln18_5_reg_4266_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[28]),
        .Q(add_ln18_5_reg_4266[28]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[29]),
        .Q(add_ln18_5_reg_4266[29]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[2]),
        .Q(add_ln18_5_reg_4266[2]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[30]),
        .Q(add_ln18_5_reg_4266[30]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[31]),
        .Q(add_ln18_5_reg_4266[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_5_reg_4266_reg[31]_i_1 
       (.CI(\add_ln18_5_reg_4266_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_5_reg_4266_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_5_reg_4266_reg[31]_i_1_n_4 ,\add_ln18_5_reg_4266_reg[31]_i_1_n_5 ,\add_ln18_5_reg_4266_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_5_reg_4191[30:28]}),
        .O(add_ln18_5_fu_2792_p2[31:28]),
        .S({\add_ln18_5_reg_4266[31]_i_2_n_3 ,\add_ln18_5_reg_4266[31]_i_3_n_3 ,\add_ln18_5_reg_4266[31]_i_4_n_3 ,\add_ln18_5_reg_4266[31]_i_5_n_3 }));
  FDRE \add_ln18_5_reg_4266_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[3]),
        .Q(add_ln18_5_reg_4266[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_5_reg_4266_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_5_reg_4266_reg[3]_i_1_n_3 ,\add_ln18_5_reg_4266_reg[3]_i_1_n_4 ,\add_ln18_5_reg_4266_reg[3]_i_1_n_5 ,\add_ln18_5_reg_4266_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_5_reg_4191[3:0]),
        .O(add_ln18_5_fu_2792_p2[3:0]),
        .S({\add_ln18_5_reg_4266[3]_i_2_n_3 ,\add_ln18_5_reg_4266[3]_i_3_n_3 ,\add_ln18_5_reg_4266[3]_i_4_n_3 ,\add_ln18_5_reg_4266[3]_i_5_n_3 }));
  FDRE \add_ln18_5_reg_4266_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[4]),
        .Q(add_ln18_5_reg_4266[4]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[5]),
        .Q(add_ln18_5_reg_4266[5]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[6]),
        .Q(add_ln18_5_reg_4266[6]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[7]),
        .Q(add_ln18_5_reg_4266[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_5_reg_4266_reg[7]_i_1 
       (.CI(\add_ln18_5_reg_4266_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_5_reg_4266_reg[7]_i_1_n_3 ,\add_ln18_5_reg_4266_reg[7]_i_1_n_4 ,\add_ln18_5_reg_4266_reg[7]_i_1_n_5 ,\add_ln18_5_reg_4266_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_5_reg_4191[7:4]),
        .O(add_ln18_5_fu_2792_p2[7:4]),
        .S({\add_ln18_5_reg_4266[7]_i_2_n_3 ,\add_ln18_5_reg_4266[7]_i_3_n_3 ,\add_ln18_5_reg_4266[7]_i_4_n_3 ,\add_ln18_5_reg_4266[7]_i_5_n_3 }));
  FDRE \add_ln18_5_reg_4266_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[8]),
        .Q(add_ln18_5_reg_4266[8]),
        .R(1'b0));
  FDRE \add_ln18_5_reg_4266_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_5_fu_2792_p2[9]),
        .Q(add_ln18_5_reg_4266[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[11]_i_2 
       (.I0(mul_ln18_6_reg_4196[11]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[11]),
        .O(\add_ln18_6_reg_4271[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[11]_i_3 
       (.I0(mul_ln18_6_reg_4196[10]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[10]),
        .O(\add_ln18_6_reg_4271[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[11]_i_4 
       (.I0(mul_ln18_6_reg_4196[9]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[9]),
        .O(\add_ln18_6_reg_4271[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[11]_i_5 
       (.I0(mul_ln18_6_reg_4196[8]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[8]),
        .O(\add_ln18_6_reg_4271[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[15]_i_2 
       (.I0(mul_ln18_6_reg_4196[15]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[15]),
        .O(\add_ln18_6_reg_4271[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[15]_i_3 
       (.I0(mul_ln18_6_reg_4196[14]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[14]),
        .O(\add_ln18_6_reg_4271[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[15]_i_4 
       (.I0(mul_ln18_6_reg_4196[13]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[13]),
        .O(\add_ln18_6_reg_4271[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[15]_i_5 
       (.I0(mul_ln18_6_reg_4196[12]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[12]),
        .O(\add_ln18_6_reg_4271[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[19]_i_2 
       (.I0(mul_ln18_6_reg_4196[19]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[19]),
        .O(\add_ln18_6_reg_4271[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[19]_i_3 
       (.I0(mul_ln18_6_reg_4196[18]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[18]),
        .O(\add_ln18_6_reg_4271[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[19]_i_4 
       (.I0(mul_ln18_6_reg_4196[17]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[17]),
        .O(\add_ln18_6_reg_4271[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[19]_i_5 
       (.I0(mul_ln18_6_reg_4196[16]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[16]),
        .O(\add_ln18_6_reg_4271[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[23]_i_2 
       (.I0(mul_ln18_6_reg_4196[23]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[23]),
        .O(\add_ln18_6_reg_4271[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[23]_i_3 
       (.I0(mul_ln18_6_reg_4196[22]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[22]),
        .O(\add_ln18_6_reg_4271[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[23]_i_4 
       (.I0(mul_ln18_6_reg_4196[21]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[21]),
        .O(\add_ln18_6_reg_4271[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[23]_i_5 
       (.I0(mul_ln18_6_reg_4196[20]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[20]),
        .O(\add_ln18_6_reg_4271[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[27]_i_2 
       (.I0(mul_ln18_6_reg_4196[27]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[27]),
        .O(\add_ln18_6_reg_4271[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[27]_i_3 
       (.I0(mul_ln18_6_reg_4196[26]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[26]),
        .O(\add_ln18_6_reg_4271[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[27]_i_4 
       (.I0(mul_ln18_6_reg_4196[25]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[25]),
        .O(\add_ln18_6_reg_4271[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[27]_i_5 
       (.I0(mul_ln18_6_reg_4196[24]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[24]),
        .O(\add_ln18_6_reg_4271[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[31]_i_2 
       (.I0(mul_ln18_6_reg_4196[31]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[31]),
        .O(\add_ln18_6_reg_4271[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[31]_i_3 
       (.I0(mul_ln18_6_reg_4196[30]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[30]),
        .O(\add_ln18_6_reg_4271[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[31]_i_4 
       (.I0(mul_ln18_6_reg_4196[29]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[29]),
        .O(\add_ln18_6_reg_4271[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[31]_i_5 
       (.I0(mul_ln18_6_reg_4196[28]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[28]),
        .O(\add_ln18_6_reg_4271[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[3]_i_2 
       (.I0(mul_ln18_6_reg_4196[3]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[3]),
        .O(\add_ln18_6_reg_4271[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[3]_i_3 
       (.I0(mul_ln18_6_reg_4196[2]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[2]),
        .O(\add_ln18_6_reg_4271[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[3]_i_4 
       (.I0(mul_ln18_6_reg_4196[1]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[1]),
        .O(\add_ln18_6_reg_4271[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[3]_i_5 
       (.I0(mul_ln18_6_reg_4196[0]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[0]),
        .O(\add_ln18_6_reg_4271[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[7]_i_2 
       (.I0(mul_ln18_6_reg_4196[7]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[7]),
        .O(\add_ln18_6_reg_4271[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[7]_i_3 
       (.I0(mul_ln18_6_reg_4196[6]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[6]),
        .O(\add_ln18_6_reg_4271[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[7]_i_4 
       (.I0(mul_ln18_6_reg_4196[5]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[5]),
        .O(\add_ln18_6_reg_4271[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_6_reg_4271[7]_i_5 
       (.I0(mul_ln18_6_reg_4196[4]),
        .I1(shell_top_sa_pe_ba_1_2_loc_2_reg_827[4]),
        .O(\add_ln18_6_reg_4271[7]_i_5_n_3 ));
  FDRE \add_ln18_6_reg_4271_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[0]),
        .Q(add_ln18_6_reg_4271[0]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[10]),
        .Q(add_ln18_6_reg_4271[10]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[11]),
        .Q(add_ln18_6_reg_4271[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_6_reg_4271_reg[11]_i_1 
       (.CI(\add_ln18_6_reg_4271_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_6_reg_4271_reg[11]_i_1_n_3 ,\add_ln18_6_reg_4271_reg[11]_i_1_n_4 ,\add_ln18_6_reg_4271_reg[11]_i_1_n_5 ,\add_ln18_6_reg_4271_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_6_reg_4196[11:8]),
        .O(add_ln18_6_fu_2797_p2[11:8]),
        .S({\add_ln18_6_reg_4271[11]_i_2_n_3 ,\add_ln18_6_reg_4271[11]_i_3_n_3 ,\add_ln18_6_reg_4271[11]_i_4_n_3 ,\add_ln18_6_reg_4271[11]_i_5_n_3 }));
  FDRE \add_ln18_6_reg_4271_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[12]),
        .Q(add_ln18_6_reg_4271[12]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[13]),
        .Q(add_ln18_6_reg_4271[13]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[14]),
        .Q(add_ln18_6_reg_4271[14]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[15]),
        .Q(add_ln18_6_reg_4271[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_6_reg_4271_reg[15]_i_1 
       (.CI(\add_ln18_6_reg_4271_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_6_reg_4271_reg[15]_i_1_n_3 ,\add_ln18_6_reg_4271_reg[15]_i_1_n_4 ,\add_ln18_6_reg_4271_reg[15]_i_1_n_5 ,\add_ln18_6_reg_4271_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_6_reg_4196[15:12]),
        .O(add_ln18_6_fu_2797_p2[15:12]),
        .S({\add_ln18_6_reg_4271[15]_i_2_n_3 ,\add_ln18_6_reg_4271[15]_i_3_n_3 ,\add_ln18_6_reg_4271[15]_i_4_n_3 ,\add_ln18_6_reg_4271[15]_i_5_n_3 }));
  FDRE \add_ln18_6_reg_4271_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[16]),
        .Q(add_ln18_6_reg_4271[16]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[17]),
        .Q(add_ln18_6_reg_4271[17]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[18]),
        .Q(add_ln18_6_reg_4271[18]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[19]),
        .Q(add_ln18_6_reg_4271[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_6_reg_4271_reg[19]_i_1 
       (.CI(\add_ln18_6_reg_4271_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_6_reg_4271_reg[19]_i_1_n_3 ,\add_ln18_6_reg_4271_reg[19]_i_1_n_4 ,\add_ln18_6_reg_4271_reg[19]_i_1_n_5 ,\add_ln18_6_reg_4271_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_6_reg_4196[19:16]),
        .O(add_ln18_6_fu_2797_p2[19:16]),
        .S({\add_ln18_6_reg_4271[19]_i_2_n_3 ,\add_ln18_6_reg_4271[19]_i_3_n_3 ,\add_ln18_6_reg_4271[19]_i_4_n_3 ,\add_ln18_6_reg_4271[19]_i_5_n_3 }));
  FDRE \add_ln18_6_reg_4271_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[1]),
        .Q(add_ln18_6_reg_4271[1]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[20]),
        .Q(add_ln18_6_reg_4271[20]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[21]),
        .Q(add_ln18_6_reg_4271[21]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[22]),
        .Q(add_ln18_6_reg_4271[22]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[23]),
        .Q(add_ln18_6_reg_4271[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_6_reg_4271_reg[23]_i_1 
       (.CI(\add_ln18_6_reg_4271_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_6_reg_4271_reg[23]_i_1_n_3 ,\add_ln18_6_reg_4271_reg[23]_i_1_n_4 ,\add_ln18_6_reg_4271_reg[23]_i_1_n_5 ,\add_ln18_6_reg_4271_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_6_reg_4196[23:20]),
        .O(add_ln18_6_fu_2797_p2[23:20]),
        .S({\add_ln18_6_reg_4271[23]_i_2_n_3 ,\add_ln18_6_reg_4271[23]_i_3_n_3 ,\add_ln18_6_reg_4271[23]_i_4_n_3 ,\add_ln18_6_reg_4271[23]_i_5_n_3 }));
  FDRE \add_ln18_6_reg_4271_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[24]),
        .Q(add_ln18_6_reg_4271[24]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[25]),
        .Q(add_ln18_6_reg_4271[25]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[26]),
        .Q(add_ln18_6_reg_4271[26]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[27]),
        .Q(add_ln18_6_reg_4271[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_6_reg_4271_reg[27]_i_1 
       (.CI(\add_ln18_6_reg_4271_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_6_reg_4271_reg[27]_i_1_n_3 ,\add_ln18_6_reg_4271_reg[27]_i_1_n_4 ,\add_ln18_6_reg_4271_reg[27]_i_1_n_5 ,\add_ln18_6_reg_4271_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_6_reg_4196[27:24]),
        .O(add_ln18_6_fu_2797_p2[27:24]),
        .S({\add_ln18_6_reg_4271[27]_i_2_n_3 ,\add_ln18_6_reg_4271[27]_i_3_n_3 ,\add_ln18_6_reg_4271[27]_i_4_n_3 ,\add_ln18_6_reg_4271[27]_i_5_n_3 }));
  FDRE \add_ln18_6_reg_4271_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[28]),
        .Q(add_ln18_6_reg_4271[28]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[29]),
        .Q(add_ln18_6_reg_4271[29]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[2]),
        .Q(add_ln18_6_reg_4271[2]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[30]),
        .Q(add_ln18_6_reg_4271[30]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[31]),
        .Q(add_ln18_6_reg_4271[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_6_reg_4271_reg[31]_i_1 
       (.CI(\add_ln18_6_reg_4271_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_6_reg_4271_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_6_reg_4271_reg[31]_i_1_n_4 ,\add_ln18_6_reg_4271_reg[31]_i_1_n_5 ,\add_ln18_6_reg_4271_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_6_reg_4196[30:28]}),
        .O(add_ln18_6_fu_2797_p2[31:28]),
        .S({\add_ln18_6_reg_4271[31]_i_2_n_3 ,\add_ln18_6_reg_4271[31]_i_3_n_3 ,\add_ln18_6_reg_4271[31]_i_4_n_3 ,\add_ln18_6_reg_4271[31]_i_5_n_3 }));
  FDRE \add_ln18_6_reg_4271_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[3]),
        .Q(add_ln18_6_reg_4271[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_6_reg_4271_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_6_reg_4271_reg[3]_i_1_n_3 ,\add_ln18_6_reg_4271_reg[3]_i_1_n_4 ,\add_ln18_6_reg_4271_reg[3]_i_1_n_5 ,\add_ln18_6_reg_4271_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_6_reg_4196[3:0]),
        .O(add_ln18_6_fu_2797_p2[3:0]),
        .S({\add_ln18_6_reg_4271[3]_i_2_n_3 ,\add_ln18_6_reg_4271[3]_i_3_n_3 ,\add_ln18_6_reg_4271[3]_i_4_n_3 ,\add_ln18_6_reg_4271[3]_i_5_n_3 }));
  FDRE \add_ln18_6_reg_4271_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[4]),
        .Q(add_ln18_6_reg_4271[4]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[5]),
        .Q(add_ln18_6_reg_4271[5]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[6]),
        .Q(add_ln18_6_reg_4271[6]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[7]),
        .Q(add_ln18_6_reg_4271[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_6_reg_4271_reg[7]_i_1 
       (.CI(\add_ln18_6_reg_4271_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_6_reg_4271_reg[7]_i_1_n_3 ,\add_ln18_6_reg_4271_reg[7]_i_1_n_4 ,\add_ln18_6_reg_4271_reg[7]_i_1_n_5 ,\add_ln18_6_reg_4271_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_6_reg_4196[7:4]),
        .O(add_ln18_6_fu_2797_p2[7:4]),
        .S({\add_ln18_6_reg_4271[7]_i_2_n_3 ,\add_ln18_6_reg_4271[7]_i_3_n_3 ,\add_ln18_6_reg_4271[7]_i_4_n_3 ,\add_ln18_6_reg_4271[7]_i_5_n_3 }));
  FDRE \add_ln18_6_reg_4271_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[8]),
        .Q(add_ln18_6_reg_4271[8]),
        .R(1'b0));
  FDRE \add_ln18_6_reg_4271_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_6_fu_2797_p2[9]),
        .Q(add_ln18_6_reg_4271[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[11]_i_2 
       (.I0(mul_ln18_7_reg_4201[11]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[11]),
        .O(\add_ln18_7_reg_4276[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[11]_i_3 
       (.I0(mul_ln18_7_reg_4201[10]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[10]),
        .O(\add_ln18_7_reg_4276[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[11]_i_4 
       (.I0(mul_ln18_7_reg_4201[9]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[9]),
        .O(\add_ln18_7_reg_4276[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[11]_i_5 
       (.I0(mul_ln18_7_reg_4201[8]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[8]),
        .O(\add_ln18_7_reg_4276[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[15]_i_2 
       (.I0(mul_ln18_7_reg_4201[15]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[15]),
        .O(\add_ln18_7_reg_4276[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[15]_i_3 
       (.I0(mul_ln18_7_reg_4201[14]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[14]),
        .O(\add_ln18_7_reg_4276[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[15]_i_4 
       (.I0(mul_ln18_7_reg_4201[13]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[13]),
        .O(\add_ln18_7_reg_4276[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[15]_i_5 
       (.I0(mul_ln18_7_reg_4201[12]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[12]),
        .O(\add_ln18_7_reg_4276[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[19]_i_2 
       (.I0(mul_ln18_7_reg_4201[19]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[19]),
        .O(\add_ln18_7_reg_4276[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[19]_i_3 
       (.I0(mul_ln18_7_reg_4201[18]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[18]),
        .O(\add_ln18_7_reg_4276[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[19]_i_4 
       (.I0(mul_ln18_7_reg_4201[17]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[17]),
        .O(\add_ln18_7_reg_4276[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[19]_i_5 
       (.I0(mul_ln18_7_reg_4201[16]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[16]),
        .O(\add_ln18_7_reg_4276[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[23]_i_2 
       (.I0(mul_ln18_7_reg_4201[23]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[23]),
        .O(\add_ln18_7_reg_4276[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[23]_i_3 
       (.I0(mul_ln18_7_reg_4201[22]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[22]),
        .O(\add_ln18_7_reg_4276[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[23]_i_4 
       (.I0(mul_ln18_7_reg_4201[21]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[21]),
        .O(\add_ln18_7_reg_4276[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[23]_i_5 
       (.I0(mul_ln18_7_reg_4201[20]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[20]),
        .O(\add_ln18_7_reg_4276[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[27]_i_2 
       (.I0(mul_ln18_7_reg_4201[27]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[27]),
        .O(\add_ln18_7_reg_4276[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[27]_i_3 
       (.I0(mul_ln18_7_reg_4201[26]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[26]),
        .O(\add_ln18_7_reg_4276[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[27]_i_4 
       (.I0(mul_ln18_7_reg_4201[25]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[25]),
        .O(\add_ln18_7_reg_4276[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[27]_i_5 
       (.I0(mul_ln18_7_reg_4201[24]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[24]),
        .O(\add_ln18_7_reg_4276[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[31]_i_2 
       (.I0(mul_ln18_7_reg_4201[31]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[31]),
        .O(\add_ln18_7_reg_4276[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[31]_i_3 
       (.I0(mul_ln18_7_reg_4201[30]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[30]),
        .O(\add_ln18_7_reg_4276[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[31]_i_4 
       (.I0(mul_ln18_7_reg_4201[29]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[29]),
        .O(\add_ln18_7_reg_4276[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[31]_i_5 
       (.I0(mul_ln18_7_reg_4201[28]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[28]),
        .O(\add_ln18_7_reg_4276[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[3]_i_2 
       (.I0(mul_ln18_7_reg_4201[3]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[3]),
        .O(\add_ln18_7_reg_4276[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[3]_i_3 
       (.I0(mul_ln18_7_reg_4201[2]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[2]),
        .O(\add_ln18_7_reg_4276[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[3]_i_4 
       (.I0(mul_ln18_7_reg_4201[1]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[1]),
        .O(\add_ln18_7_reg_4276[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[3]_i_5 
       (.I0(mul_ln18_7_reg_4201[0]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[0]),
        .O(\add_ln18_7_reg_4276[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[7]_i_2 
       (.I0(mul_ln18_7_reg_4201[7]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[7]),
        .O(\add_ln18_7_reg_4276[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[7]_i_3 
       (.I0(mul_ln18_7_reg_4201[6]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[6]),
        .O(\add_ln18_7_reg_4276[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[7]_i_4 
       (.I0(mul_ln18_7_reg_4201[5]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[5]),
        .O(\add_ln18_7_reg_4276[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_7_reg_4276[7]_i_5 
       (.I0(mul_ln18_7_reg_4201[4]),
        .I1(shell_top_sa_pe_ba_1_3_loc_2_reg_838[4]),
        .O(\add_ln18_7_reg_4276[7]_i_5_n_3 ));
  FDRE \add_ln18_7_reg_4276_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[0]),
        .Q(add_ln18_7_reg_4276[0]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[10]),
        .Q(add_ln18_7_reg_4276[10]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[11]),
        .Q(add_ln18_7_reg_4276[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_7_reg_4276_reg[11]_i_1 
       (.CI(\add_ln18_7_reg_4276_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_7_reg_4276_reg[11]_i_1_n_3 ,\add_ln18_7_reg_4276_reg[11]_i_1_n_4 ,\add_ln18_7_reg_4276_reg[11]_i_1_n_5 ,\add_ln18_7_reg_4276_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_7_reg_4201[11:8]),
        .O(add_ln18_7_fu_2802_p2[11:8]),
        .S({\add_ln18_7_reg_4276[11]_i_2_n_3 ,\add_ln18_7_reg_4276[11]_i_3_n_3 ,\add_ln18_7_reg_4276[11]_i_4_n_3 ,\add_ln18_7_reg_4276[11]_i_5_n_3 }));
  FDRE \add_ln18_7_reg_4276_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[12]),
        .Q(add_ln18_7_reg_4276[12]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[13]),
        .Q(add_ln18_7_reg_4276[13]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[14]),
        .Q(add_ln18_7_reg_4276[14]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[15]),
        .Q(add_ln18_7_reg_4276[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_7_reg_4276_reg[15]_i_1 
       (.CI(\add_ln18_7_reg_4276_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_7_reg_4276_reg[15]_i_1_n_3 ,\add_ln18_7_reg_4276_reg[15]_i_1_n_4 ,\add_ln18_7_reg_4276_reg[15]_i_1_n_5 ,\add_ln18_7_reg_4276_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_7_reg_4201[15:12]),
        .O(add_ln18_7_fu_2802_p2[15:12]),
        .S({\add_ln18_7_reg_4276[15]_i_2_n_3 ,\add_ln18_7_reg_4276[15]_i_3_n_3 ,\add_ln18_7_reg_4276[15]_i_4_n_3 ,\add_ln18_7_reg_4276[15]_i_5_n_3 }));
  FDRE \add_ln18_7_reg_4276_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[16]),
        .Q(add_ln18_7_reg_4276[16]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[17]),
        .Q(add_ln18_7_reg_4276[17]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[18]),
        .Q(add_ln18_7_reg_4276[18]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[19]),
        .Q(add_ln18_7_reg_4276[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_7_reg_4276_reg[19]_i_1 
       (.CI(\add_ln18_7_reg_4276_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_7_reg_4276_reg[19]_i_1_n_3 ,\add_ln18_7_reg_4276_reg[19]_i_1_n_4 ,\add_ln18_7_reg_4276_reg[19]_i_1_n_5 ,\add_ln18_7_reg_4276_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_7_reg_4201[19:16]),
        .O(add_ln18_7_fu_2802_p2[19:16]),
        .S({\add_ln18_7_reg_4276[19]_i_2_n_3 ,\add_ln18_7_reg_4276[19]_i_3_n_3 ,\add_ln18_7_reg_4276[19]_i_4_n_3 ,\add_ln18_7_reg_4276[19]_i_5_n_3 }));
  FDRE \add_ln18_7_reg_4276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[1]),
        .Q(add_ln18_7_reg_4276[1]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[20]),
        .Q(add_ln18_7_reg_4276[20]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[21]),
        .Q(add_ln18_7_reg_4276[21]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[22]),
        .Q(add_ln18_7_reg_4276[22]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[23]),
        .Q(add_ln18_7_reg_4276[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_7_reg_4276_reg[23]_i_1 
       (.CI(\add_ln18_7_reg_4276_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_7_reg_4276_reg[23]_i_1_n_3 ,\add_ln18_7_reg_4276_reg[23]_i_1_n_4 ,\add_ln18_7_reg_4276_reg[23]_i_1_n_5 ,\add_ln18_7_reg_4276_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_7_reg_4201[23:20]),
        .O(add_ln18_7_fu_2802_p2[23:20]),
        .S({\add_ln18_7_reg_4276[23]_i_2_n_3 ,\add_ln18_7_reg_4276[23]_i_3_n_3 ,\add_ln18_7_reg_4276[23]_i_4_n_3 ,\add_ln18_7_reg_4276[23]_i_5_n_3 }));
  FDRE \add_ln18_7_reg_4276_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[24]),
        .Q(add_ln18_7_reg_4276[24]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[25]),
        .Q(add_ln18_7_reg_4276[25]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[26]),
        .Q(add_ln18_7_reg_4276[26]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[27]),
        .Q(add_ln18_7_reg_4276[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_7_reg_4276_reg[27]_i_1 
       (.CI(\add_ln18_7_reg_4276_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_7_reg_4276_reg[27]_i_1_n_3 ,\add_ln18_7_reg_4276_reg[27]_i_1_n_4 ,\add_ln18_7_reg_4276_reg[27]_i_1_n_5 ,\add_ln18_7_reg_4276_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_7_reg_4201[27:24]),
        .O(add_ln18_7_fu_2802_p2[27:24]),
        .S({\add_ln18_7_reg_4276[27]_i_2_n_3 ,\add_ln18_7_reg_4276[27]_i_3_n_3 ,\add_ln18_7_reg_4276[27]_i_4_n_3 ,\add_ln18_7_reg_4276[27]_i_5_n_3 }));
  FDRE \add_ln18_7_reg_4276_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[28]),
        .Q(add_ln18_7_reg_4276[28]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[29]),
        .Q(add_ln18_7_reg_4276[29]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[2]),
        .Q(add_ln18_7_reg_4276[2]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[30]),
        .Q(add_ln18_7_reg_4276[30]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[31]),
        .Q(add_ln18_7_reg_4276[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_7_reg_4276_reg[31]_i_1 
       (.CI(\add_ln18_7_reg_4276_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_7_reg_4276_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_7_reg_4276_reg[31]_i_1_n_4 ,\add_ln18_7_reg_4276_reg[31]_i_1_n_5 ,\add_ln18_7_reg_4276_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_7_reg_4201[30:28]}),
        .O(add_ln18_7_fu_2802_p2[31:28]),
        .S({\add_ln18_7_reg_4276[31]_i_2_n_3 ,\add_ln18_7_reg_4276[31]_i_3_n_3 ,\add_ln18_7_reg_4276[31]_i_4_n_3 ,\add_ln18_7_reg_4276[31]_i_5_n_3 }));
  FDRE \add_ln18_7_reg_4276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[3]),
        .Q(add_ln18_7_reg_4276[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_7_reg_4276_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_7_reg_4276_reg[3]_i_1_n_3 ,\add_ln18_7_reg_4276_reg[3]_i_1_n_4 ,\add_ln18_7_reg_4276_reg[3]_i_1_n_5 ,\add_ln18_7_reg_4276_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_7_reg_4201[3:0]),
        .O(add_ln18_7_fu_2802_p2[3:0]),
        .S({\add_ln18_7_reg_4276[3]_i_2_n_3 ,\add_ln18_7_reg_4276[3]_i_3_n_3 ,\add_ln18_7_reg_4276[3]_i_4_n_3 ,\add_ln18_7_reg_4276[3]_i_5_n_3 }));
  FDRE \add_ln18_7_reg_4276_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[4]),
        .Q(add_ln18_7_reg_4276[4]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[5]),
        .Q(add_ln18_7_reg_4276[5]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[6]),
        .Q(add_ln18_7_reg_4276[6]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[7]),
        .Q(add_ln18_7_reg_4276[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_7_reg_4276_reg[7]_i_1 
       (.CI(\add_ln18_7_reg_4276_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_7_reg_4276_reg[7]_i_1_n_3 ,\add_ln18_7_reg_4276_reg[7]_i_1_n_4 ,\add_ln18_7_reg_4276_reg[7]_i_1_n_5 ,\add_ln18_7_reg_4276_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_7_reg_4201[7:4]),
        .O(add_ln18_7_fu_2802_p2[7:4]),
        .S({\add_ln18_7_reg_4276[7]_i_2_n_3 ,\add_ln18_7_reg_4276[7]_i_3_n_3 ,\add_ln18_7_reg_4276[7]_i_4_n_3 ,\add_ln18_7_reg_4276[7]_i_5_n_3 }));
  FDRE \add_ln18_7_reg_4276_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[8]),
        .Q(add_ln18_7_reg_4276[8]),
        .R(1'b0));
  FDRE \add_ln18_7_reg_4276_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_7_fu_2802_p2[9]),
        .Q(add_ln18_7_reg_4276[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[11]_i_2 
       (.I0(mul_ln18_8_reg_4206[11]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[11]),
        .O(\add_ln18_8_reg_4281[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[11]_i_3 
       (.I0(mul_ln18_8_reg_4206[10]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[10]),
        .O(\add_ln18_8_reg_4281[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[11]_i_4 
       (.I0(mul_ln18_8_reg_4206[9]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[9]),
        .O(\add_ln18_8_reg_4281[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[11]_i_5 
       (.I0(mul_ln18_8_reg_4206[8]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[8]),
        .O(\add_ln18_8_reg_4281[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[15]_i_2 
       (.I0(mul_ln18_8_reg_4206[15]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[15]),
        .O(\add_ln18_8_reg_4281[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[15]_i_3 
       (.I0(mul_ln18_8_reg_4206[14]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[14]),
        .O(\add_ln18_8_reg_4281[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[15]_i_4 
       (.I0(mul_ln18_8_reg_4206[13]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[13]),
        .O(\add_ln18_8_reg_4281[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[15]_i_5 
       (.I0(mul_ln18_8_reg_4206[12]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[12]),
        .O(\add_ln18_8_reg_4281[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[19]_i_2 
       (.I0(mul_ln18_8_reg_4206[19]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[19]),
        .O(\add_ln18_8_reg_4281[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[19]_i_3 
       (.I0(mul_ln18_8_reg_4206[18]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[18]),
        .O(\add_ln18_8_reg_4281[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[19]_i_4 
       (.I0(mul_ln18_8_reg_4206[17]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[17]),
        .O(\add_ln18_8_reg_4281[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[19]_i_5 
       (.I0(mul_ln18_8_reg_4206[16]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[16]),
        .O(\add_ln18_8_reg_4281[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[23]_i_2 
       (.I0(mul_ln18_8_reg_4206[23]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[23]),
        .O(\add_ln18_8_reg_4281[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[23]_i_3 
       (.I0(mul_ln18_8_reg_4206[22]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[22]),
        .O(\add_ln18_8_reg_4281[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[23]_i_4 
       (.I0(mul_ln18_8_reg_4206[21]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[21]),
        .O(\add_ln18_8_reg_4281[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[23]_i_5 
       (.I0(mul_ln18_8_reg_4206[20]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[20]),
        .O(\add_ln18_8_reg_4281[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[27]_i_2 
       (.I0(mul_ln18_8_reg_4206[27]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[27]),
        .O(\add_ln18_8_reg_4281[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[27]_i_3 
       (.I0(mul_ln18_8_reg_4206[26]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[26]),
        .O(\add_ln18_8_reg_4281[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[27]_i_4 
       (.I0(mul_ln18_8_reg_4206[25]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[25]),
        .O(\add_ln18_8_reg_4281[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[27]_i_5 
       (.I0(mul_ln18_8_reg_4206[24]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[24]),
        .O(\add_ln18_8_reg_4281[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[31]_i_2 
       (.I0(mul_ln18_8_reg_4206[31]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[31]),
        .O(\add_ln18_8_reg_4281[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[31]_i_3 
       (.I0(mul_ln18_8_reg_4206[30]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[30]),
        .O(\add_ln18_8_reg_4281[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[31]_i_4 
       (.I0(mul_ln18_8_reg_4206[29]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[29]),
        .O(\add_ln18_8_reg_4281[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[31]_i_5 
       (.I0(mul_ln18_8_reg_4206[28]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[28]),
        .O(\add_ln18_8_reg_4281[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[3]_i_2 
       (.I0(mul_ln18_8_reg_4206[3]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[3]),
        .O(\add_ln18_8_reg_4281[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[3]_i_3 
       (.I0(mul_ln18_8_reg_4206[2]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[2]),
        .O(\add_ln18_8_reg_4281[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[3]_i_4 
       (.I0(mul_ln18_8_reg_4206[1]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[1]),
        .O(\add_ln18_8_reg_4281[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[3]_i_5 
       (.I0(mul_ln18_8_reg_4206[0]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[0]),
        .O(\add_ln18_8_reg_4281[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[7]_i_2 
       (.I0(mul_ln18_8_reg_4206[7]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[7]),
        .O(\add_ln18_8_reg_4281[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[7]_i_3 
       (.I0(mul_ln18_8_reg_4206[6]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[6]),
        .O(\add_ln18_8_reg_4281[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[7]_i_4 
       (.I0(mul_ln18_8_reg_4206[5]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[5]),
        .O(\add_ln18_8_reg_4281[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_8_reg_4281[7]_i_5 
       (.I0(mul_ln18_8_reg_4206[4]),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[4]),
        .O(\add_ln18_8_reg_4281[7]_i_5_n_3 ));
  FDRE \add_ln18_8_reg_4281_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[0]),
        .Q(add_ln18_8_reg_4281[0]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[10]),
        .Q(add_ln18_8_reg_4281[10]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[11]),
        .Q(add_ln18_8_reg_4281[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_8_reg_4281_reg[11]_i_1 
       (.CI(\add_ln18_8_reg_4281_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_8_reg_4281_reg[11]_i_1_n_3 ,\add_ln18_8_reg_4281_reg[11]_i_1_n_4 ,\add_ln18_8_reg_4281_reg[11]_i_1_n_5 ,\add_ln18_8_reg_4281_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_8_reg_4206[11:8]),
        .O(add_ln18_8_fu_2807_p2[11:8]),
        .S({\add_ln18_8_reg_4281[11]_i_2_n_3 ,\add_ln18_8_reg_4281[11]_i_3_n_3 ,\add_ln18_8_reg_4281[11]_i_4_n_3 ,\add_ln18_8_reg_4281[11]_i_5_n_3 }));
  FDRE \add_ln18_8_reg_4281_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[12]),
        .Q(add_ln18_8_reg_4281[12]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[13]),
        .Q(add_ln18_8_reg_4281[13]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[14]),
        .Q(add_ln18_8_reg_4281[14]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[15]),
        .Q(add_ln18_8_reg_4281[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_8_reg_4281_reg[15]_i_1 
       (.CI(\add_ln18_8_reg_4281_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_8_reg_4281_reg[15]_i_1_n_3 ,\add_ln18_8_reg_4281_reg[15]_i_1_n_4 ,\add_ln18_8_reg_4281_reg[15]_i_1_n_5 ,\add_ln18_8_reg_4281_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_8_reg_4206[15:12]),
        .O(add_ln18_8_fu_2807_p2[15:12]),
        .S({\add_ln18_8_reg_4281[15]_i_2_n_3 ,\add_ln18_8_reg_4281[15]_i_3_n_3 ,\add_ln18_8_reg_4281[15]_i_4_n_3 ,\add_ln18_8_reg_4281[15]_i_5_n_3 }));
  FDRE \add_ln18_8_reg_4281_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[16]),
        .Q(add_ln18_8_reg_4281[16]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[17]),
        .Q(add_ln18_8_reg_4281[17]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[18]),
        .Q(add_ln18_8_reg_4281[18]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[19]),
        .Q(add_ln18_8_reg_4281[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_8_reg_4281_reg[19]_i_1 
       (.CI(\add_ln18_8_reg_4281_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_8_reg_4281_reg[19]_i_1_n_3 ,\add_ln18_8_reg_4281_reg[19]_i_1_n_4 ,\add_ln18_8_reg_4281_reg[19]_i_1_n_5 ,\add_ln18_8_reg_4281_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_8_reg_4206[19:16]),
        .O(add_ln18_8_fu_2807_p2[19:16]),
        .S({\add_ln18_8_reg_4281[19]_i_2_n_3 ,\add_ln18_8_reg_4281[19]_i_3_n_3 ,\add_ln18_8_reg_4281[19]_i_4_n_3 ,\add_ln18_8_reg_4281[19]_i_5_n_3 }));
  FDRE \add_ln18_8_reg_4281_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[1]),
        .Q(add_ln18_8_reg_4281[1]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[20]),
        .Q(add_ln18_8_reg_4281[20]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[21]),
        .Q(add_ln18_8_reg_4281[21]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[22]),
        .Q(add_ln18_8_reg_4281[22]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[23]),
        .Q(add_ln18_8_reg_4281[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_8_reg_4281_reg[23]_i_1 
       (.CI(\add_ln18_8_reg_4281_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_8_reg_4281_reg[23]_i_1_n_3 ,\add_ln18_8_reg_4281_reg[23]_i_1_n_4 ,\add_ln18_8_reg_4281_reg[23]_i_1_n_5 ,\add_ln18_8_reg_4281_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_8_reg_4206[23:20]),
        .O(add_ln18_8_fu_2807_p2[23:20]),
        .S({\add_ln18_8_reg_4281[23]_i_2_n_3 ,\add_ln18_8_reg_4281[23]_i_3_n_3 ,\add_ln18_8_reg_4281[23]_i_4_n_3 ,\add_ln18_8_reg_4281[23]_i_5_n_3 }));
  FDRE \add_ln18_8_reg_4281_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[24]),
        .Q(add_ln18_8_reg_4281[24]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[25]),
        .Q(add_ln18_8_reg_4281[25]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[26]),
        .Q(add_ln18_8_reg_4281[26]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[27]),
        .Q(add_ln18_8_reg_4281[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_8_reg_4281_reg[27]_i_1 
       (.CI(\add_ln18_8_reg_4281_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_8_reg_4281_reg[27]_i_1_n_3 ,\add_ln18_8_reg_4281_reg[27]_i_1_n_4 ,\add_ln18_8_reg_4281_reg[27]_i_1_n_5 ,\add_ln18_8_reg_4281_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_8_reg_4206[27:24]),
        .O(add_ln18_8_fu_2807_p2[27:24]),
        .S({\add_ln18_8_reg_4281[27]_i_2_n_3 ,\add_ln18_8_reg_4281[27]_i_3_n_3 ,\add_ln18_8_reg_4281[27]_i_4_n_3 ,\add_ln18_8_reg_4281[27]_i_5_n_3 }));
  FDRE \add_ln18_8_reg_4281_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[28]),
        .Q(add_ln18_8_reg_4281[28]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[29]),
        .Q(add_ln18_8_reg_4281[29]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[2]),
        .Q(add_ln18_8_reg_4281[2]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[30]),
        .Q(add_ln18_8_reg_4281[30]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[31]),
        .Q(add_ln18_8_reg_4281[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_8_reg_4281_reg[31]_i_1 
       (.CI(\add_ln18_8_reg_4281_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_8_reg_4281_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_8_reg_4281_reg[31]_i_1_n_4 ,\add_ln18_8_reg_4281_reg[31]_i_1_n_5 ,\add_ln18_8_reg_4281_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_8_reg_4206[30:28]}),
        .O(add_ln18_8_fu_2807_p2[31:28]),
        .S({\add_ln18_8_reg_4281[31]_i_2_n_3 ,\add_ln18_8_reg_4281[31]_i_3_n_3 ,\add_ln18_8_reg_4281[31]_i_4_n_3 ,\add_ln18_8_reg_4281[31]_i_5_n_3 }));
  FDRE \add_ln18_8_reg_4281_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[3]),
        .Q(add_ln18_8_reg_4281[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_8_reg_4281_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_8_reg_4281_reg[3]_i_1_n_3 ,\add_ln18_8_reg_4281_reg[3]_i_1_n_4 ,\add_ln18_8_reg_4281_reg[3]_i_1_n_5 ,\add_ln18_8_reg_4281_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_8_reg_4206[3:0]),
        .O(add_ln18_8_fu_2807_p2[3:0]),
        .S({\add_ln18_8_reg_4281[3]_i_2_n_3 ,\add_ln18_8_reg_4281[3]_i_3_n_3 ,\add_ln18_8_reg_4281[3]_i_4_n_3 ,\add_ln18_8_reg_4281[3]_i_5_n_3 }));
  FDRE \add_ln18_8_reg_4281_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[4]),
        .Q(add_ln18_8_reg_4281[4]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[5]),
        .Q(add_ln18_8_reg_4281[5]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[6]),
        .Q(add_ln18_8_reg_4281[6]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[7]),
        .Q(add_ln18_8_reg_4281[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_8_reg_4281_reg[7]_i_1 
       (.CI(\add_ln18_8_reg_4281_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_8_reg_4281_reg[7]_i_1_n_3 ,\add_ln18_8_reg_4281_reg[7]_i_1_n_4 ,\add_ln18_8_reg_4281_reg[7]_i_1_n_5 ,\add_ln18_8_reg_4281_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_8_reg_4206[7:4]),
        .O(add_ln18_8_fu_2807_p2[7:4]),
        .S({\add_ln18_8_reg_4281[7]_i_2_n_3 ,\add_ln18_8_reg_4281[7]_i_3_n_3 ,\add_ln18_8_reg_4281[7]_i_4_n_3 ,\add_ln18_8_reg_4281[7]_i_5_n_3 }));
  FDRE \add_ln18_8_reg_4281_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[8]),
        .Q(add_ln18_8_reg_4281[8]),
        .R(1'b0));
  FDRE \add_ln18_8_reg_4281_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_8_fu_2807_p2[9]),
        .Q(add_ln18_8_reg_4281[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[11]_i_2 
       (.I0(mul_ln18_9_reg_4211[11]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[11]),
        .O(\add_ln18_9_reg_4286[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[11]_i_3 
       (.I0(mul_ln18_9_reg_4211[10]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[10]),
        .O(\add_ln18_9_reg_4286[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[11]_i_4 
       (.I0(mul_ln18_9_reg_4211[9]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[9]),
        .O(\add_ln18_9_reg_4286[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[11]_i_5 
       (.I0(mul_ln18_9_reg_4211[8]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[8]),
        .O(\add_ln18_9_reg_4286[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[15]_i_2 
       (.I0(mul_ln18_9_reg_4211[15]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[15]),
        .O(\add_ln18_9_reg_4286[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[15]_i_3 
       (.I0(mul_ln18_9_reg_4211[14]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[14]),
        .O(\add_ln18_9_reg_4286[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[15]_i_4 
       (.I0(mul_ln18_9_reg_4211[13]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[13]),
        .O(\add_ln18_9_reg_4286[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[15]_i_5 
       (.I0(mul_ln18_9_reg_4211[12]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[12]),
        .O(\add_ln18_9_reg_4286[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[19]_i_2 
       (.I0(mul_ln18_9_reg_4211[19]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[19]),
        .O(\add_ln18_9_reg_4286[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[19]_i_3 
       (.I0(mul_ln18_9_reg_4211[18]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[18]),
        .O(\add_ln18_9_reg_4286[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[19]_i_4 
       (.I0(mul_ln18_9_reg_4211[17]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[17]),
        .O(\add_ln18_9_reg_4286[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[19]_i_5 
       (.I0(mul_ln18_9_reg_4211[16]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[16]),
        .O(\add_ln18_9_reg_4286[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[23]_i_2 
       (.I0(mul_ln18_9_reg_4211[23]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[23]),
        .O(\add_ln18_9_reg_4286[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[23]_i_3 
       (.I0(mul_ln18_9_reg_4211[22]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[22]),
        .O(\add_ln18_9_reg_4286[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[23]_i_4 
       (.I0(mul_ln18_9_reg_4211[21]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[21]),
        .O(\add_ln18_9_reg_4286[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[23]_i_5 
       (.I0(mul_ln18_9_reg_4211[20]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[20]),
        .O(\add_ln18_9_reg_4286[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[27]_i_2 
       (.I0(mul_ln18_9_reg_4211[27]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[27]),
        .O(\add_ln18_9_reg_4286[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[27]_i_3 
       (.I0(mul_ln18_9_reg_4211[26]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[26]),
        .O(\add_ln18_9_reg_4286[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[27]_i_4 
       (.I0(mul_ln18_9_reg_4211[25]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[25]),
        .O(\add_ln18_9_reg_4286[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[27]_i_5 
       (.I0(mul_ln18_9_reg_4211[24]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[24]),
        .O(\add_ln18_9_reg_4286[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[31]_i_2 
       (.I0(mul_ln18_9_reg_4211[31]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[31]),
        .O(\add_ln18_9_reg_4286[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[31]_i_3 
       (.I0(mul_ln18_9_reg_4211[30]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[30]),
        .O(\add_ln18_9_reg_4286[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[31]_i_4 
       (.I0(mul_ln18_9_reg_4211[29]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[29]),
        .O(\add_ln18_9_reg_4286[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[31]_i_5 
       (.I0(mul_ln18_9_reg_4211[28]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[28]),
        .O(\add_ln18_9_reg_4286[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[3]_i_2 
       (.I0(mul_ln18_9_reg_4211[3]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[3]),
        .O(\add_ln18_9_reg_4286[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[3]_i_3 
       (.I0(mul_ln18_9_reg_4211[2]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[2]),
        .O(\add_ln18_9_reg_4286[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[3]_i_4 
       (.I0(mul_ln18_9_reg_4211[1]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[1]),
        .O(\add_ln18_9_reg_4286[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[3]_i_5 
       (.I0(mul_ln18_9_reg_4211[0]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[0]),
        .O(\add_ln18_9_reg_4286[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[7]_i_2 
       (.I0(mul_ln18_9_reg_4211[7]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[7]),
        .O(\add_ln18_9_reg_4286[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[7]_i_3 
       (.I0(mul_ln18_9_reg_4211[6]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[6]),
        .O(\add_ln18_9_reg_4286[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[7]_i_4 
       (.I0(mul_ln18_9_reg_4211[5]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[5]),
        .O(\add_ln18_9_reg_4286[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_9_reg_4286[7]_i_5 
       (.I0(mul_ln18_9_reg_4211[4]),
        .I1(shell_top_sa_pe_ba_2_1_loc_2_reg_860[4]),
        .O(\add_ln18_9_reg_4286[7]_i_5_n_3 ));
  FDRE \add_ln18_9_reg_4286_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[0]),
        .Q(add_ln18_9_reg_4286[0]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[10]),
        .Q(add_ln18_9_reg_4286[10]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[11]),
        .Q(add_ln18_9_reg_4286[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_9_reg_4286_reg[11]_i_1 
       (.CI(\add_ln18_9_reg_4286_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_9_reg_4286_reg[11]_i_1_n_3 ,\add_ln18_9_reg_4286_reg[11]_i_1_n_4 ,\add_ln18_9_reg_4286_reg[11]_i_1_n_5 ,\add_ln18_9_reg_4286_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_9_reg_4211[11:8]),
        .O(add_ln18_9_fu_2812_p2[11:8]),
        .S({\add_ln18_9_reg_4286[11]_i_2_n_3 ,\add_ln18_9_reg_4286[11]_i_3_n_3 ,\add_ln18_9_reg_4286[11]_i_4_n_3 ,\add_ln18_9_reg_4286[11]_i_5_n_3 }));
  FDRE \add_ln18_9_reg_4286_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[12]),
        .Q(add_ln18_9_reg_4286[12]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[13]),
        .Q(add_ln18_9_reg_4286[13]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[14]),
        .Q(add_ln18_9_reg_4286[14]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[15]),
        .Q(add_ln18_9_reg_4286[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_9_reg_4286_reg[15]_i_1 
       (.CI(\add_ln18_9_reg_4286_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_9_reg_4286_reg[15]_i_1_n_3 ,\add_ln18_9_reg_4286_reg[15]_i_1_n_4 ,\add_ln18_9_reg_4286_reg[15]_i_1_n_5 ,\add_ln18_9_reg_4286_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_9_reg_4211[15:12]),
        .O(add_ln18_9_fu_2812_p2[15:12]),
        .S({\add_ln18_9_reg_4286[15]_i_2_n_3 ,\add_ln18_9_reg_4286[15]_i_3_n_3 ,\add_ln18_9_reg_4286[15]_i_4_n_3 ,\add_ln18_9_reg_4286[15]_i_5_n_3 }));
  FDRE \add_ln18_9_reg_4286_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[16]),
        .Q(add_ln18_9_reg_4286[16]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[17]),
        .Q(add_ln18_9_reg_4286[17]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[18]),
        .Q(add_ln18_9_reg_4286[18]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[19]),
        .Q(add_ln18_9_reg_4286[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_9_reg_4286_reg[19]_i_1 
       (.CI(\add_ln18_9_reg_4286_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_9_reg_4286_reg[19]_i_1_n_3 ,\add_ln18_9_reg_4286_reg[19]_i_1_n_4 ,\add_ln18_9_reg_4286_reg[19]_i_1_n_5 ,\add_ln18_9_reg_4286_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_9_reg_4211[19:16]),
        .O(add_ln18_9_fu_2812_p2[19:16]),
        .S({\add_ln18_9_reg_4286[19]_i_2_n_3 ,\add_ln18_9_reg_4286[19]_i_3_n_3 ,\add_ln18_9_reg_4286[19]_i_4_n_3 ,\add_ln18_9_reg_4286[19]_i_5_n_3 }));
  FDRE \add_ln18_9_reg_4286_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[1]),
        .Q(add_ln18_9_reg_4286[1]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[20]),
        .Q(add_ln18_9_reg_4286[20]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[21]),
        .Q(add_ln18_9_reg_4286[21]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[22]),
        .Q(add_ln18_9_reg_4286[22]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[23]),
        .Q(add_ln18_9_reg_4286[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_9_reg_4286_reg[23]_i_1 
       (.CI(\add_ln18_9_reg_4286_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_9_reg_4286_reg[23]_i_1_n_3 ,\add_ln18_9_reg_4286_reg[23]_i_1_n_4 ,\add_ln18_9_reg_4286_reg[23]_i_1_n_5 ,\add_ln18_9_reg_4286_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_9_reg_4211[23:20]),
        .O(add_ln18_9_fu_2812_p2[23:20]),
        .S({\add_ln18_9_reg_4286[23]_i_2_n_3 ,\add_ln18_9_reg_4286[23]_i_3_n_3 ,\add_ln18_9_reg_4286[23]_i_4_n_3 ,\add_ln18_9_reg_4286[23]_i_5_n_3 }));
  FDRE \add_ln18_9_reg_4286_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[24]),
        .Q(add_ln18_9_reg_4286[24]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[25]),
        .Q(add_ln18_9_reg_4286[25]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[26]),
        .Q(add_ln18_9_reg_4286[26]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[27]),
        .Q(add_ln18_9_reg_4286[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_9_reg_4286_reg[27]_i_1 
       (.CI(\add_ln18_9_reg_4286_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_9_reg_4286_reg[27]_i_1_n_3 ,\add_ln18_9_reg_4286_reg[27]_i_1_n_4 ,\add_ln18_9_reg_4286_reg[27]_i_1_n_5 ,\add_ln18_9_reg_4286_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_9_reg_4211[27:24]),
        .O(add_ln18_9_fu_2812_p2[27:24]),
        .S({\add_ln18_9_reg_4286[27]_i_2_n_3 ,\add_ln18_9_reg_4286[27]_i_3_n_3 ,\add_ln18_9_reg_4286[27]_i_4_n_3 ,\add_ln18_9_reg_4286[27]_i_5_n_3 }));
  FDRE \add_ln18_9_reg_4286_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[28]),
        .Q(add_ln18_9_reg_4286[28]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[29]),
        .Q(add_ln18_9_reg_4286[29]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[2]),
        .Q(add_ln18_9_reg_4286[2]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[30]),
        .Q(add_ln18_9_reg_4286[30]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[31]),
        .Q(add_ln18_9_reg_4286[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_9_reg_4286_reg[31]_i_1 
       (.CI(\add_ln18_9_reg_4286_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_9_reg_4286_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_9_reg_4286_reg[31]_i_1_n_4 ,\add_ln18_9_reg_4286_reg[31]_i_1_n_5 ,\add_ln18_9_reg_4286_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln18_9_reg_4211[30:28]}),
        .O(add_ln18_9_fu_2812_p2[31:28]),
        .S({\add_ln18_9_reg_4286[31]_i_2_n_3 ,\add_ln18_9_reg_4286[31]_i_3_n_3 ,\add_ln18_9_reg_4286[31]_i_4_n_3 ,\add_ln18_9_reg_4286[31]_i_5_n_3 }));
  FDRE \add_ln18_9_reg_4286_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[3]),
        .Q(add_ln18_9_reg_4286[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_9_reg_4286_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_9_reg_4286_reg[3]_i_1_n_3 ,\add_ln18_9_reg_4286_reg[3]_i_1_n_4 ,\add_ln18_9_reg_4286_reg[3]_i_1_n_5 ,\add_ln18_9_reg_4286_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_9_reg_4211[3:0]),
        .O(add_ln18_9_fu_2812_p2[3:0]),
        .S({\add_ln18_9_reg_4286[3]_i_2_n_3 ,\add_ln18_9_reg_4286[3]_i_3_n_3 ,\add_ln18_9_reg_4286[3]_i_4_n_3 ,\add_ln18_9_reg_4286[3]_i_5_n_3 }));
  FDRE \add_ln18_9_reg_4286_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[4]),
        .Q(add_ln18_9_reg_4286[4]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[5]),
        .Q(add_ln18_9_reg_4286[5]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[6]),
        .Q(add_ln18_9_reg_4286[6]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[7]),
        .Q(add_ln18_9_reg_4286[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_9_reg_4286_reg[7]_i_1 
       (.CI(\add_ln18_9_reg_4286_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_9_reg_4286_reg[7]_i_1_n_3 ,\add_ln18_9_reg_4286_reg[7]_i_1_n_4 ,\add_ln18_9_reg_4286_reg[7]_i_1_n_5 ,\add_ln18_9_reg_4286_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln18_9_reg_4211[7:4]),
        .O(add_ln18_9_fu_2812_p2[7:4]),
        .S({\add_ln18_9_reg_4286[7]_i_2_n_3 ,\add_ln18_9_reg_4286[7]_i_3_n_3 ,\add_ln18_9_reg_4286[7]_i_4_n_3 ,\add_ln18_9_reg_4286[7]_i_5_n_3 }));
  FDRE \add_ln18_9_reg_4286_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[8]),
        .Q(add_ln18_9_reg_4286[8]),
        .R(1'b0));
  FDRE \add_ln18_9_reg_4286_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_9_fu_2812_p2[9]),
        .Q(add_ln18_9_reg_4286[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[11]_i_2 
       (.I0(reg_1125[11]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[11]),
        .O(\add_ln18_reg_4246[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[11]_i_3 
       (.I0(reg_1125[10]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[10]),
        .O(\add_ln18_reg_4246[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[11]_i_4 
       (.I0(reg_1125[9]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[9]),
        .O(\add_ln18_reg_4246[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[11]_i_5 
       (.I0(reg_1125[8]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[8]),
        .O(\add_ln18_reg_4246[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[15]_i_2 
       (.I0(reg_1125[15]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[15]),
        .O(\add_ln18_reg_4246[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[15]_i_3 
       (.I0(reg_1125[14]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[14]),
        .O(\add_ln18_reg_4246[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[15]_i_4 
       (.I0(reg_1125[13]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[13]),
        .O(\add_ln18_reg_4246[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[15]_i_5 
       (.I0(reg_1125[12]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[12]),
        .O(\add_ln18_reg_4246[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[19]_i_2 
       (.I0(reg_1125[19]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[19]),
        .O(\add_ln18_reg_4246[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[19]_i_3 
       (.I0(reg_1125[18]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[18]),
        .O(\add_ln18_reg_4246[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[19]_i_4 
       (.I0(reg_1125[17]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[17]),
        .O(\add_ln18_reg_4246[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[19]_i_5 
       (.I0(reg_1125[16]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[16]),
        .O(\add_ln18_reg_4246[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[23]_i_2 
       (.I0(reg_1125[23]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[23]),
        .O(\add_ln18_reg_4246[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[23]_i_3 
       (.I0(reg_1125[22]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[22]),
        .O(\add_ln18_reg_4246[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[23]_i_4 
       (.I0(reg_1125[21]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[21]),
        .O(\add_ln18_reg_4246[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[23]_i_5 
       (.I0(reg_1125[20]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[20]),
        .O(\add_ln18_reg_4246[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[27]_i_2 
       (.I0(reg_1125[27]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[27]),
        .O(\add_ln18_reg_4246[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[27]_i_3 
       (.I0(reg_1125[26]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[26]),
        .O(\add_ln18_reg_4246[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[27]_i_4 
       (.I0(reg_1125[25]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[25]),
        .O(\add_ln18_reg_4246[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[27]_i_5 
       (.I0(reg_1125[24]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[24]),
        .O(\add_ln18_reg_4246[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[31]_i_2 
       (.I0(reg_1125[31]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[31]),
        .O(\add_ln18_reg_4246[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[31]_i_3 
       (.I0(reg_1125[30]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[30]),
        .O(\add_ln18_reg_4246[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[31]_i_4 
       (.I0(reg_1125[29]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[29]),
        .O(\add_ln18_reg_4246[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[31]_i_5 
       (.I0(reg_1125[28]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[28]),
        .O(\add_ln18_reg_4246[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[3]_i_2 
       (.I0(reg_1125[3]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[3]),
        .O(\add_ln18_reg_4246[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[3]_i_3 
       (.I0(reg_1125[2]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[2]),
        .O(\add_ln18_reg_4246[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[3]_i_4 
       (.I0(reg_1125[1]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[1]),
        .O(\add_ln18_reg_4246[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[3]_i_5 
       (.I0(reg_1125[0]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[0]),
        .O(\add_ln18_reg_4246[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[7]_i_2 
       (.I0(reg_1125[7]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[7]),
        .O(\add_ln18_reg_4246[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[7]_i_3 
       (.I0(reg_1125[6]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[6]),
        .O(\add_ln18_reg_4246[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[7]_i_4 
       (.I0(reg_1125[5]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[5]),
        .O(\add_ln18_reg_4246[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_4246[7]_i_5 
       (.I0(reg_1125[4]),
        .I1(shell_top_sa_pe_ba_0_0_loc_2_reg_761[4]),
        .O(\add_ln18_reg_4246[7]_i_5_n_3 ));
  FDRE \add_ln18_reg_4246_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[0]),
        .Q(add_ln18_reg_4246[0]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[10]),
        .Q(add_ln18_reg_4246[10]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[11]),
        .Q(add_ln18_reg_4246[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_reg_4246_reg[11]_i_1 
       (.CI(\add_ln18_reg_4246_reg[7]_i_1_n_3 ),
        .CO({\add_ln18_reg_4246_reg[11]_i_1_n_3 ,\add_ln18_reg_4246_reg[11]_i_1_n_4 ,\add_ln18_reg_4246_reg[11]_i_1_n_5 ,\add_ln18_reg_4246_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_1125[11:8]),
        .O(add_ln18_fu_2771_p2[11:8]),
        .S({\add_ln18_reg_4246[11]_i_2_n_3 ,\add_ln18_reg_4246[11]_i_3_n_3 ,\add_ln18_reg_4246[11]_i_4_n_3 ,\add_ln18_reg_4246[11]_i_5_n_3 }));
  FDRE \add_ln18_reg_4246_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[12]),
        .Q(add_ln18_reg_4246[12]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[13]),
        .Q(add_ln18_reg_4246[13]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[14]),
        .Q(add_ln18_reg_4246[14]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[15]),
        .Q(add_ln18_reg_4246[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_reg_4246_reg[15]_i_1 
       (.CI(\add_ln18_reg_4246_reg[11]_i_1_n_3 ),
        .CO({\add_ln18_reg_4246_reg[15]_i_1_n_3 ,\add_ln18_reg_4246_reg[15]_i_1_n_4 ,\add_ln18_reg_4246_reg[15]_i_1_n_5 ,\add_ln18_reg_4246_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_1125[15:12]),
        .O(add_ln18_fu_2771_p2[15:12]),
        .S({\add_ln18_reg_4246[15]_i_2_n_3 ,\add_ln18_reg_4246[15]_i_3_n_3 ,\add_ln18_reg_4246[15]_i_4_n_3 ,\add_ln18_reg_4246[15]_i_5_n_3 }));
  FDRE \add_ln18_reg_4246_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[16]),
        .Q(add_ln18_reg_4246[16]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[17]),
        .Q(add_ln18_reg_4246[17]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[18]),
        .Q(add_ln18_reg_4246[18]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[19]),
        .Q(add_ln18_reg_4246[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_reg_4246_reg[19]_i_1 
       (.CI(\add_ln18_reg_4246_reg[15]_i_1_n_3 ),
        .CO({\add_ln18_reg_4246_reg[19]_i_1_n_3 ,\add_ln18_reg_4246_reg[19]_i_1_n_4 ,\add_ln18_reg_4246_reg[19]_i_1_n_5 ,\add_ln18_reg_4246_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_1125[19:16]),
        .O(add_ln18_fu_2771_p2[19:16]),
        .S({\add_ln18_reg_4246[19]_i_2_n_3 ,\add_ln18_reg_4246[19]_i_3_n_3 ,\add_ln18_reg_4246[19]_i_4_n_3 ,\add_ln18_reg_4246[19]_i_5_n_3 }));
  FDRE \add_ln18_reg_4246_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[1]),
        .Q(add_ln18_reg_4246[1]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[20]),
        .Q(add_ln18_reg_4246[20]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[21]),
        .Q(add_ln18_reg_4246[21]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[22]),
        .Q(add_ln18_reg_4246[22]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[23]),
        .Q(add_ln18_reg_4246[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_reg_4246_reg[23]_i_1 
       (.CI(\add_ln18_reg_4246_reg[19]_i_1_n_3 ),
        .CO({\add_ln18_reg_4246_reg[23]_i_1_n_3 ,\add_ln18_reg_4246_reg[23]_i_1_n_4 ,\add_ln18_reg_4246_reg[23]_i_1_n_5 ,\add_ln18_reg_4246_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_1125[23:20]),
        .O(add_ln18_fu_2771_p2[23:20]),
        .S({\add_ln18_reg_4246[23]_i_2_n_3 ,\add_ln18_reg_4246[23]_i_3_n_3 ,\add_ln18_reg_4246[23]_i_4_n_3 ,\add_ln18_reg_4246[23]_i_5_n_3 }));
  FDRE \add_ln18_reg_4246_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[24]),
        .Q(add_ln18_reg_4246[24]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[25]),
        .Q(add_ln18_reg_4246[25]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[26]),
        .Q(add_ln18_reg_4246[26]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[27]),
        .Q(add_ln18_reg_4246[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_reg_4246_reg[27]_i_1 
       (.CI(\add_ln18_reg_4246_reg[23]_i_1_n_3 ),
        .CO({\add_ln18_reg_4246_reg[27]_i_1_n_3 ,\add_ln18_reg_4246_reg[27]_i_1_n_4 ,\add_ln18_reg_4246_reg[27]_i_1_n_5 ,\add_ln18_reg_4246_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_1125[27:24]),
        .O(add_ln18_fu_2771_p2[27:24]),
        .S({\add_ln18_reg_4246[27]_i_2_n_3 ,\add_ln18_reg_4246[27]_i_3_n_3 ,\add_ln18_reg_4246[27]_i_4_n_3 ,\add_ln18_reg_4246[27]_i_5_n_3 }));
  FDRE \add_ln18_reg_4246_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[28]),
        .Q(add_ln18_reg_4246[28]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[29]),
        .Q(add_ln18_reg_4246[29]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[2]),
        .Q(add_ln18_reg_4246[2]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[30]),
        .Q(add_ln18_reg_4246[30]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[31]),
        .Q(add_ln18_reg_4246[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_reg_4246_reg[31]_i_1 
       (.CI(\add_ln18_reg_4246_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln18_reg_4246_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln18_reg_4246_reg[31]_i_1_n_4 ,\add_ln18_reg_4246_reg[31]_i_1_n_5 ,\add_ln18_reg_4246_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_1125[30:28]}),
        .O(add_ln18_fu_2771_p2[31:28]),
        .S({\add_ln18_reg_4246[31]_i_2_n_3 ,\add_ln18_reg_4246[31]_i_3_n_3 ,\add_ln18_reg_4246[31]_i_4_n_3 ,\add_ln18_reg_4246[31]_i_5_n_3 }));
  FDRE \add_ln18_reg_4246_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[3]),
        .Q(add_ln18_reg_4246[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_reg_4246_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_reg_4246_reg[3]_i_1_n_3 ,\add_ln18_reg_4246_reg[3]_i_1_n_4 ,\add_ln18_reg_4246_reg[3]_i_1_n_5 ,\add_ln18_reg_4246_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_1125[3:0]),
        .O(add_ln18_fu_2771_p2[3:0]),
        .S({\add_ln18_reg_4246[3]_i_2_n_3 ,\add_ln18_reg_4246[3]_i_3_n_3 ,\add_ln18_reg_4246[3]_i_4_n_3 ,\add_ln18_reg_4246[3]_i_5_n_3 }));
  FDRE \add_ln18_reg_4246_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[4]),
        .Q(add_ln18_reg_4246[4]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[5]),
        .Q(add_ln18_reg_4246[5]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[6]),
        .Q(add_ln18_reg_4246[6]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[7]),
        .Q(add_ln18_reg_4246[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln18_reg_4246_reg[7]_i_1 
       (.CI(\add_ln18_reg_4246_reg[3]_i_1_n_3 ),
        .CO({\add_ln18_reg_4246_reg[7]_i_1_n_3 ,\add_ln18_reg_4246_reg[7]_i_1_n_4 ,\add_ln18_reg_4246_reg[7]_i_1_n_5 ,\add_ln18_reg_4246_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_1125[7:4]),
        .O(add_ln18_fu_2771_p2[7:4]),
        .S({\add_ln18_reg_4246[7]_i_2_n_3 ,\add_ln18_reg_4246[7]_i_3_n_3 ,\add_ln18_reg_4246[7]_i_4_n_3 ,\add_ln18_reg_4246[7]_i_5_n_3 }));
  FDRE \add_ln18_reg_4246_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[8]),
        .Q(add_ln18_reg_4246[8]),
        .R(1'b0));
  FDRE \add_ln18_reg_4246_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(add_ln18_fu_2771_p2[9]),
        .Q(add_ln18_reg_4246[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln39_1_reg_3633[1]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[3]),
        .O(add_ln39_1_fu_1416_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln39_1_reg_3633[2]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[3]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .O(add_ln39_1_fu_1416_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln39_1_reg_3633[3]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[3]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .I2(shl_ln33_cast_fu_1438_p1[5]),
        .O(add_ln39_1_fu_1416_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln39_1_reg_3633[4]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[4]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .I2(shl_ln33_cast_fu_1438_p1[5]),
        .I3(shl_ln33_cast_fu_1438_p1[6]),
        .O(add_ln39_1_fu_1416_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln39_1_reg_3633[5]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[5]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .I2(shl_ln33_cast_fu_1438_p1[4]),
        .I3(shl_ln33_cast_fu_1438_p1[6]),
        .I4(shl_ln33_cast_fu_1438_p1[7]),
        .O(add_ln39_1_fu_1416_p2[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln39_1_reg_3633[6]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[6]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .I2(shl_ln33_cast_fu_1438_p1[3]),
        .I3(shl_ln33_cast_fu_1438_p1[5]),
        .I4(shl_ln33_cast_fu_1438_p1[7]),
        .I5(shl_ln33_cast_fu_1438_p1[8]),
        .O(add_ln39_1_fu_1416_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln39_1_reg_3633[7]_i_1 
       (.I0(\add_ln39_1_reg_3633[8]_i_2_n_3 ),
        .I1(shl_ln33_cast_fu_1438_p1[9]),
        .O(add_ln39_1_fu_1416_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln39_1_reg_3633[8]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[9]),
        .I1(\add_ln39_1_reg_3633[8]_i_2_n_3 ),
        .O(add_ln39_1_fu_1416_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln39_1_reg_3633[8]_i_2 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(shl_ln33_cast_fu_1438_p1[6]),
        .I2(shl_ln33_cast_fu_1438_p1[4]),
        .I3(shl_ln33_cast_fu_1438_p1[3]),
        .I4(shl_ln33_cast_fu_1438_p1[5]),
        .I5(shl_ln33_cast_fu_1438_p1[7]),
        .O(\add_ln39_1_reg_3633[8]_i_2_n_3 ));
  FDRE \add_ln39_1_reg_3633_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_1_fu_1416_p2[1]),
        .Q(add_ln39_1_reg_3633[1]),
        .R(1'b0));
  FDRE \add_ln39_1_reg_3633_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_1_fu_1416_p2[2]),
        .Q(add_ln39_1_reg_3633[2]),
        .R(1'b0));
  FDRE \add_ln39_1_reg_3633_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_1_fu_1416_p2[3]),
        .Q(add_ln39_1_reg_3633[3]),
        .R(1'b0));
  FDRE \add_ln39_1_reg_3633_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_1_fu_1416_p2[4]),
        .Q(add_ln39_1_reg_3633[4]),
        .R(1'b0));
  FDRE \add_ln39_1_reg_3633_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_1_fu_1416_p2[5]),
        .Q(add_ln39_1_reg_3633[5]),
        .R(1'b0));
  FDRE \add_ln39_1_reg_3633_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_1_fu_1416_p2[6]),
        .Q(add_ln39_1_reg_3633[6]),
        .R(1'b0));
  FDRE \add_ln39_1_reg_3633_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_1_fu_1416_p2[7]),
        .Q(add_ln39_1_reg_3633[7]),
        .R(1'b0));
  FDRE \add_ln39_1_reg_3633_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_1_fu_1416_p2[8]),
        .Q(add_ln39_1_reg_3633[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln39_reg_3628[2]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[2]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .I2(shl_ln33_cast_fu_1438_p1[4]),
        .O(add_ln39_fu_1410_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln39_reg_3628[3]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[3]),
        .I1(shl_ln33_cast_fu_1438_p1[2]),
        .I2(shl_ln33_cast_fu_1438_p1[4]),
        .I3(shl_ln33_cast_fu_1438_p1[5]),
        .O(add_ln39_fu_1410_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln39_reg_3628[4]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[4]),
        .I1(shl_ln33_cast_fu_1438_p1[2]),
        .I2(shl_ln33_cast_fu_1438_p1[3]),
        .I3(shl_ln33_cast_fu_1438_p1[5]),
        .I4(shl_ln33_cast_fu_1438_p1[6]),
        .O(add_ln39_fu_1410_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln39_reg_3628[5]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[5]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[4]),
        .I4(shl_ln33_cast_fu_1438_p1[6]),
        .I5(shl_ln33_cast_fu_1438_p1[7]),
        .O(add_ln39_fu_1410_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln39_reg_3628[6]_i_1 
       (.I0(\add_ln39_reg_3628[8]_i_2_n_3 ),
        .I1(shl_ln33_cast_fu_1438_p1[8]),
        .O(add_ln39_fu_1410_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln39_reg_3628[7]_i_1 
       (.I0(\add_ln39_reg_3628[8]_i_2_n_3 ),
        .I1(shl_ln33_cast_fu_1438_p1[8]),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(add_ln39_fu_1410_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln39_reg_3628[8]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[9]),
        .I1(\add_ln39_reg_3628[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[8]),
        .O(add_ln39_fu_1410_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln39_reg_3628[8]_i_2 
       (.I0(shl_ln33_cast_fu_1438_p1[7]),
        .I1(shl_ln33_cast_fu_1438_p1[5]),
        .I2(shl_ln33_cast_fu_1438_p1[3]),
        .I3(shl_ln33_cast_fu_1438_p1[2]),
        .I4(shl_ln33_cast_fu_1438_p1[4]),
        .I5(shl_ln33_cast_fu_1438_p1[6]),
        .O(\add_ln39_reg_3628[8]_i_2_n_3 ));
  FDRE \add_ln39_reg_3628_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_fu_1410_p2[2]),
        .Q(add_ln39_reg_3628[2]),
        .R(1'b0));
  FDRE \add_ln39_reg_3628_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_fu_1410_p2[3]),
        .Q(add_ln39_reg_3628[3]),
        .R(1'b0));
  FDRE \add_ln39_reg_3628_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_fu_1410_p2[4]),
        .Q(add_ln39_reg_3628[4]),
        .R(1'b0));
  FDRE \add_ln39_reg_3628_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_fu_1410_p2[5]),
        .Q(add_ln39_reg_3628[5]),
        .R(1'b0));
  FDRE \add_ln39_reg_3628_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_fu_1410_p2[6]),
        .Q(add_ln39_reg_3628[6]),
        .R(1'b0));
  FDRE \add_ln39_reg_3628_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_fu_1410_p2[7]),
        .Q(add_ln39_reg_3628[7]),
        .R(1'b0));
  FDRE \add_ln39_reg_3628_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln39_fu_1410_p2[8]),
        .Q(add_ln39_reg_3628[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_1_reg_3714[12]_i_2 
       (.I0(add13_cast13_reg_3618[8]),
        .O(\add_ln40_1_reg_3714[12]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_1_reg_3714[12]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[11]),
        .I1(mul2_i_cast_fu_1602_p1[12]),
        .O(\add_ln40_1_reg_3714[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_1_reg_3714[12]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[10]),
        .I1(mul2_i_cast_fu_1602_p1[11]),
        .O(\add_ln40_1_reg_3714[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_1_reg_3714[12]_i_5 
       (.I0(mul2_i_cast_fu_1602_p1[9]),
        .I1(mul2_i_cast_fu_1602_p1[10]),
        .O(\add_ln40_1_reg_3714[12]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_3714[12]_i_6 
       (.I0(add13_cast13_reg_3618[8]),
        .I1(mul2_i_cast_fu_1602_p1[9]),
        .O(\add_ln40_1_reg_3714[12]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_1_reg_3714[16]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[15]),
        .O(\add_ln40_1_reg_3714[16]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_1_reg_3714[16]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[14]),
        .I1(mul2_i_cast_fu_1602_p1[15]),
        .O(\add_ln40_1_reg_3714[16]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_1_reg_3714[16]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[13]),
        .I1(mul2_i_cast_fu_1602_p1[14]),
        .O(\add_ln40_1_reg_3714[16]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_1_reg_3714[16]_i_5 
       (.I0(mul2_i_cast_fu_1602_p1[12]),
        .I1(mul2_i_cast_fu_1602_p1[13]),
        .O(\add_ln40_1_reg_3714[16]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_3714[4]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[4]),
        .I1(add13_cast13_reg_3618[4]),
        .O(\add_ln40_1_reg_3714[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_3714[4]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[3]),
        .I1(add13_cast13_reg_3618[3]),
        .O(\add_ln40_1_reg_3714[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_3714[4]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[2]),
        .I1(add13_cast13_reg_3618[2]),
        .O(\add_ln40_1_reg_3714[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_3714[8]_i_2 
       (.I0(add13_cast13_reg_3618[8]),
        .I1(mul2_i_cast_fu_1602_p1[8]),
        .O(\add_ln40_1_reg_3714[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_3714[8]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[7]),
        .I1(add13_cast13_reg_3618[7]),
        .O(\add_ln40_1_reg_3714[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_3714[8]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[6]),
        .I1(add13_cast13_reg_3618[6]),
        .O(\add_ln40_1_reg_3714[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_3714[8]_i_5 
       (.I0(mul2_i_cast_fu_1602_p1[5]),
        .I1(add13_cast13_reg_3618[5]),
        .O(\add_ln40_1_reg_3714[8]_i_5_n_3 ));
  FDRE \add_ln40_1_reg_3714_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub14_reg_3623[1]),
        .Q(add_ln40_1_reg_3714[0]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[10]),
        .Q(add_ln40_1_reg_3714[10]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[11]),
        .Q(add_ln40_1_reg_3714[11]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[12]),
        .Q(add_ln40_1_reg_3714[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_1_reg_3714_reg[12]_i_1 
       (.CI(\add_ln40_1_reg_3714_reg[8]_i_1_n_3 ),
        .CO({\add_ln40_1_reg_3714_reg[12]_i_1_n_3 ,\add_ln40_1_reg_3714_reg[12]_i_1_n_4 ,\add_ln40_1_reg_3714_reg[12]_i_1_n_5 ,\add_ln40_1_reg_3714_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mul2_i_cast_fu_1602_p1[11:9],\add_ln40_1_reg_3714[12]_i_2_n_3 }),
        .O(add_ln40_1_fu_1614_p2[12:9]),
        .S({\add_ln40_1_reg_3714[12]_i_3_n_3 ,\add_ln40_1_reg_3714[12]_i_4_n_3 ,\add_ln40_1_reg_3714[12]_i_5_n_3 ,\add_ln40_1_reg_3714[12]_i_6_n_3 }));
  FDRE \add_ln40_1_reg_3714_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[13]),
        .Q(add_ln40_1_reg_3714[13]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[14]),
        .Q(add_ln40_1_reg_3714[14]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[15]),
        .Q(add_ln40_1_reg_3714[15]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[16]),
        .Q(add_ln40_1_reg_3714[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_1_reg_3714_reg[16]_i_1 
       (.CI(\add_ln40_1_reg_3714_reg[12]_i_1_n_3 ),
        .CO({\NLW_add_ln40_1_reg_3714_reg[16]_i_1_CO_UNCONNECTED [3],\add_ln40_1_reg_3714_reg[16]_i_1_n_4 ,\add_ln40_1_reg_3714_reg[16]_i_1_n_5 ,\add_ln40_1_reg_3714_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul2_i_cast_fu_1602_p1[14:12]}),
        .O(add_ln40_1_fu_1614_p2[16:13]),
        .S({\add_ln40_1_reg_3714[16]_i_2_n_3 ,\add_ln40_1_reg_3714[16]_i_3_n_3 ,\add_ln40_1_reg_3714[16]_i_4_n_3 ,\add_ln40_1_reg_3714[16]_i_5_n_3 }));
  FDRE \add_ln40_1_reg_3714_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[1]),
        .Q(add_ln40_1_reg_3714[1]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[2]),
        .Q(add_ln40_1_reg_3714[2]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[3]),
        .Q(add_ln40_1_reg_3714[3]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[4]),
        .Q(add_ln40_1_reg_3714[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_1_reg_3714_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_1_reg_3714_reg[4]_i_1_n_3 ,\add_ln40_1_reg_3714_reg[4]_i_1_n_4 ,\add_ln40_1_reg_3714_reg[4]_i_1_n_5 ,\add_ln40_1_reg_3714_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mul2_i_cast_fu_1602_p1[4:2],1'b0}),
        .O(add_ln40_1_fu_1614_p2[4:1]),
        .S({\add_ln40_1_reg_3714[4]_i_2_n_3 ,\add_ln40_1_reg_3714[4]_i_3_n_3 ,\add_ln40_1_reg_3714[4]_i_4_n_3 ,sub_reg_3613[1]}));
  FDRE \add_ln40_1_reg_3714_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[5]),
        .Q(add_ln40_1_reg_3714[5]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[6]),
        .Q(add_ln40_1_reg_3714[6]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[7]),
        .Q(add_ln40_1_reg_3714[7]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_3714_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[8]),
        .Q(add_ln40_1_reg_3714[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_1_reg_3714_reg[8]_i_1 
       (.CI(\add_ln40_1_reg_3714_reg[4]_i_1_n_3 ),
        .CO({\add_ln40_1_reg_3714_reg[8]_i_1_n_3 ,\add_ln40_1_reg_3714_reg[8]_i_1_n_4 ,\add_ln40_1_reg_3714_reg[8]_i_1_n_5 ,\add_ln40_1_reg_3714_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add13_cast13_reg_3618[8],mul2_i_cast_fu_1602_p1[7:5]}),
        .O(add_ln40_1_fu_1614_p2[8:5]),
        .S({\add_ln40_1_reg_3714[8]_i_2_n_3 ,\add_ln40_1_reg_3714[8]_i_3_n_3 ,\add_ln40_1_reg_3714[8]_i_4_n_3 ,\add_ln40_1_reg_3714[8]_i_5_n_3 }));
  FDRE \add_ln40_1_reg_3714_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_1_fu_1614_p2[9]),
        .Q(add_ln40_1_reg_3714[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_6_reg_3724[11]_i_2 
       (.I0(sext_ln40_6_reg_3681[10]),
        .O(\add_ln40_6_reg_3724[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_3724[11]_i_3 
       (.I0(sext_ln40_6_reg_3681[10]),
        .I1(mul2_i_cast_fu_1602_p1[11]),
        .O(\add_ln40_6_reg_3724[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_3724[11]_i_4 
       (.I0(sext_ln40_6_reg_3681[10]),
        .I1(mul2_i_cast_fu_1602_p1[10]),
        .O(\add_ln40_6_reg_3724[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_3724[11]_i_5 
       (.I0(mul2_i_cast_fu_1602_p1[9]),
        .I1(sext_ln40_6_reg_3681[9]),
        .O(\add_ln40_6_reg_3724[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_3724[11]_i_6 
       (.I0(mul2_i_cast_fu_1602_p1[8]),
        .I1(sext_ln40_6_reg_3681[8]),
        .O(\add_ln40_6_reg_3724[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_6_reg_3724[15]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[14]),
        .I1(mul2_i_cast_fu_1602_p1[15]),
        .O(\add_ln40_6_reg_3724[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_6_reg_3724[15]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[13]),
        .I1(mul2_i_cast_fu_1602_p1[14]),
        .O(\add_ln40_6_reg_3724[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_6_reg_3724[15]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[12]),
        .I1(mul2_i_cast_fu_1602_p1[13]),
        .O(\add_ln40_6_reg_3724[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_6_reg_3724[15]_i_5 
       (.I0(mul2_i_cast_fu_1602_p1[11]),
        .I1(mul2_i_cast_fu_1602_p1[12]),
        .O(\add_ln40_6_reg_3724[15]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_6_reg_3724[17]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[15]),
        .O(\add_ln40_6_reg_3724[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_3724[3]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[3]),
        .I1(sext_ln40_6_reg_3681[3]),
        .O(\add_ln40_6_reg_3724[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_3724[3]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[2]),
        .I1(sext_ln40_6_reg_3681[2]),
        .O(\add_ln40_6_reg_3724[3]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_6_reg_3724[3]_i_4 
       (.I0(sext_ln40_6_reg_3681[1]),
        .O(\add_ln40_6_reg_3724[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_3724[7]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[7]),
        .I1(sext_ln40_6_reg_3681[7]),
        .O(\add_ln40_6_reg_3724[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_3724[7]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[6]),
        .I1(sext_ln40_6_reg_3681[6]),
        .O(\add_ln40_6_reg_3724[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_3724[7]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[5]),
        .I1(sext_ln40_6_reg_3681[5]),
        .O(\add_ln40_6_reg_3724[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_3724[7]_i_5 
       (.I0(mul2_i_cast_fu_1602_p1[4]),
        .I1(sext_ln40_6_reg_3681[4]),
        .O(\add_ln40_6_reg_3724[7]_i_5_n_3 ));
  FDRE \add_ln40_6_reg_3724_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[0]),
        .Q(add_ln40_6_reg_3724[0]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[10]),
        .Q(add_ln40_6_reg_3724[10]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[11]),
        .Q(add_ln40_6_reg_3724[11]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_3724_reg[11]_i_1 
       (.CI(\add_ln40_6_reg_3724_reg[7]_i_1_n_3 ),
        .CO({\add_ln40_6_reg_3724_reg[11]_i_1_n_3 ,\add_ln40_6_reg_3724_reg[11]_i_1_n_4 ,\add_ln40_6_reg_3724_reg[11]_i_1_n_5 ,\add_ln40_6_reg_3724_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_6_reg_3724[11]_i_2_n_3 ,sext_ln40_6_reg_3681[10],mul2_i_cast_fu_1602_p1[9:8]}),
        .O(add_ln40_6_fu_1638_p2[11:8]),
        .S({\add_ln40_6_reg_3724[11]_i_3_n_3 ,\add_ln40_6_reg_3724[11]_i_4_n_3 ,\add_ln40_6_reg_3724[11]_i_5_n_3 ,\add_ln40_6_reg_3724[11]_i_6_n_3 }));
  FDRE \add_ln40_6_reg_3724_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[12]),
        .Q(add_ln40_6_reg_3724[12]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[13]),
        .Q(add_ln40_6_reg_3724[13]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[14]),
        .Q(add_ln40_6_reg_3724[14]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[15]),
        .Q(add_ln40_6_reg_3724[15]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_3724_reg[15]_i_1 
       (.CI(\add_ln40_6_reg_3724_reg[11]_i_1_n_3 ),
        .CO({\add_ln40_6_reg_3724_reg[15]_i_1_n_3 ,\add_ln40_6_reg_3724_reg[15]_i_1_n_4 ,\add_ln40_6_reg_3724_reg[15]_i_1_n_5 ,\add_ln40_6_reg_3724_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul2_i_cast_fu_1602_p1[14:11]),
        .O(add_ln40_6_fu_1638_p2[15:12]),
        .S({\add_ln40_6_reg_3724[15]_i_2_n_3 ,\add_ln40_6_reg_3724[15]_i_3_n_3 ,\add_ln40_6_reg_3724[15]_i_4_n_3 ,\add_ln40_6_reg_3724[15]_i_5_n_3 }));
  FDRE \add_ln40_6_reg_3724_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[16]),
        .Q(add_ln40_6_reg_3724[16]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[17]),
        .Q(add_ln40_6_reg_3724[17]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_3724_reg[17]_i_1 
       (.CI(\add_ln40_6_reg_3724_reg[15]_i_1_n_3 ),
        .CO({\NLW_add_ln40_6_reg_3724_reg[17]_i_1_CO_UNCONNECTED [3:1],\add_ln40_6_reg_3724_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul2_i_cast_fu_1602_p1[15]}),
        .O({\NLW_add_ln40_6_reg_3724_reg[17]_i_1_O_UNCONNECTED [3:2],add_ln40_6_fu_1638_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\add_ln40_6_reg_3724[17]_i_2_n_3 }));
  FDRE \add_ln40_6_reg_3724_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[1]),
        .Q(add_ln40_6_reg_3724[1]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[2]),
        .Q(add_ln40_6_reg_3724[2]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[3]),
        .Q(add_ln40_6_reg_3724[3]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_3724_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_6_reg_3724_reg[3]_i_1_n_3 ,\add_ln40_6_reg_3724_reg[3]_i_1_n_4 ,\add_ln40_6_reg_3724_reg[3]_i_1_n_5 ,\add_ln40_6_reg_3724_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mul2_i_cast_fu_1602_p1[3:2],sext_ln40_6_reg_3681[1],1'b0}),
        .O(add_ln40_6_fu_1638_p2[3:0]),
        .S({\add_ln40_6_reg_3724[3]_i_2_n_3 ,\add_ln40_6_reg_3724[3]_i_3_n_3 ,\add_ln40_6_reg_3724[3]_i_4_n_3 ,sext_ln40_6_reg_3681[0]}));
  FDRE \add_ln40_6_reg_3724_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[4]),
        .Q(add_ln40_6_reg_3724[4]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[5]),
        .Q(add_ln40_6_reg_3724[5]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[6]),
        .Q(add_ln40_6_reg_3724[6]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[7]),
        .Q(add_ln40_6_reg_3724[7]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_3724_reg[7]_i_1 
       (.CI(\add_ln40_6_reg_3724_reg[3]_i_1_n_3 ),
        .CO({\add_ln40_6_reg_3724_reg[7]_i_1_n_3 ,\add_ln40_6_reg_3724_reg[7]_i_1_n_4 ,\add_ln40_6_reg_3724_reg[7]_i_1_n_5 ,\add_ln40_6_reg_3724_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul2_i_cast_fu_1602_p1[7:4]),
        .O(add_ln40_6_fu_1638_p2[7:4]),
        .S({\add_ln40_6_reg_3724[7]_i_2_n_3 ,\add_ln40_6_reg_3724[7]_i_3_n_3 ,\add_ln40_6_reg_3724[7]_i_4_n_3 ,\add_ln40_6_reg_3724[7]_i_5_n_3 }));
  FDRE \add_ln40_6_reg_3724_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[8]),
        .Q(add_ln40_6_reg_3724[8]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_3724_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_6_fu_1638_p2[9]),
        .Q(add_ln40_6_reg_3724[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_7_reg_3729[13]_i_2 
       (.I0(sext_ln40_7_reg_3686[11]),
        .O(\add_ln40_7_reg_3729[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_7_reg_3729[13]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[12]),
        .I1(mul2_i_cast_fu_1602_p1[13]),
        .O(\add_ln40_7_reg_3729[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_3729[13]_i_4 
       (.I0(sext_ln40_7_reg_3686[11]),
        .I1(mul2_i_cast_fu_1602_p1[12]),
        .O(\add_ln40_7_reg_3729[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_3729[13]_i_5 
       (.I0(sext_ln40_7_reg_3686[11]),
        .I1(mul2_i_cast_fu_1602_p1[11]),
        .O(\add_ln40_7_reg_3729[13]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_3729[13]_i_6 
       (.I0(mul2_i_cast_fu_1602_p1[10]),
        .I1(sext_ln40_7_reg_3686[10]),
        .O(\add_ln40_7_reg_3729[13]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_7_reg_3729[17]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[15]),
        .O(\add_ln40_7_reg_3729[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_7_reg_3729[17]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[14]),
        .I1(mul2_i_cast_fu_1602_p1[15]),
        .O(\add_ln40_7_reg_3729[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_7_reg_3729[17]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[13]),
        .I1(mul2_i_cast_fu_1602_p1[14]),
        .O(\add_ln40_7_reg_3729[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_3729[5]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[5]),
        .I1(sext_ln40_7_reg_3686[5]),
        .O(\add_ln40_7_reg_3729[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_3729[5]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[4]),
        .I1(sext_ln40_7_reg_3686[4]),
        .O(\add_ln40_7_reg_3729[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_3729[5]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[3]),
        .I1(sext_ln40_7_reg_3686[3]),
        .O(\add_ln40_7_reg_3729[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_3729[5]_i_5 
       (.I0(mul2_i_cast_fu_1602_p1[2]),
        .I1(sext_ln40_7_reg_3686[2]),
        .O(\add_ln40_7_reg_3729[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_3729[9]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[9]),
        .I1(sext_ln40_7_reg_3686[9]),
        .O(\add_ln40_7_reg_3729[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_3729[9]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[8]),
        .I1(sext_ln40_7_reg_3686[8]),
        .O(\add_ln40_7_reg_3729[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_3729[9]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[7]),
        .I1(sext_ln40_7_reg_3686[7]),
        .O(\add_ln40_7_reg_3729[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_3729[9]_i_5 
       (.I0(mul2_i_cast_fu_1602_p1[6]),
        .I1(sext_ln40_7_reg_3686[6]),
        .O(\add_ln40_7_reg_3729[9]_i_5_n_3 ));
  FDRE \add_ln40_7_reg_3729_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[10]),
        .Q(add_ln40_7_reg_3729[10]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[11]),
        .Q(add_ln40_7_reg_3729[11]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[12]),
        .Q(add_ln40_7_reg_3729[12]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[13]),
        .Q(add_ln40_7_reg_3729[13]),
        .R(1'b0));
  CARRY4 \add_ln40_7_reg_3729_reg[13]_i_1 
       (.CI(\add_ln40_7_reg_3729_reg[9]_i_1_n_3 ),
        .CO({\add_ln40_7_reg_3729_reg[13]_i_1_n_3 ,\add_ln40_7_reg_3729_reg[13]_i_1_n_4 ,\add_ln40_7_reg_3729_reg[13]_i_1_n_5 ,\add_ln40_7_reg_3729_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mul2_i_cast_fu_1602_p1[12],\add_ln40_7_reg_3729[13]_i_2_n_3 ,sext_ln40_7_reg_3686[11],mul2_i_cast_fu_1602_p1[10]}),
        .O(add_ln40_7_fu_1653_p2[13:10]),
        .S({\add_ln40_7_reg_3729[13]_i_3_n_3 ,\add_ln40_7_reg_3729[13]_i_4_n_3 ,\add_ln40_7_reg_3729[13]_i_5_n_3 ,\add_ln40_7_reg_3729[13]_i_6_n_3 }));
  FDRE \add_ln40_7_reg_3729_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[14]),
        .Q(add_ln40_7_reg_3729[14]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[15]),
        .Q(add_ln40_7_reg_3729[15]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[16]),
        .Q(add_ln40_7_reg_3729[16]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[17]),
        .Q(add_ln40_7_reg_3729[17]),
        .R(1'b0));
  CARRY4 \add_ln40_7_reg_3729_reg[17]_i_1 
       (.CI(\add_ln40_7_reg_3729_reg[13]_i_1_n_3 ),
        .CO({\NLW_add_ln40_7_reg_3729_reg[17]_i_1_CO_UNCONNECTED [3],\add_ln40_7_reg_3729_reg[17]_i_1_n_4 ,\add_ln40_7_reg_3729_reg[17]_i_1_n_5 ,\add_ln40_7_reg_3729_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul2_i_cast_fu_1602_p1[15:13]}),
        .O(add_ln40_7_fu_1653_p2[17:14]),
        .S({1'b1,\add_ln40_7_reg_3729[17]_i_2_n_3 ,\add_ln40_7_reg_3729[17]_i_3_n_3 ,\add_ln40_7_reg_3729[17]_i_4_n_3 }));
  FDRE \add_ln40_7_reg_3729_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sext_ln40_7_reg_3686[1]),
        .Q(add_ln40_7_reg_3729[1]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[2]),
        .Q(add_ln40_7_reg_3729[2]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[3]),
        .Q(add_ln40_7_reg_3729[3]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[4]),
        .Q(add_ln40_7_reg_3729[4]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[5]),
        .Q(add_ln40_7_reg_3729[5]),
        .R(1'b0));
  CARRY4 \add_ln40_7_reg_3729_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_7_reg_3729_reg[5]_i_1_n_3 ,\add_ln40_7_reg_3729_reg[5]_i_1_n_4 ,\add_ln40_7_reg_3729_reg[5]_i_1_n_5 ,\add_ln40_7_reg_3729_reg[5]_i_1_n_6 }),
        .CYINIT(1'b1),
        .DI(mul2_i_cast_fu_1602_p1[5:2]),
        .O(add_ln40_7_fu_1653_p2[5:2]),
        .S({\add_ln40_7_reg_3729[5]_i_2_n_3 ,\add_ln40_7_reg_3729[5]_i_3_n_3 ,\add_ln40_7_reg_3729[5]_i_4_n_3 ,\add_ln40_7_reg_3729[5]_i_5_n_3 }));
  FDRE \add_ln40_7_reg_3729_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[6]),
        .Q(add_ln40_7_reg_3729[6]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[7]),
        .Q(add_ln40_7_reg_3729[7]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[8]),
        .Q(add_ln40_7_reg_3729[8]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_3729_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_7_fu_1653_p2[9]),
        .Q(add_ln40_7_reg_3729[9]),
        .R(1'b0));
  CARRY4 \add_ln40_7_reg_3729_reg[9]_i_1 
       (.CI(\add_ln40_7_reg_3729_reg[5]_i_1_n_3 ),
        .CO({\add_ln40_7_reg_3729_reg[9]_i_1_n_3 ,\add_ln40_7_reg_3729_reg[9]_i_1_n_4 ,\add_ln40_7_reg_3729_reg[9]_i_1_n_5 ,\add_ln40_7_reg_3729_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul2_i_cast_fu_1602_p1[9:6]),
        .O(add_ln40_7_fu_1653_p2[9:6]),
        .S({\add_ln40_7_reg_3729[9]_i_2_n_3 ,\add_ln40_7_reg_3729[9]_i_3_n_3 ,\add_ln40_7_reg_3729[9]_i_4_n_3 ,\add_ln40_7_reg_3729[9]_i_5_n_3 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_4_reg_3973[3]_i_2 
       (.I0(\phi_mul_reg_949_reg_n_3_[3] ),
        .I1(tmp_1_reg_3671[1]),
        .O(\add_ln61_4_reg_3973[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_4_reg_3973[3]_i_3 
       (.I0(\phi_mul_reg_949_reg_n_3_[2] ),
        .I1(tmp_1_reg_3671[0]),
        .O(\add_ln61_4_reg_3973[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_4_reg_3973[3]_i_4 
       (.I0(\phi_mul_reg_949_reg_n_3_[1] ),
        .I1(b0_q_cast36_reg_3600[1]),
        .O(\add_ln61_4_reg_3973[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_4_reg_3973[3]_i_5 
       (.I0(\phi_mul_reg_949_reg_n_3_[0] ),
        .I1(b0_q_cast36_reg_3600[0]),
        .O(\add_ln61_4_reg_3973[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_4_reg_3973[7]_i_2 
       (.I0(\phi_mul_reg_949_reg_n_3_[7] ),
        .I1(tmp_1_reg_3671[5]),
        .O(\add_ln61_4_reg_3973[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_4_reg_3973[7]_i_3 
       (.I0(\phi_mul_reg_949_reg_n_3_[6] ),
        .I1(tmp_1_reg_3671[4]),
        .O(\add_ln61_4_reg_3973[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_4_reg_3973[7]_i_4 
       (.I0(\phi_mul_reg_949_reg_n_3_[5] ),
        .I1(tmp_1_reg_3671[3]),
        .O(\add_ln61_4_reg_3973[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_4_reg_3973[7]_i_5 
       (.I0(\phi_mul_reg_949_reg_n_3_[4] ),
        .I1(tmp_1_reg_3671[2]),
        .O(\add_ln61_4_reg_3973[7]_i_5_n_3 ));
  FDRE \add_ln61_4_reg_3973_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[0]),
        .Q(add_ln61_4_reg_3973[0]),
        .R(1'b0));
  FDRE \add_ln61_4_reg_3973_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[10]),
        .Q(add_ln61_4_reg_3973[10]),
        .R(1'b0));
  FDRE \add_ln61_4_reg_3973_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[11]),
        .Q(add_ln61_4_reg_3973[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln61_4_reg_3973_reg[11]_i_1 
       (.CI(\add_ln61_4_reg_3973_reg[7]_i_1_n_3 ),
        .CO({\add_ln61_4_reg_3973_reg[11]_i_1_n_3 ,\add_ln61_4_reg_3973_reg[11]_i_1_n_4 ,\add_ln61_4_reg_3973_reg[11]_i_1_n_5 ,\add_ln61_4_reg_3973_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\phi_mul_reg_949_reg_n_3_[11] ,\phi_mul_reg_949_reg_n_3_[10] ,\phi_mul_reg_949_reg_n_3_[9] ,\phi_mul_reg_949_reg_n_3_[8] }),
        .O(add_ln61_4_fu_2288_p2[11:8]),
        .S({\phi_mul_reg_949_reg_n_3_[11] ,\phi_mul_reg_949_reg_n_3_[10] ,\phi_mul_reg_949_reg_n_3_[9] ,\phi_mul_reg_949_reg_n_3_[8] }));
  FDRE \add_ln61_4_reg_3973_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[12]),
        .Q(add_ln61_4_reg_3973[12]),
        .R(1'b0));
  FDRE \add_ln61_4_reg_3973_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[13]),
        .Q(add_ln61_4_reg_3973[13]),
        .R(1'b0));
  FDRE \add_ln61_4_reg_3973_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[14]),
        .Q(add_ln61_4_reg_3973[14]),
        .R(1'b0));
  FDRE \add_ln61_4_reg_3973_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[15]),
        .Q(add_ln61_4_reg_3973[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln61_4_reg_3973_reg[15]_i_1 
       (.CI(\add_ln61_4_reg_3973_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln61_4_reg_3973_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln61_4_reg_3973_reg[15]_i_1_n_4 ,\add_ln61_4_reg_3973_reg[15]_i_1_n_5 ,\add_ln61_4_reg_3973_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul_reg_949_reg_n_3_[14] ,\phi_mul_reg_949_reg_n_3_[13] ,\phi_mul_reg_949_reg_n_3_[12] }),
        .O(add_ln61_4_fu_2288_p2[15:12]),
        .S({\phi_mul_reg_949_reg_n_3_[15] ,\phi_mul_reg_949_reg_n_3_[14] ,\phi_mul_reg_949_reg_n_3_[13] ,\phi_mul_reg_949_reg_n_3_[12] }));
  FDRE \add_ln61_4_reg_3973_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[1]),
        .Q(add_ln61_4_reg_3973[1]),
        .R(1'b0));
  FDRE \add_ln61_4_reg_3973_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[2]),
        .Q(add_ln61_4_reg_3973[2]),
        .R(1'b0));
  FDRE \add_ln61_4_reg_3973_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[3]),
        .Q(add_ln61_4_reg_3973[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln61_4_reg_3973_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln61_4_reg_3973_reg[3]_i_1_n_3 ,\add_ln61_4_reg_3973_reg[3]_i_1_n_4 ,\add_ln61_4_reg_3973_reg[3]_i_1_n_5 ,\add_ln61_4_reg_3973_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\phi_mul_reg_949_reg_n_3_[3] ,\phi_mul_reg_949_reg_n_3_[2] ,\phi_mul_reg_949_reg_n_3_[1] ,\phi_mul_reg_949_reg_n_3_[0] }),
        .O(add_ln61_4_fu_2288_p2[3:0]),
        .S({\add_ln61_4_reg_3973[3]_i_2_n_3 ,\add_ln61_4_reg_3973[3]_i_3_n_3 ,\add_ln61_4_reg_3973[3]_i_4_n_3 ,\add_ln61_4_reg_3973[3]_i_5_n_3 }));
  FDRE \add_ln61_4_reg_3973_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[4]),
        .Q(add_ln61_4_reg_3973[4]),
        .R(1'b0));
  FDRE \add_ln61_4_reg_3973_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[5]),
        .Q(add_ln61_4_reg_3973[5]),
        .R(1'b0));
  FDRE \add_ln61_4_reg_3973_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[6]),
        .Q(add_ln61_4_reg_3973[6]),
        .R(1'b0));
  FDRE \add_ln61_4_reg_3973_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[7]),
        .Q(add_ln61_4_reg_3973[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln61_4_reg_3973_reg[7]_i_1 
       (.CI(\add_ln61_4_reg_3973_reg[3]_i_1_n_3 ),
        .CO({\add_ln61_4_reg_3973_reg[7]_i_1_n_3 ,\add_ln61_4_reg_3973_reg[7]_i_1_n_4 ,\add_ln61_4_reg_3973_reg[7]_i_1_n_5 ,\add_ln61_4_reg_3973_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\phi_mul_reg_949_reg_n_3_[7] ,\phi_mul_reg_949_reg_n_3_[6] ,\phi_mul_reg_949_reg_n_3_[5] ,\phi_mul_reg_949_reg_n_3_[4] }),
        .O(add_ln61_4_fu_2288_p2[7:4]),
        .S({\add_ln61_4_reg_3973[7]_i_2_n_3 ,\add_ln61_4_reg_3973[7]_i_3_n_3 ,\add_ln61_4_reg_3973[7]_i_4_n_3 ,\add_ln61_4_reg_3973[7]_i_5_n_3 }));
  FDRE \add_ln61_4_reg_3973_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[8]),
        .Q(add_ln61_4_reg_3973[8]),
        .R(1'b0));
  FDRE \add_ln61_4_reg_3973_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln61_4_fu_2288_p2[9]),
        .Q(add_ln61_4_reg_3973[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln61_reg_3843_reg
       (.A({add_ln61_reg_3843_reg_i_1_n_3,add_ln61_reg_3843_reg_i_1_n_3,add_ln61_reg_3843_reg_i_1_n_3,add_ln61_reg_3843_reg_i_1_n_3,add_ln61_reg_3843_reg_i_1_n_3,add_ln61_reg_3843_reg_i_1_n_3,add_ln61_reg_3843_reg_i_1_n_3,add_ln61_reg_3843_reg_i_1_n_3,add_ln61_reg_3843_reg_i_2_n_3,add_ln61_reg_3843_reg_i_2_n_3,add_ln61_reg_3843_reg_i_2_n_3,add_ln61_reg_3843_reg_i_2_n_3,add_ln61_reg_3843_reg_i_2_n_3,add_ln61_reg_3843_reg_i_2_n_3,add_ln61_reg_3843_reg_i_2_n_3,add_ln61_reg_3843_reg_i_2_n_3,add_ln61_reg_3843_reg_i_2_n_3,add_ln61_reg_3843_reg_i_2_n_3,add_ln61_reg_3843_reg_i_3_n_3,add_ln61_reg_3843_reg_i_3_n_3,add_ln61_reg_3843_reg_i_3_n_3,add_ln61_reg_3843_reg_i_3_n_3,A[7:2],add_ln61_reg_3843_reg_i_4_n_3,sub14_fu_1404_p2[1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln61_reg_3843_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b0_q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln61_reg_3843_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,j_1_reg_3833,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln61_reg_3843_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln61_reg_3843_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_s_axi_U_n_8),
        .CEC(I_BREADY317_out),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state2),
        .CEP(ap_CS_fsm_state4),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln61_reg_3843_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln61_reg_3843_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln61_reg_3843_reg_P_UNCONNECTED[47:17],add_ln61_reg_3843_reg_n_92,add_ln61_reg_3843_reg_n_93,add_ln61_reg_3843_reg_n_94,add_ln61_reg_3843_reg_n_95,add_ln61_reg_3843_reg_n_96,add_ln61_reg_3843_reg_n_97,add_ln61_reg_3843_reg_n_98,add_ln61_reg_3843_reg_n_99,add_ln61_reg_3843_reg_n_100,add_ln61_reg_3843_reg_n_101,add_ln61_reg_3843_reg_n_102,add_ln61_reg_3843_reg_n_103,add_ln61_reg_3843_reg_n_104,add_ln61_reg_3843_reg_n_105,add_ln61_reg_3843_reg_n_106,add_ln61_reg_3843_reg_n_107,add_ln61_reg_3843_reg_n_108}),
        .PATTERNBDETECT(NLW_add_ln61_reg_3843_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln61_reg_3843_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln61_reg_3843_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(j_reg_750),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln61_reg_3843_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h01)) 
    add_ln61_reg_3843_reg_i_1
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(add_ln61_reg_3843_reg_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    add_ln61_reg_3843_reg_i_2
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(add_ln61_reg_3843_reg_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    add_ln61_reg_3843_reg_i_3
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(add_ln61_reg_3843_reg_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln61_reg_3843_reg_i_4
       (.I0(shl_ln33_cast_fu_1438_p1[3]),
        .I1(shl_ln33_cast_fu_1438_p1[2]),
        .O(add_ln61_reg_3843_reg_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln61_reg_3843_reg_i_5
       (.I0(shl_ln33_cast_fu_1438_p1[2]),
        .O(sub14_fu_1404_p2[1]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_1_reg_3853_reg
       (.A({add_ln68_reg_3848_reg_i_2_n_3,add_ln68_reg_3848_reg_i_2_n_3,add_ln68_reg_3848_reg_i_2_n_3,add_ln68_reg_3848_reg_i_2_n_3,add_ln68_1_reg_3853_reg_i_1_n_3,add_ln68_1_reg_3853_reg_i_1_n_3,add_ln68_1_reg_3853_reg_i_1_n_3,add_ln68_1_reg_3853_reg_i_1_n_3,add_ln68_1_reg_3853_reg_i_1_n_3,add_ln68_1_reg_3853_reg_i_1_n_3,add_ln68_1_reg_3853_reg_i_1_n_3,add_ln68_1_reg_3853_reg_i_1_n_3,add_ln68_1_reg_3853_reg_i_1_n_3,add_ln68_1_reg_3853_reg_i_1_n_3,add_ln68_1_reg_3853_reg_i_2_n_3,add_ln68_1_reg_3853_reg_i_2_n_3,add_ln68_1_reg_3853_reg_i_2_n_3,add_ln68_1_reg_3853_reg_i_2_n_3,add_ln68_1_reg_3853_reg_i_2_n_3,add_ln68_1_reg_3853_reg_i_2_n_3,add_ln68_1_reg_3853_reg_i_2_n_3,add_ln68_1_reg_3853_reg_i_2_n_3,A[7:2],add_ln61_reg_3843_reg_i_4_n_3,sub14_fu_1404_p2[1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_1_reg_3853_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b0_q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_1_reg_3853_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln68_fu_1936_p1,1'b1,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_1_reg_3853_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_1_reg_3853_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_s_axi_U_n_8),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state2),
        .CEP(ap_CS_fsm_state4),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_1_reg_3853_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_1_reg_3853_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_ln68_1_reg_3853_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_ln68_1_reg_3853_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_1_reg_3853_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_ln68_1_reg_3853_reg_n_109,add_ln68_1_reg_3853_reg_n_110,add_ln68_1_reg_3853_reg_n_111,add_ln68_1_reg_3853_reg_n_112,add_ln68_1_reg_3853_reg_n_113,add_ln68_1_reg_3853_reg_n_114,add_ln68_1_reg_3853_reg_n_115,add_ln68_1_reg_3853_reg_n_116,add_ln68_1_reg_3853_reg_n_117,add_ln68_1_reg_3853_reg_n_118,add_ln68_1_reg_3853_reg_n_119,add_ln68_1_reg_3853_reg_n_120,add_ln68_1_reg_3853_reg_n_121,add_ln68_1_reg_3853_reg_n_122,add_ln68_1_reg_3853_reg_n_123,add_ln68_1_reg_3853_reg_n_124,add_ln68_1_reg_3853_reg_n_125,add_ln68_1_reg_3853_reg_n_126,add_ln68_1_reg_3853_reg_n_127,add_ln68_1_reg_3853_reg_n_128,add_ln68_1_reg_3853_reg_n_129,add_ln68_1_reg_3853_reg_n_130,add_ln68_1_reg_3853_reg_n_131,add_ln68_1_reg_3853_reg_n_132,add_ln68_1_reg_3853_reg_n_133,add_ln68_1_reg_3853_reg_n_134,add_ln68_1_reg_3853_reg_n_135,add_ln68_1_reg_3853_reg_n_136,add_ln68_1_reg_3853_reg_n_137,add_ln68_1_reg_3853_reg_n_138,add_ln68_1_reg_3853_reg_n_139,add_ln68_1_reg_3853_reg_n_140,add_ln68_1_reg_3853_reg_n_141,add_ln68_1_reg_3853_reg_n_142,add_ln68_1_reg_3853_reg_n_143,add_ln68_1_reg_3853_reg_n_144,add_ln68_1_reg_3853_reg_n_145,add_ln68_1_reg_3853_reg_n_146,add_ln68_1_reg_3853_reg_n_147,add_ln68_1_reg_3853_reg_n_148,add_ln68_1_reg_3853_reg_n_149,add_ln68_1_reg_3853_reg_n_150,add_ln68_1_reg_3853_reg_n_151,add_ln68_1_reg_3853_reg_n_152,add_ln68_1_reg_3853_reg_n_153,add_ln68_1_reg_3853_reg_n_154,add_ln68_1_reg_3853_reg_n_155,add_ln68_1_reg_3853_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_1_reg_3853_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h01)) 
    add_ln68_1_reg_3853_reg_i_1
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(add_ln68_1_reg_3853_reg_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    add_ln68_1_reg_3853_reg_i_2
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(add_ln68_1_reg_3853_reg_i_2_n_3));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_reg_3848_reg
       (.A({add_ln61_reg_3843_reg_i_3_n_3,add_ln61_reg_3843_reg_i_3_n_3,add_ln61_reg_3843_reg_i_3_n_3,add_ln61_reg_3843_reg_i_3_n_3,add_ln61_reg_3843_reg_i_3_n_3,add_ln61_reg_3843_reg_i_3_n_3,add_ln68_reg_3848_reg_i_1_n_3,add_ln68_reg_3848_reg_i_1_n_3,add_ln68_reg_3848_reg_i_1_n_3,add_ln68_reg_3848_reg_i_1_n_3,add_ln68_reg_3848_reg_i_1_n_3,add_ln68_reg_3848_reg_i_1_n_3,add_ln68_reg_3848_reg_i_1_n_3,add_ln68_reg_3848_reg_i_1_n_3,add_ln68_reg_3848_reg_i_1_n_3,add_ln68_reg_3848_reg_i_1_n_3,add_ln68_reg_3848_reg_i_2_n_3,add_ln68_reg_3848_reg_i_2_n_3,add_ln68_reg_3848_reg_i_2_n_3,add_ln68_reg_3848_reg_i_2_n_3,add_ln68_reg_3848_reg_i_2_n_3,add_ln68_reg_3848_reg_i_2_n_3,A[7:2],add_ln61_reg_3843_reg_i_4_n_3,sub14_fu_1404_p2[1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_reg_3848_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b0_q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_reg_3848_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln68_fu_1936_p1,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_reg_3848_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_reg_3848_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_s_axi_U_n_8),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state2),
        .CEP(ap_CS_fsm_state4),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_reg_3848_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_reg_3848_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_ln68_reg_3848_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_ln68_reg_3848_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_reg_3848_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_ln68_reg_3848_reg_n_109,add_ln68_reg_3848_reg_n_110,add_ln68_reg_3848_reg_n_111,add_ln68_reg_3848_reg_n_112,add_ln68_reg_3848_reg_n_113,add_ln68_reg_3848_reg_n_114,add_ln68_reg_3848_reg_n_115,add_ln68_reg_3848_reg_n_116,add_ln68_reg_3848_reg_n_117,add_ln68_reg_3848_reg_n_118,add_ln68_reg_3848_reg_n_119,add_ln68_reg_3848_reg_n_120,add_ln68_reg_3848_reg_n_121,add_ln68_reg_3848_reg_n_122,add_ln68_reg_3848_reg_n_123,add_ln68_reg_3848_reg_n_124,add_ln68_reg_3848_reg_n_125,add_ln68_reg_3848_reg_n_126,add_ln68_reg_3848_reg_n_127,add_ln68_reg_3848_reg_n_128,add_ln68_reg_3848_reg_n_129,add_ln68_reg_3848_reg_n_130,add_ln68_reg_3848_reg_n_131,add_ln68_reg_3848_reg_n_132,add_ln68_reg_3848_reg_n_133,add_ln68_reg_3848_reg_n_134,add_ln68_reg_3848_reg_n_135,add_ln68_reg_3848_reg_n_136,add_ln68_reg_3848_reg_n_137,add_ln68_reg_3848_reg_n_138,add_ln68_reg_3848_reg_n_139,add_ln68_reg_3848_reg_n_140,add_ln68_reg_3848_reg_n_141,add_ln68_reg_3848_reg_n_142,add_ln68_reg_3848_reg_n_143,add_ln68_reg_3848_reg_n_144,add_ln68_reg_3848_reg_n_145,add_ln68_reg_3848_reg_n_146,add_ln68_reg_3848_reg_n_147,add_ln68_reg_3848_reg_n_148,add_ln68_reg_3848_reg_n_149,add_ln68_reg_3848_reg_n_150,add_ln68_reg_3848_reg_n_151,add_ln68_reg_3848_reg_n_152,add_ln68_reg_3848_reg_n_153,add_ln68_reg_3848_reg_n_154,add_ln68_reg_3848_reg_n_155,add_ln68_reg_3848_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_reg_3848_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h01)) 
    add_ln68_reg_3848_reg_i_1
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(add_ln68_reg_3848_reg_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    add_ln68_reg_3848_reg_i_2
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(add_ln68_reg_3848_reg_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln90_reg_3890[5]_i_2 
       (.I0(\mul2_i8_reg_3709_reg_n_3_[4] ),
        .I1(zext_ln61_reg_3838_reg[2]),
        .O(\add_ln90_reg_3890[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln90_reg_3890[5]_i_3 
       (.I0(\mul2_i8_reg_3709_reg_n_3_[3] ),
        .I1(zext_ln61_reg_3838_reg[1]),
        .O(\add_ln90_reg_3890[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln90_reg_3890[5]_i_4 
       (.I0(\mul2_i8_reg_3709_reg_n_3_[2] ),
        .I1(zext_ln61_reg_3838_reg[0]),
        .O(\add_ln90_reg_3890[5]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln90_reg_3890[5]_i_5 
       (.I0(zext_ln61_reg_3838_reg[2]),
        .I1(\mul2_i8_reg_3709_reg_n_3_[4] ),
        .I2(\mul2_i8_reg_3709_reg_n_3_[5] ),
        .I3(zext_ln61_reg_3838_reg[3]),
        .O(\add_ln90_reg_3890[5]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln90_reg_3890[5]_i_6 
       (.I0(zext_ln61_reg_3838_reg[1]),
        .I1(\mul2_i8_reg_3709_reg_n_3_[3] ),
        .I2(\mul2_i8_reg_3709_reg_n_3_[4] ),
        .I3(zext_ln61_reg_3838_reg[2]),
        .O(\add_ln90_reg_3890[5]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln90_reg_3890[5]_i_7 
       (.I0(zext_ln61_reg_3838_reg[0]),
        .I1(\mul2_i8_reg_3709_reg_n_3_[2] ),
        .I2(\mul2_i8_reg_3709_reg_n_3_[3] ),
        .I3(zext_ln61_reg_3838_reg[1]),
        .O(\add_ln90_reg_3890[5]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_3890[5]_i_8 
       (.I0(zext_ln61_reg_3838_reg[0]),
        .I1(\mul2_i8_reg_3709_reg_n_3_[2] ),
        .O(\add_ln90_reg_3890[5]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln90_reg_3890[9]_i_2 
       (.I0(\mul2_i8_reg_3709_reg_n_3_[6] ),
        .I1(zext_ln61_reg_3838_reg[4]),
        .O(\add_ln90_reg_3890[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln90_reg_3890[9]_i_3 
       (.I0(\mul2_i8_reg_3709_reg_n_3_[5] ),
        .I1(zext_ln61_reg_3838_reg[3]),
        .O(\add_ln90_reg_3890[9]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln90_reg_3890[9]_i_4 
       (.I0(zext_ln61_reg_3838_reg[5]),
        .I1(\mul2_i8_reg_3709_reg_n_3_[7] ),
        .I2(\mul2_i8_reg_3709_reg_n_3_[8] ),
        .O(\add_ln90_reg_3890[9]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln90_reg_3890[9]_i_5 
       (.I0(zext_ln61_reg_3838_reg[4]),
        .I1(\mul2_i8_reg_3709_reg_n_3_[6] ),
        .I2(\mul2_i8_reg_3709_reg_n_3_[7] ),
        .I3(zext_ln61_reg_3838_reg[5]),
        .O(\add_ln90_reg_3890[9]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln90_reg_3890[9]_i_6 
       (.I0(zext_ln61_reg_3838_reg[3]),
        .I1(\mul2_i8_reg_3709_reg_n_3_[5] ),
        .I2(\mul2_i8_reg_3709_reg_n_3_[6] ),
        .I3(zext_ln61_reg_3838_reg[4]),
        .O(\add_ln90_reg_3890[9]_i_6_n_3 ));
  FDRE \add_ln90_reg_3890_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[10]),
        .Q(zext_ln90_2_fu_2863_p1[10]),
        .R(1'b0));
  FDRE \add_ln90_reg_3890_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[11]),
        .Q(zext_ln90_2_fu_2863_p1[11]),
        .R(1'b0));
  FDRE \add_ln90_reg_3890_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[12]),
        .Q(zext_ln90_2_fu_2863_p1[12]),
        .R(1'b0));
  FDRE \add_ln90_reg_3890_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[13]),
        .Q(zext_ln90_2_fu_2863_p1[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_3890_reg[13]_i_1 
       (.CI(\add_ln90_reg_3890_reg[9]_i_1_n_3 ),
        .CO({\add_ln90_reg_3890_reg[13]_i_1_n_3 ,\add_ln90_reg_3890_reg[13]_i_1_n_4 ,\add_ln90_reg_3890_reg[13]_i_1_n_5 ,\add_ln90_reg_3890_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_fu_2051_p2[13:10]),
        .S({\mul2_i8_reg_3709_reg_n_3_[13] ,\mul2_i8_reg_3709_reg_n_3_[12] ,\mul2_i8_reg_3709_reg_n_3_[11] ,\mul2_i8_reg_3709_reg_n_3_[10] }));
  FDRE \add_ln90_reg_3890_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[14]),
        .Q(zext_ln90_2_fu_2863_p1[14]),
        .R(1'b0));
  FDRE \add_ln90_reg_3890_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[15]),
        .Q(zext_ln90_2_fu_2863_p1[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_3890_reg[15]_i_1 
       (.CI(\add_ln90_reg_3890_reg[13]_i_1_n_3 ),
        .CO({\NLW_add_ln90_reg_3890_reg[15]_i_1_CO_UNCONNECTED [3:1],\add_ln90_reg_3890_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln90_reg_3890_reg[15]_i_1_O_UNCONNECTED [3:2],add_ln90_fu_2051_p2[15:14]}),
        .S({1'b0,1'b0,\mul2_i8_reg_3709_reg_n_3_[15] ,\mul2_i8_reg_3709_reg_n_3_[14] }));
  FDRE \add_ln90_reg_3890_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[2]),
        .Q(zext_ln90_2_fu_2863_p1[2]),
        .R(1'b0));
  FDRE \add_ln90_reg_3890_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[3]),
        .Q(zext_ln90_2_fu_2863_p1[3]),
        .R(1'b0));
  FDRE \add_ln90_reg_3890_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[4]),
        .Q(zext_ln90_2_fu_2863_p1[4]),
        .R(1'b0));
  FDRE \add_ln90_reg_3890_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[5]),
        .Q(zext_ln90_2_fu_2863_p1[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_3890_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln90_reg_3890_reg[5]_i_1_n_3 ,\add_ln90_reg_3890_reg[5]_i_1_n_4 ,\add_ln90_reg_3890_reg[5]_i_1_n_5 ,\add_ln90_reg_3890_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\add_ln90_reg_3890[5]_i_2_n_3 ,\add_ln90_reg_3890[5]_i_3_n_3 ,\add_ln90_reg_3890[5]_i_4_n_3 ,1'b0}),
        .O(add_ln90_fu_2051_p2[5:2]),
        .S({\add_ln90_reg_3890[5]_i_5_n_3 ,\add_ln90_reg_3890[5]_i_6_n_3 ,\add_ln90_reg_3890[5]_i_7_n_3 ,\add_ln90_reg_3890[5]_i_8_n_3 }));
  FDRE \add_ln90_reg_3890_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[6]),
        .Q(zext_ln90_2_fu_2863_p1[6]),
        .R(1'b0));
  FDRE \add_ln90_reg_3890_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[7]),
        .Q(zext_ln90_2_fu_2863_p1[7]),
        .R(1'b0));
  FDRE \add_ln90_reg_3890_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[8]),
        .Q(zext_ln90_2_fu_2863_p1[8]),
        .R(1'b0));
  FDRE \add_ln90_reg_3890_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_fu_2051_p2[9]),
        .Q(zext_ln90_2_fu_2863_p1[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_3890_reg[9]_i_1 
       (.CI(\add_ln90_reg_3890_reg[5]_i_1_n_3 ),
        .CO({\add_ln90_reg_3890_reg[9]_i_1_n_3 ,\add_ln90_reg_3890_reg[9]_i_1_n_4 ,\add_ln90_reg_3890_reg[9]_i_1_n_5 ,\add_ln90_reg_3890_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul2_i8_reg_3709_reg_n_3_[8] ,\add_ln90_reg_3890[9]_i_2_n_3 ,\add_ln90_reg_3890[9]_i_3_n_3 }),
        .O(add_ln90_fu_2051_p2[9:6]),
        .S({\mul2_i8_reg_3709_reg_n_3_[9] ,\add_ln90_reg_3890[9]_i_4_n_3 ,\add_ln90_reg_3890[9]_i_5_n_3 ,\add_ln90_reg_3890[9]_i_6_n_3 }));
  FDRE \addr_a0_read_reg_3587_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[10]),
        .Q(addr_a0_read_reg_3587[10]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[11]),
        .Q(addr_a0_read_reg_3587[11]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[12]),
        .Q(addr_a0_read_reg_3587[12]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[13]),
        .Q(addr_a0_read_reg_3587[13]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[14]),
        .Q(addr_a0_read_reg_3587[14]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[15]),
        .Q(addr_a0_read_reg_3587[15]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[16]),
        .Q(addr_a0_read_reg_3587[16]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[17]),
        .Q(addr_a0_read_reg_3587[17]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[18]),
        .Q(addr_a0_read_reg_3587[18]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[19]),
        .Q(addr_a0_read_reg_3587[19]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[1]),
        .Q(addr_a0_read_reg_3587[1]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[20]),
        .Q(addr_a0_read_reg_3587[20]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[21]),
        .Q(addr_a0_read_reg_3587[21]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[22]),
        .Q(addr_a0_read_reg_3587[22]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[23]),
        .Q(addr_a0_read_reg_3587[23]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[24]),
        .Q(addr_a0_read_reg_3587[24]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[25]),
        .Q(addr_a0_read_reg_3587[25]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[26]),
        .Q(addr_a0_read_reg_3587[26]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[27]),
        .Q(addr_a0_read_reg_3587[27]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[28]),
        .Q(addr_a0_read_reg_3587[28]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[29]),
        .Q(addr_a0_read_reg_3587[29]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[2]),
        .Q(addr_a0_read_reg_3587[2]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[30]),
        .Q(addr_a0_read_reg_3587[30]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[31]),
        .Q(addr_a0_read_reg_3587[31]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[3]),
        .Q(addr_a0_read_reg_3587[3]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[4]),
        .Q(addr_a0_read_reg_3587[4]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[5]),
        .Q(addr_a0_read_reg_3587[5]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[6]),
        .Q(addr_a0_read_reg_3587[6]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[7]),
        .Q(addr_a0_read_reg_3587[7]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[8]),
        .Q(addr_a0_read_reg_3587[8]),
        .R(1'b0));
  FDRE \addr_a0_read_reg_3587_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_a0[9]),
        .Q(addr_a0_read_reg_3587[9]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[10]),
        .Q(addr_b0_read_reg_3579[10]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[11]),
        .Q(addr_b0_read_reg_3579[11]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[12]),
        .Q(addr_b0_read_reg_3579[12]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[13]),
        .Q(addr_b0_read_reg_3579[13]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[14]),
        .Q(addr_b0_read_reg_3579[14]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[15]),
        .Q(addr_b0_read_reg_3579[15]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[16]),
        .Q(addr_b0_read_reg_3579[16]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[17]),
        .Q(addr_b0_read_reg_3579[17]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[18]),
        .Q(addr_b0_read_reg_3579[18]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[19]),
        .Q(addr_b0_read_reg_3579[19]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[1]),
        .Q(addr_b0_read_reg_3579[1]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[20]),
        .Q(addr_b0_read_reg_3579[20]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[21]),
        .Q(addr_b0_read_reg_3579[21]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[22]),
        .Q(addr_b0_read_reg_3579[22]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[23]),
        .Q(addr_b0_read_reg_3579[23]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[24]),
        .Q(addr_b0_read_reg_3579[24]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[25]),
        .Q(addr_b0_read_reg_3579[25]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[26]),
        .Q(addr_b0_read_reg_3579[26]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[27]),
        .Q(addr_b0_read_reg_3579[27]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[28]),
        .Q(addr_b0_read_reg_3579[28]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[29]),
        .Q(addr_b0_read_reg_3579[29]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[2]),
        .Q(addr_b0_read_reg_3579[2]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[30]),
        .Q(addr_b0_read_reg_3579[30]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[31]),
        .Q(addr_b0_read_reg_3579[31]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[3]),
        .Q(addr_b0_read_reg_3579[3]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[4]),
        .Q(addr_b0_read_reg_3579[4]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[5]),
        .Q(addr_b0_read_reg_3579[5]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[6]),
        .Q(addr_b0_read_reg_3579[6]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[7]),
        .Q(addr_b0_read_reg_3579[7]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[8]),
        .Q(addr_b0_read_reg_3579[8]),
        .R(1'b0));
  FDRE \addr_b0_read_reg_3579_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_b0[9]),
        .Q(addr_b0_read_reg_3579[9]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[10]),
        .Q(addr_c0_read_reg_3571[10]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[11]),
        .Q(addr_c0_read_reg_3571[11]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[12]),
        .Q(addr_c0_read_reg_3571[12]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[13]),
        .Q(addr_c0_read_reg_3571[13]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[14]),
        .Q(addr_c0_read_reg_3571[14]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[15]),
        .Q(addr_c0_read_reg_3571[15]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[16]),
        .Q(addr_c0_read_reg_3571[16]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[17]),
        .Q(addr_c0_read_reg_3571[17]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[18]),
        .Q(addr_c0_read_reg_3571[18]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[19]),
        .Q(addr_c0_read_reg_3571[19]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[1]),
        .Q(addr_c0_read_reg_3571[1]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[20]),
        .Q(addr_c0_read_reg_3571[20]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[21]),
        .Q(addr_c0_read_reg_3571[21]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[22]),
        .Q(addr_c0_read_reg_3571[22]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[23]),
        .Q(addr_c0_read_reg_3571[23]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[24]),
        .Q(addr_c0_read_reg_3571[24]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[25]),
        .Q(addr_c0_read_reg_3571[25]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[26]),
        .Q(addr_c0_read_reg_3571[26]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[27]),
        .Q(addr_c0_read_reg_3571[27]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[28]),
        .Q(addr_c0_read_reg_3571[28]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[29]),
        .Q(addr_c0_read_reg_3571[29]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[2]),
        .Q(addr_c0_read_reg_3571[2]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[30]),
        .Q(addr_c0_read_reg_3571[30]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[31]),
        .Q(addr_c0_read_reg_3571[31]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[3]),
        .Q(addr_c0_read_reg_3571[3]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[4]),
        .Q(addr_c0_read_reg_3571[4]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[5]),
        .Q(addr_c0_read_reg_3571[5]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[6]),
        .Q(addr_c0_read_reg_3571[6]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[7]),
        .Q(addr_c0_read_reg_3571[7]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[8]),
        .Q(addr_c0_read_reg_3571[8]),
        .R(1'b0));
  FDRE \addr_c0_read_reg_3571_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(addr_c0[9]),
        .Q(addr_c0_read_reg_3571[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    \and_ln35_1_reg_3933[0]_i_1 
       (.I0(mul_32s_32s_32_2_1_U4_n_23),
        .I1(tmp_12_fu_2154_p4[0]),
        .I2(icmp_ln39_2_fu_2170_p2),
        .O(and_ln35_1_fu_2174_p2));
  FDRE \and_ln35_1_reg_3933_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(and_ln35_1_fu_2174_p2),
        .Q(and_ln35_1_reg_3933),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \and_ln35_2_reg_3953[0]_i_1 
       (.I0(mul_32s_32s_32_2_1_U4_n_23),
        .I1(tmp_12_fu_2154_p4[0]),
        .I2(\t_reg_937_reg_n_3_[0] ),
        .I3(icmp_ln39_3_fu_2232_p2),
        .O(and_ln35_2_fu_2236_p2));
  FDRE \and_ln35_2_reg_3953_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(and_ln35_2_fu_2236_p2),
        .Q(and_ln35_2_reg_3953),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE00)) 
    \and_ln35_reg_3913[0]_i_1 
       (.I0(\t_reg_937_reg_n_3_[0] ),
        .I1(tmp_12_fu_2154_p4[0]),
        .I2(mul_32s_32s_32_2_1_U4_n_23),
        .I3(icmp_ln39_1_fu_2098_p2),
        .O(and_ln35_fu_2102_p2));
  FDRE \and_ln35_reg_3913_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(and_ln35_fu_2102_p2),
        .Q(and_ln35_reg_3913),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(zext_ln68_fu_1936_p1[7]),
        .I2(tmp_1_reg_3671[5]),
        .I3(\ap_CS_fsm[4]_i_3_n_3 ),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h7DFFFFFF7DFF0000)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(zext_ln68_fu_1936_p1[7]),
        .I2(tmp_1_reg_3671[5]),
        .I3(\ap_CS_fsm[4]_i_3_n_3 ),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state91),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(zext_ln68_fu_1936_p1[3]),
        .I1(tmp_1_reg_3671[1]),
        .I2(zext_ln68_fu_1936_p1[2]),
        .I3(tmp_1_reg_3671[0]),
        .I4(zext_ln68_fu_1936_p1[4]),
        .I5(tmp_1_reg_3671[2]),
        .O(\ap_CS_fsm[4]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(tmp_1_reg_3671[3]),
        .I1(zext_ln68_fu_1936_p1[5]),
        .I2(tmp_1_reg_3671[4]),
        .I3(zext_ln68_fu_1936_p1[6]),
        .O(\ap_CS_fsm[4]_i_3_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[100]),
        .Q(ap_CS_fsm_state101),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[101]),
        .Q(ap_CS_fsm_state102),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[102]),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[103]),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[104]),
        .Q(ap_CS_fsm_state105),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[105]),
        .Q(ap_CS_fsm_state106),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[106]),
        .Q(ap_CS_fsm_state107),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[107]),
        .Q(ap_CS_fsm_state108),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[108]),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[109]),
        .Q(\ap_CS_fsm_reg_n_3_[109] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[9] ),
        .Q(\ap_CS_fsm_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[109] ),
        .Q(\ap_CS_fsm_reg_n_3_[110] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[110] ),
        .Q(\ap_CS_fsm_reg_n_3_[111] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[112]),
        .Q(ap_CS_fsm_state113),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[10] ),
        .Q(\ap_CS_fsm_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[11] ),
        .Q(\ap_CS_fsm_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(\ap_CS_fsm_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[16] ),
        .Q(\ap_CS_fsm_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[17] ),
        .Q(\ap_CS_fsm_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[18] ),
        .Q(\ap_CS_fsm_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[19] ),
        .Q(\ap_CS_fsm_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[20] ),
        .Q(\ap_CS_fsm_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[21] ),
        .Q(\ap_CS_fsm_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(\ap_CS_fsm_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[26] ),
        .Q(\ap_CS_fsm_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[27] ),
        .Q(\ap_CS_fsm_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[28] ),
        .Q(\ap_CS_fsm_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[29] ),
        .Q(\ap_CS_fsm_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[30] ),
        .Q(\ap_CS_fsm_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[31] ),
        .Q(\ap_CS_fsm_reg_n_3_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(\ap_CS_fsm_reg_n_3_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[36] ),
        .Q(\ap_CS_fsm_reg_n_3_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[37] ),
        .Q(\ap_CS_fsm_reg_n_3_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[38] ),
        .Q(\ap_CS_fsm_reg_n_3_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[39] ),
        .Q(\ap_CS_fsm_reg_n_3_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[40] ),
        .Q(\ap_CS_fsm_reg_n_3_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[41] ),
        .Q(\ap_CS_fsm_reg_n_3_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(\ap_CS_fsm_reg_n_3_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[46] ),
        .Q(\ap_CS_fsm_reg_n_3_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[47] ),
        .Q(\ap_CS_fsm_reg_n_3_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[48] ),
        .Q(\ap_CS_fsm_reg_n_3_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[49] ),
        .Q(\ap_CS_fsm_reg_n_3_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[50] ),
        .Q(\ap_CS_fsm_reg_n_3_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[51] ),
        .Q(\ap_CS_fsm_reg_n_3_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[53]),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[54]),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[56]),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[57]),
        .Q(\ap_CS_fsm_reg_n_3_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[57] ),
        .Q(\ap_CS_fsm_reg_n_3_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[58] ),
        .Q(\ap_CS_fsm_reg_n_3_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[59] ),
        .Q(\ap_CS_fsm_reg_n_3_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[60] ),
        .Q(\ap_CS_fsm_reg_n_3_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[61] ),
        .Q(\ap_CS_fsm_reg_n_3_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[62] ),
        .Q(\ap_CS_fsm_reg_n_3_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[64]),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[65]),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[67]),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[68]),
        .Q(\ap_CS_fsm_reg_n_3_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[68] ),
        .Q(\ap_CS_fsm_reg_n_3_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[69] ),
        .Q(\ap_CS_fsm_reg_n_3_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[70] ),
        .Q(\ap_CS_fsm_reg_n_3_[71] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[71] ),
        .Q(\ap_CS_fsm_reg_n_3_[72] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[72] ),
        .Q(\ap_CS_fsm_reg_n_3_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[73] ),
        .Q(\ap_CS_fsm_reg_n_3_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[75]),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[76]),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[78]),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[79]),
        .Q(\ap_CS_fsm_reg_n_3_[79] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[6] ),
        .Q(\ap_CS_fsm_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[79] ),
        .Q(\ap_CS_fsm_reg_n_3_[80] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[80] ),
        .Q(\ap_CS_fsm_reg_n_3_[81] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[81] ),
        .Q(\ap_CS_fsm_reg_n_3_[82] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[82] ),
        .Q(\ap_CS_fsm_reg_n_3_[83] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[83] ),
        .Q(\ap_CS_fsm_reg_n_3_[84] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[84] ),
        .Q(\ap_CS_fsm_reg_n_3_[85] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[86]),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[87]),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state89),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[7] ),
        .Q(\ap_CS_fsm_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[91]),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[92]),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[93]),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[94]),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[95]),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[96]),
        .Q(ap_CS_fsm_state97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[97]),
        .Q(ap_CS_fsm_state98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[98]),
        .Q(ap_CS_fsm_state99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[99]),
        .Q(ap_CS_fsm_state100),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[8] ),
        .Q(\ap_CS_fsm_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ap_s_axi ap_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_ap_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_ap_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_ap_WREADY),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .SR(ap_NS_fsm116_out),
        .a0_p(a0_p),
        .add_ln61_reg_3843_reg(i_fu_262),
        .add_ln61_reg_3843_reg_0(tmp_2_reg_3676),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .b0_q(b0_q),
        .icmp_ln131_fu_1583_p2(icmp_ln131_fu_1583_p2),
        .int_ap_start_reg_0(ap_s_axi_U_n_8),
        .interrupt(interrupt),
        .m(m),
        .s_axi_ap_ARADDR(s_axi_ap_ARADDR),
        .s_axi_ap_ARVALID(s_axi_ap_ARVALID),
        .s_axi_ap_AWADDR(s_axi_ap_AWADDR),
        .s_axi_ap_AWVALID(s_axi_ap_AWVALID),
        .s_axi_ap_BREADY(s_axi_ap_BREADY),
        .s_axi_ap_BVALID(s_axi_ap_BVALID),
        .s_axi_ap_RDATA({\^s_axi_ap_RDATA [9],\^s_axi_ap_RDATA [7:0]}),
        .s_axi_ap_RREADY(s_axi_ap_RREADY),
        .s_axi_ap_RVALID(s_axi_ap_RVALID),
        .s_axi_ap_WDATA(s_axi_ap_WDATA[7:0]),
        .s_axi_ap_WSTRB(s_axi_ap_WSTRB[0]),
        .s_axi_ap_WVALID(s_axi_ap_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi aw_m_axi_U
       (.CO(icmp_ln39_fu_2010_p2),
        .D({ap_NS_fsm[44:43],ap_NS_fsm[36:33],ap_NS_fsm[26:23],ap_NS_fsm[16:13],ap_NS_fsm[6:5]}),
        .Q({ap_CS_fsm_state44,\ap_CS_fsm_reg_n_3_[42] ,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,\ap_CS_fsm_reg_n_3_[32] ,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,\ap_CS_fsm_reg_n_3_[22] ,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,\ap_CS_fsm_reg_n_3_[12] ,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[25] (icmp_ln39_2_fu_2170_p2),
        .\ap_CS_fsm_reg[25]_0 (mul_32s_32s_32_2_1_U4_n_23),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_NS_fsm18_out(ap_NS_fsm18_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (m_axi_aw_ARVALID),
        .\data_p2_reg[32] ({m_axi_aw_RLAST,m_axi_aw_RDATA}),
        .dout(aw_RDATA),
        .\dout_reg[29] (trunc_ln40_3_reg_3957),
        .\icmp_ln39_reg_3881_reg[0] ({tmp_12_fu_2154_p4,\t_reg_937_reg_n_3_[0] }),
        .m_axi_aw_ARADDR(\^m_axi_aw_ARADDR ),
        .m_axi_aw_ARLEN(\^m_axi_aw_ARLEN ),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .m_read_reg_3595(m_read_reg_3595),
        .\mem_reg[5][29]_srl6_i_1__0 (trunc_ln40_1_reg_3917),
        .\mem_reg[5][29]_srl6_i_1__0_0 (trunc_ln2_reg_3885),
        .\mem_reg[5][29]_srl6_i_1__0_1 (trunc_ln40_2_reg_3937),
        .s_ready_t_reg(m_axi_aw_RREADY),
        .sub14_reg_3623(sub14_reg_3623),
        .\sub14_reg_3623_reg[9] (icmp_ln139_fu_1995_p2));
  FDRE #(
    .INIT(1'b0)) 
    \b0_q_0_data_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(b0_q[0]),
        .Q(zext_ln18_fu_1464_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b0_q_0_data_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(b0_q[1]),
        .Q(zext_ln18_fu_1464_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b0_q_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(b0_q[2]),
        .Q(zext_ln18_fu_1464_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b0_q_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(b0_q[3]),
        .Q(zext_ln18_fu_1464_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b0_q_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(b0_q[4]),
        .Q(zext_ln18_fu_1464_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b0_q_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(b0_q[5]),
        .Q(zext_ln18_fu_1464_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b0_q_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(b0_q[6]),
        .Q(zext_ln18_fu_1464_p1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b0_q_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(b0_q[7]),
        .Q(zext_ln18_fu_1464_p1[9]),
        .R(1'b0));
  FDRE \b0_q_cast36_reg_3600_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(zext_ln18_fu_1464_p1[2]),
        .Q(b0_q_cast36_reg_3600[0]),
        .R(1'b0));
  FDRE \b0_q_cast36_reg_3600_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(zext_ln18_fu_1464_p1[3]),
        .Q(b0_q_cast36_reg_3600[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi bi_m_axi_U
       (.D({ap_NS_fsm[87:86],ap_NS_fsm[79:78],ap_NS_fsm[76:75],ap_NS_fsm[68:67],ap_NS_fsm[65:64],ap_NS_fsm[57:56],ap_NS_fsm[54:53],ap_NS_fsm[46:45]}),
        .Q({ap_CS_fsm_state87,\ap_CS_fsm_reg_n_3_[85] ,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state76,\ap_CS_fsm_reg_n_3_[74] ,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state65,\ap_CS_fsm_reg_n_3_[63] ,ap_CS_fsm_state57,ap_CS_fsm_state56,ap_CS_fsm_state54,\ap_CS_fsm_reg_n_3_[52] ,ap_CS_fsm_state46,ap_CS_fsm_state45}),
        .and_ln35_1_reg_3933(and_ln35_1_reg_3933),
        .and_ln35_2_reg_3953(and_ln35_2_reg_3953),
        .and_ln35_reg_3913(and_ln35_reg_3913),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (m_axi_bi_ARVALID),
        .\data_p2_reg[32] ({m_axi_bi_RLAST,m_axi_bi_RDATA}),
        .dout(bi_RDATA),
        .\dout_reg[29] (trunc_ln68_3_reg_4041),
        .icmp_ln39_reg_3881(icmp_ln39_reg_3881),
        .m_axi_bi_ARADDR(\^m_axi_bi_ARADDR ),
        .m_axi_bi_ARLEN(\^m_axi_bi_ARLEN ),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .\mem_reg[5][29]_srl6_i_1 (trunc_ln68_1_reg_3999),
        .\mem_reg[5][29]_srl6_i_1_0 (trunc_ln3_reg_3978),
        .\mem_reg[5][29]_srl6_i_1_1 (trunc_ln68_2_reg_4020),
        .s_ready_t_reg(m_axi_bi_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi ca_m_axi_U
       (.D({ap_NS_fsm[112],ap_NS_fsm[109:91],ap_NS_fsm[3]}),
        .E(I_BREADY317_out),
        .Q({ap_CS_fsm_state113,\ap_CS_fsm_reg_n_3_[111] ,\ap_CS_fsm_reg_n_3_[110] ,\ap_CS_fsm_reg_n_3_[109] ,ap_CS_fsm_state109,ap_CS_fsm_state108,ap_CS_fsm_state107,ap_CS_fsm_state106,ap_CS_fsm_state105,ap_CS_fsm_state104,ap_CS_fsm_state103,ap_CS_fsm_state102,ap_CS_fsm_state101,ap_CS_fsm_state100,ap_CS_fsm_state99,ap_CS_fsm_state98,ap_CS_fsm_state97,ap_CS_fsm_state96,ap_CS_fsm_state95,ap_CS_fsm_state94,ap_CS_fsm_state93,ap_CS_fsm_state92,ap_CS_fsm_state91,ap_CS_fsm_state90,ap_CS_fsm_state89,ap_CS_fsm_state88,ap_CS_fsm_state87,\ap_CS_fsm_reg_n_3_[85] ,\ap_CS_fsm_reg_n_3_[84] ,\ap_CS_fsm_reg_n_3_[83] ,\ap_CS_fsm_reg_n_3_[82] ,\ap_CS_fsm_reg_n_3_[81] ,\ap_CS_fsm_reg_n_3_[80] ,\ap_CS_fsm_reg_n_3_[79] ,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state76,\ap_CS_fsm_reg_n_3_[74] ,\ap_CS_fsm_reg_n_3_[73] ,\ap_CS_fsm_reg_n_3_[72] ,\ap_CS_fsm_reg_n_3_[71] ,\ap_CS_fsm_reg_n_3_[70] ,\ap_CS_fsm_reg_n_3_[69] ,\ap_CS_fsm_reg_n_3_[68] ,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,\ap_CS_fsm_reg_n_3_[63] ,\ap_CS_fsm_reg_n_3_[62] ,\ap_CS_fsm_reg_n_3_[61] ,\ap_CS_fsm_reg_n_3_[60] ,\ap_CS_fsm_reg_n_3_[59] ,\ap_CS_fsm_reg_n_3_[58] ,\ap_CS_fsm_reg_n_3_[57] ,ap_CS_fsm_state57,ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state54,\ap_CS_fsm_reg_n_3_[52] ,\ap_CS_fsm_reg_n_3_[51] ,\ap_CS_fsm_reg_n_3_[50] ,\ap_CS_fsm_reg_n_3_[49] ,\ap_CS_fsm_reg_n_3_[48] ,\ap_CS_fsm_reg_n_3_[47] ,\ap_CS_fsm_reg_n_3_[46] ,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,\ap_CS_fsm_reg_n_3_[42] ,\ap_CS_fsm_reg_n_3_[41] ,\ap_CS_fsm_reg_n_3_[40] ,\ap_CS_fsm_reg_n_3_[39] ,\ap_CS_fsm_reg_n_3_[38] ,\ap_CS_fsm_reg_n_3_[37] ,\ap_CS_fsm_reg_n_3_[36] ,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,\ap_CS_fsm_reg_n_3_[32] ,\ap_CS_fsm_reg_n_3_[31] ,\ap_CS_fsm_reg_n_3_[30] ,\ap_CS_fsm_reg_n_3_[29] ,\ap_CS_fsm_reg_n_3_[28] ,\ap_CS_fsm_reg_n_3_[27] ,\ap_CS_fsm_reg_n_3_[26] ,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,\ap_CS_fsm_reg_n_3_[22] ,\ap_CS_fsm_reg_n_3_[21] ,\ap_CS_fsm_reg_n_3_[20] ,\ap_CS_fsm_reg_n_3_[19] ,\ap_CS_fsm_reg_n_3_[18] ,\ap_CS_fsm_reg_n_3_[17] ,\ap_CS_fsm_reg_n_3_[16] ,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,\ap_CS_fsm_reg_n_3_[12] ,\ap_CS_fsm_reg_n_3_[11] ,\ap_CS_fsm_reg_n_3_[10] ,\ap_CS_fsm_reg_n_3_[9] ,\ap_CS_fsm_reg_n_3_[8] ,\ap_CS_fsm_reg_n_3_[7] ,\ap_CS_fsm_reg_n_3_[6] ,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SR(j_reg_750),
        .\ap_CS_fsm_reg[88] (reg_11250),
        .\ap_CS_fsm_reg[91] (icmp_ln139_fu_1995_p2),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[29] (trunc_ln1_reg_4345),
        .\dout_reg[29]_0 (p_cast1_reg_4340),
        .icmp_ln131_fu_1583_p2(icmp_ln131_fu_1583_p2),
        .m_axi_ca_AWADDR(\^m_axi_ca_AWADDR ),
        .m_axi_ca_AWLEN(\^m_axi_ca_AWLEN ),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .m_axi_ca_WDATA(m_axi_ca_WDATA),
        .m_axi_ca_WLAST(m_axi_ca_WLAST),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WSTRB(m_axi_ca_WSTRB),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .mem_reg(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[0] ),
        .\mem_reg[2][29]_srl3_i_1 (trunc_ln_reg_3897),
        .\mem_reg[2][29]_srl3_i_1_0 (p_cast_reg_4335),
        .mem_reg_0(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[1] ),
        .mem_reg_1(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[2] ),
        .mem_reg_10(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[11] ),
        .mem_reg_11(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[12] ),
        .mem_reg_12(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[13] ),
        .mem_reg_13(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[14] ),
        .mem_reg_14(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[15] ),
        .mem_reg_15(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[16] ),
        .mem_reg_16(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[17] ),
        .mem_reg_17(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[18] ),
        .mem_reg_18(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[19] ),
        .mem_reg_19(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[20] ),
        .mem_reg_2(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[3] ),
        .mem_reg_20(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[21] ),
        .mem_reg_21(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[22] ),
        .mem_reg_22(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[23] ),
        .mem_reg_23(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[24] ),
        .mem_reg_24(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[25] ),
        .mem_reg_25(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[26] ),
        .mem_reg_26(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[27] ),
        .mem_reg_27(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[28] ),
        .mem_reg_28(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[29] ),
        .mem_reg_29(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[30] ),
        .mem_reg_3(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[4] ),
        .mem_reg_30(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[31] ),
        .mem_reg_4(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[5] ),
        .mem_reg_5(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[6] ),
        .mem_reg_6(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[7] ),
        .mem_reg_7(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[8] ),
        .mem_reg_8(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[9] ),
        .mem_reg_9(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[10] ),
        .s_ready_t_reg(m_axi_ca_BREADY),
        .s_ready_t_reg_0(m_axi_ca_RREADY),
        .shell_top_sa_pe_ba_0_0_loc_2_reg_761(shell_top_sa_pe_ba_0_0_loc_2_reg_761),
        .shell_top_sa_pe_ba_0_1_loc_2_reg_772(shell_top_sa_pe_ba_0_1_loc_2_reg_772),
        .shell_top_sa_pe_ba_0_2_loc_2_reg_783(shell_top_sa_pe_ba_0_2_loc_2_reg_783),
        .shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg),
        .shell_top_sa_pe_ba_1_0_loc_2_reg_805(shell_top_sa_pe_ba_1_0_loc_2_reg_805),
        .shell_top_sa_pe_ba_1_1_loc_2_reg_816(shell_top_sa_pe_ba_1_1_loc_2_reg_816),
        .shell_top_sa_pe_ba_1_2_loc_2_reg_827(shell_top_sa_pe_ba_1_2_loc_2_reg_827),
        .shell_top_sa_pe_ba_1_3_loc_2_reg_838(shell_top_sa_pe_ba_1_3_loc_2_reg_838),
        .shell_top_sa_pe_ba_2_0_loc_2_reg_849(shell_top_sa_pe_ba_2_0_loc_2_reg_849),
        .shell_top_sa_pe_ba_2_1_loc_2_reg_860(shell_top_sa_pe_ba_2_1_loc_2_reg_860),
        .shell_top_sa_pe_ba_2_2_loc_2_reg_871(shell_top_sa_pe_ba_2_2_loc_2_reg_871),
        .shell_top_sa_pe_ba_2_3_loc_2_reg_882(shell_top_sa_pe_ba_2_3_loc_2_reg_882),
        .shell_top_sa_pe_ba_3_0_loc_2_reg_893(shell_top_sa_pe_ba_3_0_loc_2_reg_893),
        .shell_top_sa_pe_ba_3_1_loc_2_reg_904(shell_top_sa_pe_ba_3_1_loc_2_reg_904),
        .shell_top_sa_pe_ba_3_2_loc_2_reg_915(shell_top_sa_pe_ba_3_2_loc_2_reg_915));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .addr_a0(addr_a0),
        .addr_b0(addr_b0),
        .addr_c0(addr_c0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_3704[0]_i_1 
       (.I0(i_fu_262[0]),
        .O(i_2_fu_1588_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_3704[1]_i_1 
       (.I0(i_fu_262[0]),
        .I1(i_fu_262[1]),
        .O(i_2_fu_1588_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_3704[2]_i_1 
       (.I0(i_fu_262[0]),
        .I1(i_fu_262[1]),
        .I2(i_fu_262[2]),
        .O(i_2_fu_1588_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_3704[3]_i_1 
       (.I0(i_fu_262[1]),
        .I1(i_fu_262[0]),
        .I2(i_fu_262[2]),
        .I3(i_fu_262[3]),
        .O(i_2_fu_1588_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_3704[4]_i_1 
       (.I0(i_fu_262[2]),
        .I1(i_fu_262[0]),
        .I2(i_fu_262[1]),
        .I3(i_fu_262[3]),
        .I4(i_fu_262[4]),
        .O(i_2_fu_1588_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_3704[5]_i_1 
       (.I0(i_fu_262[3]),
        .I1(i_fu_262[1]),
        .I2(i_fu_262[0]),
        .I3(i_fu_262[2]),
        .I4(i_fu_262[4]),
        .I5(i_fu_262[5]),
        .O(i_2_fu_1588_p2[5]));
  FDRE \i_2_reg_3704_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_1588_p2[0]),
        .Q(i_2_reg_3704[0]),
        .R(1'b0));
  FDRE \i_2_reg_3704_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_1588_p2[1]),
        .Q(i_2_reg_3704[1]),
        .R(1'b0));
  FDRE \i_2_reg_3704_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_1588_p2[2]),
        .Q(i_2_reg_3704[2]),
        .R(1'b0));
  FDRE \i_2_reg_3704_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_1588_p2[3]),
        .Q(i_2_reg_3704[3]),
        .R(1'b0));
  FDRE \i_2_reg_3704_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_1588_p2[4]),
        .Q(i_2_reg_3704[4]),
        .R(1'b0));
  FDRE \i_2_reg_3704_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_1588_p2[5]),
        .Q(i_2_reg_3704[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000000)) 
    \i_fu_262[5]_i_2 
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(zext_ln68_fu_1936_p1[7]),
        .I2(tmp_1_reg_3671[5]),
        .I3(\ap_CS_fsm[4]_i_3_n_3 ),
        .I4(ap_CS_fsm_state4),
        .O(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(i_2_reg_3704[0]),
        .Q(i_fu_262[0]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(i_2_reg_3704[1]),
        .Q(i_fu_262[1]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(i_2_reg_3704[2]),
        .Q(i_fu_262[2]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(i_2_reg_3704[3]),
        .Q(i_fu_262[3]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(i_2_reg_3704[4]),
        .Q(i_fu_262[4]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(i_2_reg_3704[5]),
        .Q(i_fu_262[5]),
        .R(ap_NS_fsm116_out));
  FDRE \icmp_ln39_reg_3881_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(icmp_ln39_fu_2010_p2),
        .Q(icmp_ln39_reg_3881),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_1_reg_3833[0]_i_1 
       (.I0(zext_ln68_fu_1936_p1[2]),
        .O(j_1_fu_1903_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_1_reg_3833[1]_i_1 
       (.I0(zext_ln68_fu_1936_p1[2]),
        .I1(zext_ln68_fu_1936_p1[3]),
        .O(j_1_fu_1903_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_1_reg_3833[2]_i_1 
       (.I0(zext_ln68_fu_1936_p1[2]),
        .I1(zext_ln68_fu_1936_p1[3]),
        .I2(zext_ln68_fu_1936_p1[4]),
        .O(j_1_fu_1903_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_1_reg_3833[3]_i_1 
       (.I0(zext_ln68_fu_1936_p1[3]),
        .I1(zext_ln68_fu_1936_p1[2]),
        .I2(zext_ln68_fu_1936_p1[4]),
        .I3(zext_ln68_fu_1936_p1[5]),
        .O(j_1_fu_1903_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_1_reg_3833[4]_i_1 
       (.I0(zext_ln68_fu_1936_p1[4]),
        .I1(zext_ln68_fu_1936_p1[2]),
        .I2(zext_ln68_fu_1936_p1[3]),
        .I3(zext_ln68_fu_1936_p1[5]),
        .I4(zext_ln68_fu_1936_p1[6]),
        .O(j_1_fu_1903_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_1_reg_3833[5]_i_1 
       (.I0(zext_ln68_fu_1936_p1[5]),
        .I1(zext_ln68_fu_1936_p1[3]),
        .I2(zext_ln68_fu_1936_p1[2]),
        .I3(zext_ln68_fu_1936_p1[4]),
        .I4(zext_ln68_fu_1936_p1[6]),
        .I5(zext_ln68_fu_1936_p1[7]),
        .O(j_1_fu_1903_p2[5]));
  FDRE \j_1_reg_3833_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(j_1_fu_1903_p2[0]),
        .Q(j_1_reg_3833[0]),
        .R(1'b0));
  FDRE \j_1_reg_3833_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(j_1_fu_1903_p2[1]),
        .Q(j_1_reg_3833[1]),
        .R(1'b0));
  FDRE \j_1_reg_3833_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(j_1_fu_1903_p2[2]),
        .Q(j_1_reg_3833[2]),
        .R(1'b0));
  FDRE \j_1_reg_3833_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(j_1_fu_1903_p2[3]),
        .Q(j_1_reg_3833[3]),
        .R(1'b0));
  FDRE \j_1_reg_3833_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(j_1_fu_1903_p2[4]),
        .Q(j_1_reg_3833[4]),
        .R(1'b0));
  FDRE \j_1_reg_3833_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(j_1_fu_1903_p2[5]),
        .Q(j_1_reg_3833[5]),
        .R(1'b0));
  FDRE \j_reg_750_reg[0] 
       (.C(ap_clk),
        .CE(I_BREADY317_out),
        .D(j_1_reg_3833[0]),
        .Q(zext_ln68_fu_1936_p1[2]),
        .R(j_reg_750));
  FDRE \j_reg_750_reg[1] 
       (.C(ap_clk),
        .CE(I_BREADY317_out),
        .D(j_1_reg_3833[1]),
        .Q(zext_ln68_fu_1936_p1[3]),
        .R(j_reg_750));
  FDRE \j_reg_750_reg[2] 
       (.C(ap_clk),
        .CE(I_BREADY317_out),
        .D(j_1_reg_3833[2]),
        .Q(zext_ln68_fu_1936_p1[4]),
        .R(j_reg_750));
  FDRE \j_reg_750_reg[3] 
       (.C(ap_clk),
        .CE(I_BREADY317_out),
        .D(j_1_reg_3833[3]),
        .Q(zext_ln68_fu_1936_p1[5]),
        .R(j_reg_750));
  FDRE \j_reg_750_reg[4] 
       (.C(ap_clk),
        .CE(I_BREADY317_out),
        .D(j_1_reg_3833[4]),
        .Q(zext_ln68_fu_1936_p1[6]),
        .R(j_reg_750));
  FDRE \j_reg_750_reg[5] 
       (.C(ap_clk),
        .CE(I_BREADY317_out),
        .D(j_1_reg_3833[5]),
        .Q(zext_ln68_fu_1936_p1[7]),
        .R(j_reg_750));
  LUT1 #(
    .INIT(2'h1)) 
    \k_reg_3866[0]_i_1 
       (.I0(\t_reg_937_reg_n_3_[0] ),
        .O(k_fu_2000_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_reg_3866[1]_i_1 
       (.I0(\t_reg_937_reg_n_3_[0] ),
        .I1(tmp_12_fu_2154_p4[0]),
        .O(k_fu_2000_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_reg_3866[2]_i_1 
       (.I0(\t_reg_937_reg_n_3_[0] ),
        .I1(tmp_12_fu_2154_p4[0]),
        .I2(tmp_12_fu_2154_p4[1]),
        .O(k_fu_2000_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k_reg_3866[3]_i_1 
       (.I0(tmp_12_fu_2154_p4[0]),
        .I1(\t_reg_937_reg_n_3_[0] ),
        .I2(tmp_12_fu_2154_p4[1]),
        .I3(tmp_12_fu_2154_p4[2]),
        .O(k_fu_2000_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \k_reg_3866[4]_i_1 
       (.I0(tmp_12_fu_2154_p4[1]),
        .I1(\t_reg_937_reg_n_3_[0] ),
        .I2(tmp_12_fu_2154_p4[0]),
        .I3(tmp_12_fu_2154_p4[2]),
        .I4(tmp_12_fu_2154_p4[3]),
        .O(k_fu_2000_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \k_reg_3866[5]_i_1 
       (.I0(tmp_12_fu_2154_p4[2]),
        .I1(tmp_12_fu_2154_p4[0]),
        .I2(\t_reg_937_reg_n_3_[0] ),
        .I3(tmp_12_fu_2154_p4[1]),
        .I4(tmp_12_fu_2154_p4[3]),
        .I5(tmp_12_fu_2154_p4[4]),
        .O(k_fu_2000_p2[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \k_reg_3866[6]_i_1 
       (.I0(tmp_12_fu_2154_p4[3]),
        .I1(tmp_12_fu_2154_p4[1]),
        .I2(\k_reg_3866[6]_i_2_n_3 ),
        .I3(tmp_12_fu_2154_p4[2]),
        .I4(tmp_12_fu_2154_p4[4]),
        .I5(tmp_12_fu_2154_p4[5]),
        .O(k_fu_2000_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \k_reg_3866[6]_i_2 
       (.I0(tmp_12_fu_2154_p4[0]),
        .I1(\t_reg_937_reg_n_3_[0] ),
        .O(\k_reg_3866[6]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \k_reg_3866[7]_i_1 
       (.I0(\k_reg_3866[7]_i_2_n_3 ),
        .I1(tmp_12_fu_2154_p4[5]),
        .I2(tmp_12_fu_2154_p4[6]),
        .O(k_fu_2000_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \k_reg_3866[7]_i_2 
       (.I0(tmp_12_fu_2154_p4[4]),
        .I1(tmp_12_fu_2154_p4[2]),
        .I2(tmp_12_fu_2154_p4[0]),
        .I3(\t_reg_937_reg_n_3_[0] ),
        .I4(tmp_12_fu_2154_p4[1]),
        .I5(tmp_12_fu_2154_p4[3]),
        .O(\k_reg_3866[7]_i_2_n_3 ));
  FDRE \k_reg_3866_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_fu_2000_p2[0]),
        .Q(k_reg_3866[0]),
        .R(1'b0));
  FDRE \k_reg_3866_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_fu_2000_p2[1]),
        .Q(k_reg_3866[1]),
        .R(1'b0));
  FDRE \k_reg_3866_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_fu_2000_p2[2]),
        .Q(k_reg_3866[2]),
        .R(1'b0));
  FDRE \k_reg_3866_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_fu_2000_p2[3]),
        .Q(k_reg_3866[3]),
        .R(1'b0));
  FDRE \k_reg_3866_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_fu_2000_p2[4]),
        .Q(k_reg_3866[4]),
        .R(1'b0));
  FDRE \k_reg_3866_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_fu_2000_p2[5]),
        .Q(k_reg_3866[5]),
        .R(1'b0));
  FDRE \k_reg_3866_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_fu_2000_p2[6]),
        .Q(k_reg_3866[6]),
        .R(1'b0));
  FDRE \k_reg_3866_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_fu_2000_p2[7]),
        .Q(k_reg_3866[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_0_data_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(m[0]),
        .Q(shl_ln33_cast_fu_1438_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_0_data_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(m[1]),
        .Q(shl_ln33_cast_fu_1438_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(m[2]),
        .Q(shl_ln33_cast_fu_1438_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(m[3]),
        .Q(shl_ln33_cast_fu_1438_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(m[4]),
        .Q(shl_ln33_cast_fu_1438_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(m[5]),
        .Q(shl_ln33_cast_fu_1438_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(m[6]),
        .Q(shl_ln33_cast_fu_1438_p1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_s_axi_U_n_8),
        .D(m[7]),
        .Q(shl_ln33_cast_fu_1438_p1[9]),
        .R(1'b0));
  FDRE \m_read_reg_3595_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln33_cast_fu_1438_p1[2]),
        .Q(m_read_reg_3595[0]),
        .R(1'b0));
  FDRE \m_read_reg_3595_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln33_cast_fu_1438_p1[3]),
        .Q(m_read_reg_3595[1]),
        .R(1'b0));
  FDRE \m_read_reg_3595_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln33_cast_fu_1438_p1[4]),
        .Q(m_read_reg_3595[2]),
        .R(1'b0));
  FDRE \m_read_reg_3595_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln33_cast_fu_1438_p1[5]),
        .Q(m_read_reg_3595[3]),
        .R(1'b0));
  FDRE \m_read_reg_3595_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln33_cast_fu_1438_p1[6]),
        .Q(m_read_reg_3595[4]),
        .R(1'b0));
  FDRE \m_read_reg_3595_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln33_cast_fu_1438_p1[7]),
        .Q(m_read_reg_3595[5]),
        .R(1'b0));
  FDRE \m_read_reg_3595_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln33_cast_fu_1438_p1[8]),
        .Q(m_read_reg_3595[6]),
        .R(1'b0));
  FDRE \m_read_reg_3595_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln33_cast_fu_1438_p1[9]),
        .Q(m_read_reg_3595[7]),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[8]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[9]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[10]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[11]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[12]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[13]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[0]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[1]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[2]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[3]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[4]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[5]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[6]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \mul2_i8_reg_3709_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(phi_mul5_fu_254[7]),
        .Q(\mul2_i8_reg_3709_reg_n_3_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U1
       (.D({buff0_reg__1,mul_32s_32s_32_2_1_U1_n_19,mul_32s_32s_32_2_1_U1_n_20,mul_32s_32s_32_2_1_U1_n_21,mul_32s_32s_32_2_1_U1_n_22,mul_32s_32s_32_2_1_U1_n_23,mul_32s_32s_32_2_1_U1_n_24,mul_32s_32s_32_2_1_U1_n_25,mul_32s_32s_32_2_1_U1_n_26,mul_32s_32s_32_2_1_U1_n_27,mul_32s_32s_32_2_1_U1_n_28,mul_32s_32s_32_2_1_U1_n_29,mul_32s_32s_32_2_1_U1_n_30,mul_32s_32s_32_2_1_U1_n_31,mul_32s_32s_32_2_1_U1_n_32,mul_32s_32s_32_2_1_U1_n_33,mul_32s_32s_32_2_1_U1_n_34}),
        .Q(shell_top_sa_pe_ri_0_2),
        .ap_clk(ap_clk),
        .tmp_product_0(ap_CS_fsm_state89),
        .value_a_8_reg_961(value_a_8_reg_961),
        .value_b_11_reg_1045(value_b_11_reg_1045),
        .value_b_8_reg_1009(value_b_8_reg_1009));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_0 mul_32s_32s_32_2_1_U10
       (.D({buff0_reg__1_0,mul_32s_32s_32_2_1_U10_n_19,mul_32s_32s_32_2_1_U10_n_20,mul_32s_32s_32_2_1_U10_n_21,mul_32s_32s_32_2_1_U10_n_22,mul_32s_32s_32_2_1_U10_n_23,mul_32s_32s_32_2_1_U10_n_24,mul_32s_32s_32_2_1_U10_n_25,mul_32s_32s_32_2_1_U10_n_26,mul_32s_32s_32_2_1_U10_n_27,mul_32s_32s_32_2_1_U10_n_28,mul_32s_32s_32_2_1_U10_n_29,mul_32s_32s_32_2_1_U10_n_30,mul_32s_32s_32_2_1_U10_n_31,mul_32s_32s_32_2_1_U10_n_32,mul_32s_32s_32_2_1_U10_n_33,mul_32s_32s_32_2_1_U10_n_34}),
        .Q(ap_CS_fsm_state88),
        .ap_clk(ap_clk),
        .value_a_10_reg_985(value_a_10_reg_985),
        .value_b_10_reg_1033(value_b_10_reg_1033));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_1 mul_32s_32s_32_2_1_U11
       (.D({buff0_reg__1_1,mul_32s_32s_32_2_1_U11_n_19,mul_32s_32s_32_2_1_U11_n_20,mul_32s_32s_32_2_1_U11_n_21,mul_32s_32s_32_2_1_U11_n_22,mul_32s_32s_32_2_1_U11_n_23,mul_32s_32s_32_2_1_U11_n_24,mul_32s_32s_32_2_1_U11_n_25,mul_32s_32s_32_2_1_U11_n_26,mul_32s_32s_32_2_1_U11_n_27,mul_32s_32s_32_2_1_U11_n_28,mul_32s_32s_32_2_1_U11_n_29,mul_32s_32s_32_2_1_U11_n_30,mul_32s_32s_32_2_1_U11_n_31,mul_32s_32s_32_2_1_U11_n_32,mul_32s_32s_32_2_1_U11_n_33,mul_32s_32s_32_2_1_U11_n_34}),
        .Q({ap_CS_fsm_state89,ap_CS_fsm_state88}),
        .ap_clk(ap_clk),
        .buff0_reg_0(shell_top_sa_pe_ri_2_0),
        .value_b_11_reg_1045(value_b_11_reg_1045));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_2 mul_32s_32s_32_2_1_U12
       (.A({mul_32s_32s_32_2_1_U12_n_5,mul_32s_32s_32_2_1_U12_n_6,mul_32s_32s_32_2_1_U12_n_7,mul_32s_32s_32_2_1_U12_n_8,mul_32s_32s_32_2_1_U12_n_9,mul_32s_32s_32_2_1_U12_n_10,mul_32s_32s_32_2_1_U12_n_11,mul_32s_32s_32_2_1_U12_n_12,mul_32s_32s_32_2_1_U12_n_13,mul_32s_32s_32_2_1_U12_n_14,mul_32s_32s_32_2_1_U12_n_15,mul_32s_32s_32_2_1_U12_n_16,mul_32s_32s_32_2_1_U12_n_17,mul_32s_32s_32_2_1_U12_n_18,mul_32s_32s_32_2_1_U12_n_19,mul_32s_32s_32_2_1_U12_n_20,mul_32s_32s_32_2_1_U12_n_21}),
        .CO(icmp_ln39_3_fu_2232_p2),
        .D(aw_RDATA[16:0]),
        .Q({ap_CS_fsm_state88,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state35}),
        .and_ln35_2_reg_3953(and_ln35_2_reg_3953),
        .\and_ln35_2_reg_3953_reg[0]_i_3_0 (zext_ln139_1_reg_3871),
        .ap_NS_fsm18_out(ap_NS_fsm18_out),
        .ap_clk(ap_clk),
        .buff0_reg_0({buff0_reg__1_2,mul_32s_32s_32_2_1_U12_n_39,mul_32s_32s_32_2_1_U12_n_40,mul_32s_32s_32_2_1_U12_n_41,mul_32s_32s_32_2_1_U12_n_42,mul_32s_32s_32_2_1_U12_n_43,mul_32s_32s_32_2_1_U12_n_44,mul_32s_32s_32_2_1_U12_n_45,mul_32s_32s_32_2_1_U12_n_46,mul_32s_32s_32_2_1_U12_n_47,mul_32s_32s_32_2_1_U12_n_48,mul_32s_32s_32_2_1_U12_n_49,mul_32s_32s_32_2_1_U12_n_50,mul_32s_32s_32_2_1_U12_n_51,mul_32s_32s_32_2_1_U12_n_52,mul_32s_32s_32_2_1_U12_n_53,mul_32s_32s_32_2_1_U12_n_54}),
        .buff0_reg_1(value_a_6_reg_3968),
        .sub14_reg_3623(sub14_reg_3623[1]),
        .sub_reg_3613(sub_reg_3613),
        .tmp_product_0(shell_top_sa_pe_bw_0_0),
        .tmp_product_1({tmp_12_fu_2154_p4[0],\t_reg_937_reg_n_3_[0] }),
        .tmp_product_2(mul_32s_32s_32_2_1_U4_n_23),
        .value_a_11_reg_9970(value_a_11_reg_9970));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_3 mul_32s_32s_32_2_1_U13
       (.D({buff0_reg__1_3,mul_32s_32s_32_2_1_U13_n_19,mul_32s_32s_32_2_1_U13_n_20,mul_32s_32s_32_2_1_U13_n_21,mul_32s_32s_32_2_1_U13_n_22,mul_32s_32s_32_2_1_U13_n_23,mul_32s_32s_32_2_1_U13_n_24,mul_32s_32s_32_2_1_U13_n_25,mul_32s_32s_32_2_1_U13_n_26,mul_32s_32s_32_2_1_U13_n_27,mul_32s_32s_32_2_1_U13_n_28,mul_32s_32s_32_2_1_U13_n_29,mul_32s_32s_32_2_1_U13_n_30,mul_32s_32s_32_2_1_U13_n_31,mul_32s_32s_32_2_1_U13_n_32,mul_32s_32s_32_2_1_U13_n_33,mul_32s_32s_32_2_1_U13_n_34}),
        .Q(ap_CS_fsm_state88),
        .ap_clk(ap_clk),
        .tmp_product_0(shell_top_sa_pe_bw_0_1),
        .value_a_11_reg_997(value_a_11_reg_997));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_4 mul_32s_32s_32_2_1_U14
       (.D({buff0_reg__1_4,mul_32s_32s_32_2_1_U14_n_19,mul_32s_32s_32_2_1_U14_n_20,mul_32s_32s_32_2_1_U14_n_21,mul_32s_32s_32_2_1_U14_n_22,mul_32s_32s_32_2_1_U14_n_23,mul_32s_32s_32_2_1_U14_n_24,mul_32s_32s_32_2_1_U14_n_25,mul_32s_32s_32_2_1_U14_n_26,mul_32s_32s_32_2_1_U14_n_27,mul_32s_32s_32_2_1_U14_n_28,mul_32s_32s_32_2_1_U14_n_29,mul_32s_32s_32_2_1_U14_n_30,mul_32s_32s_32_2_1_U14_n_31,mul_32s_32s_32_2_1_U14_n_32,mul_32s_32s_32_2_1_U14_n_33,mul_32s_32s_32_2_1_U14_n_34}),
        .Q(ap_CS_fsm_state88),
        .ap_clk(ap_clk),
        .tmp_product__0_0(shell_top_sa_pe_bw_0_2),
        .value_a_11_reg_997(value_a_11_reg_997),
        .value_b_10_reg_1033(value_b_10_reg_1033));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_5 mul_32s_32s_32_2_1_U15
       (.D({buff0_reg__1_5,mul_32s_32s_32_2_1_U15_n_19,mul_32s_32s_32_2_1_U15_n_20,mul_32s_32s_32_2_1_U15_n_21,mul_32s_32s_32_2_1_U15_n_22,mul_32s_32s_32_2_1_U15_n_23,mul_32s_32s_32_2_1_U15_n_24,mul_32s_32s_32_2_1_U15_n_25,mul_32s_32s_32_2_1_U15_n_26,mul_32s_32s_32_2_1_U15_n_27,mul_32s_32s_32_2_1_U15_n_28,mul_32s_32s_32_2_1_U15_n_29,mul_32s_32s_32_2_1_U15_n_30,mul_32s_32s_32_2_1_U15_n_31,mul_32s_32s_32_2_1_U15_n_32,mul_32s_32s_32_2_1_U15_n_33,mul_32s_32s_32_2_1_U15_n_34}),
        .Q({ap_CS_fsm_state89,ap_CS_fsm_state88}),
        .ap_clk(ap_clk),
        .tmp_product__0_0(shell_top_sa_pe_ri_3_0),
        .tmp_product__0_1(shell_top_sa_pe_bw_0_3),
        .value_a_11_reg_997(value_a_11_reg_997),
        .value_b_11_reg_1045(value_b_11_reg_1045));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_6 mul_32s_32s_32_2_1_U2
       (.A({mul_32s_32s_32_2_1_U2_n_5,mul_32s_32s_32_2_1_U2_n_6,mul_32s_32s_32_2_1_U2_n_7,mul_32s_32s_32_2_1_U2_n_8,mul_32s_32s_32_2_1_U2_n_9,mul_32s_32s_32_2_1_U2_n_10,mul_32s_32s_32_2_1_U2_n_11,mul_32s_32s_32_2_1_U2_n_12,mul_32s_32s_32_2_1_U2_n_13,mul_32s_32s_32_2_1_U2_n_14,mul_32s_32s_32_2_1_U2_n_15,mul_32s_32s_32_2_1_U2_n_16,mul_32s_32s_32_2_1_U2_n_17,mul_32s_32s_32_2_1_U2_n_18,mul_32s_32s_32_2_1_U2_n_19,mul_32s_32s_32_2_1_U2_n_20,mul_32s_32s_32_2_1_U2_n_21}),
        .D(bi_RDATA[16:0]),
        .Q({ap_CS_fsm_state88,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state56}),
        .and_ln35_reg_3913(and_ln35_reg_3913),
        .ap_NS_fsm14_out(ap_NS_fsm14_out),
        .ap_clk(ap_clk),
        .buff0_reg_0({buff0_reg__1_6,mul_32s_32s_32_2_1_U2_n_38,mul_32s_32s_32_2_1_U2_n_39,mul_32s_32s_32_2_1_U2_n_40,mul_32s_32s_32_2_1_U2_n_41,mul_32s_32s_32_2_1_U2_n_42,mul_32s_32s_32_2_1_U2_n_43,mul_32s_32s_32_2_1_U2_n_44,mul_32s_32s_32_2_1_U2_n_45,mul_32s_32s_32_2_1_U2_n_46,mul_32s_32s_32_2_1_U2_n_47,mul_32s_32s_32_2_1_U2_n_48,mul_32s_32s_32_2_1_U2_n_49,mul_32s_32s_32_2_1_U2_n_50,mul_32s_32s_32_2_1_U2_n_51,mul_32s_32s_32_2_1_U2_n_52,mul_32s_32s_32_2_1_U2_n_53}),
        .buff0_reg_1(value_b_2_reg_4010),
        .value_a_8_reg_961(value_a_8_reg_961),
        .value_b_9_reg_10210(value_b_9_reg_10210));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_7 mul_32s_32s_32_2_1_U3
       (.A({mul_32s_32s_32_2_1_U3_n_5,mul_32s_32s_32_2_1_U3_n_6,mul_32s_32s_32_2_1_U3_n_7,mul_32s_32s_32_2_1_U3_n_8,mul_32s_32s_32_2_1_U3_n_9,mul_32s_32s_32_2_1_U3_n_10,mul_32s_32s_32_2_1_U3_n_11,mul_32s_32s_32_2_1_U3_n_12,mul_32s_32s_32_2_1_U3_n_13,mul_32s_32s_32_2_1_U3_n_14,mul_32s_32s_32_2_1_U3_n_15,mul_32s_32s_32_2_1_U3_n_16,mul_32s_32s_32_2_1_U3_n_17,mul_32s_32s_32_2_1_U3_n_18,mul_32s_32s_32_2_1_U3_n_19,mul_32s_32s_32_2_1_U3_n_20,mul_32s_32s_32_2_1_U3_n_21}),
        .D(bi_RDATA[16:0]),
        .Q({ap_CS_fsm_state88,ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state67}),
        .and_ln35_1_reg_3933(and_ln35_1_reg_3933),
        .ap_NS_fsm12_out(ap_NS_fsm12_out),
        .ap_clk(ap_clk),
        .buff0_reg_0({buff0_reg__1_7,mul_32s_32s_32_2_1_U3_n_38,mul_32s_32s_32_2_1_U3_n_39,mul_32s_32s_32_2_1_U3_n_40,mul_32s_32s_32_2_1_U3_n_41,mul_32s_32s_32_2_1_U3_n_42,mul_32s_32s_32_2_1_U3_n_43,mul_32s_32s_32_2_1_U3_n_44,mul_32s_32s_32_2_1_U3_n_45,mul_32s_32s_32_2_1_U3_n_46,mul_32s_32s_32_2_1_U3_n_47,mul_32s_32s_32_2_1_U3_n_48,mul_32s_32s_32_2_1_U3_n_49,mul_32s_32s_32_2_1_U3_n_50,mul_32s_32s_32_2_1_U3_n_51,mul_32s_32s_32_2_1_U3_n_52,mul_32s_32s_32_2_1_U3_n_53}),
        .buff0_reg_1(value_b_4_reg_4031),
        .value_a_8_reg_961(value_a_8_reg_961),
        .value_b_10_reg_10330(value_b_10_reg_10330));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_8 mul_32s_32s_32_2_1_U4
       (.A({mul_32s_32s_32_2_1_U4_n_5,mul_32s_32s_32_2_1_U4_n_6,mul_32s_32s_32_2_1_U4_n_7,mul_32s_32s_32_2_1_U4_n_8,mul_32s_32s_32_2_1_U4_n_9,mul_32s_32s_32_2_1_U4_n_10,mul_32s_32s_32_2_1_U4_n_11,mul_32s_32s_32_2_1_U4_n_12,mul_32s_32s_32_2_1_U4_n_13,mul_32s_32s_32_2_1_U4_n_14,mul_32s_32s_32_2_1_U4_n_15,mul_32s_32s_32_2_1_U4_n_16,mul_32s_32s_32_2_1_U4_n_17,mul_32s_32s_32_2_1_U4_n_18,mul_32s_32s_32_2_1_U4_n_19,mul_32s_32s_32_2_1_U4_n_20,mul_32s_32s_32_2_1_U4_n_21}),
        .CO(icmp_ln39_1_fu_2098_p2),
        .D(aw_RDATA[16:0]),
        .Q({ap_CS_fsm_state88,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state15}),
        .and_ln35_reg_3913(and_ln35_reg_3913),
        .\and_ln35_reg_3913_reg[0]_i_3_0 (zext_ln139_1_reg_3871),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .buff0_reg_0({buff0_reg__1_8,mul_32s_32s_32_2_1_U4_n_40,mul_32s_32s_32_2_1_U4_n_41,mul_32s_32s_32_2_1_U4_n_42,mul_32s_32s_32_2_1_U4_n_43,mul_32s_32s_32_2_1_U4_n_44,mul_32s_32s_32_2_1_U4_n_45,mul_32s_32s_32_2_1_U4_n_46,mul_32s_32s_32_2_1_U4_n_47,mul_32s_32s_32_2_1_U4_n_48,mul_32s_32s_32_2_1_U4_n_49,mul_32s_32s_32_2_1_U4_n_50,mul_32s_32s_32_2_1_U4_n_51,mul_32s_32s_32_2_1_U4_n_52,mul_32s_32s_32_2_1_U4_n_53,mul_32s_32s_32_2_1_U4_n_54,mul_32s_32s_32_2_1_U4_n_55}),
        .buff0_reg_1(value_a_2_reg_3928),
        .sub14_reg_3623(sub14_reg_3623[2:1]),
        .\t_reg_937_reg[5] (mul_32s_32s_32_2_1_U4_n_23),
        .tmp_product_0({tmp_12_fu_2154_p4,\t_reg_937_reg_n_3_[0] }),
        .tmp_product_1(add_ln39_reg_3628),
        .value_a_9_reg_9730(value_a_9_reg_9730),
        .value_b_8_reg_1009(value_b_8_reg_1009));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_9 mul_32s_32s_32_2_1_U5
       (.D({buff0_reg__1_9,mul_32s_32s_32_2_1_U5_n_19,mul_32s_32s_32_2_1_U5_n_20,mul_32s_32s_32_2_1_U5_n_21,mul_32s_32s_32_2_1_U5_n_22,mul_32s_32s_32_2_1_U5_n_23,mul_32s_32s_32_2_1_U5_n_24,mul_32s_32s_32_2_1_U5_n_25,mul_32s_32s_32_2_1_U5_n_26,mul_32s_32s_32_2_1_U5_n_27,mul_32s_32s_32_2_1_U5_n_28,mul_32s_32s_32_2_1_U5_n_29,mul_32s_32s_32_2_1_U5_n_30,mul_32s_32s_32_2_1_U5_n_31,mul_32s_32s_32_2_1_U5_n_32,mul_32s_32s_32_2_1_U5_n_33,mul_32s_32s_32_2_1_U5_n_34}),
        .Q(ap_CS_fsm_state88),
        .ap_clk(ap_clk),
        .value_a_9_reg_973(value_a_9_reg_973),
        .value_b_9_reg_1021(value_b_9_reg_1021));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_10 mul_32s_32s_32_2_1_U6
       (.D({buff0_reg__1_10,mul_32s_32s_32_2_1_U6_n_19,mul_32s_32s_32_2_1_U6_n_20,mul_32s_32s_32_2_1_U6_n_21,mul_32s_32s_32_2_1_U6_n_22,mul_32s_32s_32_2_1_U6_n_23,mul_32s_32s_32_2_1_U6_n_24,mul_32s_32s_32_2_1_U6_n_25,mul_32s_32s_32_2_1_U6_n_26,mul_32s_32s_32_2_1_U6_n_27,mul_32s_32s_32_2_1_U6_n_28,mul_32s_32s_32_2_1_U6_n_29,mul_32s_32s_32_2_1_U6_n_30,mul_32s_32s_32_2_1_U6_n_31,mul_32s_32s_32_2_1_U6_n_32,mul_32s_32s_32_2_1_U6_n_33,mul_32s_32s_32_2_1_U6_n_34}),
        .Q(ap_CS_fsm_state88),
        .ap_clk(ap_clk),
        .value_a_9_reg_973(value_a_9_reg_973),
        .value_b_10_reg_1033(value_b_10_reg_1033));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_11 mul_32s_32s_32_2_1_U7
       (.D({buff0_reg__1_11,mul_32s_32s_32_2_1_U7_n_19,mul_32s_32s_32_2_1_U7_n_20,mul_32s_32s_32_2_1_U7_n_21,mul_32s_32s_32_2_1_U7_n_22,mul_32s_32s_32_2_1_U7_n_23,mul_32s_32s_32_2_1_U7_n_24,mul_32s_32s_32_2_1_U7_n_25,mul_32s_32s_32_2_1_U7_n_26,mul_32s_32s_32_2_1_U7_n_27,mul_32s_32s_32_2_1_U7_n_28,mul_32s_32s_32_2_1_U7_n_29,mul_32s_32s_32_2_1_U7_n_30,mul_32s_32s_32_2_1_U7_n_31,mul_32s_32s_32_2_1_U7_n_32,mul_32s_32s_32_2_1_U7_n_33,mul_32s_32s_32_2_1_U7_n_34}),
        .Q({ap_CS_fsm_state89,ap_CS_fsm_state88}),
        .ap_clk(ap_clk),
        .buff0_reg_0(shell_top_sa_pe_ri_1_0),
        .value_b_11_reg_1045(value_b_11_reg_1045));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_12 mul_32s_32s_32_2_1_U8
       (.A({mul_32s_32s_32_2_1_U8_n_5,mul_32s_32s_32_2_1_U8_n_6,mul_32s_32s_32_2_1_U8_n_7,mul_32s_32s_32_2_1_U8_n_8,mul_32s_32s_32_2_1_U8_n_9,mul_32s_32s_32_2_1_U8_n_10,mul_32s_32s_32_2_1_U8_n_11,mul_32s_32s_32_2_1_U8_n_12,mul_32s_32s_32_2_1_U8_n_13,mul_32s_32s_32_2_1_U8_n_14,mul_32s_32s_32_2_1_U8_n_15,mul_32s_32s_32_2_1_U8_n_16,mul_32s_32s_32_2_1_U8_n_17,mul_32s_32s_32_2_1_U8_n_18,mul_32s_32s_32_2_1_U8_n_19,mul_32s_32s_32_2_1_U8_n_20,mul_32s_32s_32_2_1_U8_n_21}),
        .D(aw_RDATA[16:0]),
        .Q({ap_CS_fsm_state88,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state25}),
        .\add_ln39_1_reg_3633_reg[8] (icmp_ln39_2_fu_2170_p2),
        .and_ln35_1_reg_3933(and_ln35_1_reg_3933),
        .\ap_CS_fsm_reg[34]_i_4_0 (zext_ln139_1_reg_3871),
        .ap_NS_fsm110_out(ap_NS_fsm110_out),
        .ap_clk(ap_clk),
        .buff0_reg_0({buff0_reg__1_12,mul_32s_32s_32_2_1_U8_n_39,mul_32s_32s_32_2_1_U8_n_40,mul_32s_32s_32_2_1_U8_n_41,mul_32s_32s_32_2_1_U8_n_42,mul_32s_32s_32_2_1_U8_n_43,mul_32s_32s_32_2_1_U8_n_44,mul_32s_32s_32_2_1_U8_n_45,mul_32s_32s_32_2_1_U8_n_46,mul_32s_32s_32_2_1_U8_n_47,mul_32s_32s_32_2_1_U8_n_48,mul_32s_32s_32_2_1_U8_n_49,mul_32s_32s_32_2_1_U8_n_50,mul_32s_32s_32_2_1_U8_n_51,mul_32s_32s_32_2_1_U8_n_52,mul_32s_32s_32_2_1_U8_n_53,mul_32s_32s_32_2_1_U8_n_54}),
        .buff0_reg_1(value_a_4_reg_3948),
        .m_read_reg_3595(m_read_reg_3595[0]),
        .tmp_product_0(tmp_12_fu_2154_p4[0]),
        .tmp_product_1(mul_32s_32s_32_2_1_U4_n_23),
        .tmp_product_2(add_ln39_1_reg_3633),
        .value_a_10_reg_9850(value_a_10_reg_9850),
        .value_b_8_reg_1009(value_b_8_reg_1009));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_13 mul_32s_32s_32_2_1_U9
       (.D({buff0_reg__1_13,mul_32s_32s_32_2_1_U9_n_19,mul_32s_32s_32_2_1_U9_n_20,mul_32s_32s_32_2_1_U9_n_21,mul_32s_32s_32_2_1_U9_n_22,mul_32s_32s_32_2_1_U9_n_23,mul_32s_32s_32_2_1_U9_n_24,mul_32s_32s_32_2_1_U9_n_25,mul_32s_32s_32_2_1_U9_n_26,mul_32s_32s_32_2_1_U9_n_27,mul_32s_32s_32_2_1_U9_n_28,mul_32s_32s_32_2_1_U9_n_29,mul_32s_32s_32_2_1_U9_n_30,mul_32s_32s_32_2_1_U9_n_31,mul_32s_32s_32_2_1_U9_n_32,mul_32s_32s_32_2_1_U9_n_33,mul_32s_32s_32_2_1_U9_n_34}),
        .Q(ap_CS_fsm_state88),
        .ap_clk(ap_clk),
        .value_a_10_reg_985(value_a_10_reg_985),
        .value_b_9_reg_1021(value_b_9_reg_1021));
  FDRE \mul_ln18_10_reg_4216_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_34),
        .Q(mul_ln18_10_reg_4216[0]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_24),
        .Q(mul_ln18_10_reg_4216[10]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_23),
        .Q(mul_ln18_10_reg_4216[11]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_22),
        .Q(mul_ln18_10_reg_4216[12]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_21),
        .Q(mul_ln18_10_reg_4216[13]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_20),
        .Q(mul_ln18_10_reg_4216[14]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_19),
        .Q(mul_ln18_10_reg_4216[15]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[16]),
        .Q(mul_ln18_10_reg_4216[16]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[17]),
        .Q(mul_ln18_10_reg_4216[17]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[18]),
        .Q(mul_ln18_10_reg_4216[18]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[19]),
        .Q(mul_ln18_10_reg_4216[19]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_33),
        .Q(mul_ln18_10_reg_4216[1]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[20]),
        .Q(mul_ln18_10_reg_4216[20]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[21]),
        .Q(mul_ln18_10_reg_4216[21]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[22]),
        .Q(mul_ln18_10_reg_4216[22]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[23]),
        .Q(mul_ln18_10_reg_4216[23]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[24]),
        .Q(mul_ln18_10_reg_4216[24]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[25]),
        .Q(mul_ln18_10_reg_4216[25]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[26]),
        .Q(mul_ln18_10_reg_4216[26]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[27]),
        .Q(mul_ln18_10_reg_4216[27]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[28]),
        .Q(mul_ln18_10_reg_4216[28]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[29]),
        .Q(mul_ln18_10_reg_4216[29]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_32),
        .Q(mul_ln18_10_reg_4216[2]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[30]),
        .Q(mul_ln18_10_reg_4216[30]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_0[31]),
        .Q(mul_ln18_10_reg_4216[31]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_31),
        .Q(mul_ln18_10_reg_4216[3]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_30),
        .Q(mul_ln18_10_reg_4216[4]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_29),
        .Q(mul_ln18_10_reg_4216[5]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_28),
        .Q(mul_ln18_10_reg_4216[6]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_27),
        .Q(mul_ln18_10_reg_4216[7]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_26),
        .Q(mul_ln18_10_reg_4216[8]),
        .R(1'b0));
  FDRE \mul_ln18_10_reg_4216_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U10_n_25),
        .Q(mul_ln18_10_reg_4216[9]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_34),
        .Q(mul_ln18_11_reg_4221[0]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_24),
        .Q(mul_ln18_11_reg_4221[10]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_23),
        .Q(mul_ln18_11_reg_4221[11]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_22),
        .Q(mul_ln18_11_reg_4221[12]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_21),
        .Q(mul_ln18_11_reg_4221[13]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_20),
        .Q(mul_ln18_11_reg_4221[14]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_19),
        .Q(mul_ln18_11_reg_4221[15]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[16]),
        .Q(mul_ln18_11_reg_4221[16]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[17]),
        .Q(mul_ln18_11_reg_4221[17]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[18]),
        .Q(mul_ln18_11_reg_4221[18]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[19]),
        .Q(mul_ln18_11_reg_4221[19]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_33),
        .Q(mul_ln18_11_reg_4221[1]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[20]),
        .Q(mul_ln18_11_reg_4221[20]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[21]),
        .Q(mul_ln18_11_reg_4221[21]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[22]),
        .Q(mul_ln18_11_reg_4221[22]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[23]),
        .Q(mul_ln18_11_reg_4221[23]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[24]),
        .Q(mul_ln18_11_reg_4221[24]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[25]),
        .Q(mul_ln18_11_reg_4221[25]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[26]),
        .Q(mul_ln18_11_reg_4221[26]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[27]),
        .Q(mul_ln18_11_reg_4221[27]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[28]),
        .Q(mul_ln18_11_reg_4221[28]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[29]),
        .Q(mul_ln18_11_reg_4221[29]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_32),
        .Q(mul_ln18_11_reg_4221[2]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[30]),
        .Q(mul_ln18_11_reg_4221[30]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_1[31]),
        .Q(mul_ln18_11_reg_4221[31]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_31),
        .Q(mul_ln18_11_reg_4221[3]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_30),
        .Q(mul_ln18_11_reg_4221[4]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_29),
        .Q(mul_ln18_11_reg_4221[5]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_28),
        .Q(mul_ln18_11_reg_4221[6]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_27),
        .Q(mul_ln18_11_reg_4221[7]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_26),
        .Q(mul_ln18_11_reg_4221[8]),
        .R(1'b0));
  FDRE \mul_ln18_11_reg_4221_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U11_n_25),
        .Q(mul_ln18_11_reg_4221[9]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_54),
        .Q(mul_ln18_12_reg_4226[0]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_44),
        .Q(mul_ln18_12_reg_4226[10]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_43),
        .Q(mul_ln18_12_reg_4226[11]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_42),
        .Q(mul_ln18_12_reg_4226[12]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_41),
        .Q(mul_ln18_12_reg_4226[13]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_40),
        .Q(mul_ln18_12_reg_4226[14]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_39),
        .Q(mul_ln18_12_reg_4226[15]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[16]),
        .Q(mul_ln18_12_reg_4226[16]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[17]),
        .Q(mul_ln18_12_reg_4226[17]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[18]),
        .Q(mul_ln18_12_reg_4226[18]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[19]),
        .Q(mul_ln18_12_reg_4226[19]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_53),
        .Q(mul_ln18_12_reg_4226[1]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[20]),
        .Q(mul_ln18_12_reg_4226[20]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[21]),
        .Q(mul_ln18_12_reg_4226[21]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[22]),
        .Q(mul_ln18_12_reg_4226[22]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[23]),
        .Q(mul_ln18_12_reg_4226[23]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[24]),
        .Q(mul_ln18_12_reg_4226[24]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[25]),
        .Q(mul_ln18_12_reg_4226[25]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[26]),
        .Q(mul_ln18_12_reg_4226[26]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[27]),
        .Q(mul_ln18_12_reg_4226[27]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[28]),
        .Q(mul_ln18_12_reg_4226[28]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[29]),
        .Q(mul_ln18_12_reg_4226[29]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_52),
        .Q(mul_ln18_12_reg_4226[2]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[30]),
        .Q(mul_ln18_12_reg_4226[30]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_2[31]),
        .Q(mul_ln18_12_reg_4226[31]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_51),
        .Q(mul_ln18_12_reg_4226[3]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_50),
        .Q(mul_ln18_12_reg_4226[4]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_49),
        .Q(mul_ln18_12_reg_4226[5]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_48),
        .Q(mul_ln18_12_reg_4226[6]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_47),
        .Q(mul_ln18_12_reg_4226[7]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_46),
        .Q(mul_ln18_12_reg_4226[8]),
        .R(1'b0));
  FDRE \mul_ln18_12_reg_4226_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U12_n_45),
        .Q(mul_ln18_12_reg_4226[9]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_34),
        .Q(mul_ln18_13_reg_4231[0]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_24),
        .Q(mul_ln18_13_reg_4231[10]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_23),
        .Q(mul_ln18_13_reg_4231[11]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_22),
        .Q(mul_ln18_13_reg_4231[12]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_21),
        .Q(mul_ln18_13_reg_4231[13]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_20),
        .Q(mul_ln18_13_reg_4231[14]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_19),
        .Q(mul_ln18_13_reg_4231[15]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[16]),
        .Q(mul_ln18_13_reg_4231[16]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[17]),
        .Q(mul_ln18_13_reg_4231[17]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[18]),
        .Q(mul_ln18_13_reg_4231[18]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[19]),
        .Q(mul_ln18_13_reg_4231[19]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_33),
        .Q(mul_ln18_13_reg_4231[1]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[20]),
        .Q(mul_ln18_13_reg_4231[20]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[21]),
        .Q(mul_ln18_13_reg_4231[21]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[22]),
        .Q(mul_ln18_13_reg_4231[22]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[23]),
        .Q(mul_ln18_13_reg_4231[23]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[24]),
        .Q(mul_ln18_13_reg_4231[24]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[25]),
        .Q(mul_ln18_13_reg_4231[25]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[26]),
        .Q(mul_ln18_13_reg_4231[26]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[27]),
        .Q(mul_ln18_13_reg_4231[27]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[28]),
        .Q(mul_ln18_13_reg_4231[28]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[29]),
        .Q(mul_ln18_13_reg_4231[29]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_32),
        .Q(mul_ln18_13_reg_4231[2]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[30]),
        .Q(mul_ln18_13_reg_4231[30]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_3[31]),
        .Q(mul_ln18_13_reg_4231[31]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_31),
        .Q(mul_ln18_13_reg_4231[3]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_30),
        .Q(mul_ln18_13_reg_4231[4]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_29),
        .Q(mul_ln18_13_reg_4231[5]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_28),
        .Q(mul_ln18_13_reg_4231[6]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_27),
        .Q(mul_ln18_13_reg_4231[7]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_26),
        .Q(mul_ln18_13_reg_4231[8]),
        .R(1'b0));
  FDRE \mul_ln18_13_reg_4231_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U13_n_25),
        .Q(mul_ln18_13_reg_4231[9]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_34),
        .Q(mul_ln18_14_reg_4236[0]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_24),
        .Q(mul_ln18_14_reg_4236[10]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_23),
        .Q(mul_ln18_14_reg_4236[11]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_22),
        .Q(mul_ln18_14_reg_4236[12]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_21),
        .Q(mul_ln18_14_reg_4236[13]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_20),
        .Q(mul_ln18_14_reg_4236[14]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_19),
        .Q(mul_ln18_14_reg_4236[15]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[16]),
        .Q(mul_ln18_14_reg_4236[16]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[17]),
        .Q(mul_ln18_14_reg_4236[17]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[18]),
        .Q(mul_ln18_14_reg_4236[18]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[19]),
        .Q(mul_ln18_14_reg_4236[19]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_33),
        .Q(mul_ln18_14_reg_4236[1]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[20]),
        .Q(mul_ln18_14_reg_4236[20]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[21]),
        .Q(mul_ln18_14_reg_4236[21]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[22]),
        .Q(mul_ln18_14_reg_4236[22]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[23]),
        .Q(mul_ln18_14_reg_4236[23]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[24]),
        .Q(mul_ln18_14_reg_4236[24]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[25]),
        .Q(mul_ln18_14_reg_4236[25]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[26]),
        .Q(mul_ln18_14_reg_4236[26]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[27]),
        .Q(mul_ln18_14_reg_4236[27]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[28]),
        .Q(mul_ln18_14_reg_4236[28]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[29]),
        .Q(mul_ln18_14_reg_4236[29]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_32),
        .Q(mul_ln18_14_reg_4236[2]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[30]),
        .Q(mul_ln18_14_reg_4236[30]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_4[31]),
        .Q(mul_ln18_14_reg_4236[31]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_31),
        .Q(mul_ln18_14_reg_4236[3]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_30),
        .Q(mul_ln18_14_reg_4236[4]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_29),
        .Q(mul_ln18_14_reg_4236[5]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_28),
        .Q(mul_ln18_14_reg_4236[6]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_27),
        .Q(mul_ln18_14_reg_4236[7]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_26),
        .Q(mul_ln18_14_reg_4236[8]),
        .R(1'b0));
  FDRE \mul_ln18_14_reg_4236_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U14_n_25),
        .Q(mul_ln18_14_reg_4236[9]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_34),
        .Q(mul_ln18_15_reg_4241[0]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_24),
        .Q(mul_ln18_15_reg_4241[10]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_23),
        .Q(mul_ln18_15_reg_4241[11]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_22),
        .Q(mul_ln18_15_reg_4241[12]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_21),
        .Q(mul_ln18_15_reg_4241[13]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_20),
        .Q(mul_ln18_15_reg_4241[14]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_19),
        .Q(mul_ln18_15_reg_4241[15]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[16]),
        .Q(mul_ln18_15_reg_4241[16]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[17]),
        .Q(mul_ln18_15_reg_4241[17]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[18]),
        .Q(mul_ln18_15_reg_4241[18]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[19]),
        .Q(mul_ln18_15_reg_4241[19]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_33),
        .Q(mul_ln18_15_reg_4241[1]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[20]),
        .Q(mul_ln18_15_reg_4241[20]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[21]),
        .Q(mul_ln18_15_reg_4241[21]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[22]),
        .Q(mul_ln18_15_reg_4241[22]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[23]),
        .Q(mul_ln18_15_reg_4241[23]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[24]),
        .Q(mul_ln18_15_reg_4241[24]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[25]),
        .Q(mul_ln18_15_reg_4241[25]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[26]),
        .Q(mul_ln18_15_reg_4241[26]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[27]),
        .Q(mul_ln18_15_reg_4241[27]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[28]),
        .Q(mul_ln18_15_reg_4241[28]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[29]),
        .Q(mul_ln18_15_reg_4241[29]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_32),
        .Q(mul_ln18_15_reg_4241[2]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[30]),
        .Q(mul_ln18_15_reg_4241[30]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_5[31]),
        .Q(mul_ln18_15_reg_4241[31]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_31),
        .Q(mul_ln18_15_reg_4241[3]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_30),
        .Q(mul_ln18_15_reg_4241[4]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_29),
        .Q(mul_ln18_15_reg_4241[5]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_28),
        .Q(mul_ln18_15_reg_4241[6]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_27),
        .Q(mul_ln18_15_reg_4241[7]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_26),
        .Q(mul_ln18_15_reg_4241[8]),
        .R(1'b0));
  FDRE \mul_ln18_15_reg_4241_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U15_n_25),
        .Q(mul_ln18_15_reg_4241[9]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_53),
        .Q(mul_ln18_1_reg_4176[0]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_43),
        .Q(mul_ln18_1_reg_4176[10]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_42),
        .Q(mul_ln18_1_reg_4176[11]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_41),
        .Q(mul_ln18_1_reg_4176[12]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_40),
        .Q(mul_ln18_1_reg_4176[13]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_39),
        .Q(mul_ln18_1_reg_4176[14]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_38),
        .Q(mul_ln18_1_reg_4176[15]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[16]),
        .Q(mul_ln18_1_reg_4176[16]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[17]),
        .Q(mul_ln18_1_reg_4176[17]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[18]),
        .Q(mul_ln18_1_reg_4176[18]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[19]),
        .Q(mul_ln18_1_reg_4176[19]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_52),
        .Q(mul_ln18_1_reg_4176[1]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[20]),
        .Q(mul_ln18_1_reg_4176[20]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[21]),
        .Q(mul_ln18_1_reg_4176[21]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[22]),
        .Q(mul_ln18_1_reg_4176[22]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[23]),
        .Q(mul_ln18_1_reg_4176[23]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[24]),
        .Q(mul_ln18_1_reg_4176[24]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[25]),
        .Q(mul_ln18_1_reg_4176[25]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[26]),
        .Q(mul_ln18_1_reg_4176[26]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[27]),
        .Q(mul_ln18_1_reg_4176[27]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[28]),
        .Q(mul_ln18_1_reg_4176[28]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[29]),
        .Q(mul_ln18_1_reg_4176[29]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_51),
        .Q(mul_ln18_1_reg_4176[2]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[30]),
        .Q(mul_ln18_1_reg_4176[30]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_6[31]),
        .Q(mul_ln18_1_reg_4176[31]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_50),
        .Q(mul_ln18_1_reg_4176[3]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_49),
        .Q(mul_ln18_1_reg_4176[4]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_48),
        .Q(mul_ln18_1_reg_4176[5]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_47),
        .Q(mul_ln18_1_reg_4176[6]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_46),
        .Q(mul_ln18_1_reg_4176[7]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_45),
        .Q(mul_ln18_1_reg_4176[8]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_4176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U2_n_44),
        .Q(mul_ln18_1_reg_4176[9]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_53),
        .Q(mul_ln18_2_reg_4181[0]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_43),
        .Q(mul_ln18_2_reg_4181[10]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_42),
        .Q(mul_ln18_2_reg_4181[11]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_41),
        .Q(mul_ln18_2_reg_4181[12]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_40),
        .Q(mul_ln18_2_reg_4181[13]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_39),
        .Q(mul_ln18_2_reg_4181[14]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_38),
        .Q(mul_ln18_2_reg_4181[15]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[16]),
        .Q(mul_ln18_2_reg_4181[16]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[17]),
        .Q(mul_ln18_2_reg_4181[17]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[18]),
        .Q(mul_ln18_2_reg_4181[18]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[19]),
        .Q(mul_ln18_2_reg_4181[19]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_52),
        .Q(mul_ln18_2_reg_4181[1]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[20]),
        .Q(mul_ln18_2_reg_4181[20]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[21]),
        .Q(mul_ln18_2_reg_4181[21]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[22]),
        .Q(mul_ln18_2_reg_4181[22]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[23]),
        .Q(mul_ln18_2_reg_4181[23]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[24]),
        .Q(mul_ln18_2_reg_4181[24]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[25]),
        .Q(mul_ln18_2_reg_4181[25]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[26]),
        .Q(mul_ln18_2_reg_4181[26]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[27]),
        .Q(mul_ln18_2_reg_4181[27]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[28]),
        .Q(mul_ln18_2_reg_4181[28]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[29]),
        .Q(mul_ln18_2_reg_4181[29]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_51),
        .Q(mul_ln18_2_reg_4181[2]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[30]),
        .Q(mul_ln18_2_reg_4181[30]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_7[31]),
        .Q(mul_ln18_2_reg_4181[31]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_50),
        .Q(mul_ln18_2_reg_4181[3]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_49),
        .Q(mul_ln18_2_reg_4181[4]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_48),
        .Q(mul_ln18_2_reg_4181[5]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_47),
        .Q(mul_ln18_2_reg_4181[6]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_46),
        .Q(mul_ln18_2_reg_4181[7]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_45),
        .Q(mul_ln18_2_reg_4181[8]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_4181_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U3_n_44),
        .Q(mul_ln18_2_reg_4181[9]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_55),
        .Q(mul_ln18_4_reg_4186[0]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_45),
        .Q(mul_ln18_4_reg_4186[10]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_44),
        .Q(mul_ln18_4_reg_4186[11]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_43),
        .Q(mul_ln18_4_reg_4186[12]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_42),
        .Q(mul_ln18_4_reg_4186[13]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_41),
        .Q(mul_ln18_4_reg_4186[14]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_40),
        .Q(mul_ln18_4_reg_4186[15]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[16]),
        .Q(mul_ln18_4_reg_4186[16]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[17]),
        .Q(mul_ln18_4_reg_4186[17]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[18]),
        .Q(mul_ln18_4_reg_4186[18]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[19]),
        .Q(mul_ln18_4_reg_4186[19]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_54),
        .Q(mul_ln18_4_reg_4186[1]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[20]),
        .Q(mul_ln18_4_reg_4186[20]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[21]),
        .Q(mul_ln18_4_reg_4186[21]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[22]),
        .Q(mul_ln18_4_reg_4186[22]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[23]),
        .Q(mul_ln18_4_reg_4186[23]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[24]),
        .Q(mul_ln18_4_reg_4186[24]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[25]),
        .Q(mul_ln18_4_reg_4186[25]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[26]),
        .Q(mul_ln18_4_reg_4186[26]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[27]),
        .Q(mul_ln18_4_reg_4186[27]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[28]),
        .Q(mul_ln18_4_reg_4186[28]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[29]),
        .Q(mul_ln18_4_reg_4186[29]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_53),
        .Q(mul_ln18_4_reg_4186[2]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[30]),
        .Q(mul_ln18_4_reg_4186[30]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_8[31]),
        .Q(mul_ln18_4_reg_4186[31]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_52),
        .Q(mul_ln18_4_reg_4186[3]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_51),
        .Q(mul_ln18_4_reg_4186[4]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_50),
        .Q(mul_ln18_4_reg_4186[5]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_49),
        .Q(mul_ln18_4_reg_4186[6]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_48),
        .Q(mul_ln18_4_reg_4186[7]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_47),
        .Q(mul_ln18_4_reg_4186[8]),
        .R(1'b0));
  FDRE \mul_ln18_4_reg_4186_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U4_n_46),
        .Q(mul_ln18_4_reg_4186[9]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_34),
        .Q(mul_ln18_5_reg_4191[0]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_24),
        .Q(mul_ln18_5_reg_4191[10]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_23),
        .Q(mul_ln18_5_reg_4191[11]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_22),
        .Q(mul_ln18_5_reg_4191[12]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_21),
        .Q(mul_ln18_5_reg_4191[13]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_20),
        .Q(mul_ln18_5_reg_4191[14]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_19),
        .Q(mul_ln18_5_reg_4191[15]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[16]),
        .Q(mul_ln18_5_reg_4191[16]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[17]),
        .Q(mul_ln18_5_reg_4191[17]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[18]),
        .Q(mul_ln18_5_reg_4191[18]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[19]),
        .Q(mul_ln18_5_reg_4191[19]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_33),
        .Q(mul_ln18_5_reg_4191[1]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[20]),
        .Q(mul_ln18_5_reg_4191[20]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[21]),
        .Q(mul_ln18_5_reg_4191[21]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[22]),
        .Q(mul_ln18_5_reg_4191[22]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[23]),
        .Q(mul_ln18_5_reg_4191[23]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[24]),
        .Q(mul_ln18_5_reg_4191[24]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[25]),
        .Q(mul_ln18_5_reg_4191[25]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[26]),
        .Q(mul_ln18_5_reg_4191[26]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[27]),
        .Q(mul_ln18_5_reg_4191[27]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[28]),
        .Q(mul_ln18_5_reg_4191[28]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[29]),
        .Q(mul_ln18_5_reg_4191[29]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_32),
        .Q(mul_ln18_5_reg_4191[2]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[30]),
        .Q(mul_ln18_5_reg_4191[30]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_9[31]),
        .Q(mul_ln18_5_reg_4191[31]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_31),
        .Q(mul_ln18_5_reg_4191[3]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_30),
        .Q(mul_ln18_5_reg_4191[4]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_29),
        .Q(mul_ln18_5_reg_4191[5]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_28),
        .Q(mul_ln18_5_reg_4191[6]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_27),
        .Q(mul_ln18_5_reg_4191[7]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_26),
        .Q(mul_ln18_5_reg_4191[8]),
        .R(1'b0));
  FDRE \mul_ln18_5_reg_4191_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U5_n_25),
        .Q(mul_ln18_5_reg_4191[9]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_34),
        .Q(mul_ln18_6_reg_4196[0]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_24),
        .Q(mul_ln18_6_reg_4196[10]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_23),
        .Q(mul_ln18_6_reg_4196[11]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_22),
        .Q(mul_ln18_6_reg_4196[12]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_21),
        .Q(mul_ln18_6_reg_4196[13]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_20),
        .Q(mul_ln18_6_reg_4196[14]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_19),
        .Q(mul_ln18_6_reg_4196[15]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[16]),
        .Q(mul_ln18_6_reg_4196[16]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[17]),
        .Q(mul_ln18_6_reg_4196[17]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[18]),
        .Q(mul_ln18_6_reg_4196[18]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[19]),
        .Q(mul_ln18_6_reg_4196[19]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_33),
        .Q(mul_ln18_6_reg_4196[1]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[20]),
        .Q(mul_ln18_6_reg_4196[20]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[21]),
        .Q(mul_ln18_6_reg_4196[21]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[22]),
        .Q(mul_ln18_6_reg_4196[22]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[23]),
        .Q(mul_ln18_6_reg_4196[23]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[24]),
        .Q(mul_ln18_6_reg_4196[24]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[25]),
        .Q(mul_ln18_6_reg_4196[25]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[26]),
        .Q(mul_ln18_6_reg_4196[26]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[27]),
        .Q(mul_ln18_6_reg_4196[27]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[28]),
        .Q(mul_ln18_6_reg_4196[28]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[29]),
        .Q(mul_ln18_6_reg_4196[29]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_32),
        .Q(mul_ln18_6_reg_4196[2]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[30]),
        .Q(mul_ln18_6_reg_4196[30]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_10[31]),
        .Q(mul_ln18_6_reg_4196[31]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_31),
        .Q(mul_ln18_6_reg_4196[3]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_30),
        .Q(mul_ln18_6_reg_4196[4]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_29),
        .Q(mul_ln18_6_reg_4196[5]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_28),
        .Q(mul_ln18_6_reg_4196[6]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_27),
        .Q(mul_ln18_6_reg_4196[7]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_26),
        .Q(mul_ln18_6_reg_4196[8]),
        .R(1'b0));
  FDRE \mul_ln18_6_reg_4196_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U6_n_25),
        .Q(mul_ln18_6_reg_4196[9]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_34),
        .Q(mul_ln18_7_reg_4201[0]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_24),
        .Q(mul_ln18_7_reg_4201[10]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_23),
        .Q(mul_ln18_7_reg_4201[11]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_22),
        .Q(mul_ln18_7_reg_4201[12]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_21),
        .Q(mul_ln18_7_reg_4201[13]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_20),
        .Q(mul_ln18_7_reg_4201[14]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_19),
        .Q(mul_ln18_7_reg_4201[15]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[16]),
        .Q(mul_ln18_7_reg_4201[16]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[17]),
        .Q(mul_ln18_7_reg_4201[17]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[18]),
        .Q(mul_ln18_7_reg_4201[18]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[19]),
        .Q(mul_ln18_7_reg_4201[19]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_33),
        .Q(mul_ln18_7_reg_4201[1]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[20]),
        .Q(mul_ln18_7_reg_4201[20]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[21]),
        .Q(mul_ln18_7_reg_4201[21]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[22]),
        .Q(mul_ln18_7_reg_4201[22]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[23]),
        .Q(mul_ln18_7_reg_4201[23]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[24]),
        .Q(mul_ln18_7_reg_4201[24]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[25]),
        .Q(mul_ln18_7_reg_4201[25]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[26]),
        .Q(mul_ln18_7_reg_4201[26]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[27]),
        .Q(mul_ln18_7_reg_4201[27]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[28]),
        .Q(mul_ln18_7_reg_4201[28]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[29]),
        .Q(mul_ln18_7_reg_4201[29]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_32),
        .Q(mul_ln18_7_reg_4201[2]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[30]),
        .Q(mul_ln18_7_reg_4201[30]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_11[31]),
        .Q(mul_ln18_7_reg_4201[31]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_31),
        .Q(mul_ln18_7_reg_4201[3]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_30),
        .Q(mul_ln18_7_reg_4201[4]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_29),
        .Q(mul_ln18_7_reg_4201[5]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_28),
        .Q(mul_ln18_7_reg_4201[6]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_27),
        .Q(mul_ln18_7_reg_4201[7]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_26),
        .Q(mul_ln18_7_reg_4201[8]),
        .R(1'b0));
  FDRE \mul_ln18_7_reg_4201_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U7_n_25),
        .Q(mul_ln18_7_reg_4201[9]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_54),
        .Q(mul_ln18_8_reg_4206[0]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_44),
        .Q(mul_ln18_8_reg_4206[10]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_43),
        .Q(mul_ln18_8_reg_4206[11]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_42),
        .Q(mul_ln18_8_reg_4206[12]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_41),
        .Q(mul_ln18_8_reg_4206[13]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_40),
        .Q(mul_ln18_8_reg_4206[14]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_39),
        .Q(mul_ln18_8_reg_4206[15]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[16]),
        .Q(mul_ln18_8_reg_4206[16]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[17]),
        .Q(mul_ln18_8_reg_4206[17]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[18]),
        .Q(mul_ln18_8_reg_4206[18]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[19]),
        .Q(mul_ln18_8_reg_4206[19]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_53),
        .Q(mul_ln18_8_reg_4206[1]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[20]),
        .Q(mul_ln18_8_reg_4206[20]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[21]),
        .Q(mul_ln18_8_reg_4206[21]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[22]),
        .Q(mul_ln18_8_reg_4206[22]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[23]),
        .Q(mul_ln18_8_reg_4206[23]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[24]),
        .Q(mul_ln18_8_reg_4206[24]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[25]),
        .Q(mul_ln18_8_reg_4206[25]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[26]),
        .Q(mul_ln18_8_reg_4206[26]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[27]),
        .Q(mul_ln18_8_reg_4206[27]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[28]),
        .Q(mul_ln18_8_reg_4206[28]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[29]),
        .Q(mul_ln18_8_reg_4206[29]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_52),
        .Q(mul_ln18_8_reg_4206[2]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[30]),
        .Q(mul_ln18_8_reg_4206[30]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_12[31]),
        .Q(mul_ln18_8_reg_4206[31]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_51),
        .Q(mul_ln18_8_reg_4206[3]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_50),
        .Q(mul_ln18_8_reg_4206[4]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_49),
        .Q(mul_ln18_8_reg_4206[5]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_48),
        .Q(mul_ln18_8_reg_4206[6]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_47),
        .Q(mul_ln18_8_reg_4206[7]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_46),
        .Q(mul_ln18_8_reg_4206[8]),
        .R(1'b0));
  FDRE \mul_ln18_8_reg_4206_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U8_n_45),
        .Q(mul_ln18_8_reg_4206[9]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_34),
        .Q(mul_ln18_9_reg_4211[0]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_24),
        .Q(mul_ln18_9_reg_4211[10]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_23),
        .Q(mul_ln18_9_reg_4211[11]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_22),
        .Q(mul_ln18_9_reg_4211[12]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_21),
        .Q(mul_ln18_9_reg_4211[13]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_20),
        .Q(mul_ln18_9_reg_4211[14]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_19),
        .Q(mul_ln18_9_reg_4211[15]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[16]),
        .Q(mul_ln18_9_reg_4211[16]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[17]),
        .Q(mul_ln18_9_reg_4211[17]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[18]),
        .Q(mul_ln18_9_reg_4211[18]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[19]),
        .Q(mul_ln18_9_reg_4211[19]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_33),
        .Q(mul_ln18_9_reg_4211[1]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[20]),
        .Q(mul_ln18_9_reg_4211[20]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[21]),
        .Q(mul_ln18_9_reg_4211[21]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[22]),
        .Q(mul_ln18_9_reg_4211[22]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[23]),
        .Q(mul_ln18_9_reg_4211[23]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[24]),
        .Q(mul_ln18_9_reg_4211[24]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[25]),
        .Q(mul_ln18_9_reg_4211[25]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[26]),
        .Q(mul_ln18_9_reg_4211[26]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[27]),
        .Q(mul_ln18_9_reg_4211[27]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[28]),
        .Q(mul_ln18_9_reg_4211[28]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[29]),
        .Q(mul_ln18_9_reg_4211[29]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_32),
        .Q(mul_ln18_9_reg_4211[2]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[30]),
        .Q(mul_ln18_9_reg_4211[30]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(buff0_reg__1_13[31]),
        .Q(mul_ln18_9_reg_4211[31]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_31),
        .Q(mul_ln18_9_reg_4211[3]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_30),
        .Q(mul_ln18_9_reg_4211[4]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_29),
        .Q(mul_ln18_9_reg_4211[5]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_28),
        .Q(mul_ln18_9_reg_4211[6]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_27),
        .Q(mul_ln18_9_reg_4211[7]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_26),
        .Q(mul_ln18_9_reg_4211[8]),
        .R(1'b0));
  FDRE \mul_ln18_9_reg_4211_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(mul_32s_32s_32_2_1_U9_n_25),
        .Q(mul_ln18_9_reg_4211[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln61_2_reg_4036_reg
       (.A({mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_1_n_3,mul_ln61_2_reg_4036_reg_i_2_n_3,mul_ln61_2_reg_4036_reg_i_3_n_3,mul_ln61_2_reg_4036_reg_i_4_n_3,mul_ln61_2_reg_4036_reg_i_5_n_3,mul_ln61_2_reg_4036_reg_i_6_n_3,mul_ln61_2_reg_4036_reg_i_7_n_3,mul_ln61_2_reg_4036_reg_i_8_n_3,sub_ln68_1_fu_2353_p2_i_9_n_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln61_2_reg_4036_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b0_q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln61_2_reg_4036_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln61_2_reg_4036_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln61_2_reg_4036_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_s_axi_U_n_8),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state77),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln61_2_reg_4036_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln61_2_reg_4036_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln61_2_reg_4036_reg_P_UNCONNECTED[47:17],mul_ln61_2_reg_4036_reg_n_92,mul_ln61_2_reg_4036_reg_n_93,mul_ln61_2_reg_4036_reg_n_94,mul_ln61_2_reg_4036_reg_n_95,mul_ln61_2_reg_4036_reg_n_96,mul_ln61_2_reg_4036_reg_n_97,mul_ln61_2_reg_4036_reg_n_98,mul_ln61_2_reg_4036_reg_n_99,mul_ln61_2_reg_4036_reg_n_100,mul_ln61_2_reg_4036_reg_n_101,mul_ln61_2_reg_4036_reg_n_102,mul_ln61_2_reg_4036_reg_n_103,mul_ln61_2_reg_4036_reg_n_104,mul_ln61_2_reg_4036_reg_n_105,mul_ln61_2_reg_4036_reg_n_106,mul_ln61_2_reg_4036_reg_n_107,mul_ln61_2_reg_4036_reg_n_108}),
        .PATTERNBDETECT(NLW_mul_ln61_2_reg_4036_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln61_2_reg_4036_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln61_2_reg_4036_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln61_2_reg_4036_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h01)) 
    mul_ln61_2_reg_4036_reg_i_1
       (.I0(zext_ln139_1_reg_3871[6]),
        .I1(mul_ln61_2_reg_4036_reg_i_9_n_3),
        .I2(zext_ln139_1_reg_3871[7]),
        .O(mul_ln61_2_reg_4036_reg_i_1_n_3));
  LUT3 #(
    .INIT(8'hE1)) 
    mul_ln61_2_reg_4036_reg_i_2
       (.I0(zext_ln139_1_reg_3871[6]),
        .I1(mul_ln61_2_reg_4036_reg_i_9_n_3),
        .I2(zext_ln139_1_reg_3871[7]),
        .O(mul_ln61_2_reg_4036_reg_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln61_2_reg_4036_reg_i_3
       (.I0(mul_ln61_2_reg_4036_reg_i_9_n_3),
        .I1(zext_ln139_1_reg_3871[6]),
        .O(mul_ln61_2_reg_4036_reg_i_3_n_3));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000111)) 
    mul_ln61_2_reg_4036_reg_i_4
       (.I0(zext_ln139_1_reg_3871[4]),
        .I1(zext_ln139_1_reg_3871[2]),
        .I2(zext_ln139_1_reg_3871[1]),
        .I3(zext_ln139_1_reg_3871[0]),
        .I4(zext_ln139_1_reg_3871[3]),
        .I5(zext_ln139_1_reg_3871[5]),
        .O(mul_ln61_2_reg_4036_reg_i_4_n_3));
  LUT5 #(
    .INIT(32'hFFEA0015)) 
    mul_ln61_2_reg_4036_reg_i_5
       (.I0(zext_ln139_1_reg_3871[3]),
        .I1(zext_ln139_1_reg_3871[0]),
        .I2(zext_ln139_1_reg_3871[1]),
        .I3(zext_ln139_1_reg_3871[2]),
        .I4(zext_ln139_1_reg_3871[4]),
        .O(mul_ln61_2_reg_4036_reg_i_5_n_3));
  LUT4 #(
    .INIT(16'hEA15)) 
    mul_ln61_2_reg_4036_reg_i_6
       (.I0(zext_ln139_1_reg_3871[2]),
        .I1(zext_ln139_1_reg_3871[1]),
        .I2(zext_ln139_1_reg_3871[0]),
        .I3(zext_ln139_1_reg_3871[3]),
        .O(mul_ln61_2_reg_4036_reg_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    mul_ln61_2_reg_4036_reg_i_7
       (.I0(zext_ln139_1_reg_3871[0]),
        .I1(zext_ln139_1_reg_3871[1]),
        .I2(zext_ln139_1_reg_3871[2]),
        .O(mul_ln61_2_reg_4036_reg_i_7_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln61_2_reg_4036_reg_i_8
       (.I0(zext_ln139_1_reg_3871[0]),
        .I1(zext_ln139_1_reg_3871[1]),
        .O(mul_ln61_2_reg_4036_reg_i_8_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    mul_ln61_2_reg_4036_reg_i_9
       (.I0(zext_ln139_1_reg_3871[4]),
        .I1(zext_ln139_1_reg_3871[2]),
        .I2(zext_ln139_1_reg_3871[1]),
        .I3(zext_ln139_1_reg_3871[0]),
        .I4(zext_ln139_1_reg_3871[3]),
        .I5(zext_ln139_1_reg_3871[5]),
        .O(mul_ln61_2_reg_4036_reg_i_9_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_3696[3]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[5]),
        .I1(m_read_reg_3595[3]),
        .O(\next_mul3_reg_3696[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_3696[3]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[4]),
        .I1(m_read_reg_3595[2]),
        .O(\next_mul3_reg_3696[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_3696[3]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[3]),
        .I1(m_read_reg_3595[1]),
        .O(\next_mul3_reg_3696[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_3696[3]_i_5 
       (.I0(mul2_i_cast_fu_1602_p1[2]),
        .I1(m_read_reg_3595[0]),
        .O(\next_mul3_reg_3696[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_3696[7]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[9]),
        .I1(m_read_reg_3595[7]),
        .O(\next_mul3_reg_3696[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_3696[7]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[8]),
        .I1(m_read_reg_3595[6]),
        .O(\next_mul3_reg_3696[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_3696[7]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[7]),
        .I1(m_read_reg_3595[5]),
        .O(\next_mul3_reg_3696[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_3696[7]_i_5 
       (.I0(mul2_i_cast_fu_1602_p1[6]),
        .I1(m_read_reg_3595[4]),
        .O(\next_mul3_reg_3696[7]_i_5_n_3 ));
  FDRE \next_mul3_reg_3696_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[0]),
        .Q(next_mul3_reg_3696[0]),
        .R(1'b0));
  FDRE \next_mul3_reg_3696_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[10]),
        .Q(next_mul3_reg_3696[10]),
        .R(1'b0));
  FDRE \next_mul3_reg_3696_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[11]),
        .Q(next_mul3_reg_3696[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_mul3_reg_3696_reg[11]_i_1 
       (.CI(\next_mul3_reg_3696_reg[7]_i_1_n_3 ),
        .CO({\next_mul3_reg_3696_reg[11]_i_1_n_3 ,\next_mul3_reg_3696_reg[11]_i_1_n_4 ,\next_mul3_reg_3696_reg[11]_i_1_n_5 ,\next_mul3_reg_3696_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul2_i_cast_fu_1602_p1[13:10]),
        .O(next_mul3_fu_1578_p2[11:8]),
        .S(mul2_i_cast_fu_1602_p1[13:10]));
  FDRE \next_mul3_reg_3696_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[12]),
        .Q(next_mul3_reg_3696[12]),
        .R(1'b0));
  FDRE \next_mul3_reg_3696_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[13]),
        .Q(next_mul3_reg_3696[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_mul3_reg_3696_reg[13]_i_1 
       (.CI(\next_mul3_reg_3696_reg[11]_i_1_n_3 ),
        .CO({\NLW_next_mul3_reg_3696_reg[13]_i_1_CO_UNCONNECTED [3:1],\next_mul3_reg_3696_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul2_i_cast_fu_1602_p1[14]}),
        .O({\NLW_next_mul3_reg_3696_reg[13]_i_1_O_UNCONNECTED [3:2],next_mul3_fu_1578_p2[13:12]}),
        .S({1'b0,1'b0,mul2_i_cast_fu_1602_p1[15:14]}));
  FDRE \next_mul3_reg_3696_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[1]),
        .Q(next_mul3_reg_3696[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_3696_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[2]),
        .Q(next_mul3_reg_3696[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_3696_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[3]),
        .Q(next_mul3_reg_3696[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_mul3_reg_3696_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_3696_reg[3]_i_1_n_3 ,\next_mul3_reg_3696_reg[3]_i_1_n_4 ,\next_mul3_reg_3696_reg[3]_i_1_n_5 ,\next_mul3_reg_3696_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul2_i_cast_fu_1602_p1[5:2]),
        .O(next_mul3_fu_1578_p2[3:0]),
        .S({\next_mul3_reg_3696[3]_i_2_n_3 ,\next_mul3_reg_3696[3]_i_3_n_3 ,\next_mul3_reg_3696[3]_i_4_n_3 ,\next_mul3_reg_3696[3]_i_5_n_3 }));
  FDRE \next_mul3_reg_3696_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[4]),
        .Q(next_mul3_reg_3696[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_3696_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[5]),
        .Q(next_mul3_reg_3696[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_3696_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[6]),
        .Q(next_mul3_reg_3696[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_3696_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[7]),
        .Q(next_mul3_reg_3696[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_mul3_reg_3696_reg[7]_i_1 
       (.CI(\next_mul3_reg_3696_reg[3]_i_1_n_3 ),
        .CO({\next_mul3_reg_3696_reg[7]_i_1_n_3 ,\next_mul3_reg_3696_reg[7]_i_1_n_4 ,\next_mul3_reg_3696_reg[7]_i_1_n_5 ,\next_mul3_reg_3696_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul2_i_cast_fu_1602_p1[9:6]),
        .O(next_mul3_fu_1578_p2[7:4]),
        .S({\next_mul3_reg_3696[7]_i_2_n_3 ,\next_mul3_reg_3696[7]_i_3_n_3 ,\next_mul3_reg_3696[7]_i_4_n_3 ,\next_mul3_reg_3696[7]_i_5_n_3 }));
  FDRE \next_mul3_reg_3696_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[8]),
        .Q(next_mul3_reg_3696[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_3696_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul3_fu_1578_p2[9]),
        .Q(next_mul3_reg_3696[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul6_reg_3691[3]_i_2 
       (.I0(phi_mul5_fu_254[3]),
        .I1(tmp_1_reg_3671[1]),
        .O(\next_mul6_reg_3691[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul6_reg_3691[3]_i_3 
       (.I0(phi_mul5_fu_254[2]),
        .I1(tmp_1_reg_3671[0]),
        .O(\next_mul6_reg_3691[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul6_reg_3691[3]_i_4 
       (.I0(phi_mul5_fu_254[1]),
        .I1(b0_q_cast36_reg_3600[1]),
        .O(\next_mul6_reg_3691[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul6_reg_3691[3]_i_5 
       (.I0(phi_mul5_fu_254[0]),
        .I1(b0_q_cast36_reg_3600[0]),
        .O(\next_mul6_reg_3691[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul6_reg_3691[7]_i_2 
       (.I0(phi_mul5_fu_254[7]),
        .I1(tmp_1_reg_3671[5]),
        .O(\next_mul6_reg_3691[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul6_reg_3691[7]_i_3 
       (.I0(phi_mul5_fu_254[6]),
        .I1(tmp_1_reg_3671[4]),
        .O(\next_mul6_reg_3691[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul6_reg_3691[7]_i_4 
       (.I0(phi_mul5_fu_254[5]),
        .I1(tmp_1_reg_3671[3]),
        .O(\next_mul6_reg_3691[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul6_reg_3691[7]_i_5 
       (.I0(phi_mul5_fu_254[4]),
        .I1(tmp_1_reg_3671[2]),
        .O(\next_mul6_reg_3691[7]_i_5_n_3 ));
  FDRE \next_mul6_reg_3691_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[0]),
        .Q(next_mul6_reg_3691[0]),
        .R(1'b0));
  FDRE \next_mul6_reg_3691_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[10]),
        .Q(next_mul6_reg_3691[10]),
        .R(1'b0));
  FDRE \next_mul6_reg_3691_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[11]),
        .Q(next_mul6_reg_3691[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_mul6_reg_3691_reg[11]_i_1 
       (.CI(\next_mul6_reg_3691_reg[7]_i_1_n_3 ),
        .CO({\next_mul6_reg_3691_reg[11]_i_1_n_3 ,\next_mul6_reg_3691_reg[11]_i_1_n_4 ,\next_mul6_reg_3691_reg[11]_i_1_n_5 ,\next_mul6_reg_3691_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(phi_mul5_fu_254[11:8]),
        .O(next_mul6_fu_1573_p2[11:8]),
        .S(phi_mul5_fu_254[11:8]));
  FDRE \next_mul6_reg_3691_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[12]),
        .Q(next_mul6_reg_3691[12]),
        .R(1'b0));
  FDRE \next_mul6_reg_3691_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[13]),
        .Q(next_mul6_reg_3691[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_mul6_reg_3691_reg[13]_i_1 
       (.CI(\next_mul6_reg_3691_reg[11]_i_1_n_3 ),
        .CO({\NLW_next_mul6_reg_3691_reg[13]_i_1_CO_UNCONNECTED [3:1],\next_mul6_reg_3691_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul5_fu_254[12]}),
        .O({\NLW_next_mul6_reg_3691_reg[13]_i_1_O_UNCONNECTED [3:2],next_mul6_fu_1573_p2[13:12]}),
        .S({1'b0,1'b0,phi_mul5_fu_254[13:12]}));
  FDRE \next_mul6_reg_3691_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[1]),
        .Q(next_mul6_reg_3691[1]),
        .R(1'b0));
  FDRE \next_mul6_reg_3691_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[2]),
        .Q(next_mul6_reg_3691[2]),
        .R(1'b0));
  FDRE \next_mul6_reg_3691_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[3]),
        .Q(next_mul6_reg_3691[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_mul6_reg_3691_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul6_reg_3691_reg[3]_i_1_n_3 ,\next_mul6_reg_3691_reg[3]_i_1_n_4 ,\next_mul6_reg_3691_reg[3]_i_1_n_5 ,\next_mul6_reg_3691_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(phi_mul5_fu_254[3:0]),
        .O(next_mul6_fu_1573_p2[3:0]),
        .S({\next_mul6_reg_3691[3]_i_2_n_3 ,\next_mul6_reg_3691[3]_i_3_n_3 ,\next_mul6_reg_3691[3]_i_4_n_3 ,\next_mul6_reg_3691[3]_i_5_n_3 }));
  FDRE \next_mul6_reg_3691_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[4]),
        .Q(next_mul6_reg_3691[4]),
        .R(1'b0));
  FDRE \next_mul6_reg_3691_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[5]),
        .Q(next_mul6_reg_3691[5]),
        .R(1'b0));
  FDRE \next_mul6_reg_3691_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[6]),
        .Q(next_mul6_reg_3691[6]),
        .R(1'b0));
  FDRE \next_mul6_reg_3691_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[7]),
        .Q(next_mul6_reg_3691[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_mul6_reg_3691_reg[7]_i_1 
       (.CI(\next_mul6_reg_3691_reg[3]_i_1_n_3 ),
        .CO({\next_mul6_reg_3691_reg[7]_i_1_n_3 ,\next_mul6_reg_3691_reg[7]_i_1_n_4 ,\next_mul6_reg_3691_reg[7]_i_1_n_5 ,\next_mul6_reg_3691_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(phi_mul5_fu_254[7:4]),
        .O(next_mul6_fu_1573_p2[7:4]),
        .S({\next_mul6_reg_3691[7]_i_2_n_3 ,\next_mul6_reg_3691[7]_i_3_n_3 ,\next_mul6_reg_3691[7]_i_4_n_3 ,\next_mul6_reg_3691[7]_i_5_n_3 }));
  FDRE \next_mul6_reg_3691_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[8]),
        .Q(next_mul6_reg_3691[8]),
        .R(1'b0));
  FDRE \next_mul6_reg_3691_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul6_fu_1573_p2[9]),
        .Q(next_mul6_reg_3691[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[12]_i_3 
       (.I0(add_ln90_4_fu_2897_p2[12]),
        .I1(addr_c0_read_reg_3571[14]),
        .O(\p_cast1_reg_4340[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[12]_i_4 
       (.I0(add_ln90_4_fu_2897_p2[11]),
        .I1(addr_c0_read_reg_3571[13]),
        .O(\p_cast1_reg_4340[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[12]_i_5 
       (.I0(add_ln90_4_fu_2897_p2[10]),
        .I1(addr_c0_read_reg_3571[12]),
        .O(\p_cast1_reg_4340[12]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[12]_i_6 
       (.I0(add_ln90_4_fu_2897_p2[9]),
        .I1(addr_c0_read_reg_3571[11]),
        .O(\p_cast1_reg_4340[12]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[12]_i_7 
       (.I0(zext_ln90_2_fu_2863_p1[8]),
        .I1(tmp_1_reg_3671[5]),
        .O(\p_cast1_reg_4340[12]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[12]_i_8 
       (.I0(zext_ln90_2_fu_2863_p1[7]),
        .I1(tmp_1_reg_3671[4]),
        .O(\p_cast1_reg_4340[12]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[12]_i_9 
       (.I0(zext_ln90_2_fu_2863_p1[6]),
        .I1(tmp_1_reg_3671[3]),
        .O(\p_cast1_reg_4340[12]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[16]_i_4 
       (.I0(add_ln90_4_fu_2897_p2[15]),
        .I1(addr_c0_read_reg_3571[17]),
        .O(\p_cast1_reg_4340[16]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[16]_i_5 
       (.I0(add_ln90_4_fu_2897_p2[14]),
        .I1(addr_c0_read_reg_3571[16]),
        .O(\p_cast1_reg_4340[16]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[16]_i_6 
       (.I0(add_ln90_4_fu_2897_p2[13]),
        .I1(addr_c0_read_reg_3571[15]),
        .O(\p_cast1_reg_4340[16]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[4]_i_2 
       (.I0(add_ln90_4_fu_2897_p2[4]),
        .I1(addr_c0_read_reg_3571[6]),
        .O(\p_cast1_reg_4340[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[4]_i_3 
       (.I0(add_ln90_4_fu_2897_p2[3]),
        .I1(addr_c0_read_reg_3571[5]),
        .O(\p_cast1_reg_4340[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[4]_i_4 
       (.I0(add_ln90_4_fu_2897_p2[2]),
        .I1(addr_c0_read_reg_3571[4]),
        .O(\p_cast1_reg_4340[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[4]_i_5 
       (.I0(b0_q_cast36_reg_3600[0]),
        .I1(addr_c0_read_reg_3571[3]),
        .O(\p_cast1_reg_4340[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[8]_i_10 
       (.I0(zext_ln90_2_fu_2863_p1[2]),
        .I1(b0_q_cast36_reg_3600[1]),
        .O(\p_cast1_reg_4340[8]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[8]_i_3 
       (.I0(add_ln90_4_fu_2897_p2[8]),
        .I1(addr_c0_read_reg_3571[10]),
        .O(\p_cast1_reg_4340[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[8]_i_4 
       (.I0(add_ln90_4_fu_2897_p2[7]),
        .I1(addr_c0_read_reg_3571[9]),
        .O(\p_cast1_reg_4340[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[8]_i_5 
       (.I0(add_ln90_4_fu_2897_p2[6]),
        .I1(addr_c0_read_reg_3571[8]),
        .O(\p_cast1_reg_4340[8]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[8]_i_6 
       (.I0(add_ln90_4_fu_2897_p2[5]),
        .I1(addr_c0_read_reg_3571[7]),
        .O(\p_cast1_reg_4340[8]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[8]_i_7 
       (.I0(zext_ln90_2_fu_2863_p1[5]),
        .I1(tmp_1_reg_3671[2]),
        .O(\p_cast1_reg_4340[8]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[8]_i_8 
       (.I0(zext_ln90_2_fu_2863_p1[4]),
        .I1(tmp_1_reg_3671[1]),
        .O(\p_cast1_reg_4340[8]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_4340[8]_i_9 
       (.I0(zext_ln90_2_fu_2863_p1[3]),
        .I1(tmp_1_reg_3671[0]),
        .O(\p_cast1_reg_4340[8]_i_9_n_3 ));
  FDRE \p_cast1_reg_4340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(addr_c0_read_reg_3571[2]),
        .Q(p_cast1_reg_4340[0]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[12]),
        .Q(p_cast1_reg_4340[10]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[13]),
        .Q(p_cast1_reg_4340[11]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[14]),
        .Q(p_cast1_reg_4340[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[12]_i_1 
       (.CI(\p_cast1_reg_4340_reg[8]_i_1_n_3 ),
        .CO({\p_cast1_reg_4340_reg[12]_i_1_n_3 ,\p_cast1_reg_4340_reg[12]_i_1_n_4 ,\p_cast1_reg_4340_reg[12]_i_1_n_5 ,\p_cast1_reg_4340_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln90_4_fu_2897_p2[12:9]),
        .O(add_ln90_5_fu_2913_p2[14:11]),
        .S({\p_cast1_reg_4340[12]_i_3_n_3 ,\p_cast1_reg_4340[12]_i_4_n_3 ,\p_cast1_reg_4340[12]_i_5_n_3 ,\p_cast1_reg_4340[12]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[12]_i_2 
       (.CI(\p_cast1_reg_4340_reg[8]_i_2_n_3 ),
        .CO({\p_cast1_reg_4340_reg[12]_i_2_n_3 ,\p_cast1_reg_4340_reg[12]_i_2_n_4 ,\p_cast1_reg_4340_reg[12]_i_2_n_5 ,\p_cast1_reg_4340_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln90_2_fu_2863_p1[9:6]),
        .O(add_ln90_4_fu_2897_p2[9:6]),
        .S({zext_ln90_2_fu_2863_p1[9],\p_cast1_reg_4340[12]_i_7_n_3 ,\p_cast1_reg_4340[12]_i_8_n_3 ,\p_cast1_reg_4340[12]_i_9_n_3 }));
  FDRE \p_cast1_reg_4340_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[15]),
        .Q(p_cast1_reg_4340[13]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[16]),
        .Q(p_cast1_reg_4340[14]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[17]),
        .Q(p_cast1_reg_4340[15]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[18]),
        .Q(p_cast1_reg_4340[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[16]_i_1 
       (.CI(\p_cast1_reg_4340_reg[12]_i_1_n_3 ),
        .CO({\p_cast1_reg_4340_reg[16]_i_1_n_3 ,\p_cast1_reg_4340_reg[16]_i_1_n_4 ,\p_cast1_reg_4340_reg[16]_i_1_n_5 ,\p_cast1_reg_4340_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln90_4_fu_2897_p2[15:13]}),
        .O(add_ln90_5_fu_2913_p2[18:15]),
        .S({addr_c0_read_reg_3571[18],\p_cast1_reg_4340[16]_i_4_n_3 ,\p_cast1_reg_4340[16]_i_5_n_3 ,\p_cast1_reg_4340[16]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[16]_i_2 
       (.CI(\p_cast1_reg_4340_reg[16]_i_3_n_3 ),
        .CO({\NLW_p_cast1_reg_4340_reg[16]_i_2_CO_UNCONNECTED [3:1],\p_cast1_reg_4340_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln90_2_fu_2863_p1[14]}),
        .O({\NLW_p_cast1_reg_4340_reg[16]_i_2_O_UNCONNECTED [3:2],add_ln90_4_fu_2897_p2[15:14]}),
        .S({1'b0,1'b0,zext_ln90_2_fu_2863_p1[15:14]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[16]_i_3 
       (.CI(\p_cast1_reg_4340_reg[12]_i_2_n_3 ),
        .CO({\p_cast1_reg_4340_reg[16]_i_3_n_3 ,\p_cast1_reg_4340_reg[16]_i_3_n_4 ,\p_cast1_reg_4340_reg[16]_i_3_n_5 ,\p_cast1_reg_4340_reg[16]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln90_2_fu_2863_p1[13:10]),
        .O(add_ln90_4_fu_2897_p2[13:10]),
        .S(zext_ln90_2_fu_2863_p1[13:10]));
  FDRE \p_cast1_reg_4340_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[19]),
        .Q(p_cast1_reg_4340[17]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[20]),
        .Q(p_cast1_reg_4340[18]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[21]),
        .Q(p_cast1_reg_4340[19]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[3]),
        .Q(p_cast1_reg_4340[1]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[22]),
        .Q(p_cast1_reg_4340[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[20]_i_1 
       (.CI(\p_cast1_reg_4340_reg[16]_i_1_n_3 ),
        .CO({\p_cast1_reg_4340_reg[20]_i_1_n_3 ,\p_cast1_reg_4340_reg[20]_i_1_n_4 ,\p_cast1_reg_4340_reg[20]_i_1_n_5 ,\p_cast1_reg_4340_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_5_fu_2913_p2[22:19]),
        .S(addr_c0_read_reg_3571[22:19]));
  FDRE \p_cast1_reg_4340_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[23]),
        .Q(p_cast1_reg_4340[21]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[24]),
        .Q(p_cast1_reg_4340[22]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[25]),
        .Q(p_cast1_reg_4340[23]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[26]),
        .Q(p_cast1_reg_4340[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[24]_i_1 
       (.CI(\p_cast1_reg_4340_reg[20]_i_1_n_3 ),
        .CO({\p_cast1_reg_4340_reg[24]_i_1_n_3 ,\p_cast1_reg_4340_reg[24]_i_1_n_4 ,\p_cast1_reg_4340_reg[24]_i_1_n_5 ,\p_cast1_reg_4340_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_5_fu_2913_p2[26:23]),
        .S(addr_c0_read_reg_3571[26:23]));
  FDRE \p_cast1_reg_4340_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[27]),
        .Q(p_cast1_reg_4340[25]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[28]),
        .Q(p_cast1_reg_4340[26]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[29]),
        .Q(p_cast1_reg_4340[27]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[30]),
        .Q(p_cast1_reg_4340[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[28]_i_1 
       (.CI(\p_cast1_reg_4340_reg[24]_i_1_n_3 ),
        .CO({\p_cast1_reg_4340_reg[28]_i_1_n_3 ,\p_cast1_reg_4340_reg[28]_i_1_n_4 ,\p_cast1_reg_4340_reg[28]_i_1_n_5 ,\p_cast1_reg_4340_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_5_fu_2913_p2[30:27]),
        .S(addr_c0_read_reg_3571[30:27]));
  FDRE \p_cast1_reg_4340_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[31]),
        .Q(p_cast1_reg_4340[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[29]_i_1 
       (.CI(\p_cast1_reg_4340_reg[28]_i_1_n_3 ),
        .CO(\NLW_p_cast1_reg_4340_reg[29]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_cast1_reg_4340_reg[29]_i_1_O_UNCONNECTED [3:1],add_ln90_5_fu_2913_p2[31]}),
        .S({1'b0,1'b0,1'b0,addr_c0_read_reg_3571[31]}));
  FDRE \p_cast1_reg_4340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[4]),
        .Q(p_cast1_reg_4340[2]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[5]),
        .Q(p_cast1_reg_4340[3]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[6]),
        .Q(p_cast1_reg_4340[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\p_cast1_reg_4340_reg[4]_i_1_n_3 ,\p_cast1_reg_4340_reg[4]_i_1_n_4 ,\p_cast1_reg_4340_reg[4]_i_1_n_5 ,\p_cast1_reg_4340_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln90_4_fu_2897_p2[4:2],b0_q_cast36_reg_3600[0]}),
        .O(add_ln90_5_fu_2913_p2[6:3]),
        .S({\p_cast1_reg_4340[4]_i_2_n_3 ,\p_cast1_reg_4340[4]_i_3_n_3 ,\p_cast1_reg_4340[4]_i_4_n_3 ,\p_cast1_reg_4340[4]_i_5_n_3 }));
  FDRE \p_cast1_reg_4340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[7]),
        .Q(p_cast1_reg_4340[5]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[8]),
        .Q(p_cast1_reg_4340[6]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[9]),
        .Q(p_cast1_reg_4340[7]),
        .R(1'b0));
  FDRE \p_cast1_reg_4340_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[10]),
        .Q(p_cast1_reg_4340[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[8]_i_1 
       (.CI(\p_cast1_reg_4340_reg[4]_i_1_n_3 ),
        .CO({\p_cast1_reg_4340_reg[8]_i_1_n_3 ,\p_cast1_reg_4340_reg[8]_i_1_n_4 ,\p_cast1_reg_4340_reg[8]_i_1_n_5 ,\p_cast1_reg_4340_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln90_4_fu_2897_p2[8:5]),
        .O(add_ln90_5_fu_2913_p2[10:7]),
        .S({\p_cast1_reg_4340[8]_i_3_n_3 ,\p_cast1_reg_4340[8]_i_4_n_3 ,\p_cast1_reg_4340[8]_i_5_n_3 ,\p_cast1_reg_4340[8]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast1_reg_4340_reg[8]_i_2 
       (.CI(1'b0),
        .CO({\p_cast1_reg_4340_reg[8]_i_2_n_3 ,\p_cast1_reg_4340_reg[8]_i_2_n_4 ,\p_cast1_reg_4340_reg[8]_i_2_n_5 ,\p_cast1_reg_4340_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln90_2_fu_2863_p1[5:2]),
        .O(add_ln90_4_fu_2897_p2[5:2]),
        .S({\p_cast1_reg_4340[8]_i_7_n_3 ,\p_cast1_reg_4340[8]_i_8_n_3 ,\p_cast1_reg_4340[8]_i_9_n_3 ,\p_cast1_reg_4340[8]_i_10_n_3 }));
  FDRE \p_cast1_reg_4340_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_5_fu_2913_p2[11]),
        .Q(p_cast1_reg_4340[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[10]_i_3 
       (.I0(add_ln90_2_fu_2866_p2[10]),
        .I1(addr_c0_read_reg_3571[12]),
        .O(\p_cast_reg_4335[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[10]_i_4 
       (.I0(add_ln90_2_fu_2866_p2[9]),
        .I1(addr_c0_read_reg_3571[11]),
        .O(\p_cast_reg_4335[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[10]_i_5 
       (.I0(add_ln90_2_fu_2866_p2[8]),
        .I1(addr_c0_read_reg_3571[10]),
        .O(\p_cast_reg_4335[10]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[10]_i_6 
       (.I0(add_ln90_2_fu_2866_p2[7]),
        .I1(addr_c0_read_reg_3571[9]),
        .O(\p_cast_reg_4335[10]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[10]_i_7 
       (.I0(zext_ln90_2_fu_2863_p1[7]),
        .I1(tmp_1_reg_3671[5]),
        .O(\p_cast_reg_4335[10]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[10]_i_8 
       (.I0(zext_ln90_2_fu_2863_p1[6]),
        .I1(tmp_1_reg_3671[4]),
        .O(\p_cast_reg_4335[10]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[14]_i_3 
       (.I0(add_ln90_2_fu_2866_p2[14]),
        .I1(addr_c0_read_reg_3571[16]),
        .O(\p_cast_reg_4335[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[14]_i_4 
       (.I0(add_ln90_2_fu_2866_p2[13]),
        .I1(addr_c0_read_reg_3571[15]),
        .O(\p_cast_reg_4335[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[14]_i_5 
       (.I0(add_ln90_2_fu_2866_p2[12]),
        .I1(addr_c0_read_reg_3571[14]),
        .O(\p_cast_reg_4335[14]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[14]_i_6 
       (.I0(add_ln90_2_fu_2866_p2[11]),
        .I1(addr_c0_read_reg_3571[13]),
        .O(\p_cast_reg_4335[14]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[18]_i_3 
       (.I0(add_ln90_2_fu_2866_p2[15]),
        .I1(addr_c0_read_reg_3571[17]),
        .O(\p_cast_reg_4335[18]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[2]_i_2 
       (.I0(add_ln90_2_fu_2866_p2[2]),
        .I1(addr_c0_read_reg_3571[4]),
        .O(\p_cast_reg_4335[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[2]_i_3 
       (.I0(b0_q_cast36_reg_3600[1]),
        .I1(addr_c0_read_reg_3571[3]),
        .O(\p_cast_reg_4335[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[2]_i_4 
       (.I0(b0_q_cast36_reg_3600[0]),
        .I1(addr_c0_read_reg_3571[2]),
        .O(\p_cast_reg_4335[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[6]_i_10 
       (.I0(zext_ln90_2_fu_2863_p1[2]),
        .I1(tmp_1_reg_3671[0]),
        .O(\p_cast_reg_4335[6]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[6]_i_3 
       (.I0(add_ln90_2_fu_2866_p2[6]),
        .I1(addr_c0_read_reg_3571[8]),
        .O(\p_cast_reg_4335[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[6]_i_4 
       (.I0(add_ln90_2_fu_2866_p2[5]),
        .I1(addr_c0_read_reg_3571[7]),
        .O(\p_cast_reg_4335[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[6]_i_5 
       (.I0(add_ln90_2_fu_2866_p2[4]),
        .I1(addr_c0_read_reg_3571[6]),
        .O(\p_cast_reg_4335[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[6]_i_6 
       (.I0(add_ln90_2_fu_2866_p2[3]),
        .I1(addr_c0_read_reg_3571[5]),
        .O(\p_cast_reg_4335[6]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[6]_i_7 
       (.I0(zext_ln90_2_fu_2863_p1[5]),
        .I1(tmp_1_reg_3671[3]),
        .O(\p_cast_reg_4335[6]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[6]_i_8 
       (.I0(zext_ln90_2_fu_2863_p1[4]),
        .I1(tmp_1_reg_3671[2]),
        .O(\p_cast_reg_4335[6]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_4335[6]_i_9 
       (.I0(zext_ln90_2_fu_2863_p1[3]),
        .I1(tmp_1_reg_3671[1]),
        .O(\p_cast_reg_4335[6]_i_9_n_3 ));
  FDRE \p_cast_reg_4335_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[2]),
        .Q(p_cast_reg_4335[0]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[12]),
        .Q(p_cast_reg_4335[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[10]_i_1 
       (.CI(\p_cast_reg_4335_reg[6]_i_1_n_3 ),
        .CO({\p_cast_reg_4335_reg[10]_i_1_n_3 ,\p_cast_reg_4335_reg[10]_i_1_n_4 ,\p_cast_reg_4335_reg[10]_i_1_n_5 ,\p_cast_reg_4335_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln90_2_fu_2866_p2[10:7]),
        .O(add_ln90_3_fu_2882_p2[12:9]),
        .S({\p_cast_reg_4335[10]_i_3_n_3 ,\p_cast_reg_4335[10]_i_4_n_3 ,\p_cast_reg_4335[10]_i_5_n_3 ,\p_cast_reg_4335[10]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[10]_i_2 
       (.CI(\p_cast_reg_4335_reg[6]_i_2_n_3 ),
        .CO({\p_cast_reg_4335_reg[10]_i_2_n_3 ,\p_cast_reg_4335_reg[10]_i_2_n_4 ,\p_cast_reg_4335_reg[10]_i_2_n_5 ,\p_cast_reg_4335_reg[10]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln90_2_fu_2863_p1[9:6]),
        .O(add_ln90_2_fu_2866_p2[9:6]),
        .S({zext_ln90_2_fu_2863_p1[9:8],\p_cast_reg_4335[10]_i_7_n_3 ,\p_cast_reg_4335[10]_i_8_n_3 }));
  FDRE \p_cast_reg_4335_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[13]),
        .Q(p_cast_reg_4335[11]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[14]),
        .Q(p_cast_reg_4335[12]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[15]),
        .Q(p_cast_reg_4335[13]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[16]),
        .Q(p_cast_reg_4335[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[14]_i_1 
       (.CI(\p_cast_reg_4335_reg[10]_i_1_n_3 ),
        .CO({\p_cast_reg_4335_reg[14]_i_1_n_3 ,\p_cast_reg_4335_reg[14]_i_1_n_4 ,\p_cast_reg_4335_reg[14]_i_1_n_5 ,\p_cast_reg_4335_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln90_2_fu_2866_p2[14:11]),
        .O(add_ln90_3_fu_2882_p2[16:13]),
        .S({\p_cast_reg_4335[14]_i_3_n_3 ,\p_cast_reg_4335[14]_i_4_n_3 ,\p_cast_reg_4335[14]_i_5_n_3 ,\p_cast_reg_4335[14]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[14]_i_2 
       (.CI(\p_cast_reg_4335_reg[10]_i_2_n_3 ),
        .CO({\p_cast_reg_4335_reg[14]_i_2_n_3 ,\p_cast_reg_4335_reg[14]_i_2_n_4 ,\p_cast_reg_4335_reg[14]_i_2_n_5 ,\p_cast_reg_4335_reg[14]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln90_2_fu_2863_p1[13:10]),
        .O(add_ln90_2_fu_2866_p2[13:10]),
        .S(zext_ln90_2_fu_2863_p1[13:10]));
  FDRE \p_cast_reg_4335_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[17]),
        .Q(p_cast_reg_4335[15]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[18]),
        .Q(p_cast_reg_4335[16]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[19]),
        .Q(p_cast_reg_4335[17]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[20]),
        .Q(p_cast_reg_4335[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[18]_i_1 
       (.CI(\p_cast_reg_4335_reg[14]_i_1_n_3 ),
        .CO({\p_cast_reg_4335_reg[18]_i_1_n_3 ,\p_cast_reg_4335_reg[18]_i_1_n_4 ,\p_cast_reg_4335_reg[18]_i_1_n_5 ,\p_cast_reg_4335_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln90_2_fu_2866_p2[15]}),
        .O(add_ln90_3_fu_2882_p2[20:17]),
        .S({addr_c0_read_reg_3571[20:18],\p_cast_reg_4335[18]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[18]_i_2 
       (.CI(\p_cast_reg_4335_reg[14]_i_2_n_3 ),
        .CO({\NLW_p_cast_reg_4335_reg[18]_i_2_CO_UNCONNECTED [3:1],\p_cast_reg_4335_reg[18]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln90_2_fu_2863_p1[14]}),
        .O({\NLW_p_cast_reg_4335_reg[18]_i_2_O_UNCONNECTED [3:2],add_ln90_2_fu_2866_p2[15:14]}),
        .S({1'b0,1'b0,zext_ln90_2_fu_2863_p1[15:14]}));
  FDRE \p_cast_reg_4335_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[21]),
        .Q(p_cast_reg_4335[19]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[3]),
        .Q(p_cast_reg_4335[1]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[22]),
        .Q(p_cast_reg_4335[20]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[23]),
        .Q(p_cast_reg_4335[21]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[24]),
        .Q(p_cast_reg_4335[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[22]_i_1 
       (.CI(\p_cast_reg_4335_reg[18]_i_1_n_3 ),
        .CO({\p_cast_reg_4335_reg[22]_i_1_n_3 ,\p_cast_reg_4335_reg[22]_i_1_n_4 ,\p_cast_reg_4335_reg[22]_i_1_n_5 ,\p_cast_reg_4335_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_3_fu_2882_p2[24:21]),
        .S(addr_c0_read_reg_3571[24:21]));
  FDRE \p_cast_reg_4335_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[25]),
        .Q(p_cast_reg_4335[23]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[26]),
        .Q(p_cast_reg_4335[24]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[27]),
        .Q(p_cast_reg_4335[25]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[28]),
        .Q(p_cast_reg_4335[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[26]_i_1 
       (.CI(\p_cast_reg_4335_reg[22]_i_1_n_3 ),
        .CO({\p_cast_reg_4335_reg[26]_i_1_n_3 ,\p_cast_reg_4335_reg[26]_i_1_n_4 ,\p_cast_reg_4335_reg[26]_i_1_n_5 ,\p_cast_reg_4335_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_3_fu_2882_p2[28:25]),
        .S(addr_c0_read_reg_3571[28:25]));
  FDRE \p_cast_reg_4335_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[29]),
        .Q(p_cast_reg_4335[27]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[30]),
        .Q(p_cast_reg_4335[28]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[31]),
        .Q(p_cast_reg_4335[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[29]_i_1 
       (.CI(\p_cast_reg_4335_reg[26]_i_1_n_3 ),
        .CO({\NLW_p_cast_reg_4335_reg[29]_i_1_CO_UNCONNECTED [3:2],\p_cast_reg_4335_reg[29]_i_1_n_5 ,\p_cast_reg_4335_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_cast_reg_4335_reg[29]_i_1_O_UNCONNECTED [3],add_ln90_3_fu_2882_p2[31:29]}),
        .S({1'b0,addr_c0_read_reg_3571[31:29]}));
  FDRE \p_cast_reg_4335_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[4]),
        .Q(p_cast_reg_4335[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\p_cast_reg_4335_reg[2]_i_1_n_3 ,\p_cast_reg_4335_reg[2]_i_1_n_4 ,\p_cast_reg_4335_reg[2]_i_1_n_5 ,\p_cast_reg_4335_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln90_2_fu_2866_p2[2],b0_q_cast36_reg_3600,1'b0}),
        .O({add_ln90_3_fu_2882_p2[4:2],\NLW_p_cast_reg_4335_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\p_cast_reg_4335[2]_i_2_n_3 ,\p_cast_reg_4335[2]_i_3_n_3 ,\p_cast_reg_4335[2]_i_4_n_3 ,addr_c0_read_reg_3571[1]}));
  FDRE \p_cast_reg_4335_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[5]),
        .Q(p_cast_reg_4335[3]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[6]),
        .Q(p_cast_reg_4335[4]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[7]),
        .Q(p_cast_reg_4335[5]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[8]),
        .Q(p_cast_reg_4335[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[6]_i_1 
       (.CI(\p_cast_reg_4335_reg[2]_i_1_n_3 ),
        .CO({\p_cast_reg_4335_reg[6]_i_1_n_3 ,\p_cast_reg_4335_reg[6]_i_1_n_4 ,\p_cast_reg_4335_reg[6]_i_1_n_5 ,\p_cast_reg_4335_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln90_2_fu_2866_p2[6:3]),
        .O(add_ln90_3_fu_2882_p2[8:5]),
        .S({\p_cast_reg_4335[6]_i_3_n_3 ,\p_cast_reg_4335[6]_i_4_n_3 ,\p_cast_reg_4335[6]_i_5_n_3 ,\p_cast_reg_4335[6]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_4335_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\p_cast_reg_4335_reg[6]_i_2_n_3 ,\p_cast_reg_4335_reg[6]_i_2_n_4 ,\p_cast_reg_4335_reg[6]_i_2_n_5 ,\p_cast_reg_4335_reg[6]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln90_2_fu_2863_p1[5:2]),
        .O(add_ln90_2_fu_2866_p2[5:2]),
        .S({\p_cast_reg_4335[6]_i_7_n_3 ,\p_cast_reg_4335[6]_i_8_n_3 ,\p_cast_reg_4335[6]_i_9_n_3 ,\p_cast_reg_4335[6]_i_10_n_3 }));
  FDRE \p_cast_reg_4335_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[9]),
        .Q(p_cast_reg_4335[7]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[10]),
        .Q(p_cast_reg_4335[8]),
        .R(1'b0));
  FDRE \p_cast_reg_4335_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_3_fu_2882_p2[11]),
        .Q(p_cast_reg_4335[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[0]),
        .Q(mul2_i_cast_fu_1602_p1[2]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[10]),
        .Q(mul2_i_cast_fu_1602_p1[12]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[11]),
        .Q(mul2_i_cast_fu_1602_p1[13]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[12]),
        .Q(mul2_i_cast_fu_1602_p1[14]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[13]),
        .Q(mul2_i_cast_fu_1602_p1[15]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[1]),
        .Q(mul2_i_cast_fu_1602_p1[3]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[2]),
        .Q(mul2_i_cast_fu_1602_p1[4]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[3]),
        .Q(mul2_i_cast_fu_1602_p1[5]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[4]),
        .Q(mul2_i_cast_fu_1602_p1[6]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[5]),
        .Q(mul2_i_cast_fu_1602_p1[7]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[6]),
        .Q(mul2_i_cast_fu_1602_p1[8]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[7]),
        .Q(mul2_i_cast_fu_1602_p1[9]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[8]),
        .Q(mul2_i_cast_fu_1602_p1[10]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul2_fu_258_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul3_reg_3696[9]),
        .Q(mul2_i_cast_fu_1602_p1[11]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[0]),
        .Q(phi_mul5_fu_254[0]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[10]),
        .Q(phi_mul5_fu_254[10]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[11]),
        .Q(phi_mul5_fu_254[11]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[12]),
        .Q(phi_mul5_fu_254[12]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[13]),
        .Q(phi_mul5_fu_254[13]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[1]),
        .Q(phi_mul5_fu_254[1]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[2]),
        .Q(phi_mul5_fu_254[2]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[3]),
        .Q(phi_mul5_fu_254[3]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[4]),
        .Q(phi_mul5_fu_254[4]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[5]),
        .Q(phi_mul5_fu_254[5]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[6]),
        .Q(phi_mul5_fu_254[6]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[7]),
        .Q(phi_mul5_fu_254[7]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[8]),
        .Q(phi_mul5_fu_254[8]),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul5_fu_254_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul6_reg_3691[9]),
        .Q(phi_mul5_fu_254[9]),
        .R(ap_NS_fsm116_out));
  FDRE \phi_mul_reg_949_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[0]),
        .Q(\phi_mul_reg_949_reg_n_3_[0] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[10]),
        .Q(\phi_mul_reg_949_reg_n_3_[10] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[11]),
        .Q(\phi_mul_reg_949_reg_n_3_[11] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[12]),
        .Q(\phi_mul_reg_949_reg_n_3_[12] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[13]),
        .Q(\phi_mul_reg_949_reg_n_3_[13] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[14]),
        .Q(\phi_mul_reg_949_reg_n_3_[14] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[15]),
        .Q(\phi_mul_reg_949_reg_n_3_[15] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[1]),
        .Q(\phi_mul_reg_949_reg_n_3_[1] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[2]),
        .Q(\phi_mul_reg_949_reg_n_3_[2] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[3]),
        .Q(\phi_mul_reg_949_reg_n_3_[3] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[4]),
        .Q(\phi_mul_reg_949_reg_n_3_[4] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[5]),
        .Q(\phi_mul_reg_949_reg_n_3_[5] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[6]),
        .Q(\phi_mul_reg_949_reg_n_3_[6] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[7]),
        .Q(\phi_mul_reg_949_reg_n_3_[7] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[8]),
        .Q(\phi_mul_reg_949_reg_n_3_[8] ),
        .R(phi_mul_reg_949));
  FDRE \phi_mul_reg_949_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(add_ln61_4_reg_3973[9]),
        .Q(\phi_mul_reg_949_reg_n_3_[9] ),
        .R(phi_mul_reg_949));
  FDRE \reg_1125_reg[0] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_34),
        .Q(reg_1125[0]),
        .R(1'b0));
  FDRE \reg_1125_reg[10] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_24),
        .Q(reg_1125[10]),
        .R(1'b0));
  FDRE \reg_1125_reg[11] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_23),
        .Q(reg_1125[11]),
        .R(1'b0));
  FDRE \reg_1125_reg[12] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_22),
        .Q(reg_1125[12]),
        .R(1'b0));
  FDRE \reg_1125_reg[13] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_21),
        .Q(reg_1125[13]),
        .R(1'b0));
  FDRE \reg_1125_reg[14] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_20),
        .Q(reg_1125[14]),
        .R(1'b0));
  FDRE \reg_1125_reg[15] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_19),
        .Q(reg_1125[15]),
        .R(1'b0));
  FDRE \reg_1125_reg[16] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[16]),
        .Q(reg_1125[16]),
        .R(1'b0));
  FDRE \reg_1125_reg[17] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[17]),
        .Q(reg_1125[17]),
        .R(1'b0));
  FDRE \reg_1125_reg[18] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[18]),
        .Q(reg_1125[18]),
        .R(1'b0));
  FDRE \reg_1125_reg[19] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[19]),
        .Q(reg_1125[19]),
        .R(1'b0));
  FDRE \reg_1125_reg[1] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_33),
        .Q(reg_1125[1]),
        .R(1'b0));
  FDRE \reg_1125_reg[20] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[20]),
        .Q(reg_1125[20]),
        .R(1'b0));
  FDRE \reg_1125_reg[21] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[21]),
        .Q(reg_1125[21]),
        .R(1'b0));
  FDRE \reg_1125_reg[22] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[22]),
        .Q(reg_1125[22]),
        .R(1'b0));
  FDRE \reg_1125_reg[23] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[23]),
        .Q(reg_1125[23]),
        .R(1'b0));
  FDRE \reg_1125_reg[24] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[24]),
        .Q(reg_1125[24]),
        .R(1'b0));
  FDRE \reg_1125_reg[25] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[25]),
        .Q(reg_1125[25]),
        .R(1'b0));
  FDRE \reg_1125_reg[26] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[26]),
        .Q(reg_1125[26]),
        .R(1'b0));
  FDRE \reg_1125_reg[27] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[27]),
        .Q(reg_1125[27]),
        .R(1'b0));
  FDRE \reg_1125_reg[28] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[28]),
        .Q(reg_1125[28]),
        .R(1'b0));
  FDRE \reg_1125_reg[29] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[29]),
        .Q(reg_1125[29]),
        .R(1'b0));
  FDRE \reg_1125_reg[2] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_32),
        .Q(reg_1125[2]),
        .R(1'b0));
  FDRE \reg_1125_reg[30] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[30]),
        .Q(reg_1125[30]),
        .R(1'b0));
  FDRE \reg_1125_reg[31] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(buff0_reg__1[31]),
        .Q(reg_1125[31]),
        .R(1'b0));
  FDRE \reg_1125_reg[3] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_31),
        .Q(reg_1125[3]),
        .R(1'b0));
  FDRE \reg_1125_reg[4] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_30),
        .Q(reg_1125[4]),
        .R(1'b0));
  FDRE \reg_1125_reg[5] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_29),
        .Q(reg_1125[5]),
        .R(1'b0));
  FDRE \reg_1125_reg[6] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_28),
        .Q(reg_1125[6]),
        .R(1'b0));
  FDRE \reg_1125_reg[7] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_27),
        .Q(reg_1125[7]),
        .R(1'b0));
  FDRE \reg_1125_reg[8] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_26),
        .Q(reg_1125[8]),
        .R(1'b0));
  FDRE \reg_1125_reg[9] 
       (.C(ap_clk),
        .CE(reg_11250),
        .D(mul_32s_32s_32_2_1_U1_n_25),
        .Q(reg_1125[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln131_reg_3666[10]_i_2 
       (.I0(zext_ln18_fu_1464_p1[9]),
        .O(\sext_ln131_reg_3666[10]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln131_reg_3666[4]_i_2 
       (.I0(zext_ln18_fu_1464_p1[2]),
        .O(\sext_ln131_reg_3666[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln131_reg_3666[4]_i_3 
       (.I0(zext_ln18_fu_1464_p1[4]),
        .I1(zext_ln18_fu_1464_p1[6]),
        .O(\sext_ln131_reg_3666[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln131_reg_3666[4]_i_4 
       (.I0(zext_ln18_fu_1464_p1[3]),
        .I1(zext_ln18_fu_1464_p1[5]),
        .O(\sext_ln131_reg_3666[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln131_reg_3666[4]_i_5 
       (.I0(zext_ln18_fu_1464_p1[2]),
        .I1(zext_ln18_fu_1464_p1[4]),
        .O(\sext_ln131_reg_3666[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln131_reg_3666[4]_i_6 
       (.I0(zext_ln18_fu_1464_p1[3]),
        .O(\sext_ln131_reg_3666[4]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln131_reg_3666[8]_i_2 
       (.I0(zext_ln18_fu_1464_p1[8]),
        .O(\sext_ln131_reg_3666[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln131_reg_3666[8]_i_3 
       (.I0(zext_ln18_fu_1464_p1[7]),
        .I1(zext_ln18_fu_1464_p1[9]),
        .O(\sext_ln131_reg_3666[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln131_reg_3666[8]_i_4 
       (.I0(zext_ln18_fu_1464_p1[6]),
        .I1(zext_ln18_fu_1464_p1[8]),
        .O(\sext_ln131_reg_3666[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln131_reg_3666[8]_i_5 
       (.I0(zext_ln18_fu_1464_p1[5]),
        .I1(zext_ln18_fu_1464_p1[7]),
        .O(\sext_ln131_reg_3666[8]_i_5_n_3 ));
  FDRE \sext_ln131_reg_3666_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln90_fu_1514_p2[10]),
        .Q(sext_ln131_reg_3666[10]),
        .R(1'b0));
  CARRY4 \sext_ln131_reg_3666_reg[10]_i_1 
       (.CI(\sext_ln131_reg_3666_reg[8]_i_1_n_3 ),
        .CO({\NLW_sext_ln131_reg_3666_reg[10]_i_1_CO_UNCONNECTED [3:1],\sext_ln131_reg_3666_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln18_fu_1464_p1[9]}),
        .O({\NLW_sext_ln131_reg_3666_reg[10]_i_1_O_UNCONNECTED [3:2],sub_ln90_fu_1514_p2[10:9]}),
        .S({1'b0,1'b0,1'b1,\sext_ln131_reg_3666[10]_i_2_n_3 }));
  FDRE \sext_ln131_reg_3666_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln90_fu_1514_p2[1]),
        .Q(sext_ln131_reg_3666[1]),
        .R(1'b0));
  FDRE \sext_ln131_reg_3666_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln90_fu_1514_p2[2]),
        .Q(sext_ln131_reg_3666[2]),
        .R(1'b0));
  FDRE \sext_ln131_reg_3666_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln90_fu_1514_p2[3]),
        .Q(sext_ln131_reg_3666[3]),
        .R(1'b0));
  FDRE \sext_ln131_reg_3666_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln90_fu_1514_p2[4]),
        .Q(sext_ln131_reg_3666[4]),
        .R(1'b0));
  CARRY4 \sext_ln131_reg_3666_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sext_ln131_reg_3666_reg[4]_i_1_n_3 ,\sext_ln131_reg_3666_reg[4]_i_1_n_4 ,\sext_ln131_reg_3666_reg[4]_i_1_n_5 ,\sext_ln131_reg_3666_reg[4]_i_1_n_6 }),
        .CYINIT(\sext_ln131_reg_3666[4]_i_2_n_3 ),
        .DI({zext_ln18_fu_1464_p1[4:2],1'b0}),
        .O(sub_ln90_fu_1514_p2[4:1]),
        .S({\sext_ln131_reg_3666[4]_i_3_n_3 ,\sext_ln131_reg_3666[4]_i_4_n_3 ,\sext_ln131_reg_3666[4]_i_5_n_3 ,\sext_ln131_reg_3666[4]_i_6_n_3 }));
  FDRE \sext_ln131_reg_3666_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln90_fu_1514_p2[5]),
        .Q(sext_ln131_reg_3666[5]),
        .R(1'b0));
  FDRE \sext_ln131_reg_3666_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln90_fu_1514_p2[6]),
        .Q(sext_ln131_reg_3666[6]),
        .R(1'b0));
  FDRE \sext_ln131_reg_3666_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln90_fu_1514_p2[7]),
        .Q(sext_ln131_reg_3666[7]),
        .R(1'b0));
  FDRE \sext_ln131_reg_3666_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln90_fu_1514_p2[8]),
        .Q(sext_ln131_reg_3666[8]),
        .R(1'b0));
  CARRY4 \sext_ln131_reg_3666_reg[8]_i_1 
       (.CI(\sext_ln131_reg_3666_reg[4]_i_1_n_3 ),
        .CO({\sext_ln131_reg_3666_reg[8]_i_1_n_3 ,\sext_ln131_reg_3666_reg[8]_i_1_n_4 ,\sext_ln131_reg_3666_reg[8]_i_1_n_5 ,\sext_ln131_reg_3666_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln18_fu_1464_p1[8:5]),
        .O(sub_ln90_fu_1514_p2[8:5]),
        .S({\sext_ln131_reg_3666[8]_i_2_n_3 ,\sext_ln131_reg_3666[8]_i_3_n_3 ,\sext_ln131_reg_3666[8]_i_4_n_3 ,\sext_ln131_reg_3666[8]_i_5_n_3 }));
  FDRE \sext_ln131_reg_3666_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln90_fu_1514_p2[9]),
        .Q(sext_ln131_reg_3666[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sext_ln139_reg_3858_reg
       (.A({add_ln68_1_reg_3853_reg_i_2_n_3,add_ln68_1_reg_3853_reg_i_2_n_3,sext_ln139_reg_3858_reg_i_1_n_3,sext_ln139_reg_3858_reg_i_1_n_3,sext_ln139_reg_3858_reg_i_1_n_3,sext_ln139_reg_3858_reg_i_1_n_3,sext_ln139_reg_3858_reg_i_1_n_3,sext_ln139_reg_3858_reg_i_1_n_3,sext_ln139_reg_3858_reg_i_1_n_3,sext_ln139_reg_3858_reg_i_1_n_3,sext_ln139_reg_3858_reg_i_1_n_3,sext_ln139_reg_3858_reg_i_1_n_3,sext_ln139_reg_3858_reg_i_2_n_3,sext_ln139_reg_3858_reg_i_2_n_3,sext_ln139_reg_3858_reg_i_2_n_3,sext_ln139_reg_3858_reg_i_2_n_3,sext_ln139_reg_3858_reg_i_2_n_3,sext_ln139_reg_3858_reg_i_2_n_3,sext_ln139_reg_3858_reg_i_2_n_3,sext_ln139_reg_3858_reg_i_2_n_3,sext_ln139_reg_3858_reg_i_2_n_3,sext_ln139_reg_3858_reg_i_2_n_3,A[7:2],add_ln61_reg_3843_reg_i_4_n_3,sub14_fu_1404_p2[1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sext_ln139_reg_3858_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b0_q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sext_ln139_reg_3858_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln68_fu_1936_p1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sext_ln139_reg_3858_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sext_ln139_reg_3858_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_s_axi_U_n_8),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state2),
        .CEP(ap_CS_fsm_state4),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sext_ln139_reg_3858_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sext_ln139_reg_3858_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sext_ln139_reg_3858_reg_P_UNCONNECTED[47:17],sext_ln139_reg_3858_reg_n_92,sext_ln139_reg_3858_reg_n_93,sext_ln139_reg_3858_reg_n_94,sext_ln139_reg_3858_reg_n_95,sext_ln139_reg_3858_reg_n_96,sext_ln139_reg_3858_reg_n_97,sext_ln139_reg_3858_reg_n_98,sext_ln139_reg_3858_reg_n_99,sext_ln139_reg_3858_reg_n_100,sext_ln139_reg_3858_reg_n_101,sext_ln139_reg_3858_reg_n_102,sext_ln139_reg_3858_reg_n_103,sext_ln139_reg_3858_reg_n_104,sext_ln139_reg_3858_reg_n_105,sext_ln139_reg_3858_reg_n_106,sext_ln139_reg_3858_reg_n_107,sext_ln139_reg_3858_reg_n_108}),
        .PATTERNBDETECT(NLW_sext_ln139_reg_3858_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sext_ln139_reg_3858_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_sext_ln139_reg_3858_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_sext_ln139_reg_3858_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h01)) 
    sext_ln139_reg_3858_reg_i_1
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(sext_ln139_reg_3858_reg_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    sext_ln139_reg_3858_reg_i_2
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(sext_ln139_reg_3858_reg_i_2_n_3));
  LUT3 #(
    .INIT(8'hFE)) 
    \sext_ln40_6_reg_3681[10]_i_2 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(\sext_ln40_6_reg_3681[10]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \sext_ln40_6_reg_3681[10]_i_3 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(\sext_ln40_6_reg_3681[10]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \sext_ln40_6_reg_3681[10]_i_4 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(\sext_ln40_6_reg_3681[10]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h55A9)) 
    \sext_ln40_6_reg_3681[3]_i_2 
       (.I0(shl_ln33_cast_fu_1438_p1[5]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[4]),
        .O(\sext_ln40_6_reg_3681[3]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h59)) 
    \sext_ln40_6_reg_3681[3]_i_3 
       (.I0(shl_ln33_cast_fu_1438_p1[4]),
        .I1(shl_ln33_cast_fu_1438_p1[2]),
        .I2(shl_ln33_cast_fu_1438_p1[3]),
        .O(\sext_ln40_6_reg_3681[3]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln40_6_reg_3681[3]_i_4 
       (.I0(shl_ln33_cast_fu_1438_p1[3]),
        .O(\sext_ln40_6_reg_3681[3]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln40_6_reg_3681[3]_i_5 
       (.I0(shl_ln33_cast_fu_1438_p1[2]),
        .O(\sext_ln40_6_reg_3681[3]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \sext_ln40_6_reg_3681[7]_i_2 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(\sext_ln40_6_reg_3681[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h55555555AAAAAAA9)) 
    \sext_ln40_6_reg_3681[7]_i_3 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(shl_ln33_cast_fu_1438_p1[6]),
        .I2(shl_ln33_cast_fu_1438_p1[4]),
        .I3(\sub_reg_3613[6]_i_2_n_3 ),
        .I4(shl_ln33_cast_fu_1438_p1[5]),
        .I5(shl_ln33_cast_fu_1438_p1[7]),
        .O(\sext_ln40_6_reg_3681[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h55555555AAAAAAA9)) 
    \sext_ln40_6_reg_3681[7]_i_4 
       (.I0(shl_ln33_cast_fu_1438_p1[7]),
        .I1(shl_ln33_cast_fu_1438_p1[5]),
        .I2(shl_ln33_cast_fu_1438_p1[3]),
        .I3(shl_ln33_cast_fu_1438_p1[2]),
        .I4(shl_ln33_cast_fu_1438_p1[4]),
        .I5(shl_ln33_cast_fu_1438_p1[6]),
        .O(\sext_ln40_6_reg_3681[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h5555AAA9)) 
    \sext_ln40_6_reg_3681[7]_i_5 
       (.I0(shl_ln33_cast_fu_1438_p1[6]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[3]),
        .I4(shl_ln33_cast_fu_1438_p1[5]),
        .O(\sext_ln40_6_reg_3681[7]_i_5_n_3 ));
  FDRE \sext_ln40_6_reg_3681_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_6_fu_1550_p1[0]),
        .Q(sext_ln40_6_reg_3681[0]),
        .R(1'b0));
  FDRE \sext_ln40_6_reg_3681_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_6_fu_1550_p1[10]),
        .Q(sext_ln40_6_reg_3681[10]),
        .R(1'b0));
  CARRY4 \sext_ln40_6_reg_3681_reg[10]_i_1 
       (.CI(\sext_ln40_6_reg_3681_reg[7]_i_1_n_3 ),
        .CO({\NLW_sext_ln40_6_reg_3681_reg[10]_i_1_CO_UNCONNECTED [3:2],\sext_ln40_6_reg_3681_reg[10]_i_1_n_5 ,\sext_ln40_6_reg_3681_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sext_ln40_6_reg_3681[10]_i_2_n_3 ,shl_ln33_cast_fu_1438_p1[9]}),
        .O({\NLW_sext_ln40_6_reg_3681_reg[10]_i_1_O_UNCONNECTED [3],sext_ln40_6_fu_1550_p1[10:8]}),
        .S({1'b0,1'b1,\sext_ln40_6_reg_3681[10]_i_3_n_3 ,\sext_ln40_6_reg_3681[10]_i_4_n_3 }));
  FDRE \sext_ln40_6_reg_3681_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_6_fu_1550_p1[1]),
        .Q(sext_ln40_6_reg_3681[1]),
        .R(1'b0));
  FDRE \sext_ln40_6_reg_3681_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_6_fu_1550_p1[2]),
        .Q(sext_ln40_6_reg_3681[2]),
        .R(1'b0));
  FDRE \sext_ln40_6_reg_3681_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_6_fu_1550_p1[3]),
        .Q(sext_ln40_6_reg_3681[3]),
        .R(1'b0));
  CARRY4 \sext_ln40_6_reg_3681_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sext_ln40_6_reg_3681_reg[3]_i_1_n_3 ,\sext_ln40_6_reg_3681_reg[3]_i_1_n_4 ,\sext_ln40_6_reg_3681_reg[3]_i_1_n_5 ,\sext_ln40_6_reg_3681_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({shl_ln33_cast_fu_1438_p1[4:2],1'b0}),
        .O(sext_ln40_6_fu_1550_p1[3:0]),
        .S({\sext_ln40_6_reg_3681[3]_i_2_n_3 ,\sext_ln40_6_reg_3681[3]_i_3_n_3 ,\sext_ln40_6_reg_3681[3]_i_4_n_3 ,\sext_ln40_6_reg_3681[3]_i_5_n_3 }));
  FDRE \sext_ln40_6_reg_3681_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_6_fu_1550_p1[4]),
        .Q(sext_ln40_6_reg_3681[4]),
        .R(1'b0));
  FDRE \sext_ln40_6_reg_3681_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_6_fu_1550_p1[5]),
        .Q(sext_ln40_6_reg_3681[5]),
        .R(1'b0));
  FDRE \sext_ln40_6_reg_3681_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_6_fu_1550_p1[6]),
        .Q(sext_ln40_6_reg_3681[6]),
        .R(1'b0));
  FDRE \sext_ln40_6_reg_3681_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_6_fu_1550_p1[7]),
        .Q(sext_ln40_6_reg_3681[7]),
        .R(1'b0));
  CARRY4 \sext_ln40_6_reg_3681_reg[7]_i_1 
       (.CI(\sext_ln40_6_reg_3681_reg[3]_i_1_n_3 ),
        .CO({\sext_ln40_6_reg_3681_reg[7]_i_1_n_3 ,\sext_ln40_6_reg_3681_reg[7]_i_1_n_4 ,\sext_ln40_6_reg_3681_reg[7]_i_1_n_5 ,\sext_ln40_6_reg_3681_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(shl_ln33_cast_fu_1438_p1[8:5]),
        .O(sext_ln40_6_fu_1550_p1[7:4]),
        .S({\sext_ln40_6_reg_3681[7]_i_2_n_3 ,\sext_ln40_6_reg_3681[7]_i_3_n_3 ,\sext_ln40_6_reg_3681[7]_i_4_n_3 ,\sext_ln40_6_reg_3681[7]_i_5_n_3 }));
  FDRE \sext_ln40_6_reg_3681_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_6_fu_1550_p1[8]),
        .Q(sext_ln40_6_reg_3681[8]),
        .R(1'b0));
  FDRE \sext_ln40_6_reg_3681_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_6_fu_1550_p1[9]),
        .Q(sext_ln40_6_reg_3681[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \sext_ln40_7_reg_3686[11]_i_3 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(\sext_ln40_7_reg_3686[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln40_7_reg_3686[11]_i_4 
       (.I0(sub_ln40_3_fu_1492_p2[9]),
        .I1(\sext_ln40_7_reg_3686_reg[11]_i_2_n_5 ),
        .O(\sext_ln40_7_reg_3686[11]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \sext_ln40_7_reg_3686[11]_i_5 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .I3(sub_ln40_3_fu_1492_p2[9]),
        .O(\sext_ln40_7_reg_3686[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln40_7_reg_3686[11]_i_6 
       (.I0(shl_ln33_cast_fu_1438_p1[9]),
        .O(\sext_ln40_7_reg_3686[11]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln40_7_reg_3686[4]_i_10 
       (.I0(shl_ln33_cast_fu_1438_p1[3]),
        .O(\sext_ln40_7_reg_3686[4]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    \sext_ln40_7_reg_3686[4]_i_3 
       (.I0(sub_ln40_3_fu_1492_p2[4]),
        .I1(shl_ln33_cast_fu_1438_p1[6]),
        .I2(shl_ln33_cast_fu_1438_p1[4]),
        .I3(shl_ln33_cast_fu_1438_p1[2]),
        .I4(shl_ln33_cast_fu_1438_p1[3]),
        .I5(shl_ln33_cast_fu_1438_p1[5]),
        .O(\sext_ln40_7_reg_3686[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h66666669)) 
    \sext_ln40_7_reg_3686[4]_i_4 
       (.I0(sub_ln40_3_fu_1492_p2[3]),
        .I1(shl_ln33_cast_fu_1438_p1[5]),
        .I2(shl_ln33_cast_fu_1438_p1[3]),
        .I3(shl_ln33_cast_fu_1438_p1[2]),
        .I4(shl_ln33_cast_fu_1438_p1[4]),
        .O(\sext_ln40_7_reg_3686[4]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \sext_ln40_7_reg_3686[4]_i_5 
       (.I0(sub_ln40_3_fu_1492_p2[2]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[3]),
        .O(\sext_ln40_7_reg_3686[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln40_7_reg_3686[4]_i_6 
       (.I0(sub_ln40_3_fu_1492_p2[1]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .O(\sext_ln40_7_reg_3686[4]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln40_7_reg_3686[4]_i_7 
       (.I0(shl_ln33_cast_fu_1438_p1[4]),
        .I1(shl_ln33_cast_fu_1438_p1[6]),
        .O(\sext_ln40_7_reg_3686[4]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln40_7_reg_3686[4]_i_8 
       (.I0(shl_ln33_cast_fu_1438_p1[3]),
        .I1(shl_ln33_cast_fu_1438_p1[5]),
        .O(\sext_ln40_7_reg_3686[4]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln40_7_reg_3686[4]_i_9 
       (.I0(shl_ln33_cast_fu_1438_p1[2]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .O(\sext_ln40_7_reg_3686[4]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln40_7_reg_3686[8]_i_10 
       (.I0(shl_ln33_cast_fu_1438_p1[5]),
        .I1(shl_ln33_cast_fu_1438_p1[7]),
        .O(\sext_ln40_7_reg_3686[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sext_ln40_7_reg_3686[8]_i_11 
       (.I0(shl_ln33_cast_fu_1438_p1[7]),
        .I1(shl_ln33_cast_fu_1438_p1[5]),
        .I2(\sub_reg_3613[6]_i_2_n_3 ),
        .I3(shl_ln33_cast_fu_1438_p1[4]),
        .I4(shl_ln33_cast_fu_1438_p1[6]),
        .I5(shl_ln33_cast_fu_1438_p1[8]),
        .O(\sext_ln40_7_reg_3686[8]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sext_ln40_7_reg_3686[8]_i_12 
       (.I0(shl_ln33_cast_fu_1438_p1[6]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[3]),
        .I4(shl_ln33_cast_fu_1438_p1[5]),
        .I5(shl_ln33_cast_fu_1438_p1[7]),
        .O(\sext_ln40_7_reg_3686[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \sext_ln40_7_reg_3686[8]_i_3 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .I3(sub_ln40_3_fu_1492_p2[8]),
        .O(\sext_ln40_7_reg_3686[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \sext_ln40_7_reg_3686[8]_i_4 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .I3(sub_ln40_3_fu_1492_p2[7]),
        .O(\sext_ln40_7_reg_3686[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln40_7_reg_3686[8]_i_5 
       (.I0(sub_ln40_3_fu_1492_p2[6]),
        .I1(\sext_ln40_7_reg_3686[8]_i_11_n_3 ),
        .O(\sext_ln40_7_reg_3686[8]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln40_7_reg_3686[8]_i_6 
       (.I0(sub_ln40_3_fu_1492_p2[5]),
        .I1(\sext_ln40_7_reg_3686[8]_i_12_n_3 ),
        .O(\sext_ln40_7_reg_3686[8]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln40_7_reg_3686[8]_i_7 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .O(\sext_ln40_7_reg_3686[8]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln40_7_reg_3686[8]_i_8 
       (.I0(shl_ln33_cast_fu_1438_p1[7]),
        .I1(shl_ln33_cast_fu_1438_p1[9]),
        .O(\sext_ln40_7_reg_3686[8]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln40_7_reg_3686[8]_i_9 
       (.I0(shl_ln33_cast_fu_1438_p1[6]),
        .I1(shl_ln33_cast_fu_1438_p1[8]),
        .O(\sext_ln40_7_reg_3686[8]_i_9_n_3 ));
  FDRE \sext_ln40_7_reg_3686_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_7_fu_1560_p1[10]),
        .Q(sext_ln40_7_reg_3686[10]),
        .R(1'b0));
  FDRE \sext_ln40_7_reg_3686_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_7_fu_1560_p1[11]),
        .Q(sext_ln40_7_reg_3686[11]),
        .R(1'b0));
  CARRY4 \sext_ln40_7_reg_3686_reg[11]_i_1 
       (.CI(\sext_ln40_7_reg_3686_reg[8]_i_1_n_3 ),
        .CO({\NLW_sext_ln40_7_reg_3686_reg[11]_i_1_CO_UNCONNECTED [3:2],\sext_ln40_7_reg_3686_reg[11]_i_1_n_5 ,\sext_ln40_7_reg_3686_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln40_3_fu_1492_p2[9],\sext_ln40_7_reg_3686[11]_i_3_n_3 }),
        .O({\NLW_sext_ln40_7_reg_3686_reg[11]_i_1_O_UNCONNECTED [3],sext_ln40_7_fu_1560_p1[11:9]}),
        .S({1'b0,1'b1,\sext_ln40_7_reg_3686[11]_i_4_n_3 ,\sext_ln40_7_reg_3686[11]_i_5_n_3 }));
  CARRY4 \sext_ln40_7_reg_3686_reg[11]_i_2 
       (.CI(\sext_ln40_7_reg_3686_reg[8]_i_2_n_3 ),
        .CO({\NLW_sext_ln40_7_reg_3686_reg[11]_i_2_CO_UNCONNECTED [3:2],\sext_ln40_7_reg_3686_reg[11]_i_2_n_5 ,\NLW_sext_ln40_7_reg_3686_reg[11]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,shl_ln33_cast_fu_1438_p1[9]}),
        .O({\NLW_sext_ln40_7_reg_3686_reg[11]_i_2_O_UNCONNECTED [3:1],sub_ln40_3_fu_1492_p2[9]}),
        .S({1'b0,1'b0,1'b1,\sext_ln40_7_reg_3686[11]_i_6_n_3 }));
  FDRE \sext_ln40_7_reg_3686_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_7_fu_1560_p1[1]),
        .Q(sext_ln40_7_reg_3686[1]),
        .R(1'b0));
  FDRE \sext_ln40_7_reg_3686_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_7_fu_1560_p1[2]),
        .Q(sext_ln40_7_reg_3686[2]),
        .R(1'b0));
  FDRE \sext_ln40_7_reg_3686_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_7_fu_1560_p1[3]),
        .Q(sext_ln40_7_reg_3686[3]),
        .R(1'b0));
  FDRE \sext_ln40_7_reg_3686_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_7_fu_1560_p1[4]),
        .Q(sext_ln40_7_reg_3686[4]),
        .R(1'b0));
  CARRY4 \sext_ln40_7_reg_3686_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sext_ln40_7_reg_3686_reg[4]_i_1_n_3 ,\sext_ln40_7_reg_3686_reg[4]_i_1_n_4 ,\sext_ln40_7_reg_3686_reg[4]_i_1_n_5 ,\sext_ln40_7_reg_3686_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_3_fu_1492_p2[4:1]),
        .O(sext_ln40_7_fu_1560_p1[4:1]),
        .S({\sext_ln40_7_reg_3686[4]_i_3_n_3 ,\sext_ln40_7_reg_3686[4]_i_4_n_3 ,\sext_ln40_7_reg_3686[4]_i_5_n_3 ,\sext_ln40_7_reg_3686[4]_i_6_n_3 }));
  CARRY4 \sext_ln40_7_reg_3686_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\sext_ln40_7_reg_3686_reg[4]_i_2_n_3 ,\sext_ln40_7_reg_3686_reg[4]_i_2_n_4 ,\sext_ln40_7_reg_3686_reg[4]_i_2_n_5 ,\sext_ln40_7_reg_3686_reg[4]_i_2_n_6 }),
        .CYINIT(sub14_fu_1404_p2[1]),
        .DI({shl_ln33_cast_fu_1438_p1[4:2],1'b0}),
        .O(sub_ln40_3_fu_1492_p2[4:1]),
        .S({\sext_ln40_7_reg_3686[4]_i_7_n_3 ,\sext_ln40_7_reg_3686[4]_i_8_n_3 ,\sext_ln40_7_reg_3686[4]_i_9_n_3 ,\sext_ln40_7_reg_3686[4]_i_10_n_3 }));
  FDRE \sext_ln40_7_reg_3686_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_7_fu_1560_p1[5]),
        .Q(sext_ln40_7_reg_3686[5]),
        .R(1'b0));
  FDRE \sext_ln40_7_reg_3686_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_7_fu_1560_p1[6]),
        .Q(sext_ln40_7_reg_3686[6]),
        .R(1'b0));
  FDRE \sext_ln40_7_reg_3686_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_7_fu_1560_p1[7]),
        .Q(sext_ln40_7_reg_3686[7]),
        .R(1'b0));
  FDRE \sext_ln40_7_reg_3686_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_7_fu_1560_p1[8]),
        .Q(sext_ln40_7_reg_3686[8]),
        .R(1'b0));
  CARRY4 \sext_ln40_7_reg_3686_reg[8]_i_1 
       (.CI(\sext_ln40_7_reg_3686_reg[4]_i_1_n_3 ),
        .CO({\sext_ln40_7_reg_3686_reg[8]_i_1_n_3 ,\sext_ln40_7_reg_3686_reg[8]_i_1_n_4 ,\sext_ln40_7_reg_3686_reg[8]_i_1_n_5 ,\sext_ln40_7_reg_3686_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_3_fu_1492_p2[8:5]),
        .O(sext_ln40_7_fu_1560_p1[8:5]),
        .S({\sext_ln40_7_reg_3686[8]_i_3_n_3 ,\sext_ln40_7_reg_3686[8]_i_4_n_3 ,\sext_ln40_7_reg_3686[8]_i_5_n_3 ,\sext_ln40_7_reg_3686[8]_i_6_n_3 }));
  CARRY4 \sext_ln40_7_reg_3686_reg[8]_i_2 
       (.CI(\sext_ln40_7_reg_3686_reg[4]_i_2_n_3 ),
        .CO({\sext_ln40_7_reg_3686_reg[8]_i_2_n_3 ,\sext_ln40_7_reg_3686_reg[8]_i_2_n_4 ,\sext_ln40_7_reg_3686_reg[8]_i_2_n_5 ,\sext_ln40_7_reg_3686_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(shl_ln33_cast_fu_1438_p1[8:5]),
        .O(sub_ln40_3_fu_1492_p2[8:5]),
        .S({\sext_ln40_7_reg_3686[8]_i_7_n_3 ,\sext_ln40_7_reg_3686[8]_i_8_n_3 ,\sext_ln40_7_reg_3686[8]_i_9_n_3 ,\sext_ln40_7_reg_3686[8]_i_10_n_3 }));
  FDRE \sext_ln40_7_reg_3686_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln40_7_fu_1560_p1[9]),
        .Q(sext_ln40_7_reg_3686[9]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[0]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[10]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[11]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[12]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[13]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[14]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[15]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[16]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[17]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[18]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[19]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[1]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[20]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[21]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[22]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[23]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[24]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[25]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[26]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[27]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[28]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[29]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[2]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[30]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[31]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[3]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[4]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[5]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[6]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[7]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[8]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_0_loc_2_reg_761_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_reg_4246[9]),
        .Q(shell_top_sa_pe_ba_0_0_loc_2_reg_761[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[0]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[10]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[11]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[12]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[13]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[14]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[15]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[16]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[17]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[18]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[19]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[1]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[20]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[21]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[22]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[23]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[24]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[25]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[26]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[27]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[28]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[29]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[2]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[30]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[31]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[3]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[4]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[5]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[6]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[7]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[8]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_1_loc_2_reg_772_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_1_reg_4251[9]),
        .Q(shell_top_sa_pe_ba_0_1_loc_2_reg_772[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[0]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[10]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[11]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[12]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[13]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[14]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[15]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[16]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[17]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[18]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[19]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[1]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[20]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[21]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[22]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[23]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[24]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[25]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[26]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[27]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[28]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[29]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[2]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[30]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[31]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[3]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[4]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[5]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[6]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[7]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[8]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_2_loc_2_reg_783_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_2_reg_4256[9]),
        .Q(shell_top_sa_pe_ba_0_2_loc_2_reg_783[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_2 
       (.I0(reg_1125[3]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_3 
       (.I0(reg_1125[2]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_4 
       (.I0(reg_1125[1]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_5 
       (.I0(reg_1125[0]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_6 
       (.I0(reg_1125[3]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[3]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_7 
       (.I0(reg_1125[2]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[2]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_8 
       (.I0(reg_1125[1]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[1]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_9 
       (.I0(reg_1125[0]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_2 
       (.I0(reg_1125[15]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_3 
       (.I0(reg_1125[14]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_4 
       (.I0(reg_1125[13]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_5 
       (.I0(reg_1125[12]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_6 
       (.I0(reg_1125[15]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[15]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_7 
       (.I0(reg_1125[14]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[14]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_8 
       (.I0(reg_1125[13]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[13]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_9 
       (.I0(reg_1125[12]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_2 
       (.I0(reg_1125[19]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_3 
       (.I0(reg_1125[18]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_4 
       (.I0(reg_1125[17]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_5 
       (.I0(reg_1125[16]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_6 
       (.I0(reg_1125[19]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[19]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_7 
       (.I0(reg_1125[18]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[18]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_8 
       (.I0(reg_1125[17]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[17]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_9 
       (.I0(reg_1125[16]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_2 
       (.I0(reg_1125[23]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_3 
       (.I0(reg_1125[22]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_4 
       (.I0(reg_1125[21]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_5 
       (.I0(reg_1125[20]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_6 
       (.I0(reg_1125[23]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[23]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_7 
       (.I0(reg_1125[22]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[22]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_8 
       (.I0(reg_1125[21]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[21]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_9 
       (.I0(reg_1125[20]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_2 
       (.I0(reg_1125[27]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_3 
       (.I0(reg_1125[26]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_4 
       (.I0(reg_1125[25]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_5 
       (.I0(reg_1125[24]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_6 
       (.I0(reg_1125[27]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[27]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_7 
       (.I0(reg_1125[26]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[26]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_8 
       (.I0(reg_1125[25]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[25]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_9 
       (.I0(reg_1125[24]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_2 
       (.I0(reg_1125[30]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_3 
       (.I0(reg_1125[29]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_4 
       (.I0(reg_1125[28]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_5 
       (.I0(reg_1125[31]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[31]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_6 
       (.I0(reg_1125[30]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[30]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_7 
       (.I0(reg_1125[29]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[29]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_8 
       (.I0(reg_1125[28]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_2 
       (.I0(reg_1125[7]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_3 
       (.I0(reg_1125[6]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_4 
       (.I0(reg_1125[5]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_5 
       (.I0(reg_1125[4]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_6 
       (.I0(reg_1125[7]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[7]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_7 
       (.I0(reg_1125[6]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[6]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_8 
       (.I0(reg_1125[5]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[5]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_9 
       (.I0(reg_1125[4]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_2 
       (.I0(reg_1125[11]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_3 
       (.I0(reg_1125[10]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_4 
       (.I0(reg_1125[9]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_5 
       (.I0(reg_1125[8]),
        .I1(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_6 
       (.I0(reg_1125[11]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[11]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_7 
       (.I0(reg_1125[10]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[10]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_8 
       (.I0(reg_1125[9]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[9]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h60)) 
    \shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_9 
       (.I0(reg_1125[8]),
        .I1(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]),
        .I2(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_9_n_3 ));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_10 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_4 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_5 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_2_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_3_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_4_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_5_n_3 }),
        .O({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_7 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_8 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_9 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_10 }),
        .S({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_6_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_7_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_8_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[0]_i_9_n_3 }));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_8 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_7 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_10 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_3 ),
        .CO({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_4 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_5 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_2_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_3_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_4_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_5_n_3 }),
        .O({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_7 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_8 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_9 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_10 }),
        .S({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_6_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_7_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_8_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[12]_i_9_n_3 }));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_9 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_8 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_7 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_10 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]_i_1_n_3 ),
        .CO({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_4 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_5 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_2_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_3_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_4_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_5_n_3 }),
        .O({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_7 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_8 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_9 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_10 }),
        .S({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_6_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_7_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_8_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[16]_i_9_n_3 }));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_9 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_8 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_7 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_9 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_10 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]_i_1_n_3 ),
        .CO({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_4 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_5 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_2_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_3_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_4_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_5_n_3 }),
        .O({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_7 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_8 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_9 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_10 }),
        .S({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_6_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_7_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_8_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[20]_i_9_n_3 }));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_9 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_8 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_7 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_10 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]_i_1_n_3 ),
        .CO({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_4 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_5 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_2_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_3_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_4_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_5_n_3 }),
        .O({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_7 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_8 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_9 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_10 }),
        .S({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_6_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_7_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_8_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[24]_i_9_n_3 }));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_9 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_8 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_7 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_10 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]_i_1_n_3 ),
        .CO({\NLW_shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_4 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_5 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_2_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_3_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_4_n_3 }),
        .O({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_7 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_8 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_9 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_10 }),
        .S({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_5_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_6_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_7_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[28]_i_8_n_3 }));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_9 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_8 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_8 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]_i_1_n_7 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_7 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_10 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]_i_1_n_3 ),
        .CO({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_4 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_5 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_2_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_3_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_4_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_5_n_3 }),
        .O({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_7 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_8 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_9 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_10 }),
        .S({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_6_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_7_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_8_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[4]_i_9_n_3 }));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_9 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_8 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_7 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_10 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]_i_1_n_3 ),
        .CO({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_4 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_5 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_2_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_3_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_4_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_5_n_3 }),
        .O({\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_7 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_8 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_9 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_10 }),
        .S({\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_6_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_7_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_8_n_3 ,\shell_top_sa_pe_ba_0_3_loc_2_reg_794[8]_i_9_n_3 }));
  FDRE \shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(\shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]_i_1_n_9 ),
        .Q(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[9]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[0]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[10]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[11]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[12]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[13]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[14]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[15]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[16]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[17]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[18]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[19]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[1]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[20]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[21]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[22]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[23]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[24]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[25]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[26]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[27]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[28]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[29]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[2]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[30]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[31]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[3]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[4]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[5]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[6]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[7]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[8]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_4_reg_4261[9]),
        .Q(shell_top_sa_pe_ba_1_0_loc_2_reg_805[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[0]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[10]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[11]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[12]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[13]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[14]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[15]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[16]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[17]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[18]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[19]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[1]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[20]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[21]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[22]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[23]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[24]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[25]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[26]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[27]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[28]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[29]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[2]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[30]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[31]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[3]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[4]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[5]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[6]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[7]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[8]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_1_loc_2_reg_816_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_5_reg_4266[9]),
        .Q(shell_top_sa_pe_ba_1_1_loc_2_reg_816[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[0]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[10]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[11]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[12]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[13]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[14]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[15]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[16]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[17]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[18]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[19]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[1]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[20]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[21]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[22]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[23]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[24]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[25]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[26]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[27]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[28]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[29]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[2]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[30]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[31]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[3]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[4]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[5]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[6]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[7]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[8]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_2_loc_2_reg_827_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_6_reg_4271[9]),
        .Q(shell_top_sa_pe_ba_1_2_loc_2_reg_827[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[0]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[10]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[11]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[12]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[13]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[14]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[15]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[16]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[17]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[18]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[19]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[1]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[20]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[21]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[22]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[23]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[24]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[25]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[26]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[27]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[28]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[29]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[2]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[30]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[31]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[3]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[4]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[5]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[6]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[7]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[8]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_1_3_loc_2_reg_838_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_7_reg_4276[9]),
        .Q(shell_top_sa_pe_ba_1_3_loc_2_reg_838[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[0]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[10]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[11]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[12]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[13]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[14]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[15]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[16]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[17]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[18]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[19]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[1]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[20]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[21]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[22]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[23]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[24]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[25]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[26]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[27]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[28]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[29]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[2]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[30]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[31]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[3]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[4]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[5]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[6]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[7]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[8]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_0_loc_2_reg_849_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_8_reg_4281[9]),
        .Q(shell_top_sa_pe_ba_2_0_loc_2_reg_849[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[0]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[10]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[11]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[12]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[13]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[14]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[15]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[16]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[17]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[18]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[19]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[1]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[20]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[21]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[22]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[23]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[24]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[25]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[26]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[27]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[28]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[29]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[2]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[30]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[31]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[3]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[4]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[5]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[6]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[7]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[8]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_1_loc_2_reg_860_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_9_reg_4286[9]),
        .Q(shell_top_sa_pe_ba_2_1_loc_2_reg_860[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[0]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[10]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[11]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[12]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[13]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[14]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[15]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[16]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[17]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[18]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[19]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[1]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[20]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[21]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[22]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[23]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[24]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[25]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[26]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[27]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[28]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[29]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[2]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[30]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[31]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[3]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[4]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[5]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[6]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[7]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[8]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_10_reg_4291[9]),
        .Q(shell_top_sa_pe_ba_2_2_loc_2_reg_871[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[0]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[10]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[11]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[12]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[13]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[14]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[15]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[16]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[17]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[18]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[19]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[1]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[20]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[21]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[22]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[23]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[24]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[25]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[26]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[27]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[28]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[29]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[2]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[30]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[31]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[3]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[4]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[5]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[6]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[7]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[8]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_2_3_loc_2_reg_882_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_11_reg_4296[9]),
        .Q(shell_top_sa_pe_ba_2_3_loc_2_reg_882[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[0]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[10]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[11]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[12]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[13]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[14]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[15]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[16]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[17]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[18]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[19]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[1]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[20]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[21]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[22]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[23]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[24]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[25]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[26]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[27]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[28]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[29]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[2]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[30]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[31]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[3]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[4]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[5]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[6]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[7]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[8]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_0_loc_2_reg_893_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_12_reg_4301[9]),
        .Q(shell_top_sa_pe_ba_3_0_loc_2_reg_893[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[0]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[10]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[11]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[12]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[13]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[14]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[15]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[16]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[17]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[18]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[19]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[1]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[20]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[21]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[22]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[23]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[24]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[25]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[26]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[27]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[28]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[29]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[2]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[30]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[31]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[3]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[4]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[5]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[6]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[7]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[8]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_1_loc_2_reg_904_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_13_reg_4306[9]),
        .Q(shell_top_sa_pe_ba_3_1_loc_2_reg_904[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[0]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[0]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[10]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[10]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[11]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[11]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[12]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[12]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[13]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[13]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[14]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[14]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[15]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[15]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[16]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[16]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[17]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[17]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[18]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[18]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[19]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[19]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[1]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[1]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[20]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[20]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[21]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[21]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[22]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[22]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[23]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[23]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[24]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[24]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[25]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[25]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[26]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[26]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[27]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[27]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[28]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[28]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[29]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[29]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[2]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[2]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[30]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[30]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[31]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[31]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[3]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[3]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[4]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[4]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[5]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[5]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[6]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[6]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[7]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[7]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[8]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[8]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_2_loc_2_reg_915_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_14_reg_4311[9]),
        .Q(shell_top_sa_pe_ba_3_2_loc_2_reg_915[9]),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h000000007DFF0000)) 
    \shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(zext_ln68_fu_1936_p1[7]),
        .I2(tmp_1_reg_3671[5]),
        .I3(\ap_CS_fsm[4]_i_3_n_3 ),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state91),
        .O(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DFF0000)) 
    \shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_2 
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(zext_ln68_fu_1936_p1[7]),
        .I2(tmp_1_reg_3671[5]),
        .I3(\ap_CS_fsm[4]_i_3_n_3 ),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state91),
        .O(shell_top_sa_pe_ba_3_3_loc_2_reg_926));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[0]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[0] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[10] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[10]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[10] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[11] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[11]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[11] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[12] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[12]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[12] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[13] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[13]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[13] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[14] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[14]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[14] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[15] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[15]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[15] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[16] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[16]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[16] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[17] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[17]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[17] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[18] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[18]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[18] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[19] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[19]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[19] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[1]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[1] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[20] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[20]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[20] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[21] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[21]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[21] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[22] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[22]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[22] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[23] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[23]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[23] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[24] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[24]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[24] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[25] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[25]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[25] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[26] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[26]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[26] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[27] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[27]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[27] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[28] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[28]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[28] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[29] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[29]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[29] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[2]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[2] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[30] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[30]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[30] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[31] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[31]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[31] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[3]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[3] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[4]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[4] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[5]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[5] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[6]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[6] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[7]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[7] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[8] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[8]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[8] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE \shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg[9] 
       (.C(ap_clk),
        .CE(shell_top_sa_pe_ba_3_3_loc_2_reg_926),
        .D(add_ln18_15_reg_4316[9]),
        .Q(\shell_top_sa_pe_ba_3_3_loc_2_reg_926_reg_n_3_[9] ),
        .R(\shell_top_sa_pe_ba_3_3_loc_2_reg_926[31]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[0]),
        .Q(shell_top_sa_pe_bw_0_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[10]),
        .Q(shell_top_sa_pe_bw_0_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[11]),
        .Q(shell_top_sa_pe_bw_0_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[12]),
        .Q(shell_top_sa_pe_bw_0_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[13]),
        .Q(shell_top_sa_pe_bw_0_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[14]),
        .Q(shell_top_sa_pe_bw_0_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[15]),
        .Q(shell_top_sa_pe_bw_0_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[16]),
        .Q(shell_top_sa_pe_bw_0_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[17]),
        .Q(shell_top_sa_pe_bw_0_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[18]),
        .Q(shell_top_sa_pe_bw_0_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[19]),
        .Q(shell_top_sa_pe_bw_0_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[1]),
        .Q(shell_top_sa_pe_bw_0_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[20]),
        .Q(shell_top_sa_pe_bw_0_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[21]),
        .Q(shell_top_sa_pe_bw_0_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[22]),
        .Q(shell_top_sa_pe_bw_0_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[23]),
        .Q(shell_top_sa_pe_bw_0_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[24]),
        .Q(shell_top_sa_pe_bw_0_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[25]),
        .Q(shell_top_sa_pe_bw_0_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[26]),
        .Q(shell_top_sa_pe_bw_0_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[27]),
        .Q(shell_top_sa_pe_bw_0_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[28]),
        .Q(shell_top_sa_pe_bw_0_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[29]),
        .Q(shell_top_sa_pe_bw_0_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[2]),
        .Q(shell_top_sa_pe_bw_0_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[30]),
        .Q(shell_top_sa_pe_bw_0_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[31]),
        .Q(shell_top_sa_pe_bw_0_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[3]),
        .Q(shell_top_sa_pe_bw_0_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[4]),
        .Q(shell_top_sa_pe_bw_0_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[5]),
        .Q(shell_top_sa_pe_bw_0_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[6]),
        .Q(shell_top_sa_pe_bw_0_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[7]),
        .Q(shell_top_sa_pe_bw_0_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[8]),
        .Q(shell_top_sa_pe_bw_0_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_8_reg_1009[9]),
        .Q(shell_top_sa_pe_bw_0_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[0]),
        .Q(shell_top_sa_pe_bw_0_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[10]),
        .Q(shell_top_sa_pe_bw_0_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[11]),
        .Q(shell_top_sa_pe_bw_0_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[12]),
        .Q(shell_top_sa_pe_bw_0_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[13]),
        .Q(shell_top_sa_pe_bw_0_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[14]),
        .Q(shell_top_sa_pe_bw_0_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[15]),
        .Q(shell_top_sa_pe_bw_0_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[16]),
        .Q(shell_top_sa_pe_bw_0_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[17]),
        .Q(shell_top_sa_pe_bw_0_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[18]),
        .Q(shell_top_sa_pe_bw_0_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[19]),
        .Q(shell_top_sa_pe_bw_0_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[1]),
        .Q(shell_top_sa_pe_bw_0_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[20]),
        .Q(shell_top_sa_pe_bw_0_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[21]),
        .Q(shell_top_sa_pe_bw_0_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[22]),
        .Q(shell_top_sa_pe_bw_0_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[23]),
        .Q(shell_top_sa_pe_bw_0_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[24]),
        .Q(shell_top_sa_pe_bw_0_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[25]),
        .Q(shell_top_sa_pe_bw_0_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[26]),
        .Q(shell_top_sa_pe_bw_0_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[27]),
        .Q(shell_top_sa_pe_bw_0_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[28]),
        .Q(shell_top_sa_pe_bw_0_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[29]),
        .Q(shell_top_sa_pe_bw_0_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[2]),
        .Q(shell_top_sa_pe_bw_0_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[30]),
        .Q(shell_top_sa_pe_bw_0_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[31]),
        .Q(shell_top_sa_pe_bw_0_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[3]),
        .Q(shell_top_sa_pe_bw_0_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[4]),
        .Q(shell_top_sa_pe_bw_0_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[5]),
        .Q(shell_top_sa_pe_bw_0_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[6]),
        .Q(shell_top_sa_pe_bw_0_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[7]),
        .Q(shell_top_sa_pe_bw_0_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[8]),
        .Q(shell_top_sa_pe_bw_0_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_9_reg_1021[9]),
        .Q(shell_top_sa_pe_bw_0_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[0]),
        .Q(shell_top_sa_pe_bw_0_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[10]),
        .Q(shell_top_sa_pe_bw_0_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[11]),
        .Q(shell_top_sa_pe_bw_0_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[12]),
        .Q(shell_top_sa_pe_bw_0_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[13]),
        .Q(shell_top_sa_pe_bw_0_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[14]),
        .Q(shell_top_sa_pe_bw_0_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[15]),
        .Q(shell_top_sa_pe_bw_0_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[16]),
        .Q(shell_top_sa_pe_bw_0_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[1]),
        .Q(shell_top_sa_pe_bw_0_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[2]),
        .Q(shell_top_sa_pe_bw_0_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[3]),
        .Q(shell_top_sa_pe_bw_0_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[4]),
        .Q(shell_top_sa_pe_bw_0_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[5]),
        .Q(shell_top_sa_pe_bw_0_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[6]),
        .Q(shell_top_sa_pe_bw_0_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[7]),
        .Q(shell_top_sa_pe_bw_0_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[8]),
        .Q(shell_top_sa_pe_bw_0_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_b_10_reg_1033[9]),
        .Q(shell_top_sa_pe_bw_0_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[0]),
        .Q(shell_top_sa_pe_bw_0_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[10]),
        .Q(shell_top_sa_pe_bw_0_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[11]),
        .Q(shell_top_sa_pe_bw_0_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[12]),
        .Q(shell_top_sa_pe_bw_0_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[13]),
        .Q(shell_top_sa_pe_bw_0_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[14]),
        .Q(shell_top_sa_pe_bw_0_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[15]),
        .Q(shell_top_sa_pe_bw_0_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[16]),
        .Q(shell_top_sa_pe_bw_0_3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[1]),
        .Q(shell_top_sa_pe_bw_0_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[2]),
        .Q(shell_top_sa_pe_bw_0_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[3]),
        .Q(shell_top_sa_pe_bw_0_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[4]),
        .Q(shell_top_sa_pe_bw_0_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[5]),
        .Q(shell_top_sa_pe_bw_0_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[6]),
        .Q(shell_top_sa_pe_bw_0_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[7]),
        .Q(shell_top_sa_pe_bw_0_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[8]),
        .Q(shell_top_sa_pe_bw_0_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(value_b_11_reg_1045[9]),
        .Q(shell_top_sa_pe_bw_0_3[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[0]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[0]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[10]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[10]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[11]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[11]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[12]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[12]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[13]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[13]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[14]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[14]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[15]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[15]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[16]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[16]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[17]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[17]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[18]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[18]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[19]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[19]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[1]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[1]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[20]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[20]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[21]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[21]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[22]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[22]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[23]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[23]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[24]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[24]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[25]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[25]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[26]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[26]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[27]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[27]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[28]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[28]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[29]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[29]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[2]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[2]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[30]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[30]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[31]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[31]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[3]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[3]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[4]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[4]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[5]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[5]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[6]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[6]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[7]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[7]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[8]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[8]));
  (* srl_bus_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg " *) 
  (* srl_name = "inst/\\shell_top_sa_pe_ri_0_1_load_reg_4077_reg[9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shell_top_sa_pe_ri_0_1_load_reg_4077_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_state88),
        .CLK(ap_clk),
        .D(value_a_8_reg_961[9]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_4077[9]));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[0]),
        .Q(shell_top_sa_pe_ri_0_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[10]),
        .Q(shell_top_sa_pe_ri_0_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[11]),
        .Q(shell_top_sa_pe_ri_0_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[12]),
        .Q(shell_top_sa_pe_ri_0_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[13]),
        .Q(shell_top_sa_pe_ri_0_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[14]),
        .Q(shell_top_sa_pe_ri_0_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[15]),
        .Q(shell_top_sa_pe_ri_0_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[16]),
        .Q(shell_top_sa_pe_ri_0_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[17]),
        .Q(shell_top_sa_pe_ri_0_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[18]),
        .Q(shell_top_sa_pe_ri_0_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[19]),
        .Q(shell_top_sa_pe_ri_0_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[1]),
        .Q(shell_top_sa_pe_ri_0_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[20]),
        .Q(shell_top_sa_pe_ri_0_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[21]),
        .Q(shell_top_sa_pe_ri_0_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[22]),
        .Q(shell_top_sa_pe_ri_0_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[23]),
        .Q(shell_top_sa_pe_ri_0_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[24]),
        .Q(shell_top_sa_pe_ri_0_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[25]),
        .Q(shell_top_sa_pe_ri_0_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[26]),
        .Q(shell_top_sa_pe_ri_0_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[27]),
        .Q(shell_top_sa_pe_ri_0_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[28]),
        .Q(shell_top_sa_pe_ri_0_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[29]),
        .Q(shell_top_sa_pe_ri_0_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[2]),
        .Q(shell_top_sa_pe_ri_0_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[30]),
        .Q(shell_top_sa_pe_ri_0_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[31]),
        .Q(shell_top_sa_pe_ri_0_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[3]),
        .Q(shell_top_sa_pe_ri_0_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[4]),
        .Q(shell_top_sa_pe_ri_0_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[5]),
        .Q(shell_top_sa_pe_ri_0_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[6]),
        .Q(shell_top_sa_pe_ri_0_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[7]),
        .Q(shell_top_sa_pe_ri_0_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[8]),
        .Q(shell_top_sa_pe_ri_0_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(shell_top_sa_pe_ri_0_1_load_reg_4077[9]),
        .Q(shell_top_sa_pe_ri_0_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[0]),
        .Q(shell_top_sa_pe_ri_1_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[10]),
        .Q(shell_top_sa_pe_ri_1_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[11]),
        .Q(shell_top_sa_pe_ri_1_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[12]),
        .Q(shell_top_sa_pe_ri_1_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[13]),
        .Q(shell_top_sa_pe_ri_1_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[14]),
        .Q(shell_top_sa_pe_ri_1_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[15]),
        .Q(shell_top_sa_pe_ri_1_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[16]),
        .Q(shell_top_sa_pe_ri_1_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[17]),
        .Q(shell_top_sa_pe_ri_1_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[18]),
        .Q(shell_top_sa_pe_ri_1_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[19]),
        .Q(shell_top_sa_pe_ri_1_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[1]),
        .Q(shell_top_sa_pe_ri_1_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[20]),
        .Q(shell_top_sa_pe_ri_1_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[21]),
        .Q(shell_top_sa_pe_ri_1_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[22]),
        .Q(shell_top_sa_pe_ri_1_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[23]),
        .Q(shell_top_sa_pe_ri_1_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[24]),
        .Q(shell_top_sa_pe_ri_1_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[25]),
        .Q(shell_top_sa_pe_ri_1_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[26]),
        .Q(shell_top_sa_pe_ri_1_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[27]),
        .Q(shell_top_sa_pe_ri_1_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[28]),
        .Q(shell_top_sa_pe_ri_1_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[29]),
        .Q(shell_top_sa_pe_ri_1_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[2]),
        .Q(shell_top_sa_pe_ri_1_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[30]),
        .Q(shell_top_sa_pe_ri_1_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[31]),
        .Q(shell_top_sa_pe_ri_1_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[3]),
        .Q(shell_top_sa_pe_ri_1_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[4]),
        .Q(shell_top_sa_pe_ri_1_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[5]),
        .Q(shell_top_sa_pe_ri_1_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[6]),
        .Q(shell_top_sa_pe_ri_1_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[7]),
        .Q(shell_top_sa_pe_ri_1_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[8]),
        .Q(shell_top_sa_pe_ri_1_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_9_reg_973[9]),
        .Q(shell_top_sa_pe_ri_1_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[0]),
        .Q(shell_top_sa_pe_ri_2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[10]),
        .Q(shell_top_sa_pe_ri_2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[11]),
        .Q(shell_top_sa_pe_ri_2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[12]),
        .Q(shell_top_sa_pe_ri_2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[13]),
        .Q(shell_top_sa_pe_ri_2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[14]),
        .Q(shell_top_sa_pe_ri_2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[15]),
        .Q(shell_top_sa_pe_ri_2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[16]),
        .Q(shell_top_sa_pe_ri_2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[17]),
        .Q(shell_top_sa_pe_ri_2_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[18]),
        .Q(shell_top_sa_pe_ri_2_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[19]),
        .Q(shell_top_sa_pe_ri_2_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[1]),
        .Q(shell_top_sa_pe_ri_2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[20]),
        .Q(shell_top_sa_pe_ri_2_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[21]),
        .Q(shell_top_sa_pe_ri_2_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[22]),
        .Q(shell_top_sa_pe_ri_2_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[23]),
        .Q(shell_top_sa_pe_ri_2_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[24]),
        .Q(shell_top_sa_pe_ri_2_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[25]),
        .Q(shell_top_sa_pe_ri_2_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[26]),
        .Q(shell_top_sa_pe_ri_2_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[27]),
        .Q(shell_top_sa_pe_ri_2_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[28]),
        .Q(shell_top_sa_pe_ri_2_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[29]),
        .Q(shell_top_sa_pe_ri_2_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[2]),
        .Q(shell_top_sa_pe_ri_2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[30]),
        .Q(shell_top_sa_pe_ri_2_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[31]),
        .Q(shell_top_sa_pe_ri_2_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[3]),
        .Q(shell_top_sa_pe_ri_2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[4]),
        .Q(shell_top_sa_pe_ri_2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[5]),
        .Q(shell_top_sa_pe_ri_2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[6]),
        .Q(shell_top_sa_pe_ri_2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[7]),
        .Q(shell_top_sa_pe_ri_2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[8]),
        .Q(shell_top_sa_pe_ri_2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_10_reg_985[9]),
        .Q(shell_top_sa_pe_ri_2_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[0]),
        .Q(shell_top_sa_pe_ri_3_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[10]),
        .Q(shell_top_sa_pe_ri_3_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[11]),
        .Q(shell_top_sa_pe_ri_3_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[12]),
        .Q(shell_top_sa_pe_ri_3_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[13]),
        .Q(shell_top_sa_pe_ri_3_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[14]),
        .Q(shell_top_sa_pe_ri_3_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[15]),
        .Q(shell_top_sa_pe_ri_3_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[16]),
        .Q(shell_top_sa_pe_ri_3_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[1]),
        .Q(shell_top_sa_pe_ri_3_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[2]),
        .Q(shell_top_sa_pe_ri_3_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[3]),
        .Q(shell_top_sa_pe_ri_3_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[4]),
        .Q(shell_top_sa_pe_ri_3_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[5]),
        .Q(shell_top_sa_pe_ri_3_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[6]),
        .Q(shell_top_sa_pe_ri_3_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[7]),
        .Q(shell_top_sa_pe_ri_3_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[8]),
        .Q(shell_top_sa_pe_ri_3_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(value_a_11_reg_997[9]),
        .Q(shell_top_sa_pe_ri_3_0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub14_reg_3623[2]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[2]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .O(sub14_fu_1404_p2[2]));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub14_reg_3623[6]_i_2 
       (.I0(shl_ln33_cast_fu_1438_p1[6]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[3]),
        .I4(shl_ln33_cast_fu_1438_p1[5]),
        .O(\sub14_reg_3623[6]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub14_reg_3623[6]_i_3 
       (.I0(shl_ln33_cast_fu_1438_p1[5]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[4]),
        .O(\sub14_reg_3623[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h80000001)) 
    \sub14_reg_3623[6]_i_4 
       (.I0(shl_ln33_cast_fu_1438_p1[7]),
        .I1(shl_ln33_cast_fu_1438_p1[5]),
        .I2(\sub_reg_3613[6]_i_2_n_3 ),
        .I3(shl_ln33_cast_fu_1438_p1[4]),
        .I4(shl_ln33_cast_fu_1438_p1[6]),
        .O(\sub14_reg_3623[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h88800001)) 
    \sub14_reg_3623[6]_i_5 
       (.I0(shl_ln33_cast_fu_1438_p1[6]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .I2(shl_ln33_cast_fu_1438_p1[3]),
        .I3(shl_ln33_cast_fu_1438_p1[2]),
        .I4(shl_ln33_cast_fu_1438_p1[5]),
        .O(\sub14_reg_3623[6]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hA801)) 
    \sub14_reg_3623[6]_i_6 
       (.I0(shl_ln33_cast_fu_1438_p1[5]),
        .I1(shl_ln33_cast_fu_1438_p1[2]),
        .I2(shl_ln33_cast_fu_1438_p1[3]),
        .I3(shl_ln33_cast_fu_1438_p1[4]),
        .O(\sub14_reg_3623[6]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \sub14_reg_3623[6]_i_7 
       (.I0(shl_ln33_cast_fu_1438_p1[4]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .O(\sub14_reg_3623[6]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \sub14_reg_3623[9]_i_2 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(\sub14_reg_3623[9]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \sub14_reg_3623[9]_i_3 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(\sub14_reg_3623[9]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \sub14_reg_3623[9]_i_4 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\sub_reg_3613[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(\sub14_reg_3623[9]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h8085)) 
    \sub14_reg_3623[9]_i_5 
       (.I0(shl_ln33_cast_fu_1438_p1[9]),
        .I1(\sub_reg_3613[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[8]),
        .I3(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .O(\sub14_reg_3623[9]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB1)) 
    \sub14_reg_3623[9]_i_6 
       (.I0(shl_ln33_cast_fu_1438_p1[8]),
        .I1(\add13_cast13_reg_3618[8]_i_2_n_3 ),
        .I2(\sub_reg_3613[8]_i_2_n_3 ),
        .O(\sub14_reg_3623[9]_i_6_n_3 ));
  FDRE \sub14_reg_3623_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub14_fu_1404_p2[1]),
        .Q(sub14_reg_3623[1]),
        .R(1'b0));
  FDRE \sub14_reg_3623_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub14_fu_1404_p2[2]),
        .Q(sub14_reg_3623[2]),
        .R(1'b0));
  FDRE \sub14_reg_3623_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub14_fu_1404_p2[3]),
        .Q(sub14_reg_3623[3]),
        .R(1'b0));
  FDRE \sub14_reg_3623_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub14_fu_1404_p2[4]),
        .Q(sub14_reg_3623[4]),
        .R(1'b0));
  FDRE \sub14_reg_3623_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub14_fu_1404_p2[5]),
        .Q(sub14_reg_3623[5]),
        .R(1'b0));
  FDRE \sub14_reg_3623_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub14_fu_1404_p2[6]),
        .Q(sub14_reg_3623[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub14_reg_3623_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\sub14_reg_3623_reg[6]_i_1_n_3 ,\sub14_reg_3623_reg[6]_i_1_n_4 ,\sub14_reg_3623_reg[6]_i_1_n_5 ,\sub14_reg_3623_reg[6]_i_1_n_6 }),
        .CYINIT(add_ln61_reg_3843_reg_i_4_n_3),
        .DI({A[6:5],\sub14_reg_3623[6]_i_2_n_3 ,\sub14_reg_3623[6]_i_3_n_3 }),
        .O(sub14_fu_1404_p2[6:3]),
        .S({\sub14_reg_3623[6]_i_4_n_3 ,\sub14_reg_3623[6]_i_5_n_3 ,\sub14_reg_3623[6]_i_6_n_3 ,\sub14_reg_3623[6]_i_7_n_3 }));
  FDRE \sub14_reg_3623_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub14_fu_1404_p2[7]),
        .Q(sub14_reg_3623[7]),
        .R(1'b0));
  FDRE \sub14_reg_3623_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub14_fu_1404_p2[8]),
        .Q(sub14_reg_3623[8]),
        .R(1'b0));
  FDRE \sub14_reg_3623_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub14_fu_1404_p2[9]),
        .Q(sub14_reg_3623[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub14_reg_3623_reg[9]_i_1 
       (.CI(\sub14_reg_3623_reg[6]_i_1_n_3 ),
        .CO({\NLW_sub14_reg_3623_reg[9]_i_1_CO_UNCONNECTED [3:2],\sub14_reg_3623_reg[9]_i_1_n_5 ,\sub14_reg_3623_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub14_reg_3623[9]_i_2_n_3 ,\sub14_reg_3623[9]_i_3_n_3 }),
        .O({\NLW_sub14_reg_3623_reg[9]_i_1_O_UNCONNECTED [3],sub14_fu_1404_p2[9:7]}),
        .S({1'b0,\sub14_reg_3623[9]_i_4_n_3 ,\sub14_reg_3623[9]_i_5_n_3 ,\sub14_reg_3623[9]_i_6_n_3 }));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_ln68_1_fu_2353_p2
       (.A({sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_1_n_3,sub_ln68_1_fu_2353_p2_i_2_n_3,sub_ln68_1_fu_2353_p2_i_3_n_3,sub_ln68_1_fu_2353_p2_i_4_n_3,sub_ln68_1_fu_2353_p2_i_5_n_3,sub_ln68_1_fu_2353_p2_i_6_n_3,sub_ln68_1_fu_2353_p2_i_7_n_3,sub_ln68_1_fu_2353_p2_i_8_n_3,sub_ln68_1_fu_2353_p2_i_9_n_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_ln68_1_fu_2353_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b0_q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_ln68_1_fu_2353_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_ln68_1_fu_2353_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_ln68_1_fu_2353_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_s_axi_U_n_8),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state55),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_ln68_1_fu_2353_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sub_ln68_1_fu_2353_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_ln68_1_fu_2353_p2_P_UNCONNECTED[47:17],sext_ln68_5_fu_2365_p1}),
        .PATTERNBDETECT(NLW_sub_ln68_1_fu_2353_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_ln68_1_fu_2353_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_ln68_reg_3848_reg_n_109,add_ln68_reg_3848_reg_n_110,add_ln68_reg_3848_reg_n_111,add_ln68_reg_3848_reg_n_112,add_ln68_reg_3848_reg_n_113,add_ln68_reg_3848_reg_n_114,add_ln68_reg_3848_reg_n_115,add_ln68_reg_3848_reg_n_116,add_ln68_reg_3848_reg_n_117,add_ln68_reg_3848_reg_n_118,add_ln68_reg_3848_reg_n_119,add_ln68_reg_3848_reg_n_120,add_ln68_reg_3848_reg_n_121,add_ln68_reg_3848_reg_n_122,add_ln68_reg_3848_reg_n_123,add_ln68_reg_3848_reg_n_124,add_ln68_reg_3848_reg_n_125,add_ln68_reg_3848_reg_n_126,add_ln68_reg_3848_reg_n_127,add_ln68_reg_3848_reg_n_128,add_ln68_reg_3848_reg_n_129,add_ln68_reg_3848_reg_n_130,add_ln68_reg_3848_reg_n_131,add_ln68_reg_3848_reg_n_132,add_ln68_reg_3848_reg_n_133,add_ln68_reg_3848_reg_n_134,add_ln68_reg_3848_reg_n_135,add_ln68_reg_3848_reg_n_136,add_ln68_reg_3848_reg_n_137,add_ln68_reg_3848_reg_n_138,add_ln68_reg_3848_reg_n_139,add_ln68_reg_3848_reg_n_140,add_ln68_reg_3848_reg_n_141,add_ln68_reg_3848_reg_n_142,add_ln68_reg_3848_reg_n_143,add_ln68_reg_3848_reg_n_144,add_ln68_reg_3848_reg_n_145,add_ln68_reg_3848_reg_n_146,add_ln68_reg_3848_reg_n_147,add_ln68_reg_3848_reg_n_148,add_ln68_reg_3848_reg_n_149,add_ln68_reg_3848_reg_n_150,add_ln68_reg_3848_reg_n_151,add_ln68_reg_3848_reg_n_152,add_ln68_reg_3848_reg_n_153,add_ln68_reg_3848_reg_n_154,add_ln68_reg_3848_reg_n_155,add_ln68_reg_3848_reg_n_156}),
        .PCOUT(NLW_sub_ln68_1_fu_2353_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_sub_ln68_1_fu_2353_p2_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h01)) 
    sub_ln68_1_fu_2353_p2_i_1
       (.I0(zext_ln139_1_reg_3871[6]),
        .I1(sub_ln68_1_fu_2353_p2_i_10_n_3),
        .I2(zext_ln139_1_reg_3871[7]),
        .O(sub_ln68_1_fu_2353_p2_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sub_ln68_1_fu_2353_p2_i_10
       (.I0(zext_ln139_1_reg_3871[4]),
        .I1(zext_ln139_1_reg_3871[2]),
        .I2(zext_ln139_1_reg_3871[0]),
        .I3(zext_ln139_1_reg_3871[1]),
        .I4(zext_ln139_1_reg_3871[3]),
        .I5(zext_ln139_1_reg_3871[5]),
        .O(sub_ln68_1_fu_2353_p2_i_10_n_3));
  LUT3 #(
    .INIT(8'hE1)) 
    sub_ln68_1_fu_2353_p2_i_2
       (.I0(zext_ln139_1_reg_3871[6]),
        .I1(sub_ln68_1_fu_2353_p2_i_10_n_3),
        .I2(zext_ln139_1_reg_3871[7]),
        .O(sub_ln68_1_fu_2353_p2_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln68_1_fu_2353_p2_i_3
       (.I0(sub_ln68_1_fu_2353_p2_i_10_n_3),
        .I1(zext_ln139_1_reg_3871[6]),
        .O(sub_ln68_1_fu_2353_p2_i_3_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    sub_ln68_1_fu_2353_p2_i_4
       (.I0(zext_ln139_1_reg_3871[4]),
        .I1(zext_ln139_1_reg_3871[2]),
        .I2(zext_ln139_1_reg_3871[0]),
        .I3(zext_ln139_1_reg_3871[1]),
        .I4(zext_ln139_1_reg_3871[3]),
        .I5(zext_ln139_1_reg_3871[5]),
        .O(sub_ln68_1_fu_2353_p2_i_4_n_3));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    sub_ln68_1_fu_2353_p2_i_5
       (.I0(zext_ln139_1_reg_3871[3]),
        .I1(zext_ln139_1_reg_3871[1]),
        .I2(zext_ln139_1_reg_3871[0]),
        .I3(zext_ln139_1_reg_3871[2]),
        .I4(zext_ln139_1_reg_3871[4]),
        .O(sub_ln68_1_fu_2353_p2_i_5_n_3));
  LUT4 #(
    .INIT(16'hFE01)) 
    sub_ln68_1_fu_2353_p2_i_6
       (.I0(zext_ln139_1_reg_3871[2]),
        .I1(zext_ln139_1_reg_3871[0]),
        .I2(zext_ln139_1_reg_3871[1]),
        .I3(zext_ln139_1_reg_3871[3]),
        .O(sub_ln68_1_fu_2353_p2_i_6_n_3));
  LUT3 #(
    .INIT(8'hE1)) 
    sub_ln68_1_fu_2353_p2_i_7
       (.I0(zext_ln139_1_reg_3871[1]),
        .I1(zext_ln139_1_reg_3871[0]),
        .I2(zext_ln139_1_reg_3871[2]),
        .O(sub_ln68_1_fu_2353_p2_i_7_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln68_1_fu_2353_p2_i_8
       (.I0(zext_ln139_1_reg_3871[1]),
        .I1(zext_ln139_1_reg_3871[0]),
        .O(sub_ln68_1_fu_2353_p2_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_2353_p2_i_9
       (.I0(zext_ln139_1_reg_3871[0]),
        .O(sub_ln68_1_fu_2353_p2_i_9_n_3));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_ln68_2_fu_2408_p2
       (.A({sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_1_n_3,sub_ln68_2_fu_2408_p2_i_2_n_3,sub_ln68_2_fu_2408_p2_i_3_n_3,sub_ln68_2_fu_2408_p2_i_4_n_3,sub_ln68_2_fu_2408_p2_i_5_n_3,sub_ln68_2_fu_2408_p2_i_6_n_3,sub_ln68_2_fu_2408_p2_i_7_n_3,sub_ln68_2_fu_2408_p2_i_8_n_3,zext_ln139_1_reg_3871[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_ln68_2_fu_2408_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b0_q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_ln68_2_fu_2408_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_ln68_2_fu_2408_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_ln68_2_fu_2408_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_s_axi_U_n_8),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state66),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_ln68_2_fu_2408_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sub_ln68_2_fu_2408_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_ln68_2_fu_2408_p2_P_UNCONNECTED[47:17],sext_ln68_6_fu_2420_p1}),
        .PATTERNBDETECT(NLW_sub_ln68_2_fu_2408_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_ln68_2_fu_2408_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_ln68_1_reg_3853_reg_n_109,add_ln68_1_reg_3853_reg_n_110,add_ln68_1_reg_3853_reg_n_111,add_ln68_1_reg_3853_reg_n_112,add_ln68_1_reg_3853_reg_n_113,add_ln68_1_reg_3853_reg_n_114,add_ln68_1_reg_3853_reg_n_115,add_ln68_1_reg_3853_reg_n_116,add_ln68_1_reg_3853_reg_n_117,add_ln68_1_reg_3853_reg_n_118,add_ln68_1_reg_3853_reg_n_119,add_ln68_1_reg_3853_reg_n_120,add_ln68_1_reg_3853_reg_n_121,add_ln68_1_reg_3853_reg_n_122,add_ln68_1_reg_3853_reg_n_123,add_ln68_1_reg_3853_reg_n_124,add_ln68_1_reg_3853_reg_n_125,add_ln68_1_reg_3853_reg_n_126,add_ln68_1_reg_3853_reg_n_127,add_ln68_1_reg_3853_reg_n_128,add_ln68_1_reg_3853_reg_n_129,add_ln68_1_reg_3853_reg_n_130,add_ln68_1_reg_3853_reg_n_131,add_ln68_1_reg_3853_reg_n_132,add_ln68_1_reg_3853_reg_n_133,add_ln68_1_reg_3853_reg_n_134,add_ln68_1_reg_3853_reg_n_135,add_ln68_1_reg_3853_reg_n_136,add_ln68_1_reg_3853_reg_n_137,add_ln68_1_reg_3853_reg_n_138,add_ln68_1_reg_3853_reg_n_139,add_ln68_1_reg_3853_reg_n_140,add_ln68_1_reg_3853_reg_n_141,add_ln68_1_reg_3853_reg_n_142,add_ln68_1_reg_3853_reg_n_143,add_ln68_1_reg_3853_reg_n_144,add_ln68_1_reg_3853_reg_n_145,add_ln68_1_reg_3853_reg_n_146,add_ln68_1_reg_3853_reg_n_147,add_ln68_1_reg_3853_reg_n_148,add_ln68_1_reg_3853_reg_n_149,add_ln68_1_reg_3853_reg_n_150,add_ln68_1_reg_3853_reg_n_151,add_ln68_1_reg_3853_reg_n_152,add_ln68_1_reg_3853_reg_n_153,add_ln68_1_reg_3853_reg_n_154,add_ln68_1_reg_3853_reg_n_155,add_ln68_1_reg_3853_reg_n_156}),
        .PCOUT(NLW_sub_ln68_2_fu_2408_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_sub_ln68_2_fu_2408_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    sub_ln68_2_fu_2408_p2_i_1
       (.I0(sub_ln68_2_fu_2408_p2_i_9_n_3),
        .I1(zext_ln139_1_reg_3871[7]),
        .O(sub_ln68_2_fu_2408_p2_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln68_2_fu_2408_p2_i_2
       (.I0(sub_ln68_2_fu_2408_p2_i_9_n_3),
        .I1(zext_ln139_1_reg_3871[7]),
        .O(sub_ln68_2_fu_2408_p2_i_2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    sub_ln68_2_fu_2408_p2_i_3
       (.I0(zext_ln139_1_reg_3871[5]),
        .I1(zext_ln139_1_reg_3871[3]),
        .I2(zext_ln139_1_reg_3871[1]),
        .I3(zext_ln139_1_reg_3871[2]),
        .I4(zext_ln139_1_reg_3871[4]),
        .I5(zext_ln139_1_reg_3871[6]),
        .O(sub_ln68_2_fu_2408_p2_i_3_n_3));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    sub_ln68_2_fu_2408_p2_i_4
       (.I0(zext_ln139_1_reg_3871[4]),
        .I1(zext_ln139_1_reg_3871[2]),
        .I2(zext_ln139_1_reg_3871[1]),
        .I3(zext_ln139_1_reg_3871[3]),
        .I4(zext_ln139_1_reg_3871[5]),
        .O(sub_ln68_2_fu_2408_p2_i_4_n_3));
  LUT4 #(
    .INIT(16'hFE01)) 
    sub_ln68_2_fu_2408_p2_i_5
       (.I0(zext_ln139_1_reg_3871[3]),
        .I1(zext_ln139_1_reg_3871[1]),
        .I2(zext_ln139_1_reg_3871[2]),
        .I3(zext_ln139_1_reg_3871[4]),
        .O(sub_ln68_2_fu_2408_p2_i_5_n_3));
  LUT3 #(
    .INIT(8'hE1)) 
    sub_ln68_2_fu_2408_p2_i_6
       (.I0(zext_ln139_1_reg_3871[2]),
        .I1(zext_ln139_1_reg_3871[1]),
        .I2(zext_ln139_1_reg_3871[3]),
        .O(sub_ln68_2_fu_2408_p2_i_6_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln68_2_fu_2408_p2_i_7
       (.I0(zext_ln139_1_reg_3871[1]),
        .I1(zext_ln139_1_reg_3871[2]),
        .O(sub_ln68_2_fu_2408_p2_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_2_fu_2408_p2_i_8
       (.I0(zext_ln139_1_reg_3871[1]),
        .O(sub_ln68_2_fu_2408_p2_i_8_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sub_ln68_2_fu_2408_p2_i_9
       (.I0(zext_ln139_1_reg_3871[5]),
        .I1(zext_ln139_1_reg_3871[3]),
        .I2(zext_ln139_1_reg_3871[1]),
        .I3(zext_ln139_1_reg_3871[2]),
        .I4(zext_ln139_1_reg_3871[4]),
        .I5(zext_ln139_1_reg_3871[6]),
        .O(sub_ln68_2_fu_2408_p2_i_9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_reg_3613[2]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[3]),
        .I1(shl_ln33_cast_fu_1438_p1[2]),
        .I2(shl_ln33_cast_fu_1438_p1[4]),
        .O(\sub_reg_3613[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \sub_reg_3613[3]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[2]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .I2(shl_ln33_cast_fu_1438_p1[4]),
        .I3(shl_ln33_cast_fu_1438_p1[5]),
        .O(\sub_reg_3613[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h57FFA800)) 
    \sub_reg_3613[4]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[4]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[5]),
        .I4(shl_ln33_cast_fu_1438_p1[6]),
        .O(\sub_reg_3613[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \sub_reg_3613[5]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[5]),
        .I1(shl_ln33_cast_fu_1438_p1[2]),
        .I2(shl_ln33_cast_fu_1438_p1[3]),
        .I3(shl_ln33_cast_fu_1438_p1[4]),
        .I4(shl_ln33_cast_fu_1438_p1[6]),
        .I5(shl_ln33_cast_fu_1438_p1[7]),
        .O(\sub_reg_3613[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sub_reg_3613[6]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[6]),
        .I1(shl_ln33_cast_fu_1438_p1[4]),
        .I2(\sub_reg_3613[6]_i_2_n_3 ),
        .I3(shl_ln33_cast_fu_1438_p1[5]),
        .I4(shl_ln33_cast_fu_1438_p1[7]),
        .I5(shl_ln33_cast_fu_1438_p1[8]),
        .O(\sub_reg_3613[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sub_reg_3613[6]_i_2 
       (.I0(shl_ln33_cast_fu_1438_p1[2]),
        .I1(shl_ln33_cast_fu_1438_p1[3]),
        .O(\sub_reg_3613[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sub_reg_3613[7]_i_1 
       (.I0(\sub_reg_3613[8]_i_2_n_3 ),
        .I1(shl_ln33_cast_fu_1438_p1[8]),
        .I2(shl_ln33_cast_fu_1438_p1[9]),
        .O(\sub_reg_3613[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sub_reg_3613[8]_i_1 
       (.I0(shl_ln33_cast_fu_1438_p1[9]),
        .I1(\sub_reg_3613[8]_i_2_n_3 ),
        .I2(shl_ln33_cast_fu_1438_p1[8]),
        .O(\sub_reg_3613[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \sub_reg_3613[8]_i_2 
       (.I0(shl_ln33_cast_fu_1438_p1[7]),
        .I1(shl_ln33_cast_fu_1438_p1[5]),
        .I2(shl_ln33_cast_fu_1438_p1[2]),
        .I3(shl_ln33_cast_fu_1438_p1[3]),
        .I4(shl_ln33_cast_fu_1438_p1[4]),
        .I5(shl_ln33_cast_fu_1438_p1[6]),
        .O(\sub_reg_3613[8]_i_2_n_3 ));
  FDRE \sub_reg_3613_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln61_reg_3843_reg_i_4_n_3),
        .Q(sub_reg_3613[1]),
        .R(1'b0));
  FDRE \sub_reg_3613_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_reg_3613[2]_i_1_n_3 ),
        .Q(sub_reg_3613[2]),
        .R(1'b0));
  FDRE \sub_reg_3613_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_reg_3613[3]_i_1_n_3 ),
        .Q(sub_reg_3613[3]),
        .R(1'b0));
  FDRE \sub_reg_3613_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_reg_3613[4]_i_1_n_3 ),
        .Q(sub_reg_3613[4]),
        .R(1'b0));
  FDRE \sub_reg_3613_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_reg_3613[5]_i_1_n_3 ),
        .Q(sub_reg_3613[5]),
        .R(1'b0));
  FDRE \sub_reg_3613_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_reg_3613[6]_i_1_n_3 ),
        .Q(sub_reg_3613[6]),
        .R(1'b0));
  FDRE \sub_reg_3613_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_reg_3613[7]_i_1_n_3 ),
        .Q(sub_reg_3613[7]),
        .R(1'b0));
  FDRE \sub_reg_3613_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_reg_3613[8]_i_1_n_3 ),
        .Q(sub_reg_3613[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00007DFF00000000)) 
    \t_reg_937[7]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(zext_ln68_fu_1936_p1[7]),
        .I2(tmp_1_reg_3671[5]),
        .I3(\ap_CS_fsm[4]_i_3_n_3 ),
        .I4(ap_CS_fsm_state91),
        .I5(ap_CS_fsm_state4),
        .O(phi_mul_reg_949));
  FDRE \t_reg_937_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(k_reg_3866[0]),
        .Q(\t_reg_937_reg_n_3_[0] ),
        .R(phi_mul_reg_949));
  FDRE \t_reg_937_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(k_reg_3866[1]),
        .Q(tmp_12_fu_2154_p4[0]),
        .R(phi_mul_reg_949));
  FDRE \t_reg_937_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(k_reg_3866[2]),
        .Q(tmp_12_fu_2154_p4[1]),
        .R(phi_mul_reg_949));
  FDRE \t_reg_937_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(k_reg_3866[3]),
        .Q(tmp_12_fu_2154_p4[2]),
        .R(phi_mul_reg_949));
  FDRE \t_reg_937_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(k_reg_3866[4]),
        .Q(tmp_12_fu_2154_p4[3]),
        .R(phi_mul_reg_949));
  FDRE \t_reg_937_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(k_reg_3866[5]),
        .Q(tmp_12_fu_2154_p4[4]),
        .R(phi_mul_reg_949));
  FDRE \t_reg_937_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(k_reg_3866[6]),
        .Q(tmp_12_fu_2154_p4[5]),
        .R(phi_mul_reg_949));
  FDRE \t_reg_937_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(k_reg_3866[7]),
        .Q(tmp_12_fu_2154_p4[6]),
        .R(phi_mul_reg_949));
  FDRE \tmp_1_reg_3671_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(zext_ln18_fu_1464_p1[4]),
        .Q(tmp_1_reg_3671[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_3671_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(zext_ln18_fu_1464_p1[5]),
        .Q(tmp_1_reg_3671[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_3671_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(zext_ln18_fu_1464_p1[6]),
        .Q(tmp_1_reg_3671[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_3671_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(zext_ln18_fu_1464_p1[7]),
        .Q(tmp_1_reg_3671[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_3671_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(zext_ln18_fu_1464_p1[8]),
        .Q(tmp_1_reg_3671[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_3671_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(zext_ln18_fu_1464_p1[9]),
        .Q(tmp_1_reg_3671[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_3676_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[0]),
        .Q(tmp_2_reg_3676[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_3676_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[1]),
        .Q(tmp_2_reg_3676[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_3676_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[2]),
        .Q(tmp_2_reg_3676[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_3676_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[3]),
        .Q(tmp_2_reg_3676[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_3676_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[4]),
        .Q(tmp_2_reg_3676[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_3676_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[5]),
        .Q(tmp_2_reg_3676[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[10]_i_10 
       (.I0(zext_ln90_2_fu_2863_p1[6]),
        .I1(sext_ln131_reg_3666[6]),
        .O(\trunc_ln1_reg_4345[10]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[10]_i_3 
       (.I0(add_ln90_6_fu_2928_p2[10]),
        .I1(addr_c0_read_reg_3571[12]),
        .O(\trunc_ln1_reg_4345[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[10]_i_4 
       (.I0(add_ln90_6_fu_2928_p2[9]),
        .I1(addr_c0_read_reg_3571[11]),
        .O(\trunc_ln1_reg_4345[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[10]_i_5 
       (.I0(add_ln90_6_fu_2928_p2[8]),
        .I1(addr_c0_read_reg_3571[10]),
        .O(\trunc_ln1_reg_4345[10]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[10]_i_6 
       (.I0(add_ln90_6_fu_2928_p2[7]),
        .I1(addr_c0_read_reg_3571[9]),
        .O(\trunc_ln1_reg_4345[10]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[10]_i_7 
       (.I0(zext_ln90_2_fu_2863_p1[9]),
        .I1(sext_ln131_reg_3666[9]),
        .O(\trunc_ln1_reg_4345[10]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[10]_i_8 
       (.I0(zext_ln90_2_fu_2863_p1[8]),
        .I1(sext_ln131_reg_3666[8]),
        .O(\trunc_ln1_reg_4345[10]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[10]_i_9 
       (.I0(zext_ln90_2_fu_2863_p1[7]),
        .I1(sext_ln131_reg_3666[7]),
        .O(\trunc_ln1_reg_4345[10]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[14]_i_10 
       (.I0(sext_ln131_reg_3666[10]),
        .I1(zext_ln90_2_fu_2863_p1[11]),
        .O(\trunc_ln1_reg_4345[14]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[14]_i_11 
       (.I0(sext_ln131_reg_3666[10]),
        .I1(zext_ln90_2_fu_2863_p1[10]),
        .O(\trunc_ln1_reg_4345[14]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[14]_i_3 
       (.I0(add_ln90_6_fu_2928_p2[14]),
        .I1(addr_c0_read_reg_3571[16]),
        .O(\trunc_ln1_reg_4345[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[14]_i_4 
       (.I0(add_ln90_6_fu_2928_p2[13]),
        .I1(addr_c0_read_reg_3571[15]),
        .O(\trunc_ln1_reg_4345[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[14]_i_5 
       (.I0(add_ln90_6_fu_2928_p2[12]),
        .I1(addr_c0_read_reg_3571[14]),
        .O(\trunc_ln1_reg_4345[14]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[14]_i_6 
       (.I0(add_ln90_6_fu_2928_p2[11]),
        .I1(addr_c0_read_reg_3571[13]),
        .O(\trunc_ln1_reg_4345[14]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1_reg_4345[14]_i_7 
       (.I0(sext_ln131_reg_3666[10]),
        .O(\trunc_ln1_reg_4345[14]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[14]_i_8 
       (.I0(zext_ln90_2_fu_2863_p1[12]),
        .I1(zext_ln90_2_fu_2863_p1[13]),
        .O(\trunc_ln1_reg_4345[14]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[14]_i_9 
       (.I0(zext_ln90_2_fu_2863_p1[11]),
        .I1(zext_ln90_2_fu_2863_p1[12]),
        .O(\trunc_ln1_reg_4345[14]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[18]_i_10 
       (.I0(zext_ln90_2_fu_2863_p1[13]),
        .I1(zext_ln90_2_fu_2863_p1[14]),
        .O(\trunc_ln1_reg_4345[18]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1_reg_4345[18]_i_2 
       (.I0(addr_c0_read_reg_3571[18]),
        .O(\trunc_ln1_reg_4345[18]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[18]_i_4 
       (.I0(addr_c0_read_reg_3571[19]),
        .I1(addr_c0_read_reg_3571[20]),
        .O(\trunc_ln1_reg_4345[18]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[18]_i_5 
       (.I0(addr_c0_read_reg_3571[18]),
        .I1(addr_c0_read_reg_3571[19]),
        .O(\trunc_ln1_reg_4345[18]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[18]_i_6 
       (.I0(addr_c0_read_reg_3571[18]),
        .I1(add_ln90_6_fu_2928_p2[16]),
        .O(\trunc_ln1_reg_4345[18]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[18]_i_7 
       (.I0(add_ln90_6_fu_2928_p2[15]),
        .I1(addr_c0_read_reg_3571[17]),
        .O(\trunc_ln1_reg_4345[18]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1_reg_4345[18]_i_8 
       (.I0(zext_ln90_2_fu_2863_p1[15]),
        .O(\trunc_ln1_reg_4345[18]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[18]_i_9 
       (.I0(zext_ln90_2_fu_2863_p1[14]),
        .I1(zext_ln90_2_fu_2863_p1[15]),
        .O(\trunc_ln1_reg_4345[18]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[22]_i_2 
       (.I0(addr_c0_read_reg_3571[23]),
        .I1(addr_c0_read_reg_3571[24]),
        .O(\trunc_ln1_reg_4345[22]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[22]_i_3 
       (.I0(addr_c0_read_reg_3571[22]),
        .I1(addr_c0_read_reg_3571[23]),
        .O(\trunc_ln1_reg_4345[22]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[22]_i_4 
       (.I0(addr_c0_read_reg_3571[21]),
        .I1(addr_c0_read_reg_3571[22]),
        .O(\trunc_ln1_reg_4345[22]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[22]_i_5 
       (.I0(addr_c0_read_reg_3571[20]),
        .I1(addr_c0_read_reg_3571[21]),
        .O(\trunc_ln1_reg_4345[22]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[26]_i_2 
       (.I0(addr_c0_read_reg_3571[27]),
        .I1(addr_c0_read_reg_3571[28]),
        .O(\trunc_ln1_reg_4345[26]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[26]_i_3 
       (.I0(addr_c0_read_reg_3571[26]),
        .I1(addr_c0_read_reg_3571[27]),
        .O(\trunc_ln1_reg_4345[26]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[26]_i_4 
       (.I0(addr_c0_read_reg_3571[25]),
        .I1(addr_c0_read_reg_3571[26]),
        .O(\trunc_ln1_reg_4345[26]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[26]_i_5 
       (.I0(addr_c0_read_reg_3571[24]),
        .I1(addr_c0_read_reg_3571[25]),
        .O(\trunc_ln1_reg_4345[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[29]_i_2 
       (.I0(addr_c0_read_reg_3571[30]),
        .I1(addr_c0_read_reg_3571[31]),
        .O(\trunc_ln1_reg_4345[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[29]_i_3 
       (.I0(addr_c0_read_reg_3571[29]),
        .I1(addr_c0_read_reg_3571[30]),
        .O(\trunc_ln1_reg_4345[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_4345[29]_i_4 
       (.I0(addr_c0_read_reg_3571[28]),
        .I1(addr_c0_read_reg_3571[29]),
        .O(\trunc_ln1_reg_4345[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[2]_i_2 
       (.I0(add_ln90_6_fu_2928_p2[2]),
        .I1(addr_c0_read_reg_3571[4]),
        .O(\trunc_ln1_reg_4345[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[2]_i_3 
       (.I0(sext_ln131_reg_3666[1]),
        .I1(addr_c0_read_reg_3571[3]),
        .O(\trunc_ln1_reg_4345[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[2]_i_4 
       (.I0(b0_q_cast36_reg_3600[0]),
        .I1(addr_c0_read_reg_3571[2]),
        .O(\trunc_ln1_reg_4345[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[6]_i_10 
       (.I0(zext_ln90_2_fu_2863_p1[2]),
        .I1(sext_ln131_reg_3666[2]),
        .O(\trunc_ln1_reg_4345[6]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[6]_i_3 
       (.I0(add_ln90_6_fu_2928_p2[6]),
        .I1(addr_c0_read_reg_3571[8]),
        .O(\trunc_ln1_reg_4345[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[6]_i_4 
       (.I0(add_ln90_6_fu_2928_p2[5]),
        .I1(addr_c0_read_reg_3571[7]),
        .O(\trunc_ln1_reg_4345[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[6]_i_5 
       (.I0(add_ln90_6_fu_2928_p2[4]),
        .I1(addr_c0_read_reg_3571[6]),
        .O(\trunc_ln1_reg_4345[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[6]_i_6 
       (.I0(add_ln90_6_fu_2928_p2[3]),
        .I1(addr_c0_read_reg_3571[5]),
        .O(\trunc_ln1_reg_4345[6]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[6]_i_7 
       (.I0(zext_ln90_2_fu_2863_p1[5]),
        .I1(sext_ln131_reg_3666[5]),
        .O(\trunc_ln1_reg_4345[6]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[6]_i_8 
       (.I0(zext_ln90_2_fu_2863_p1[4]),
        .I1(sext_ln131_reg_3666[4]),
        .O(\trunc_ln1_reg_4345[6]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_4345[6]_i_9 
       (.I0(zext_ln90_2_fu_2863_p1[3]),
        .I1(sext_ln131_reg_3666[3]),
        .O(\trunc_ln1_reg_4345[6]_i_9_n_3 ));
  FDRE \trunc_ln1_reg_4345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[2]),
        .Q(trunc_ln1_reg_4345[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[12]),
        .Q(trunc_ln1_reg_4345[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[10]_i_1 
       (.CI(\trunc_ln1_reg_4345_reg[6]_i_1_n_3 ),
        .CO({\trunc_ln1_reg_4345_reg[10]_i_1_n_3 ,\trunc_ln1_reg_4345_reg[10]_i_1_n_4 ,\trunc_ln1_reg_4345_reg[10]_i_1_n_5 ,\trunc_ln1_reg_4345_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln90_6_fu_2928_p2[10:7]),
        .O(add_ln90_7_fu_2945_p2[12:9]),
        .S({\trunc_ln1_reg_4345[10]_i_3_n_3 ,\trunc_ln1_reg_4345[10]_i_4_n_3 ,\trunc_ln1_reg_4345[10]_i_5_n_3 ,\trunc_ln1_reg_4345[10]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[10]_i_2 
       (.CI(\trunc_ln1_reg_4345_reg[6]_i_2_n_3 ),
        .CO({\trunc_ln1_reg_4345_reg[10]_i_2_n_3 ,\trunc_ln1_reg_4345_reg[10]_i_2_n_4 ,\trunc_ln1_reg_4345_reg[10]_i_2_n_5 ,\trunc_ln1_reg_4345_reg[10]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln90_2_fu_2863_p1[9:6]),
        .O(add_ln90_6_fu_2928_p2[9:6]),
        .S({\trunc_ln1_reg_4345[10]_i_7_n_3 ,\trunc_ln1_reg_4345[10]_i_8_n_3 ,\trunc_ln1_reg_4345[10]_i_9_n_3 ,\trunc_ln1_reg_4345[10]_i_10_n_3 }));
  FDRE \trunc_ln1_reg_4345_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[13]),
        .Q(trunc_ln1_reg_4345[11]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[14]),
        .Q(trunc_ln1_reg_4345[12]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[15]),
        .Q(trunc_ln1_reg_4345[13]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[16]),
        .Q(trunc_ln1_reg_4345[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[14]_i_1 
       (.CI(\trunc_ln1_reg_4345_reg[10]_i_1_n_3 ),
        .CO({\trunc_ln1_reg_4345_reg[14]_i_1_n_3 ,\trunc_ln1_reg_4345_reg[14]_i_1_n_4 ,\trunc_ln1_reg_4345_reg[14]_i_1_n_5 ,\trunc_ln1_reg_4345_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln90_6_fu_2928_p2[14:11]),
        .O(add_ln90_7_fu_2945_p2[16:13]),
        .S({\trunc_ln1_reg_4345[14]_i_3_n_3 ,\trunc_ln1_reg_4345[14]_i_4_n_3 ,\trunc_ln1_reg_4345[14]_i_5_n_3 ,\trunc_ln1_reg_4345[14]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[14]_i_2 
       (.CI(\trunc_ln1_reg_4345_reg[10]_i_2_n_3 ),
        .CO({\trunc_ln1_reg_4345_reg[14]_i_2_n_3 ,\trunc_ln1_reg_4345_reg[14]_i_2_n_4 ,\trunc_ln1_reg_4345_reg[14]_i_2_n_5 ,\trunc_ln1_reg_4345_reg[14]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({zext_ln90_2_fu_2863_p1[12:11],\trunc_ln1_reg_4345[14]_i_7_n_3 ,sext_ln131_reg_3666[10]}),
        .O(add_ln90_6_fu_2928_p2[13:10]),
        .S({\trunc_ln1_reg_4345[14]_i_8_n_3 ,\trunc_ln1_reg_4345[14]_i_9_n_3 ,\trunc_ln1_reg_4345[14]_i_10_n_3 ,\trunc_ln1_reg_4345[14]_i_11_n_3 }));
  FDRE \trunc_ln1_reg_4345_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[17]),
        .Q(trunc_ln1_reg_4345[15]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[18]),
        .Q(trunc_ln1_reg_4345[16]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[19]),
        .Q(trunc_ln1_reg_4345[17]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[20]),
        .Q(trunc_ln1_reg_4345[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[18]_i_1 
       (.CI(\trunc_ln1_reg_4345_reg[14]_i_1_n_3 ),
        .CO({\trunc_ln1_reg_4345_reg[18]_i_1_n_3 ,\trunc_ln1_reg_4345_reg[18]_i_1_n_4 ,\trunc_ln1_reg_4345_reg[18]_i_1_n_5 ,\trunc_ln1_reg_4345_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({addr_c0_read_reg_3571[19:18],\trunc_ln1_reg_4345[18]_i_2_n_3 ,add_ln90_6_fu_2928_p2[15]}),
        .O(add_ln90_7_fu_2945_p2[20:17]),
        .S({\trunc_ln1_reg_4345[18]_i_4_n_3 ,\trunc_ln1_reg_4345[18]_i_5_n_3 ,\trunc_ln1_reg_4345[18]_i_6_n_3 ,\trunc_ln1_reg_4345[18]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[18]_i_3 
       (.CI(\trunc_ln1_reg_4345_reg[14]_i_2_n_3 ),
        .CO({\NLW_trunc_ln1_reg_4345_reg[18]_i_3_CO_UNCONNECTED [3:2],\trunc_ln1_reg_4345_reg[18]_i_3_n_5 ,\trunc_ln1_reg_4345_reg[18]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln90_2_fu_2863_p1[14:13]}),
        .O({\NLW_trunc_ln1_reg_4345_reg[18]_i_3_O_UNCONNECTED [3],add_ln90_6_fu_2928_p2[16:14]}),
        .S({1'b0,\trunc_ln1_reg_4345[18]_i_8_n_3 ,\trunc_ln1_reg_4345[18]_i_9_n_3 ,\trunc_ln1_reg_4345[18]_i_10_n_3 }));
  FDRE \trunc_ln1_reg_4345_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[21]),
        .Q(trunc_ln1_reg_4345[19]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[3]),
        .Q(trunc_ln1_reg_4345[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[22]),
        .Q(trunc_ln1_reg_4345[20]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[23]),
        .Q(trunc_ln1_reg_4345[21]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[24]),
        .Q(trunc_ln1_reg_4345[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[22]_i_1 
       (.CI(\trunc_ln1_reg_4345_reg[18]_i_1_n_3 ),
        .CO({\trunc_ln1_reg_4345_reg[22]_i_1_n_3 ,\trunc_ln1_reg_4345_reg[22]_i_1_n_4 ,\trunc_ln1_reg_4345_reg[22]_i_1_n_5 ,\trunc_ln1_reg_4345_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_c0_read_reg_3571[23:20]),
        .O(add_ln90_7_fu_2945_p2[24:21]),
        .S({\trunc_ln1_reg_4345[22]_i_2_n_3 ,\trunc_ln1_reg_4345[22]_i_3_n_3 ,\trunc_ln1_reg_4345[22]_i_4_n_3 ,\trunc_ln1_reg_4345[22]_i_5_n_3 }));
  FDRE \trunc_ln1_reg_4345_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[25]),
        .Q(trunc_ln1_reg_4345[23]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[26]),
        .Q(trunc_ln1_reg_4345[24]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[27]),
        .Q(trunc_ln1_reg_4345[25]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[28]),
        .Q(trunc_ln1_reg_4345[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[26]_i_1 
       (.CI(\trunc_ln1_reg_4345_reg[22]_i_1_n_3 ),
        .CO({\trunc_ln1_reg_4345_reg[26]_i_1_n_3 ,\trunc_ln1_reg_4345_reg[26]_i_1_n_4 ,\trunc_ln1_reg_4345_reg[26]_i_1_n_5 ,\trunc_ln1_reg_4345_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_c0_read_reg_3571[27:24]),
        .O(add_ln90_7_fu_2945_p2[28:25]),
        .S({\trunc_ln1_reg_4345[26]_i_2_n_3 ,\trunc_ln1_reg_4345[26]_i_3_n_3 ,\trunc_ln1_reg_4345[26]_i_4_n_3 ,\trunc_ln1_reg_4345[26]_i_5_n_3 }));
  FDRE \trunc_ln1_reg_4345_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[29]),
        .Q(trunc_ln1_reg_4345[27]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[30]),
        .Q(trunc_ln1_reg_4345[28]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[31]),
        .Q(trunc_ln1_reg_4345[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[29]_i_1 
       (.CI(\trunc_ln1_reg_4345_reg[26]_i_1_n_3 ),
        .CO({\NLW_trunc_ln1_reg_4345_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln1_reg_4345_reg[29]_i_1_n_5 ,\trunc_ln1_reg_4345_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_c0_read_reg_3571[29:28]}),
        .O({\NLW_trunc_ln1_reg_4345_reg[29]_i_1_O_UNCONNECTED [3],add_ln90_7_fu_2945_p2[31:29]}),
        .S({1'b0,\trunc_ln1_reg_4345[29]_i_2_n_3 ,\trunc_ln1_reg_4345[29]_i_3_n_3 ,\trunc_ln1_reg_4345[29]_i_4_n_3 }));
  FDRE \trunc_ln1_reg_4345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[4]),
        .Q(trunc_ln1_reg_4345[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_4345_reg[2]_i_1_n_3 ,\trunc_ln1_reg_4345_reg[2]_i_1_n_4 ,\trunc_ln1_reg_4345_reg[2]_i_1_n_5 ,\trunc_ln1_reg_4345_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln90_6_fu_2928_p2[2],sext_ln131_reg_3666[1],b0_q_cast36_reg_3600[0],1'b0}),
        .O({add_ln90_7_fu_2945_p2[4:2],\NLW_trunc_ln1_reg_4345_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln1_reg_4345[2]_i_2_n_3 ,\trunc_ln1_reg_4345[2]_i_3_n_3 ,\trunc_ln1_reg_4345[2]_i_4_n_3 ,addr_c0_read_reg_3571[1]}));
  FDRE \trunc_ln1_reg_4345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[5]),
        .Q(trunc_ln1_reg_4345[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[6]),
        .Q(trunc_ln1_reg_4345[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[7]),
        .Q(trunc_ln1_reg_4345[5]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[8]),
        .Q(trunc_ln1_reg_4345[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[6]_i_1 
       (.CI(\trunc_ln1_reg_4345_reg[2]_i_1_n_3 ),
        .CO({\trunc_ln1_reg_4345_reg[6]_i_1_n_3 ,\trunc_ln1_reg_4345_reg[6]_i_1_n_4 ,\trunc_ln1_reg_4345_reg[6]_i_1_n_5 ,\trunc_ln1_reg_4345_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln90_6_fu_2928_p2[6:3]),
        .O(add_ln90_7_fu_2945_p2[8:5]),
        .S({\trunc_ln1_reg_4345[6]_i_3_n_3 ,\trunc_ln1_reg_4345[6]_i_4_n_3 ,\trunc_ln1_reg_4345[6]_i_5_n_3 ,\trunc_ln1_reg_4345[6]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_4345_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_4345_reg[6]_i_2_n_3 ,\trunc_ln1_reg_4345_reg[6]_i_2_n_4 ,\trunc_ln1_reg_4345_reg[6]_i_2_n_5 ,\trunc_ln1_reg_4345_reg[6]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln90_2_fu_2863_p1[5:2]),
        .O(add_ln90_6_fu_2928_p2[5:2]),
        .S({\trunc_ln1_reg_4345[6]_i_7_n_3 ,\trunc_ln1_reg_4345[6]_i_8_n_3 ,\trunc_ln1_reg_4345[6]_i_9_n_3 ,\trunc_ln1_reg_4345[6]_i_10_n_3 }));
  FDRE \trunc_ln1_reg_4345_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[9]),
        .Q(trunc_ln1_reg_4345[7]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[10]),
        .Q(trunc_ln1_reg_4345[8]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_4345_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(add_ln90_7_fu_2945_p2[11]),
        .Q(trunc_ln1_reg_4345[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[10]_i_10 
       (.I0(add_ln40_1_reg_3714[4]),
        .I1(tmp_12_fu_2154_p4[3]),
        .O(\trunc_ln2_reg_3885[10]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[10]_i_3 
       (.I0(sub_ln40_fu_2019_p2[10]),
        .I1(addr_a0_read_reg_3587[12]),
        .O(\trunc_ln2_reg_3885[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[10]_i_4 
       (.I0(sub_ln40_fu_2019_p2[9]),
        .I1(addr_a0_read_reg_3587[11]),
        .O(\trunc_ln2_reg_3885[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[10]_i_5 
       (.I0(sub_ln40_fu_2019_p2[8]),
        .I1(addr_a0_read_reg_3587[10]),
        .O(\trunc_ln2_reg_3885[10]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[10]_i_6 
       (.I0(sub_ln40_fu_2019_p2[7]),
        .I1(addr_a0_read_reg_3587[9]),
        .O(\trunc_ln2_reg_3885[10]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[10]_i_7 
       (.I0(add_ln40_1_reg_3714[7]),
        .I1(tmp_12_fu_2154_p4[6]),
        .O(\trunc_ln2_reg_3885[10]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[10]_i_8 
       (.I0(add_ln40_1_reg_3714[6]),
        .I1(tmp_12_fu_2154_p4[5]),
        .O(\trunc_ln2_reg_3885[10]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[10]_i_9 
       (.I0(add_ln40_1_reg_3714[5]),
        .I1(tmp_12_fu_2154_p4[4]),
        .O(\trunc_ln2_reg_3885[10]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3885[14]_i_10 
       (.I0(add_ln40_1_reg_3714[8]),
        .O(\trunc_ln2_reg_3885[14]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[14]_i_3 
       (.I0(sub_ln40_fu_2019_p2[14]),
        .I1(addr_a0_read_reg_3587[16]),
        .O(\trunc_ln2_reg_3885[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[14]_i_4 
       (.I0(sub_ln40_fu_2019_p2[13]),
        .I1(addr_a0_read_reg_3587[15]),
        .O(\trunc_ln2_reg_3885[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[14]_i_5 
       (.I0(sub_ln40_fu_2019_p2[12]),
        .I1(addr_a0_read_reg_3587[14]),
        .O(\trunc_ln2_reg_3885[14]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[14]_i_6 
       (.I0(sub_ln40_fu_2019_p2[11]),
        .I1(addr_a0_read_reg_3587[13]),
        .O(\trunc_ln2_reg_3885[14]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3885[14]_i_7 
       (.I0(add_ln40_1_reg_3714[11]),
        .O(\trunc_ln2_reg_3885[14]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3885[14]_i_8 
       (.I0(add_ln40_1_reg_3714[10]),
        .O(\trunc_ln2_reg_3885[14]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3885[14]_i_9 
       (.I0(add_ln40_1_reg_3714[9]),
        .O(\trunc_ln2_reg_3885[14]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3885[18]_i_10 
       (.I0(add_ln40_1_reg_3714[13]),
        .O(\trunc_ln2_reg_3885[18]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3885[18]_i_11 
       (.I0(add_ln40_1_reg_3714[12]),
        .O(\trunc_ln2_reg_3885[18]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3885[18]_i_13 
       (.I0(add_ln40_1_reg_3714[16]),
        .O(\trunc_ln2_reg_3885[18]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3885[18]_i_2 
       (.I0(addr_a0_read_reg_3587[18]),
        .O(\trunc_ln2_reg_3885[18]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[18]_i_4 
       (.I0(addr_a0_read_reg_3587[19]),
        .I1(addr_a0_read_reg_3587[20]),
        .O(\trunc_ln2_reg_3885[18]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[18]_i_5 
       (.I0(addr_a0_read_reg_3587[18]),
        .I1(addr_a0_read_reg_3587[19]),
        .O(\trunc_ln2_reg_3885[18]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[18]_i_6 
       (.I0(addr_a0_read_reg_3587[18]),
        .I1(sub_ln40_fu_2019_p2[16]),
        .O(\trunc_ln2_reg_3885[18]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[18]_i_7 
       (.I0(sub_ln40_fu_2019_p2[15]),
        .I1(addr_a0_read_reg_3587[17]),
        .O(\trunc_ln2_reg_3885[18]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3885[18]_i_8 
       (.I0(add_ln40_1_reg_3714[15]),
        .O(\trunc_ln2_reg_3885[18]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3885[18]_i_9 
       (.I0(add_ln40_1_reg_3714[14]),
        .O(\trunc_ln2_reg_3885[18]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[22]_i_2 
       (.I0(addr_a0_read_reg_3587[23]),
        .I1(addr_a0_read_reg_3587[24]),
        .O(\trunc_ln2_reg_3885[22]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[22]_i_3 
       (.I0(addr_a0_read_reg_3587[22]),
        .I1(addr_a0_read_reg_3587[23]),
        .O(\trunc_ln2_reg_3885[22]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[22]_i_4 
       (.I0(addr_a0_read_reg_3587[21]),
        .I1(addr_a0_read_reg_3587[22]),
        .O(\trunc_ln2_reg_3885[22]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[22]_i_5 
       (.I0(addr_a0_read_reg_3587[20]),
        .I1(addr_a0_read_reg_3587[21]),
        .O(\trunc_ln2_reg_3885[22]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[26]_i_2 
       (.I0(addr_a0_read_reg_3587[27]),
        .I1(addr_a0_read_reg_3587[28]),
        .O(\trunc_ln2_reg_3885[26]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[26]_i_3 
       (.I0(addr_a0_read_reg_3587[26]),
        .I1(addr_a0_read_reg_3587[27]),
        .O(\trunc_ln2_reg_3885[26]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[26]_i_4 
       (.I0(addr_a0_read_reg_3587[25]),
        .I1(addr_a0_read_reg_3587[26]),
        .O(\trunc_ln2_reg_3885[26]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[26]_i_5 
       (.I0(addr_a0_read_reg_3587[24]),
        .I1(addr_a0_read_reg_3587[25]),
        .O(\trunc_ln2_reg_3885[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[29]_i_2 
       (.I0(addr_a0_read_reg_3587[30]),
        .I1(addr_a0_read_reg_3587[31]),
        .O(\trunc_ln2_reg_3885[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[29]_i_3 
       (.I0(addr_a0_read_reg_3587[29]),
        .I1(addr_a0_read_reg_3587[30]),
        .O(\trunc_ln2_reg_3885[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[29]_i_4 
       (.I0(addr_a0_read_reg_3587[28]),
        .I1(addr_a0_read_reg_3587[29]),
        .O(\trunc_ln2_reg_3885[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[2]_i_2 
       (.I0(sub_ln40_fu_2019_p2[2]),
        .I1(addr_a0_read_reg_3587[4]),
        .O(\trunc_ln2_reg_3885[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[2]_i_3 
       (.I0(sub_ln40_fu_2019_p2[1]),
        .I1(addr_a0_read_reg_3587[3]),
        .O(\trunc_ln2_reg_3885[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[2]_i_4 
       (.I0(sub_ln40_fu_2019_p2[0]),
        .I1(addr_a0_read_reg_3587[2]),
        .O(\trunc_ln2_reg_3885[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[6]_i_10 
       (.I0(add_ln40_1_reg_3714[0]),
        .I1(\t_reg_937_reg_n_3_[0] ),
        .O(\trunc_ln2_reg_3885[6]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[6]_i_3 
       (.I0(sub_ln40_fu_2019_p2[6]),
        .I1(addr_a0_read_reg_3587[8]),
        .O(\trunc_ln2_reg_3885[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[6]_i_4 
       (.I0(sub_ln40_fu_2019_p2[5]),
        .I1(addr_a0_read_reg_3587[7]),
        .O(\trunc_ln2_reg_3885[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[6]_i_5 
       (.I0(sub_ln40_fu_2019_p2[4]),
        .I1(addr_a0_read_reg_3587[6]),
        .O(\trunc_ln2_reg_3885[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3885[6]_i_6 
       (.I0(sub_ln40_fu_2019_p2[3]),
        .I1(addr_a0_read_reg_3587[5]),
        .O(\trunc_ln2_reg_3885[6]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[6]_i_7 
       (.I0(add_ln40_1_reg_3714[3]),
        .I1(tmp_12_fu_2154_p4[2]),
        .O(\trunc_ln2_reg_3885[6]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[6]_i_8 
       (.I0(add_ln40_1_reg_3714[2]),
        .I1(tmp_12_fu_2154_p4[1]),
        .O(\trunc_ln2_reg_3885[6]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3885[6]_i_9 
       (.I0(add_ln40_1_reg_3714[1]),
        .I1(tmp_12_fu_2154_p4[0]),
        .O(\trunc_ln2_reg_3885[6]_i_9_n_3 ));
  FDRE \trunc_ln2_reg_3885_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[2]),
        .Q(trunc_ln2_reg_3885[0]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[12]),
        .Q(trunc_ln2_reg_3885[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[10]_i_1 
       (.CI(\trunc_ln2_reg_3885_reg[6]_i_1_n_3 ),
        .CO({\trunc_ln2_reg_3885_reg[10]_i_1_n_3 ,\trunc_ln2_reg_3885_reg[10]_i_1_n_4 ,\trunc_ln2_reg_3885_reg[10]_i_1_n_5 ,\trunc_ln2_reg_3885_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_fu_2019_p2[10:7]),
        .O(add_ln40_2_fu_2036_p2[12:9]),
        .S({\trunc_ln2_reg_3885[10]_i_3_n_3 ,\trunc_ln2_reg_3885[10]_i_4_n_3 ,\trunc_ln2_reg_3885[10]_i_5_n_3 ,\trunc_ln2_reg_3885[10]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[10]_i_2 
       (.CI(\trunc_ln2_reg_3885_reg[6]_i_2_n_3 ),
        .CO({\trunc_ln2_reg_3885_reg[10]_i_2_n_3 ,\trunc_ln2_reg_3885_reg[10]_i_2_n_4 ,\trunc_ln2_reg_3885_reg[10]_i_2_n_5 ,\trunc_ln2_reg_3885_reg[10]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln40_1_reg_3714[7:4]),
        .O(sub_ln40_fu_2019_p2[7:4]),
        .S({\trunc_ln2_reg_3885[10]_i_7_n_3 ,\trunc_ln2_reg_3885[10]_i_8_n_3 ,\trunc_ln2_reg_3885[10]_i_9_n_3 ,\trunc_ln2_reg_3885[10]_i_10_n_3 }));
  FDRE \trunc_ln2_reg_3885_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[13]),
        .Q(trunc_ln2_reg_3885[11]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[14]),
        .Q(trunc_ln2_reg_3885[12]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[15]),
        .Q(trunc_ln2_reg_3885[13]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[16]),
        .Q(trunc_ln2_reg_3885[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[14]_i_1 
       (.CI(\trunc_ln2_reg_3885_reg[10]_i_1_n_3 ),
        .CO({\trunc_ln2_reg_3885_reg[14]_i_1_n_3 ,\trunc_ln2_reg_3885_reg[14]_i_1_n_4 ,\trunc_ln2_reg_3885_reg[14]_i_1_n_5 ,\trunc_ln2_reg_3885_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_fu_2019_p2[14:11]),
        .O(add_ln40_2_fu_2036_p2[16:13]),
        .S({\trunc_ln2_reg_3885[14]_i_3_n_3 ,\trunc_ln2_reg_3885[14]_i_4_n_3 ,\trunc_ln2_reg_3885[14]_i_5_n_3 ,\trunc_ln2_reg_3885[14]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[14]_i_2 
       (.CI(\trunc_ln2_reg_3885_reg[10]_i_2_n_3 ),
        .CO({\trunc_ln2_reg_3885_reg[14]_i_2_n_3 ,\trunc_ln2_reg_3885_reg[14]_i_2_n_4 ,\trunc_ln2_reg_3885_reg[14]_i_2_n_5 ,\trunc_ln2_reg_3885_reg[14]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln40_1_reg_3714[11:8]),
        .O(sub_ln40_fu_2019_p2[11:8]),
        .S({\trunc_ln2_reg_3885[14]_i_7_n_3 ,\trunc_ln2_reg_3885[14]_i_8_n_3 ,\trunc_ln2_reg_3885[14]_i_9_n_3 ,\trunc_ln2_reg_3885[14]_i_10_n_3 }));
  FDRE \trunc_ln2_reg_3885_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[17]),
        .Q(trunc_ln2_reg_3885[15]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[18]),
        .Q(trunc_ln2_reg_3885[16]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[19]),
        .Q(trunc_ln2_reg_3885[17]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[20]),
        .Q(trunc_ln2_reg_3885[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[18]_i_1 
       (.CI(\trunc_ln2_reg_3885_reg[14]_i_1_n_3 ),
        .CO({\trunc_ln2_reg_3885_reg[18]_i_1_n_3 ,\trunc_ln2_reg_3885_reg[18]_i_1_n_4 ,\trunc_ln2_reg_3885_reg[18]_i_1_n_5 ,\trunc_ln2_reg_3885_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({addr_a0_read_reg_3587[19:18],\trunc_ln2_reg_3885[18]_i_2_n_3 ,sub_ln40_fu_2019_p2[15]}),
        .O(add_ln40_2_fu_2036_p2[20:17]),
        .S({\trunc_ln2_reg_3885[18]_i_4_n_3 ,\trunc_ln2_reg_3885[18]_i_5_n_3 ,\trunc_ln2_reg_3885[18]_i_6_n_3 ,\trunc_ln2_reg_3885[18]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[18]_i_12 
       (.CI(\trunc_ln2_reg_3885_reg[18]_i_3_n_3 ),
        .CO(\NLW_trunc_ln2_reg_3885_reg[18]_i_12_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln2_reg_3885_reg[18]_i_12_O_UNCONNECTED [3:1],sub_ln40_fu_2019_p2[16]}),
        .S({1'b0,1'b0,1'b0,\trunc_ln2_reg_3885[18]_i_13_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[18]_i_3 
       (.CI(\trunc_ln2_reg_3885_reg[14]_i_2_n_3 ),
        .CO({\trunc_ln2_reg_3885_reg[18]_i_3_n_3 ,\trunc_ln2_reg_3885_reg[18]_i_3_n_4 ,\trunc_ln2_reg_3885_reg[18]_i_3_n_5 ,\trunc_ln2_reg_3885_reg[18]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln40_1_reg_3714[15:12]),
        .O(sub_ln40_fu_2019_p2[15:12]),
        .S({\trunc_ln2_reg_3885[18]_i_8_n_3 ,\trunc_ln2_reg_3885[18]_i_9_n_3 ,\trunc_ln2_reg_3885[18]_i_10_n_3 ,\trunc_ln2_reg_3885[18]_i_11_n_3 }));
  FDRE \trunc_ln2_reg_3885_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[21]),
        .Q(trunc_ln2_reg_3885[19]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[3]),
        .Q(trunc_ln2_reg_3885[1]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[22]),
        .Q(trunc_ln2_reg_3885[20]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[23]),
        .Q(trunc_ln2_reg_3885[21]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[24]),
        .Q(trunc_ln2_reg_3885[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[22]_i_1 
       (.CI(\trunc_ln2_reg_3885_reg[18]_i_1_n_3 ),
        .CO({\trunc_ln2_reg_3885_reg[22]_i_1_n_3 ,\trunc_ln2_reg_3885_reg[22]_i_1_n_4 ,\trunc_ln2_reg_3885_reg[22]_i_1_n_5 ,\trunc_ln2_reg_3885_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_a0_read_reg_3587[23:20]),
        .O(add_ln40_2_fu_2036_p2[24:21]),
        .S({\trunc_ln2_reg_3885[22]_i_2_n_3 ,\trunc_ln2_reg_3885[22]_i_3_n_3 ,\trunc_ln2_reg_3885[22]_i_4_n_3 ,\trunc_ln2_reg_3885[22]_i_5_n_3 }));
  FDRE \trunc_ln2_reg_3885_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[25]),
        .Q(trunc_ln2_reg_3885[23]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[26]),
        .Q(trunc_ln2_reg_3885[24]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[27]),
        .Q(trunc_ln2_reg_3885[25]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[28]),
        .Q(trunc_ln2_reg_3885[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[26]_i_1 
       (.CI(\trunc_ln2_reg_3885_reg[22]_i_1_n_3 ),
        .CO({\trunc_ln2_reg_3885_reg[26]_i_1_n_3 ,\trunc_ln2_reg_3885_reg[26]_i_1_n_4 ,\trunc_ln2_reg_3885_reg[26]_i_1_n_5 ,\trunc_ln2_reg_3885_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_a0_read_reg_3587[27:24]),
        .O(add_ln40_2_fu_2036_p2[28:25]),
        .S({\trunc_ln2_reg_3885[26]_i_2_n_3 ,\trunc_ln2_reg_3885[26]_i_3_n_3 ,\trunc_ln2_reg_3885[26]_i_4_n_3 ,\trunc_ln2_reg_3885[26]_i_5_n_3 }));
  FDRE \trunc_ln2_reg_3885_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[29]),
        .Q(trunc_ln2_reg_3885[27]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[30]),
        .Q(trunc_ln2_reg_3885[28]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[31]),
        .Q(trunc_ln2_reg_3885[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[29]_i_1 
       (.CI(\trunc_ln2_reg_3885_reg[26]_i_1_n_3 ),
        .CO({\NLW_trunc_ln2_reg_3885_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln2_reg_3885_reg[29]_i_1_n_5 ,\trunc_ln2_reg_3885_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_a0_read_reg_3587[29:28]}),
        .O({\NLW_trunc_ln2_reg_3885_reg[29]_i_1_O_UNCONNECTED [3],add_ln40_2_fu_2036_p2[31:29]}),
        .S({1'b0,\trunc_ln2_reg_3885[29]_i_2_n_3 ,\trunc_ln2_reg_3885[29]_i_3_n_3 ,\trunc_ln2_reg_3885[29]_i_4_n_3 }));
  FDRE \trunc_ln2_reg_3885_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[4]),
        .Q(trunc_ln2_reg_3885[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln2_reg_3885_reg[2]_i_1_n_3 ,\trunc_ln2_reg_3885_reg[2]_i_1_n_4 ,\trunc_ln2_reg_3885_reg[2]_i_1_n_5 ,\trunc_ln2_reg_3885_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({sub_ln40_fu_2019_p2[2:0],1'b0}),
        .O({add_ln40_2_fu_2036_p2[4:2],\NLW_trunc_ln2_reg_3885_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln2_reg_3885[2]_i_2_n_3 ,\trunc_ln2_reg_3885[2]_i_3_n_3 ,\trunc_ln2_reg_3885[2]_i_4_n_3 ,addr_a0_read_reg_3587[1]}));
  FDRE \trunc_ln2_reg_3885_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[5]),
        .Q(trunc_ln2_reg_3885[3]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[6]),
        .Q(trunc_ln2_reg_3885[4]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[7]),
        .Q(trunc_ln2_reg_3885[5]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[8]),
        .Q(trunc_ln2_reg_3885[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[6]_i_1 
       (.CI(\trunc_ln2_reg_3885_reg[2]_i_1_n_3 ),
        .CO({\trunc_ln2_reg_3885_reg[6]_i_1_n_3 ,\trunc_ln2_reg_3885_reg[6]_i_1_n_4 ,\trunc_ln2_reg_3885_reg[6]_i_1_n_5 ,\trunc_ln2_reg_3885_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_fu_2019_p2[6:3]),
        .O(add_ln40_2_fu_2036_p2[8:5]),
        .S({\trunc_ln2_reg_3885[6]_i_3_n_3 ,\trunc_ln2_reg_3885[6]_i_4_n_3 ,\trunc_ln2_reg_3885[6]_i_5_n_3 ,\trunc_ln2_reg_3885[6]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_3885_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln2_reg_3885_reg[6]_i_2_n_3 ,\trunc_ln2_reg_3885_reg[6]_i_2_n_4 ,\trunc_ln2_reg_3885_reg[6]_i_2_n_5 ,\trunc_ln2_reg_3885_reg[6]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI(add_ln40_1_reg_3714[3:0]),
        .O(sub_ln40_fu_2019_p2[3:0]),
        .S({\trunc_ln2_reg_3885[6]_i_7_n_3 ,\trunc_ln2_reg_3885[6]_i_8_n_3 ,\trunc_ln2_reg_3885[6]_i_9_n_3 ,\trunc_ln2_reg_3885[6]_i_10_n_3 }));
  FDRE \trunc_ln2_reg_3885_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[9]),
        .Q(trunc_ln2_reg_3885[7]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[10]),
        .Q(trunc_ln2_reg_3885[8]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3885_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln40_2_fu_2036_p2[11]),
        .Q(trunc_ln2_reg_3885[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[10]_i_10 
       (.I0(add_ln61_reg_3843_reg_n_104),
        .I1(\phi_mul_reg_949_reg_n_3_[4] ),
        .O(\trunc_ln3_reg_3978[10]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[10]_i_3 
       (.I0(sub_ln68_fu_2297_p23_out[10]),
        .I1(addr_b0_read_reg_3579[12]),
        .O(\trunc_ln3_reg_3978[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[10]_i_4 
       (.I0(sub_ln68_fu_2297_p23_out[9]),
        .I1(addr_b0_read_reg_3579[11]),
        .O(\trunc_ln3_reg_3978[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[10]_i_5 
       (.I0(sub_ln68_fu_2297_p23_out[8]),
        .I1(addr_b0_read_reg_3579[10]),
        .O(\trunc_ln3_reg_3978[10]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[10]_i_6 
       (.I0(sub_ln68_fu_2297_p23_out[7]),
        .I1(addr_b0_read_reg_3579[9]),
        .O(\trunc_ln3_reg_3978[10]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[10]_i_7 
       (.I0(add_ln61_reg_3843_reg_n_101),
        .I1(\phi_mul_reg_949_reg_n_3_[7] ),
        .O(\trunc_ln3_reg_3978[10]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[10]_i_8 
       (.I0(add_ln61_reg_3843_reg_n_102),
        .I1(\phi_mul_reg_949_reg_n_3_[6] ),
        .O(\trunc_ln3_reg_3978[10]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[10]_i_9 
       (.I0(add_ln61_reg_3843_reg_n_103),
        .I1(\phi_mul_reg_949_reg_n_3_[5] ),
        .O(\trunc_ln3_reg_3978[10]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[14]_i_10 
       (.I0(add_ln61_reg_3843_reg_n_100),
        .I1(\phi_mul_reg_949_reg_n_3_[8] ),
        .O(\trunc_ln3_reg_3978[14]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[14]_i_3 
       (.I0(sub_ln68_fu_2297_p23_out[14]),
        .I1(addr_b0_read_reg_3579[16]),
        .O(\trunc_ln3_reg_3978[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[14]_i_4 
       (.I0(sub_ln68_fu_2297_p23_out[13]),
        .I1(addr_b0_read_reg_3579[15]),
        .O(\trunc_ln3_reg_3978[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[14]_i_5 
       (.I0(sub_ln68_fu_2297_p23_out[12]),
        .I1(addr_b0_read_reg_3579[14]),
        .O(\trunc_ln3_reg_3978[14]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[14]_i_6 
       (.I0(sub_ln68_fu_2297_p23_out[11]),
        .I1(addr_b0_read_reg_3579[13]),
        .O(\trunc_ln3_reg_3978[14]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[14]_i_7 
       (.I0(add_ln61_reg_3843_reg_n_97),
        .I1(\phi_mul_reg_949_reg_n_3_[11] ),
        .O(\trunc_ln3_reg_3978[14]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[14]_i_8 
       (.I0(add_ln61_reg_3843_reg_n_98),
        .I1(\phi_mul_reg_949_reg_n_3_[10] ),
        .O(\trunc_ln3_reg_3978[14]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[14]_i_9 
       (.I0(add_ln61_reg_3843_reg_n_99),
        .I1(\phi_mul_reg_949_reg_n_3_[9] ),
        .O(\trunc_ln3_reg_3978[14]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[18]_i_10 
       (.I0(add_ln61_reg_3843_reg_n_95),
        .I1(\phi_mul_reg_949_reg_n_3_[13] ),
        .O(\trunc_ln3_reg_3978[18]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[18]_i_11 
       (.I0(add_ln61_reg_3843_reg_n_96),
        .I1(\phi_mul_reg_949_reg_n_3_[12] ),
        .O(\trunc_ln3_reg_3978[18]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln3_reg_3978[18]_i_13 
       (.I0(add_ln61_reg_3843_reg_n_92),
        .O(\trunc_ln3_reg_3978[18]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln3_reg_3978[18]_i_2 
       (.I0(addr_b0_read_reg_3579[18]),
        .O(\trunc_ln3_reg_3978[18]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[18]_i_4 
       (.I0(addr_b0_read_reg_3579[19]),
        .I1(addr_b0_read_reg_3579[20]),
        .O(\trunc_ln3_reg_3978[18]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[18]_i_5 
       (.I0(addr_b0_read_reg_3579[18]),
        .I1(addr_b0_read_reg_3579[19]),
        .O(\trunc_ln3_reg_3978[18]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[18]_i_6 
       (.I0(addr_b0_read_reg_3579[18]),
        .I1(sub_ln68_fu_2297_p23_out[16]),
        .O(\trunc_ln3_reg_3978[18]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[18]_i_7 
       (.I0(sub_ln68_fu_2297_p23_out[15]),
        .I1(addr_b0_read_reg_3579[17]),
        .O(\trunc_ln3_reg_3978[18]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[18]_i_8 
       (.I0(add_ln61_reg_3843_reg_n_93),
        .I1(\phi_mul_reg_949_reg_n_3_[15] ),
        .O(\trunc_ln3_reg_3978[18]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[18]_i_9 
       (.I0(add_ln61_reg_3843_reg_n_94),
        .I1(\phi_mul_reg_949_reg_n_3_[14] ),
        .O(\trunc_ln3_reg_3978[18]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[22]_i_2 
       (.I0(addr_b0_read_reg_3579[23]),
        .I1(addr_b0_read_reg_3579[24]),
        .O(\trunc_ln3_reg_3978[22]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[22]_i_3 
       (.I0(addr_b0_read_reg_3579[22]),
        .I1(addr_b0_read_reg_3579[23]),
        .O(\trunc_ln3_reg_3978[22]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[22]_i_4 
       (.I0(addr_b0_read_reg_3579[21]),
        .I1(addr_b0_read_reg_3579[22]),
        .O(\trunc_ln3_reg_3978[22]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[22]_i_5 
       (.I0(addr_b0_read_reg_3579[20]),
        .I1(addr_b0_read_reg_3579[21]),
        .O(\trunc_ln3_reg_3978[22]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[26]_i_2 
       (.I0(addr_b0_read_reg_3579[27]),
        .I1(addr_b0_read_reg_3579[28]),
        .O(\trunc_ln3_reg_3978[26]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[26]_i_3 
       (.I0(addr_b0_read_reg_3579[26]),
        .I1(addr_b0_read_reg_3579[27]),
        .O(\trunc_ln3_reg_3978[26]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[26]_i_4 
       (.I0(addr_b0_read_reg_3579[25]),
        .I1(addr_b0_read_reg_3579[26]),
        .O(\trunc_ln3_reg_3978[26]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[26]_i_5 
       (.I0(addr_b0_read_reg_3579[24]),
        .I1(addr_b0_read_reg_3579[25]),
        .O(\trunc_ln3_reg_3978[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[29]_i_2 
       (.I0(addr_b0_read_reg_3579[30]),
        .I1(addr_b0_read_reg_3579[31]),
        .O(\trunc_ln3_reg_3978[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[29]_i_3 
       (.I0(addr_b0_read_reg_3579[29]),
        .I1(addr_b0_read_reg_3579[30]),
        .O(\trunc_ln3_reg_3978[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[29]_i_4 
       (.I0(addr_b0_read_reg_3579[28]),
        .I1(addr_b0_read_reg_3579[29]),
        .O(\trunc_ln3_reg_3978[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[2]_i_2 
       (.I0(sub_ln68_fu_2297_p23_out[2]),
        .I1(addr_b0_read_reg_3579[4]),
        .O(\trunc_ln3_reg_3978[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[2]_i_3 
       (.I0(sub_ln68_fu_2297_p23_out[1]),
        .I1(addr_b0_read_reg_3579[3]),
        .O(\trunc_ln3_reg_3978[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[2]_i_4 
       (.I0(sub_ln68_fu_2297_p23_out[0]),
        .I1(addr_b0_read_reg_3579[2]),
        .O(\trunc_ln3_reg_3978[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[6]_i_10 
       (.I0(add_ln61_reg_3843_reg_n_108),
        .I1(\phi_mul_reg_949_reg_n_3_[0] ),
        .O(\trunc_ln3_reg_3978[6]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[6]_i_3 
       (.I0(sub_ln68_fu_2297_p23_out[6]),
        .I1(addr_b0_read_reg_3579[8]),
        .O(\trunc_ln3_reg_3978[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[6]_i_4 
       (.I0(sub_ln68_fu_2297_p23_out[5]),
        .I1(addr_b0_read_reg_3579[7]),
        .O(\trunc_ln3_reg_3978[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[6]_i_5 
       (.I0(sub_ln68_fu_2297_p23_out[4]),
        .I1(addr_b0_read_reg_3579[6]),
        .O(\trunc_ln3_reg_3978[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_3978[6]_i_6 
       (.I0(sub_ln68_fu_2297_p23_out[3]),
        .I1(addr_b0_read_reg_3579[5]),
        .O(\trunc_ln3_reg_3978[6]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[6]_i_7 
       (.I0(add_ln61_reg_3843_reg_n_105),
        .I1(\phi_mul_reg_949_reg_n_3_[3] ),
        .O(\trunc_ln3_reg_3978[6]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[6]_i_8 
       (.I0(add_ln61_reg_3843_reg_n_106),
        .I1(\phi_mul_reg_949_reg_n_3_[2] ),
        .O(\trunc_ln3_reg_3978[6]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln3_reg_3978[6]_i_9 
       (.I0(add_ln61_reg_3843_reg_n_107),
        .I1(\phi_mul_reg_949_reg_n_3_[1] ),
        .O(\trunc_ln3_reg_3978[6]_i_9_n_3 ));
  FDRE \trunc_ln3_reg_3978_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[2]),
        .Q(trunc_ln3_reg_3978[0]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[12]),
        .Q(trunc_ln3_reg_3978[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[10]_i_1 
       (.CI(\trunc_ln3_reg_3978_reg[6]_i_1_n_3 ),
        .CO({\trunc_ln3_reg_3978_reg[10]_i_1_n_3 ,\trunc_ln3_reg_3978_reg[10]_i_1_n_4 ,\trunc_ln3_reg_3978_reg[10]_i_1_n_5 ,\trunc_ln3_reg_3978_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_2297_p23_out[10:7]),
        .O(add_ln68_3_fu_2314_p2[12:9]),
        .S({\trunc_ln3_reg_3978[10]_i_3_n_3 ,\trunc_ln3_reg_3978[10]_i_4_n_3 ,\trunc_ln3_reg_3978[10]_i_5_n_3 ,\trunc_ln3_reg_3978[10]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[10]_i_2 
       (.CI(\trunc_ln3_reg_3978_reg[6]_i_2_n_3 ),
        .CO({\trunc_ln3_reg_3978_reg[10]_i_2_n_3 ,\trunc_ln3_reg_3978_reg[10]_i_2_n_4 ,\trunc_ln3_reg_3978_reg[10]_i_2_n_5 ,\trunc_ln3_reg_3978_reg[10]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln61_reg_3843_reg_n_101,add_ln61_reg_3843_reg_n_102,add_ln61_reg_3843_reg_n_103,add_ln61_reg_3843_reg_n_104}),
        .O(sub_ln68_fu_2297_p23_out[7:4]),
        .S({\trunc_ln3_reg_3978[10]_i_7_n_3 ,\trunc_ln3_reg_3978[10]_i_8_n_3 ,\trunc_ln3_reg_3978[10]_i_9_n_3 ,\trunc_ln3_reg_3978[10]_i_10_n_3 }));
  FDRE \trunc_ln3_reg_3978_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[13]),
        .Q(trunc_ln3_reg_3978[11]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[14]),
        .Q(trunc_ln3_reg_3978[12]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[15]),
        .Q(trunc_ln3_reg_3978[13]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[16]),
        .Q(trunc_ln3_reg_3978[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[14]_i_1 
       (.CI(\trunc_ln3_reg_3978_reg[10]_i_1_n_3 ),
        .CO({\trunc_ln3_reg_3978_reg[14]_i_1_n_3 ,\trunc_ln3_reg_3978_reg[14]_i_1_n_4 ,\trunc_ln3_reg_3978_reg[14]_i_1_n_5 ,\trunc_ln3_reg_3978_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_2297_p23_out[14:11]),
        .O(add_ln68_3_fu_2314_p2[16:13]),
        .S({\trunc_ln3_reg_3978[14]_i_3_n_3 ,\trunc_ln3_reg_3978[14]_i_4_n_3 ,\trunc_ln3_reg_3978[14]_i_5_n_3 ,\trunc_ln3_reg_3978[14]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[14]_i_2 
       (.CI(\trunc_ln3_reg_3978_reg[10]_i_2_n_3 ),
        .CO({\trunc_ln3_reg_3978_reg[14]_i_2_n_3 ,\trunc_ln3_reg_3978_reg[14]_i_2_n_4 ,\trunc_ln3_reg_3978_reg[14]_i_2_n_5 ,\trunc_ln3_reg_3978_reg[14]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln61_reg_3843_reg_n_97,add_ln61_reg_3843_reg_n_98,add_ln61_reg_3843_reg_n_99,add_ln61_reg_3843_reg_n_100}),
        .O(sub_ln68_fu_2297_p23_out[11:8]),
        .S({\trunc_ln3_reg_3978[14]_i_7_n_3 ,\trunc_ln3_reg_3978[14]_i_8_n_3 ,\trunc_ln3_reg_3978[14]_i_9_n_3 ,\trunc_ln3_reg_3978[14]_i_10_n_3 }));
  FDRE \trunc_ln3_reg_3978_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[17]),
        .Q(trunc_ln3_reg_3978[15]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[18]),
        .Q(trunc_ln3_reg_3978[16]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[19]),
        .Q(trunc_ln3_reg_3978[17]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[20]),
        .Q(trunc_ln3_reg_3978[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[18]_i_1 
       (.CI(\trunc_ln3_reg_3978_reg[14]_i_1_n_3 ),
        .CO({\trunc_ln3_reg_3978_reg[18]_i_1_n_3 ,\trunc_ln3_reg_3978_reg[18]_i_1_n_4 ,\trunc_ln3_reg_3978_reg[18]_i_1_n_5 ,\trunc_ln3_reg_3978_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({addr_b0_read_reg_3579[19:18],\trunc_ln3_reg_3978[18]_i_2_n_3 ,sub_ln68_fu_2297_p23_out[15]}),
        .O(add_ln68_3_fu_2314_p2[20:17]),
        .S({\trunc_ln3_reg_3978[18]_i_4_n_3 ,\trunc_ln3_reg_3978[18]_i_5_n_3 ,\trunc_ln3_reg_3978[18]_i_6_n_3 ,\trunc_ln3_reg_3978[18]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[18]_i_12 
       (.CI(\trunc_ln3_reg_3978_reg[18]_i_3_n_3 ),
        .CO(\NLW_trunc_ln3_reg_3978_reg[18]_i_12_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln3_reg_3978_reg[18]_i_12_O_UNCONNECTED [3:1],sub_ln68_fu_2297_p23_out[16]}),
        .S({1'b0,1'b0,1'b0,\trunc_ln3_reg_3978[18]_i_13_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[18]_i_3 
       (.CI(\trunc_ln3_reg_3978_reg[14]_i_2_n_3 ),
        .CO({\trunc_ln3_reg_3978_reg[18]_i_3_n_3 ,\trunc_ln3_reg_3978_reg[18]_i_3_n_4 ,\trunc_ln3_reg_3978_reg[18]_i_3_n_5 ,\trunc_ln3_reg_3978_reg[18]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln61_reg_3843_reg_n_93,add_ln61_reg_3843_reg_n_94,add_ln61_reg_3843_reg_n_95,add_ln61_reg_3843_reg_n_96}),
        .O(sub_ln68_fu_2297_p23_out[15:12]),
        .S({\trunc_ln3_reg_3978[18]_i_8_n_3 ,\trunc_ln3_reg_3978[18]_i_9_n_3 ,\trunc_ln3_reg_3978[18]_i_10_n_3 ,\trunc_ln3_reg_3978[18]_i_11_n_3 }));
  FDRE \trunc_ln3_reg_3978_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[21]),
        .Q(trunc_ln3_reg_3978[19]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[3]),
        .Q(trunc_ln3_reg_3978[1]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[22]),
        .Q(trunc_ln3_reg_3978[20]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[23]),
        .Q(trunc_ln3_reg_3978[21]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[24]),
        .Q(trunc_ln3_reg_3978[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[22]_i_1 
       (.CI(\trunc_ln3_reg_3978_reg[18]_i_1_n_3 ),
        .CO({\trunc_ln3_reg_3978_reg[22]_i_1_n_3 ,\trunc_ln3_reg_3978_reg[22]_i_1_n_4 ,\trunc_ln3_reg_3978_reg[22]_i_1_n_5 ,\trunc_ln3_reg_3978_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_b0_read_reg_3579[23:20]),
        .O(add_ln68_3_fu_2314_p2[24:21]),
        .S({\trunc_ln3_reg_3978[22]_i_2_n_3 ,\trunc_ln3_reg_3978[22]_i_3_n_3 ,\trunc_ln3_reg_3978[22]_i_4_n_3 ,\trunc_ln3_reg_3978[22]_i_5_n_3 }));
  FDRE \trunc_ln3_reg_3978_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[25]),
        .Q(trunc_ln3_reg_3978[23]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[26]),
        .Q(trunc_ln3_reg_3978[24]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[27]),
        .Q(trunc_ln3_reg_3978[25]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[28]),
        .Q(trunc_ln3_reg_3978[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[26]_i_1 
       (.CI(\trunc_ln3_reg_3978_reg[22]_i_1_n_3 ),
        .CO({\trunc_ln3_reg_3978_reg[26]_i_1_n_3 ,\trunc_ln3_reg_3978_reg[26]_i_1_n_4 ,\trunc_ln3_reg_3978_reg[26]_i_1_n_5 ,\trunc_ln3_reg_3978_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_b0_read_reg_3579[27:24]),
        .O(add_ln68_3_fu_2314_p2[28:25]),
        .S({\trunc_ln3_reg_3978[26]_i_2_n_3 ,\trunc_ln3_reg_3978[26]_i_3_n_3 ,\trunc_ln3_reg_3978[26]_i_4_n_3 ,\trunc_ln3_reg_3978[26]_i_5_n_3 }));
  FDRE \trunc_ln3_reg_3978_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[29]),
        .Q(trunc_ln3_reg_3978[27]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[30]),
        .Q(trunc_ln3_reg_3978[28]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[31]),
        .Q(trunc_ln3_reg_3978[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[29]_i_1 
       (.CI(\trunc_ln3_reg_3978_reg[26]_i_1_n_3 ),
        .CO({\NLW_trunc_ln3_reg_3978_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln3_reg_3978_reg[29]_i_1_n_5 ,\trunc_ln3_reg_3978_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_b0_read_reg_3579[29:28]}),
        .O({\NLW_trunc_ln3_reg_3978_reg[29]_i_1_O_UNCONNECTED [3],add_ln68_3_fu_2314_p2[31:29]}),
        .S({1'b0,\trunc_ln3_reg_3978[29]_i_2_n_3 ,\trunc_ln3_reg_3978[29]_i_3_n_3 ,\trunc_ln3_reg_3978[29]_i_4_n_3 }));
  FDRE \trunc_ln3_reg_3978_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[4]),
        .Q(trunc_ln3_reg_3978[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln3_reg_3978_reg[2]_i_1_n_3 ,\trunc_ln3_reg_3978_reg[2]_i_1_n_4 ,\trunc_ln3_reg_3978_reg[2]_i_1_n_5 ,\trunc_ln3_reg_3978_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({sub_ln68_fu_2297_p23_out[2:0],1'b0}),
        .O({add_ln68_3_fu_2314_p2[4:2],\NLW_trunc_ln3_reg_3978_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln3_reg_3978[2]_i_2_n_3 ,\trunc_ln3_reg_3978[2]_i_3_n_3 ,\trunc_ln3_reg_3978[2]_i_4_n_3 ,addr_b0_read_reg_3579[1]}));
  FDRE \trunc_ln3_reg_3978_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[5]),
        .Q(trunc_ln3_reg_3978[3]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[6]),
        .Q(trunc_ln3_reg_3978[4]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[7]),
        .Q(trunc_ln3_reg_3978[5]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[8]),
        .Q(trunc_ln3_reg_3978[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[6]_i_1 
       (.CI(\trunc_ln3_reg_3978_reg[2]_i_1_n_3 ),
        .CO({\trunc_ln3_reg_3978_reg[6]_i_1_n_3 ,\trunc_ln3_reg_3978_reg[6]_i_1_n_4 ,\trunc_ln3_reg_3978_reg[6]_i_1_n_5 ,\trunc_ln3_reg_3978_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_2297_p23_out[6:3]),
        .O(add_ln68_3_fu_2314_p2[8:5]),
        .S({\trunc_ln3_reg_3978[6]_i_3_n_3 ,\trunc_ln3_reg_3978[6]_i_4_n_3 ,\trunc_ln3_reg_3978[6]_i_5_n_3 ,\trunc_ln3_reg_3978[6]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln3_reg_3978_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln3_reg_3978_reg[6]_i_2_n_3 ,\trunc_ln3_reg_3978_reg[6]_i_2_n_4 ,\trunc_ln3_reg_3978_reg[6]_i_2_n_5 ,\trunc_ln3_reg_3978_reg[6]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({add_ln61_reg_3843_reg_n_105,add_ln61_reg_3843_reg_n_106,add_ln61_reg_3843_reg_n_107,add_ln61_reg_3843_reg_n_108}),
        .O(sub_ln68_fu_2297_p23_out[3:0]),
        .S({\trunc_ln3_reg_3978[6]_i_7_n_3 ,\trunc_ln3_reg_3978[6]_i_8_n_3 ,\trunc_ln3_reg_3978[6]_i_9_n_3 ,\trunc_ln3_reg_3978[6]_i_10_n_3 }));
  FDRE \trunc_ln3_reg_3978_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[9]),
        .Q(trunc_ln3_reg_3978[7]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[10]),
        .Q(trunc_ln3_reg_3978[8]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3978_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln68_3_fu_2314_p2[11]),
        .Q(trunc_ln3_reg_3978[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[10]_i_10 
       (.I0(zext_ln40_2_reg_3719_reg[4]),
        .I1(tmp_12_fu_2154_p4[4]),
        .O(\trunc_ln40_1_reg_3917[10]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[10]_i_3 
       (.I0(sub_ln40_1_fu_2112_p22_out[10]),
        .I1(addr_a0_read_reg_3587[12]),
        .O(\trunc_ln40_1_reg_3917[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[10]_i_4 
       (.I0(sub_ln40_1_fu_2112_p22_out[9]),
        .I1(addr_a0_read_reg_3587[11]),
        .O(\trunc_ln40_1_reg_3917[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[10]_i_5 
       (.I0(sub_ln40_1_fu_2112_p22_out[8]),
        .I1(addr_a0_read_reg_3587[10]),
        .O(\trunc_ln40_1_reg_3917[10]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[10]_i_6 
       (.I0(sub_ln40_1_fu_2112_p22_out[7]),
        .I1(addr_a0_read_reg_3587[9]),
        .O(\trunc_ln40_1_reg_3917[10]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_3917[10]_i_7 
       (.I0(zext_ln40_2_reg_3719_reg[7]),
        .O(\trunc_ln40_1_reg_3917[10]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[10]_i_8 
       (.I0(zext_ln40_2_reg_3719_reg[6]),
        .I1(tmp_12_fu_2154_p4[6]),
        .O(\trunc_ln40_1_reg_3917[10]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[10]_i_9 
       (.I0(zext_ln40_2_reg_3719_reg[5]),
        .I1(tmp_12_fu_2154_p4[5]),
        .O(\trunc_ln40_1_reg_3917[10]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_3917[14]_i_10 
       (.I0(zext_ln40_2_reg_3719_reg[8]),
        .O(\trunc_ln40_1_reg_3917[14]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[14]_i_3 
       (.I0(sub_ln40_1_fu_2112_p22_out[14]),
        .I1(addr_a0_read_reg_3587[16]),
        .O(\trunc_ln40_1_reg_3917[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[14]_i_4 
       (.I0(sub_ln40_1_fu_2112_p22_out[13]),
        .I1(addr_a0_read_reg_3587[15]),
        .O(\trunc_ln40_1_reg_3917[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[14]_i_5 
       (.I0(sub_ln40_1_fu_2112_p22_out[12]),
        .I1(addr_a0_read_reg_3587[14]),
        .O(\trunc_ln40_1_reg_3917[14]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[14]_i_6 
       (.I0(sub_ln40_1_fu_2112_p22_out[11]),
        .I1(addr_a0_read_reg_3587[13]),
        .O(\trunc_ln40_1_reg_3917[14]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_3917[14]_i_7 
       (.I0(zext_ln40_2_reg_3719_reg[11]),
        .O(\trunc_ln40_1_reg_3917[14]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_3917[14]_i_8 
       (.I0(zext_ln40_2_reg_3719_reg[10]),
        .O(\trunc_ln40_1_reg_3917[14]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_3917[14]_i_9 
       (.I0(zext_ln40_2_reg_3719_reg[9]),
        .O(\trunc_ln40_1_reg_3917[14]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[18]_i_3 
       (.I0(addr_a0_read_reg_3587[19]),
        .I1(addr_a0_read_reg_3587[20]),
        .O(\trunc_ln40_1_reg_3917[18]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[18]_i_4 
       (.I0(addr_a0_read_reg_3587[18]),
        .I1(addr_a0_read_reg_3587[19]),
        .O(\trunc_ln40_1_reg_3917[18]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[18]_i_5 
       (.I0(addr_a0_read_reg_3587[18]),
        .I1(\trunc_ln40_1_reg_3917_reg[18]_i_2_n_3 ),
        .O(\trunc_ln40_1_reg_3917[18]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[18]_i_6 
       (.I0(sub_ln40_1_fu_2112_p22_out[15]),
        .I1(addr_a0_read_reg_3587[17]),
        .O(\trunc_ln40_1_reg_3917[18]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_3917[18]_i_7 
       (.I0(zext_ln40_2_reg_3719_reg[14]),
        .O(\trunc_ln40_1_reg_3917[18]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_3917[18]_i_8 
       (.I0(zext_ln40_2_reg_3719_reg[13]),
        .O(\trunc_ln40_1_reg_3917[18]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_3917[18]_i_9 
       (.I0(zext_ln40_2_reg_3719_reg[12]),
        .O(\trunc_ln40_1_reg_3917[18]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[22]_i_2 
       (.I0(addr_a0_read_reg_3587[23]),
        .I1(addr_a0_read_reg_3587[24]),
        .O(\trunc_ln40_1_reg_3917[22]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[22]_i_3 
       (.I0(addr_a0_read_reg_3587[22]),
        .I1(addr_a0_read_reg_3587[23]),
        .O(\trunc_ln40_1_reg_3917[22]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[22]_i_4 
       (.I0(addr_a0_read_reg_3587[21]),
        .I1(addr_a0_read_reg_3587[22]),
        .O(\trunc_ln40_1_reg_3917[22]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[22]_i_5 
       (.I0(addr_a0_read_reg_3587[20]),
        .I1(addr_a0_read_reg_3587[21]),
        .O(\trunc_ln40_1_reg_3917[22]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[26]_i_2 
       (.I0(addr_a0_read_reg_3587[27]),
        .I1(addr_a0_read_reg_3587[28]),
        .O(\trunc_ln40_1_reg_3917[26]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[26]_i_3 
       (.I0(addr_a0_read_reg_3587[26]),
        .I1(addr_a0_read_reg_3587[27]),
        .O(\trunc_ln40_1_reg_3917[26]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[26]_i_4 
       (.I0(addr_a0_read_reg_3587[25]),
        .I1(addr_a0_read_reg_3587[26]),
        .O(\trunc_ln40_1_reg_3917[26]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[26]_i_5 
       (.I0(addr_a0_read_reg_3587[24]),
        .I1(addr_a0_read_reg_3587[25]),
        .O(\trunc_ln40_1_reg_3917[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[29]_i_2 
       (.I0(addr_a0_read_reg_3587[30]),
        .I1(addr_a0_read_reg_3587[31]),
        .O(\trunc_ln40_1_reg_3917[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[29]_i_3 
       (.I0(addr_a0_read_reg_3587[29]),
        .I1(addr_a0_read_reg_3587[30]),
        .O(\trunc_ln40_1_reg_3917[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[29]_i_4 
       (.I0(addr_a0_read_reg_3587[28]),
        .I1(addr_a0_read_reg_3587[29]),
        .O(\trunc_ln40_1_reg_3917[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[2]_i_2 
       (.I0(sub_ln40_1_fu_2112_p22_out[2]),
        .I1(addr_a0_read_reg_3587[4]),
        .O(\trunc_ln40_1_reg_3917[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[2]_i_3 
       (.I0(sub_ln40_1_fu_2112_p22_out[1]),
        .I1(addr_a0_read_reg_3587[3]),
        .O(\trunc_ln40_1_reg_3917[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[2]_i_4 
       (.I0(\t_reg_937_reg_n_3_[0] ),
        .I1(addr_a0_read_reg_3587[2]),
        .O(\trunc_ln40_1_reg_3917[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[6]_i_10 
       (.I0(zext_ln40_2_reg_3719_reg[0]),
        .I1(tmp_12_fu_2154_p4[0]),
        .O(\trunc_ln40_1_reg_3917[6]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[6]_i_3 
       (.I0(sub_ln40_1_fu_2112_p22_out[6]),
        .I1(addr_a0_read_reg_3587[8]),
        .O(\trunc_ln40_1_reg_3917[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[6]_i_4 
       (.I0(sub_ln40_1_fu_2112_p22_out[5]),
        .I1(addr_a0_read_reg_3587[7]),
        .O(\trunc_ln40_1_reg_3917[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[6]_i_5 
       (.I0(sub_ln40_1_fu_2112_p22_out[4]),
        .I1(addr_a0_read_reg_3587[6]),
        .O(\trunc_ln40_1_reg_3917[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_3917[6]_i_6 
       (.I0(sub_ln40_1_fu_2112_p22_out[3]),
        .I1(addr_a0_read_reg_3587[5]),
        .O(\trunc_ln40_1_reg_3917[6]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[6]_i_7 
       (.I0(zext_ln40_2_reg_3719_reg[3]),
        .I1(tmp_12_fu_2154_p4[3]),
        .O(\trunc_ln40_1_reg_3917[6]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[6]_i_8 
       (.I0(zext_ln40_2_reg_3719_reg[2]),
        .I1(tmp_12_fu_2154_p4[2]),
        .O(\trunc_ln40_1_reg_3917[6]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_3917[6]_i_9 
       (.I0(zext_ln40_2_reg_3719_reg[1]),
        .I1(tmp_12_fu_2154_p4[1]),
        .O(\trunc_ln40_1_reg_3917[6]_i_9_n_3 ));
  FDRE \trunc_ln40_1_reg_3917_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[2]),
        .Q(trunc_ln40_1_reg_3917[0]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[12]),
        .Q(trunc_ln40_1_reg_3917[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_3917_reg[10]_i_1 
       (.CI(\trunc_ln40_1_reg_3917_reg[6]_i_1_n_3 ),
        .CO({\trunc_ln40_1_reg_3917_reg[10]_i_1_n_3 ,\trunc_ln40_1_reg_3917_reg[10]_i_1_n_4 ,\trunc_ln40_1_reg_3917_reg[10]_i_1_n_5 ,\trunc_ln40_1_reg_3917_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_2112_p22_out[10:7]),
        .O(add_ln40_4_fu_2129_p2[12:9]),
        .S({\trunc_ln40_1_reg_3917[10]_i_3_n_3 ,\trunc_ln40_1_reg_3917[10]_i_4_n_3 ,\trunc_ln40_1_reg_3917[10]_i_5_n_3 ,\trunc_ln40_1_reg_3917[10]_i_6_n_3 }));
  CARRY4 \trunc_ln40_1_reg_3917_reg[10]_i_2 
       (.CI(\trunc_ln40_1_reg_3917_reg[6]_i_2_n_3 ),
        .CO({\trunc_ln40_1_reg_3917_reg[10]_i_2_n_3 ,\trunc_ln40_1_reg_3917_reg[10]_i_2_n_4 ,\trunc_ln40_1_reg_3917_reg[10]_i_2_n_5 ,\trunc_ln40_1_reg_3917_reg[10]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln40_2_reg_3719_reg[7:4]),
        .O(sub_ln40_1_fu_2112_p22_out[8:5]),
        .S({\trunc_ln40_1_reg_3917[10]_i_7_n_3 ,\trunc_ln40_1_reg_3917[10]_i_8_n_3 ,\trunc_ln40_1_reg_3917[10]_i_9_n_3 ,\trunc_ln40_1_reg_3917[10]_i_10_n_3 }));
  FDRE \trunc_ln40_1_reg_3917_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[13]),
        .Q(trunc_ln40_1_reg_3917[11]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[14]),
        .Q(trunc_ln40_1_reg_3917[12]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[15]),
        .Q(trunc_ln40_1_reg_3917[13]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[16]),
        .Q(trunc_ln40_1_reg_3917[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_3917_reg[14]_i_1 
       (.CI(\trunc_ln40_1_reg_3917_reg[10]_i_1_n_3 ),
        .CO({\trunc_ln40_1_reg_3917_reg[14]_i_1_n_3 ,\trunc_ln40_1_reg_3917_reg[14]_i_1_n_4 ,\trunc_ln40_1_reg_3917_reg[14]_i_1_n_5 ,\trunc_ln40_1_reg_3917_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_2112_p22_out[14:11]),
        .O(add_ln40_4_fu_2129_p2[16:13]),
        .S({\trunc_ln40_1_reg_3917[14]_i_3_n_3 ,\trunc_ln40_1_reg_3917[14]_i_4_n_3 ,\trunc_ln40_1_reg_3917[14]_i_5_n_3 ,\trunc_ln40_1_reg_3917[14]_i_6_n_3 }));
  CARRY4 \trunc_ln40_1_reg_3917_reg[14]_i_2 
       (.CI(\trunc_ln40_1_reg_3917_reg[10]_i_2_n_3 ),
        .CO({\trunc_ln40_1_reg_3917_reg[14]_i_2_n_3 ,\trunc_ln40_1_reg_3917_reg[14]_i_2_n_4 ,\trunc_ln40_1_reg_3917_reg[14]_i_2_n_5 ,\trunc_ln40_1_reg_3917_reg[14]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln40_2_reg_3719_reg[11:8]),
        .O(sub_ln40_1_fu_2112_p22_out[12:9]),
        .S({\trunc_ln40_1_reg_3917[14]_i_7_n_3 ,\trunc_ln40_1_reg_3917[14]_i_8_n_3 ,\trunc_ln40_1_reg_3917[14]_i_9_n_3 ,\trunc_ln40_1_reg_3917[14]_i_10_n_3 }));
  FDRE \trunc_ln40_1_reg_3917_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[17]),
        .Q(trunc_ln40_1_reg_3917[15]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[18]),
        .Q(trunc_ln40_1_reg_3917[16]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[19]),
        .Q(trunc_ln40_1_reg_3917[17]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[20]),
        .Q(trunc_ln40_1_reg_3917[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_3917_reg[18]_i_1 
       (.CI(\trunc_ln40_1_reg_3917_reg[14]_i_1_n_3 ),
        .CO({\trunc_ln40_1_reg_3917_reg[18]_i_1_n_3 ,\trunc_ln40_1_reg_3917_reg[18]_i_1_n_4 ,\trunc_ln40_1_reg_3917_reg[18]_i_1_n_5 ,\trunc_ln40_1_reg_3917_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({addr_a0_read_reg_3587[19:18],\trunc_ln40_1_reg_3917_reg[18]_i_2_n_3 ,sub_ln40_1_fu_2112_p22_out[15]}),
        .O(add_ln40_4_fu_2129_p2[20:17]),
        .S({\trunc_ln40_1_reg_3917[18]_i_3_n_3 ,\trunc_ln40_1_reg_3917[18]_i_4_n_3 ,\trunc_ln40_1_reg_3917[18]_i_5_n_3 ,\trunc_ln40_1_reg_3917[18]_i_6_n_3 }));
  CARRY4 \trunc_ln40_1_reg_3917_reg[18]_i_2 
       (.CI(\trunc_ln40_1_reg_3917_reg[14]_i_2_n_3 ),
        .CO({\trunc_ln40_1_reg_3917_reg[18]_i_2_n_3 ,\NLW_trunc_ln40_1_reg_3917_reg[18]_i_2_CO_UNCONNECTED [2],\trunc_ln40_1_reg_3917_reg[18]_i_2_n_5 ,\trunc_ln40_1_reg_3917_reg[18]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,zext_ln40_2_reg_3719_reg[14:12]}),
        .O({\NLW_trunc_ln40_1_reg_3917_reg[18]_i_2_O_UNCONNECTED [3],sub_ln40_1_fu_2112_p22_out[15:13]}),
        .S({1'b1,\trunc_ln40_1_reg_3917[18]_i_7_n_3 ,\trunc_ln40_1_reg_3917[18]_i_8_n_3 ,\trunc_ln40_1_reg_3917[18]_i_9_n_3 }));
  FDRE \trunc_ln40_1_reg_3917_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[21]),
        .Q(trunc_ln40_1_reg_3917[19]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[3]),
        .Q(trunc_ln40_1_reg_3917[1]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[22]),
        .Q(trunc_ln40_1_reg_3917[20]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[23]),
        .Q(trunc_ln40_1_reg_3917[21]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[24]),
        .Q(trunc_ln40_1_reg_3917[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_3917_reg[22]_i_1 
       (.CI(\trunc_ln40_1_reg_3917_reg[18]_i_1_n_3 ),
        .CO({\trunc_ln40_1_reg_3917_reg[22]_i_1_n_3 ,\trunc_ln40_1_reg_3917_reg[22]_i_1_n_4 ,\trunc_ln40_1_reg_3917_reg[22]_i_1_n_5 ,\trunc_ln40_1_reg_3917_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_a0_read_reg_3587[23:20]),
        .O(add_ln40_4_fu_2129_p2[24:21]),
        .S({\trunc_ln40_1_reg_3917[22]_i_2_n_3 ,\trunc_ln40_1_reg_3917[22]_i_3_n_3 ,\trunc_ln40_1_reg_3917[22]_i_4_n_3 ,\trunc_ln40_1_reg_3917[22]_i_5_n_3 }));
  FDRE \trunc_ln40_1_reg_3917_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[25]),
        .Q(trunc_ln40_1_reg_3917[23]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[26]),
        .Q(trunc_ln40_1_reg_3917[24]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[27]),
        .Q(trunc_ln40_1_reg_3917[25]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[28]),
        .Q(trunc_ln40_1_reg_3917[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_3917_reg[26]_i_1 
       (.CI(\trunc_ln40_1_reg_3917_reg[22]_i_1_n_3 ),
        .CO({\trunc_ln40_1_reg_3917_reg[26]_i_1_n_3 ,\trunc_ln40_1_reg_3917_reg[26]_i_1_n_4 ,\trunc_ln40_1_reg_3917_reg[26]_i_1_n_5 ,\trunc_ln40_1_reg_3917_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_a0_read_reg_3587[27:24]),
        .O(add_ln40_4_fu_2129_p2[28:25]),
        .S({\trunc_ln40_1_reg_3917[26]_i_2_n_3 ,\trunc_ln40_1_reg_3917[26]_i_3_n_3 ,\trunc_ln40_1_reg_3917[26]_i_4_n_3 ,\trunc_ln40_1_reg_3917[26]_i_5_n_3 }));
  FDRE \trunc_ln40_1_reg_3917_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[29]),
        .Q(trunc_ln40_1_reg_3917[27]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[30]),
        .Q(trunc_ln40_1_reg_3917[28]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[31]),
        .Q(trunc_ln40_1_reg_3917[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_3917_reg[29]_i_1 
       (.CI(\trunc_ln40_1_reg_3917_reg[26]_i_1_n_3 ),
        .CO({\NLW_trunc_ln40_1_reg_3917_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln40_1_reg_3917_reg[29]_i_1_n_5 ,\trunc_ln40_1_reg_3917_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_a0_read_reg_3587[29:28]}),
        .O({\NLW_trunc_ln40_1_reg_3917_reg[29]_i_1_O_UNCONNECTED [3],add_ln40_4_fu_2129_p2[31:29]}),
        .S({1'b0,\trunc_ln40_1_reg_3917[29]_i_2_n_3 ,\trunc_ln40_1_reg_3917[29]_i_3_n_3 ,\trunc_ln40_1_reg_3917[29]_i_4_n_3 }));
  FDRE \trunc_ln40_1_reg_3917_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[4]),
        .Q(trunc_ln40_1_reg_3917[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_3917_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln40_1_reg_3917_reg[2]_i_1_n_3 ,\trunc_ln40_1_reg_3917_reg[2]_i_1_n_4 ,\trunc_ln40_1_reg_3917_reg[2]_i_1_n_5 ,\trunc_ln40_1_reg_3917_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({sub_ln40_1_fu_2112_p22_out[2:1],\t_reg_937_reg_n_3_[0] ,1'b0}),
        .O({add_ln40_4_fu_2129_p2[4:2],\NLW_trunc_ln40_1_reg_3917_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln40_1_reg_3917[2]_i_2_n_3 ,\trunc_ln40_1_reg_3917[2]_i_3_n_3 ,\trunc_ln40_1_reg_3917[2]_i_4_n_3 ,addr_a0_read_reg_3587[1]}));
  FDRE \trunc_ln40_1_reg_3917_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[5]),
        .Q(trunc_ln40_1_reg_3917[3]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[6]),
        .Q(trunc_ln40_1_reg_3917[4]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[7]),
        .Q(trunc_ln40_1_reg_3917[5]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[8]),
        .Q(trunc_ln40_1_reg_3917[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_3917_reg[6]_i_1 
       (.CI(\trunc_ln40_1_reg_3917_reg[2]_i_1_n_3 ),
        .CO({\trunc_ln40_1_reg_3917_reg[6]_i_1_n_3 ,\trunc_ln40_1_reg_3917_reg[6]_i_1_n_4 ,\trunc_ln40_1_reg_3917_reg[6]_i_1_n_5 ,\trunc_ln40_1_reg_3917_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_2112_p22_out[6:3]),
        .O(add_ln40_4_fu_2129_p2[8:5]),
        .S({\trunc_ln40_1_reg_3917[6]_i_3_n_3 ,\trunc_ln40_1_reg_3917[6]_i_4_n_3 ,\trunc_ln40_1_reg_3917[6]_i_5_n_3 ,\trunc_ln40_1_reg_3917[6]_i_6_n_3 }));
  CARRY4 \trunc_ln40_1_reg_3917_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln40_1_reg_3917_reg[6]_i_2_n_3 ,\trunc_ln40_1_reg_3917_reg[6]_i_2_n_4 ,\trunc_ln40_1_reg_3917_reg[6]_i_2_n_5 ,\trunc_ln40_1_reg_3917_reg[6]_i_2_n_6 }),
        .CYINIT(k_fu_2000_p2[0]),
        .DI(zext_ln40_2_reg_3719_reg[3:0]),
        .O(sub_ln40_1_fu_2112_p22_out[4:1]),
        .S({\trunc_ln40_1_reg_3917[6]_i_7_n_3 ,\trunc_ln40_1_reg_3917[6]_i_8_n_3 ,\trunc_ln40_1_reg_3917[6]_i_9_n_3 ,\trunc_ln40_1_reg_3917[6]_i_10_n_3 }));
  FDRE \trunc_ln40_1_reg_3917_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[9]),
        .Q(trunc_ln40_1_reg_3917[7]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[10]),
        .Q(trunc_ln40_1_reg_3917[8]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_3917_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln40_4_fu_2129_p2[11]),
        .Q(trunc_ln40_1_reg_3917[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[10]_i_10 
       (.I0(add_ln40_6_reg_3724[4]),
        .I1(tmp_12_fu_2154_p4[3]),
        .O(\trunc_ln40_2_reg_3937[10]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[10]_i_3 
       (.I0(sub_ln40_2_fu_2184_p2[10]),
        .I1(addr_a0_read_reg_3587[12]),
        .O(\trunc_ln40_2_reg_3937[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[10]_i_4 
       (.I0(sub_ln40_2_fu_2184_p2[9]),
        .I1(addr_a0_read_reg_3587[11]),
        .O(\trunc_ln40_2_reg_3937[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[10]_i_5 
       (.I0(sub_ln40_2_fu_2184_p2[8]),
        .I1(addr_a0_read_reg_3587[10]),
        .O(\trunc_ln40_2_reg_3937[10]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[10]_i_6 
       (.I0(sub_ln40_2_fu_2184_p2[7]),
        .I1(addr_a0_read_reg_3587[9]),
        .O(\trunc_ln40_2_reg_3937[10]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[10]_i_7 
       (.I0(add_ln40_6_reg_3724[7]),
        .I1(tmp_12_fu_2154_p4[6]),
        .O(\trunc_ln40_2_reg_3937[10]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[10]_i_8 
       (.I0(add_ln40_6_reg_3724[6]),
        .I1(tmp_12_fu_2154_p4[5]),
        .O(\trunc_ln40_2_reg_3937[10]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[10]_i_9 
       (.I0(add_ln40_6_reg_3724[5]),
        .I1(tmp_12_fu_2154_p4[4]),
        .O(\trunc_ln40_2_reg_3937[10]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_3937[14]_i_10 
       (.I0(add_ln40_6_reg_3724[8]),
        .O(\trunc_ln40_2_reg_3937[14]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[14]_i_3 
       (.I0(sub_ln40_2_fu_2184_p2[14]),
        .I1(addr_a0_read_reg_3587[16]),
        .O(\trunc_ln40_2_reg_3937[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[14]_i_4 
       (.I0(sub_ln40_2_fu_2184_p2[13]),
        .I1(addr_a0_read_reg_3587[15]),
        .O(\trunc_ln40_2_reg_3937[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[14]_i_5 
       (.I0(sub_ln40_2_fu_2184_p2[12]),
        .I1(addr_a0_read_reg_3587[14]),
        .O(\trunc_ln40_2_reg_3937[14]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[14]_i_6 
       (.I0(sub_ln40_2_fu_2184_p2[11]),
        .I1(addr_a0_read_reg_3587[13]),
        .O(\trunc_ln40_2_reg_3937[14]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_3937[14]_i_7 
       (.I0(add_ln40_6_reg_3724[11]),
        .O(\trunc_ln40_2_reg_3937[14]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_3937[14]_i_8 
       (.I0(add_ln40_6_reg_3724[10]),
        .O(\trunc_ln40_2_reg_3937[14]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_3937[14]_i_9 
       (.I0(add_ln40_6_reg_3724[9]),
        .O(\trunc_ln40_2_reg_3937[14]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_3937[18]_i_10 
       (.I0(add_ln40_6_reg_3724[16]),
        .O(\trunc_ln40_2_reg_3937[18]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_3937[18]_i_11 
       (.I0(add_ln40_6_reg_3724[15]),
        .O(\trunc_ln40_2_reg_3937[18]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_3937[18]_i_12 
       (.I0(add_ln40_6_reg_3724[14]),
        .O(\trunc_ln40_2_reg_3937[18]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_3937[18]_i_13 
       (.I0(add_ln40_6_reg_3724[13]),
        .O(\trunc_ln40_2_reg_3937[18]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_3937[18]_i_14 
       (.I0(add_ln40_6_reg_3724[12]),
        .O(\trunc_ln40_2_reg_3937[18]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_3937[18]_i_2 
       (.I0(addr_a0_read_reg_3587[19]),
        .O(\trunc_ln40_2_reg_3937[18]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[18]_i_5 
       (.I0(addr_a0_read_reg_3587[19]),
        .I1(addr_a0_read_reg_3587[20]),
        .O(\trunc_ln40_2_reg_3937[18]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[18]_i_6 
       (.I0(addr_a0_read_reg_3587[19]),
        .I1(sub_ln40_2_fu_2184_p2[17]),
        .O(\trunc_ln40_2_reg_3937[18]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[18]_i_7 
       (.I0(sub_ln40_2_fu_2184_p2[16]),
        .I1(addr_a0_read_reg_3587[18]),
        .O(\trunc_ln40_2_reg_3937[18]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[18]_i_8 
       (.I0(sub_ln40_2_fu_2184_p2[15]),
        .I1(addr_a0_read_reg_3587[17]),
        .O(\trunc_ln40_2_reg_3937[18]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_3937[18]_i_9 
       (.I0(add_ln40_6_reg_3724[17]),
        .O(\trunc_ln40_2_reg_3937[18]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[22]_i_2 
       (.I0(addr_a0_read_reg_3587[23]),
        .I1(addr_a0_read_reg_3587[24]),
        .O(\trunc_ln40_2_reg_3937[22]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[22]_i_3 
       (.I0(addr_a0_read_reg_3587[22]),
        .I1(addr_a0_read_reg_3587[23]),
        .O(\trunc_ln40_2_reg_3937[22]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[22]_i_4 
       (.I0(addr_a0_read_reg_3587[21]),
        .I1(addr_a0_read_reg_3587[22]),
        .O(\trunc_ln40_2_reg_3937[22]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[22]_i_5 
       (.I0(addr_a0_read_reg_3587[20]),
        .I1(addr_a0_read_reg_3587[21]),
        .O(\trunc_ln40_2_reg_3937[22]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[26]_i_2 
       (.I0(addr_a0_read_reg_3587[27]),
        .I1(addr_a0_read_reg_3587[28]),
        .O(\trunc_ln40_2_reg_3937[26]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[26]_i_3 
       (.I0(addr_a0_read_reg_3587[26]),
        .I1(addr_a0_read_reg_3587[27]),
        .O(\trunc_ln40_2_reg_3937[26]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[26]_i_4 
       (.I0(addr_a0_read_reg_3587[25]),
        .I1(addr_a0_read_reg_3587[26]),
        .O(\trunc_ln40_2_reg_3937[26]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[26]_i_5 
       (.I0(addr_a0_read_reg_3587[24]),
        .I1(addr_a0_read_reg_3587[25]),
        .O(\trunc_ln40_2_reg_3937[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[29]_i_2 
       (.I0(addr_a0_read_reg_3587[30]),
        .I1(addr_a0_read_reg_3587[31]),
        .O(\trunc_ln40_2_reg_3937[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[29]_i_3 
       (.I0(addr_a0_read_reg_3587[29]),
        .I1(addr_a0_read_reg_3587[30]),
        .O(\trunc_ln40_2_reg_3937[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[29]_i_4 
       (.I0(addr_a0_read_reg_3587[28]),
        .I1(addr_a0_read_reg_3587[29]),
        .O(\trunc_ln40_2_reg_3937[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[2]_i_2 
       (.I0(sub_ln40_2_fu_2184_p2[2]),
        .I1(addr_a0_read_reg_3587[4]),
        .O(\trunc_ln40_2_reg_3937[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[2]_i_3 
       (.I0(sub_ln40_2_fu_2184_p2[1]),
        .I1(addr_a0_read_reg_3587[3]),
        .O(\trunc_ln40_2_reg_3937[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[2]_i_4 
       (.I0(sub_ln40_2_fu_2184_p2[0]),
        .I1(addr_a0_read_reg_3587[2]),
        .O(\trunc_ln40_2_reg_3937[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[6]_i_10 
       (.I0(add_ln40_6_reg_3724[0]),
        .I1(\t_reg_937_reg_n_3_[0] ),
        .O(\trunc_ln40_2_reg_3937[6]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[6]_i_3 
       (.I0(sub_ln40_2_fu_2184_p2[6]),
        .I1(addr_a0_read_reg_3587[8]),
        .O(\trunc_ln40_2_reg_3937[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[6]_i_4 
       (.I0(sub_ln40_2_fu_2184_p2[5]),
        .I1(addr_a0_read_reg_3587[7]),
        .O(\trunc_ln40_2_reg_3937[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[6]_i_5 
       (.I0(sub_ln40_2_fu_2184_p2[4]),
        .I1(addr_a0_read_reg_3587[6]),
        .O(\trunc_ln40_2_reg_3937[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_3937[6]_i_6 
       (.I0(sub_ln40_2_fu_2184_p2[3]),
        .I1(addr_a0_read_reg_3587[5]),
        .O(\trunc_ln40_2_reg_3937[6]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[6]_i_7 
       (.I0(add_ln40_6_reg_3724[3]),
        .I1(tmp_12_fu_2154_p4[2]),
        .O(\trunc_ln40_2_reg_3937[6]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[6]_i_8 
       (.I0(add_ln40_6_reg_3724[2]),
        .I1(tmp_12_fu_2154_p4[1]),
        .O(\trunc_ln40_2_reg_3937[6]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_3937[6]_i_9 
       (.I0(add_ln40_6_reg_3724[1]),
        .I1(tmp_12_fu_2154_p4[0]),
        .O(\trunc_ln40_2_reg_3937[6]_i_9_n_3 ));
  FDRE \trunc_ln40_2_reg_3937_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[2]),
        .Q(trunc_ln40_2_reg_3937[0]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[12]),
        .Q(trunc_ln40_2_reg_3937[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[10]_i_1 
       (.CI(\trunc_ln40_2_reg_3937_reg[6]_i_1_n_3 ),
        .CO({\trunc_ln40_2_reg_3937_reg[10]_i_1_n_3 ,\trunc_ln40_2_reg_3937_reg[10]_i_1_n_4 ,\trunc_ln40_2_reg_3937_reg[10]_i_1_n_5 ,\trunc_ln40_2_reg_3937_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_2_fu_2184_p2[10:7]),
        .O(add_ln40_8_fu_2201_p2[12:9]),
        .S({\trunc_ln40_2_reg_3937[10]_i_3_n_3 ,\trunc_ln40_2_reg_3937[10]_i_4_n_3 ,\trunc_ln40_2_reg_3937[10]_i_5_n_3 ,\trunc_ln40_2_reg_3937[10]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[10]_i_2 
       (.CI(\trunc_ln40_2_reg_3937_reg[6]_i_2_n_3 ),
        .CO({\trunc_ln40_2_reg_3937_reg[10]_i_2_n_3 ,\trunc_ln40_2_reg_3937_reg[10]_i_2_n_4 ,\trunc_ln40_2_reg_3937_reg[10]_i_2_n_5 ,\trunc_ln40_2_reg_3937_reg[10]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln40_6_reg_3724[7:4]),
        .O(sub_ln40_2_fu_2184_p2[7:4]),
        .S({\trunc_ln40_2_reg_3937[10]_i_7_n_3 ,\trunc_ln40_2_reg_3937[10]_i_8_n_3 ,\trunc_ln40_2_reg_3937[10]_i_9_n_3 ,\trunc_ln40_2_reg_3937[10]_i_10_n_3 }));
  FDRE \trunc_ln40_2_reg_3937_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[13]),
        .Q(trunc_ln40_2_reg_3937[11]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[14]),
        .Q(trunc_ln40_2_reg_3937[12]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[15]),
        .Q(trunc_ln40_2_reg_3937[13]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[16]),
        .Q(trunc_ln40_2_reg_3937[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[14]_i_1 
       (.CI(\trunc_ln40_2_reg_3937_reg[10]_i_1_n_3 ),
        .CO({\trunc_ln40_2_reg_3937_reg[14]_i_1_n_3 ,\trunc_ln40_2_reg_3937_reg[14]_i_1_n_4 ,\trunc_ln40_2_reg_3937_reg[14]_i_1_n_5 ,\trunc_ln40_2_reg_3937_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_2_fu_2184_p2[14:11]),
        .O(add_ln40_8_fu_2201_p2[16:13]),
        .S({\trunc_ln40_2_reg_3937[14]_i_3_n_3 ,\trunc_ln40_2_reg_3937[14]_i_4_n_3 ,\trunc_ln40_2_reg_3937[14]_i_5_n_3 ,\trunc_ln40_2_reg_3937[14]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[14]_i_2 
       (.CI(\trunc_ln40_2_reg_3937_reg[10]_i_2_n_3 ),
        .CO({\trunc_ln40_2_reg_3937_reg[14]_i_2_n_3 ,\trunc_ln40_2_reg_3937_reg[14]_i_2_n_4 ,\trunc_ln40_2_reg_3937_reg[14]_i_2_n_5 ,\trunc_ln40_2_reg_3937_reg[14]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln40_6_reg_3724[11:8]),
        .O(sub_ln40_2_fu_2184_p2[11:8]),
        .S({\trunc_ln40_2_reg_3937[14]_i_7_n_3 ,\trunc_ln40_2_reg_3937[14]_i_8_n_3 ,\trunc_ln40_2_reg_3937[14]_i_9_n_3 ,\trunc_ln40_2_reg_3937[14]_i_10_n_3 }));
  FDRE \trunc_ln40_2_reg_3937_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[17]),
        .Q(trunc_ln40_2_reg_3937[15]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[18]),
        .Q(trunc_ln40_2_reg_3937[16]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[19]),
        .Q(trunc_ln40_2_reg_3937[17]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[20]),
        .Q(trunc_ln40_2_reg_3937[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[18]_i_1 
       (.CI(\trunc_ln40_2_reg_3937_reg[14]_i_1_n_3 ),
        .CO({\trunc_ln40_2_reg_3937_reg[18]_i_1_n_3 ,\trunc_ln40_2_reg_3937_reg[18]_i_1_n_4 ,\trunc_ln40_2_reg_3937_reg[18]_i_1_n_5 ,\trunc_ln40_2_reg_3937_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({addr_a0_read_reg_3587[19],\trunc_ln40_2_reg_3937[18]_i_2_n_3 ,sub_ln40_2_fu_2184_p2[16:15]}),
        .O(add_ln40_8_fu_2201_p2[20:17]),
        .S({\trunc_ln40_2_reg_3937[18]_i_5_n_3 ,\trunc_ln40_2_reg_3937[18]_i_6_n_3 ,\trunc_ln40_2_reg_3937[18]_i_7_n_3 ,\trunc_ln40_2_reg_3937[18]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[18]_i_3 
       (.CI(\trunc_ln40_2_reg_3937_reg[18]_i_4_n_3 ),
        .CO({\NLW_trunc_ln40_2_reg_3937_reg[18]_i_3_CO_UNCONNECTED [3:1],\trunc_ln40_2_reg_3937_reg[18]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln40_6_reg_3724[16]}),
        .O({\NLW_trunc_ln40_2_reg_3937_reg[18]_i_3_O_UNCONNECTED [3:2],sub_ln40_2_fu_2184_p2[17:16]}),
        .S({1'b0,1'b0,\trunc_ln40_2_reg_3937[18]_i_9_n_3 ,\trunc_ln40_2_reg_3937[18]_i_10_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[18]_i_4 
       (.CI(\trunc_ln40_2_reg_3937_reg[14]_i_2_n_3 ),
        .CO({\trunc_ln40_2_reg_3937_reg[18]_i_4_n_3 ,\trunc_ln40_2_reg_3937_reg[18]_i_4_n_4 ,\trunc_ln40_2_reg_3937_reg[18]_i_4_n_5 ,\trunc_ln40_2_reg_3937_reg[18]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln40_6_reg_3724[15:12]),
        .O(sub_ln40_2_fu_2184_p2[15:12]),
        .S({\trunc_ln40_2_reg_3937[18]_i_11_n_3 ,\trunc_ln40_2_reg_3937[18]_i_12_n_3 ,\trunc_ln40_2_reg_3937[18]_i_13_n_3 ,\trunc_ln40_2_reg_3937[18]_i_14_n_3 }));
  FDRE \trunc_ln40_2_reg_3937_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[21]),
        .Q(trunc_ln40_2_reg_3937[19]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[3]),
        .Q(trunc_ln40_2_reg_3937[1]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[22]),
        .Q(trunc_ln40_2_reg_3937[20]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[23]),
        .Q(trunc_ln40_2_reg_3937[21]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[24]),
        .Q(trunc_ln40_2_reg_3937[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[22]_i_1 
       (.CI(\trunc_ln40_2_reg_3937_reg[18]_i_1_n_3 ),
        .CO({\trunc_ln40_2_reg_3937_reg[22]_i_1_n_3 ,\trunc_ln40_2_reg_3937_reg[22]_i_1_n_4 ,\trunc_ln40_2_reg_3937_reg[22]_i_1_n_5 ,\trunc_ln40_2_reg_3937_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_a0_read_reg_3587[23:20]),
        .O(add_ln40_8_fu_2201_p2[24:21]),
        .S({\trunc_ln40_2_reg_3937[22]_i_2_n_3 ,\trunc_ln40_2_reg_3937[22]_i_3_n_3 ,\trunc_ln40_2_reg_3937[22]_i_4_n_3 ,\trunc_ln40_2_reg_3937[22]_i_5_n_3 }));
  FDRE \trunc_ln40_2_reg_3937_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[25]),
        .Q(trunc_ln40_2_reg_3937[23]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[26]),
        .Q(trunc_ln40_2_reg_3937[24]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[27]),
        .Q(trunc_ln40_2_reg_3937[25]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[28]),
        .Q(trunc_ln40_2_reg_3937[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[26]_i_1 
       (.CI(\trunc_ln40_2_reg_3937_reg[22]_i_1_n_3 ),
        .CO({\trunc_ln40_2_reg_3937_reg[26]_i_1_n_3 ,\trunc_ln40_2_reg_3937_reg[26]_i_1_n_4 ,\trunc_ln40_2_reg_3937_reg[26]_i_1_n_5 ,\trunc_ln40_2_reg_3937_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_a0_read_reg_3587[27:24]),
        .O(add_ln40_8_fu_2201_p2[28:25]),
        .S({\trunc_ln40_2_reg_3937[26]_i_2_n_3 ,\trunc_ln40_2_reg_3937[26]_i_3_n_3 ,\trunc_ln40_2_reg_3937[26]_i_4_n_3 ,\trunc_ln40_2_reg_3937[26]_i_5_n_3 }));
  FDRE \trunc_ln40_2_reg_3937_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[29]),
        .Q(trunc_ln40_2_reg_3937[27]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[30]),
        .Q(trunc_ln40_2_reg_3937[28]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[31]),
        .Q(trunc_ln40_2_reg_3937[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[29]_i_1 
       (.CI(\trunc_ln40_2_reg_3937_reg[26]_i_1_n_3 ),
        .CO({\NLW_trunc_ln40_2_reg_3937_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln40_2_reg_3937_reg[29]_i_1_n_5 ,\trunc_ln40_2_reg_3937_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_a0_read_reg_3587[29:28]}),
        .O({\NLW_trunc_ln40_2_reg_3937_reg[29]_i_1_O_UNCONNECTED [3],add_ln40_8_fu_2201_p2[31:29]}),
        .S({1'b0,\trunc_ln40_2_reg_3937[29]_i_2_n_3 ,\trunc_ln40_2_reg_3937[29]_i_3_n_3 ,\trunc_ln40_2_reg_3937[29]_i_4_n_3 }));
  FDRE \trunc_ln40_2_reg_3937_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[4]),
        .Q(trunc_ln40_2_reg_3937[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln40_2_reg_3937_reg[2]_i_1_n_3 ,\trunc_ln40_2_reg_3937_reg[2]_i_1_n_4 ,\trunc_ln40_2_reg_3937_reg[2]_i_1_n_5 ,\trunc_ln40_2_reg_3937_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({sub_ln40_2_fu_2184_p2[2:0],1'b0}),
        .O({add_ln40_8_fu_2201_p2[4:2],\NLW_trunc_ln40_2_reg_3937_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln40_2_reg_3937[2]_i_2_n_3 ,\trunc_ln40_2_reg_3937[2]_i_3_n_3 ,\trunc_ln40_2_reg_3937[2]_i_4_n_3 ,addr_a0_read_reg_3587[1]}));
  FDRE \trunc_ln40_2_reg_3937_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[5]),
        .Q(trunc_ln40_2_reg_3937[3]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[6]),
        .Q(trunc_ln40_2_reg_3937[4]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[7]),
        .Q(trunc_ln40_2_reg_3937[5]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[8]),
        .Q(trunc_ln40_2_reg_3937[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[6]_i_1 
       (.CI(\trunc_ln40_2_reg_3937_reg[2]_i_1_n_3 ),
        .CO({\trunc_ln40_2_reg_3937_reg[6]_i_1_n_3 ,\trunc_ln40_2_reg_3937_reg[6]_i_1_n_4 ,\trunc_ln40_2_reg_3937_reg[6]_i_1_n_5 ,\trunc_ln40_2_reg_3937_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_2_fu_2184_p2[6:3]),
        .O(add_ln40_8_fu_2201_p2[8:5]),
        .S({\trunc_ln40_2_reg_3937[6]_i_3_n_3 ,\trunc_ln40_2_reg_3937[6]_i_4_n_3 ,\trunc_ln40_2_reg_3937[6]_i_5_n_3 ,\trunc_ln40_2_reg_3937[6]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_3937_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln40_2_reg_3937_reg[6]_i_2_n_3 ,\trunc_ln40_2_reg_3937_reg[6]_i_2_n_4 ,\trunc_ln40_2_reg_3937_reg[6]_i_2_n_5 ,\trunc_ln40_2_reg_3937_reg[6]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI(add_ln40_6_reg_3724[3:0]),
        .O(sub_ln40_2_fu_2184_p2[3:0]),
        .S({\trunc_ln40_2_reg_3937[6]_i_7_n_3 ,\trunc_ln40_2_reg_3937[6]_i_8_n_3 ,\trunc_ln40_2_reg_3937[6]_i_9_n_3 ,\trunc_ln40_2_reg_3937[6]_i_10_n_3 }));
  FDRE \trunc_ln40_2_reg_3937_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[9]),
        .Q(trunc_ln40_2_reg_3937[7]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[10]),
        .Q(trunc_ln40_2_reg_3937[8]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_3937_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln40_8_fu_2201_p2[11]),
        .Q(trunc_ln40_2_reg_3937[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[10]_i_10 
       (.I0(add_ln40_7_reg_3729[5]),
        .I1(tmp_12_fu_2154_p4[4]),
        .O(\trunc_ln40_3_reg_3957[10]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[10]_i_3 
       (.I0(sub_ln40_4_fu_2246_p20_out[10]),
        .I1(addr_a0_read_reg_3587[12]),
        .O(\trunc_ln40_3_reg_3957[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[10]_i_4 
       (.I0(sub_ln40_4_fu_2246_p20_out[9]),
        .I1(addr_a0_read_reg_3587[11]),
        .O(\trunc_ln40_3_reg_3957[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[10]_i_5 
       (.I0(sub_ln40_4_fu_2246_p20_out[8]),
        .I1(addr_a0_read_reg_3587[10]),
        .O(\trunc_ln40_3_reg_3957[10]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[10]_i_6 
       (.I0(sub_ln40_4_fu_2246_p20_out[7]),
        .I1(addr_a0_read_reg_3587[9]),
        .O(\trunc_ln40_3_reg_3957[10]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_3957[10]_i_7 
       (.I0(add_ln40_7_reg_3729[8]),
        .O(\trunc_ln40_3_reg_3957[10]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[10]_i_8 
       (.I0(add_ln40_7_reg_3729[7]),
        .I1(tmp_12_fu_2154_p4[6]),
        .O(\trunc_ln40_3_reg_3957[10]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[10]_i_9 
       (.I0(add_ln40_7_reg_3729[6]),
        .I1(tmp_12_fu_2154_p4[5]),
        .O(\trunc_ln40_3_reg_3957[10]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_3957[14]_i_10 
       (.I0(add_ln40_7_reg_3729[9]),
        .O(\trunc_ln40_3_reg_3957[14]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[14]_i_3 
       (.I0(sub_ln40_4_fu_2246_p20_out[14]),
        .I1(addr_a0_read_reg_3587[16]),
        .O(\trunc_ln40_3_reg_3957[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[14]_i_4 
       (.I0(sub_ln40_4_fu_2246_p20_out[13]),
        .I1(addr_a0_read_reg_3587[15]),
        .O(\trunc_ln40_3_reg_3957[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[14]_i_5 
       (.I0(sub_ln40_4_fu_2246_p20_out[12]),
        .I1(addr_a0_read_reg_3587[14]),
        .O(\trunc_ln40_3_reg_3957[14]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[14]_i_6 
       (.I0(sub_ln40_4_fu_2246_p20_out[11]),
        .I1(addr_a0_read_reg_3587[13]),
        .O(\trunc_ln40_3_reg_3957[14]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_3957[14]_i_7 
       (.I0(add_ln40_7_reg_3729[12]),
        .O(\trunc_ln40_3_reg_3957[14]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_3957[14]_i_8 
       (.I0(add_ln40_7_reg_3729[11]),
        .O(\trunc_ln40_3_reg_3957[14]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_3957[14]_i_9 
       (.I0(add_ln40_7_reg_3729[10]),
        .O(\trunc_ln40_3_reg_3957[14]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_3957[18]_i_10 
       (.I0(add_ln40_7_reg_3729[14]),
        .O(\trunc_ln40_3_reg_3957[18]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_3957[18]_i_11 
       (.I0(add_ln40_7_reg_3729[13]),
        .O(\trunc_ln40_3_reg_3957[18]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_3957[18]_i_13 
       (.I0(add_ln40_7_reg_3729[17]),
        .O(\trunc_ln40_3_reg_3957[18]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_3957[18]_i_2 
       (.I0(addr_a0_read_reg_3587[19]),
        .O(\trunc_ln40_3_reg_3957[18]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[18]_i_4 
       (.I0(addr_a0_read_reg_3587[19]),
        .I1(addr_a0_read_reg_3587[20]),
        .O(\trunc_ln40_3_reg_3957[18]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[18]_i_5 
       (.I0(addr_a0_read_reg_3587[19]),
        .I1(sub_ln40_4_fu_2246_p20_out[17]),
        .O(\trunc_ln40_3_reg_3957[18]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[18]_i_6 
       (.I0(sub_ln40_4_fu_2246_p20_out[16]),
        .I1(addr_a0_read_reg_3587[18]),
        .O(\trunc_ln40_3_reg_3957[18]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[18]_i_7 
       (.I0(sub_ln40_4_fu_2246_p20_out[15]),
        .I1(addr_a0_read_reg_3587[17]),
        .O(\trunc_ln40_3_reg_3957[18]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_3957[18]_i_8 
       (.I0(add_ln40_7_reg_3729[16]),
        .O(\trunc_ln40_3_reg_3957[18]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_3957[18]_i_9 
       (.I0(add_ln40_7_reg_3729[15]),
        .O(\trunc_ln40_3_reg_3957[18]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[22]_i_2 
       (.I0(addr_a0_read_reg_3587[23]),
        .I1(addr_a0_read_reg_3587[24]),
        .O(\trunc_ln40_3_reg_3957[22]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[22]_i_3 
       (.I0(addr_a0_read_reg_3587[22]),
        .I1(addr_a0_read_reg_3587[23]),
        .O(\trunc_ln40_3_reg_3957[22]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[22]_i_4 
       (.I0(addr_a0_read_reg_3587[21]),
        .I1(addr_a0_read_reg_3587[22]),
        .O(\trunc_ln40_3_reg_3957[22]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[22]_i_5 
       (.I0(addr_a0_read_reg_3587[20]),
        .I1(addr_a0_read_reg_3587[21]),
        .O(\trunc_ln40_3_reg_3957[22]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[26]_i_2 
       (.I0(addr_a0_read_reg_3587[27]),
        .I1(addr_a0_read_reg_3587[28]),
        .O(\trunc_ln40_3_reg_3957[26]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[26]_i_3 
       (.I0(addr_a0_read_reg_3587[26]),
        .I1(addr_a0_read_reg_3587[27]),
        .O(\trunc_ln40_3_reg_3957[26]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[26]_i_4 
       (.I0(addr_a0_read_reg_3587[25]),
        .I1(addr_a0_read_reg_3587[26]),
        .O(\trunc_ln40_3_reg_3957[26]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[26]_i_5 
       (.I0(addr_a0_read_reg_3587[24]),
        .I1(addr_a0_read_reg_3587[25]),
        .O(\trunc_ln40_3_reg_3957[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[29]_i_2 
       (.I0(addr_a0_read_reg_3587[30]),
        .I1(addr_a0_read_reg_3587[31]),
        .O(\trunc_ln40_3_reg_3957[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[29]_i_3 
       (.I0(addr_a0_read_reg_3587[29]),
        .I1(addr_a0_read_reg_3587[30]),
        .O(\trunc_ln40_3_reg_3957[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[29]_i_4 
       (.I0(addr_a0_read_reg_3587[28]),
        .I1(addr_a0_read_reg_3587[29]),
        .O(\trunc_ln40_3_reg_3957[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[2]_i_2 
       (.I0(sub_ln40_4_fu_2246_p20_out[2]),
        .I1(addr_a0_read_reg_3587[4]),
        .O(\trunc_ln40_3_reg_3957[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[2]_i_3 
       (.I0(sub_ln40_4_fu_2246_p20_out[1]),
        .I1(addr_a0_read_reg_3587[3]),
        .O(\trunc_ln40_3_reg_3957[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[2]_i_4 
       (.I0(\t_reg_937_reg_n_3_[0] ),
        .I1(addr_a0_read_reg_3587[2]),
        .O(\trunc_ln40_3_reg_3957[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[6]_i_10 
       (.I0(add_ln40_7_reg_3729[1]),
        .I1(tmp_12_fu_2154_p4[0]),
        .O(\trunc_ln40_3_reg_3957[6]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[6]_i_3 
       (.I0(sub_ln40_4_fu_2246_p20_out[6]),
        .I1(addr_a0_read_reg_3587[8]),
        .O(\trunc_ln40_3_reg_3957[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[6]_i_4 
       (.I0(sub_ln40_4_fu_2246_p20_out[5]),
        .I1(addr_a0_read_reg_3587[7]),
        .O(\trunc_ln40_3_reg_3957[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[6]_i_5 
       (.I0(sub_ln40_4_fu_2246_p20_out[4]),
        .I1(addr_a0_read_reg_3587[6]),
        .O(\trunc_ln40_3_reg_3957[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_3957[6]_i_6 
       (.I0(sub_ln40_4_fu_2246_p20_out[3]),
        .I1(addr_a0_read_reg_3587[5]),
        .O(\trunc_ln40_3_reg_3957[6]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[6]_i_7 
       (.I0(add_ln40_7_reg_3729[4]),
        .I1(tmp_12_fu_2154_p4[3]),
        .O(\trunc_ln40_3_reg_3957[6]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[6]_i_8 
       (.I0(add_ln40_7_reg_3729[3]),
        .I1(tmp_12_fu_2154_p4[2]),
        .O(\trunc_ln40_3_reg_3957[6]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_3957[6]_i_9 
       (.I0(add_ln40_7_reg_3729[2]),
        .I1(tmp_12_fu_2154_p4[1]),
        .O(\trunc_ln40_3_reg_3957[6]_i_9_n_3 ));
  FDRE \trunc_ln40_3_reg_3957_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[2]),
        .Q(trunc_ln40_3_reg_3957[0]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[12]),
        .Q(trunc_ln40_3_reg_3957[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[10]_i_1 
       (.CI(\trunc_ln40_3_reg_3957_reg[6]_i_1_n_3 ),
        .CO({\trunc_ln40_3_reg_3957_reg[10]_i_1_n_3 ,\trunc_ln40_3_reg_3957_reg[10]_i_1_n_4 ,\trunc_ln40_3_reg_3957_reg[10]_i_1_n_5 ,\trunc_ln40_3_reg_3957_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_4_fu_2246_p20_out[10:7]),
        .O(add_ln40_9_fu_2263_p2[12:9]),
        .S({\trunc_ln40_3_reg_3957[10]_i_3_n_3 ,\trunc_ln40_3_reg_3957[10]_i_4_n_3 ,\trunc_ln40_3_reg_3957[10]_i_5_n_3 ,\trunc_ln40_3_reg_3957[10]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[10]_i_2 
       (.CI(\trunc_ln40_3_reg_3957_reg[6]_i_2_n_3 ),
        .CO({\trunc_ln40_3_reg_3957_reg[10]_i_2_n_3 ,\trunc_ln40_3_reg_3957_reg[10]_i_2_n_4 ,\trunc_ln40_3_reg_3957_reg[10]_i_2_n_5 ,\trunc_ln40_3_reg_3957_reg[10]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln40_7_reg_3729[8:5]),
        .O(sub_ln40_4_fu_2246_p20_out[8:5]),
        .S({\trunc_ln40_3_reg_3957[10]_i_7_n_3 ,\trunc_ln40_3_reg_3957[10]_i_8_n_3 ,\trunc_ln40_3_reg_3957[10]_i_9_n_3 ,\trunc_ln40_3_reg_3957[10]_i_10_n_3 }));
  FDRE \trunc_ln40_3_reg_3957_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[13]),
        .Q(trunc_ln40_3_reg_3957[11]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[14]),
        .Q(trunc_ln40_3_reg_3957[12]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[15]),
        .Q(trunc_ln40_3_reg_3957[13]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[16]),
        .Q(trunc_ln40_3_reg_3957[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[14]_i_1 
       (.CI(\trunc_ln40_3_reg_3957_reg[10]_i_1_n_3 ),
        .CO({\trunc_ln40_3_reg_3957_reg[14]_i_1_n_3 ,\trunc_ln40_3_reg_3957_reg[14]_i_1_n_4 ,\trunc_ln40_3_reg_3957_reg[14]_i_1_n_5 ,\trunc_ln40_3_reg_3957_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_4_fu_2246_p20_out[14:11]),
        .O(add_ln40_9_fu_2263_p2[16:13]),
        .S({\trunc_ln40_3_reg_3957[14]_i_3_n_3 ,\trunc_ln40_3_reg_3957[14]_i_4_n_3 ,\trunc_ln40_3_reg_3957[14]_i_5_n_3 ,\trunc_ln40_3_reg_3957[14]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[14]_i_2 
       (.CI(\trunc_ln40_3_reg_3957_reg[10]_i_2_n_3 ),
        .CO({\trunc_ln40_3_reg_3957_reg[14]_i_2_n_3 ,\trunc_ln40_3_reg_3957_reg[14]_i_2_n_4 ,\trunc_ln40_3_reg_3957_reg[14]_i_2_n_5 ,\trunc_ln40_3_reg_3957_reg[14]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln40_7_reg_3729[12:9]),
        .O(sub_ln40_4_fu_2246_p20_out[12:9]),
        .S({\trunc_ln40_3_reg_3957[14]_i_7_n_3 ,\trunc_ln40_3_reg_3957[14]_i_8_n_3 ,\trunc_ln40_3_reg_3957[14]_i_9_n_3 ,\trunc_ln40_3_reg_3957[14]_i_10_n_3 }));
  FDRE \trunc_ln40_3_reg_3957_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[17]),
        .Q(trunc_ln40_3_reg_3957[15]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[18]),
        .Q(trunc_ln40_3_reg_3957[16]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[19]),
        .Q(trunc_ln40_3_reg_3957[17]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[20]),
        .Q(trunc_ln40_3_reg_3957[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[18]_i_1 
       (.CI(\trunc_ln40_3_reg_3957_reg[14]_i_1_n_3 ),
        .CO({\trunc_ln40_3_reg_3957_reg[18]_i_1_n_3 ,\trunc_ln40_3_reg_3957_reg[18]_i_1_n_4 ,\trunc_ln40_3_reg_3957_reg[18]_i_1_n_5 ,\trunc_ln40_3_reg_3957_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({addr_a0_read_reg_3587[19],\trunc_ln40_3_reg_3957[18]_i_2_n_3 ,sub_ln40_4_fu_2246_p20_out[16:15]}),
        .O(add_ln40_9_fu_2263_p2[20:17]),
        .S({\trunc_ln40_3_reg_3957[18]_i_4_n_3 ,\trunc_ln40_3_reg_3957[18]_i_5_n_3 ,\trunc_ln40_3_reg_3957[18]_i_6_n_3 ,\trunc_ln40_3_reg_3957[18]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[18]_i_12 
       (.CI(\trunc_ln40_3_reg_3957_reg[18]_i_3_n_3 ),
        .CO(\NLW_trunc_ln40_3_reg_3957_reg[18]_i_12_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln40_3_reg_3957_reg[18]_i_12_O_UNCONNECTED [3:1],sub_ln40_4_fu_2246_p20_out[17]}),
        .S({1'b0,1'b0,1'b0,\trunc_ln40_3_reg_3957[18]_i_13_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[18]_i_3 
       (.CI(\trunc_ln40_3_reg_3957_reg[14]_i_2_n_3 ),
        .CO({\trunc_ln40_3_reg_3957_reg[18]_i_3_n_3 ,\trunc_ln40_3_reg_3957_reg[18]_i_3_n_4 ,\trunc_ln40_3_reg_3957_reg[18]_i_3_n_5 ,\trunc_ln40_3_reg_3957_reg[18]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln40_7_reg_3729[16:13]),
        .O(sub_ln40_4_fu_2246_p20_out[16:13]),
        .S({\trunc_ln40_3_reg_3957[18]_i_8_n_3 ,\trunc_ln40_3_reg_3957[18]_i_9_n_3 ,\trunc_ln40_3_reg_3957[18]_i_10_n_3 ,\trunc_ln40_3_reg_3957[18]_i_11_n_3 }));
  FDRE \trunc_ln40_3_reg_3957_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[21]),
        .Q(trunc_ln40_3_reg_3957[19]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[3]),
        .Q(trunc_ln40_3_reg_3957[1]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[22]),
        .Q(trunc_ln40_3_reg_3957[20]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[23]),
        .Q(trunc_ln40_3_reg_3957[21]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[24]),
        .Q(trunc_ln40_3_reg_3957[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[22]_i_1 
       (.CI(\trunc_ln40_3_reg_3957_reg[18]_i_1_n_3 ),
        .CO({\trunc_ln40_3_reg_3957_reg[22]_i_1_n_3 ,\trunc_ln40_3_reg_3957_reg[22]_i_1_n_4 ,\trunc_ln40_3_reg_3957_reg[22]_i_1_n_5 ,\trunc_ln40_3_reg_3957_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_a0_read_reg_3587[23:20]),
        .O(add_ln40_9_fu_2263_p2[24:21]),
        .S({\trunc_ln40_3_reg_3957[22]_i_2_n_3 ,\trunc_ln40_3_reg_3957[22]_i_3_n_3 ,\trunc_ln40_3_reg_3957[22]_i_4_n_3 ,\trunc_ln40_3_reg_3957[22]_i_5_n_3 }));
  FDRE \trunc_ln40_3_reg_3957_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[25]),
        .Q(trunc_ln40_3_reg_3957[23]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[26]),
        .Q(trunc_ln40_3_reg_3957[24]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[27]),
        .Q(trunc_ln40_3_reg_3957[25]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[28]),
        .Q(trunc_ln40_3_reg_3957[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[26]_i_1 
       (.CI(\trunc_ln40_3_reg_3957_reg[22]_i_1_n_3 ),
        .CO({\trunc_ln40_3_reg_3957_reg[26]_i_1_n_3 ,\trunc_ln40_3_reg_3957_reg[26]_i_1_n_4 ,\trunc_ln40_3_reg_3957_reg[26]_i_1_n_5 ,\trunc_ln40_3_reg_3957_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_a0_read_reg_3587[27:24]),
        .O(add_ln40_9_fu_2263_p2[28:25]),
        .S({\trunc_ln40_3_reg_3957[26]_i_2_n_3 ,\trunc_ln40_3_reg_3957[26]_i_3_n_3 ,\trunc_ln40_3_reg_3957[26]_i_4_n_3 ,\trunc_ln40_3_reg_3957[26]_i_5_n_3 }));
  FDRE \trunc_ln40_3_reg_3957_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[29]),
        .Q(trunc_ln40_3_reg_3957[27]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[30]),
        .Q(trunc_ln40_3_reg_3957[28]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[31]),
        .Q(trunc_ln40_3_reg_3957[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[29]_i_1 
       (.CI(\trunc_ln40_3_reg_3957_reg[26]_i_1_n_3 ),
        .CO({\NLW_trunc_ln40_3_reg_3957_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln40_3_reg_3957_reg[29]_i_1_n_5 ,\trunc_ln40_3_reg_3957_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_a0_read_reg_3587[29:28]}),
        .O({\NLW_trunc_ln40_3_reg_3957_reg[29]_i_1_O_UNCONNECTED [3],add_ln40_9_fu_2263_p2[31:29]}),
        .S({1'b0,\trunc_ln40_3_reg_3957[29]_i_2_n_3 ,\trunc_ln40_3_reg_3957[29]_i_3_n_3 ,\trunc_ln40_3_reg_3957[29]_i_4_n_3 }));
  FDRE \trunc_ln40_3_reg_3957_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[4]),
        .Q(trunc_ln40_3_reg_3957[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln40_3_reg_3957_reg[2]_i_1_n_3 ,\trunc_ln40_3_reg_3957_reg[2]_i_1_n_4 ,\trunc_ln40_3_reg_3957_reg[2]_i_1_n_5 ,\trunc_ln40_3_reg_3957_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({sub_ln40_4_fu_2246_p20_out[2:1],\t_reg_937_reg_n_3_[0] ,1'b0}),
        .O({add_ln40_9_fu_2263_p2[4:2],\NLW_trunc_ln40_3_reg_3957_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln40_3_reg_3957[2]_i_2_n_3 ,\trunc_ln40_3_reg_3957[2]_i_3_n_3 ,\trunc_ln40_3_reg_3957[2]_i_4_n_3 ,addr_a0_read_reg_3587[1]}));
  FDRE \trunc_ln40_3_reg_3957_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[5]),
        .Q(trunc_ln40_3_reg_3957[3]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[6]),
        .Q(trunc_ln40_3_reg_3957[4]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[7]),
        .Q(trunc_ln40_3_reg_3957[5]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[8]),
        .Q(trunc_ln40_3_reg_3957[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[6]_i_1 
       (.CI(\trunc_ln40_3_reg_3957_reg[2]_i_1_n_3 ),
        .CO({\trunc_ln40_3_reg_3957_reg[6]_i_1_n_3 ,\trunc_ln40_3_reg_3957_reg[6]_i_1_n_4 ,\trunc_ln40_3_reg_3957_reg[6]_i_1_n_5 ,\trunc_ln40_3_reg_3957_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_4_fu_2246_p20_out[6:3]),
        .O(add_ln40_9_fu_2263_p2[8:5]),
        .S({\trunc_ln40_3_reg_3957[6]_i_3_n_3 ,\trunc_ln40_3_reg_3957[6]_i_4_n_3 ,\trunc_ln40_3_reg_3957[6]_i_5_n_3 ,\trunc_ln40_3_reg_3957[6]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_3957_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln40_3_reg_3957_reg[6]_i_2_n_3 ,\trunc_ln40_3_reg_3957_reg[6]_i_2_n_4 ,\trunc_ln40_3_reg_3957_reg[6]_i_2_n_5 ,\trunc_ln40_3_reg_3957_reg[6]_i_2_n_6 }),
        .CYINIT(k_fu_2000_p2[0]),
        .DI(add_ln40_7_reg_3729[4:1]),
        .O(sub_ln40_4_fu_2246_p20_out[4:1]),
        .S({\trunc_ln40_3_reg_3957[6]_i_7_n_3 ,\trunc_ln40_3_reg_3957[6]_i_8_n_3 ,\trunc_ln40_3_reg_3957[6]_i_9_n_3 ,\trunc_ln40_3_reg_3957[6]_i_10_n_3 }));
  FDRE \trunc_ln40_3_reg_3957_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[9]),
        .Q(trunc_ln40_3_reg_3957[7]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[10]),
        .Q(trunc_ln40_3_reg_3957[8]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_3957_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln40_9_fu_2263_p2[11]),
        .Q(trunc_ln40_3_reg_3957[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[10]_i_2 
       (.I0(sext_ln68_5_fu_2365_p1[12]),
        .I1(addr_b0_read_reg_3579[12]),
        .O(\trunc_ln68_1_reg_3999[10]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[10]_i_3 
       (.I0(sext_ln68_5_fu_2365_p1[11]),
        .I1(addr_b0_read_reg_3579[11]),
        .O(\trunc_ln68_1_reg_3999[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[10]_i_4 
       (.I0(sext_ln68_5_fu_2365_p1[10]),
        .I1(addr_b0_read_reg_3579[10]),
        .O(\trunc_ln68_1_reg_3999[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[10]_i_5 
       (.I0(sext_ln68_5_fu_2365_p1[9]),
        .I1(addr_b0_read_reg_3579[9]),
        .O(\trunc_ln68_1_reg_3999[10]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[14]_i_2 
       (.I0(sext_ln68_5_fu_2365_p1[16]),
        .I1(addr_b0_read_reg_3579[16]),
        .O(\trunc_ln68_1_reg_3999[14]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[14]_i_3 
       (.I0(sext_ln68_5_fu_2365_p1[15]),
        .I1(addr_b0_read_reg_3579[15]),
        .O(\trunc_ln68_1_reg_3999[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[14]_i_4 
       (.I0(sext_ln68_5_fu_2365_p1[14]),
        .I1(addr_b0_read_reg_3579[14]),
        .O(\trunc_ln68_1_reg_3999[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[14]_i_5 
       (.I0(sext_ln68_5_fu_2365_p1[13]),
        .I1(addr_b0_read_reg_3579[13]),
        .O(\trunc_ln68_1_reg_3999[14]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_3999[18]_i_2 
       (.I0(addr_b0_read_reg_3579[18]),
        .O(\trunc_ln68_1_reg_3999[18]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[18]_i_3 
       (.I0(addr_b0_read_reg_3579[19]),
        .I1(addr_b0_read_reg_3579[20]),
        .O(\trunc_ln68_1_reg_3999[18]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[18]_i_4 
       (.I0(addr_b0_read_reg_3579[18]),
        .I1(addr_b0_read_reg_3579[19]),
        .O(\trunc_ln68_1_reg_3999[18]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[18]_i_5 
       (.I0(addr_b0_read_reg_3579[18]),
        .I1(sext_ln68_5_fu_2365_p1[18]),
        .O(\trunc_ln68_1_reg_3999[18]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[18]_i_6 
       (.I0(sext_ln68_5_fu_2365_p1[17]),
        .I1(addr_b0_read_reg_3579[17]),
        .O(\trunc_ln68_1_reg_3999[18]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[22]_i_2 
       (.I0(addr_b0_read_reg_3579[23]),
        .I1(addr_b0_read_reg_3579[24]),
        .O(\trunc_ln68_1_reg_3999[22]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[22]_i_3 
       (.I0(addr_b0_read_reg_3579[22]),
        .I1(addr_b0_read_reg_3579[23]),
        .O(\trunc_ln68_1_reg_3999[22]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[22]_i_4 
       (.I0(addr_b0_read_reg_3579[21]),
        .I1(addr_b0_read_reg_3579[22]),
        .O(\trunc_ln68_1_reg_3999[22]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[22]_i_5 
       (.I0(addr_b0_read_reg_3579[20]),
        .I1(addr_b0_read_reg_3579[21]),
        .O(\trunc_ln68_1_reg_3999[22]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[26]_i_2 
       (.I0(addr_b0_read_reg_3579[27]),
        .I1(addr_b0_read_reg_3579[28]),
        .O(\trunc_ln68_1_reg_3999[26]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[26]_i_3 
       (.I0(addr_b0_read_reg_3579[26]),
        .I1(addr_b0_read_reg_3579[27]),
        .O(\trunc_ln68_1_reg_3999[26]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[26]_i_4 
       (.I0(addr_b0_read_reg_3579[25]),
        .I1(addr_b0_read_reg_3579[26]),
        .O(\trunc_ln68_1_reg_3999[26]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[26]_i_5 
       (.I0(addr_b0_read_reg_3579[24]),
        .I1(addr_b0_read_reg_3579[25]),
        .O(\trunc_ln68_1_reg_3999[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[29]_i_2 
       (.I0(addr_b0_read_reg_3579[30]),
        .I1(addr_b0_read_reg_3579[31]),
        .O(\trunc_ln68_1_reg_3999[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[29]_i_3 
       (.I0(addr_b0_read_reg_3579[29]),
        .I1(addr_b0_read_reg_3579[30]),
        .O(\trunc_ln68_1_reg_3999[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_3999[29]_i_4 
       (.I0(addr_b0_read_reg_3579[28]),
        .I1(addr_b0_read_reg_3579[29]),
        .O(\trunc_ln68_1_reg_3999[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[2]_i_2 
       (.I0(sext_ln68_5_fu_2365_p1[4]),
        .I1(addr_b0_read_reg_3579[4]),
        .O(\trunc_ln68_1_reg_3999[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[2]_i_3 
       (.I0(sext_ln68_5_fu_2365_p1[3]),
        .I1(addr_b0_read_reg_3579[3]),
        .O(\trunc_ln68_1_reg_3999[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[2]_i_4 
       (.I0(sext_ln68_5_fu_2365_p1[2]),
        .I1(addr_b0_read_reg_3579[2]),
        .O(\trunc_ln68_1_reg_3999[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[6]_i_2 
       (.I0(sext_ln68_5_fu_2365_p1[8]),
        .I1(addr_b0_read_reg_3579[8]),
        .O(\trunc_ln68_1_reg_3999[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[6]_i_3 
       (.I0(sext_ln68_5_fu_2365_p1[7]),
        .I1(addr_b0_read_reg_3579[7]),
        .O(\trunc_ln68_1_reg_3999[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[6]_i_4 
       (.I0(sext_ln68_5_fu_2365_p1[6]),
        .I1(addr_b0_read_reg_3579[6]),
        .O(\trunc_ln68_1_reg_3999[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_3999[6]_i_5 
       (.I0(sext_ln68_5_fu_2365_p1[5]),
        .I1(addr_b0_read_reg_3579[5]),
        .O(\trunc_ln68_1_reg_3999[6]_i_5_n_3 ));
  FDRE \trunc_ln68_1_reg_3999_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[2]),
        .Q(trunc_ln68_1_reg_3999[0]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[12]),
        .Q(trunc_ln68_1_reg_3999[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_3999_reg[10]_i_1 
       (.CI(\trunc_ln68_1_reg_3999_reg[6]_i_1_n_3 ),
        .CO({\trunc_ln68_1_reg_3999_reg[10]_i_1_n_3 ,\trunc_ln68_1_reg_3999_reg[10]_i_1_n_4 ,\trunc_ln68_1_reg_3999_reg[10]_i_1_n_5 ,\trunc_ln68_1_reg_3999_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_5_fu_2365_p1[12:9]),
        .O(add_ln68_4_fu_2369_p2[12:9]),
        .S({\trunc_ln68_1_reg_3999[10]_i_2_n_3 ,\trunc_ln68_1_reg_3999[10]_i_3_n_3 ,\trunc_ln68_1_reg_3999[10]_i_4_n_3 ,\trunc_ln68_1_reg_3999[10]_i_5_n_3 }));
  FDRE \trunc_ln68_1_reg_3999_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[13]),
        .Q(trunc_ln68_1_reg_3999[11]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[14]),
        .Q(trunc_ln68_1_reg_3999[12]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[15]),
        .Q(trunc_ln68_1_reg_3999[13]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[16]),
        .Q(trunc_ln68_1_reg_3999[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_3999_reg[14]_i_1 
       (.CI(\trunc_ln68_1_reg_3999_reg[10]_i_1_n_3 ),
        .CO({\trunc_ln68_1_reg_3999_reg[14]_i_1_n_3 ,\trunc_ln68_1_reg_3999_reg[14]_i_1_n_4 ,\trunc_ln68_1_reg_3999_reg[14]_i_1_n_5 ,\trunc_ln68_1_reg_3999_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_5_fu_2365_p1[16:13]),
        .O(add_ln68_4_fu_2369_p2[16:13]),
        .S({\trunc_ln68_1_reg_3999[14]_i_2_n_3 ,\trunc_ln68_1_reg_3999[14]_i_3_n_3 ,\trunc_ln68_1_reg_3999[14]_i_4_n_3 ,\trunc_ln68_1_reg_3999[14]_i_5_n_3 }));
  FDRE \trunc_ln68_1_reg_3999_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[17]),
        .Q(trunc_ln68_1_reg_3999[15]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[18]),
        .Q(trunc_ln68_1_reg_3999[16]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[19]),
        .Q(trunc_ln68_1_reg_3999[17]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[20]),
        .Q(trunc_ln68_1_reg_3999[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_3999_reg[18]_i_1 
       (.CI(\trunc_ln68_1_reg_3999_reg[14]_i_1_n_3 ),
        .CO({\trunc_ln68_1_reg_3999_reg[18]_i_1_n_3 ,\trunc_ln68_1_reg_3999_reg[18]_i_1_n_4 ,\trunc_ln68_1_reg_3999_reg[18]_i_1_n_5 ,\trunc_ln68_1_reg_3999_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({addr_b0_read_reg_3579[19:18],\trunc_ln68_1_reg_3999[18]_i_2_n_3 ,sext_ln68_5_fu_2365_p1[17]}),
        .O(add_ln68_4_fu_2369_p2[20:17]),
        .S({\trunc_ln68_1_reg_3999[18]_i_3_n_3 ,\trunc_ln68_1_reg_3999[18]_i_4_n_3 ,\trunc_ln68_1_reg_3999[18]_i_5_n_3 ,\trunc_ln68_1_reg_3999[18]_i_6_n_3 }));
  FDRE \trunc_ln68_1_reg_3999_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[21]),
        .Q(trunc_ln68_1_reg_3999[19]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[3]),
        .Q(trunc_ln68_1_reg_3999[1]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[22]),
        .Q(trunc_ln68_1_reg_3999[20]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[23]),
        .Q(trunc_ln68_1_reg_3999[21]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[24]),
        .Q(trunc_ln68_1_reg_3999[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_3999_reg[22]_i_1 
       (.CI(\trunc_ln68_1_reg_3999_reg[18]_i_1_n_3 ),
        .CO({\trunc_ln68_1_reg_3999_reg[22]_i_1_n_3 ,\trunc_ln68_1_reg_3999_reg[22]_i_1_n_4 ,\trunc_ln68_1_reg_3999_reg[22]_i_1_n_5 ,\trunc_ln68_1_reg_3999_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_b0_read_reg_3579[23:20]),
        .O(add_ln68_4_fu_2369_p2[24:21]),
        .S({\trunc_ln68_1_reg_3999[22]_i_2_n_3 ,\trunc_ln68_1_reg_3999[22]_i_3_n_3 ,\trunc_ln68_1_reg_3999[22]_i_4_n_3 ,\trunc_ln68_1_reg_3999[22]_i_5_n_3 }));
  FDRE \trunc_ln68_1_reg_3999_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[25]),
        .Q(trunc_ln68_1_reg_3999[23]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[26]),
        .Q(trunc_ln68_1_reg_3999[24]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[27]),
        .Q(trunc_ln68_1_reg_3999[25]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[28]),
        .Q(trunc_ln68_1_reg_3999[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_3999_reg[26]_i_1 
       (.CI(\trunc_ln68_1_reg_3999_reg[22]_i_1_n_3 ),
        .CO({\trunc_ln68_1_reg_3999_reg[26]_i_1_n_3 ,\trunc_ln68_1_reg_3999_reg[26]_i_1_n_4 ,\trunc_ln68_1_reg_3999_reg[26]_i_1_n_5 ,\trunc_ln68_1_reg_3999_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_b0_read_reg_3579[27:24]),
        .O(add_ln68_4_fu_2369_p2[28:25]),
        .S({\trunc_ln68_1_reg_3999[26]_i_2_n_3 ,\trunc_ln68_1_reg_3999[26]_i_3_n_3 ,\trunc_ln68_1_reg_3999[26]_i_4_n_3 ,\trunc_ln68_1_reg_3999[26]_i_5_n_3 }));
  FDRE \trunc_ln68_1_reg_3999_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[29]),
        .Q(trunc_ln68_1_reg_3999[27]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[30]),
        .Q(trunc_ln68_1_reg_3999[28]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[31]),
        .Q(trunc_ln68_1_reg_3999[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_3999_reg[29]_i_1 
       (.CI(\trunc_ln68_1_reg_3999_reg[26]_i_1_n_3 ),
        .CO({\NLW_trunc_ln68_1_reg_3999_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln68_1_reg_3999_reg[29]_i_1_n_5 ,\trunc_ln68_1_reg_3999_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_b0_read_reg_3579[29:28]}),
        .O({\NLW_trunc_ln68_1_reg_3999_reg[29]_i_1_O_UNCONNECTED [3],add_ln68_4_fu_2369_p2[31:29]}),
        .S({1'b0,\trunc_ln68_1_reg_3999[29]_i_2_n_3 ,\trunc_ln68_1_reg_3999[29]_i_3_n_3 ,\trunc_ln68_1_reg_3999[29]_i_4_n_3 }));
  FDRE \trunc_ln68_1_reg_3999_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[4]),
        .Q(trunc_ln68_1_reg_3999[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_3999_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln68_1_reg_3999_reg[2]_i_1_n_3 ,\trunc_ln68_1_reg_3999_reg[2]_i_1_n_4 ,\trunc_ln68_1_reg_3999_reg[2]_i_1_n_5 ,\trunc_ln68_1_reg_3999_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({sext_ln68_5_fu_2365_p1[4:2],1'b0}),
        .O({add_ln68_4_fu_2369_p2[4:2],\NLW_trunc_ln68_1_reg_3999_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln68_1_reg_3999[2]_i_2_n_3 ,\trunc_ln68_1_reg_3999[2]_i_3_n_3 ,\trunc_ln68_1_reg_3999[2]_i_4_n_3 ,addr_b0_read_reg_3579[1]}));
  FDRE \trunc_ln68_1_reg_3999_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[5]),
        .Q(trunc_ln68_1_reg_3999[3]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[6]),
        .Q(trunc_ln68_1_reg_3999[4]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[7]),
        .Q(trunc_ln68_1_reg_3999[5]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[8]),
        .Q(trunc_ln68_1_reg_3999[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_3999_reg[6]_i_1 
       (.CI(\trunc_ln68_1_reg_3999_reg[2]_i_1_n_3 ),
        .CO({\trunc_ln68_1_reg_3999_reg[6]_i_1_n_3 ,\trunc_ln68_1_reg_3999_reg[6]_i_1_n_4 ,\trunc_ln68_1_reg_3999_reg[6]_i_1_n_5 ,\trunc_ln68_1_reg_3999_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_5_fu_2365_p1[8:5]),
        .O(add_ln68_4_fu_2369_p2[8:5]),
        .S({\trunc_ln68_1_reg_3999[6]_i_2_n_3 ,\trunc_ln68_1_reg_3999[6]_i_3_n_3 ,\trunc_ln68_1_reg_3999[6]_i_4_n_3 ,\trunc_ln68_1_reg_3999[6]_i_5_n_3 }));
  FDRE \trunc_ln68_1_reg_3999_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[9]),
        .Q(trunc_ln68_1_reg_3999[7]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[10]),
        .Q(trunc_ln68_1_reg_3999[8]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_3999_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln68_4_fu_2369_p2[11]),
        .Q(trunc_ln68_1_reg_3999[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[10]_i_2 
       (.I0(sext_ln68_6_fu_2420_p1[12]),
        .I1(addr_b0_read_reg_3579[12]),
        .O(\trunc_ln68_2_reg_4020[10]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[10]_i_3 
       (.I0(sext_ln68_6_fu_2420_p1[11]),
        .I1(addr_b0_read_reg_3579[11]),
        .O(\trunc_ln68_2_reg_4020[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[10]_i_4 
       (.I0(sext_ln68_6_fu_2420_p1[10]),
        .I1(addr_b0_read_reg_3579[10]),
        .O(\trunc_ln68_2_reg_4020[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[10]_i_5 
       (.I0(sext_ln68_6_fu_2420_p1[9]),
        .I1(addr_b0_read_reg_3579[9]),
        .O(\trunc_ln68_2_reg_4020[10]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[14]_i_2 
       (.I0(sext_ln68_6_fu_2420_p1[16]),
        .I1(addr_b0_read_reg_3579[16]),
        .O(\trunc_ln68_2_reg_4020[14]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[14]_i_3 
       (.I0(sext_ln68_6_fu_2420_p1[15]),
        .I1(addr_b0_read_reg_3579[15]),
        .O(\trunc_ln68_2_reg_4020[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[14]_i_4 
       (.I0(sext_ln68_6_fu_2420_p1[14]),
        .I1(addr_b0_read_reg_3579[14]),
        .O(\trunc_ln68_2_reg_4020[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[14]_i_5 
       (.I0(sext_ln68_6_fu_2420_p1[13]),
        .I1(addr_b0_read_reg_3579[13]),
        .O(\trunc_ln68_2_reg_4020[14]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_2_reg_4020[18]_i_2 
       (.I0(addr_b0_read_reg_3579[18]),
        .O(\trunc_ln68_2_reg_4020[18]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[18]_i_3 
       (.I0(addr_b0_read_reg_3579[19]),
        .I1(addr_b0_read_reg_3579[20]),
        .O(\trunc_ln68_2_reg_4020[18]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[18]_i_4 
       (.I0(addr_b0_read_reg_3579[18]),
        .I1(addr_b0_read_reg_3579[19]),
        .O(\trunc_ln68_2_reg_4020[18]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[18]_i_5 
       (.I0(addr_b0_read_reg_3579[18]),
        .I1(sext_ln68_6_fu_2420_p1[18]),
        .O(\trunc_ln68_2_reg_4020[18]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[18]_i_6 
       (.I0(sext_ln68_6_fu_2420_p1[17]),
        .I1(addr_b0_read_reg_3579[17]),
        .O(\trunc_ln68_2_reg_4020[18]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[22]_i_2 
       (.I0(addr_b0_read_reg_3579[23]),
        .I1(addr_b0_read_reg_3579[24]),
        .O(\trunc_ln68_2_reg_4020[22]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[22]_i_3 
       (.I0(addr_b0_read_reg_3579[22]),
        .I1(addr_b0_read_reg_3579[23]),
        .O(\trunc_ln68_2_reg_4020[22]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[22]_i_4 
       (.I0(addr_b0_read_reg_3579[21]),
        .I1(addr_b0_read_reg_3579[22]),
        .O(\trunc_ln68_2_reg_4020[22]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[22]_i_5 
       (.I0(addr_b0_read_reg_3579[20]),
        .I1(addr_b0_read_reg_3579[21]),
        .O(\trunc_ln68_2_reg_4020[22]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[26]_i_2 
       (.I0(addr_b0_read_reg_3579[27]),
        .I1(addr_b0_read_reg_3579[28]),
        .O(\trunc_ln68_2_reg_4020[26]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[26]_i_3 
       (.I0(addr_b0_read_reg_3579[26]),
        .I1(addr_b0_read_reg_3579[27]),
        .O(\trunc_ln68_2_reg_4020[26]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[26]_i_4 
       (.I0(addr_b0_read_reg_3579[25]),
        .I1(addr_b0_read_reg_3579[26]),
        .O(\trunc_ln68_2_reg_4020[26]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[26]_i_5 
       (.I0(addr_b0_read_reg_3579[24]),
        .I1(addr_b0_read_reg_3579[25]),
        .O(\trunc_ln68_2_reg_4020[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[29]_i_2 
       (.I0(addr_b0_read_reg_3579[30]),
        .I1(addr_b0_read_reg_3579[31]),
        .O(\trunc_ln68_2_reg_4020[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[29]_i_3 
       (.I0(addr_b0_read_reg_3579[29]),
        .I1(addr_b0_read_reg_3579[30]),
        .O(\trunc_ln68_2_reg_4020[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_4020[29]_i_4 
       (.I0(addr_b0_read_reg_3579[28]),
        .I1(addr_b0_read_reg_3579[29]),
        .O(\trunc_ln68_2_reg_4020[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[2]_i_2 
       (.I0(sext_ln68_6_fu_2420_p1[4]),
        .I1(addr_b0_read_reg_3579[4]),
        .O(\trunc_ln68_2_reg_4020[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[2]_i_3 
       (.I0(sext_ln68_6_fu_2420_p1[3]),
        .I1(addr_b0_read_reg_3579[3]),
        .O(\trunc_ln68_2_reg_4020[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[2]_i_4 
       (.I0(sext_ln68_6_fu_2420_p1[2]),
        .I1(addr_b0_read_reg_3579[2]),
        .O(\trunc_ln68_2_reg_4020[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[6]_i_2 
       (.I0(sext_ln68_6_fu_2420_p1[8]),
        .I1(addr_b0_read_reg_3579[8]),
        .O(\trunc_ln68_2_reg_4020[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[6]_i_3 
       (.I0(sext_ln68_6_fu_2420_p1[7]),
        .I1(addr_b0_read_reg_3579[7]),
        .O(\trunc_ln68_2_reg_4020[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[6]_i_4 
       (.I0(sext_ln68_6_fu_2420_p1[6]),
        .I1(addr_b0_read_reg_3579[6]),
        .O(\trunc_ln68_2_reg_4020[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_4020[6]_i_5 
       (.I0(sext_ln68_6_fu_2420_p1[5]),
        .I1(addr_b0_read_reg_3579[5]),
        .O(\trunc_ln68_2_reg_4020[6]_i_5_n_3 ));
  FDRE \trunc_ln68_2_reg_4020_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[2]),
        .Q(trunc_ln68_2_reg_4020[0]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[12]),
        .Q(trunc_ln68_2_reg_4020[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_4020_reg[10]_i_1 
       (.CI(\trunc_ln68_2_reg_4020_reg[6]_i_1_n_3 ),
        .CO({\trunc_ln68_2_reg_4020_reg[10]_i_1_n_3 ,\trunc_ln68_2_reg_4020_reg[10]_i_1_n_4 ,\trunc_ln68_2_reg_4020_reg[10]_i_1_n_5 ,\trunc_ln68_2_reg_4020_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_6_fu_2420_p1[12:9]),
        .O(add_ln68_5_fu_2424_p2[12:9]),
        .S({\trunc_ln68_2_reg_4020[10]_i_2_n_3 ,\trunc_ln68_2_reg_4020[10]_i_3_n_3 ,\trunc_ln68_2_reg_4020[10]_i_4_n_3 ,\trunc_ln68_2_reg_4020[10]_i_5_n_3 }));
  FDRE \trunc_ln68_2_reg_4020_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[13]),
        .Q(trunc_ln68_2_reg_4020[11]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[14]),
        .Q(trunc_ln68_2_reg_4020[12]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[15]),
        .Q(trunc_ln68_2_reg_4020[13]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[16]),
        .Q(trunc_ln68_2_reg_4020[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_4020_reg[14]_i_1 
       (.CI(\trunc_ln68_2_reg_4020_reg[10]_i_1_n_3 ),
        .CO({\trunc_ln68_2_reg_4020_reg[14]_i_1_n_3 ,\trunc_ln68_2_reg_4020_reg[14]_i_1_n_4 ,\trunc_ln68_2_reg_4020_reg[14]_i_1_n_5 ,\trunc_ln68_2_reg_4020_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_6_fu_2420_p1[16:13]),
        .O(add_ln68_5_fu_2424_p2[16:13]),
        .S({\trunc_ln68_2_reg_4020[14]_i_2_n_3 ,\trunc_ln68_2_reg_4020[14]_i_3_n_3 ,\trunc_ln68_2_reg_4020[14]_i_4_n_3 ,\trunc_ln68_2_reg_4020[14]_i_5_n_3 }));
  FDRE \trunc_ln68_2_reg_4020_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[17]),
        .Q(trunc_ln68_2_reg_4020[15]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[18]),
        .Q(trunc_ln68_2_reg_4020[16]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[19]),
        .Q(trunc_ln68_2_reg_4020[17]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[20]),
        .Q(trunc_ln68_2_reg_4020[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_4020_reg[18]_i_1 
       (.CI(\trunc_ln68_2_reg_4020_reg[14]_i_1_n_3 ),
        .CO({\trunc_ln68_2_reg_4020_reg[18]_i_1_n_3 ,\trunc_ln68_2_reg_4020_reg[18]_i_1_n_4 ,\trunc_ln68_2_reg_4020_reg[18]_i_1_n_5 ,\trunc_ln68_2_reg_4020_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({addr_b0_read_reg_3579[19:18],\trunc_ln68_2_reg_4020[18]_i_2_n_3 ,sext_ln68_6_fu_2420_p1[17]}),
        .O(add_ln68_5_fu_2424_p2[20:17]),
        .S({\trunc_ln68_2_reg_4020[18]_i_3_n_3 ,\trunc_ln68_2_reg_4020[18]_i_4_n_3 ,\trunc_ln68_2_reg_4020[18]_i_5_n_3 ,\trunc_ln68_2_reg_4020[18]_i_6_n_3 }));
  FDRE \trunc_ln68_2_reg_4020_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[21]),
        .Q(trunc_ln68_2_reg_4020[19]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[3]),
        .Q(trunc_ln68_2_reg_4020[1]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[22]),
        .Q(trunc_ln68_2_reg_4020[20]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[23]),
        .Q(trunc_ln68_2_reg_4020[21]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[24]),
        .Q(trunc_ln68_2_reg_4020[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_4020_reg[22]_i_1 
       (.CI(\trunc_ln68_2_reg_4020_reg[18]_i_1_n_3 ),
        .CO({\trunc_ln68_2_reg_4020_reg[22]_i_1_n_3 ,\trunc_ln68_2_reg_4020_reg[22]_i_1_n_4 ,\trunc_ln68_2_reg_4020_reg[22]_i_1_n_5 ,\trunc_ln68_2_reg_4020_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_b0_read_reg_3579[23:20]),
        .O(add_ln68_5_fu_2424_p2[24:21]),
        .S({\trunc_ln68_2_reg_4020[22]_i_2_n_3 ,\trunc_ln68_2_reg_4020[22]_i_3_n_3 ,\trunc_ln68_2_reg_4020[22]_i_4_n_3 ,\trunc_ln68_2_reg_4020[22]_i_5_n_3 }));
  FDRE \trunc_ln68_2_reg_4020_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[25]),
        .Q(trunc_ln68_2_reg_4020[23]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[26]),
        .Q(trunc_ln68_2_reg_4020[24]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[27]),
        .Q(trunc_ln68_2_reg_4020[25]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[28]),
        .Q(trunc_ln68_2_reg_4020[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_4020_reg[26]_i_1 
       (.CI(\trunc_ln68_2_reg_4020_reg[22]_i_1_n_3 ),
        .CO({\trunc_ln68_2_reg_4020_reg[26]_i_1_n_3 ,\trunc_ln68_2_reg_4020_reg[26]_i_1_n_4 ,\trunc_ln68_2_reg_4020_reg[26]_i_1_n_5 ,\trunc_ln68_2_reg_4020_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_b0_read_reg_3579[27:24]),
        .O(add_ln68_5_fu_2424_p2[28:25]),
        .S({\trunc_ln68_2_reg_4020[26]_i_2_n_3 ,\trunc_ln68_2_reg_4020[26]_i_3_n_3 ,\trunc_ln68_2_reg_4020[26]_i_4_n_3 ,\trunc_ln68_2_reg_4020[26]_i_5_n_3 }));
  FDRE \trunc_ln68_2_reg_4020_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[29]),
        .Q(trunc_ln68_2_reg_4020[27]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[30]),
        .Q(trunc_ln68_2_reg_4020[28]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[31]),
        .Q(trunc_ln68_2_reg_4020[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_4020_reg[29]_i_1 
       (.CI(\trunc_ln68_2_reg_4020_reg[26]_i_1_n_3 ),
        .CO({\NLW_trunc_ln68_2_reg_4020_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln68_2_reg_4020_reg[29]_i_1_n_5 ,\trunc_ln68_2_reg_4020_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_b0_read_reg_3579[29:28]}),
        .O({\NLW_trunc_ln68_2_reg_4020_reg[29]_i_1_O_UNCONNECTED [3],add_ln68_5_fu_2424_p2[31:29]}),
        .S({1'b0,\trunc_ln68_2_reg_4020[29]_i_2_n_3 ,\trunc_ln68_2_reg_4020[29]_i_3_n_3 ,\trunc_ln68_2_reg_4020[29]_i_4_n_3 }));
  FDRE \trunc_ln68_2_reg_4020_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[4]),
        .Q(trunc_ln68_2_reg_4020[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_4020_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln68_2_reg_4020_reg[2]_i_1_n_3 ,\trunc_ln68_2_reg_4020_reg[2]_i_1_n_4 ,\trunc_ln68_2_reg_4020_reg[2]_i_1_n_5 ,\trunc_ln68_2_reg_4020_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({sext_ln68_6_fu_2420_p1[4:2],1'b0}),
        .O({add_ln68_5_fu_2424_p2[4:2],\NLW_trunc_ln68_2_reg_4020_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln68_2_reg_4020[2]_i_2_n_3 ,\trunc_ln68_2_reg_4020[2]_i_3_n_3 ,\trunc_ln68_2_reg_4020[2]_i_4_n_3 ,addr_b0_read_reg_3579[1]}));
  FDRE \trunc_ln68_2_reg_4020_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[5]),
        .Q(trunc_ln68_2_reg_4020[3]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[6]),
        .Q(trunc_ln68_2_reg_4020[4]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[7]),
        .Q(trunc_ln68_2_reg_4020[5]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[8]),
        .Q(trunc_ln68_2_reg_4020[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_4020_reg[6]_i_1 
       (.CI(\trunc_ln68_2_reg_4020_reg[2]_i_1_n_3 ),
        .CO({\trunc_ln68_2_reg_4020_reg[6]_i_1_n_3 ,\trunc_ln68_2_reg_4020_reg[6]_i_1_n_4 ,\trunc_ln68_2_reg_4020_reg[6]_i_1_n_5 ,\trunc_ln68_2_reg_4020_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_6_fu_2420_p1[8:5]),
        .O(add_ln68_5_fu_2424_p2[8:5]),
        .S({\trunc_ln68_2_reg_4020[6]_i_2_n_3 ,\trunc_ln68_2_reg_4020[6]_i_3_n_3 ,\trunc_ln68_2_reg_4020[6]_i_4_n_3 ,\trunc_ln68_2_reg_4020[6]_i_5_n_3 }));
  FDRE \trunc_ln68_2_reg_4020_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[9]),
        .Q(trunc_ln68_2_reg_4020[7]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[10]),
        .Q(trunc_ln68_2_reg_4020[8]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_4020_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln68_5_fu_2424_p2[11]),
        .Q(trunc_ln68_2_reg_4020[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[10]_i_10 
       (.I0(sext_ln139_reg_3858_reg_n_104),
        .I1(mul_ln61_2_reg_4036_reg_n_104),
        .O(\trunc_ln68_3_reg_4041[10]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[10]_i_3 
       (.I0(sub_ln68_3_fu_2466_p2[10]),
        .I1(addr_b0_read_reg_3579[12]),
        .O(\trunc_ln68_3_reg_4041[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[10]_i_4 
       (.I0(sub_ln68_3_fu_2466_p2[9]),
        .I1(addr_b0_read_reg_3579[11]),
        .O(\trunc_ln68_3_reg_4041[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[10]_i_5 
       (.I0(sub_ln68_3_fu_2466_p2[8]),
        .I1(addr_b0_read_reg_3579[10]),
        .O(\trunc_ln68_3_reg_4041[10]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[10]_i_6 
       (.I0(sub_ln68_3_fu_2466_p2[7]),
        .I1(addr_b0_read_reg_3579[9]),
        .O(\trunc_ln68_3_reg_4041[10]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[10]_i_7 
       (.I0(sext_ln139_reg_3858_reg_n_101),
        .I1(mul_ln61_2_reg_4036_reg_n_101),
        .O(\trunc_ln68_3_reg_4041[10]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[10]_i_8 
       (.I0(sext_ln139_reg_3858_reg_n_102),
        .I1(mul_ln61_2_reg_4036_reg_n_102),
        .O(\trunc_ln68_3_reg_4041[10]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[10]_i_9 
       (.I0(sext_ln139_reg_3858_reg_n_103),
        .I1(mul_ln61_2_reg_4036_reg_n_103),
        .O(\trunc_ln68_3_reg_4041[10]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[14]_i_10 
       (.I0(sext_ln139_reg_3858_reg_n_100),
        .I1(mul_ln61_2_reg_4036_reg_n_100),
        .O(\trunc_ln68_3_reg_4041[14]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[14]_i_3 
       (.I0(sub_ln68_3_fu_2466_p2[14]),
        .I1(addr_b0_read_reg_3579[16]),
        .O(\trunc_ln68_3_reg_4041[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[14]_i_4 
       (.I0(sub_ln68_3_fu_2466_p2[13]),
        .I1(addr_b0_read_reg_3579[15]),
        .O(\trunc_ln68_3_reg_4041[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[14]_i_5 
       (.I0(sub_ln68_3_fu_2466_p2[12]),
        .I1(addr_b0_read_reg_3579[14]),
        .O(\trunc_ln68_3_reg_4041[14]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[14]_i_6 
       (.I0(sub_ln68_3_fu_2466_p2[11]),
        .I1(addr_b0_read_reg_3579[13]),
        .O(\trunc_ln68_3_reg_4041[14]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[14]_i_7 
       (.I0(sext_ln139_reg_3858_reg_n_97),
        .I1(mul_ln61_2_reg_4036_reg_n_97),
        .O(\trunc_ln68_3_reg_4041[14]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[14]_i_8 
       (.I0(sext_ln139_reg_3858_reg_n_98),
        .I1(mul_ln61_2_reg_4036_reg_n_98),
        .O(\trunc_ln68_3_reg_4041[14]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[14]_i_9 
       (.I0(sext_ln139_reg_3858_reg_n_99),
        .I1(mul_ln61_2_reg_4036_reg_n_99),
        .O(\trunc_ln68_3_reg_4041[14]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[18]_i_10 
       (.I0(sext_ln139_reg_3858_reg_n_94),
        .I1(mul_ln61_2_reg_4036_reg_n_94),
        .O(\trunc_ln68_3_reg_4041[18]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[18]_i_11 
       (.I0(sext_ln139_reg_3858_reg_n_95),
        .I1(mul_ln61_2_reg_4036_reg_n_95),
        .O(\trunc_ln68_3_reg_4041[18]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[18]_i_12 
       (.I0(sext_ln139_reg_3858_reg_n_96),
        .I1(mul_ln61_2_reg_4036_reg_n_96),
        .O(\trunc_ln68_3_reg_4041[18]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[18]_i_4 
       (.I0(addr_b0_read_reg_3579[19]),
        .I1(addr_b0_read_reg_3579[20]),
        .O(\trunc_ln68_3_reg_4041[18]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[18]_i_5 
       (.I0(addr_b0_read_reg_3579[19]),
        .I1(\trunc_ln68_3_reg_4041_reg[18]_i_2_n_5 ),
        .O(\trunc_ln68_3_reg_4041[18]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[18]_i_6 
       (.I0(sub_ln68_3_fu_2466_p2[16]),
        .I1(addr_b0_read_reg_3579[18]),
        .O(\trunc_ln68_3_reg_4041[18]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[18]_i_7 
       (.I0(sub_ln68_3_fu_2466_p2[15]),
        .I1(addr_b0_read_reg_3579[17]),
        .O(\trunc_ln68_3_reg_4041[18]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[18]_i_8 
       (.I0(sext_ln139_reg_3858_reg_n_92),
        .I1(mul_ln61_2_reg_4036_reg_n_92),
        .O(\trunc_ln68_3_reg_4041[18]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[18]_i_9 
       (.I0(sext_ln139_reg_3858_reg_n_93),
        .I1(mul_ln61_2_reg_4036_reg_n_93),
        .O(\trunc_ln68_3_reg_4041[18]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[22]_i_2 
       (.I0(addr_b0_read_reg_3579[23]),
        .I1(addr_b0_read_reg_3579[24]),
        .O(\trunc_ln68_3_reg_4041[22]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[22]_i_3 
       (.I0(addr_b0_read_reg_3579[22]),
        .I1(addr_b0_read_reg_3579[23]),
        .O(\trunc_ln68_3_reg_4041[22]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[22]_i_4 
       (.I0(addr_b0_read_reg_3579[21]),
        .I1(addr_b0_read_reg_3579[22]),
        .O(\trunc_ln68_3_reg_4041[22]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[22]_i_5 
       (.I0(addr_b0_read_reg_3579[20]),
        .I1(addr_b0_read_reg_3579[21]),
        .O(\trunc_ln68_3_reg_4041[22]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[26]_i_2 
       (.I0(addr_b0_read_reg_3579[27]),
        .I1(addr_b0_read_reg_3579[28]),
        .O(\trunc_ln68_3_reg_4041[26]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[26]_i_3 
       (.I0(addr_b0_read_reg_3579[26]),
        .I1(addr_b0_read_reg_3579[27]),
        .O(\trunc_ln68_3_reg_4041[26]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[26]_i_4 
       (.I0(addr_b0_read_reg_3579[25]),
        .I1(addr_b0_read_reg_3579[26]),
        .O(\trunc_ln68_3_reg_4041[26]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[26]_i_5 
       (.I0(addr_b0_read_reg_3579[24]),
        .I1(addr_b0_read_reg_3579[25]),
        .O(\trunc_ln68_3_reg_4041[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[29]_i_2 
       (.I0(addr_b0_read_reg_3579[30]),
        .I1(addr_b0_read_reg_3579[31]),
        .O(\trunc_ln68_3_reg_4041[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[29]_i_3 
       (.I0(addr_b0_read_reg_3579[29]),
        .I1(addr_b0_read_reg_3579[30]),
        .O(\trunc_ln68_3_reg_4041[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[29]_i_4 
       (.I0(addr_b0_read_reg_3579[28]),
        .I1(addr_b0_read_reg_3579[29]),
        .O(\trunc_ln68_3_reg_4041[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[2]_i_2 
       (.I0(sub_ln68_3_fu_2466_p2[2]),
        .I1(addr_b0_read_reg_3579[4]),
        .O(\trunc_ln68_3_reg_4041[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[2]_i_3 
       (.I0(sub_ln68_3_fu_2466_p2[1]),
        .I1(addr_b0_read_reg_3579[3]),
        .O(\trunc_ln68_3_reg_4041[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[2]_i_4 
       (.I0(sub_ln68_3_fu_2466_p2[0]),
        .I1(addr_b0_read_reg_3579[2]),
        .O(\trunc_ln68_3_reg_4041[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[6]_i_10 
       (.I0(sext_ln139_reg_3858_reg_n_108),
        .I1(mul_ln61_2_reg_4036_reg_n_108),
        .O(\trunc_ln68_3_reg_4041[6]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[6]_i_3 
       (.I0(sub_ln68_3_fu_2466_p2[6]),
        .I1(addr_b0_read_reg_3579[8]),
        .O(\trunc_ln68_3_reg_4041[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[6]_i_4 
       (.I0(sub_ln68_3_fu_2466_p2[5]),
        .I1(addr_b0_read_reg_3579[7]),
        .O(\trunc_ln68_3_reg_4041[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[6]_i_5 
       (.I0(sub_ln68_3_fu_2466_p2[4]),
        .I1(addr_b0_read_reg_3579[6]),
        .O(\trunc_ln68_3_reg_4041[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_4041[6]_i_6 
       (.I0(sub_ln68_3_fu_2466_p2[3]),
        .I1(addr_b0_read_reg_3579[5]),
        .O(\trunc_ln68_3_reg_4041[6]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[6]_i_7 
       (.I0(sext_ln139_reg_3858_reg_n_105),
        .I1(mul_ln61_2_reg_4036_reg_n_105),
        .O(\trunc_ln68_3_reg_4041[6]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[6]_i_8 
       (.I0(sext_ln139_reg_3858_reg_n_106),
        .I1(mul_ln61_2_reg_4036_reg_n_106),
        .O(\trunc_ln68_3_reg_4041[6]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_4041[6]_i_9 
       (.I0(sext_ln139_reg_3858_reg_n_107),
        .I1(mul_ln61_2_reg_4036_reg_n_107),
        .O(\trunc_ln68_3_reg_4041[6]_i_9_n_3 ));
  FDRE \trunc_ln68_3_reg_4041_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[2]),
        .Q(trunc_ln68_3_reg_4041[0]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[12]),
        .Q(trunc_ln68_3_reg_4041[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_4041_reg[10]_i_1 
       (.CI(\trunc_ln68_3_reg_4041_reg[6]_i_1_n_3 ),
        .CO({\trunc_ln68_3_reg_4041_reg[10]_i_1_n_3 ,\trunc_ln68_3_reg_4041_reg[10]_i_1_n_4 ,\trunc_ln68_3_reg_4041_reg[10]_i_1_n_5 ,\trunc_ln68_3_reg_4041_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_3_fu_2466_p2[10:7]),
        .O(add_ln68_6_fu_2483_p2[12:9]),
        .S({\trunc_ln68_3_reg_4041[10]_i_3_n_3 ,\trunc_ln68_3_reg_4041[10]_i_4_n_3 ,\trunc_ln68_3_reg_4041[10]_i_5_n_3 ,\trunc_ln68_3_reg_4041[10]_i_6_n_3 }));
  CARRY4 \trunc_ln68_3_reg_4041_reg[10]_i_2 
       (.CI(\trunc_ln68_3_reg_4041_reg[6]_i_2_n_3 ),
        .CO({\trunc_ln68_3_reg_4041_reg[10]_i_2_n_3 ,\trunc_ln68_3_reg_4041_reg[10]_i_2_n_4 ,\trunc_ln68_3_reg_4041_reg[10]_i_2_n_5 ,\trunc_ln68_3_reg_4041_reg[10]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({sext_ln139_reg_3858_reg_n_101,sext_ln139_reg_3858_reg_n_102,sext_ln139_reg_3858_reg_n_103,sext_ln139_reg_3858_reg_n_104}),
        .O(sub_ln68_3_fu_2466_p2[7:4]),
        .S({\trunc_ln68_3_reg_4041[10]_i_7_n_3 ,\trunc_ln68_3_reg_4041[10]_i_8_n_3 ,\trunc_ln68_3_reg_4041[10]_i_9_n_3 ,\trunc_ln68_3_reg_4041[10]_i_10_n_3 }));
  FDRE \trunc_ln68_3_reg_4041_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[13]),
        .Q(trunc_ln68_3_reg_4041[11]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[14]),
        .Q(trunc_ln68_3_reg_4041[12]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[15]),
        .Q(trunc_ln68_3_reg_4041[13]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[16]),
        .Q(trunc_ln68_3_reg_4041[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_4041_reg[14]_i_1 
       (.CI(\trunc_ln68_3_reg_4041_reg[10]_i_1_n_3 ),
        .CO({\trunc_ln68_3_reg_4041_reg[14]_i_1_n_3 ,\trunc_ln68_3_reg_4041_reg[14]_i_1_n_4 ,\trunc_ln68_3_reg_4041_reg[14]_i_1_n_5 ,\trunc_ln68_3_reg_4041_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_3_fu_2466_p2[14:11]),
        .O(add_ln68_6_fu_2483_p2[16:13]),
        .S({\trunc_ln68_3_reg_4041[14]_i_3_n_3 ,\trunc_ln68_3_reg_4041[14]_i_4_n_3 ,\trunc_ln68_3_reg_4041[14]_i_5_n_3 ,\trunc_ln68_3_reg_4041[14]_i_6_n_3 }));
  CARRY4 \trunc_ln68_3_reg_4041_reg[14]_i_2 
       (.CI(\trunc_ln68_3_reg_4041_reg[10]_i_2_n_3 ),
        .CO({\trunc_ln68_3_reg_4041_reg[14]_i_2_n_3 ,\trunc_ln68_3_reg_4041_reg[14]_i_2_n_4 ,\trunc_ln68_3_reg_4041_reg[14]_i_2_n_5 ,\trunc_ln68_3_reg_4041_reg[14]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({sext_ln139_reg_3858_reg_n_97,sext_ln139_reg_3858_reg_n_98,sext_ln139_reg_3858_reg_n_99,sext_ln139_reg_3858_reg_n_100}),
        .O(sub_ln68_3_fu_2466_p2[11:8]),
        .S({\trunc_ln68_3_reg_4041[14]_i_7_n_3 ,\trunc_ln68_3_reg_4041[14]_i_8_n_3 ,\trunc_ln68_3_reg_4041[14]_i_9_n_3 ,\trunc_ln68_3_reg_4041[14]_i_10_n_3 }));
  FDRE \trunc_ln68_3_reg_4041_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[17]),
        .Q(trunc_ln68_3_reg_4041[15]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[18]),
        .Q(trunc_ln68_3_reg_4041[16]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[19]),
        .Q(trunc_ln68_3_reg_4041[17]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[20]),
        .Q(trunc_ln68_3_reg_4041[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_4041_reg[18]_i_1 
       (.CI(\trunc_ln68_3_reg_4041_reg[14]_i_1_n_3 ),
        .CO({\trunc_ln68_3_reg_4041_reg[18]_i_1_n_3 ,\trunc_ln68_3_reg_4041_reg[18]_i_1_n_4 ,\trunc_ln68_3_reg_4041_reg[18]_i_1_n_5 ,\trunc_ln68_3_reg_4041_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({addr_b0_read_reg_3579[19],\trunc_ln68_3_reg_4041_reg[18]_i_2_n_5 ,sub_ln68_3_fu_2466_p2[16:15]}),
        .O(add_ln68_6_fu_2483_p2[20:17]),
        .S({\trunc_ln68_3_reg_4041[18]_i_4_n_3 ,\trunc_ln68_3_reg_4041[18]_i_5_n_3 ,\trunc_ln68_3_reg_4041[18]_i_6_n_3 ,\trunc_ln68_3_reg_4041[18]_i_7_n_3 }));
  CARRY4 \trunc_ln68_3_reg_4041_reg[18]_i_2 
       (.CI(\trunc_ln68_3_reg_4041_reg[18]_i_3_n_3 ),
        .CO({\NLW_trunc_ln68_3_reg_4041_reg[18]_i_2_CO_UNCONNECTED [3:2],\trunc_ln68_3_reg_4041_reg[18]_i_2_n_5 ,\NLW_trunc_ln68_3_reg_4041_reg[18]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln61_2_reg_4036_reg_n_92}),
        .O({\NLW_trunc_ln68_3_reg_4041_reg[18]_i_2_O_UNCONNECTED [3:1],sub_ln68_3_fu_2466_p2[16]}),
        .S({1'b0,1'b0,1'b1,\trunc_ln68_3_reg_4041[18]_i_8_n_3 }));
  CARRY4 \trunc_ln68_3_reg_4041_reg[18]_i_3 
       (.CI(\trunc_ln68_3_reg_4041_reg[14]_i_2_n_3 ),
        .CO({\trunc_ln68_3_reg_4041_reg[18]_i_3_n_3 ,\trunc_ln68_3_reg_4041_reg[18]_i_3_n_4 ,\trunc_ln68_3_reg_4041_reg[18]_i_3_n_5 ,\trunc_ln68_3_reg_4041_reg[18]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({sext_ln139_reg_3858_reg_n_93,sext_ln139_reg_3858_reg_n_94,sext_ln139_reg_3858_reg_n_95,sext_ln139_reg_3858_reg_n_96}),
        .O(sub_ln68_3_fu_2466_p2[15:12]),
        .S({\trunc_ln68_3_reg_4041[18]_i_9_n_3 ,\trunc_ln68_3_reg_4041[18]_i_10_n_3 ,\trunc_ln68_3_reg_4041[18]_i_11_n_3 ,\trunc_ln68_3_reg_4041[18]_i_12_n_3 }));
  FDRE \trunc_ln68_3_reg_4041_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[21]),
        .Q(trunc_ln68_3_reg_4041[19]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[3]),
        .Q(trunc_ln68_3_reg_4041[1]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[22]),
        .Q(trunc_ln68_3_reg_4041[20]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[23]),
        .Q(trunc_ln68_3_reg_4041[21]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[24]),
        .Q(trunc_ln68_3_reg_4041[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_4041_reg[22]_i_1 
       (.CI(\trunc_ln68_3_reg_4041_reg[18]_i_1_n_3 ),
        .CO({\trunc_ln68_3_reg_4041_reg[22]_i_1_n_3 ,\trunc_ln68_3_reg_4041_reg[22]_i_1_n_4 ,\trunc_ln68_3_reg_4041_reg[22]_i_1_n_5 ,\trunc_ln68_3_reg_4041_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_b0_read_reg_3579[23:20]),
        .O(add_ln68_6_fu_2483_p2[24:21]),
        .S({\trunc_ln68_3_reg_4041[22]_i_2_n_3 ,\trunc_ln68_3_reg_4041[22]_i_3_n_3 ,\trunc_ln68_3_reg_4041[22]_i_4_n_3 ,\trunc_ln68_3_reg_4041[22]_i_5_n_3 }));
  FDRE \trunc_ln68_3_reg_4041_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[25]),
        .Q(trunc_ln68_3_reg_4041[23]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[26]),
        .Q(trunc_ln68_3_reg_4041[24]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[27]),
        .Q(trunc_ln68_3_reg_4041[25]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[28]),
        .Q(trunc_ln68_3_reg_4041[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_4041_reg[26]_i_1 
       (.CI(\trunc_ln68_3_reg_4041_reg[22]_i_1_n_3 ),
        .CO({\trunc_ln68_3_reg_4041_reg[26]_i_1_n_3 ,\trunc_ln68_3_reg_4041_reg[26]_i_1_n_4 ,\trunc_ln68_3_reg_4041_reg[26]_i_1_n_5 ,\trunc_ln68_3_reg_4041_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(addr_b0_read_reg_3579[27:24]),
        .O(add_ln68_6_fu_2483_p2[28:25]),
        .S({\trunc_ln68_3_reg_4041[26]_i_2_n_3 ,\trunc_ln68_3_reg_4041[26]_i_3_n_3 ,\trunc_ln68_3_reg_4041[26]_i_4_n_3 ,\trunc_ln68_3_reg_4041[26]_i_5_n_3 }));
  FDRE \trunc_ln68_3_reg_4041_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[29]),
        .Q(trunc_ln68_3_reg_4041[27]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[30]),
        .Q(trunc_ln68_3_reg_4041[28]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[31]),
        .Q(trunc_ln68_3_reg_4041[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_4041_reg[29]_i_1 
       (.CI(\trunc_ln68_3_reg_4041_reg[26]_i_1_n_3 ),
        .CO({\NLW_trunc_ln68_3_reg_4041_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln68_3_reg_4041_reg[29]_i_1_n_5 ,\trunc_ln68_3_reg_4041_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_b0_read_reg_3579[29:28]}),
        .O({\NLW_trunc_ln68_3_reg_4041_reg[29]_i_1_O_UNCONNECTED [3],add_ln68_6_fu_2483_p2[31:29]}),
        .S({1'b0,\trunc_ln68_3_reg_4041[29]_i_2_n_3 ,\trunc_ln68_3_reg_4041[29]_i_3_n_3 ,\trunc_ln68_3_reg_4041[29]_i_4_n_3 }));
  FDRE \trunc_ln68_3_reg_4041_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[4]),
        .Q(trunc_ln68_3_reg_4041[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_4041_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln68_3_reg_4041_reg[2]_i_1_n_3 ,\trunc_ln68_3_reg_4041_reg[2]_i_1_n_4 ,\trunc_ln68_3_reg_4041_reg[2]_i_1_n_5 ,\trunc_ln68_3_reg_4041_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({sub_ln68_3_fu_2466_p2[2:0],1'b0}),
        .O({add_ln68_6_fu_2483_p2[4:2],\NLW_trunc_ln68_3_reg_4041_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln68_3_reg_4041[2]_i_2_n_3 ,\trunc_ln68_3_reg_4041[2]_i_3_n_3 ,\trunc_ln68_3_reg_4041[2]_i_4_n_3 ,addr_b0_read_reg_3579[1]}));
  FDRE \trunc_ln68_3_reg_4041_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[5]),
        .Q(trunc_ln68_3_reg_4041[3]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[6]),
        .Q(trunc_ln68_3_reg_4041[4]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[7]),
        .Q(trunc_ln68_3_reg_4041[5]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[8]),
        .Q(trunc_ln68_3_reg_4041[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_4041_reg[6]_i_1 
       (.CI(\trunc_ln68_3_reg_4041_reg[2]_i_1_n_3 ),
        .CO({\trunc_ln68_3_reg_4041_reg[6]_i_1_n_3 ,\trunc_ln68_3_reg_4041_reg[6]_i_1_n_4 ,\trunc_ln68_3_reg_4041_reg[6]_i_1_n_5 ,\trunc_ln68_3_reg_4041_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_3_fu_2466_p2[6:3]),
        .O(add_ln68_6_fu_2483_p2[8:5]),
        .S({\trunc_ln68_3_reg_4041[6]_i_3_n_3 ,\trunc_ln68_3_reg_4041[6]_i_4_n_3 ,\trunc_ln68_3_reg_4041[6]_i_5_n_3 ,\trunc_ln68_3_reg_4041[6]_i_6_n_3 }));
  CARRY4 \trunc_ln68_3_reg_4041_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln68_3_reg_4041_reg[6]_i_2_n_3 ,\trunc_ln68_3_reg_4041_reg[6]_i_2_n_4 ,\trunc_ln68_3_reg_4041_reg[6]_i_2_n_5 ,\trunc_ln68_3_reg_4041_reg[6]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({sext_ln139_reg_3858_reg_n_105,sext_ln139_reg_3858_reg_n_106,sext_ln139_reg_3858_reg_n_107,sext_ln139_reg_3858_reg_n_108}),
        .O(sub_ln68_3_fu_2466_p2[3:0]),
        .S({\trunc_ln68_3_reg_4041[6]_i_7_n_3 ,\trunc_ln68_3_reg_4041[6]_i_8_n_3 ,\trunc_ln68_3_reg_4041[6]_i_9_n_3 ,\trunc_ln68_3_reg_4041[6]_i_10_n_3 }));
  FDRE \trunc_ln68_3_reg_4041_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[9]),
        .Q(trunc_ln68_3_reg_4041[7]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[10]),
        .Q(trunc_ln68_3_reg_4041[8]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_4041_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln68_6_fu_2483_p2[11]),
        .Q(trunc_ln68_3_reg_4041[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[13]_i_2 
       (.I0(add_ln90_fu_2051_p2[13]),
        .I1(addr_c0_read_reg_3571[15]),
        .O(\trunc_ln_reg_3897[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[13]_i_3 
       (.I0(add_ln90_fu_2051_p2[12]),
        .I1(addr_c0_read_reg_3571[14]),
        .O(\trunc_ln_reg_3897[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[13]_i_4 
       (.I0(add_ln90_fu_2051_p2[11]),
        .I1(addr_c0_read_reg_3571[13]),
        .O(\trunc_ln_reg_3897[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[13]_i_5 
       (.I0(add_ln90_fu_2051_p2[10]),
        .I1(addr_c0_read_reg_3571[12]),
        .O(\trunc_ln_reg_3897[13]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[17]_i_2 
       (.I0(add_ln90_fu_2051_p2[15]),
        .I1(addr_c0_read_reg_3571[17]),
        .O(\trunc_ln_reg_3897[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[17]_i_3 
       (.I0(add_ln90_fu_2051_p2[14]),
        .I1(addr_c0_read_reg_3571[16]),
        .O(\trunc_ln_reg_3897[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[5]_i_2 
       (.I0(add_ln90_fu_2051_p2[5]),
        .I1(addr_c0_read_reg_3571[7]),
        .O(\trunc_ln_reg_3897[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[5]_i_3 
       (.I0(add_ln90_fu_2051_p2[4]),
        .I1(addr_c0_read_reg_3571[6]),
        .O(\trunc_ln_reg_3897[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[5]_i_4 
       (.I0(add_ln90_fu_2051_p2[3]),
        .I1(addr_c0_read_reg_3571[5]),
        .O(\trunc_ln_reg_3897[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[5]_i_5 
       (.I0(add_ln90_fu_2051_p2[2]),
        .I1(addr_c0_read_reg_3571[4]),
        .O(\trunc_ln_reg_3897[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[9]_i_2 
       (.I0(add_ln90_fu_2051_p2[9]),
        .I1(addr_c0_read_reg_3571[11]),
        .O(\trunc_ln_reg_3897[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[9]_i_3 
       (.I0(add_ln90_fu_2051_p2[8]),
        .I1(addr_c0_read_reg_3571[10]),
        .O(\trunc_ln_reg_3897[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[9]_i_4 
       (.I0(add_ln90_fu_2051_p2[7]),
        .I1(addr_c0_read_reg_3571[9]),
        .O(\trunc_ln_reg_3897[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3897[9]_i_5 
       (.I0(add_ln90_fu_2051_p2[6]),
        .I1(addr_c0_read_reg_3571[8]),
        .O(\trunc_ln_reg_3897[9]_i_5_n_3 ));
  FDRE \trunc_ln_reg_3897_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(addr_c0_read_reg_3571[2]),
        .Q(trunc_ln_reg_3897[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[12]),
        .Q(trunc_ln_reg_3897[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[13]),
        .Q(trunc_ln_reg_3897[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[14]),
        .Q(trunc_ln_reg_3897[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[15]),
        .Q(trunc_ln_reg_3897[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_3897_reg[13]_i_1 
       (.CI(\trunc_ln_reg_3897_reg[9]_i_1_n_3 ),
        .CO({\trunc_ln_reg_3897_reg[13]_i_1_n_3 ,\trunc_ln_reg_3897_reg[13]_i_1_n_4 ,\trunc_ln_reg_3897_reg[13]_i_1_n_5 ,\trunc_ln_reg_3897_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln90_fu_2051_p2[13:10]),
        .O(add_ln90_1_fu_2067_p2[15:12]),
        .S({\trunc_ln_reg_3897[13]_i_2_n_3 ,\trunc_ln_reg_3897[13]_i_3_n_3 ,\trunc_ln_reg_3897[13]_i_4_n_3 ,\trunc_ln_reg_3897[13]_i_5_n_3 }));
  FDRE \trunc_ln_reg_3897_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[16]),
        .Q(trunc_ln_reg_3897[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[17]),
        .Q(trunc_ln_reg_3897[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[18]),
        .Q(trunc_ln_reg_3897[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[19]),
        .Q(trunc_ln_reg_3897[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_3897_reg[17]_i_1 
       (.CI(\trunc_ln_reg_3897_reg[13]_i_1_n_3 ),
        .CO({\trunc_ln_reg_3897_reg[17]_i_1_n_3 ,\trunc_ln_reg_3897_reg[17]_i_1_n_4 ,\trunc_ln_reg_3897_reg[17]_i_1_n_5 ,\trunc_ln_reg_3897_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln90_fu_2051_p2[15:14]}),
        .O(add_ln90_1_fu_2067_p2[19:16]),
        .S({addr_c0_read_reg_3571[19:18],\trunc_ln_reg_3897[17]_i_2_n_3 ,\trunc_ln_reg_3897[17]_i_3_n_3 }));
  FDRE \trunc_ln_reg_3897_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[20]),
        .Q(trunc_ln_reg_3897[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[21]),
        .Q(trunc_ln_reg_3897[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(addr_c0_read_reg_3571[3]),
        .Q(trunc_ln_reg_3897[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[22]),
        .Q(trunc_ln_reg_3897[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[23]),
        .Q(trunc_ln_reg_3897[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_3897_reg[21]_i_1 
       (.CI(\trunc_ln_reg_3897_reg[17]_i_1_n_3 ),
        .CO({\trunc_ln_reg_3897_reg[21]_i_1_n_3 ,\trunc_ln_reg_3897_reg[21]_i_1_n_4 ,\trunc_ln_reg_3897_reg[21]_i_1_n_5 ,\trunc_ln_reg_3897_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_1_fu_2067_p2[23:20]),
        .S(addr_c0_read_reg_3571[23:20]));
  FDRE \trunc_ln_reg_3897_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[24]),
        .Q(trunc_ln_reg_3897[22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[25]),
        .Q(trunc_ln_reg_3897[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[26]),
        .Q(trunc_ln_reg_3897[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[27]),
        .Q(trunc_ln_reg_3897[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_3897_reg[25]_i_1 
       (.CI(\trunc_ln_reg_3897_reg[21]_i_1_n_3 ),
        .CO({\trunc_ln_reg_3897_reg[25]_i_1_n_3 ,\trunc_ln_reg_3897_reg[25]_i_1_n_4 ,\trunc_ln_reg_3897_reg[25]_i_1_n_5 ,\trunc_ln_reg_3897_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_1_fu_2067_p2[27:24]),
        .S(addr_c0_read_reg_3571[27:24]));
  FDRE \trunc_ln_reg_3897_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[28]),
        .Q(trunc_ln_reg_3897[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[29]),
        .Q(trunc_ln_reg_3897[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[30]),
        .Q(trunc_ln_reg_3897[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[31]),
        .Q(trunc_ln_reg_3897[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_3897_reg[29]_i_1 
       (.CI(\trunc_ln_reg_3897_reg[25]_i_1_n_3 ),
        .CO({\NLW_trunc_ln_reg_3897_reg[29]_i_1_CO_UNCONNECTED [3],\trunc_ln_reg_3897_reg[29]_i_1_n_4 ,\trunc_ln_reg_3897_reg[29]_i_1_n_5 ,\trunc_ln_reg_3897_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_1_fu_2067_p2[31:28]),
        .S(addr_c0_read_reg_3571[31:28]));
  FDRE \trunc_ln_reg_3897_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[4]),
        .Q(trunc_ln_reg_3897[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[5]),
        .Q(trunc_ln_reg_3897[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[6]),
        .Q(trunc_ln_reg_3897[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[7]),
        .Q(trunc_ln_reg_3897[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_3897_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_3897_reg[5]_i_1_n_3 ,\trunc_ln_reg_3897_reg[5]_i_1_n_4 ,\trunc_ln_reg_3897_reg[5]_i_1_n_5 ,\trunc_ln_reg_3897_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln90_fu_2051_p2[5:2]),
        .O(add_ln90_1_fu_2067_p2[7:4]),
        .S({\trunc_ln_reg_3897[5]_i_2_n_3 ,\trunc_ln_reg_3897[5]_i_3_n_3 ,\trunc_ln_reg_3897[5]_i_4_n_3 ,\trunc_ln_reg_3897[5]_i_5_n_3 }));
  FDRE \trunc_ln_reg_3897_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[8]),
        .Q(trunc_ln_reg_3897[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[9]),
        .Q(trunc_ln_reg_3897[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[10]),
        .Q(trunc_ln_reg_3897[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3897_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln90_1_fu_2067_p2[11]),
        .Q(trunc_ln_reg_3897[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_3897_reg[9]_i_1 
       (.CI(\trunc_ln_reg_3897_reg[5]_i_1_n_3 ),
        .CO({\trunc_ln_reg_3897_reg[9]_i_1_n_3 ,\trunc_ln_reg_3897_reg[9]_i_1_n_4 ,\trunc_ln_reg_3897_reg[9]_i_1_n_5 ,\trunc_ln_reg_3897_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln90_fu_2051_p2[9:6]),
        .O(add_ln90_1_fu_2067_p2[11:8]),
        .S({\trunc_ln_reg_3897[9]_i_2_n_3 ,\trunc_ln_reg_3897[9]_i_3_n_3 ,\trunc_ln_reg_3897[9]_i_4_n_3 ,\trunc_ln_reg_3897[9]_i_5_n_3 }));
  FDRE \value_a_10_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_21),
        .Q(value_a_10_reg_985[0]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[10] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_11),
        .Q(value_a_10_reg_985[10]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[11] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_10),
        .Q(value_a_10_reg_985[11]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[12] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_9),
        .Q(value_a_10_reg_985[12]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[13] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_8),
        .Q(value_a_10_reg_985[13]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[14] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_7),
        .Q(value_a_10_reg_985[14]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[15] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_6),
        .Q(value_a_10_reg_985[15]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[16] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_5),
        .Q(value_a_10_reg_985[16]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[17] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[17]),
        .Q(value_a_10_reg_985[17]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[18] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[18]),
        .Q(value_a_10_reg_985[18]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[19] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[19]),
        .Q(value_a_10_reg_985[19]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[1] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_20),
        .Q(value_a_10_reg_985[1]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[20] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[20]),
        .Q(value_a_10_reg_985[20]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[21] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[21]),
        .Q(value_a_10_reg_985[21]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[22] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[22]),
        .Q(value_a_10_reg_985[22]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[23] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[23]),
        .Q(value_a_10_reg_985[23]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[24] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[24]),
        .Q(value_a_10_reg_985[24]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[25] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[25]),
        .Q(value_a_10_reg_985[25]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[26] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[26]),
        .Q(value_a_10_reg_985[26]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[27] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[27]),
        .Q(value_a_10_reg_985[27]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[28] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[28]),
        .Q(value_a_10_reg_985[28]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[29] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[29]),
        .Q(value_a_10_reg_985[29]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[2] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_19),
        .Q(value_a_10_reg_985[2]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[30] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[30]),
        .Q(value_a_10_reg_985[30]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[31] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(value_a_4_reg_3948[31]),
        .Q(value_a_10_reg_985[31]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[3] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_18),
        .Q(value_a_10_reg_985[3]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[4] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_17),
        .Q(value_a_10_reg_985[4]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[5] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_16),
        .Q(value_a_10_reg_985[5]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[6] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_15),
        .Q(value_a_10_reg_985[6]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[7] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_14),
        .Q(value_a_10_reg_985[7]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[8] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_13),
        .Q(value_a_10_reg_985[8]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_10_reg_985_reg[9] 
       (.C(ap_clk),
        .CE(value_a_10_reg_9850),
        .D(mul_32s_32s_32_2_1_U8_n_12),
        .Q(value_a_10_reg_985[9]),
        .R(ap_NS_fsm110_out));
  FDRE \value_a_11_reg_997_reg[0] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_21),
        .Q(value_a_11_reg_997[0]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[10] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_11),
        .Q(value_a_11_reg_997[10]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[11] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_10),
        .Q(value_a_11_reg_997[11]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[12] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_9),
        .Q(value_a_11_reg_997[12]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[13] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_8),
        .Q(value_a_11_reg_997[13]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[14] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_7),
        .Q(value_a_11_reg_997[14]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[15] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_6),
        .Q(value_a_11_reg_997[15]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[16] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_5),
        .Q(value_a_11_reg_997[16]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[17] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[17]),
        .Q(value_a_11_reg_997[17]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[18] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[18]),
        .Q(value_a_11_reg_997[18]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[19] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[19]),
        .Q(value_a_11_reg_997[19]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[1] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_20),
        .Q(value_a_11_reg_997[1]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[20] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[20]),
        .Q(value_a_11_reg_997[20]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[21] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[21]),
        .Q(value_a_11_reg_997[21]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[22] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[22]),
        .Q(value_a_11_reg_997[22]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[23] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[23]),
        .Q(value_a_11_reg_997[23]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[24] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[24]),
        .Q(value_a_11_reg_997[24]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[25] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[25]),
        .Q(value_a_11_reg_997[25]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[26] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[26]),
        .Q(value_a_11_reg_997[26]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[27] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[27]),
        .Q(value_a_11_reg_997[27]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[28] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[28]),
        .Q(value_a_11_reg_997[28]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[29] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[29]),
        .Q(value_a_11_reg_997[29]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[2] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_19),
        .Q(value_a_11_reg_997[2]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[30] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[30]),
        .Q(value_a_11_reg_997[30]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[31] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(value_a_6_reg_3968[31]),
        .Q(value_a_11_reg_997[31]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[3] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_18),
        .Q(value_a_11_reg_997[3]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[4] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_17),
        .Q(value_a_11_reg_997[4]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[5] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_16),
        .Q(value_a_11_reg_997[5]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[6] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_15),
        .Q(value_a_11_reg_997[6]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[7] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_14),
        .Q(value_a_11_reg_997[7]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[8] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_13),
        .Q(value_a_11_reg_997[8]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_11_reg_997_reg[9] 
       (.C(ap_clk),
        .CE(value_a_11_reg_9970),
        .D(mul_32s_32s_32_2_1_U12_n_12),
        .Q(value_a_11_reg_997[9]),
        .R(ap_NS_fsm18_out));
  FDRE \value_a_2_reg_3928_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[17]),
        .Q(value_a_2_reg_3928[17]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[18]),
        .Q(value_a_2_reg_3928[18]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[19]),
        .Q(value_a_2_reg_3928[19]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[20]),
        .Q(value_a_2_reg_3928[20]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[21]),
        .Q(value_a_2_reg_3928[21]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[22]),
        .Q(value_a_2_reg_3928[22]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[23]),
        .Q(value_a_2_reg_3928[23]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[24]),
        .Q(value_a_2_reg_3928[24]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[25]),
        .Q(value_a_2_reg_3928[25]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[26]),
        .Q(value_a_2_reg_3928[26]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[27]),
        .Q(value_a_2_reg_3928[27]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[28]),
        .Q(value_a_2_reg_3928[28]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[29]),
        .Q(value_a_2_reg_3928[29]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[30]),
        .Q(value_a_2_reg_3928[30]),
        .R(1'b0));
  FDRE \value_a_2_reg_3928_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(aw_RDATA[31]),
        .Q(value_a_2_reg_3928[31]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[17]),
        .Q(value_a_4_reg_3948[17]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[18]),
        .Q(value_a_4_reg_3948[18]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[19]),
        .Q(value_a_4_reg_3948[19]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[20]),
        .Q(value_a_4_reg_3948[20]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[21]),
        .Q(value_a_4_reg_3948[21]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[22]),
        .Q(value_a_4_reg_3948[22]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[23]),
        .Q(value_a_4_reg_3948[23]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[24]),
        .Q(value_a_4_reg_3948[24]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[25]),
        .Q(value_a_4_reg_3948[25]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[26]),
        .Q(value_a_4_reg_3948[26]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[27]),
        .Q(value_a_4_reg_3948[27]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[28]),
        .Q(value_a_4_reg_3948[28]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[29]),
        .Q(value_a_4_reg_3948[29]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[30]),
        .Q(value_a_4_reg_3948[30]),
        .R(1'b0));
  FDRE \value_a_4_reg_3948_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(aw_RDATA[31]),
        .Q(value_a_4_reg_3948[31]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[17]),
        .Q(value_a_6_reg_3968[17]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[18]),
        .Q(value_a_6_reg_3968[18]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[19]),
        .Q(value_a_6_reg_3968[19]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[20]),
        .Q(value_a_6_reg_3968[20]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[21]),
        .Q(value_a_6_reg_3968[21]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[22]),
        .Q(value_a_6_reg_3968[22]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[23]),
        .Q(value_a_6_reg_3968[23]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[24]),
        .Q(value_a_6_reg_3968[24]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[25]),
        .Q(value_a_6_reg_3968[25]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[26]),
        .Q(value_a_6_reg_3968[26]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[27]),
        .Q(value_a_6_reg_3968[27]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[28]),
        .Q(value_a_6_reg_3968[28]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[29]),
        .Q(value_a_6_reg_3968[29]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[30]),
        .Q(value_a_6_reg_3968[30]),
        .R(1'b0));
  FDRE \value_a_6_reg_3968_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(aw_RDATA[31]),
        .Q(value_a_6_reg_3968[31]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \value_a_8_reg_961[17]_i_1 
       (.I0(icmp_ln39_fu_2010_p2),
        .I1(ap_CS_fsm_state5),
        .I2(icmp_ln139_fu_1995_p2),
        .O(ap_NS_fsm114_out));
  LUT2 #(
    .INIT(4'h8)) 
    \value_a_8_reg_961[17]_i_2 
       (.I0(icmp_ln39_reg_3881),
        .I1(ap_CS_fsm_state15),
        .O(value_a_8_reg_9610));
  FDRE \value_a_8_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[0]),
        .Q(value_a_8_reg_961[0]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[10] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[10]),
        .Q(value_a_8_reg_961[10]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[11] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[11]),
        .Q(value_a_8_reg_961[11]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[12] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[12]),
        .Q(value_a_8_reg_961[12]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[13] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[13]),
        .Q(value_a_8_reg_961[13]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[14] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[14]),
        .Q(value_a_8_reg_961[14]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[15] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[15]),
        .Q(value_a_8_reg_961[15]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[16] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[16]),
        .Q(value_a_8_reg_961[16]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[17] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[17]),
        .Q(value_a_8_reg_961[17]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[18] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[18]),
        .Q(value_a_8_reg_961[18]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[19] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[19]),
        .Q(value_a_8_reg_961[19]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[1] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[1]),
        .Q(value_a_8_reg_961[1]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[20] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[20]),
        .Q(value_a_8_reg_961[20]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[21] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[21]),
        .Q(value_a_8_reg_961[21]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[22] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[22]),
        .Q(value_a_8_reg_961[22]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[23] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[23]),
        .Q(value_a_8_reg_961[23]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[24] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[24]),
        .Q(value_a_8_reg_961[24]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[25] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[25]),
        .Q(value_a_8_reg_961[25]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[26] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[26]),
        .Q(value_a_8_reg_961[26]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[27] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[27]),
        .Q(value_a_8_reg_961[27]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[28] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[28]),
        .Q(value_a_8_reg_961[28]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[29] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[29]),
        .Q(value_a_8_reg_961[29]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[2] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[2]),
        .Q(value_a_8_reg_961[2]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[30] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[30]),
        .Q(value_a_8_reg_961[30]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[31] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[31]),
        .Q(value_a_8_reg_961[31]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[3] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[3]),
        .Q(value_a_8_reg_961[3]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[4] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[4]),
        .Q(value_a_8_reg_961[4]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[5] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[5]),
        .Q(value_a_8_reg_961[5]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[6] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[6]),
        .Q(value_a_8_reg_961[6]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[7] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[7]),
        .Q(value_a_8_reg_961[7]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[8] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[8]),
        .Q(value_a_8_reg_961[8]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_8_reg_961_reg[9] 
       (.C(ap_clk),
        .CE(value_a_8_reg_9610),
        .D(value_a_reg_3908[9]),
        .Q(value_a_8_reg_961[9]),
        .R(ap_NS_fsm114_out));
  FDRE \value_a_9_reg_973_reg[0] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_21),
        .Q(value_a_9_reg_973[0]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[10] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_11),
        .Q(value_a_9_reg_973[10]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[11] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_10),
        .Q(value_a_9_reg_973[11]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[12] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_9),
        .Q(value_a_9_reg_973[12]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[13] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_8),
        .Q(value_a_9_reg_973[13]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[14] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_7),
        .Q(value_a_9_reg_973[14]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[15] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_6),
        .Q(value_a_9_reg_973[15]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[16] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_5),
        .Q(value_a_9_reg_973[16]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[17] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[17]),
        .Q(value_a_9_reg_973[17]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[18] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[18]),
        .Q(value_a_9_reg_973[18]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[19] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[19]),
        .Q(value_a_9_reg_973[19]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[1] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_20),
        .Q(value_a_9_reg_973[1]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[20] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[20]),
        .Q(value_a_9_reg_973[20]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[21] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[21]),
        .Q(value_a_9_reg_973[21]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[22] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[22]),
        .Q(value_a_9_reg_973[22]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[23] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[23]),
        .Q(value_a_9_reg_973[23]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[24] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[24]),
        .Q(value_a_9_reg_973[24]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[25] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[25]),
        .Q(value_a_9_reg_973[25]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[26] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[26]),
        .Q(value_a_9_reg_973[26]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[27] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[27]),
        .Q(value_a_9_reg_973[27]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[28] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[28]),
        .Q(value_a_9_reg_973[28]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[29] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[29]),
        .Q(value_a_9_reg_973[29]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[2] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_19),
        .Q(value_a_9_reg_973[2]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[30] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[30]),
        .Q(value_a_9_reg_973[30]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[31] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(value_a_2_reg_3928[31]),
        .Q(value_a_9_reg_973[31]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[3] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_18),
        .Q(value_a_9_reg_973[3]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[4] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_17),
        .Q(value_a_9_reg_973[4]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[5] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_16),
        .Q(value_a_9_reg_973[5]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[6] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_15),
        .Q(value_a_9_reg_973[6]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[7] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_14),
        .Q(value_a_9_reg_973[7]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[8] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_13),
        .Q(value_a_9_reg_973[8]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_9_reg_973_reg[9] 
       (.C(ap_clk),
        .CE(value_a_9_reg_9730),
        .D(mul_32s_32s_32_2_1_U4_n_12),
        .Q(value_a_9_reg_973[9]),
        .R(ap_NS_fsm112_out));
  FDRE \value_a_reg_3908_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[0]),
        .Q(value_a_reg_3908[0]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[10]),
        .Q(value_a_reg_3908[10]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[11]),
        .Q(value_a_reg_3908[11]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[12]),
        .Q(value_a_reg_3908[12]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[13]),
        .Q(value_a_reg_3908[13]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[14]),
        .Q(value_a_reg_3908[14]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[15]),
        .Q(value_a_reg_3908[15]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[16]),
        .Q(value_a_reg_3908[16]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[17]),
        .Q(value_a_reg_3908[17]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[18]),
        .Q(value_a_reg_3908[18]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[19]),
        .Q(value_a_reg_3908[19]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[1]),
        .Q(value_a_reg_3908[1]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[20]),
        .Q(value_a_reg_3908[20]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[21]),
        .Q(value_a_reg_3908[21]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[22]),
        .Q(value_a_reg_3908[22]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[23]),
        .Q(value_a_reg_3908[23]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[24]),
        .Q(value_a_reg_3908[24]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[25]),
        .Q(value_a_reg_3908[25]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[26]),
        .Q(value_a_reg_3908[26]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[27]),
        .Q(value_a_reg_3908[27]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[28]),
        .Q(value_a_reg_3908[28]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[29]),
        .Q(value_a_reg_3908[29]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[2]),
        .Q(value_a_reg_3908[2]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[30]),
        .Q(value_a_reg_3908[30]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[31]),
        .Q(value_a_reg_3908[31]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[3]),
        .Q(value_a_reg_3908[3]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[4]),
        .Q(value_a_reg_3908[4]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[5]),
        .Q(value_a_reg_3908[5]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[6]),
        .Q(value_a_reg_3908[6]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[7]),
        .Q(value_a_reg_3908[7]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[8]),
        .Q(value_a_reg_3908[8]),
        .R(1'b0));
  FDRE \value_a_reg_3908_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(aw_RDATA[9]),
        .Q(value_a_reg_3908[9]),
        .R(1'b0));
  FDRE \value_b_10_reg_1033_reg[0] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_21),
        .Q(value_b_10_reg_1033[0]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[10] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_11),
        .Q(value_b_10_reg_1033[10]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[11] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_10),
        .Q(value_b_10_reg_1033[11]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[12] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_9),
        .Q(value_b_10_reg_1033[12]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[13] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_8),
        .Q(value_b_10_reg_1033[13]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[14] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_7),
        .Q(value_b_10_reg_1033[14]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[15] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_6),
        .Q(value_b_10_reg_1033[15]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[16] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_5),
        .Q(value_b_10_reg_1033[16]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[17] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[17]),
        .Q(value_b_10_reg_1033[17]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[18] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[18]),
        .Q(value_b_10_reg_1033[18]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[19] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[19]),
        .Q(value_b_10_reg_1033[19]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[1] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_20),
        .Q(value_b_10_reg_1033[1]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[20] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[20]),
        .Q(value_b_10_reg_1033[20]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[21] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[21]),
        .Q(value_b_10_reg_1033[21]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[22] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[22]),
        .Q(value_b_10_reg_1033[22]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[23] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[23]),
        .Q(value_b_10_reg_1033[23]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[24] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[24]),
        .Q(value_b_10_reg_1033[24]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[25] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[25]),
        .Q(value_b_10_reg_1033[25]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[26] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[26]),
        .Q(value_b_10_reg_1033[26]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[27] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[27]),
        .Q(value_b_10_reg_1033[27]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[28] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[28]),
        .Q(value_b_10_reg_1033[28]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[29] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[29]),
        .Q(value_b_10_reg_1033[29]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[2] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_19),
        .Q(value_b_10_reg_1033[2]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[30] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[30]),
        .Q(value_b_10_reg_1033[30]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[31] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(value_b_4_reg_4031[31]),
        .Q(value_b_10_reg_1033[31]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[3] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_18),
        .Q(value_b_10_reg_1033[3]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[4] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_17),
        .Q(value_b_10_reg_1033[4]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[5] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_16),
        .Q(value_b_10_reg_1033[5]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[6] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_15),
        .Q(value_b_10_reg_1033[6]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[7] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_14),
        .Q(value_b_10_reg_1033[7]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[8] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_13),
        .Q(value_b_10_reg_1033[8]),
        .R(ap_NS_fsm12_out));
  FDRE \value_b_10_reg_1033_reg[9] 
       (.C(ap_clk),
        .CE(value_b_10_reg_10330),
        .D(mul_32s_32s_32_2_1_U3_n_12),
        .Q(value_b_10_reg_1033[9]),
        .R(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h2)) 
    \value_b_11_reg_1045[17]_i_1 
       (.I0(ap_CS_fsm_state78),
        .I1(and_ln35_2_reg_3953),
        .O(ap_NS_fsm1));
  LUT2 #(
    .INIT(4'h8)) 
    \value_b_11_reg_1045[17]_i_2 
       (.I0(and_ln35_2_reg_3953),
        .I1(ap_CS_fsm_state88),
        .O(value_b_11_reg_10450));
  FDRE \value_b_11_reg_1045_reg[0] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[0]),
        .Q(value_b_11_reg_1045[0]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[10] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[10]),
        .Q(value_b_11_reg_1045[10]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[11] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[11]),
        .Q(value_b_11_reg_1045[11]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[12] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[12]),
        .Q(value_b_11_reg_1045[12]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[13] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[13]),
        .Q(value_b_11_reg_1045[13]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[14] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[14]),
        .Q(value_b_11_reg_1045[14]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[15] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[15]),
        .Q(value_b_11_reg_1045[15]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[16] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[16]),
        .Q(value_b_11_reg_1045[16]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[17] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[17]),
        .Q(value_b_11_reg_1045[17]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[18] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[18]),
        .Q(value_b_11_reg_1045[18]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[19] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[19]),
        .Q(value_b_11_reg_1045[19]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[1] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[1]),
        .Q(value_b_11_reg_1045[1]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[20] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[20]),
        .Q(value_b_11_reg_1045[20]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[21] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[21]),
        .Q(value_b_11_reg_1045[21]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[22] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[22]),
        .Q(value_b_11_reg_1045[22]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[23] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[23]),
        .Q(value_b_11_reg_1045[23]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[24] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[24]),
        .Q(value_b_11_reg_1045[24]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[25] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[25]),
        .Q(value_b_11_reg_1045[25]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[26] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[26]),
        .Q(value_b_11_reg_1045[26]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[27] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[27]),
        .Q(value_b_11_reg_1045[27]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[28] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[28]),
        .Q(value_b_11_reg_1045[28]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[29] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[29]),
        .Q(value_b_11_reg_1045[29]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[2] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[2]),
        .Q(value_b_11_reg_1045[2]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[30] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[30]),
        .Q(value_b_11_reg_1045[30]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[31] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[31]),
        .Q(value_b_11_reg_1045[31]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[3] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[3]),
        .Q(value_b_11_reg_1045[3]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[4] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[4]),
        .Q(value_b_11_reg_1045[4]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[5] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[5]),
        .Q(value_b_11_reg_1045[5]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[6] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[6]),
        .Q(value_b_11_reg_1045[6]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[7] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[7]),
        .Q(value_b_11_reg_1045[7]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[8] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[8]),
        .Q(value_b_11_reg_1045[8]),
        .R(ap_NS_fsm1));
  FDRE \value_b_11_reg_1045_reg[9] 
       (.C(ap_clk),
        .CE(value_b_11_reg_10450),
        .D(value_b_6_reg_4052[9]),
        .Q(value_b_11_reg_1045[9]),
        .R(ap_NS_fsm1));
  FDRE \value_b_2_reg_4010_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[17]),
        .Q(value_b_2_reg_4010[17]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[18]),
        .Q(value_b_2_reg_4010[18]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[19]),
        .Q(value_b_2_reg_4010[19]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[20]),
        .Q(value_b_2_reg_4010[20]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[21]),
        .Q(value_b_2_reg_4010[21]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[22]),
        .Q(value_b_2_reg_4010[22]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[23]),
        .Q(value_b_2_reg_4010[23]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[24]),
        .Q(value_b_2_reg_4010[24]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[25]),
        .Q(value_b_2_reg_4010[25]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[26]),
        .Q(value_b_2_reg_4010[26]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[27]),
        .Q(value_b_2_reg_4010[27]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[28]),
        .Q(value_b_2_reg_4010[28]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[29]),
        .Q(value_b_2_reg_4010[29]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[30]),
        .Q(value_b_2_reg_4010[30]),
        .R(1'b0));
  FDRE \value_b_2_reg_4010_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(bi_RDATA[31]),
        .Q(value_b_2_reg_4010[31]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[17]),
        .Q(value_b_4_reg_4031[17]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[18]),
        .Q(value_b_4_reg_4031[18]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[19]),
        .Q(value_b_4_reg_4031[19]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[20]),
        .Q(value_b_4_reg_4031[20]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[21]),
        .Q(value_b_4_reg_4031[21]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[22]),
        .Q(value_b_4_reg_4031[22]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[23]),
        .Q(value_b_4_reg_4031[23]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[24]),
        .Q(value_b_4_reg_4031[24]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[25]),
        .Q(value_b_4_reg_4031[25]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[26]),
        .Q(value_b_4_reg_4031[26]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[27]),
        .Q(value_b_4_reg_4031[27]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[28]),
        .Q(value_b_4_reg_4031[28]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[29]),
        .Q(value_b_4_reg_4031[29]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[30]),
        .Q(value_b_4_reg_4031[30]),
        .R(1'b0));
  FDRE \value_b_4_reg_4031_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(bi_RDATA[31]),
        .Q(value_b_4_reg_4031[31]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[0]),
        .Q(value_b_6_reg_4052[0]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[10]),
        .Q(value_b_6_reg_4052[10]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[11]),
        .Q(value_b_6_reg_4052[11]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[12]),
        .Q(value_b_6_reg_4052[12]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[13]),
        .Q(value_b_6_reg_4052[13]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[14]),
        .Q(value_b_6_reg_4052[14]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[15]),
        .Q(value_b_6_reg_4052[15]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[16]),
        .Q(value_b_6_reg_4052[16]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[17]),
        .Q(value_b_6_reg_4052[17]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[18]),
        .Q(value_b_6_reg_4052[18]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[19]),
        .Q(value_b_6_reg_4052[19]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[1]),
        .Q(value_b_6_reg_4052[1]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[20]),
        .Q(value_b_6_reg_4052[20]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[21]),
        .Q(value_b_6_reg_4052[21]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[22]),
        .Q(value_b_6_reg_4052[22]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[23]),
        .Q(value_b_6_reg_4052[23]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[24]),
        .Q(value_b_6_reg_4052[24]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[25]),
        .Q(value_b_6_reg_4052[25]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[26]),
        .Q(value_b_6_reg_4052[26]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[27]),
        .Q(value_b_6_reg_4052[27]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[28]),
        .Q(value_b_6_reg_4052[28]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[29]),
        .Q(value_b_6_reg_4052[29]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[2]),
        .Q(value_b_6_reg_4052[2]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[30]),
        .Q(value_b_6_reg_4052[30]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[31]),
        .Q(value_b_6_reg_4052[31]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[3]),
        .Q(value_b_6_reg_4052[3]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[4]),
        .Q(value_b_6_reg_4052[4]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[5]),
        .Q(value_b_6_reg_4052[5]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[6]),
        .Q(value_b_6_reg_4052[6]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[7]),
        .Q(value_b_6_reg_4052[7]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[8]),
        .Q(value_b_6_reg_4052[8]),
        .R(1'b0));
  FDRE \value_b_6_reg_4052_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(bi_RDATA[9]),
        .Q(value_b_6_reg_4052[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \value_b_8_reg_1009[17]_i_1 
       (.I0(ap_CS_fsm_state45),
        .I1(icmp_ln39_reg_3881),
        .O(ap_NS_fsm16_out));
  LUT2 #(
    .INIT(4'h8)) 
    \value_b_8_reg_1009[17]_i_2 
       (.I0(ap_CS_fsm_state55),
        .I1(icmp_ln39_reg_3881),
        .O(value_b_8_reg_10090));
  FDRE \value_b_8_reg_1009_reg[0] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[0]),
        .Q(value_b_8_reg_1009[0]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[10] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[10]),
        .Q(value_b_8_reg_1009[10]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[11] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[11]),
        .Q(value_b_8_reg_1009[11]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[12] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[12]),
        .Q(value_b_8_reg_1009[12]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[13] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[13]),
        .Q(value_b_8_reg_1009[13]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[14] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[14]),
        .Q(value_b_8_reg_1009[14]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[15] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[15]),
        .Q(value_b_8_reg_1009[15]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[16] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[16]),
        .Q(value_b_8_reg_1009[16]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[17] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[17]),
        .Q(value_b_8_reg_1009[17]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[18] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[18]),
        .Q(value_b_8_reg_1009[18]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[19] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[19]),
        .Q(value_b_8_reg_1009[19]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[1] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[1]),
        .Q(value_b_8_reg_1009[1]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[20] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[20]),
        .Q(value_b_8_reg_1009[20]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[21] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[21]),
        .Q(value_b_8_reg_1009[21]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[22] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[22]),
        .Q(value_b_8_reg_1009[22]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[23] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[23]),
        .Q(value_b_8_reg_1009[23]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[24] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[24]),
        .Q(value_b_8_reg_1009[24]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[25] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[25]),
        .Q(value_b_8_reg_1009[25]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[26] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[26]),
        .Q(value_b_8_reg_1009[26]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[27] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[27]),
        .Q(value_b_8_reg_1009[27]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[28] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[28]),
        .Q(value_b_8_reg_1009[28]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[29] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[29]),
        .Q(value_b_8_reg_1009[29]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[2] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[2]),
        .Q(value_b_8_reg_1009[2]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[30] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[30]),
        .Q(value_b_8_reg_1009[30]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[31] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[31]),
        .Q(value_b_8_reg_1009[31]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[3] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[3]),
        .Q(value_b_8_reg_1009[3]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[4] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[4]),
        .Q(value_b_8_reg_1009[4]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[5] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[5]),
        .Q(value_b_8_reg_1009[5]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[6] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[6]),
        .Q(value_b_8_reg_1009[6]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[7] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[7]),
        .Q(value_b_8_reg_1009[7]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[8] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[8]),
        .Q(value_b_8_reg_1009[8]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_8_reg_1009_reg[9] 
       (.C(ap_clk),
        .CE(value_b_8_reg_10090),
        .D(value_b_reg_3989[9]),
        .Q(value_b_8_reg_1009[9]),
        .R(ap_NS_fsm16_out));
  FDRE \value_b_9_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_21),
        .Q(value_b_9_reg_1021[0]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[10] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_11),
        .Q(value_b_9_reg_1021[10]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[11] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_10),
        .Q(value_b_9_reg_1021[11]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[12] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_9),
        .Q(value_b_9_reg_1021[12]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[13] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_8),
        .Q(value_b_9_reg_1021[13]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[14] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_7),
        .Q(value_b_9_reg_1021[14]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[15] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_6),
        .Q(value_b_9_reg_1021[15]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[16] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_5),
        .Q(value_b_9_reg_1021[16]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[17] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[17]),
        .Q(value_b_9_reg_1021[17]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[18] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[18]),
        .Q(value_b_9_reg_1021[18]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[19] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[19]),
        .Q(value_b_9_reg_1021[19]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[1] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_20),
        .Q(value_b_9_reg_1021[1]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[20] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[20]),
        .Q(value_b_9_reg_1021[20]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[21] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[21]),
        .Q(value_b_9_reg_1021[21]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[22] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[22]),
        .Q(value_b_9_reg_1021[22]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[23] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[23]),
        .Q(value_b_9_reg_1021[23]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[24] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[24]),
        .Q(value_b_9_reg_1021[24]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[25] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[25]),
        .Q(value_b_9_reg_1021[25]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[26] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[26]),
        .Q(value_b_9_reg_1021[26]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[27] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[27]),
        .Q(value_b_9_reg_1021[27]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[28] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[28]),
        .Q(value_b_9_reg_1021[28]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[29] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[29]),
        .Q(value_b_9_reg_1021[29]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[2] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_19),
        .Q(value_b_9_reg_1021[2]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[30] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[30]),
        .Q(value_b_9_reg_1021[30]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[31] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(value_b_2_reg_4010[31]),
        .Q(value_b_9_reg_1021[31]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_18),
        .Q(value_b_9_reg_1021[3]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[4] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_17),
        .Q(value_b_9_reg_1021[4]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[5] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_16),
        .Q(value_b_9_reg_1021[5]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[6] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_15),
        .Q(value_b_9_reg_1021[6]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[7] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_14),
        .Q(value_b_9_reg_1021[7]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[8] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_13),
        .Q(value_b_9_reg_1021[8]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_9_reg_1021_reg[9] 
       (.C(ap_clk),
        .CE(value_b_9_reg_10210),
        .D(mul_32s_32s_32_2_1_U2_n_12),
        .Q(value_b_9_reg_1021[9]),
        .R(ap_NS_fsm14_out));
  FDRE \value_b_reg_3989_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[0]),
        .Q(value_b_reg_3989[0]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[10]),
        .Q(value_b_reg_3989[10]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[11]),
        .Q(value_b_reg_3989[11]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[12]),
        .Q(value_b_reg_3989[12]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[13]),
        .Q(value_b_reg_3989[13]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[14]),
        .Q(value_b_reg_3989[14]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[15]),
        .Q(value_b_reg_3989[15]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[16]),
        .Q(value_b_reg_3989[16]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[17]),
        .Q(value_b_reg_3989[17]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[18]),
        .Q(value_b_reg_3989[18]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[19]),
        .Q(value_b_reg_3989[19]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[1]),
        .Q(value_b_reg_3989[1]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[20]),
        .Q(value_b_reg_3989[20]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[21]),
        .Q(value_b_reg_3989[21]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[22]),
        .Q(value_b_reg_3989[22]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[23]),
        .Q(value_b_reg_3989[23]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[24]),
        .Q(value_b_reg_3989[24]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[25]),
        .Q(value_b_reg_3989[25]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[26]),
        .Q(value_b_reg_3989[26]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[27]),
        .Q(value_b_reg_3989[27]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[28]),
        .Q(value_b_reg_3989[28]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[29]),
        .Q(value_b_reg_3989[29]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[2]),
        .Q(value_b_reg_3989[2]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[30]),
        .Q(value_b_reg_3989[30]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[31]),
        .Q(value_b_reg_3989[31]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[3]),
        .Q(value_b_reg_3989[3]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[4]),
        .Q(value_b_reg_3989[4]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[5]),
        .Q(value_b_reg_3989[5]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[6]),
        .Q(value_b_reg_3989[6]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[7]),
        .Q(value_b_reg_3989[7]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[8]),
        .Q(value_b_reg_3989[8]),
        .R(1'b0));
  FDRE \value_b_reg_3989_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(bi_RDATA[9]),
        .Q(value_b_reg_3989[9]),
        .R(1'b0));
  FDRE \zext_ln139_1_reg_3871_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\t_reg_937_reg_n_3_[0] ),
        .Q(zext_ln139_1_reg_3871[0]),
        .R(1'b0));
  FDRE \zext_ln139_1_reg_3871_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(tmp_12_fu_2154_p4[0]),
        .Q(zext_ln139_1_reg_3871[1]),
        .R(1'b0));
  FDRE \zext_ln139_1_reg_3871_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(tmp_12_fu_2154_p4[1]),
        .Q(zext_ln139_1_reg_3871[2]),
        .R(1'b0));
  FDRE \zext_ln139_1_reg_3871_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(tmp_12_fu_2154_p4[2]),
        .Q(zext_ln139_1_reg_3871[3]),
        .R(1'b0));
  FDRE \zext_ln139_1_reg_3871_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(tmp_12_fu_2154_p4[3]),
        .Q(zext_ln139_1_reg_3871[4]),
        .R(1'b0));
  FDRE \zext_ln139_1_reg_3871_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(tmp_12_fu_2154_p4[4]),
        .Q(zext_ln139_1_reg_3871[5]),
        .R(1'b0));
  FDRE \zext_ln139_1_reg_3871_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(tmp_12_fu_2154_p4[5]),
        .Q(zext_ln139_1_reg_3871[6]),
        .R(1'b0));
  FDRE \zext_ln139_1_reg_3871_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(tmp_12_fu_2154_p4[6]),
        .Q(zext_ln139_1_reg_3871[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln40_2_reg_3719[4]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[4]),
        .I1(m_read_reg_3595[3]),
        .O(\zext_ln40_2_reg_3719[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln40_2_reg_3719[4]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[3]),
        .I1(m_read_reg_3595[2]),
        .O(\zext_ln40_2_reg_3719[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln40_2_reg_3719[4]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[2]),
        .I1(m_read_reg_3595[1]),
        .O(\zext_ln40_2_reg_3719[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln40_2_reg_3719[8]_i_2 
       (.I0(mul2_i_cast_fu_1602_p1[8]),
        .I1(m_read_reg_3595[7]),
        .O(\zext_ln40_2_reg_3719[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln40_2_reg_3719[8]_i_3 
       (.I0(mul2_i_cast_fu_1602_p1[7]),
        .I1(m_read_reg_3595[6]),
        .O(\zext_ln40_2_reg_3719[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln40_2_reg_3719[8]_i_4 
       (.I0(mul2_i_cast_fu_1602_p1[6]),
        .I1(m_read_reg_3595[5]),
        .O(\zext_ln40_2_reg_3719[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln40_2_reg_3719[8]_i_5 
       (.I0(mul2_i_cast_fu_1602_p1[5]),
        .I1(m_read_reg_3595[4]),
        .O(\zext_ln40_2_reg_3719[8]_i_5_n_3 ));
  FDRE \zext_ln40_2_reg_3719_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[10]),
        .Q(zext_ln40_2_reg_3719_reg[9]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_3719_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[11]),
        .Q(zext_ln40_2_reg_3719_reg[10]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_3719_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[12]),
        .Q(zext_ln40_2_reg_3719_reg[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zext_ln40_2_reg_3719_reg[12]_i_1 
       (.CI(\zext_ln40_2_reg_3719_reg[8]_i_1_n_3 ),
        .CO({\zext_ln40_2_reg_3719_reg[12]_i_1_n_3 ,\zext_ln40_2_reg_3719_reg[12]_i_1_n_4 ,\zext_ln40_2_reg_3719_reg[12]_i_1_n_5 ,\zext_ln40_2_reg_3719_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul2_i_cast_fu_1602_p1[12:9]),
        .O(add_ln40_3_fu_1619_p2[12:9]),
        .S(mul2_i_cast_fu_1602_p1[12:9]));
  FDRE \zext_ln40_2_reg_3719_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[13]),
        .Q(zext_ln40_2_reg_3719_reg[12]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_3719_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[14]),
        .Q(zext_ln40_2_reg_3719_reg[13]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_3719_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[15]),
        .Q(zext_ln40_2_reg_3719_reg[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zext_ln40_2_reg_3719_reg[15]_i_1 
       (.CI(\zext_ln40_2_reg_3719_reg[12]_i_1_n_3 ),
        .CO({\NLW_zext_ln40_2_reg_3719_reg[15]_i_1_CO_UNCONNECTED [3:2],\zext_ln40_2_reg_3719_reg[15]_i_1_n_5 ,\zext_ln40_2_reg_3719_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul2_i_cast_fu_1602_p1[14:13]}),
        .O({\NLW_zext_ln40_2_reg_3719_reg[15]_i_1_O_UNCONNECTED [3],add_ln40_3_fu_1619_p2[15:13]}),
        .S({1'b0,mul2_i_cast_fu_1602_p1[15:13]}));
  FDRE \zext_ln40_2_reg_3719_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[1]),
        .Q(zext_ln40_2_reg_3719_reg[0]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_3719_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[2]),
        .Q(zext_ln40_2_reg_3719_reg[1]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_3719_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[3]),
        .Q(zext_ln40_2_reg_3719_reg[2]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_3719_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[4]),
        .Q(zext_ln40_2_reg_3719_reg[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zext_ln40_2_reg_3719_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\zext_ln40_2_reg_3719_reg[4]_i_1_n_3 ,\zext_ln40_2_reg_3719_reg[4]_i_1_n_4 ,\zext_ln40_2_reg_3719_reg[4]_i_1_n_5 ,\zext_ln40_2_reg_3719_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mul2_i_cast_fu_1602_p1[4:2],1'b0}),
        .O(add_ln40_3_fu_1619_p2[4:1]),
        .S({\zext_ln40_2_reg_3719[4]_i_2_n_3 ,\zext_ln40_2_reg_3719[4]_i_3_n_3 ,\zext_ln40_2_reg_3719[4]_i_4_n_3 ,m_read_reg_3595[0]}));
  FDRE \zext_ln40_2_reg_3719_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[5]),
        .Q(zext_ln40_2_reg_3719_reg[4]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_3719_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[6]),
        .Q(zext_ln40_2_reg_3719_reg[5]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_3719_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[7]),
        .Q(zext_ln40_2_reg_3719_reg[6]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_3719_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[8]),
        .Q(zext_ln40_2_reg_3719_reg[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zext_ln40_2_reg_3719_reg[8]_i_1 
       (.CI(\zext_ln40_2_reg_3719_reg[4]_i_1_n_3 ),
        .CO({\zext_ln40_2_reg_3719_reg[8]_i_1_n_3 ,\zext_ln40_2_reg_3719_reg[8]_i_1_n_4 ,\zext_ln40_2_reg_3719_reg[8]_i_1_n_5 ,\zext_ln40_2_reg_3719_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul2_i_cast_fu_1602_p1[8:5]),
        .O(add_ln40_3_fu_1619_p2[8:5]),
        .S({\zext_ln40_2_reg_3719[8]_i_2_n_3 ,\zext_ln40_2_reg_3719[8]_i_3_n_3 ,\zext_ln40_2_reg_3719[8]_i_4_n_3 ,\zext_ln40_2_reg_3719[8]_i_5_n_3 }));
  FDRE \zext_ln40_2_reg_3719_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln40_3_fu_1619_p2[9]),
        .Q(zext_ln40_2_reg_3719_reg[8]),
        .R(1'b0));
  FDRE \zext_ln61_reg_3838_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_1936_p1[2]),
        .Q(zext_ln61_reg_3838_reg[0]),
        .R(1'b0));
  FDRE \zext_ln61_reg_3838_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_1936_p1[3]),
        .Q(zext_ln61_reg_3838_reg[1]),
        .R(1'b0));
  FDRE \zext_ln61_reg_3838_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_1936_p1[4]),
        .Q(zext_ln61_reg_3838_reg[2]),
        .R(1'b0));
  FDRE \zext_ln61_reg_3838_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_1936_p1[5]),
        .Q(zext_ln61_reg_3838_reg[3]),
        .R(1'b0));
  FDRE \zext_ln61_reg_3838_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_1936_p1[6]),
        .Q(zext_ln61_reg_3838_reg[4]),
        .R(1'b0));
  FDRE \zext_ln61_reg_3838_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_1936_p1[7]),
        .Q(zext_ln61_reg_3838_reg[5]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ap_s_axi
   (D,
    ap_done,
    SR,
    icmp_ln131_fu_1583_p2,
    int_ap_start_reg_0,
    \FSM_onehot_wstate_reg[2]_0 ,
    b0_q,
    s_axi_ap_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_ap_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    a0_p,
    m,
    s_axi_ap_RDATA,
    interrupt,
    Q,
    add_ln61_reg_3843_reg,
    add_ln61_reg_3843_reg_0,
    s_axi_ap_WVALID,
    s_axi_ap_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_ap_AWADDR,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_ARVALID,
    s_axi_ap_RREADY,
    s_axi_ap_AWVALID,
    s_axi_ap_BREADY);
  output [1:0]D;
  output ap_done;
  output [0:0]SR;
  output icmp_ln131_fu_1583_p2;
  output int_ap_start_reg_0;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [7:0]b0_q;
  output s_axi_ap_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_ap_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [5:0]a0_p;
  output [7:0]m;
  output [8:0]s_axi_ap_RDATA;
  output interrupt;
  input [1:0]Q;
  input [5:0]add_ln61_reg_3843_reg;
  input [5:0]add_ln61_reg_3843_reg_0;
  input s_axi_ap_WVALID;
  input [5:0]s_axi_ap_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_ap_AWADDR;
  input [7:0]s_axi_ap_WDATA;
  input [0:0]s_axi_ap_WSTRB;
  input s_axi_ap_ARVALID;
  input s_axi_ap_RREADY;
  input s_axi_ap_AWVALID;
  input s_axi_ap_BREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [5:0]a0_p;
  wire [5:0]add_ln61_reg_3843_reg;
  wire [5:0]add_ln61_reg_3843_reg_0;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_3;
  wire auto_restart_status_reg_n_3;
  wire [7:0]b0_q;
  wire icmp_ln131_fu_1583_p2;
  wire [7:0]int_a0_p0;
  wire \int_a0_p[7]_i_1_n_3 ;
  wire \int_a0_p[7]_i_3_n_3 ;
  wire \int_a0_p_reg_n_3_[0] ;
  wire \int_a0_p_reg_n_3_[1] ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_3;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_3;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_3;
  wire [7:0]int_b0_q0;
  wire \int_b0_q[7]_i_1_n_3 ;
  wire \int_b0_q[7]_i_3_n_3 ;
  wire int_gie_i_1_n_3;
  wire int_gie_reg_n_3;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire \int_isr_reg_n_3_[1] ;
  wire [7:0]int_m0;
  wire \int_m[7]_i_1_n_3 ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_3;
  wire interrupt;
  wire \j_reg_750[5]_i_4_n_3 ;
  wire \j_reg_750[5]_i_5_n_3 ;
  wire [7:0]m;
  wire p_0_in;
  wire [7:2]p_4_in;
  wire [9:2]rdata;
  wire \rdata[0]_i_1__0_n_3 ;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_3_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[1]_i_1__0_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[9]_i_3_n_3 ;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [8:0]s_axi_ap_RDATA;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [7:0]s_axi_ap_WDATA;
  wire [0:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_ap_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_ap_RVALID),
        .I3(s_axi_ap_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_ap_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_ap_RREADY),
        .I3(s_axi_ap_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_ap_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_ap_BREADY),
        .I1(s_axi_ap_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_ap_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_ap_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_ap_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_ap_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_ap_BREADY),
        .I3(s_axi_ap_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_ap_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h55C0)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(ap_done),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_3),
        .O(auto_restart_status_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_3),
        .Q(auto_restart_status_reg_n_3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \b0_q_0_data_reg[7]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_262[5]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_a0_p_reg_n_3_[0] ),
        .O(int_a0_p0[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_a0_p_reg_n_3_[1] ),
        .O(int_a0_p0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB),
        .I2(a0_p[0]),
        .O(int_a0_p0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB),
        .I2(a0_p[1]),
        .O(int_a0_p0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB),
        .I2(a0_p[2]),
        .O(int_a0_p0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB),
        .I2(a0_p[3]),
        .O(int_a0_p0[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB),
        .I2(a0_p[4]),
        .O(int_a0_p0[6]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_a0_p[7]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_a0_p[7]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[3] ),
        .O(\int_a0_p[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[7]_i_2 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB),
        .I2(a0_p[5]),
        .O(int_a0_p0[7]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_a0_p[7]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_ap_WVALID),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\waddr_reg_n_3_[1] ),
        .O(\int_a0_p[7]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[0] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_3 ),
        .D(int_a0_p0[0]),
        .Q(\int_a0_p_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[1] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_3 ),
        .D(int_a0_p0[1]),
        .Q(\int_a0_p_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[2] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_3 ),
        .D(int_a0_p0[2]),
        .Q(a0_p[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[3] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_3 ),
        .D(int_a0_p0[3]),
        .Q(a0_p[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[4] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_3 ),
        .D(int_a0_p0[4]),
        .Q(a0_p[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[5] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_3 ),
        .D(int_a0_p0[5]),
        .Q(a0_p[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[6] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_3 ),
        .D(int_a0_p0[6]),
        .Q(a0_p[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[7] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_3 ),
        .D(int_a0_p0[7]),
        .Q(a0_p[5]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_4_in[7]),
        .I1(ap_done),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_3),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_start_i_2
       (.I0(icmp_ln131_fu_1583_p2),
        .I1(Q[1]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    int_ap_start_i_3
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_ap_WDATA[7]),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_ap_WSTRB),
        .I5(p_4_in[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(p_4_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB),
        .I2(b0_q[0]),
        .O(int_b0_q0[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB),
        .I2(b0_q[1]),
        .O(int_b0_q0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB),
        .I2(b0_q[2]),
        .O(int_b0_q0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB),
        .I2(b0_q[3]),
        .O(int_b0_q0[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB),
        .I2(b0_q[4]),
        .O(int_b0_q0[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB),
        .I2(b0_q[5]),
        .O(int_b0_q0[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB),
        .I2(b0_q[6]),
        .O(int_b0_q0[6]));
  LUT3 #(
    .INIT(8'h10)) 
    \int_b0_q[7]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_b0_q[7]_i_3_n_3 ),
        .O(\int_b0_q[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[7]_i_2 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB),
        .I2(b0_q[7]),
        .O(int_b0_q0[7]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_b0_q[7]_i_3 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_ap_WVALID),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[1] ),
        .O(\int_b0_q[7]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[0] 
       (.C(ap_clk),
        .CE(\int_b0_q[7]_i_1_n_3 ),
        .D(int_b0_q0[0]),
        .Q(b0_q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[1] 
       (.C(ap_clk),
        .CE(\int_b0_q[7]_i_1_n_3 ),
        .D(int_b0_q0[1]),
        .Q(b0_q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[2] 
       (.C(ap_clk),
        .CE(\int_b0_q[7]_i_1_n_3 ),
        .D(int_b0_q0[2]),
        .Q(b0_q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[3] 
       (.C(ap_clk),
        .CE(\int_b0_q[7]_i_1_n_3 ),
        .D(int_b0_q0[3]),
        .Q(b0_q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[4] 
       (.C(ap_clk),
        .CE(\int_b0_q[7]_i_1_n_3 ),
        .D(int_b0_q0[4]),
        .Q(b0_q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[5] 
       (.C(ap_clk),
        .CE(\int_b0_q[7]_i_1_n_3 ),
        .D(int_b0_q0[5]),
        .Q(b0_q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[6] 
       (.C(ap_clk),
        .CE(\int_b0_q[7]_i_1_n_3 ),
        .D(int_b0_q0[6]),
        .Q(b0_q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[7] 
       (.C(ap_clk),
        .CE(\int_b0_q[7]_i_1_n_3 ),
        .D(int_b0_q0[7]),
        .Q(b0_q[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[2] ),
        .I5(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_ap_WVALID),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[1] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_3),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(\int_isr_reg_n_3_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_ap_WSTRB),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(\int_isr_reg_n_3_[1] ),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB),
        .I2(m[0]),
        .O(int_m0[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB),
        .I2(m[1]),
        .O(int_m0[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB),
        .I2(m[2]),
        .O(int_m0[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB),
        .I2(m[3]),
        .O(int_m0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB),
        .I2(m[4]),
        .O(int_m0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB),
        .I2(m[5]),
        .O(int_m0[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB),
        .I2(m[6]),
        .O(int_m0[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_m[7]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_b0_q[7]_i_3_n_3 ),
        .O(\int_m[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[7]_i_2 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB),
        .I2(m[7]),
        .O(int_m0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[0] 
       (.C(ap_clk),
        .CE(\int_m[7]_i_1_n_3 ),
        .D(int_m0[0]),
        .Q(m[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[1] 
       (.C(ap_clk),
        .CE(\int_m[7]_i_1_n_3 ),
        .D(int_m0[1]),
        .Q(m[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[2] 
       (.C(ap_clk),
        .CE(\int_m[7]_i_1_n_3 ),
        .D(int_m0[2]),
        .Q(m[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[3] 
       (.C(ap_clk),
        .CE(\int_m[7]_i_1_n_3 ),
        .D(int_m0[3]),
        .Q(m[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[4] 
       (.C(ap_clk),
        .CE(\int_m[7]_i_1_n_3 ),
        .D(int_m0[4]),
        .Q(m[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[5] 
       (.C(ap_clk),
        .CE(\int_m[7]_i_1_n_3 ),
        .D(int_m0[5]),
        .Q(m[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[6] 
       (.C(ap_clk),
        .CE(\int_m[7]_i_1_n_3 ),
        .D(int_m0[6]),
        .Q(m[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[7] 
       (.C(ap_clk),
        .CE(\int_m[7]_i_1_n_3 ),
        .D(int_m0[7]),
        .Q(m[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_3),
        .I1(p_4_in[2]),
        .I2(ap_idle),
        .I3(ap_done),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_ap_ARADDR[2]),
        .I1(s_axi_ap_ARADDR[3]),
        .I2(\rdata[1]_i_4_n_3 ),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(s_axi_ap_ARADDR[5]),
        .I5(ar_hs),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_3),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8200)) 
    \j_reg_750[5]_i_3 
       (.I0(\j_reg_750[5]_i_4_n_3 ),
        .I1(add_ln61_reg_3843_reg[5]),
        .I2(add_ln61_reg_3843_reg_0[5]),
        .I3(\j_reg_750[5]_i_5_n_3 ),
        .O(icmp_ln131_fu_1583_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_750[5]_i_4 
       (.I0(add_ln61_reg_3843_reg[1]),
        .I1(add_ln61_reg_3843_reg_0[1]),
        .I2(add_ln61_reg_3843_reg[0]),
        .I3(add_ln61_reg_3843_reg_0[0]),
        .I4(add_ln61_reg_3843_reg[2]),
        .I5(add_ln61_reg_3843_reg_0[2]),
        .O(\j_reg_750[5]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_750[5]_i_5 
       (.I0(add_ln61_reg_3843_reg_0[3]),
        .I1(add_ln61_reg_3843_reg[3]),
        .I2(add_ln61_reg_3843_reg_0[4]),
        .I3(add_ln61_reg_3843_reg[4]),
        .O(\j_reg_750[5]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1__0 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(s_axi_ap_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_3 ),
        .I3(s_axi_ap_ARADDR[0]),
        .I4(s_axi_ap_ARADDR[1]),
        .O(\rdata[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_3 ),
        .I1(s_axi_ap_ARADDR[3]),
        .I2(ap_start),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(b0_q[0]),
        .I5(s_axi_ap_ARADDR[4]),
        .O(\rdata[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(int_gie_reg_n_3),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\rdata[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(\int_a0_p_reg_n_3_[0] ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(m[0]),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(\int_ier_reg_n_3_[0] ),
        .O(\rdata[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h000000002222E222)) 
    \rdata[1]_i_1__0 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(s_axi_ap_ARADDR[2]),
        .I2(\int_isr_reg_n_3_[1] ),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_3 ),
        .I5(\rdata[1]_i_4_n_3 ),
        .O(\rdata[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_5_n_3 ),
        .I1(s_axi_ap_ARADDR[3]),
        .I2(int_task_ap_done__0),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(b0_q[1]),
        .I5(s_axi_ap_ARADDR[4]),
        .O(\rdata[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_3 
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[4]),
        .O(\rdata[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_ap_ARADDR[1]),
        .I1(s_axi_ap_ARADDR[0]),
        .O(\rdata[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(\int_a0_p_reg_n_3_[1] ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(m[1]),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[2]_i_1 
       (.I0(s_axi_ap_ARADDR[1]),
        .I1(s_axi_ap_ARADDR[0]),
        .I2(s_axi_ap_ARADDR[2]),
        .I3(\rdata[2]_i_2_n_3 ),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(\rdata[2]_i_3_n_3 ),
        .O(rdata[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[2]_i_2 
       (.I0(p_4_in[2]),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(b0_q[2]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[2]_i_3 
       (.I0(a0_p[0]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(m[2]),
        .O(\rdata[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[3]_i_1 
       (.I0(s_axi_ap_ARADDR[1]),
        .I1(s_axi_ap_ARADDR[0]),
        .I2(s_axi_ap_ARADDR[2]),
        .I3(\rdata[3]_i_2_n_3 ),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(\rdata[3]_i_3_n_3 ),
        .O(rdata[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready__0),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(b0_q[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[3]_i_3 
       (.I0(a0_p[1]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(m[3]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rdata[4]_i_1 
       (.I0(\rdata[6]_i_2_n_3 ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(b0_q[4]),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(m[4]),
        .I5(a0_p[2]),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rdata[5]_i_1 
       (.I0(\rdata[6]_i_2_n_3 ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(b0_q[5]),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(m[5]),
        .I5(a0_p[3]),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_3 ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(b0_q[6]),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(m[6]),
        .I5(a0_p[4]),
        .O(rdata[6]));
  LUT5 #(
    .INIT(32'h00000110)) 
    \rdata[6]_i_2 
       (.I0(s_axi_ap_ARADDR[2]),
        .I1(s_axi_ap_ARADDR[0]),
        .I2(s_axi_ap_ARADDR[4]),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(s_axi_ap_ARADDR[1]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[7]_i_1 
       (.I0(s_axi_ap_ARADDR[1]),
        .I1(s_axi_ap_ARADDR[0]),
        .I2(s_axi_ap_ARADDR[2]),
        .I3(\rdata[7]_i_2_n_3 ),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(\rdata[7]_i_3_n_3 ),
        .O(rdata[7]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[7]_i_2 
       (.I0(p_4_in[7]),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(b0_q[7]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[7]_i_3 
       (.I0(a0_p[5]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(m[7]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_1 
       (.I0(s_axi_ap_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[9]_i_2 
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[0]),
        .I2(interrupt),
        .I3(\rdata[9]_i_3_n_3 ),
        .O(rdata[9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[9]_i_3 
       (.I0(s_axi_ap_ARADDR[3]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[1]),
        .I3(s_axi_ap_ARADDR[2]),
        .O(\rdata[9]_i_3_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1__0_n_3 ),
        .Q(s_axi_ap_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1__0_n_3 ),
        .Q(s_axi_ap_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_ap_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_ap_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_ap_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_ap_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_ap_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_ap_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_ap_RDATA[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_ap_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi
   (D,
    CO,
    \sub14_reg_3623_reg[9] ,
    m_axi_aw_BREADY,
    dout,
    m_axi_aw_ARLEN,
    m_axi_aw_ARADDR,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    ap_NS_fsm18_out,
    ap_NS_fsm112_out,
    m_read_reg_3595,
    \icmp_ln39_reg_3881_reg[0] ,
    sub14_reg_3623,
    \dout_reg[29] ,
    \mem_reg[5][29]_srl6_i_1__0 ,
    \mem_reg[5][29]_srl6_i_1__0_0 ,
    \mem_reg[5][29]_srl6_i_1__0_1 ,
    m_axi_aw_BVALID,
    ap_rst_n,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    ap_clk,
    ap_rst_n_inv,
    \data_p2_reg[32] ,
    m_axi_aw_ARREADY,
    m_axi_aw_RVALID);
  output [15:0]D;
  output [0:0]CO;
  output [0:0]\sub14_reg_3623_reg[9] ;
  output m_axi_aw_BREADY;
  output [31:0]dout;
  output [3:0]m_axi_aw_ARLEN;
  output [29:0]m_axi_aw_ARADDR;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  input [15:0]Q;
  input ap_NS_fsm18_out;
  input ap_NS_fsm112_out;
  input [7:0]m_read_reg_3595;
  input [7:0]\icmp_ln39_reg_3881_reg[0] ;
  input [8:0]sub14_reg_3623;
  input [29:0]\dout_reg[29] ;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0_0 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0_1 ;
  input m_axi_aw_BVALID;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[25] ;
  input \ap_CS_fsm_reg[25]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]\data_p2_reg[32] ;
  input m_axi_aw_ARREADY;
  input m_axi_aw_RVALID;

  wire [31:2]ARADDR_Dummy;
  wire [17:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [0:0]CO;
  wire [15:0]D;
  wire [15:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [31:0]dout;
  wire [29:0]\dout_reg[29] ;
  wire [7:0]\icmp_ln39_reg_3881_reg[0] ;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire m_axi_aw_RVALID;
  wire [7:0]m_read_reg_3595;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0_0 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0_1 ;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;
  wire [8:0]sub14_reg_3623;
  wire [0:0]\sub14_reg_3623_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .din(RLAST_Dummy),
        .m_axi_aw_ARADDR(m_axi_aw_ARADDR),
        .m_axi_aw_ARLEN(m_axi_aw_ARLEN),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .CO(CO),
        .D(D),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q(Q),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_0 ),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_NS_fsm18_out(ap_NS_fsm18_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .\dout_reg[29] (\dout_reg[29] ),
        .\icmp_ln39_reg_3881_reg[0] (\icmp_ln39_reg_3881_reg[0] ),
        .m_read_reg_3595(m_read_reg_3595),
        .mem_reg(RVALID_Dummy),
        .\mem_reg[5][29]_srl6_i_1__0 (\mem_reg[5][29]_srl6_i_1__0 ),
        .\mem_reg[5][29]_srl6_i_1__0_0 (\mem_reg[5][29]_srl6_i_1__0_0 ),
        .\mem_reg[5][29]_srl6_i_1__0_1 (\mem_reg[5][29]_srl6_i_1__0_1 ),
        .push(\buff_rdata/push ),
        .sub14_reg_3623(sub14_reg_3623),
        .\sub14_reg_3623_reg[9] (\sub14_reg_3623_reg[9] ),
        .\tmp_len_reg[17]_0 ({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_burst_converter
   (m_axi_aw_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    m_axi_aw_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARVALID_Dummy,
    ost_ctrl_ready,
    m_axi_aw_ARREADY,
    \dout_reg[0] ,
    D,
    E);
  output [29:0]m_axi_aw_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_aw_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARVALID_Dummy;
  input ost_ctrl_ready;
  input m_axi_aw_ARREADY;
  input \dout_reg[0] ;
  input [31:0]D;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]beat_len;
  wire \could_multi_bursts.addr_buf[13]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[13]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[13]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[13]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[17]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[17]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[17]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[17]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[21]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[21]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[21]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[21]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[25]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[25]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[25]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[25]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[29]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[29]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[29]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[29]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[31]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[31]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_6_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_7_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_8_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_9_n_3 ;
  wire \could_multi_bursts.addr_buf[9]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[9]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[9]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[9]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[9]_i_6_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_9 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_2_n_3 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_3 ;
  wire \could_multi_bursts.last_loop_i_2_n_3 ;
  wire \could_multi_bursts.last_loop_i_3_n_3 ;
  wire \could_multi_bursts.last_loop_i_4_n_3 ;
  wire \could_multi_bursts.last_loop_i_5_n_3 ;
  wire \could_multi_bursts.last_loop_i_6_n_3 ;
  wire \could_multi_bursts.last_loop_reg_n_3 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_3 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_3 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_3 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_3 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_3 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_3 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_3 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_3 ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_3 ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__0_n_4;
  wire end_from_4k1_carry__0_n_5;
  wire end_from_4k1_carry__0_n_6;
  wire end_from_4k1_carry__1_n_6;
  wire end_from_4k1_carry_n_3;
  wire end_from_4k1_carry_n_4;
  wire end_from_4k1_carry_n_5;
  wire end_from_4k1_carry_n_6;
  wire first_sect;
  wire first_sect_reg_n_3;
  wire last_sect_buf;
  wire last_sect_i_10_n_3;
  wire last_sect_i_11_n_3;
  wire last_sect_i_12_n_3;
  wire last_sect_i_13_n_3;
  wire last_sect_i_2_n_3;
  wire last_sect_i_3_n_3;
  wire last_sect_i_4_n_3;
  wire last_sect_i_5_n_3;
  wire last_sect_i_6_n_3;
  wire last_sect_i_7_n_3;
  wire last_sect_i_8_n_3;
  wire last_sect_i_9_n_3;
  wire last_sect_reg_n_3;
  wire last_sect_tmp;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:2]p_1_in;
  wire push;
  wire req_handling_reg_n_3;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_61;
  wire rs_req_n_8;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_3 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_len_buf[0]_i_1_n_3 ;
  wire \sect_len_buf[1]_i_1_n_3 ;
  wire \sect_len_buf[2]_i_1_n_3 ;
  wire \sect_len_buf[3]_i_1_n_3 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10_n_3 ;
  wire \sect_total[1]_i_11_n_3 ;
  wire \sect_total[1]_i_12_n_3 ;
  wire \sect_total[1]_i_13_n_3 ;
  wire \sect_total[1]_i_3_n_3 ;
  wire \sect_total[1]_i_4_n_3 ;
  wire \sect_total[1]_i_6_n_3 ;
  wire \sect_total[1]_i_7_n_3 ;
  wire \sect_total[1]_i_8_n_3 ;
  wire \sect_total[1]_i_9_n_3 ;
  wire \sect_total_buf[0]_i_2_n_3 ;
  wire \sect_total_buf[0]_i_3_n_3 ;
  wire \sect_total_buf[0]_i_4_n_3 ;
  wire \sect_total_buf[0]_i_5_n_3 ;
  wire \sect_total_buf[12]_i_2_n_3 ;
  wire \sect_total_buf[12]_i_3_n_3 ;
  wire \sect_total_buf[12]_i_4_n_3 ;
  wire \sect_total_buf[12]_i_5_n_3 ;
  wire \sect_total_buf[16]_i_2_n_3 ;
  wire \sect_total_buf[16]_i_3_n_3 ;
  wire \sect_total_buf[16]_i_4_n_3 ;
  wire \sect_total_buf[16]_i_5_n_3 ;
  wire \sect_total_buf[4]_i_2_n_3 ;
  wire \sect_total_buf[4]_i_3_n_3 ;
  wire \sect_total_buf[4]_i_4_n_3 ;
  wire \sect_total_buf[4]_i_5_n_3 ;
  wire \sect_total_buf[8]_i_2_n_3 ;
  wire \sect_total_buf[8]_i_3_n_3 ;
  wire \sect_total_buf[8]_i_4_n_3 ;
  wire \sect_total_buf[8]_i_5_n_3 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_10 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[0]_i_1_n_8 ;
  wire \sect_total_buf_reg[0]_i_1_n_9 ;
  wire \sect_total_buf_reg[12]_i_1_n_10 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_8 ;
  wire \sect_total_buf_reg[12]_i_1_n_9 ;
  wire \sect_total_buf_reg[16]_i_1_n_10 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_8 ;
  wire \sect_total_buf_reg[16]_i_1_n_9 ;
  wire \sect_total_buf_reg[4]_i_1_n_10 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_8 ;
  wire \sect_total_buf_reg[4]_i_1_n_9 ;
  wire \sect_total_buf_reg[8]_i_1_n_10 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_8 ;
  wire \sect_total_buf_reg[8]_i_1_n_9 ;
  wire single_sect__18;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[12] ;
  wire \start_addr_reg_n_3_[13] ;
  wire \start_addr_reg_n_3_[14] ;
  wire \start_addr_reg_n_3_[15] ;
  wire \start_addr_reg_n_3_[16] ;
  wire \start_addr_reg_n_3_[17] ;
  wire \start_addr_reg_n_3_[18] ;
  wire \start_addr_reg_n_3_[19] ;
  wire \start_addr_reg_n_3_[20] ;
  wire \start_addr_reg_n_3_[21] ;
  wire \start_addr_reg_n_3_[22] ;
  wire \start_addr_reg_n_3_[23] ;
  wire \start_addr_reg_n_3_[24] ;
  wire \start_addr_reg_n_3_[25] ;
  wire \start_addr_reg_n_3_[26] ;
  wire \start_addr_reg_n_3_[27] ;
  wire \start_addr_reg_n_3_[28] ;
  wire \start_addr_reg_n_3_[29] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[30] ;
  wire \start_addr_reg_n_3_[31] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[31]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_3 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_aw_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_aw_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_aw_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_aw_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_aw_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_aw_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6_n_3 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_10 ),
        .Q(m_axi_aw_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_9 ),
        .Q(m_axi_aw_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_8 ),
        .Q(m_axi_aw_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2_n_3 ,\could_multi_bursts.addr_buf[13]_i_3_n_3 ,\could_multi_bursts.addr_buf[13]_i_4_n_3 ,\could_multi_bursts.addr_buf[13]_i_5_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_10 ),
        .Q(m_axi_aw_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_9 ),
        .Q(m_axi_aw_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_8 ),
        .Q(m_axi_aw_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2_n_3 ,\could_multi_bursts.addr_buf[17]_i_3_n_3 ,\could_multi_bursts.addr_buf[17]_i_4_n_3 ,\could_multi_bursts.addr_buf[17]_i_5_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_10 ),
        .Q(m_axi_aw_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_9 ),
        .Q(m_axi_aw_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_8 ),
        .Q(m_axi_aw_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2_n_3 ,\could_multi_bursts.addr_buf[21]_i_3_n_3 ,\could_multi_bursts.addr_buf[21]_i_4_n_3 ,\could_multi_bursts.addr_buf[21]_i_5_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_10 ),
        .Q(m_axi_aw_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_9 ),
        .Q(m_axi_aw_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_8 ),
        .Q(m_axi_aw_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2_n_3 ,\could_multi_bursts.addr_buf[25]_i_3_n_3 ,\could_multi_bursts.addr_buf[25]_i_4_n_3 ,\could_multi_bursts.addr_buf[25]_i_5_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_10 ),
        .Q(m_axi_aw_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_9 ),
        .Q(m_axi_aw_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_8 ),
        .Q(m_axi_aw_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2_n_3 ,\could_multi_bursts.addr_buf[29]_i_3_n_3 ,\could_multi_bursts.addr_buf[29]_i_4_n_3 ,\could_multi_bursts.addr_buf[29]_i_5_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_10 ),
        .Q(m_axi_aw_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2_n_10 ),
        .Q(m_axi_aw_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2_n_9 ),
        .Q(m_axi_aw_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[31]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1_n_3 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[31]_i_2_n_9 ,\could_multi_bursts.addr_buf_reg[31]_i_2_n_10 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[31]_i_3_n_3 ,\could_multi_bursts.addr_buf[31]_i_4_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_9 ),
        .Q(m_axi_aw_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_8 ),
        .Q(m_axi_aw_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2_n_3 ,\could_multi_bursts.addr_buf[5]_i_3_n_3 ,\could_multi_bursts.addr_buf[5]_i_4_n_3 ,\could_multi_bursts.addr_buf[5]_i_5_n_3 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6_n_3 ,\could_multi_bursts.addr_buf[5]_i_7_n_3 ,\could_multi_bursts.addr_buf[5]_i_8_n_3 ,\could_multi_bursts.addr_buf[5]_i_9_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_10 ),
        .Q(m_axi_aw_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_9 ),
        .Q(m_axi_aw_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_8 ),
        .Q(m_axi_aw_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2_n_3 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3_n_3 ,\could_multi_bursts.addr_buf[9]_i_4_n_3 ,\could_multi_bursts.addr_buf[9]_i_5_n_3 ,\could_multi_bursts.addr_buf[9]_i_6_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_3 ),
        .I1(\sect_len_buf_reg_n_3_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\sect_len_buf_reg_n_3_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .I2(\sect_len_buf_reg_n_3_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\sect_len_buf_reg_n_3_[0] ),
        .I1(\sect_len_buf_reg_n_3_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_3 ),
        .I3(\sect_len_buf_reg_n_3_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\sect_len_buf_reg_n_3_[1] ),
        .I1(\sect_len_buf_reg_n_3_[0] ),
        .I2(\sect_len_buf_reg_n_3_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_3 ),
        .I4(\sect_len_buf_reg_n_3_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\sect_len_buf_reg_n_3_[3] ),
        .I1(\sect_len_buf_reg_n_3_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_3 ),
        .I3(\sect_len_buf_reg_n_3_[0] ),
        .I4(\sect_len_buf_reg_n_3_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_2 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_3 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_aw_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_2_n_3 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_2_n_3 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_3 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3_n_3 ),
        .O(\could_multi_bursts.last_loop_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0F000F11)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.last_loop_i_4_n_3 ),
        .I1(\could_multi_bursts.last_loop_i_5_n_3 ),
        .I2(beat_len[5]),
        .I3(single_sect__18),
        .I4(\could_multi_bursts.last_loop_i_6_n_3 ),
        .O(\could_multi_bursts.last_loop_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_3_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .O(\could_multi_bursts.last_loop_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_4 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_6_n_3 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_3 ),
        .Q(\could_multi_bursts.last_loop_reg_n_3 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_3_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_3_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_3_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg_n_3_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_aw_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_aw_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_aw_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_aw_ARLEN[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_n_3 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_3),
        .I1(m_axi_aw_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_3 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_3 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_3 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_aw_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_3 ),
        .I5(req_handling_reg_n_3),
        .O(\could_multi_bursts.sect_handling_i_1_n_3 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_3 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_3,end_from_4k1_carry_n_4,end_from_4k1_carry_n_5,end_from_4k1_carry_n_6}),
        .CYINIT(1'b0),
        .DI({rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_3),
        .CO({end_from_4k1_carry__0_n_3,end_from_4k1_carry__0_n_4,end_from_4k1_carry__0_n_5,end_from_4k1_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_3),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_51}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_90,rs_req_n_91}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_3),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_3),
        .I4(sect_total[3]),
        .O(last_sect_i_10_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[18]),
        .I1(sect_total[18]),
        .I2(sect_total_buf_reg[19]),
        .I3(first_sect_reg_n_3),
        .I4(sect_total[19]),
        .O(last_sect_i_11_n_3));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_12
       (.I0(sect_total_buf_reg[16]),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_3),
        .I3(sect_total[16]),
        .I4(sect_total[17]),
        .O(last_sect_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_3),
        .I1(last_sect_i_4_n_3),
        .I2(last_sect_i_5_n_3),
        .I3(last_sect_i_6_n_3),
        .I4(last_sect_i_7_n_3),
        .I5(last_sect_i_8_n_3),
        .O(last_sect_i_2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_3),
        .I5(last_sect_i_9_n_3),
        .O(last_sect_i_3_n_3));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_4
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_10_n_3),
        .O(last_sect_i_4_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_5
       (.I0(sect_total_buf_reg[9]),
        .I1(sect_total[9]),
        .I2(sect_total_buf_reg[8]),
        .I3(first_sect_reg_n_3),
        .I4(sect_total[8]),
        .O(last_sect_i_5_n_3));
  LUT5 #(
    .INIT(32'h47000000)) 
    last_sect_i_6
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[15]),
        .I3(last_sect_i_11_n_3),
        .I4(last_sect_i_12_n_3),
        .O(last_sect_i_6_n_3));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_7
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13_n_3),
        .O(last_sect_i_7_n_3));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_8
       (.I0(sect_total_buf_reg[12]),
        .I1(sect_total_buf_reg[14]),
        .I2(first_sect_reg_n_3),
        .I3(sect_total[12]),
        .I4(sect_total[14]),
        .O(last_sect_i_8_n_3));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_9
       (.I0(first_sect_reg_n_3),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_9_n_3));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_4),
        .Q(last_sect_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_aw_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_3 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2 
       (.I0(\could_multi_bursts.last_loop_reg_n_3 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_61),
        .Q(req_handling_reg_n_3),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice rs_req
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[2],rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59}),
        .S({\sect_total[1]_i_10_n_3 ,\sect_total[1]_i_11_n_3 ,\sect_total[1]_i_12_n_3 ,\sect_total[1]_i_13_n_3 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[11]_0 ({rs_req_n_90,rs_req_n_91}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85}),
        .\data_p1_reg[9]_0 ({rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (E),
        .last_sect_reg(last_sect_i_2_n_3),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_3),
        .req_handling_reg_0(req_handling_reg_n_3),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_3_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_3 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6_n_3 ,\sect_total[1]_i_7_n_3 ,\sect_total[1]_i_8_n_3 ,\sect_total[1]_i_9_n_3 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3_n_3 ,\sect_total[1]_i_4_n_3 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_61));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_3),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[11] ),
        .O(sect_addr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_3_[12] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_3_[13] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_3_[14] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_3_[15] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_3_[16] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_3_[17] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_3_[18] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_3_[19] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_3_[20] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_3_[21] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_3_[22] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_3_[23] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_3_[24] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_3_[25] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_3_[26] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_3_[27] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_3_[28] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_3_[29] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_3_[30] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_3_[31] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_3 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_3 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_3 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_3 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_3 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_3 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_3 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_3 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_3 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_3),
        .I4(last_sect_reg_n_3),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_1_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_57),
        .O(\sect_total[1]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_58),
        .O(\sect_total[1]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_59),
        .O(\sect_total[1]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_50),
        .O(\sect_total[1]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5_n_3 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_10 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_3 ,\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_7 ,\sect_total_buf_reg[0]_i_1_n_8 ,\sect_total_buf_reg[0]_i_1_n_9 ,\sect_total_buf_reg[0]_i_1_n_10 }),
        .S({\sect_total_buf[0]_i_2_n_3 ,\sect_total_buf[0]_i_3_n_3 ,\sect_total_buf[0]_i_4_n_3 ,\sect_total_buf[0]_i_5_n_3 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_8 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_10 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_3 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_3 ,\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_7 ,\sect_total_buf_reg[12]_i_1_n_8 ,\sect_total_buf_reg[12]_i_1_n_9 ,\sect_total_buf_reg[12]_i_1_n_10 }),
        .S({\sect_total_buf[12]_i_2_n_3 ,\sect_total_buf[12]_i_3_n_3 ,\sect_total_buf[12]_i_4_n_3 ,\sect_total_buf[12]_i_5_n_3 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_9 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_8 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_10 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_3 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_7 ,\sect_total_buf_reg[16]_i_1_n_8 ,\sect_total_buf_reg[16]_i_1_n_9 ,\sect_total_buf_reg[16]_i_1_n_10 }),
        .S({\sect_total_buf[16]_i_2_n_3 ,\sect_total_buf[16]_i_3_n_3 ,\sect_total_buf[16]_i_4_n_3 ,\sect_total_buf[16]_i_5_n_3 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_9 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_8 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_9 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_8 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_10 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_3 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_3 ,\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_7 ,\sect_total_buf_reg[4]_i_1_n_8 ,\sect_total_buf_reg[4]_i_1_n_9 ,\sect_total_buf_reg[4]_i_1_n_10 }),
        .S({\sect_total_buf[4]_i_2_n_3 ,\sect_total_buf[4]_i_3_n_3 ,\sect_total_buf[4]_i_4_n_3 ,\sect_total_buf[4]_i_5_n_3 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_9 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_8 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_10 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_3 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_3 ,\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_7 ,\sect_total_buf_reg[8]_i_1_n_8 ,\sect_total_buf_reg[8]_i_1_n_9 ,\sect_total_buf_reg[8]_i_1_n_10 }),
        .S({\sect_total_buf[8]_i_2_n_3 ,\sect_total_buf[8]_i_3_n_3 ,\sect_total_buf[8]_i_4_n_3 ,\sect_total_buf[8]_i_5_n_3 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_9 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_59),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_58),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_57),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo
   (D,
    E,
    S,
    \dout_reg[32] ,
    \dout_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    CO,
    \ap_CS_fsm_reg[5] ,
    Q,
    ap_NS_fsm18_out,
    ap_NS_fsm112_out,
    \dout_reg[29] ,
    \mem_reg[5][29]_srl6_i_1__0 ,
    \mem_reg[5][29]_srl6_i_1__0_0 ,
    \mem_reg[5][29]_srl6_i_1__0_1 ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[25]_1 ,
    ap_rst_n,
    tmp_valid_reg,
    ARREADY_Dummy);
  output [7:0]D;
  output [0:0]E;
  output [0:0]S;
  output [30:0]\dout_reg[32] ;
  output \dout_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input [7:0]Q;
  input ap_NS_fsm18_out;
  input ap_NS_fsm112_out;
  input [29:0]\dout_reg[29] ;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0_0 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0_1 ;
  input [0:0]\ap_CS_fsm_reg[25] ;
  input [0:0]\ap_CS_fsm_reg[25]_0 ;
  input \ap_CS_fsm_reg[25]_1 ;
  input ap_rst_n;
  input tmp_valid_reg;
  input ARREADY_Dummy;

  wire ARREADY_Dummy;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\ap_CS_fsm_reg[25] ;
  wire [0:0]\ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[25]_1 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire [29:0]\dout_reg[29] ;
  wire [30:0]\dout_reg[32] ;
  wire \dout_reg[32]_0 ;
  wire dout_vld_i_1_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1_n_3;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[3]_i_2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0_0 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0_1 ;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q({Q[7],Q[5],Q[3],Q[1]}),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .\dout_reg[0]_0 (empty_n_reg_n_3),
        .\dout_reg[29]_0 (\dout_reg[29] ),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\dout_reg[32]_0 ),
        .\dout_reg[32]_2 (\raddr_reg_n_3_[0] ),
        .\dout_reg[32]_3 (\raddr_reg_n_3_[1] ),
        .\dout_reg[32]_4 (\raddr_reg_n_3_[2] ),
        .\mem_reg[5][29]_srl6_i_1__0_0 (\mem_reg[5][29]_srl6_i_1__0 ),
        .\mem_reg[5][29]_srl6_i_1__0_1 (\mem_reg[5][29]_srl6_i_1__0_0 ),
        .\mem_reg[5][29]_srl6_i_1__0_2 (\mem_reg[5][29]_srl6_i_1__0_1 ),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h5530)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_NS_fsm112_out),
        .I1(aw_ARREADY),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[3]),
        .I1(aw_ARREADY),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8880DDD588808880)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg[25] ),
        .I2(\ap_CS_fsm_reg[25]_0 ),
        .I3(\ap_CS_fsm_reg[25]_1 ),
        .I4(aw_ARREADY),
        .I5(Q[5]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(Q[5]),
        .I1(aw_ARREADY),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hC4F4)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(ap_NS_fsm18_out),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(aw_ARREADY),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(aw_ARREADY),
        .I1(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h88880F00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(aw_ARREADY),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[1]),
        .I1(aw_ARREADY),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_3),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_3),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_3),
        .I5(push),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(aw_ARREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(aw_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0F0F0F1FF0F0F0E0)) 
    \mOutPtr[3]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(aw_ARREADY),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(pop),
        .O(\mOutPtr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_3),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[31]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    din,
    push_0,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    pop,
    ap_rst_n,
    ost_ctrl_valid,
    push,
    Q,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input ap_rst_n;
  input ost_ctrl_valid;
  input push;
  input [0:0]Q;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire dout_vld_i_1__2_n_3;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__2_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_3;
  wire full_n_i_2__2_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr[2]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_2__0_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0]_0 (\raddr_reg_n_3_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_3_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_3_[2] ),
        .mem_reg(burst_valid),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_3),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_3),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(empty_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_3),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[2]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[3]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1_17
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__1_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__1_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__1_n_3;
  wire full_n_i_2__1_n_3;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr[2]_i_1__2_n_3 ;
  wire \mOutPtr[3]_i_1__2_n_3 ;
  wire \mOutPtr[3]_i_2__1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_3),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_3),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_3),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_3),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(empty_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_3),
        .I2(ost_ctrl_valid),
        .I3(ost_ctrl_ready),
        .I4(pop),
        .O(full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_3),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_3 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[3]_i_1__2 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_3),
        .O(\mOutPtr[3]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[3]_i_3__0 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_3),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_3 ),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_3 ),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_3 ),
        .D(\mOutPtr[2]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_3 ),
        .D(\mOutPtr[3]_i_2__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized3
   (full_n_reg_0,
    D,
    CO,
    \sub14_reg_3623_reg[9] ,
    E,
    ready_for_outstanding,
    dout,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_NS_fsm18_out,
    ap_NS_fsm112_out,
    m_read_reg_3595,
    \icmp_ln39_reg_3881_reg[0] ,
    sub14_reg_3623,
    ap_rst_n,
    \ap_CS_fsm_reg[34] ,
    \ap_CS_fsm_reg[34]_0 ,
    mem_reg,
    din);
  output full_n_reg_0;
  output [7:0]D;
  output [0:0]CO;
  output [0:0]\sub14_reg_3623_reg[9] ;
  output [0:0]E;
  output ready_for_outstanding;
  output [31:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]Q;
  input ap_NS_fsm18_out;
  input ap_NS_fsm112_out;
  input [7:0]m_read_reg_3595;
  input [7:0]\icmp_ln39_reg_3881_reg[0] ;
  input [8:0]sub14_reg_3623;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[34] ;
  input \ap_CS_fsm_reg[34]_0 ;
  input [0:0]mem_reg;
  input [33:0]din;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire \ap_CS_fsm[91]_i_10_n_3 ;
  wire \ap_CS_fsm[91]_i_11_n_3 ;
  wire \ap_CS_fsm[91]_i_12_n_3 ;
  wire \ap_CS_fsm[91]_i_13_n_3 ;
  wire \ap_CS_fsm[91]_i_4_n_3 ;
  wire \ap_CS_fsm[91]_i_5_n_3 ;
  wire \ap_CS_fsm[91]_i_6_n_3 ;
  wire \ap_CS_fsm[91]_i_7_n_3 ;
  wire \ap_CS_fsm[91]_i_8_n_3 ;
  wire \ap_CS_fsm[91]_i_9_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[34]_0 ;
  wire \ap_CS_fsm_reg[91]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[91]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[91]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[91]_i_3_n_6 ;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_RVALID;
  wire [33:0]din;
  wire [31:0]dout;
  wire dout_vld_i_1__0_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__0_n_3;
  wire empty_n_i_3_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2__0_n_3;
  wire full_n_i_3__0_n_3;
  wire full_n_reg_0;
  wire \icmp_ln39_reg_3881[0]_i_2_n_3 ;
  wire \icmp_ln39_reg_3881[0]_i_3_n_3 ;
  wire \icmp_ln39_reg_3881[0]_i_4_n_3 ;
  wire \icmp_ln39_reg_3881[0]_i_5_n_3 ;
  wire \icmp_ln39_reg_3881[0]_i_6_n_3 ;
  wire \icmp_ln39_reg_3881[0]_i_7_n_3 ;
  wire \icmp_ln39_reg_3881[0]_i_8_n_3 ;
  wire \icmp_ln39_reg_3881[0]_i_9_n_3 ;
  wire [7:0]\icmp_ln39_reg_3881_reg[0] ;
  wire \icmp_ln39_reg_3881_reg[0]_i_1_n_4 ;
  wire \icmp_ln39_reg_3881_reg[0]_i_1_n_5 ;
  wire \icmp_ln39_reg_3881_reg[0]_i_1_n_6 ;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_1__0_n_3 ;
  wire \mOutPtr[4]_i_1_n_3 ;
  wire \mOutPtr[5]_i_1_n_3 ;
  wire \mOutPtr[5]_i_2_n_3 ;
  wire \mOutPtr[5]_i_3_n_3 ;
  wire \mOutPtr[6]_i_1_n_3 ;
  wire \mOutPtr[7]_i_1_n_3 ;
  wire \mOutPtr[7]_i_2_n_3 ;
  wire \mOutPtr[7]_i_3_n_3 ;
  wire \mOutPtr[7]_i_5_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire \mOutPtr_reg_n_3_[5] ;
  wire \mOutPtr_reg_n_3_[6] ;
  wire \mOutPtr_reg_n_3_[7] ;
  wire [7:0]m_read_reg_3595;
  wire [0:0]mem_reg;
  wire pop;
  wire [6:0]raddr;
  wire ready_for_outstanding;
  wire [6:0]rnext;
  wire [8:0]sub14_reg_3623;
  wire [0:0]\sub14_reg_3623_reg[9] ;
  wire \waddr[0]_i_1_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[2]_i_2_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr[4]_i_1_n_3 ;
  wire \waddr[5]_i_1__1_n_3 ;
  wire \waddr[6]_i_1_n_3 ;
  wire \waddr[6]_i_2_n_3 ;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire [3:1]\NLW_ap_CS_fsm_reg[91]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[91]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[91]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln39_reg_3881_reg[0]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({Q[11],Q[8],Q[5],Q[2]}),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_RVALID(aw_RVALID),
        .din(din),
        .dout(dout),
        .mem_reg_0(empty_n_reg_n_3),
        .mem_reg_1(full_n_reg_0),
        .mem_reg_2(mem_reg),
        .mem_reg_3({\waddr_reg_n_3_[6] ,\waddr_reg_n_3_[5] ,\waddr_reg_n_3_[4] ,\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] ,\waddr_reg_n_3_[1] ,\waddr_reg_n_3_[0] }),
        .pop(pop),
        .raddr(raddr),
        .ready_for_outstanding(ready_for_outstanding),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(Q[2]),
        .I1(aw_RVALID),
        .I2(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h4444F000)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(CO),
        .I1(\sub14_reg_3623_reg[9] ),
        .I2(Q[2]),
        .I3(aw_RVALID),
        .I4(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(aw_RVALID),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(ap_NS_fsm112_out),
        .I1(aw_RVALID),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(aw_RVALID),
        .I1(Q[8]),
        .I2(Q[7]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h777F222A222A222A)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(Q[6]),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(\icmp_ln39_reg_3881_reg[0] [1]),
        .I3(\ap_CS_fsm_reg[34]_0 ),
        .I4(aw_RVALID),
        .I5(Q[8]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(aw_RVALID),
        .I1(Q[11]),
        .I2(Q[10]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hEEC0)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(ap_NS_fsm18_out),
        .I1(Q[11]),
        .I2(aw_RVALID),
        .I3(Q[9]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[91]_i_10 
       (.I0(\icmp_ln39_reg_3881_reg[0] [7]),
        .I1(sub14_reg_3623[6]),
        .I2(sub14_reg_3623[5]),
        .I3(\icmp_ln39_reg_3881_reg[0] [6]),
        .O(\ap_CS_fsm[91]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[91]_i_11 
       (.I0(\icmp_ln39_reg_3881_reg[0] [5]),
        .I1(sub14_reg_3623[4]),
        .I2(sub14_reg_3623[3]),
        .I3(\icmp_ln39_reg_3881_reg[0] [4]),
        .O(\ap_CS_fsm[91]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[91]_i_12 
       (.I0(\icmp_ln39_reg_3881_reg[0] [3]),
        .I1(sub14_reg_3623[2]),
        .I2(sub14_reg_3623[1]),
        .I3(\icmp_ln39_reg_3881_reg[0] [2]),
        .O(\ap_CS_fsm[91]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h21)) 
    \ap_CS_fsm[91]_i_13 
       (.I0(sub14_reg_3623[0]),
        .I1(\icmp_ln39_reg_3881_reg[0] [0]),
        .I2(\icmp_ln39_reg_3881_reg[0] [1]),
        .O(\ap_CS_fsm[91]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[91]_i_4 
       (.I0(sub14_reg_3623[8]),
        .I1(sub14_reg_3623[7]),
        .O(\ap_CS_fsm[91]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[91]_i_5 
       (.I0(sub14_reg_3623[7]),
        .I1(sub14_reg_3623[8]),
        .O(\ap_CS_fsm[91]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[91]_i_6 
       (.I0(sub14_reg_3623[5]),
        .I1(\icmp_ln39_reg_3881_reg[0] [6]),
        .I2(\icmp_ln39_reg_3881_reg[0] [7]),
        .I3(sub14_reg_3623[6]),
        .O(\ap_CS_fsm[91]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[91]_i_7 
       (.I0(sub14_reg_3623[3]),
        .I1(\icmp_ln39_reg_3881_reg[0] [4]),
        .I2(\icmp_ln39_reg_3881_reg[0] [5]),
        .I3(sub14_reg_3623[4]),
        .O(\ap_CS_fsm[91]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[91]_i_8 
       (.I0(sub14_reg_3623[1]),
        .I1(\icmp_ln39_reg_3881_reg[0] [2]),
        .I2(\icmp_ln39_reg_3881_reg[0] [3]),
        .I3(sub14_reg_3623[2]),
        .O(\ap_CS_fsm[91]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[91]_i_9 
       (.I0(sub14_reg_3623[0]),
        .I1(\icmp_ln39_reg_3881_reg[0] [1]),
        .O(\ap_CS_fsm[91]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[91]_i_2 
       (.CI(\ap_CS_fsm_reg[91]_i_3_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[91]_i_2_CO_UNCONNECTED [3:1],\sub14_reg_3623_reg[9] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[91]_i_4_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[91]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[91]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[91]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[91]_i_3_n_3 ,\ap_CS_fsm_reg[91]_i_3_n_4 ,\ap_CS_fsm_reg[91]_i_3_n_5 ,\ap_CS_fsm_reg[91]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[91]_i_6_n_3 ,\ap_CS_fsm[91]_i_7_n_3 ,\ap_CS_fsm[91]_i_8_n_3 ,\ap_CS_fsm[91]_i_9_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[91]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[91]_i_10_n_3 ,\ap_CS_fsm[91]_i_11_n_3 ,\ap_CS_fsm[91]_i_12_n_3 ,\ap_CS_fsm[91]_i_13_n_3 }));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_3),
        .I1(Q[8]),
        .I2(aw_RVALID),
        .I3(Q[2]),
        .I4(Q[11]),
        .I5(Q[5]),
        .O(dout_vld_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_3),
        .Q(aw_RVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_3),
        .I1(empty_n_i_3_n_3),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[3] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(empty_n_i_2__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr_reg_n_3_[4] ),
        .I2(\mOutPtr_reg_n_3_[6] ),
        .I3(\mOutPtr_reg_n_3_[7] ),
        .O(empty_n_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_3),
        .I2(full_n_i_3__0_n_3),
        .I3(mem_reg),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(full_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_3_[6] ),
        .I1(\mOutPtr_reg_n_3_[5] ),
        .I2(\mOutPtr_reg_n_3_[7] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(full_n_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln39_reg_3881[0]_i_2 
       (.I0(m_read_reg_3595[6]),
        .I1(\icmp_ln39_reg_3881_reg[0] [6]),
        .I2(\icmp_ln39_reg_3881_reg[0] [7]),
        .I3(m_read_reg_3595[7]),
        .O(\icmp_ln39_reg_3881[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln39_reg_3881[0]_i_3 
       (.I0(m_read_reg_3595[4]),
        .I1(\icmp_ln39_reg_3881_reg[0] [4]),
        .I2(\icmp_ln39_reg_3881_reg[0] [5]),
        .I3(m_read_reg_3595[5]),
        .O(\icmp_ln39_reg_3881[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln39_reg_3881[0]_i_4 
       (.I0(m_read_reg_3595[2]),
        .I1(\icmp_ln39_reg_3881_reg[0] [2]),
        .I2(\icmp_ln39_reg_3881_reg[0] [3]),
        .I3(m_read_reg_3595[3]),
        .O(\icmp_ln39_reg_3881[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln39_reg_3881[0]_i_5 
       (.I0(m_read_reg_3595[0]),
        .I1(\icmp_ln39_reg_3881_reg[0] [0]),
        .I2(\icmp_ln39_reg_3881_reg[0] [1]),
        .I3(m_read_reg_3595[1]),
        .O(\icmp_ln39_reg_3881[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln39_reg_3881[0]_i_6 
       (.I0(\icmp_ln39_reg_3881_reg[0] [7]),
        .I1(m_read_reg_3595[7]),
        .I2(m_read_reg_3595[6]),
        .I3(\icmp_ln39_reg_3881_reg[0] [6]),
        .O(\icmp_ln39_reg_3881[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln39_reg_3881[0]_i_7 
       (.I0(\icmp_ln39_reg_3881_reg[0] [5]),
        .I1(m_read_reg_3595[5]),
        .I2(m_read_reg_3595[4]),
        .I3(\icmp_ln39_reg_3881_reg[0] [4]),
        .O(\icmp_ln39_reg_3881[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln39_reg_3881[0]_i_8 
       (.I0(\icmp_ln39_reg_3881_reg[0] [3]),
        .I1(m_read_reg_3595[3]),
        .I2(m_read_reg_3595[2]),
        .I3(\icmp_ln39_reg_3881_reg[0] [2]),
        .O(\icmp_ln39_reg_3881[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln39_reg_3881[0]_i_9 
       (.I0(\icmp_ln39_reg_3881_reg[0] [1]),
        .I1(m_read_reg_3595[1]),
        .I2(m_read_reg_3595[0]),
        .I3(\icmp_ln39_reg_3881_reg[0] [0]),
        .O(\icmp_ln39_reg_3881[0]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln39_reg_3881_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\icmp_ln39_reg_3881_reg[0]_i_1_n_4 ,\icmp_ln39_reg_3881_reg[0]_i_1_n_5 ,\icmp_ln39_reg_3881_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln39_reg_3881[0]_i_2_n_3 ,\icmp_ln39_reg_3881[0]_i_3_n_3 ,\icmp_ln39_reg_3881[0]_i_4_n_3 ,\icmp_ln39_reg_3881[0]_i_5_n_3 }),
        .O(\NLW_icmp_ln39_reg_3881_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln39_reg_3881[0]_i_6_n_3 ,\icmp_ln39_reg_3881[0]_i_7_n_3 ,\icmp_ln39_reg_3881[0]_i_8_n_3 ,\icmp_ln39_reg_3881[0]_i_9_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_3 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[5]_i_3_n_3 ),
        .I5(\mOutPtr_reg_n_3_[5] ),
        .O(\mOutPtr[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[7]_i_3_n_3 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[7]_i_5_n_3 ),
        .I5(\mOutPtr_reg_n_3_[6] ),
        .O(\mOutPtr[6]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(pop),
        .O(\mOutPtr[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_3_[6] ),
        .I1(\mOutPtr[7]_i_3_n_3 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[7]_i_5_n_3 ),
        .I4(\mOutPtr_reg_n_3_[7] ),
        .O(\mOutPtr[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .I5(\mOutPtr_reg_n_3_[5] ),
        .O(\mOutPtr[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[7]_i_4 
       (.I0(mem_reg),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_5 
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[7]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr[4]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr[5]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr[6]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr[7]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[6]_i_2_n_3 ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\waddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_3 ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_3_[0] ),
        .I1(\waddr[2]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[2] ),
        .O(\waddr[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[5] ),
        .O(\waddr[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr[6]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\waddr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[6]_i_2_n_3 ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\waddr[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1__1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr[6]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\waddr[5]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr[6]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\waddr[6]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[2] ),
        .O(\waddr[6]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__1_n_3 ),
        .Q(\waddr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_load
   (RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    D,
    CO,
    \sub14_reg_3623_reg[9] ,
    push,
    E,
    \tmp_len_reg[17]_0 ,
    dout,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_NS_fsm18_out,
    ap_NS_fsm112_out,
    m_read_reg_3595,
    \icmp_ln39_reg_3881_reg[0] ,
    sub14_reg_3623,
    \dout_reg[29] ,
    \mem_reg[5][29]_srl6_i_1__0 ,
    \mem_reg[5][29]_srl6_i_1__0_0 ,
    \mem_reg[5][29]_srl6_i_1__0_1 ,
    ap_rst_n,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    mem_reg,
    ARREADY_Dummy,
    din);
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output [15:0]D;
  output [0:0]CO;
  output [0:0]\sub14_reg_3623_reg[9] ;
  output push;
  output [0:0]E;
  output [31:0]\tmp_len_reg[17]_0 ;
  output [31:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]Q;
  input ap_NS_fsm18_out;
  input ap_NS_fsm112_out;
  input [7:0]m_read_reg_3595;
  input [7:0]\icmp_ln39_reg_3881_reg[0] ;
  input [8:0]sub14_reg_3623;
  input [29:0]\dout_reg[29] ;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0_0 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0_1 ;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[25] ;
  input \ap_CS_fsm_reg[25]_0 ;
  input [0:0]mem_reg;
  input ARREADY_Dummy;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]\ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [33:0]din;
  wire [31:0]dout;
  wire [29:0]\dout_reg[29] ;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire [7:0]\icmp_ln39_reg_3881_reg[0] ;
  wire [7:0]m_read_reg_3595;
  wire [0:0]mem_reg;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0_0 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0_1 ;
  wire next_rreq;
  wire push;
  wire ready_for_outstanding;
  wire [0:0]rreq_len;
  wire [8:0]sub14_reg_3623;
  wire [0:0]\sub14_reg_3623_reg[9] ;
  wire [17:2]tmp_len0;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire [31:0]\tmp_len_reg[17]_0 ;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized3 buff_rdata
       (.CO(CO),
        .D({D[15:14],D[11:10],D[7:6],D[3:2]}),
        .E(push),
        .Q({Q[15:14],Q[12:10],Q[8:6],Q[4:2],Q[0]}),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[34]_0 (\ap_CS_fsm_reg[25]_0 ),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_NS_fsm18_out(ap_NS_fsm18_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout(dout),
        .full_n_reg_0(RREADY_Dummy),
        .\icmp_ln39_reg_3881_reg[0] (\icmp_ln39_reg_3881_reg[0] ),
        .m_read_reg_3595(m_read_reg_3595),
        .mem_reg(mem_reg),
        .ready_for_outstanding(ready_for_outstanding),
        .sub14_reg_3623(sub14_reg_3623),
        .\sub14_reg_3623_reg[9] (\sub14_reg_3623_reg[9] ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .CO(CO),
        .D({D[13:12],D[9:8],D[5:4],D[1:0]}),
        .E(next_rreq),
        .Q({Q[13:12],Q[9:8],Q[5:4],Q[1:0]}),
        .S(fifo_rreq_n_12),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[25]_0 (\icmp_ln39_reg_3881_reg[0] [1]),
        .\ap_CS_fsm_reg[25]_1 (\ap_CS_fsm_reg[25]_0 ),
        .\ap_CS_fsm_reg[5] (\sub14_reg_3623_reg[9] ),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_NS_fsm18_out(ap_NS_fsm18_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[29] (\dout_reg[29] ),
        .\dout_reg[32] ({rreq_len,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43}),
        .\dout_reg[32]_0 (fifo_rreq_n_44),
        .\mem_reg[5][29]_srl6_i_1__0 (\mem_reg[5][29]_srl6_i_1__0 ),
        .\mem_reg[5][29]_srl6_i_1__0_0 (\mem_reg[5][29]_srl6_i_1__0_0 ),
        .\mem_reg[5][29]_srl6_i_1__0_1 (\mem_reg[5][29]_srl6_i_1__0_1 ),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_len_reg[17]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_len_reg[17]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_len_reg[17]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_len_reg[17]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_len_reg[17]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(\tmp_len_reg[17]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(\tmp_len_reg[17]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(\tmp_len_reg[17]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(\tmp_len_reg[17]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(\tmp_len_reg[17]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(\tmp_len_reg[17]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(\tmp_len_reg[17]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(\tmp_len_reg[17]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(\tmp_len_reg[17]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(\tmp_len_reg[17]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(\tmp_len_reg[17]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(\tmp_len_reg[17]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(\tmp_len_reg[17]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(\tmp_len_reg[17]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(\tmp_len_reg[17]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(\tmp_len_reg[17]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(\tmp_len_reg[17]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_len_reg[17]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_len_reg[17]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_len_reg[17]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_len_reg[17]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_len_reg[17]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_len_reg[17]_0 [7]),
        .R(ap_rst_n_inv));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_5,tmp_len0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[17],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_12,1'b1}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[17]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[17]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_44),
        .Q(ARVALID_Dummy),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_mem__parameterized0
   (pop,
    rnext,
    WEBWE,
    ready_for_outstanding,
    dout,
    ap_rst_n,
    raddr,
    Q,
    aw_RVALID,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    ap_clk,
    ap_rst_n_inv,
    mem_reg_3,
    din);
  output pop;
  output [6:0]rnext;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  output [31:0]dout;
  input ap_rst_n;
  input [6:0]raddr;
  input [3:0]Q;
  input aw_RVALID;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]mem_reg_2;
  input ap_clk;
  input ap_rst_n_inv;
  input [6:0]mem_reg_3;
  input [33:0]din;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_RVALID;
  wire burst_ready;
  wire [5:4]data0;
  wire [33:0]din;
  wire [31:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [0:0]mem_reg_2;
  wire [6:0]mem_reg_3;
  wire mem_reg_i_1_n_3;
  wire mem_reg_n_36;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[3]_i_2_n_3 ;
  wire \raddr_reg[3]_i_3_n_3 ;
  wire \raddr_reg[6]_i_2_n_3 ;
  wire \raddr_reg[6]_i_3_n_3 ;
  wire ready_for_outstanding;
  wire [6:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4318" *) 
  (* RTL_RAM_NAME = "inst/aw_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,mem_reg_3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({burst_ready,mem_reg_n_36}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_3),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_1),
        .I1(mem_reg_2),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    mem_reg_i_4
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(aw_RVALID),
        .I5(mem_reg_0),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000FFFFFF7F0000)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(\raddr_reg[6]_i_2_n_3 ),
        .I4(pop),
        .I5(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h0EFFE000)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg[3]_i_2_n_3 ),
        .I1(\raddr_reg[6]_i_2_n_3 ),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg[3]_i_2_n_3 ),
        .I1(\raddr_reg[6]_i_2_n_3 ),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg[3]_i_2_n_3 ),
        .I1(\raddr_reg[6]_i_2_n_3 ),
        .I2(raddr[2]),
        .I3(\raddr_reg[3]_i_3_n_3 ),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[3]_i_2 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .O(\raddr_reg[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr_reg[3]_i_3 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(\raddr_reg[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[4]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2_n_3 ),
        .I3(data0[4]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \raddr_reg[4]_i_2 
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(data0[4]));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2_n_3 ),
        .I3(data0[5]),
        .I4(pop),
        .I5(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(data0[5]));
  LUT6 #(
    .INIT(64'h55F7FFFFAA000000)) 
    \raddr_reg[6]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(\raddr_reg[6]_i_2_n_3 ),
        .I3(\raddr_reg[6]_i_3_n_3 ),
        .I4(pop),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hBFBFFFBFFFBFFFBF)) 
    \raddr_reg[6]_i_2 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(raddr[5]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr_reg[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_3 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(\raddr_reg[6]_i_3_n_3 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCC800000000)) 
    ready_for_outstanding_i_1
       (.I0(Q[2]),
        .I1(aw_RVALID),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(burst_ready),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_read
   (m_axi_aw_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    din,
    m_axi_aw_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    m_axi_aw_ARREADY,
    RBURST_READY_Dummy,
    m_axi_aw_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output [29:0]m_axi_aw_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [3:0]m_axi_aw_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input m_axi_aw_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_aw_RVALID;
  input [31:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire fifo_burst_n_4;
  wire fifo_burst_n_5;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_5),
        .full_n_reg_0(fifo_burst_n_4),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1_17 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_burst_converter rreq_burst_conv
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_4),
        .m_axi_aw_ARADDR(m_axi_aw_ARADDR),
        .m_axi_aw_ARLEN(m_axi_aw_ARLEN),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_5),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    p_15_in,
    next_req,
    E,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    req_handling_reg,
    ARVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    m_axi_aw_ARREADY,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_3_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output p_15_in;
  output next_req;
  output [0:0]E;
  output [19:0]D;
  output [31:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input req_handling_reg;
  input ARVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input m_axi_aw_ARREADY;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_3_0 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire ARVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1_n_3 ;
  wire \data_p1[11]_i_1_n_3 ;
  wire \data_p1[12]_i_1_n_3 ;
  wire \data_p1[13]_i_1_n_3 ;
  wire \data_p1[14]_i_1_n_3 ;
  wire \data_p1[15]_i_1_n_3 ;
  wire \data_p1[16]_i_1_n_3 ;
  wire \data_p1[17]_i_1_n_3 ;
  wire \data_p1[18]_i_1_n_3 ;
  wire \data_p1[19]_i_1_n_3 ;
  wire \data_p1[20]_i_1_n_3 ;
  wire \data_p1[21]_i_1_n_3 ;
  wire \data_p1[22]_i_1_n_3 ;
  wire \data_p1[23]_i_1_n_3 ;
  wire \data_p1[24]_i_1_n_3 ;
  wire \data_p1[25]_i_1_n_3 ;
  wire \data_p1[26]_i_1_n_3 ;
  wire \data_p1[27]_i_1_n_3 ;
  wire \data_p1[28]_i_1_n_3 ;
  wire \data_p1[29]_i_1_n_3 ;
  wire \data_p1[2]_i_1_n_3 ;
  wire \data_p1[30]_i_1_n_3 ;
  wire \data_p1[31]_i_1_n_3 ;
  wire \data_p1[34]_i_1_n_3 ;
  wire \data_p1[3]_i_1_n_3 ;
  wire \data_p1[49]_i_2_n_3 ;
  wire \data_p1[4]_i_1_n_3 ;
  wire \data_p1[5]_i_1_n_3 ;
  wire \data_p1[6]_i_1_n_3 ;
  wire \data_p1[7]_i_1_n_3 ;
  wire \data_p1[8]_i_1_n_3 ;
  wire \data_p1[9]_i_1_n_3 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [63:2]data_p2;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire last_sect_reg;
  wire load_p1;
  wire m_axi_aw_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__0_n_3;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_total[19]_i_3_0 ;
  wire \sect_total[19]_i_4_n_3 ;
  wire \sect_total[19]_i_5_n_3 ;
  wire \sect_total[19]_i_6_n_3 ;
  wire \sect_total[19]_i_7_n_3 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1_n_3 ;
  wire \sect_total_reg[13]_i_1_n_4 ;
  wire \sect_total_reg[13]_i_1_n_5 ;
  wire \sect_total_reg[13]_i_1_n_6 ;
  wire \sect_total_reg[17]_i_1_n_3 ;
  wire \sect_total_reg[17]_i_1_n_4 ;
  wire \sect_total_reg[17]_i_1_n_5 ;
  wire \sect_total_reg[17]_i_1_n_6 ;
  wire \sect_total_reg[19]_i_2_n_6 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1_n_3 ;
  wire \sect_total_reg[1]_i_1_n_4 ;
  wire \sect_total_reg[1]_i_1_n_5 ;
  wire \sect_total_reg[1]_i_1_n_6 ;
  wire \sect_total_reg[1]_i_2_n_3 ;
  wire \sect_total_reg[1]_i_2_n_4 ;
  wire \sect_total_reg[1]_i_2_n_5 ;
  wire \sect_total_reg[1]_i_2_n_6 ;
  wire \sect_total_reg[1]_i_5_n_3 ;
  wire \sect_total_reg[1]_i_5_n_4 ;
  wire \sect_total_reg[1]_i_5_n_5 ;
  wire \sect_total_reg[1]_i_5_n_6 ;
  wire \sect_total_reg[5]_i_1_n_3 ;
  wire \sect_total_reg[5]_i_1_n_4 ;
  wire \sect_total_reg[5]_i_1_n_5 ;
  wire \sect_total_reg[5]_i_1_n_6 ;
  wire \sect_total_reg[9]_i_1_n_3 ;
  wire \sect_total_reg[9]_i_1_n_4 ;
  wire \sect_total_reg[9]_i_1_n_5 ;
  wire \sect_total_reg[9]_i_1_n_6 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1_n_3 ;
  wire \state[1]_i_1_n_3 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[49]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1_n_3 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_3 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_3 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_3 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_3 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_3 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_3 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_3 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_3 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_3 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_3 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_3 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_3 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_3 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_3 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_3 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_3 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_3 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_3 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_3 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_3 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_3 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_3 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_3 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_3 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2_n_3 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_3 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_3 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_3 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_3 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_3 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(p_15_in),
        .I3(req_handling_reg),
        .I4(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_3),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[31]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(m_axi_aw_ARREADY),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT4 #(
    .INIT(16'h8000)) 
    \sect_total[19]_i_3 
       (.I0(\sect_total[19]_i_4_n_3 ),
        .I1(\sect_total[19]_i_5_n_3 ),
        .I2(\sect_total[19]_i_6_n_3 ),
        .I3(\sect_total[19]_i_7_n_3 ),
        .O(single_sect__18));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_4 
       (.I0(\sect_total[19]_i_3_0 [1]),
        .I1(\sect_total[19]_i_3_0 [0]),
        .I2(\sect_total[19]_i_3_0 [3]),
        .I3(\sect_total[19]_i_3_0 [2]),
        .O(\sect_total[19]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_5 
       (.I0(\sect_total[19]_i_3_0 [4]),
        .I1(\sect_total[19]_i_3_0 [5]),
        .I2(\sect_total[19]_i_3_0 [6]),
        .I3(\sect_total[19]_i_3_0 [7]),
        .I4(\sect_total[19]_i_3_0 [9]),
        .I5(\sect_total[19]_i_3_0 [8]),
        .O(\sect_total[19]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_6 
       (.I0(\sect_total[19]_i_3_0 [11]),
        .I1(\sect_total[19]_i_3_0 [10]),
        .I2(\sect_total[19]_i_3_0 [13]),
        .I3(\sect_total[19]_i_3_0 [12]),
        .O(\sect_total[19]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_7 
       (.I0(\sect_total[19]_i_3_0 [14]),
        .I1(\sect_total[19]_i_3_0 [15]),
        .I2(\sect_total[19]_i_3_0 [16]),
        .I3(\sect_total[19]_i_3_0 [17]),
        .I4(\sect_total[19]_i_3_0 [19]),
        .I5(\sect_total[19]_i_3_0 [18]),
        .O(\sect_total[19]_i_7_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1 
       (.CI(\sect_total_reg[9]_i_1_n_3 ),
        .CO({\sect_total_reg[13]_i_1_n_3 ,\sect_total_reg[13]_i_1_n_4 ,\sect_total_reg[13]_i_1_n_5 ,\sect_total_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1 
       (.CI(\sect_total_reg[13]_i_1_n_3 ),
        .CO({\sect_total_reg[17]_i_1_n_3 ,\sect_total_reg[17]_i_1_n_4 ,\sect_total_reg[17]_i_1_n_5 ,\sect_total_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[17]_i_1_n_3 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1 
       (.CI(\sect_total_reg[1]_i_2_n_3 ),
        .CO({\sect_total_reg[1]_i_1_n_3 ,\sect_total_reg[1]_i_1_n_4 ,\sect_total_reg[1]_i_1_n_5 ,\sect_total_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31],Q[31]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[31],Q[31],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2 
       (.CI(\sect_total_reg[1]_i_5_n_3 ),
        .CO({\sect_total_reg[1]_i_2_n_3 ,\sect_total_reg[1]_i_2_n_4 ,\sect_total_reg[1]_i_2_n_5 ,\sect_total_reg[1]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31],Q[31]}),
        .O(\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5_n_3 ,\sect_total_reg[1]_i_5_n_4 ,\sect_total_reg[1]_i_5_n_5 ,\sect_total_reg[1]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31:30]}),
        .O(\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1 
       (.CI(\sect_total_reg[1]_i_1_n_3 ),
        .CO({\sect_total_reg[5]_i_1_n_3 ,\sect_total_reg[5]_i_1_n_4 ,\sect_total_reg[5]_i_1_n_5 ,\sect_total_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1 
       (.CI(\sect_total_reg[5]_i_1_n_3 ),
        .CO({\sect_total_reg[9]_i_1_n_3 ,\sect_total_reg[9]_i_1_n_4 ,\sect_total_reg[9]_i_1_n_5 ,\sect_total_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .O(\state[1]_i_1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_3 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_3 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized1
   (m_axi_aw_BREADY,
    m_axi_aw_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_aw_BREADY;
  input m_axi_aw_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__6_n_3 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1_n_3;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(m_axi_aw_BREADY),
        .I1(m_axi_aw_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__6_n_3 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__6_n_3 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_aw_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1
       (.I0(m_axi_aw_BVALID),
        .I1(m_axi_aw_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_3),
        .Q(m_axi_aw_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_aw_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_aw_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_3 ;
  wire \data_p1[10]_i_1__0_n_3 ;
  wire \data_p1[11]_i_1__0_n_3 ;
  wire \data_p1[12]_i_1__0_n_3 ;
  wire \data_p1[13]_i_1__0_n_3 ;
  wire \data_p1[14]_i_1__0_n_3 ;
  wire \data_p1[15]_i_1__0_n_3 ;
  wire \data_p1[16]_i_1__0_n_3 ;
  wire \data_p1[17]_i_1__0_n_3 ;
  wire \data_p1[18]_i_1__0_n_3 ;
  wire \data_p1[19]_i_1__0_n_3 ;
  wire \data_p1[1]_i_1_n_3 ;
  wire \data_p1[20]_i_1__0_n_3 ;
  wire \data_p1[21]_i_1__0_n_3 ;
  wire \data_p1[22]_i_1__0_n_3 ;
  wire \data_p1[23]_i_1__0_n_3 ;
  wire \data_p1[24]_i_1__0_n_3 ;
  wire \data_p1[25]_i_1__0_n_3 ;
  wire \data_p1[26]_i_1__0_n_3 ;
  wire \data_p1[27]_i_1__0_n_3 ;
  wire \data_p1[28]_i_1__0_n_3 ;
  wire \data_p1[29]_i_1__0_n_3 ;
  wire \data_p1[2]_i_1__0_n_3 ;
  wire \data_p1[30]_i_1__0_n_3 ;
  wire \data_p1[31]_i_1__0_n_3 ;
  wire \data_p1[32]_i_2_n_3 ;
  wire \data_p1[3]_i_1__0_n_3 ;
  wire \data_p1[4]_i_1__0_n_3 ;
  wire \data_p1[5]_i_1__0_n_3 ;
  wire \data_p1[6]_i_1__0_n_3 ;
  wire \data_p1[7]_i_1__0_n_3 ;
  wire \data_p1[8]_i_1__0_n_3 ;
  wire \data_p1[9]_i_1__0_n_3 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_3_[0] ;
  wire \data_p2_reg_n_3_[10] ;
  wire \data_p2_reg_n_3_[11] ;
  wire \data_p2_reg_n_3_[12] ;
  wire \data_p2_reg_n_3_[13] ;
  wire \data_p2_reg_n_3_[14] ;
  wire \data_p2_reg_n_3_[15] ;
  wire \data_p2_reg_n_3_[16] ;
  wire \data_p2_reg_n_3_[17] ;
  wire \data_p2_reg_n_3_[18] ;
  wire \data_p2_reg_n_3_[19] ;
  wire \data_p2_reg_n_3_[1] ;
  wire \data_p2_reg_n_3_[20] ;
  wire \data_p2_reg_n_3_[21] ;
  wire \data_p2_reg_n_3_[22] ;
  wire \data_p2_reg_n_3_[23] ;
  wire \data_p2_reg_n_3_[24] ;
  wire \data_p2_reg_n_3_[25] ;
  wire \data_p2_reg_n_3_[26] ;
  wire \data_p2_reg_n_3_[27] ;
  wire \data_p2_reg_n_3_[28] ;
  wire \data_p2_reg_n_3_[29] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[30] ;
  wire \data_p2_reg_n_3_[31] ;
  wire \data_p2_reg_n_3_[32] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire \data_p2_reg_n_3_[8] ;
  wire \data_p2_reg_n_3_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_aw_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__1_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_3 ;
  wire \state[1]_i_1__0_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_aw_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_3_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_3_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_3_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_3_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_3_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_3_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_3_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_3_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_3_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_3_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_3_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_3_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_3_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_3_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_3_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_3_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_3_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_3_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_3_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_3_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_3_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_3_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_3_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_3_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1 
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_3_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_3_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_3_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_3 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_3 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_3 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_aw_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_3_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_3),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_aw_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_aw_RVALID),
        .O(\state[1]_i_1__0_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_3 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_3 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl
   (pop,
    push,
    S,
    \dout_reg[32]_0 ,
    \dout_reg[32]_1 ,
    \dout_reg[29]_0 ,
    Q,
    \mem_reg[5][29]_srl6_i_1__0_0 ,
    \mem_reg[5][29]_srl6_i_1__0_1 ,
    \mem_reg[5][29]_srl6_i_1__0_2 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    aw_ARREADY,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    \dout_reg[32]_4 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output push;
  output [0:0]S;
  output [30:0]\dout_reg[32]_0 ;
  output \dout_reg[32]_1 ;
  input [29:0]\dout_reg[29]_0 ;
  input [3:0]Q;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0_0 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0_1 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1__0_2 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input aw_ARREADY;
  input \dout_reg[32]_2 ;
  input \dout_reg[32]_3 ;
  input \dout_reg[32]_4 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [3:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire \dout_reg[0]_0 ;
  wire [29:0]\dout_reg[29]_0 ;
  wire [30:0]\dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \dout_reg[32]_2 ;
  wire \dout_reg[32]_3 ;
  wire \dout_reg[32]_4 ;
  wire \mem_reg[5][0]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][0]_srl6_i_3__0_n_3 ;
  wire \mem_reg[5][0]_srl6_n_3 ;
  wire \mem_reg[5][10]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][10]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][10]_srl6_n_3 ;
  wire \mem_reg[5][11]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][11]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][11]_srl6_n_3 ;
  wire \mem_reg[5][12]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][12]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][12]_srl6_n_3 ;
  wire \mem_reg[5][13]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][13]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][13]_srl6_n_3 ;
  wire \mem_reg[5][14]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][14]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][14]_srl6_n_3 ;
  wire \mem_reg[5][15]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][15]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][15]_srl6_n_3 ;
  wire \mem_reg[5][16]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][16]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][16]_srl6_n_3 ;
  wire \mem_reg[5][17]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][17]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][17]_srl6_n_3 ;
  wire \mem_reg[5][18]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][18]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][18]_srl6_n_3 ;
  wire \mem_reg[5][19]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][19]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][19]_srl6_n_3 ;
  wire \mem_reg[5][1]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][1]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][1]_srl6_n_3 ;
  wire \mem_reg[5][20]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][20]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][20]_srl6_n_3 ;
  wire \mem_reg[5][21]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][21]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][21]_srl6_n_3 ;
  wire \mem_reg[5][22]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][22]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][22]_srl6_n_3 ;
  wire \mem_reg[5][23]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][23]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][23]_srl6_n_3 ;
  wire \mem_reg[5][24]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][24]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][24]_srl6_n_3 ;
  wire \mem_reg[5][25]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][25]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][25]_srl6_n_3 ;
  wire \mem_reg[5][26]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][26]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][26]_srl6_n_3 ;
  wire \mem_reg[5][27]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][27]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][27]_srl6_n_3 ;
  wire \mem_reg[5][28]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][28]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][28]_srl6_n_3 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0_0 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0_1 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1__0_2 ;
  wire \mem_reg[5][29]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][29]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][29]_srl6_n_3 ;
  wire \mem_reg[5][2]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][2]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][2]_srl6_n_3 ;
  wire \mem_reg[5][32]_srl6_n_3 ;
  wire \mem_reg[5][3]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][3]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][3]_srl6_n_3 ;
  wire \mem_reg[5][4]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][4]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][4]_srl6_n_3 ;
  wire \mem_reg[5][5]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][5]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][5]_srl6_n_3 ;
  wire \mem_reg[5][6]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][6]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][6]_srl6_n_3 ;
  wire \mem_reg[5][7]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][7]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][7]_srl6_n_3 ;
  wire \mem_reg[5][8]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][8]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][8]_srl6_n_3 ;
  wire \mem_reg[5][9]_srl6_i_1__0_n_3 ;
  wire \mem_reg[5][9]_srl6_i_2__0_n_3 ;
  wire \mem_reg[5][9]_srl6_n_3 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[32]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][0]_srl6_i_2__0_n_3 ),
        .Q(\mem_reg[5][0]_srl6_n_3 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(aw_ARREADY),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][0]_srl6_i_2__0 
       (.I0(\dout_reg[29]_0 [0]),
        .I1(Q[3]),
        .I2(\mem_reg[5][0]_srl6_i_3__0_n_3 ),
        .O(\mem_reg[5][0]_srl6_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][0]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [0]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [0]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [0]),
        .O(\mem_reg[5][0]_srl6_i_3__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][10]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][10]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][10]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [10]),
        .I1(Q[3]),
        .I2(\mem_reg[5][10]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][10]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][10]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [10]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [10]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [10]),
        .O(\mem_reg[5][10]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][11]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][11]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][11]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [11]),
        .I1(Q[3]),
        .I2(\mem_reg[5][11]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][11]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][11]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [11]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [11]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [11]),
        .O(\mem_reg[5][11]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][12]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][12]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][12]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [12]),
        .I1(Q[3]),
        .I2(\mem_reg[5][12]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][12]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][12]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [12]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [12]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [12]),
        .O(\mem_reg[5][12]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][13]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][13]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][13]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [13]),
        .I1(Q[3]),
        .I2(\mem_reg[5][13]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][13]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][13]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [13]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [13]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [13]),
        .O(\mem_reg[5][13]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][14]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][14]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][14]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [14]),
        .I1(Q[3]),
        .I2(\mem_reg[5][14]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][14]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][14]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [14]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [14]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [14]),
        .O(\mem_reg[5][14]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][15]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][15]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][15]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [15]),
        .I1(Q[3]),
        .I2(\mem_reg[5][15]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][15]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][15]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [15]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [15]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [15]),
        .O(\mem_reg[5][15]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][16]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][16]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][16]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [16]),
        .I1(Q[3]),
        .I2(\mem_reg[5][16]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][16]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][16]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [16]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [16]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [16]),
        .O(\mem_reg[5][16]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][17]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][17]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][17]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [17]),
        .I1(Q[3]),
        .I2(\mem_reg[5][17]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][17]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][17]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [17]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [17]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [17]),
        .O(\mem_reg[5][17]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][18]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][18]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][18]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [18]),
        .I1(Q[3]),
        .I2(\mem_reg[5][18]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][18]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][18]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [18]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [18]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [18]),
        .O(\mem_reg[5][18]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][19]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][19]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][19]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [19]),
        .I1(Q[3]),
        .I2(\mem_reg[5][19]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][19]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][19]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [19]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [19]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [19]),
        .O(\mem_reg[5][19]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][1]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][1]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][1]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [1]),
        .I1(Q[3]),
        .I2(\mem_reg[5][1]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][1]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][1]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [1]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [1]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [1]),
        .O(\mem_reg[5][1]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][20]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][20]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][20]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [20]),
        .I1(Q[3]),
        .I2(\mem_reg[5][20]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][20]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][20]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [20]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [20]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [20]),
        .O(\mem_reg[5][20]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][21]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][21]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][21]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [21]),
        .I1(Q[3]),
        .I2(\mem_reg[5][21]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][21]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][21]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [21]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [21]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [21]),
        .O(\mem_reg[5][21]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][22]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][22]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][22]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [22]),
        .I1(Q[3]),
        .I2(\mem_reg[5][22]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][22]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][22]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [22]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [22]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [22]),
        .O(\mem_reg[5][22]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][23]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][23]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][23]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [23]),
        .I1(Q[3]),
        .I2(\mem_reg[5][23]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][23]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][23]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [23]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [23]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [23]),
        .O(\mem_reg[5][23]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][24]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][24]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][24]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [24]),
        .I1(Q[3]),
        .I2(\mem_reg[5][24]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][24]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][24]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [24]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [24]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [24]),
        .O(\mem_reg[5][24]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][25]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][25]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][25]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [25]),
        .I1(Q[3]),
        .I2(\mem_reg[5][25]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][25]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][25]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [25]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [25]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [25]),
        .O(\mem_reg[5][25]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][26]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][26]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][26]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [26]),
        .I1(Q[3]),
        .I2(\mem_reg[5][26]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][26]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][26]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [26]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [26]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [26]),
        .O(\mem_reg[5][26]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][27]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][27]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][27]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [27]),
        .I1(Q[3]),
        .I2(\mem_reg[5][27]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][27]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][27]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [27]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [27]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [27]),
        .O(\mem_reg[5][27]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][28]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][28]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][28]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [28]),
        .I1(Q[3]),
        .I2(\mem_reg[5][28]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][28]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][28]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [28]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [28]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [28]),
        .O(\mem_reg[5][28]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][29]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][29]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][29]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [29]),
        .I1(Q[3]),
        .I2(\mem_reg[5][29]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][29]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][29]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [29]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [29]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [29]),
        .O(\mem_reg[5][29]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][2]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][2]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][2]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [2]),
        .I1(Q[3]),
        .I2(\mem_reg[5][2]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][2]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][2]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [2]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [2]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [2]),
        .O(\mem_reg[5][2]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][32]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][3]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][3]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][3]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [3]),
        .I1(Q[3]),
        .I2(\mem_reg[5][3]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][3]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][3]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [3]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [3]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [3]),
        .O(\mem_reg[5][3]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][4]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][4]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][4]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [4]),
        .I1(Q[3]),
        .I2(\mem_reg[5][4]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][4]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][4]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [4]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [4]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [4]),
        .O(\mem_reg[5][4]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][5]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][5]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][5]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [5]),
        .I1(Q[3]),
        .I2(\mem_reg[5][5]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][5]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][5]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [5]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [5]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [5]),
        .O(\mem_reg[5][5]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][6]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][6]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][6]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [6]),
        .I1(Q[3]),
        .I2(\mem_reg[5][6]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][6]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][6]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [6]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [6]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [6]),
        .O(\mem_reg[5][6]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][7]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][7]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][7]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [7]),
        .I1(Q[3]),
        .I2(\mem_reg[5][7]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][7]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][7]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [7]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [7]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [7]),
        .O(\mem_reg[5][7]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][8]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][8]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][8]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [8]),
        .I1(Q[3]),
        .I2(\mem_reg[5][8]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][8]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][8]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [8]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [8]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [8]),
        .O(\mem_reg[5][8]_srl6_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][9]_srl6_i_1__0_n_3 ),
        .Q(\mem_reg[5][9]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][9]_srl6_i_1__0 
       (.I0(\dout_reg[29]_0 [9]),
        .I1(Q[3]),
        .I2(\mem_reg[5][9]_srl6_i_2__0_n_3 ),
        .O(\mem_reg[5][9]_srl6_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][9]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1__0_0 [9]),
        .I2(\mem_reg[5][29]_srl6_i_1__0_1 [9]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1__0_2 [9]),
        .O(\mem_reg[5][9]_srl6_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[32]_0 [30]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1
       (.I0(\dout_reg[32]_0 [30]),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(\dout_reg[32]_1 ));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized0
   (din,
    push_0,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv,
    pop,
    mem_reg,
    Q);
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input mem_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[6][0]_srl7_n_3 ;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_3 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(Q),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_write
   (m_axi_aw_BREADY,
    m_axi_aw_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_aw_BREADY;
  input m_axi_aw_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi
   (D,
    m_axi_bi_BREADY,
    dout,
    m_axi_bi_ARLEN,
    m_axi_bi_ARADDR,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    icmp_ln39_reg_3881,
    Q,
    and_ln35_reg_3913,
    and_ln35_1_reg_3933,
    and_ln35_2_reg_3953,
    \dout_reg[29] ,
    \mem_reg[5][29]_srl6_i_1 ,
    \mem_reg[5][29]_srl6_i_1_0 ,
    \mem_reg[5][29]_srl6_i_1_1 ,
    m_axi_bi_BVALID,
    ap_rst_n,
    ap_clk,
    ap_rst_n_inv,
    \data_p2_reg[32] ,
    m_axi_bi_ARREADY,
    m_axi_bi_RVALID);
  output [15:0]D;
  output m_axi_bi_BREADY;
  output [31:0]dout;
  output [3:0]m_axi_bi_ARLEN;
  output [29:0]m_axi_bi_ARADDR;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  input icmp_ln39_reg_3881;
  input [15:0]Q;
  input and_ln35_reg_3913;
  input and_ln35_1_reg_3933;
  input and_ln35_2_reg_3953;
  input [29:0]\dout_reg[29] ;
  input [29:0]\mem_reg[5][29]_srl6_i_1 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1_0 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1_1 ;
  input m_axi_bi_BVALID;
  input ap_rst_n;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]\data_p2_reg[32] ;
  input m_axi_bi_ARREADY;
  input m_axi_bi_RVALID;

  wire [31:2]ARADDR_Dummy;
  wire [17:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [15:0]D;
  wire [15:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire and_ln35_1_reg_3933;
  wire and_ln35_2_reg_3953;
  wire and_ln35_reg_3913;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [31:0]dout;
  wire [29:0]\dout_reg[29] ;
  wire icmp_ln39_reg_3881;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire m_axi_bi_RVALID;
  wire [29:0]\mem_reg[5][29]_srl6_i_1 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1_0 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1_1 ;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .din(RLAST_Dummy),
        .m_axi_bi_ARADDR(m_axi_bi_ARADDR),
        .m_axi_bi_ARLEN(m_axi_bi_ARLEN),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q(Q),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .and_ln35_1_reg_3933(and_ln35_1_reg_3933),
        .and_ln35_2_reg_3953(and_ln35_2_reg_3953),
        .and_ln35_reg_3913(and_ln35_reg_3913),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .\dout_reg[29] (\dout_reg[29] ),
        .icmp_ln39_reg_3881(icmp_ln39_reg_3881),
        .mem_reg(RVALID_Dummy),
        .\mem_reg[5][29]_srl6_i_1 (\mem_reg[5][29]_srl6_i_1 ),
        .\mem_reg[5][29]_srl6_i_1_0 (\mem_reg[5][29]_srl6_i_1_0 ),
        .\mem_reg[5][29]_srl6_i_1_1 (\mem_reg[5][29]_srl6_i_1_1 ),
        .push(\buff_rdata/push ),
        .\tmp_len_reg[17]_0 ({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_burst_converter
   (m_axi_bi_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    m_axi_bi_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARVALID_Dummy,
    ost_ctrl_ready,
    m_axi_bi_ARREADY,
    \dout_reg[0] ,
    D,
    E);
  output [29:0]m_axi_bi_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_bi_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARVALID_Dummy;
  input ost_ctrl_ready;
  input m_axi_bi_ARREADY;
  input \dout_reg[0] ;
  input [31:0]D;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]beat_len;
  wire \could_multi_bursts.addr_buf[13]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf[13]_i_3__0_n_3 ;
  wire \could_multi_bursts.addr_buf[13]_i_4__0_n_3 ;
  wire \could_multi_bursts.addr_buf[13]_i_5__0_n_3 ;
  wire \could_multi_bursts.addr_buf[17]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf[17]_i_3__0_n_3 ;
  wire \could_multi_bursts.addr_buf[17]_i_4__0_n_3 ;
  wire \could_multi_bursts.addr_buf[17]_i_5__0_n_3 ;
  wire \could_multi_bursts.addr_buf[21]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf[21]_i_3__0_n_3 ;
  wire \could_multi_bursts.addr_buf[21]_i_4__0_n_3 ;
  wire \could_multi_bursts.addr_buf[21]_i_5__0_n_3 ;
  wire \could_multi_bursts.addr_buf[25]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf[25]_i_3__0_n_3 ;
  wire \could_multi_bursts.addr_buf[25]_i_4__0_n_3 ;
  wire \could_multi_bursts.addr_buf[25]_i_5__0_n_3 ;
  wire \could_multi_bursts.addr_buf[29]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf[29]_i_3__0_n_3 ;
  wire \could_multi_bursts.addr_buf[29]_i_4__0_n_3 ;
  wire \could_multi_bursts.addr_buf[29]_i_5__0_n_3 ;
  wire \could_multi_bursts.addr_buf[31]_i_3__0_n_3 ;
  wire \could_multi_bursts.addr_buf[31]_i_4__0_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_3__0_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_4__0_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_5__0_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_6__0_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_7__0_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_8__0_n_3 ;
  wire \could_multi_bursts.addr_buf[5]_i_9__0_n_3 ;
  wire \could_multi_bursts.addr_buf[9]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf[9]_i_3__0_n_3 ;
  wire \could_multi_bursts.addr_buf[9]_i_4__0_n_3 ;
  wire \could_multi_bursts.addr_buf[9]_i_5__0_n_3 ;
  wire \could_multi_bursts.addr_buf[9]_i_6__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_9 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1_n_3 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__0_n_3 ;
  wire \could_multi_bursts.last_loop_i_2__0_n_3 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_3 ;
  wire \could_multi_bursts.last_loop_i_4__0_n_3 ;
  wire \could_multi_bursts.last_loop_i_5__0_n_3 ;
  wire \could_multi_bursts.last_loop_i_6__0_n_3 ;
  wire \could_multi_bursts.last_loop_reg_n_3 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_3 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_3 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_3 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_3 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_3 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__0_n_3 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_3 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_3 ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_3 ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__0_n_4;
  wire end_from_4k1_carry__0_n_5;
  wire end_from_4k1_carry__0_n_6;
  wire end_from_4k1_carry__1_n_6;
  wire end_from_4k1_carry_n_3;
  wire end_from_4k1_carry_n_4;
  wire end_from_4k1_carry_n_5;
  wire end_from_4k1_carry_n_6;
  wire first_sect;
  wire first_sect_reg_n_3;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_3;
  wire last_sect_i_11__0_n_3;
  wire last_sect_i_12__0_n_3;
  wire last_sect_i_13__0_n_3;
  wire last_sect_i_2__0_n_3;
  wire last_sect_i_3__0_n_3;
  wire last_sect_i_4__0_n_3;
  wire last_sect_i_5__0_n_3;
  wire last_sect_i_6__0_n_3;
  wire last_sect_i_7__0_n_3;
  wire last_sect_i_8__0_n_3;
  wire last_sect_i_9__0_n_3;
  wire last_sect_reg_n_3;
  wire last_sect_tmp;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:2]p_1_in;
  wire push;
  wire req_handling_reg_n_3;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_61;
  wire rs_req_n_8;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_3 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_len_buf[0]_i_1__0_n_3 ;
  wire \sect_len_buf[1]_i_1__0_n_3 ;
  wire \sect_len_buf[2]_i_1__0_n_3 ;
  wire \sect_len_buf[3]_i_1__0_n_3 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10__0_n_3 ;
  wire \sect_total[1]_i_11__0_n_3 ;
  wire \sect_total[1]_i_12__0_n_3 ;
  wire \sect_total[1]_i_13__0_n_3 ;
  wire \sect_total[1]_i_3__0_n_3 ;
  wire \sect_total[1]_i_4__0_n_3 ;
  wire \sect_total[1]_i_6__0_n_3 ;
  wire \sect_total[1]_i_7__0_n_3 ;
  wire \sect_total[1]_i_8__0_n_3 ;
  wire \sect_total[1]_i_9__0_n_3 ;
  wire \sect_total_buf[0]_i_2__0_n_3 ;
  wire \sect_total_buf[0]_i_3__0_n_3 ;
  wire \sect_total_buf[0]_i_4__0_n_3 ;
  wire \sect_total_buf[0]_i_5__0_n_3 ;
  wire \sect_total_buf[12]_i_2__0_n_3 ;
  wire \sect_total_buf[12]_i_3__0_n_3 ;
  wire \sect_total_buf[12]_i_4__0_n_3 ;
  wire \sect_total_buf[12]_i_5__0_n_3 ;
  wire \sect_total_buf[16]_i_2__0_n_3 ;
  wire \sect_total_buf[16]_i_3__0_n_3 ;
  wire \sect_total_buf[16]_i_4__0_n_3 ;
  wire \sect_total_buf[16]_i_5__0_n_3 ;
  wire \sect_total_buf[4]_i_2__0_n_3 ;
  wire \sect_total_buf[4]_i_3__0_n_3 ;
  wire \sect_total_buf[4]_i_4__0_n_3 ;
  wire \sect_total_buf[4]_i_5__0_n_3 ;
  wire \sect_total_buf[8]_i_2__0_n_3 ;
  wire \sect_total_buf[8]_i_3__0_n_3 ;
  wire \sect_total_buf[8]_i_4__0_n_3 ;
  wire \sect_total_buf[8]_i_5__0_n_3 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_10 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_8 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_9 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_10 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_8 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_9 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_10 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_8 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_9 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_10 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_8 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_9 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_10 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_8 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_9 ;
  wire single_sect__18;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[12] ;
  wire \start_addr_reg_n_3_[13] ;
  wire \start_addr_reg_n_3_[14] ;
  wire \start_addr_reg_n_3_[15] ;
  wire \start_addr_reg_n_3_[16] ;
  wire \start_addr_reg_n_3_[17] ;
  wire \start_addr_reg_n_3_[18] ;
  wire \start_addr_reg_n_3_[19] ;
  wire \start_addr_reg_n_3_[20] ;
  wire \start_addr_reg_n_3_[21] ;
  wire \start_addr_reg_n_3_[22] ;
  wire \start_addr_reg_n_3_[23] ;
  wire \start_addr_reg_n_3_[24] ;
  wire \start_addr_reg_n_3_[25] ;
  wire \start_addr_reg_n_3_[26] ;
  wire \start_addr_reg_n_3_[27] ;
  wire \start_addr_reg_n_3_[28] ;
  wire \start_addr_reg_n_3_[29] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[30] ;
  wire \start_addr_reg_n_3_[31] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2__0 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3__0 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4__0 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5__0 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2__0 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3__0 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4__0 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5__0 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2__0 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3__0 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4__0 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5__0 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2__0 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3__0 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4__0 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5__0 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2__0 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3__0 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4__0 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5__0 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5__0_n_3 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[31]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_3 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_bi_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_3__0 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[31]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_4__0 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[31]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5__0_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_bi_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6__0_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_bi_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7__0_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_bi_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8__0_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_bi_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9__0_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3__0 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4__0 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5__0 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5__0_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_bi_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6__0_n_3 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_10 ),
        .Q(m_axi_bi_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_9 ),
        .Q(m_axi_bi_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_8 ),
        .Q(m_axi_bi_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_8 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_9 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_10 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2__0_n_3 ,\could_multi_bursts.addr_buf[13]_i_3__0_n_3 ,\could_multi_bursts.addr_buf[13]_i_4__0_n_3 ,\could_multi_bursts.addr_buf[13]_i_5__0_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_10 ),
        .Q(m_axi_bi_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_9 ),
        .Q(m_axi_bi_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_8 ),
        .Q(m_axi_bi_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_8 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_9 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_10 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2__0_n_3 ,\could_multi_bursts.addr_buf[17]_i_3__0_n_3 ,\could_multi_bursts.addr_buf[17]_i_4__0_n_3 ,\could_multi_bursts.addr_buf[17]_i_5__0_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_10 ),
        .Q(m_axi_bi_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_9 ),
        .Q(m_axi_bi_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_8 ),
        .Q(m_axi_bi_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_8 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_9 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_10 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2__0_n_3 ,\could_multi_bursts.addr_buf[21]_i_3__0_n_3 ,\could_multi_bursts.addr_buf[21]_i_4__0_n_3 ,\could_multi_bursts.addr_buf[21]_i_5__0_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_10 ),
        .Q(m_axi_bi_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_9 ),
        .Q(m_axi_bi_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_8 ),
        .Q(m_axi_bi_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_8 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_9 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_10 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2__0_n_3 ,\could_multi_bursts.addr_buf[25]_i_3__0_n_3 ,\could_multi_bursts.addr_buf[25]_i_4__0_n_3 ,\could_multi_bursts.addr_buf[25]_i_5__0_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_10 ),
        .Q(m_axi_bi_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_9 ),
        .Q(m_axi_bi_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_8 ),
        .Q(m_axi_bi_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_8 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_9 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_10 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2__0_n_3 ,\could_multi_bursts.addr_buf[29]_i_3__0_n_3 ,\could_multi_bursts.addr_buf[29]_i_4__0_n_3 ,\could_multi_bursts.addr_buf[29]_i_5__0_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_10 ),
        .Q(m_axi_bi_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_10 ),
        .Q(m_axi_bi_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_9 ),
        .Q(m_axi_bi_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[31]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_9 ,\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_10 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[31]_i_3__0_n_3 ,\could_multi_bursts.addr_buf[31]_i_4__0_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_9 ),
        .Q(m_axi_bi_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_8 ),
        .Q(m_axi_bi_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2__0_n_3 ,\could_multi_bursts.addr_buf[5]_i_3__0_n_3 ,\could_multi_bursts.addr_buf[5]_i_4__0_n_3 ,\could_multi_bursts.addr_buf[5]_i_5__0_n_3 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_8 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_9 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_10 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6__0_n_3 ,\could_multi_bursts.addr_buf[5]_i_7__0_n_3 ,\could_multi_bursts.addr_buf[5]_i_8__0_n_3 ,\could_multi_bursts.addr_buf[5]_i_9__0_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_10 ),
        .Q(m_axi_bi_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_9 ),
        .Q(m_axi_bi_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_8 ),
        .Q(m_axi_bi_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2__0_n_3 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_8 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_9 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_10 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3__0_n_3 ,\could_multi_bursts.addr_buf[9]_i_4__0_n_3 ,\could_multi_bursts.addr_buf[9]_i_5__0_n_3 ,\could_multi_bursts.addr_buf[9]_i_6__0_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_3 ),
        .I1(\sect_len_buf_reg_n_3_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_3_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .I2(\sect_len_buf_reg_n_3_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_3_[0] ),
        .I1(\sect_len_buf_reg_n_3_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_3 ),
        .I3(\sect_len_buf_reg_n_3_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1__0 
       (.I0(\sect_len_buf_reg_n_3_[1] ),
        .I1(\sect_len_buf_reg_n_3_[0] ),
        .I2(\sect_len_buf_reg_n_3_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_3 ),
        .I4(\sect_len_buf_reg_n_3_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_1__0 
       (.I0(\sect_len_buf_reg_n_3_[3] ),
        .I1(\sect_len_buf_reg_n_3_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_3 ),
        .I3(\sect_len_buf_reg_n_3_[0] ),
        .I4(\sect_len_buf_reg_n_3_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_3 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_bi_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1_n_3 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_3 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_3 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3__0_n_3 ),
        .O(\could_multi_bursts.last_loop_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h0F000F11)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(\could_multi_bursts.last_loop_i_4__0_n_3 ),
        .I1(\could_multi_bursts.last_loop_i_5__0_n_3 ),
        .I2(beat_len[5]),
        .I3(single_sect__18),
        .I4(\could_multi_bursts.last_loop_i_6__0_n_3 ),
        .O(\could_multi_bursts.last_loop_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_3_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_4__0 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_4__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5__0 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_5__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6__0 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_6__0_n_3 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__0_n_3 ),
        .Q(\could_multi_bursts.last_loop_reg_n_3 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1__0 
       (.I0(\sect_len_buf_reg_n_3_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_3_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_3_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_3_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_bi_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_bi_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_bi_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_bi_ARLEN[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_n_3 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3__0 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(req_handling_reg_n_3),
        .I1(m_axi_bi_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_3 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__0_n_3 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_3 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_bi_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_3 ),
        .I5(req_handling_reg_n_3),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_3 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_3 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_3,end_from_4k1_carry_n_4,end_from_4k1_carry_n_5,end_from_4k1_carry_n_6}),
        .CYINIT(1'b0),
        .DI({rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_3),
        .CO({end_from_4k1_carry__0_n_3,end_from_4k1_carry__0_n_4,end_from_4k1_carry__0_n_5,end_from_4k1_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_3),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_51}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_90,rs_req_n_91}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_3),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_10__0
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_3),
        .I4(sect_total[3]),
        .O(last_sect_i_10__0_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[18]),
        .I1(sect_total[18]),
        .I2(sect_total_buf_reg[19]),
        .I3(first_sect_reg_n_3),
        .I4(sect_total[19]),
        .O(last_sect_i_11__0_n_3));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_12__0
       (.I0(sect_total_buf_reg[16]),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_3),
        .I3(sect_total[16]),
        .I4(sect_total[17]),
        .O(last_sect_i_12__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13__0
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13__0_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_3),
        .I1(last_sect_i_4__0_n_3),
        .I2(last_sect_i_5__0_n_3),
        .I3(last_sect_i_6__0_n_3),
        .I4(last_sect_i_7__0_n_3),
        .I5(last_sect_i_8__0_n_3),
        .O(last_sect_i_2__0_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__0
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_3),
        .I5(last_sect_i_9__0_n_3),
        .O(last_sect_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_4__0
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_10__0_n_3),
        .O(last_sect_i_4__0_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_5__0
       (.I0(sect_total_buf_reg[9]),
        .I1(sect_total[9]),
        .I2(sect_total_buf_reg[8]),
        .I3(first_sect_reg_n_3),
        .I4(sect_total[8]),
        .O(last_sect_i_5__0_n_3));
  LUT5 #(
    .INIT(32'h47000000)) 
    last_sect_i_6__0
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[15]),
        .I3(last_sect_i_11__0_n_3),
        .I4(last_sect_i_12__0_n_3),
        .O(last_sect_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_7__0
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13__0_n_3),
        .O(last_sect_i_7__0_n_3));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_8__0
       (.I0(sect_total_buf_reg[12]),
        .I1(sect_total_buf_reg[14]),
        .I2(first_sect_reg_n_3),
        .I3(sect_total[12]),
        .I4(sect_total[14]),
        .O(last_sect_i_8__0_n_3));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_9__0
       (.I0(first_sect_reg_n_3),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_9__0_n_3));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_4),
        .Q(last_sect_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_bi_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_3 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_3 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_61),
        .Q(req_handling_reg_n_3),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice rs_req
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[2],rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59}),
        .S({\sect_total[1]_i_10__0_n_3 ,\sect_total[1]_i_11__0_n_3 ,\sect_total[1]_i_12__0_n_3 ,\sect_total[1]_i_13__0_n_3 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[11]_0 ({rs_req_n_90,rs_req_n_91}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85}),
        .\data_p1_reg[9]_0 ({rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (E),
        .last_sect_reg(last_sect_i_2__0_n_3),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_3),
        .req_handling_reg_0(req_handling_reg_n_3),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_3__0_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_3 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6__0_n_3 ,\sect_total[1]_i_7__0_n_3 ,\sect_total[1]_i_8__0_n_3 ,\sect_total[1]_i_9__0_n_3 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3__0_n_3 ,\sect_total[1]_i_4__0_n_3 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_61));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_3),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[11] ),
        .O(sect_addr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_3_[12] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_3_[13] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_3_[14] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_3_[15] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_3_[16] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_3_[17] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_3_[18] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_3_[19] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_3_[20] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_3_[21] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_3_[22] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_3_[23] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_3_[24] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_3_[25] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_3_[26] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_3_[27] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_3_[28] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_3_[29] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_3_[30] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2__0 
       (.I0(\start_addr_reg_n_3_[31] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_3 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_3 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_3 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_3 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_3 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_3 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_3 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_3 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_3 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_3),
        .I4(last_sect_reg_n_3),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[2]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_1__0_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_10__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_57),
        .O(\sect_total[1]_i_11__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_58),
        .O(\sect_total[1]_i_12__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13__0 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_59),
        .O(\sect_total[1]_i_13__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_50),
        .O(\sect_total[1]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_6__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_7__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_8__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_9__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__0_n_3 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_10 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_3 ,\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_7 ,\sect_total_buf_reg[0]_i_1__0_n_8 ,\sect_total_buf_reg[0]_i_1__0_n_9 ,\sect_total_buf_reg[0]_i_1__0_n_10 }),
        .S({\sect_total_buf[0]_i_2__0_n_3 ,\sect_total_buf[0]_i_3__0_n_3 ,\sect_total_buf[0]_i_4__0_n_3 ,\sect_total_buf[0]_i_5__0_n_3 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_8 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_10 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_3 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_3 ,\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_7 ,\sect_total_buf_reg[12]_i_1__0_n_8 ,\sect_total_buf_reg[12]_i_1__0_n_9 ,\sect_total_buf_reg[12]_i_1__0_n_10 }),
        .S({\sect_total_buf[12]_i_2__0_n_3 ,\sect_total_buf[12]_i_3__0_n_3 ,\sect_total_buf[12]_i_4__0_n_3 ,\sect_total_buf[12]_i_5__0_n_3 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_9 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_8 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_10 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_3 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_7 ,\sect_total_buf_reg[16]_i_1__0_n_8 ,\sect_total_buf_reg[16]_i_1__0_n_9 ,\sect_total_buf_reg[16]_i_1__0_n_10 }),
        .S({\sect_total_buf[16]_i_2__0_n_3 ,\sect_total_buf[16]_i_3__0_n_3 ,\sect_total_buf[16]_i_4__0_n_3 ,\sect_total_buf[16]_i_5__0_n_3 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_9 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_8 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_9 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_8 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_10 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_3 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_3 ,\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_7 ,\sect_total_buf_reg[4]_i_1__0_n_8 ,\sect_total_buf_reg[4]_i_1__0_n_9 ,\sect_total_buf_reg[4]_i_1__0_n_10 }),
        .S({\sect_total_buf[4]_i_2__0_n_3 ,\sect_total_buf[4]_i_3__0_n_3 ,\sect_total_buf[4]_i_4__0_n_3 ,\sect_total_buf[4]_i_5__0_n_3 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_9 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_8 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_10 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_3 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_3 ,\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_7 ,\sect_total_buf_reg[8]_i_1__0_n_8 ,\sect_total_buf_reg[8]_i_1__0_n_9 ,\sect_total_buf_reg[8]_i_1__0_n_10 }),
        .S({\sect_total_buf[8]_i_2__0_n_3 ,\sect_total_buf[8]_i_3__0_n_3 ,\sect_total_buf[8]_i_4__0_n_3 ,\sect_total_buf[8]_i_5__0_n_3 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_9 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1__0 
       (.I0(rs_req_n_59),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1__0 
       (.I0(rs_req_n_58),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1__0 
       (.I0(rs_req_n_57),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1__0 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1__0 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1__0 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1__0 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1__0 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1__0 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1__0 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo
   (D,
    E,
    S,
    \dout_reg[32] ,
    \dout_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    icmp_ln39_reg_3881,
    Q,
    and_ln35_reg_3913,
    and_ln35_1_reg_3933,
    and_ln35_2_reg_3953,
    \dout_reg[29] ,
    \mem_reg[5][29]_srl6_i_1 ,
    \mem_reg[5][29]_srl6_i_1_0 ,
    \mem_reg[5][29]_srl6_i_1_1 ,
    ap_rst_n,
    tmp_valid_reg,
    ARREADY_Dummy);
  output [7:0]D;
  output [0:0]E;
  output [0:0]S;
  output [30:0]\dout_reg[32] ;
  output \dout_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input icmp_ln39_reg_3881;
  input [7:0]Q;
  input and_ln35_reg_3913;
  input and_ln35_1_reg_3933;
  input and_ln35_2_reg_3953;
  input [29:0]\dout_reg[29] ;
  input [29:0]\mem_reg[5][29]_srl6_i_1 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1_0 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1_1 ;
  input ap_rst_n;
  input tmp_valid_reg;
  input ARREADY_Dummy;

  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire and_ln35_1_reg_3933;
  wire and_ln35_2_reg_3953;
  wire and_ln35_reg_3913;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire [29:0]\dout_reg[29] ;
  wire [30:0]\dout_reg[32] ;
  wire \dout_reg[32]_0 ;
  wire dout_vld_i_1__3_n_3;
  wire empty_n_i_1__0_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__3_n_3;
  wire icmp_ln39_reg_3881;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr[2]_i_1__3_n_3 ;
  wire \mOutPtr[3]_i_1__3_n_3 ;
  wire \mOutPtr[3]_i_2__2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1_0 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1_1 ;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__0_n_3 ;
  wire \raddr[1]_i_1__0_n_3 ;
  wire \raddr[2]_i_1__0_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q({Q[7],Q[5],Q[3],Q[1]}),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .\dout_reg[0]_0 (empty_n_reg_n_3),
        .\dout_reg[29]_0 (\dout_reg[29] ),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\dout_reg[32]_0 ),
        .\dout_reg[32]_2 (\raddr_reg_n_3_[0] ),
        .\dout_reg[32]_3 (\raddr_reg_n_3_[1] ),
        .\dout_reg[32]_4 (\raddr_reg_n_3_[2] ),
        .\mem_reg[5][29]_srl6_i_1_0 (\mem_reg[5][29]_srl6_i_1 ),
        .\mem_reg[5][29]_srl6_i_1_1 (\mem_reg[5][29]_srl6_i_1_0 ),
        .\mem_reg[5][29]_srl6_i_1_2 (\mem_reg[5][29]_srl6_i_1_1 ),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hC8F8)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(icmp_ln39_reg_3881),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(bi_ARREADY),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(bi_ARREADY),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hC8F8)) 
    \ap_CS_fsm[56]_i_1 
       (.I0(and_ln35_reg_3913),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(bi_ARREADY),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[57]_i_1 
       (.I0(bi_ARREADY),
        .I1(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hC8F8)) 
    \ap_CS_fsm[67]_i_1 
       (.I0(and_ln35_1_reg_3933),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(bi_ARREADY),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[68]_i_1 
       (.I0(bi_ARREADY),
        .I1(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hC8F8)) 
    \ap_CS_fsm[78]_i_1 
       (.I0(and_ln35_2_reg_3953),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(bi_ARREADY),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[79]_i_1 
       (.I0(bi_ARREADY),
        .I1(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_3),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_3),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1__0
       (.I0(p_0_in),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_3),
        .I5(push),
        .O(empty_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(bi_ARREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_3),
        .Q(bi_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h0F0F0F1FF0F0F0E0)) 
    \mOutPtr[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(bi_ARREADY),
        .I3(Q[7]),
        .I4(Q[1]),
        .I5(pop),
        .O(\mOutPtr[3]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__2 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2__2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[2]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[3]_i_2__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1__0 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_3),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[31]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    din,
    push_0,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    pop,
    ap_rst_n,
    ost_ctrl_valid,
    push,
    Q,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input ap_rst_n;
  input ost_ctrl_valid;
  input push;
  input [0:0]Q;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire dout_vld_i_1__6_n_3;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_3;
  wire empty_n_i_2__6_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__6_n_3;
  wire full_n_i_2__6_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__5_n_3 ;
  wire \mOutPtr[2]_i_1__5_n_3 ;
  wire \mOutPtr[3]_i_1__5_n_3 ;
  wire \mOutPtr[3]_i_2__3_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1__0_n_3 ;
  wire \raddr[1]_i_1__0_n_3 ;
  wire \raddr[2]_i_1__0_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0]_0 (\raddr_reg_n_3_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_3_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_3_[2] ),
        .mem_reg(burst_valid),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_3),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__6_n_3),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(empty_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_3),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_3 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__3 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2__3_n_3 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3__1 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_3 ),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_3 ),
        .D(\mOutPtr[1]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_3 ),
        .D(\mOutPtr[2]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_3 ),
        .D(\mOutPtr[3]_i_2__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1__0 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2__0 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1_16
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__5_n_3;
  wire empty_n_i_1__0_n_3;
  wire empty_n_i_2__5_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__5_n_3;
  wire full_n_i_2__5_n_3;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr[2]_i_1__6_n_3 ;
  wire \mOutPtr[3]_i_1__6_n_3 ;
  wire \mOutPtr[3]_i_2__4_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_n_3),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_3),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__5_n_3),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_3),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(empty_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_3),
        .I2(ost_ctrl_valid),
        .I3(ost_ctrl_ready),
        .I4(pop),
        .O(full_n_i_1__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3__1
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_3),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_3),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_3 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[3]_i_1__6 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_3),
        .O(\mOutPtr[3]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__4 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[3]_i_3__2 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_3),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_3 ),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_3 ),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_3 ),
        .D(\mOutPtr[2]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_3 ),
        .D(\mOutPtr[3]_i_2__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized3
   (full_n_reg_0,
    D,
    E,
    ready_for_outstanding,
    dout,
    ap_rst_n_inv,
    ap_clk,
    icmp_ln39_reg_3881,
    Q,
    and_ln35_reg_3913,
    and_ln35_1_reg_3933,
    and_ln35_2_reg_3953,
    ap_rst_n,
    mem_reg,
    din);
  output full_n_reg_0;
  output [7:0]D;
  output [0:0]E;
  output ready_for_outstanding;
  output [31:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input icmp_ln39_reg_3881;
  input [11:0]Q;
  input and_ln35_reg_3913;
  input and_ln35_1_reg_3933;
  input and_ln35_2_reg_3953;
  input ap_rst_n;
  input [0:0]mem_reg;
  input [33:0]din;

  wire [7:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire and_ln35_1_reg_3933;
  wire and_ln35_2_reg_3953;
  wire and_ln35_reg_3913;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_RVALID;
  wire [33:0]din;
  wire [31:0]dout;
  wire dout_vld_i_1__4_n_3;
  wire empty_n_i_1__0_n_3;
  wire empty_n_i_2__4_n_3;
  wire empty_n_i_3__0_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__4_n_3;
  wire full_n_i_2__4_n_3;
  wire full_n_i_3__2_n_3;
  wire full_n_reg_0;
  wire icmp_ln39_reg_3881;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr[2]_i_1__4_n_3 ;
  wire \mOutPtr[3]_i_1__4_n_3 ;
  wire \mOutPtr[4]_i_1__0_n_3 ;
  wire \mOutPtr[5]_i_1__0_n_3 ;
  wire \mOutPtr[5]_i_2__0_n_3 ;
  wire \mOutPtr[5]_i_3__0_n_3 ;
  wire \mOutPtr[6]_i_1__0_n_3 ;
  wire \mOutPtr[7]_i_1__0_n_3 ;
  wire \mOutPtr[7]_i_2__0_n_3 ;
  wire \mOutPtr[7]_i_3__0_n_3 ;
  wire \mOutPtr[7]_i_5__0_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire \mOutPtr_reg_n_3_[5] ;
  wire \mOutPtr_reg_n_3_[6] ;
  wire \mOutPtr_reg_n_3_[7] ;
  wire [0:0]mem_reg;
  wire pop;
  wire [6:0]raddr;
  wire ready_for_outstanding;
  wire [6:0]rnext;
  wire \waddr[0]_i_1__0_n_3 ;
  wire \waddr[1]_i_1__0_n_3 ;
  wire \waddr[2]_i_1__0_n_3 ;
  wire \waddr[2]_i_2__0_n_3 ;
  wire \waddr[3]_i_1__0_n_3 ;
  wire \waddr[4]_i_1__0_n_3 ;
  wire \waddr[5]_i_1__2_n_3 ;
  wire \waddr[6]_i_1__0_n_3 ;
  wire \waddr[6]_i_2__0_n_3 ;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({Q[11],Q[8],Q[5],Q[2]}),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_RVALID(bi_RVALID),
        .din(din),
        .dout(dout),
        .mem_reg_0(empty_n_reg_n_3),
        .mem_reg_1(full_n_reg_0),
        .mem_reg_2(mem_reg),
        .mem_reg_3({\waddr_reg_n_3_[6] ,\waddr_reg_n_3_[5] ,\waddr_reg_n_3_[4] ,\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] ,\waddr_reg_n_3_[1] ,\waddr_reg_n_3_[0] }),
        .pop(pop),
        .raddr(raddr),
        .ready_for_outstanding(ready_for_outstanding),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[53]_i_1 
       (.I0(Q[2]),
        .I1(bi_RVALID),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hF5C0)) 
    \ap_CS_fsm[54]_i_1 
       (.I0(icmp_ln39_reg_3881),
        .I1(bi_RVALID),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[64]_i_1 
       (.I0(Q[5]),
        .I1(bi_RVALID),
        .I2(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hF5C0)) 
    \ap_CS_fsm[65]_i_1 
       (.I0(and_ln35_reg_3913),
        .I1(bi_RVALID),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[75]_i_1 
       (.I0(Q[8]),
        .I1(bi_RVALID),
        .I2(Q[7]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hF5C0)) 
    \ap_CS_fsm[76]_i_1 
       (.I0(and_ln35_1_reg_3933),
        .I1(bi_RVALID),
        .I2(Q[8]),
        .I3(Q[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_CS_fsm[86]_i_1 
       (.I0(bi_RVALID),
        .I1(Q[11]),
        .I2(Q[10]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hDDC0)) 
    \ap_CS_fsm[87]_i_1 
       (.I0(and_ln35_2_reg_3953),
        .I1(Q[11]),
        .I2(bi_RVALID),
        .I3(Q[9]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_3),
        .I1(Q[11]),
        .I2(bi_RVALID),
        .I3(Q[2]),
        .I4(Q[8]),
        .I5(Q[5]),
        .O(dout_vld_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_3),
        .Q(bi_RVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__4_n_3),
        .I1(empty_n_i_3__0_n_3),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[3] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(empty_n_i_2__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr_reg_n_3_[4] ),
        .I2(\mOutPtr_reg_n_3_[6] ),
        .I3(\mOutPtr_reg_n_3_[7] ),
        .O(empty_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_3),
        .I2(full_n_i_3__2_n_3),
        .I3(mem_reg),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(full_n_i_1__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_3_[6] ),
        .I1(\mOutPtr_reg_n_3_[5] ),
        .I2(\mOutPtr_reg_n_3_[7] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(full_n_i_2__4_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_3__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[5]_i_2__0_n_3 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[5]_i_3__0_n_3 ),
        .I5(\mOutPtr_reg_n_3_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[5]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[5]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr[7]_i_3__0_n_3 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[7]_i_5__0_n_3 ),
        .I5(\mOutPtr_reg_n_3_[6] ),
        .O(\mOutPtr[6]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(pop),
        .O(\mOutPtr[7]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_3_[6] ),
        .I1(\mOutPtr[7]_i_3__0_n_3 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[7]_i_5__0_n_3 ),
        .I4(\mOutPtr_reg_n_3_[7] ),
        .O(\mOutPtr[7]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3__0 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .I5(\mOutPtr_reg_n_3_[5] ),
        .O(\mOutPtr[7]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[7]_i_4__0 
       (.I0(mem_reg),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_5__0 
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[7]_i_5__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr[2]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr[3]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr[4]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr[5]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr[6]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr[7]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[6]_i_2__0_n_3 ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\waddr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[2]_i_2__0_n_3 ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__0 
       (.I0(\waddr_reg_n_3_[0] ),
        .I1(\waddr[2]_i_2__0_n_3 ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[2] ),
        .O(\waddr[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2__0 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[5] ),
        .O(\waddr[2]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr[6]_i_2__0_n_3 ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\waddr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr[6]_i_2__0_n_3 ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\waddr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1__2 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr[6]_i_2__0_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\waddr[5]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1__0 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr[6]_i_2__0_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\waddr[6]_i_1__0_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2__0 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[2] ),
        .O(\waddr[6]_i_2__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1__0_n_3 ),
        .Q(\waddr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1__0_n_3 ),
        .Q(\waddr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__0_n_3 ),
        .Q(\waddr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__0_n_3 ),
        .Q(\waddr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__0_n_3 ),
        .Q(\waddr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__2_n_3 ),
        .Q(\waddr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1__0_n_3 ),
        .Q(\waddr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_load
   (RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    D,
    push,
    E,
    \tmp_len_reg[17]_0 ,
    dout,
    ap_rst_n_inv,
    ap_clk,
    icmp_ln39_reg_3881,
    Q,
    and_ln35_reg_3913,
    and_ln35_1_reg_3933,
    and_ln35_2_reg_3953,
    \dout_reg[29] ,
    \mem_reg[5][29]_srl6_i_1 ,
    \mem_reg[5][29]_srl6_i_1_0 ,
    \mem_reg[5][29]_srl6_i_1_1 ,
    ap_rst_n,
    mem_reg,
    ARREADY_Dummy,
    din);
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output [15:0]D;
  output push;
  output [0:0]E;
  output [31:0]\tmp_len_reg[17]_0 ;
  output [31:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input icmp_ln39_reg_3881;
  input [15:0]Q;
  input and_ln35_reg_3913;
  input and_ln35_1_reg_3933;
  input and_ln35_2_reg_3953;
  input [29:0]\dout_reg[29] ;
  input [29:0]\mem_reg[5][29]_srl6_i_1 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1_0 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1_1 ;
  input ap_rst_n;
  input [0:0]mem_reg;
  input ARREADY_Dummy;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire and_ln35_1_reg_3933;
  wire and_ln35_2_reg_3953;
  wire and_ln35_reg_3913;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [33:0]din;
  wire [31:0]dout;
  wire [29:0]\dout_reg[29] ;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire icmp_ln39_reg_3881;
  wire [0:0]mem_reg;
  wire [29:0]\mem_reg[5][29]_srl6_i_1 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1_0 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1_1 ;
  wire next_rreq;
  wire push;
  wire ready_for_outstanding;
  wire [0:0]rreq_len;
  wire [17:2]tmp_len0;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire [31:0]\tmp_len_reg[17]_0 ;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized3 buff_rdata
       (.D({D[15:14],D[11:10],D[7:6],D[3:2]}),
        .E(push),
        .Q({Q[15:14],Q[12:10],Q[8:6],Q[4:2],Q[0]}),
        .and_ln35_1_reg_3933(and_ln35_1_reg_3933),
        .and_ln35_2_reg_3953(and_ln35_2_reg_3953),
        .and_ln35_reg_3913(and_ln35_reg_3913),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout(dout),
        .full_n_reg_0(RREADY_Dummy),
        .icmp_ln39_reg_3881(icmp_ln39_reg_3881),
        .mem_reg(mem_reg),
        .ready_for_outstanding(ready_for_outstanding));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1__0 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({D[13:12],D[9:8],D[5:4],D[1:0]}),
        .E(next_rreq),
        .Q({Q[13:12],Q[9:8],Q[5:4],Q[1:0]}),
        .S(fifo_rreq_n_12),
        .and_ln35_1_reg_3933(and_ln35_1_reg_3933),
        .and_ln35_2_reg_3953(and_ln35_2_reg_3953),
        .and_ln35_reg_3913(and_ln35_reg_3913),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[29] (\dout_reg[29] ),
        .\dout_reg[32] ({rreq_len,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43}),
        .\dout_reg[32]_0 (fifo_rreq_n_44),
        .icmp_ln39_reg_3881(icmp_ln39_reg_3881),
        .\mem_reg[5][29]_srl6_i_1 (\mem_reg[5][29]_srl6_i_1 ),
        .\mem_reg[5][29]_srl6_i_1_0 (\mem_reg[5][29]_srl6_i_1_0 ),
        .\mem_reg[5][29]_srl6_i_1_1 (\mem_reg[5][29]_srl6_i_1_1 ),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_len_reg[17]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_len_reg[17]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_len_reg[17]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_len_reg[17]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_len_reg[17]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(\tmp_len_reg[17]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(\tmp_len_reg[17]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(\tmp_len_reg[17]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(\tmp_len_reg[17]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(\tmp_len_reg[17]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(\tmp_len_reg[17]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(\tmp_len_reg[17]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(\tmp_len_reg[17]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(\tmp_len_reg[17]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(\tmp_len_reg[17]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(\tmp_len_reg[17]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(\tmp_len_reg[17]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(\tmp_len_reg[17]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(\tmp_len_reg[17]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(\tmp_len_reg[17]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(\tmp_len_reg[17]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(\tmp_len_reg[17]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_len_reg[17]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_len_reg[17]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_len_reg[17]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_len_reg[17]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_len_reg[17]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_len_reg[17]_0 [7]),
        .R(ap_rst_n_inv));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_5,tmp_len0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[17],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_12,1'b1}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[17]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[17]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_44),
        .Q(ARVALID_Dummy),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_mem__parameterized0
   (pop,
    rnext,
    WEBWE,
    ready_for_outstanding,
    dout,
    ap_rst_n,
    raddr,
    Q,
    bi_RVALID,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    ap_clk,
    ap_rst_n_inv,
    mem_reg_3,
    din);
  output pop;
  output [6:0]rnext;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  output [31:0]dout;
  input ap_rst_n;
  input [6:0]raddr;
  input [3:0]Q;
  input bi_RVALID;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]mem_reg_2;
  input ap_clk;
  input ap_rst_n_inv;
  input [6:0]mem_reg_3;
  input [33:0]din;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_RVALID;
  wire burst_ready;
  wire [5:4]data0;
  wire [33:0]din;
  wire [31:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [0:0]mem_reg_2;
  wire [6:0]mem_reg_3;
  wire mem_reg_i_1__0_n_3;
  wire mem_reg_n_36;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[3]_i_2__0_n_3 ;
  wire \raddr_reg[3]_i_3__0_n_3 ;
  wire \raddr_reg[6]_i_2__0_n_3 ;
  wire \raddr_reg[6]_i_3__0_n_3 ;
  wire ready_for_outstanding;
  wire [6:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4318" *) 
  (* RTL_RAM_NAME = "inst/bi_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,mem_reg_3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({burst_ready,mem_reg_n_36}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__0_n_3),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1__0
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3__0
       (.I0(mem_reg_1),
        .I1(mem_reg_2),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    mem_reg_i_4__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(bi_RVALID),
        .I5(mem_reg_0),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000FFFFFF7F0000)) 
    \raddr_reg[0]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(\raddr_reg[6]_i_2__0_n_3 ),
        .I4(pop),
        .I5(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h0EFFE000)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_3 ),
        .I1(\raddr_reg[6]_i_2__0_n_3 ),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_3 ),
        .I1(\raddr_reg[6]_i_2__0_n_3 ),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_3 ),
        .I1(\raddr_reg[6]_i_2__0_n_3 ),
        .I2(raddr[2]),
        .I3(\raddr_reg[3]_i_3__0_n_3 ),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[3]_i_2__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .O(\raddr_reg[3]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr_reg[3]_i_3__0 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(\raddr_reg[3]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[4]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2__0_n_3 ),
        .I3(data0[4]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \raddr_reg[4]_i_2__0 
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(data0[4]));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[5]_i_1__0 
       (.I0(raddr[4]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2__0_n_3 ),
        .I3(data0[5]),
        .I4(pop),
        .I5(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_2__0 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(data0[5]));
  LUT6 #(
    .INIT(64'h55F7FFFFAA000000)) 
    \raddr_reg[6]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(\raddr_reg[6]_i_2__0_n_3 ),
        .I3(\raddr_reg[6]_i_3__0_n_3 ),
        .I4(pop),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hBFBFFFBFFFBFFFBF)) 
    \raddr_reg[6]_i_2__0 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(raddr[5]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr_reg[6]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_3__0 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(\raddr_reg[6]_i_3__0_n_3 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCC800000000)) 
    ready_for_outstanding_i_1__0
       (.I0(Q[3]),
        .I1(bi_RVALID),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(burst_ready),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_read
   (m_axi_bi_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    din,
    m_axi_bi_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    m_axi_bi_ARREADY,
    RBURST_READY_Dummy,
    m_axi_bi_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output [29:0]m_axi_bi_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [3:0]m_axi_bi_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input m_axi_bi_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_bi_RVALID;
  input [31:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire fifo_burst_n_4;
  wire fifo_burst_n_5;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_5),
        .full_n_reg_0(fifo_burst_n_4),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1_16 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_burst_converter rreq_burst_conv
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_4),
        .m_axi_bi_ARADDR(m_axi_bi_ARADDR),
        .m_axi_bi_ARLEN(m_axi_bi_ARLEN),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_5),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    p_15_in,
    next_req,
    E,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    req_handling_reg,
    ARVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    m_axi_bi_ARREADY,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_3__0_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output p_15_in;
  output next_req;
  output [0:0]E;
  output [19:0]D;
  output [31:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input req_handling_reg;
  input ARVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input m_axi_bi_ARREADY;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_3__0_0 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire ARVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1__1_n_3 ;
  wire \data_p1[11]_i_1__1_n_3 ;
  wire \data_p1[12]_i_1__1_n_3 ;
  wire \data_p1[13]_i_1__1_n_3 ;
  wire \data_p1[14]_i_1__1_n_3 ;
  wire \data_p1[15]_i_1__1_n_3 ;
  wire \data_p1[16]_i_1__1_n_3 ;
  wire \data_p1[17]_i_1__1_n_3 ;
  wire \data_p1[18]_i_1__1_n_3 ;
  wire \data_p1[19]_i_1__1_n_3 ;
  wire \data_p1[20]_i_1__1_n_3 ;
  wire \data_p1[21]_i_1__1_n_3 ;
  wire \data_p1[22]_i_1__1_n_3 ;
  wire \data_p1[23]_i_1__1_n_3 ;
  wire \data_p1[24]_i_1__1_n_3 ;
  wire \data_p1[25]_i_1__1_n_3 ;
  wire \data_p1[26]_i_1__1_n_3 ;
  wire \data_p1[27]_i_1__1_n_3 ;
  wire \data_p1[28]_i_1__1_n_3 ;
  wire \data_p1[29]_i_1__1_n_3 ;
  wire \data_p1[2]_i_1__1_n_3 ;
  wire \data_p1[30]_i_1__1_n_3 ;
  wire \data_p1[31]_i_1__1_n_3 ;
  wire \data_p1[34]_i_1__0_n_3 ;
  wire \data_p1[3]_i_1__1_n_3 ;
  wire \data_p1[49]_i_2__0_n_3 ;
  wire \data_p1[4]_i_1__1_n_3 ;
  wire \data_p1[5]_i_1__1_n_3 ;
  wire \data_p1[6]_i_1__1_n_3 ;
  wire \data_p1[7]_i_1__1_n_3 ;
  wire \data_p1[8]_i_1__1_n_3 ;
  wire \data_p1[9]_i_1__1_n_3 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [63:2]data_p2;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire last_sect_reg;
  wire load_p1;
  wire m_axi_bi_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__3_n_3;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_total[19]_i_3__0_0 ;
  wire \sect_total[19]_i_4__0_n_3 ;
  wire \sect_total[19]_i_5__0_n_3 ;
  wire \sect_total[19]_i_6__0_n_3 ;
  wire \sect_total[19]_i_7__0_n_3 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1__0_n_3 ;
  wire \sect_total_reg[13]_i_1__0_n_4 ;
  wire \sect_total_reg[13]_i_1__0_n_5 ;
  wire \sect_total_reg[13]_i_1__0_n_6 ;
  wire \sect_total_reg[17]_i_1__0_n_3 ;
  wire \sect_total_reg[17]_i_1__0_n_4 ;
  wire \sect_total_reg[17]_i_1__0_n_5 ;
  wire \sect_total_reg[17]_i_1__0_n_6 ;
  wire \sect_total_reg[19]_i_2__0_n_6 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1__0_n_3 ;
  wire \sect_total_reg[1]_i_1__0_n_4 ;
  wire \sect_total_reg[1]_i_1__0_n_5 ;
  wire \sect_total_reg[1]_i_1__0_n_6 ;
  wire \sect_total_reg[1]_i_2__0_n_3 ;
  wire \sect_total_reg[1]_i_2__0_n_4 ;
  wire \sect_total_reg[1]_i_2__0_n_5 ;
  wire \sect_total_reg[1]_i_2__0_n_6 ;
  wire \sect_total_reg[1]_i_5__0_n_3 ;
  wire \sect_total_reg[1]_i_5__0_n_4 ;
  wire \sect_total_reg[1]_i_5__0_n_5 ;
  wire \sect_total_reg[1]_i_5__0_n_6 ;
  wire \sect_total_reg[5]_i_1__0_n_3 ;
  wire \sect_total_reg[5]_i_1__0_n_4 ;
  wire \sect_total_reg[5]_i_1__0_n_5 ;
  wire \sect_total_reg[5]_i_1__0_n_6 ;
  wire \sect_total_reg[9]_i_1__0_n_3 ;
  wire \sect_total_reg[9]_i_1__0_n_4 ;
  wire \sect_total_reg[9]_i_1__0_n_5 ;
  wire \sect_total_reg[9]_i_1__0_n_6 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_3 ;
  wire \state[1]_i_1__1_n_3 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(ARVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1__0 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[49]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_3 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_3 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_3 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_3 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_3 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_3 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_3 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_3 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_3 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_3 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_3 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_3 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_3 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_3 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_3 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_3 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_3 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_3 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_3 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_3 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_3 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_3 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_3 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_3 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_3 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2__0_n_3 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_3 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_3 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_3 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_3 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_3 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__0
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__0
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__0
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__0
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__0
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__0
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1__0
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(p_15_in),
        .I3(req_handling_reg),
        .I4(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1__0
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_3),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(m_axi_bi_ARREADY),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1__0 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1__0 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT4 #(
    .INIT(16'h8000)) 
    \sect_total[19]_i_3__0 
       (.I0(\sect_total[19]_i_4__0_n_3 ),
        .I1(\sect_total[19]_i_5__0_n_3 ),
        .I2(\sect_total[19]_i_6__0_n_3 ),
        .I3(\sect_total[19]_i_7__0_n_3 ),
        .O(single_sect__18));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_4__0 
       (.I0(\sect_total[19]_i_3__0_0 [1]),
        .I1(\sect_total[19]_i_3__0_0 [0]),
        .I2(\sect_total[19]_i_3__0_0 [3]),
        .I3(\sect_total[19]_i_3__0_0 [2]),
        .O(\sect_total[19]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_5__0 
       (.I0(\sect_total[19]_i_3__0_0 [4]),
        .I1(\sect_total[19]_i_3__0_0 [5]),
        .I2(\sect_total[19]_i_3__0_0 [6]),
        .I3(\sect_total[19]_i_3__0_0 [7]),
        .I4(\sect_total[19]_i_3__0_0 [9]),
        .I5(\sect_total[19]_i_3__0_0 [8]),
        .O(\sect_total[19]_i_5__0_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_6__0 
       (.I0(\sect_total[19]_i_3__0_0 [11]),
        .I1(\sect_total[19]_i_3__0_0 [10]),
        .I2(\sect_total[19]_i_3__0_0 [13]),
        .I3(\sect_total[19]_i_3__0_0 [12]),
        .O(\sect_total[19]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_7__0 
       (.I0(\sect_total[19]_i_3__0_0 [14]),
        .I1(\sect_total[19]_i_3__0_0 [15]),
        .I2(\sect_total[19]_i_3__0_0 [16]),
        .I3(\sect_total[19]_i_3__0_0 [17]),
        .I4(\sect_total[19]_i_3__0_0 [19]),
        .I5(\sect_total[19]_i_3__0_0 [18]),
        .O(\sect_total[19]_i_7__0_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1__0 
       (.CI(\sect_total_reg[9]_i_1__0_n_3 ),
        .CO({\sect_total_reg[13]_i_1__0_n_3 ,\sect_total_reg[13]_i_1__0_n_4 ,\sect_total_reg[13]_i_1__0_n_5 ,\sect_total_reg[13]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1__0 
       (.CI(\sect_total_reg[13]_i_1__0_n_3 ),
        .CO({\sect_total_reg[17]_i_1__0_n_3 ,\sect_total_reg[17]_i_1__0_n_4 ,\sect_total_reg[17]_i_1__0_n_5 ,\sect_total_reg[17]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[17]_i_1__0_n_3 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1__0 
       (.CI(\sect_total_reg[1]_i_2__0_n_3 ),
        .CO({\sect_total_reg[1]_i_1__0_n_3 ,\sect_total_reg[1]_i_1__0_n_4 ,\sect_total_reg[1]_i_1__0_n_5 ,\sect_total_reg[1]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31],Q[31]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({Q[31],Q[31],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2__0 
       (.CI(\sect_total_reg[1]_i_5__0_n_3 ),
        .CO({\sect_total_reg[1]_i_2__0_n_3 ,\sect_total_reg[1]_i_2__0_n_4 ,\sect_total_reg[1]_i_2__0_n_5 ,\sect_total_reg[1]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31],Q[31]}),
        .O(\NLW_sect_total_reg[1]_i_2__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5__0_n_3 ,\sect_total_reg[1]_i_5__0_n_4 ,\sect_total_reg[1]_i_5__0_n_5 ,\sect_total_reg[1]_i_5__0_n_6 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31:30]}),
        .O(\NLW_sect_total_reg[1]_i_5__0_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1__0 
       (.CI(\sect_total_reg[1]_i_1__0_n_3 ),
        .CO({\sect_total_reg[5]_i_1__0_n_3 ,\sect_total_reg[5]_i_1__0_n_4 ,\sect_total_reg[5]_i_1__0_n_5 ,\sect_total_reg[5]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1__0 
       (.CI(\sect_total_reg[5]_i_1__0_n_3 ),
        .CO({\sect_total_reg[9]_i_1__0_n_3 ,\sect_total_reg[9]_i_1__0_n_4 ,\sect_total_reg[9]_i_1__0_n_5 ,\sect_total_reg[9]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .O(\state[1]_i_1__1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_3 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_3 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized1
   (m_axi_bi_BREADY,
    m_axi_bi_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_bi_BREADY;
  input m_axi_bi_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__7_n_3 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1__2_n_3;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__7 
       (.I0(m_axi_bi_BREADY),
        .I1(m_axi_bi_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__7_n_3 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__7_n_3 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i___0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_bi_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__2
       (.I0(m_axi_bi_BVALID),
        .I1(m_axi_bi_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__2_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_3),
        .Q(m_axi_bi_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_bi_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_bi_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \data_p1[0]_i_1__0_n_3 ;
  wire \data_p1[10]_i_1__2_n_3 ;
  wire \data_p1[11]_i_1__2_n_3 ;
  wire \data_p1[12]_i_1__2_n_3 ;
  wire \data_p1[13]_i_1__2_n_3 ;
  wire \data_p1[14]_i_1__2_n_3 ;
  wire \data_p1[15]_i_1__2_n_3 ;
  wire \data_p1[16]_i_1__2_n_3 ;
  wire \data_p1[17]_i_1__2_n_3 ;
  wire \data_p1[18]_i_1__2_n_3 ;
  wire \data_p1[19]_i_1__2_n_3 ;
  wire \data_p1[1]_i_1__0_n_3 ;
  wire \data_p1[20]_i_1__2_n_3 ;
  wire \data_p1[21]_i_1__2_n_3 ;
  wire \data_p1[22]_i_1__2_n_3 ;
  wire \data_p1[23]_i_1__2_n_3 ;
  wire \data_p1[24]_i_1__2_n_3 ;
  wire \data_p1[25]_i_1__2_n_3 ;
  wire \data_p1[26]_i_1__2_n_3 ;
  wire \data_p1[27]_i_1__2_n_3 ;
  wire \data_p1[28]_i_1__2_n_3 ;
  wire \data_p1[29]_i_1__2_n_3 ;
  wire \data_p1[2]_i_1__2_n_3 ;
  wire \data_p1[30]_i_1__2_n_3 ;
  wire \data_p1[31]_i_1__2_n_3 ;
  wire \data_p1[32]_i_2__0_n_3 ;
  wire \data_p1[3]_i_1__2_n_3 ;
  wire \data_p1[4]_i_1__2_n_3 ;
  wire \data_p1[5]_i_1__2_n_3 ;
  wire \data_p1[6]_i_1__2_n_3 ;
  wire \data_p1[7]_i_1__2_n_3 ;
  wire \data_p1[8]_i_1__2_n_3 ;
  wire \data_p1[9]_i_1__2_n_3 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_3_[0] ;
  wire \data_p2_reg_n_3_[10] ;
  wire \data_p2_reg_n_3_[11] ;
  wire \data_p2_reg_n_3_[12] ;
  wire \data_p2_reg_n_3_[13] ;
  wire \data_p2_reg_n_3_[14] ;
  wire \data_p2_reg_n_3_[15] ;
  wire \data_p2_reg_n_3_[16] ;
  wire \data_p2_reg_n_3_[17] ;
  wire \data_p2_reg_n_3_[18] ;
  wire \data_p2_reg_n_3_[19] ;
  wire \data_p2_reg_n_3_[1] ;
  wire \data_p2_reg_n_3_[20] ;
  wire \data_p2_reg_n_3_[21] ;
  wire \data_p2_reg_n_3_[22] ;
  wire \data_p2_reg_n_3_[23] ;
  wire \data_p2_reg_n_3_[24] ;
  wire \data_p2_reg_n_3_[25] ;
  wire \data_p2_reg_n_3_[26] ;
  wire \data_p2_reg_n_3_[27] ;
  wire \data_p2_reg_n_3_[28] ;
  wire \data_p2_reg_n_3_[29] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[30] ;
  wire \data_p2_reg_n_3_[31] ;
  wire \data_p2_reg_n_3_[32] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire \data_p2_reg_n_3_[8] ;
  wire \data_p2_reg_n_3_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_bi_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__4_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_3 ;
  wire \state[1]_i_1__2_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_bi_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_3_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_3_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_3_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_3_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_3_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_3_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_3_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_3_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_3_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_3_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_3_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_3_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_3_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_3_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_3_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_3_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_3_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_3_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_3_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_3_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_3_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_3_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_3_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_3_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__0 
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2__0 
       (.I0(\data_p2_reg_n_3_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_3_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_3_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(m_axi_bi_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_3_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__4
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__4_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_3),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_bi_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_bi_RVALID),
        .O(\state[1]_i_1__2_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_3 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_3 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl
   (pop,
    push,
    S,
    \dout_reg[32]_0 ,
    \dout_reg[32]_1 ,
    \dout_reg[29]_0 ,
    Q,
    \mem_reg[5][29]_srl6_i_1_0 ,
    \mem_reg[5][29]_srl6_i_1_1 ,
    \mem_reg[5][29]_srl6_i_1_2 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    bi_ARREADY,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    \dout_reg[32]_4 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output push;
  output [0:0]S;
  output [30:0]\dout_reg[32]_0 ;
  output \dout_reg[32]_1 ;
  input [29:0]\dout_reg[29]_0 ;
  input [3:0]Q;
  input [29:0]\mem_reg[5][29]_srl6_i_1_0 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1_1 ;
  input [29:0]\mem_reg[5][29]_srl6_i_1_2 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input bi_ARREADY;
  input \dout_reg[32]_2 ;
  input \dout_reg[32]_3 ;
  input \dout_reg[32]_4 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [3:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire \dout_reg[0]_0 ;
  wire [29:0]\dout_reg[29]_0 ;
  wire [30:0]\dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \dout_reg[32]_2 ;
  wire \dout_reg[32]_3 ;
  wire \dout_reg[32]_4 ;
  wire \mem_reg[5][0]_srl6_i_2_n_3 ;
  wire \mem_reg[5][0]_srl6_i_3_n_3 ;
  wire \mem_reg[5][0]_srl6_n_3 ;
  wire \mem_reg[5][10]_srl6_i_1_n_3 ;
  wire \mem_reg[5][10]_srl6_i_2_n_3 ;
  wire \mem_reg[5][10]_srl6_n_3 ;
  wire \mem_reg[5][11]_srl6_i_1_n_3 ;
  wire \mem_reg[5][11]_srl6_i_2_n_3 ;
  wire \mem_reg[5][11]_srl6_n_3 ;
  wire \mem_reg[5][12]_srl6_i_1_n_3 ;
  wire \mem_reg[5][12]_srl6_i_2_n_3 ;
  wire \mem_reg[5][12]_srl6_n_3 ;
  wire \mem_reg[5][13]_srl6_i_1_n_3 ;
  wire \mem_reg[5][13]_srl6_i_2_n_3 ;
  wire \mem_reg[5][13]_srl6_n_3 ;
  wire \mem_reg[5][14]_srl6_i_1_n_3 ;
  wire \mem_reg[5][14]_srl6_i_2_n_3 ;
  wire \mem_reg[5][14]_srl6_n_3 ;
  wire \mem_reg[5][15]_srl6_i_1_n_3 ;
  wire \mem_reg[5][15]_srl6_i_2_n_3 ;
  wire \mem_reg[5][15]_srl6_n_3 ;
  wire \mem_reg[5][16]_srl6_i_1_n_3 ;
  wire \mem_reg[5][16]_srl6_i_2_n_3 ;
  wire \mem_reg[5][16]_srl6_n_3 ;
  wire \mem_reg[5][17]_srl6_i_1_n_3 ;
  wire \mem_reg[5][17]_srl6_i_2_n_3 ;
  wire \mem_reg[5][17]_srl6_n_3 ;
  wire \mem_reg[5][18]_srl6_i_1_n_3 ;
  wire \mem_reg[5][18]_srl6_i_2_n_3 ;
  wire \mem_reg[5][18]_srl6_n_3 ;
  wire \mem_reg[5][19]_srl6_i_1_n_3 ;
  wire \mem_reg[5][19]_srl6_i_2_n_3 ;
  wire \mem_reg[5][19]_srl6_n_3 ;
  wire \mem_reg[5][1]_srl6_i_1_n_3 ;
  wire \mem_reg[5][1]_srl6_i_2_n_3 ;
  wire \mem_reg[5][1]_srl6_n_3 ;
  wire \mem_reg[5][20]_srl6_i_1_n_3 ;
  wire \mem_reg[5][20]_srl6_i_2_n_3 ;
  wire \mem_reg[5][20]_srl6_n_3 ;
  wire \mem_reg[5][21]_srl6_i_1_n_3 ;
  wire \mem_reg[5][21]_srl6_i_2_n_3 ;
  wire \mem_reg[5][21]_srl6_n_3 ;
  wire \mem_reg[5][22]_srl6_i_1_n_3 ;
  wire \mem_reg[5][22]_srl6_i_2_n_3 ;
  wire \mem_reg[5][22]_srl6_n_3 ;
  wire \mem_reg[5][23]_srl6_i_1_n_3 ;
  wire \mem_reg[5][23]_srl6_i_2_n_3 ;
  wire \mem_reg[5][23]_srl6_n_3 ;
  wire \mem_reg[5][24]_srl6_i_1_n_3 ;
  wire \mem_reg[5][24]_srl6_i_2_n_3 ;
  wire \mem_reg[5][24]_srl6_n_3 ;
  wire \mem_reg[5][25]_srl6_i_1_n_3 ;
  wire \mem_reg[5][25]_srl6_i_2_n_3 ;
  wire \mem_reg[5][25]_srl6_n_3 ;
  wire \mem_reg[5][26]_srl6_i_1_n_3 ;
  wire \mem_reg[5][26]_srl6_i_2_n_3 ;
  wire \mem_reg[5][26]_srl6_n_3 ;
  wire \mem_reg[5][27]_srl6_i_1_n_3 ;
  wire \mem_reg[5][27]_srl6_i_2_n_3 ;
  wire \mem_reg[5][27]_srl6_n_3 ;
  wire \mem_reg[5][28]_srl6_i_1_n_3 ;
  wire \mem_reg[5][28]_srl6_i_2_n_3 ;
  wire \mem_reg[5][28]_srl6_n_3 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1_0 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1_1 ;
  wire [29:0]\mem_reg[5][29]_srl6_i_1_2 ;
  wire \mem_reg[5][29]_srl6_i_1_n_3 ;
  wire \mem_reg[5][29]_srl6_i_2_n_3 ;
  wire \mem_reg[5][29]_srl6_n_3 ;
  wire \mem_reg[5][2]_srl6_i_1_n_3 ;
  wire \mem_reg[5][2]_srl6_i_2_n_3 ;
  wire \mem_reg[5][2]_srl6_n_3 ;
  wire \mem_reg[5][32]_srl6_n_3 ;
  wire \mem_reg[5][3]_srl6_i_1_n_3 ;
  wire \mem_reg[5][3]_srl6_i_2_n_3 ;
  wire \mem_reg[5][3]_srl6_n_3 ;
  wire \mem_reg[5][4]_srl6_i_1_n_3 ;
  wire \mem_reg[5][4]_srl6_i_2_n_3 ;
  wire \mem_reg[5][4]_srl6_n_3 ;
  wire \mem_reg[5][5]_srl6_i_1_n_3 ;
  wire \mem_reg[5][5]_srl6_i_2_n_3 ;
  wire \mem_reg[5][5]_srl6_n_3 ;
  wire \mem_reg[5][6]_srl6_i_1_n_3 ;
  wire \mem_reg[5][6]_srl6_i_2_n_3 ;
  wire \mem_reg[5][6]_srl6_n_3 ;
  wire \mem_reg[5][7]_srl6_i_1_n_3 ;
  wire \mem_reg[5][7]_srl6_i_2_n_3 ;
  wire \mem_reg[5][7]_srl6_n_3 ;
  wire \mem_reg[5][8]_srl6_i_1_n_3 ;
  wire \mem_reg[5][8]_srl6_i_2_n_3 ;
  wire \mem_reg[5][8]_srl6_n_3 ;
  wire \mem_reg[5][9]_srl6_i_1_n_3 ;
  wire \mem_reg[5][9]_srl6_i_2_n_3 ;
  wire \mem_reg[5][9]_srl6_n_3 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[32]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_3 ),
        .Q(\dout_reg[32]_0 [9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][0]_srl6_i_2_n_3 ),
        .Q(\mem_reg[5][0]_srl6_n_3 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \mem_reg[5][0]_srl6_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(bi_ARREADY),
        .I3(Q[3]),
        .I4(Q[0]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][0]_srl6_i_2 
       (.I0(\dout_reg[29]_0 [0]),
        .I1(Q[3]),
        .I2(\mem_reg[5][0]_srl6_i_3_n_3 ),
        .O(\mem_reg[5][0]_srl6_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][0]_srl6_i_3 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [0]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [0]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [0]),
        .O(\mem_reg[5][0]_srl6_i_3_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][10]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][10]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][10]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [10]),
        .I1(Q[3]),
        .I2(\mem_reg[5][10]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][10]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][10]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [10]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [10]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [10]),
        .O(\mem_reg[5][10]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][11]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][11]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][11]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [11]),
        .I1(Q[3]),
        .I2(\mem_reg[5][11]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][11]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][11]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [11]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [11]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [11]),
        .O(\mem_reg[5][11]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][12]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][12]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][12]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [12]),
        .I1(Q[3]),
        .I2(\mem_reg[5][12]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][12]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][12]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [12]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [12]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [12]),
        .O(\mem_reg[5][12]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][13]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][13]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][13]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [13]),
        .I1(Q[3]),
        .I2(\mem_reg[5][13]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][13]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][13]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [13]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [13]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [13]),
        .O(\mem_reg[5][13]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][14]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][14]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][14]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [14]),
        .I1(Q[3]),
        .I2(\mem_reg[5][14]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][14]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][14]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [14]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [14]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [14]),
        .O(\mem_reg[5][14]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][15]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][15]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][15]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [15]),
        .I1(Q[3]),
        .I2(\mem_reg[5][15]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][15]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][15]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [15]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [15]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [15]),
        .O(\mem_reg[5][15]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][16]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][16]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][16]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [16]),
        .I1(Q[3]),
        .I2(\mem_reg[5][16]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][16]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][16]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [16]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [16]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [16]),
        .O(\mem_reg[5][16]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][17]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][17]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][17]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [17]),
        .I1(Q[3]),
        .I2(\mem_reg[5][17]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][17]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][17]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [17]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [17]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [17]),
        .O(\mem_reg[5][17]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][18]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][18]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][18]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [18]),
        .I1(Q[3]),
        .I2(\mem_reg[5][18]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][18]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][18]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [18]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [18]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [18]),
        .O(\mem_reg[5][18]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][19]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][19]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][19]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [19]),
        .I1(Q[3]),
        .I2(\mem_reg[5][19]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][19]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][19]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [19]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [19]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [19]),
        .O(\mem_reg[5][19]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][1]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][1]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][1]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [1]),
        .I1(Q[3]),
        .I2(\mem_reg[5][1]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][1]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][1]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [1]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [1]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [1]),
        .O(\mem_reg[5][1]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][20]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][20]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][20]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [20]),
        .I1(Q[3]),
        .I2(\mem_reg[5][20]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][20]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][20]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [20]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [20]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [20]),
        .O(\mem_reg[5][20]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][21]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][21]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][21]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [21]),
        .I1(Q[3]),
        .I2(\mem_reg[5][21]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][21]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][21]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [21]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [21]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [21]),
        .O(\mem_reg[5][21]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][22]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][22]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][22]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [22]),
        .I1(Q[3]),
        .I2(\mem_reg[5][22]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][22]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][22]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [22]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [22]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [22]),
        .O(\mem_reg[5][22]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][23]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][23]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][23]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [23]),
        .I1(Q[3]),
        .I2(\mem_reg[5][23]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][23]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][23]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [23]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [23]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [23]),
        .O(\mem_reg[5][23]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][24]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][24]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][24]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [24]),
        .I1(Q[3]),
        .I2(\mem_reg[5][24]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][24]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][24]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [24]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [24]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [24]),
        .O(\mem_reg[5][24]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][25]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][25]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][25]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [25]),
        .I1(Q[3]),
        .I2(\mem_reg[5][25]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][25]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][25]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [25]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [25]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [25]),
        .O(\mem_reg[5][25]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][26]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][26]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][26]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [26]),
        .I1(Q[3]),
        .I2(\mem_reg[5][26]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][26]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][26]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [26]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [26]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [26]),
        .O(\mem_reg[5][26]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][27]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][27]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][27]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [27]),
        .I1(Q[3]),
        .I2(\mem_reg[5][27]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][27]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][27]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [27]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [27]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [27]),
        .O(\mem_reg[5][27]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][28]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][28]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][28]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [28]),
        .I1(Q[3]),
        .I2(\mem_reg[5][28]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][28]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][28]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [28]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [28]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [28]),
        .O(\mem_reg[5][28]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][29]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][29]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][29]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [29]),
        .I1(Q[3]),
        .I2(\mem_reg[5][29]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][29]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][29]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [29]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [29]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [29]),
        .O(\mem_reg[5][29]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][2]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][2]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][2]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [2]),
        .I1(Q[3]),
        .I2(\mem_reg[5][2]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][2]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][2]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [2]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [2]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [2]),
        .O(\mem_reg[5][2]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][32]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][3]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][3]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][3]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [3]),
        .I1(Q[3]),
        .I2(\mem_reg[5][3]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][3]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][3]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [3]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [3]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [3]),
        .O(\mem_reg[5][3]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][4]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][4]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][4]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [4]),
        .I1(Q[3]),
        .I2(\mem_reg[5][4]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][4]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][4]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [4]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [4]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [4]),
        .O(\mem_reg[5][4]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][5]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][5]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][5]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [5]),
        .I1(Q[3]),
        .I2(\mem_reg[5][5]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][5]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][5]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [5]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [5]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [5]),
        .O(\mem_reg[5][5]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][6]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][6]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][6]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [6]),
        .I1(Q[3]),
        .I2(\mem_reg[5][6]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][6]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][6]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [6]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [6]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [6]),
        .O(\mem_reg[5][6]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][7]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][7]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][7]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [7]),
        .I1(Q[3]),
        .I2(\mem_reg[5][7]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][7]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][7]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [7]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [7]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [7]),
        .O(\mem_reg[5][7]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][8]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][8]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][8]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [8]),
        .I1(Q[3]),
        .I2(\mem_reg[5][8]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][8]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][8]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [8]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [8]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [8]),
        .O(\mem_reg[5][8]_srl6_i_2_n_3 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[32]_2 ),
        .A1(\dout_reg[32]_3 ),
        .A2(\dout_reg[32]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][9]_srl6_i_1_n_3 ),
        .Q(\mem_reg[5][9]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][9]_srl6_i_1 
       (.I0(\dout_reg[29]_0 [9]),
        .I1(Q[3]),
        .I2(\mem_reg[5][9]_srl6_i_2_n_3 ),
        .O(\mem_reg[5][9]_srl6_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][9]_srl6_i_2 
       (.I0(Q[1]),
        .I1(\mem_reg[5][29]_srl6_i_1_0 [9]),
        .I2(\mem_reg[5][29]_srl6_i_1_1 [9]),
        .I3(Q[2]),
        .I4(\mem_reg[5][29]_srl6_i_1_2 [9]),
        .O(\mem_reg[5][9]_srl6_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(\dout_reg[32]_0 [30]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1__0
       (.I0(\dout_reg[32]_0 [30]),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(\dout_reg[32]_1 ));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized0
   (din,
    push_0,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv,
    pop,
    mem_reg,
    Q);
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input mem_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[6][0]_srl7_n_3 ;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_3 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(Q),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_write
   (m_axi_bi_BREADY,
    m_axi_bi_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_bi_BREADY;
  input m_axi_bi_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi
   (SR,
    D,
    E,
    \ap_CS_fsm_reg[88] ,
    ap_rst_n_inv,
    m_axi_ca_AWVALID,
    m_axi_ca_AWLEN,
    m_axi_ca_AWADDR,
    m_axi_ca_WLAST,
    m_axi_ca_WSTRB,
    m_axi_ca_WDATA,
    m_axi_ca_WVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    Q,
    icmp_ln131_fu_1583_p2,
    ap_done,
    \dout_reg[29] ,
    \dout_reg[29]_0 ,
    \mem_reg[2][29]_srl3_i_1 ,
    \mem_reg[2][29]_srl3_i_1_0 ,
    mem_reg,
    shell_top_sa_pe_ba_3_1_loc_2_reg_904,
    shell_top_sa_pe_ba_3_2_loc_2_reg_915,
    shell_top_sa_pe_ba_3_0_loc_2_reg_893,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    shell_top_sa_pe_ba_0_2_loc_2_reg_783,
    shell_top_sa_pe_ba_0_0_loc_2_reg_761,
    shell_top_sa_pe_ba_0_1_loc_2_reg_772,
    shell_top_sa_pe_ba_1_0_loc_2_reg_805,
    shell_top_sa_pe_ba_1_1_loc_2_reg_816,
    shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg,
    shell_top_sa_pe_ba_2_2_loc_2_reg_871,
    shell_top_sa_pe_ba_2_3_loc_2_reg_882,
    shell_top_sa_pe_ba_2_1_loc_2_reg_860,
    shell_top_sa_pe_ba_2_0_loc_2_reg_849,
    shell_top_sa_pe_ba_1_2_loc_2_reg_827,
    shell_top_sa_pe_ba_1_3_loc_2_reg_838,
    \ap_CS_fsm_reg[91] ,
    ap_rst_n,
    m_axi_ca_AWREADY,
    ap_clk,
    m_axi_ca_WREADY,
    m_axi_ca_BVALID,
    m_axi_ca_RVALID);
  output [0:0]SR;
  output [20:0]D;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[88] ;
  output ap_rst_n_inv;
  output m_axi_ca_AWVALID;
  output [3:0]m_axi_ca_AWLEN;
  output [29:0]m_axi_ca_AWADDR;
  output m_axi_ca_WLAST;
  output [3:0]m_axi_ca_WSTRB;
  output [31:0]m_axi_ca_WDATA;
  output m_axi_ca_WVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  input [112:0]Q;
  input icmp_ln131_fu_1583_p2;
  input ap_done;
  input [29:0]\dout_reg[29] ;
  input [29:0]\dout_reg[29]_0 ;
  input [29:0]\mem_reg[2][29]_srl3_i_1 ;
  input [29:0]\mem_reg[2][29]_srl3_i_1_0 ;
  input mem_reg;
  input [31:0]shell_top_sa_pe_ba_3_1_loc_2_reg_904;
  input [31:0]shell_top_sa_pe_ba_3_2_loc_2_reg_915;
  input [31:0]shell_top_sa_pe_ba_3_0_loc_2_reg_893;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input [31:0]shell_top_sa_pe_ba_0_2_loc_2_reg_783;
  input [31:0]shell_top_sa_pe_ba_0_0_loc_2_reg_761;
  input [31:0]shell_top_sa_pe_ba_0_1_loc_2_reg_772;
  input [31:0]shell_top_sa_pe_ba_1_0_loc_2_reg_805;
  input [31:0]shell_top_sa_pe_ba_1_1_loc_2_reg_816;
  input [31:0]shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg;
  input [31:0]shell_top_sa_pe_ba_2_2_loc_2_reg_871;
  input [31:0]shell_top_sa_pe_ba_2_3_loc_2_reg_882;
  input [31:0]shell_top_sa_pe_ba_2_1_loc_2_reg_860;
  input [31:0]shell_top_sa_pe_ba_2_0_loc_2_reg_849;
  input [31:0]shell_top_sa_pe_ba_1_2_loc_2_reg_827;
  input [31:0]shell_top_sa_pe_ba_1_3_loc_2_reg_838;
  input [0:0]\ap_CS_fsm_reg[91] ;
  input ap_rst_n;
  input m_axi_ca_AWREADY;
  input ap_clk;
  input m_axi_ca_WREADY;
  input m_axi_ca_BVALID;
  input m_axi_ca_RVALID;

  wire [31:2]AWADDR_Dummy;
  wire [17:3]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [20:0]D;
  wire [0:0]E;
  wire [112:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[88] ;
  wire [0:0]\ap_CS_fsm_reg[91] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buff_wdata/pop ;
  wire bus_write_n_10;
  wire bus_write_n_52;
  wire bus_write_n_8;
  wire bus_write_n_9;
  wire [29:0]\dout_reg[29] ;
  wire [29:0]\dout_reg[29]_0 ;
  wire icmp_ln131_fu_1583_p2;
  wire last_resp;
  wire [29:0]m_axi_ca_AWADDR;
  wire [3:0]m_axi_ca_AWLEN;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RVALID;
  wire [31:0]m_axi_ca_WDATA;
  wire m_axi_ca_WLAST;
  wire m_axi_ca_WREADY;
  wire [3:0]m_axi_ca_WSTRB;
  wire m_axi_ca_WVALID;
  wire mem_reg;
  wire [29:0]\mem_reg[2][29]_srl3_i_1 ;
  wire [29:0]\mem_reg[2][29]_srl3_i_1_0 ;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire need_wrsp;
  wire p_4_in;
  wire resp_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [31:0]shell_top_sa_pe_ba_0_0_loc_2_reg_761;
  wire [31:0]shell_top_sa_pe_ba_0_1_loc_2_reg_772;
  wire [31:0]shell_top_sa_pe_ba_0_2_loc_2_reg_783;
  wire [31:0]shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg;
  wire [31:0]shell_top_sa_pe_ba_1_0_loc_2_reg_805;
  wire [31:0]shell_top_sa_pe_ba_1_1_loc_2_reg_816;
  wire [31:0]shell_top_sa_pe_ba_1_2_loc_2_reg_827;
  wire [31:0]shell_top_sa_pe_ba_1_3_loc_2_reg_838;
  wire [31:0]shell_top_sa_pe_ba_2_0_loc_2_reg_849;
  wire [31:0]shell_top_sa_pe_ba_2_1_loc_2_reg_860;
  wire [31:0]shell_top_sa_pe_ba_2_2_loc_2_reg_871;
  wire [31:0]shell_top_sa_pe_ba_2_3_loc_2_reg_882;
  wire [31:0]shell_top_sa_pe_ba_3_0_loc_2_reg_893;
  wire [31:0]shell_top_sa_pe_ba_3_1_loc_2_reg_904;
  wire [31:0]shell_top_sa_pe_ba_3_2_loc_2_reg_915;
  wire store_unit_n_33;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[17],AWLEN_Dummy[3],AWADDR_Dummy}),
        .E(\wreq_burst_conv/rs_req/load_p2 ),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_8),
        .\data_p1_reg[35] ({m_axi_ca_AWLEN,m_axi_ca_AWADDR}),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] ({m_axi_ca_WLAST,m_axi_ca_WSTRB,m_axi_ca_WDATA}),
        .dout_vld_reg(bus_write_n_9),
        .dout_vld_reg_0(store_unit_n_33),
        .empty_n_reg(bus_write_n_10),
        .empty_n_reg_0(bus_write_n_52),
        .last_resp(last_resp),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .pop(\buff_wdata/pop ),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[112] (SR),
        .\ap_CS_fsm_reg[88] (\ap_CS_fsm_reg[88] ),
        .\ap_CS_fsm_reg[91] (\ap_CS_fsm_reg[91] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[29] (\dout_reg[29] ),
        .\dout_reg[29]_0 (\dout_reg[29]_0 ),
        .dout_vld_reg(bus_write_n_52),
        .dout_vld_reg_0(resp_valid),
        .empty_n_reg(store_unit_n_33),
        .icmp_ln131_fu_1583_p2(icmp_ln131_fu_1583_p2),
        .last_resp(last_resp),
        .mem_reg(mem_reg),
        .\mem_reg[2][29]_srl3_i_1 (\mem_reg[2][29]_srl3_i_1 ),
        .\mem_reg[2][29]_srl3_i_1_0 (\mem_reg[2][29]_srl3_i_1_0 ),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_10(mem_reg_10),
        .mem_reg_11(mem_reg_11),
        .mem_reg_12(mem_reg_12),
        .mem_reg_13(mem_reg_13),
        .mem_reg_14(mem_reg_14),
        .mem_reg_15(mem_reg_15),
        .mem_reg_16(mem_reg_16),
        .mem_reg_17(mem_reg_17),
        .mem_reg_18(mem_reg_18),
        .mem_reg_19(mem_reg_19),
        .mem_reg_2(mem_reg_2),
        .mem_reg_20(mem_reg_20),
        .mem_reg_21(mem_reg_21),
        .mem_reg_22(mem_reg_22),
        .mem_reg_23(mem_reg_23),
        .mem_reg_24(mem_reg_24),
        .mem_reg_25(mem_reg_25),
        .mem_reg_26(mem_reg_26),
        .mem_reg_27(mem_reg_27),
        .mem_reg_28(mem_reg_28),
        .mem_reg_29(mem_reg_29),
        .mem_reg_3(mem_reg_3),
        .mem_reg_30(mem_reg_30),
        .mem_reg_31(bus_write_n_10),
        .mem_reg_32(bus_write_n_9),
        .mem_reg_33(bus_write_n_8),
        .mem_reg_4(mem_reg_4),
        .mem_reg_5(mem_reg_5),
        .mem_reg_6(mem_reg_6),
        .mem_reg_7(mem_reg_7),
        .mem_reg_8(mem_reg_8),
        .mem_reg_9(mem_reg_9),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .pop(\buff_wdata/pop ),
        .shell_top_sa_pe_ba_0_0_loc_2_reg_761(shell_top_sa_pe_ba_0_0_loc_2_reg_761),
        .shell_top_sa_pe_ba_0_1_loc_2_reg_772(shell_top_sa_pe_ba_0_1_loc_2_reg_772),
        .shell_top_sa_pe_ba_0_2_loc_2_reg_783(shell_top_sa_pe_ba_0_2_loc_2_reg_783),
        .shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg),
        .shell_top_sa_pe_ba_1_0_loc_2_reg_805(shell_top_sa_pe_ba_1_0_loc_2_reg_805),
        .shell_top_sa_pe_ba_1_1_loc_2_reg_816(shell_top_sa_pe_ba_1_1_loc_2_reg_816),
        .shell_top_sa_pe_ba_1_2_loc_2_reg_827(shell_top_sa_pe_ba_1_2_loc_2_reg_827),
        .shell_top_sa_pe_ba_1_3_loc_2_reg_838(shell_top_sa_pe_ba_1_3_loc_2_reg_838),
        .shell_top_sa_pe_ba_2_0_loc_2_reg_849(shell_top_sa_pe_ba_2_0_loc_2_reg_849),
        .shell_top_sa_pe_ba_2_1_loc_2_reg_860(shell_top_sa_pe_ba_2_1_loc_2_reg_860),
        .shell_top_sa_pe_ba_2_2_loc_2_reg_871(shell_top_sa_pe_ba_2_2_loc_2_reg_871),
        .shell_top_sa_pe_ba_2_3_loc_2_reg_882(shell_top_sa_pe_ba_2_3_loc_2_reg_882),
        .shell_top_sa_pe_ba_3_0_loc_2_reg_893(shell_top_sa_pe_ba_3_0_loc_2_reg_893),
        .shell_top_sa_pe_ba_3_1_loc_2_reg_904(shell_top_sa_pe_ba_3_1_loc_2_reg_904),
        .shell_top_sa_pe_ba_3_2_loc_2_reg_915(shell_top_sa_pe_ba_3_2_loc_2_reg_915),
        .\tmp_len_reg[17]_0 ({AWLEN_Dummy[17],AWLEN_Dummy[3],AWADDR_Dummy}),
        .tmp_valid_reg_0(\wreq_burst_conv/rs_req/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    AWVALID_Dummy_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    push,
    push_0,
    ost_ctrl_info,
    \sect_len_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy,
    ost_ctrl_ready,
    AWREADY_Dummy_1,
    \dout_reg[0] ,
    D,
    E);
  output [0:0]SR;
  output [33:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output AWVALID_Dummy_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output push;
  output push_0;
  output ost_ctrl_info;
  output [3:0]\sect_len_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy;
  input ost_ctrl_ready;
  input AWREADY_Dummy_1;
  input \dout_reg[0] ;
  input [31:0]D;
  input [0:0]E;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:1]beat_len;
  wire \could_multi_bursts.addr_buf[10]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[10]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[10]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[10]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[14]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[14]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[14]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[14]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[18]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[18]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[18]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[18]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[22]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[22]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[22]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[22]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[26]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[26]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[26]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[26]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[2]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[2]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[2]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[2]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[2]_i_6_n_3 ;
  wire \could_multi_bursts.addr_buf[2]_i_7_n_3 ;
  wire \could_multi_bursts.addr_buf[2]_i_8_n_3 ;
  wire \could_multi_bursts.addr_buf[2]_i_9_n_3 ;
  wire \could_multi_bursts.addr_buf[30]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[30]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[6]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf[6]_i_3_n_3 ;
  wire \could_multi_bursts.addr_buf[6]_i_4_n_3 ;
  wire \could_multi_bursts.addr_buf[6]_i_5_n_3 ;
  wire \could_multi_bursts.addr_buf[6]_i_6_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_9 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_10 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_9 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_3 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__1_n_3 ;
  wire \could_multi_bursts.last_loop_i_2__1_n_3 ;
  wire \could_multi_bursts.last_loop_i_3__1_n_3 ;
  wire \could_multi_bursts.last_loop_i_4__1_n_3 ;
  wire \could_multi_bursts.last_loop_i_5__1_n_3 ;
  wire \could_multi_bursts.last_loop_i_6__1_n_3 ;
  wire \could_multi_bursts.last_loop_reg_n_3 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__1_n_3 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__1_n_3 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__1_n_3 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__1_n_3 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__1_n_3 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__1_n_3 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__1_n_3 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__1_n_3 ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_3_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__1_n_3 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__0_n_4;
  wire end_from_4k1_carry__0_n_5;
  wire end_from_4k1_carry__0_n_6;
  wire end_from_4k1_carry__1_n_6;
  wire end_from_4k1_carry_n_3;
  wire end_from_4k1_carry_n_4;
  wire end_from_4k1_carry_n_5;
  wire end_from_4k1_carry_n_6;
  wire first_sect;
  wire first_sect_reg_n_3;
  wire [33:0]in;
  wire last_sect_buf;
  wire last_sect_i_10__1_n_3;
  wire last_sect_i_11__1_n_3;
  wire last_sect_i_12__1_n_3;
  wire last_sect_i_13__1_n_3;
  wire last_sect_i_2__1_n_3;
  wire last_sect_i_3__1_n_3;
  wire last_sect_i_4__1_n_3;
  wire last_sect_i_5__1_n_3;
  wire last_sect_i_6__1_n_3;
  wire last_sect_i_7__1_n_3;
  wire last_sect_i_8__1_n_3;
  wire last_sect_i_9__1_n_3;
  wire last_sect_reg_n_3;
  wire last_sect_tmp;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:3]p_1_in;
  wire push;
  wire push_0;
  wire req_handling_reg_n_3;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_60;
  wire rs_req_n_62;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__1_n_3 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_len_buf[0]_i_1__1_n_3 ;
  wire \sect_len_buf[1]_i_1__1_n_3 ;
  wire \sect_len_buf[2]_i_1__1_n_3 ;
  wire \sect_len_buf[3]_i_2_n_3 ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10_n_3 ;
  wire \sect_total[1]_i_11_n_3 ;
  wire \sect_total[1]_i_12_n_3 ;
  wire \sect_total[1]_i_13_n_3 ;
  wire \sect_total[1]_i_3_n_3 ;
  wire \sect_total[1]_i_4_n_3 ;
  wire \sect_total[1]_i_6_n_3 ;
  wire \sect_total[1]_i_7_n_3 ;
  wire \sect_total[1]_i_8_n_3 ;
  wire \sect_total[1]_i_9_n_3 ;
  wire \sect_total_buf[0]_i_2__1_n_3 ;
  wire \sect_total_buf[0]_i_3__1_n_3 ;
  wire \sect_total_buf[0]_i_4__1_n_3 ;
  wire \sect_total_buf[0]_i_5__1_n_3 ;
  wire \sect_total_buf[12]_i_2__1_n_3 ;
  wire \sect_total_buf[12]_i_3__1_n_3 ;
  wire \sect_total_buf[12]_i_4__1_n_3 ;
  wire \sect_total_buf[12]_i_5__1_n_3 ;
  wire \sect_total_buf[16]_i_2__1_n_3 ;
  wire \sect_total_buf[16]_i_3__1_n_3 ;
  wire \sect_total_buf[16]_i_4__1_n_3 ;
  wire \sect_total_buf[16]_i_5__1_n_3 ;
  wire \sect_total_buf[4]_i_2__1_n_3 ;
  wire \sect_total_buf[4]_i_3__1_n_3 ;
  wire \sect_total_buf[4]_i_4__1_n_3 ;
  wire \sect_total_buf[4]_i_5__1_n_3 ;
  wire \sect_total_buf[8]_i_2__1_n_3 ;
  wire \sect_total_buf[8]_i_3__1_n_3 ;
  wire \sect_total_buf[8]_i_4__1_n_3 ;
  wire \sect_total_buf[8]_i_5__1_n_3 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__1_n_10 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_8 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_9 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_10 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_8 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_9 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_10 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_8 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_9 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_10 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_8 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_9 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_10 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_8 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_9 ;
  wire single_sect__18;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[12] ;
  wire \start_addr_reg_n_3_[13] ;
  wire \start_addr_reg_n_3_[14] ;
  wire \start_addr_reg_n_3_[15] ;
  wire \start_addr_reg_n_3_[16] ;
  wire \start_addr_reg_n_3_[17] ;
  wire \start_addr_reg_n_3_[18] ;
  wire \start_addr_reg_n_3_[19] ;
  wire \start_addr_reg_n_3_[20] ;
  wire \start_addr_reg_n_3_[21] ;
  wire \start_addr_reg_n_3_[22] ;
  wire \start_addr_reg_n_3_[23] ;
  wire \start_addr_reg_n_3_[24] ;
  wire \start_addr_reg_n_3_[25] ;
  wire \start_addr_reg_n_3_[26] ;
  wire \start_addr_reg_n_3_[27] ;
  wire \start_addr_reg_n_3_[28] ;
  wire \start_addr_reg_n_3_[29] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[30] ;
  wire \start_addr_reg_n_3_[31] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.addr_buf[10]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.addr_buf[10]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.addr_buf[10]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.addr_buf[10]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.addr_buf[14]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.addr_buf[14]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.addr_buf[14]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.addr_buf[14]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.addr_buf[18]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.addr_buf[18]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.addr_buf[18]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.addr_buf[18]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.addr_buf[22]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.addr_buf[22]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.addr_buf[22]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.addr_buf[22]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.addr_buf[26]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.addr_buf[26]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.addr_buf[26]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.addr_buf[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[2]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[2]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[2]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_2 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.addr_buf[30]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_3 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.addr_buf[30]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[6]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[6]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.addr_buf[6]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.addr_buf[6]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[6]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_6_n_3 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_10 ),
        .Q(in[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[10]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[10]_i_2_n_3 ,\could_multi_bursts.addr_buf[10]_i_3_n_3 ,\could_multi_bursts.addr_buf[10]_i_4_n_3 ,\could_multi_bursts.addr_buf[10]_i_5_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_9 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_8 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_10 ),
        .Q(in[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[14]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[14]_i_2_n_3 ,\could_multi_bursts.addr_buf[14]_i_3_n_3 ,\could_multi_bursts.addr_buf[14]_i_4_n_3 ,\could_multi_bursts.addr_buf[14]_i_5_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_9 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_8 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .Q(in[15]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_10 ),
        .Q(in[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[18]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[18]_i_2_n_3 ,\could_multi_bursts.addr_buf[18]_i_3_n_3 ,\could_multi_bursts.addr_buf[18]_i_4_n_3 ,\could_multi_bursts.addr_buf[18]_i_5_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_9 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_8 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_10 ),
        .Q(in[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[22]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[22]_i_2_n_3 ,\could_multi_bursts.addr_buf[22]_i_3_n_3 ,\could_multi_bursts.addr_buf[22]_i_4_n_3 ,\could_multi_bursts.addr_buf[22]_i_5_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_9 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_8 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .Q(in[23]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_10 ),
        .Q(in[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[26]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[26]_i_2_n_3 ,\could_multi_bursts.addr_buf[26]_i_3_n_3 ,\could_multi_bursts.addr_buf[26]_i_4_n_3 ,\could_multi_bursts.addr_buf[26]_i_5_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_9 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_8 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_10 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[2]_i_2_n_3 ,\could_multi_bursts.addr_buf[2]_i_3_n_3 ,\could_multi_bursts.addr_buf[2]_i_4_n_3 ,\could_multi_bursts.addr_buf[2]_i_5_n_3 }),
        .O({\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[2]_i_6_n_3 ,\could_multi_bursts.addr_buf[2]_i_7_n_3 ,\could_multi_bursts.addr_buf[2]_i_8_n_3 ,\could_multi_bursts.addr_buf[2]_i_9_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_10 ),
        .Q(in[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[30]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[30]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_10 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[30]_i_2_n_3 ,\could_multi_bursts.addr_buf[30]_i_3_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_9 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_9 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_8 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_10 ),
        .Q(in[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[6]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ),
        .CO({\could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[6]_i_2_n_3 }),
        .O({\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_8 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_9 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_10 }),
        .S({\could_multi_bursts.addr_buf[6]_i_3_n_3 ,\could_multi_bursts.addr_buf[6]_i_4_n_3 ,\could_multi_bursts.addr_buf[6]_i_5_n_3 ,\could_multi_bursts.addr_buf[6]_i_6_n_3 }));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_9 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_8 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .Q(in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_3 ),
        .I1(\sect_len_buf_reg_n_3_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__1 
       (.I0(\sect_len_buf_reg_n_3_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .I2(\sect_len_buf_reg_n_3_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1__1 
       (.I0(\sect_len_buf_reg_n_3_[0] ),
        .I1(\sect_len_buf_reg_n_3_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_3 ),
        .I3(\sect_len_buf_reg_n_3_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1__1 
       (.I0(\sect_len_buf_reg_n_3_[1] ),
        .I1(\sect_len_buf_reg_n_3_[0] ),
        .I2(\sect_len_buf_reg_n_3_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_3 ),
        .I4(\sect_len_buf_reg_n_3_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_step[6]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .O(ost_ctrl_valid));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_2 
       (.I0(\sect_len_buf_reg_n_3_[3] ),
        .I1(\sect_len_buf_reg_n_3_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_3 ),
        .I3(\sect_len_buf_reg_n_3_[0] ),
        .I4(\sect_len_buf_reg_n_3_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(SR));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(AWVALID_Dummy_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(AWREADY_Dummy_1),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_3 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_3 ),
        .Q(AWVALID_Dummy_0),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1__1 
       (.I0(\could_multi_bursts.last_loop_i_2__1_n_3 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3__1_n_3 ),
        .O(\could_multi_bursts.last_loop_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'h0F000F11)) 
    \could_multi_bursts.last_loop_i_2__1 
       (.I0(\could_multi_bursts.last_loop_i_4__1_n_3 ),
        .I1(\could_multi_bursts.last_loop_i_5__1_n_3 ),
        .I2(beat_len[5]),
        .I3(single_sect__18),
        .I4(\could_multi_bursts.last_loop_i_6__1_n_3 ),
        .O(\could_multi_bursts.last_loop_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_3_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_4__1 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_4__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5__1 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_5__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6__1 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_6__1_n_3 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__1_n_3 ),
        .Q(\could_multi_bursts.last_loop_reg_n_3 ),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [0]),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [1]),
        .Q(in[31]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [2]),
        .Q(in[32]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [3]),
        .Q(in[33]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2__1 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2__1 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2__1 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2__1 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__1_n_3 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3__1 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(req_handling_reg_n_3),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__1_n_3 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4__1 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__1_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__1_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__1_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__1_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__1_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__1_n_3 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_3_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .I4(\could_multi_bursts.last_loop_reg_n_3 ),
        .I5(req_handling_reg_n_3),
        .O(\could_multi_bursts.sect_handling_i_1__1_n_3 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__1_n_3 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_3,end_from_4k1_carry_n_4,end_from_4k1_carry_n_5,end_from_4k1_carry_n_6}),
        .CYINIT(1'b0),
        .DI({rs_req_n_57,rs_req_n_58,rs_req_n_59,rs_req_n_60}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_3),
        .CO({end_from_4k1_carry__0_n_3,end_from_4k1_carry__0_n_4,end_from_4k1_carry__0_n_5,end_from_4k1_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_3),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_52}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_91,rs_req_n_92}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_3),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_3),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_10__1
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_3),
        .I4(sect_total[3]),
        .O(last_sect_i_10__1_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__1
       (.I0(sect_total_buf_reg[18]),
        .I1(sect_total[18]),
        .I2(sect_total_buf_reg[19]),
        .I3(first_sect_reg_n_3),
        .I4(sect_total[19]),
        .O(last_sect_i_11__1_n_3));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_12__1
       (.I0(sect_total_buf_reg[16]),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_3),
        .I3(sect_total[16]),
        .I4(sect_total[17]),
        .O(last_sect_i_12__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13__1
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13__1_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    last_sect_i_2__1
       (.I0(last_sect_i_3__1_n_3),
        .I1(last_sect_i_4__1_n_3),
        .I2(last_sect_i_5__1_n_3),
        .I3(last_sect_i_6__1_n_3),
        .I4(last_sect_i_7__1_n_3),
        .I5(last_sect_i_8__1_n_3),
        .O(last_sect_i_2__1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__1
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_3),
        .I5(last_sect_i_9__1_n_3),
        .O(last_sect_i_3__1_n_3));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_4__1
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_10__1_n_3),
        .O(last_sect_i_4__1_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_5__1
       (.I0(sect_total_buf_reg[9]),
        .I1(sect_total[9]),
        .I2(sect_total_buf_reg[8]),
        .I3(first_sect_reg_n_3),
        .I4(sect_total[8]),
        .O(last_sect_i_5__1_n_3));
  LUT5 #(
    .INIT(32'h47000000)) 
    last_sect_i_6__1
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[15]),
        .I3(last_sect_i_11__1_n_3),
        .I4(last_sect_i_12__1_n_3),
        .O(last_sect_i_6__1_n_3));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_7__1
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13__1_n_3),
        .O(last_sect_i_7__1_n_3));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_8__1
       (.I0(sect_total_buf_reg[12]),
        .I1(sect_total_buf_reg[14]),
        .I2(first_sect_reg_n_3),
        .I3(sect_total[12]),
        .I4(sect_total[14]),
        .O(last_sect_i_8__1_n_3));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_9__1
       (.I0(first_sect_reg_n_3),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_9__1_n_3));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_5),
        .Q(last_sect_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1__2 
       (.I0(\dout_reg[0] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[6][0]_srl7_i_1__3 
       (.I0(AWREADY_Dummy_1),
        .I1(AWVALID_Dummy_0),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_3 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][0]_srl7_i_2__2 
       (.I0(\sect_len_buf_reg_n_3_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\sect_len_buf_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][1]_srl7_i_1 
       (.I0(\sect_len_buf_reg_n_3_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\sect_len_buf_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][2]_srl7_i_1__0 
       (.I0(\sect_len_buf_reg_n_3_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\sect_len_buf_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][3]_srl7_i_1 
       (.I0(\sect_len_buf_reg_n_3_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_3 ),
        .O(\sect_len_buf_reg[3]_0 [3]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_62),
        .Q(req_handling_reg_n_3),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice rs_req
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[3],rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59,rs_req_n_60}),
        .S({\sect_total[1]_i_10_n_3 ,\sect_total[1]_i_11_n_3 ,\sect_total[1]_i_12_n_3 ,\sect_total[1]_i_13_n_3 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_5),
        .\data_p1_reg[11]_0 ({rs_req_n_91,rs_req_n_92}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}),
        .\data_p1_reg[9]_0 ({rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (E),
        .last_sect_reg(last_sect_i_2__1_n_3),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_3),
        .req_handling_reg_0(req_handling_reg_n_3),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_3__1_0 (sect_total),
        .\sect_total_buf_reg[0] (AWVALID_Dummy_0),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_3 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6_n_3 ,\sect_total[1]_i_7_n_3 ,\sect_total[1]_i_8_n_3 ,\sect_total[1]_i_9_n_3 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3_n_3 ,\sect_total[1]_i_4_n_3 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_62));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(first_sect_reg_n_3),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[11] ),
        .O(sect_addr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_reg_n_3_[12] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_reg_n_3_[13] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_reg_n_3_[14] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_reg_n_3_[15] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_reg_n_3_[16] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_reg_n_3_[17] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_reg_n_3_[18] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_reg_n_3_[19] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_reg_n_3_[20] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_reg_n_3_[21] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_reg_n_3_[22] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_reg_n_3_[23] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_reg_n_3_[24] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_reg_n_3_[25] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_reg_n_3_[26] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_reg_n_3_[27] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_reg_n_3_[28] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_reg_n_3_[29] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_reg_n_3_[30] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_reg_n_3_[31] ),
        .I1(first_sect_reg_n_3),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect_reg_n_3),
        .I1(\start_addr_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__1_n_3 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__1_n_3 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__1_n_3 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__1_n_3 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__1_n_3 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__1_n_3 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__1_n_3 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__1_n_3 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__1_n_3 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_3),
        .I4(last_sect_reg_n_3),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[1]),
        .I3(first_sect_reg_n_3),
        .I4(last_sect_reg_n_3),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[2]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_2 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_3),
        .I2(last_sect_reg_n_3),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_2_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_2_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_57),
        .O(\sect_total[1]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_58),
        .O(\sect_total[1]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_59),
        .O(\sect_total[1]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_60),
        .O(\sect_total[1]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__1 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__1 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__1 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__1 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__1 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__1 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__1 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__1 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__1 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__1 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__1 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__1 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__1 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__1 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__1 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__1 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__1 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__1 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__1 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__1_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__1 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_3),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__1_n_3 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_10 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__1_n_3 ,\sect_total_buf_reg[0]_i_1__1_n_4 ,\sect_total_buf_reg[0]_i_1__1_n_5 ,\sect_total_buf_reg[0]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__1_n_7 ,\sect_total_buf_reg[0]_i_1__1_n_8 ,\sect_total_buf_reg[0]_i_1__1_n_9 ,\sect_total_buf_reg[0]_i_1__1_n_10 }),
        .S({\sect_total_buf[0]_i_2__1_n_3 ,\sect_total_buf[0]_i_3__1_n_3 ,\sect_total_buf[0]_i_4__1_n_3 ,\sect_total_buf[0]_i_5__1_n_3 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_8 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_10 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__1 
       (.CI(\sect_total_buf_reg[8]_i_1__1_n_3 ),
        .CO({\sect_total_buf_reg[12]_i_1__1_n_3 ,\sect_total_buf_reg[12]_i_1__1_n_4 ,\sect_total_buf_reg[12]_i_1__1_n_5 ,\sect_total_buf_reg[12]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__1_n_7 ,\sect_total_buf_reg[12]_i_1__1_n_8 ,\sect_total_buf_reg[12]_i_1__1_n_9 ,\sect_total_buf_reg[12]_i_1__1_n_10 }),
        .S({\sect_total_buf[12]_i_2__1_n_3 ,\sect_total_buf[12]_i_3__1_n_3 ,\sect_total_buf[12]_i_4__1_n_3 ,\sect_total_buf[12]_i_5__1_n_3 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_9 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_8 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_10 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__1 
       (.CI(\sect_total_buf_reg[12]_i_1__1_n_3 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__1_n_4 ,\sect_total_buf_reg[16]_i_1__1_n_5 ,\sect_total_buf_reg[16]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__1_n_7 ,\sect_total_buf_reg[16]_i_1__1_n_8 ,\sect_total_buf_reg[16]_i_1__1_n_9 ,\sect_total_buf_reg[16]_i_1__1_n_10 }),
        .S({\sect_total_buf[16]_i_2__1_n_3 ,\sect_total_buf[16]_i_3__1_n_3 ,\sect_total_buf[16]_i_4__1_n_3 ,\sect_total_buf[16]_i_5__1_n_3 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_9 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_8 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_9 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_8 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_10 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__1 
       (.CI(\sect_total_buf_reg[0]_i_1__1_n_3 ),
        .CO({\sect_total_buf_reg[4]_i_1__1_n_3 ,\sect_total_buf_reg[4]_i_1__1_n_4 ,\sect_total_buf_reg[4]_i_1__1_n_5 ,\sect_total_buf_reg[4]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__1_n_7 ,\sect_total_buf_reg[4]_i_1__1_n_8 ,\sect_total_buf_reg[4]_i_1__1_n_9 ,\sect_total_buf_reg[4]_i_1__1_n_10 }),
        .S({\sect_total_buf[4]_i_2__1_n_3 ,\sect_total_buf[4]_i_3__1_n_3 ,\sect_total_buf[4]_i_4__1_n_3 ,\sect_total_buf[4]_i_5__1_n_3 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_9 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_8 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_10 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__1 
       (.CI(\sect_total_buf_reg[4]_i_1__1_n_3 ),
        .CO({\sect_total_buf_reg[8]_i_1__1_n_3 ,\sect_total_buf_reg[8]_i_1__1_n_4 ,\sect_total_buf_reg[8]_i_1__1_n_5 ,\sect_total_buf_reg[8]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__1_n_7 ,\sect_total_buf_reg[8]_i_1__1_n_8 ,\sect_total_buf_reg[8]_i_1__1_n_9 ,\sect_total_buf_reg[8]_i_1__1_n_10 }),
        .S({\sect_total_buf[8]_i_2__1_n_3 ,\sect_total_buf[8]_i_3__1_n_3 ,\sect_total_buf[8]_i_4__1_n_3 ,\sect_total_buf[8]_i_5__1_n_3 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_9 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_3_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_3_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_3_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_3_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_3_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_3_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_3_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_3_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_3_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_3_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_3_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_3_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_3_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_3_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_3_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_3_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_3_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_3_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_3_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_3_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_60),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_59),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_58),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_57),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo
   (wreq_valid,
    ca_AWREADY,
    D,
    \trunc_ln_reg_3897_reg[0] ,
    \trunc_ln_reg_3897_reg[1] ,
    \trunc_ln_reg_3897_reg[2] ,
    \trunc_ln_reg_3897_reg[3] ,
    \trunc_ln_reg_3897_reg[4] ,
    \trunc_ln_reg_3897_reg[5] ,
    \trunc_ln_reg_3897_reg[6] ,
    \trunc_ln_reg_3897_reg[7] ,
    \trunc_ln_reg_3897_reg[8] ,
    \trunc_ln_reg_3897_reg[9] ,
    \trunc_ln_reg_3897_reg[10] ,
    \trunc_ln_reg_3897_reg[11] ,
    \trunc_ln_reg_3897_reg[12] ,
    \trunc_ln_reg_3897_reg[13] ,
    \trunc_ln_reg_3897_reg[14] ,
    \trunc_ln_reg_3897_reg[15] ,
    \trunc_ln_reg_3897_reg[16] ,
    \trunc_ln_reg_3897_reg[17] ,
    \trunc_ln_reg_3897_reg[18] ,
    \trunc_ln_reg_3897_reg[19] ,
    \trunc_ln_reg_3897_reg[20] ,
    \trunc_ln_reg_3897_reg[21] ,
    \trunc_ln_reg_3897_reg[22] ,
    \trunc_ln_reg_3897_reg[23] ,
    \trunc_ln_reg_3897_reg[24] ,
    \trunc_ln_reg_3897_reg[25] ,
    \trunc_ln_reg_3897_reg[26] ,
    \trunc_ln_reg_3897_reg[27] ,
    \trunc_ln_reg_3897_reg[28] ,
    \trunc_ln_reg_3897_reg[29] ,
    \ap_CS_fsm_reg[106] ,
    \ap_CS_fsm_reg[93] ,
    push,
    \dout_reg[34] ,
    \dout_reg[34]_0 ,
    \dout_reg[34]_1 ,
    SR,
    ap_clk,
    ca_WREADY,
    Q,
    \mem_reg[2][29]_srl3_i_1 ,
    \mem_reg[2][29]_srl3_i_1_0 ,
    \ap_CS_fsm_reg[91] ,
    ap_rst_n,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    in,
    next_wreq);
  output wreq_valid;
  output ca_AWREADY;
  output [2:0]D;
  output \trunc_ln_reg_3897_reg[0] ;
  output \trunc_ln_reg_3897_reg[1] ;
  output \trunc_ln_reg_3897_reg[2] ;
  output \trunc_ln_reg_3897_reg[3] ;
  output \trunc_ln_reg_3897_reg[4] ;
  output \trunc_ln_reg_3897_reg[5] ;
  output \trunc_ln_reg_3897_reg[6] ;
  output \trunc_ln_reg_3897_reg[7] ;
  output \trunc_ln_reg_3897_reg[8] ;
  output \trunc_ln_reg_3897_reg[9] ;
  output \trunc_ln_reg_3897_reg[10] ;
  output \trunc_ln_reg_3897_reg[11] ;
  output \trunc_ln_reg_3897_reg[12] ;
  output \trunc_ln_reg_3897_reg[13] ;
  output \trunc_ln_reg_3897_reg[14] ;
  output \trunc_ln_reg_3897_reg[15] ;
  output \trunc_ln_reg_3897_reg[16] ;
  output \trunc_ln_reg_3897_reg[17] ;
  output \trunc_ln_reg_3897_reg[18] ;
  output \trunc_ln_reg_3897_reg[19] ;
  output \trunc_ln_reg_3897_reg[20] ;
  output \trunc_ln_reg_3897_reg[21] ;
  output \trunc_ln_reg_3897_reg[22] ;
  output \trunc_ln_reg_3897_reg[23] ;
  output \trunc_ln_reg_3897_reg[24] ;
  output \trunc_ln_reg_3897_reg[25] ;
  output \trunc_ln_reg_3897_reg[26] ;
  output \trunc_ln_reg_3897_reg[27] ;
  output \trunc_ln_reg_3897_reg[28] ;
  output \trunc_ln_reg_3897_reg[29] ;
  output \ap_CS_fsm_reg[106] ;
  output \ap_CS_fsm_reg[93] ;
  output push;
  output [0:0]\dout_reg[34] ;
  output [30:0]\dout_reg[34]_0 ;
  output \dout_reg[34]_1 ;
  input [0:0]SR;
  input ap_clk;
  input ca_WREADY;
  input [8:0]Q;
  input [29:0]\mem_reg[2][29]_srl3_i_1 ;
  input [29:0]\mem_reg[2][29]_srl3_i_1_0 ;
  input [0:0]\ap_CS_fsm_reg[91] ;
  input ap_rst_n;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input [29:0]in;
  input next_wreq;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [8:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[106] ;
  wire [0:0]\ap_CS_fsm_reg[91] ;
  wire \ap_CS_fsm_reg[93] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ca_AWREADY;
  wire ca_WREADY;
  wire [0:0]\dout_reg[34] ;
  wire [30:0]\dout_reg[34]_0 ;
  wire \dout_reg[34]_1 ;
  wire dout_vld_i_1__7_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__7_n_3;
  wire [29:0]in;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [29:0]\mem_reg[2][29]_srl3_i_1 ;
  wire [29:0]\mem_reg[2][29]_srl3_i_1_0 ;
  wire next_wreq;
  wire p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire tmp_valid_reg;
  wire \trunc_ln_reg_3897_reg[0] ;
  wire \trunc_ln_reg_3897_reg[10] ;
  wire \trunc_ln_reg_3897_reg[11] ;
  wire \trunc_ln_reg_3897_reg[12] ;
  wire \trunc_ln_reg_3897_reg[13] ;
  wire \trunc_ln_reg_3897_reg[14] ;
  wire \trunc_ln_reg_3897_reg[15] ;
  wire \trunc_ln_reg_3897_reg[16] ;
  wire \trunc_ln_reg_3897_reg[17] ;
  wire \trunc_ln_reg_3897_reg[18] ;
  wire \trunc_ln_reg_3897_reg[19] ;
  wire \trunc_ln_reg_3897_reg[1] ;
  wire \trunc_ln_reg_3897_reg[20] ;
  wire \trunc_ln_reg_3897_reg[21] ;
  wire \trunc_ln_reg_3897_reg[22] ;
  wire \trunc_ln_reg_3897_reg[23] ;
  wire \trunc_ln_reg_3897_reg[24] ;
  wire \trunc_ln_reg_3897_reg[25] ;
  wire \trunc_ln_reg_3897_reg[26] ;
  wire \trunc_ln_reg_3897_reg[27] ;
  wire \trunc_ln_reg_3897_reg[28] ;
  wire \trunc_ln_reg_3897_reg[29] ;
  wire \trunc_ln_reg_3897_reg[2] ;
  wire \trunc_ln_reg_3897_reg[3] ;
  wire \trunc_ln_reg_3897_reg[4] ;
  wire \trunc_ln_reg_3897_reg[5] ;
  wire \trunc_ln_reg_3897_reg[6] ;
  wire \trunc_ln_reg_3897_reg[7] ;
  wire \trunc_ln_reg_3897_reg[8] ;
  wire \trunc_ln_reg_3897_reg[9] ;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q({Q[5:3],Q[1]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ca_WREADY(ca_WREADY),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_3),
        .\dout_reg[34]_0 (\dout_reg[34] ),
        .\dout_reg[34]_1 (\dout_reg[34]_0 ),
        .\dout_reg[34]_2 (\dout_reg[34]_1 ),
        .\dout_reg[34]_3 (ca_AWREADY),
        .\dout_reg[34]_4 (\raddr_reg_n_3_[0] ),
        .\dout_reg[34]_5 (\raddr_reg_n_3_[1] ),
        .in(in),
        .\mem_reg[2][29]_srl3_i_1 (\mem_reg[2][29]_srl3_i_1 ),
        .\mem_reg[2][29]_srl3_i_1_0 (\mem_reg[2][29]_srl3_i_1_0 ),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .tmp_valid_reg(tmp_valid_reg),
        .\trunc_ln_reg_3897_reg[0] (\trunc_ln_reg_3897_reg[0] ),
        .\trunc_ln_reg_3897_reg[10] (\trunc_ln_reg_3897_reg[10] ),
        .\trunc_ln_reg_3897_reg[11] (\trunc_ln_reg_3897_reg[11] ),
        .\trunc_ln_reg_3897_reg[12] (\trunc_ln_reg_3897_reg[12] ),
        .\trunc_ln_reg_3897_reg[13] (\trunc_ln_reg_3897_reg[13] ),
        .\trunc_ln_reg_3897_reg[14] (\trunc_ln_reg_3897_reg[14] ),
        .\trunc_ln_reg_3897_reg[15] (\trunc_ln_reg_3897_reg[15] ),
        .\trunc_ln_reg_3897_reg[16] (\trunc_ln_reg_3897_reg[16] ),
        .\trunc_ln_reg_3897_reg[17] (\trunc_ln_reg_3897_reg[17] ),
        .\trunc_ln_reg_3897_reg[18] (\trunc_ln_reg_3897_reg[18] ),
        .\trunc_ln_reg_3897_reg[19] (\trunc_ln_reg_3897_reg[19] ),
        .\trunc_ln_reg_3897_reg[1] (\trunc_ln_reg_3897_reg[1] ),
        .\trunc_ln_reg_3897_reg[20] (\trunc_ln_reg_3897_reg[20] ),
        .\trunc_ln_reg_3897_reg[21] (\trunc_ln_reg_3897_reg[21] ),
        .\trunc_ln_reg_3897_reg[22] (\trunc_ln_reg_3897_reg[22] ),
        .\trunc_ln_reg_3897_reg[23] (\trunc_ln_reg_3897_reg[23] ),
        .\trunc_ln_reg_3897_reg[24] (\trunc_ln_reg_3897_reg[24] ),
        .\trunc_ln_reg_3897_reg[25] (\trunc_ln_reg_3897_reg[25] ),
        .\trunc_ln_reg_3897_reg[26] (\trunc_ln_reg_3897_reg[26] ),
        .\trunc_ln_reg_3897_reg[27] (\trunc_ln_reg_3897_reg[27] ),
        .\trunc_ln_reg_3897_reg[28] (\trunc_ln_reg_3897_reg[28] ),
        .\trunc_ln_reg_3897_reg[29] (\trunc_ln_reg_3897_reg[29] ),
        .\trunc_ln_reg_3897_reg[2] (\trunc_ln_reg_3897_reg[2] ),
        .\trunc_ln_reg_3897_reg[3] (\trunc_ln_reg_3897_reg[3] ),
        .\trunc_ln_reg_3897_reg[4] (\trunc_ln_reg_3897_reg[4] ),
        .\trunc_ln_reg_3897_reg[5] (\trunc_ln_reg_3897_reg[5] ),
        .\trunc_ln_reg_3897_reg[6] (\trunc_ln_reg_3897_reg[6] ),
        .\trunc_ln_reg_3897_reg[7] (\trunc_ln_reg_3897_reg[7] ),
        .\trunc_ln_reg_3897_reg[8] (\trunc_ln_reg_3897_reg[8] ),
        .\trunc_ln_reg_3897_reg[9] (\trunc_ln_reg_3897_reg[9] ),
        .wrsp_ready(wrsp_ready));
  LUT4 #(
    .INIT(16'h5530)) 
    \ap_CS_fsm[91]_i_1 
       (.I0(\ap_CS_fsm_reg[91] ),
        .I1(ca_AWREADY),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0F88)) 
    \ap_CS_fsm[92]_i_1 
       (.I0(ca_AWREADY),
        .I1(Q[1]),
        .I2(ca_WREADY),
        .I3(Q[2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h3380)) 
    \ap_CS_fsm[96]_i_1 
       (.I0(ca_AWREADY),
        .I1(ca_WREADY),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_3),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_3),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(pop),
        .I4(push_0),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(ca_AWREADY),
        .I3(push_0),
        .I4(pop),
        .O(full_n_i_1__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_3),
        .Q(ca_AWREADY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA25D5DA2)) 
    \mOutPtr[0]_i_1 
       (.I0(empty_n_reg_n_3),
        .I1(wreq_valid),
        .I2(next_wreq),
        .I3(push_0),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE7EE777718118888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push_0),
        .I2(next_wreq),
        .I3(wreq_valid),
        .I4(empty_n_reg_n_3),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFEF0F0)) 
    \mOutPtr[1]_i_2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\ap_CS_fsm_reg[93] ),
        .I3(Q[7]),
        .I4(ca_WREADY),
        .O(\ap_CS_fsm_reg[106] ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(push_0),
        .I3(pop),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hE000)) 
    mem_reg_i_167
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(ca_AWREADY),
        .I3(ca_WREADY),
        .O(\ap_CS_fsm_reg[93] ));
  LUT6 #(
    .INIT(64'hB4FFB4FF4B004000)) 
    \raddr[0]_i_1 
       (.I0(next_wreq),
        .I1(wreq_valid),
        .I2(push_0),
        .I3(empty_n_reg_n_3),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCC8CCC8C6CCCCC8C)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(empty_n_reg_n_3),
        .I3(push_0),
        .I4(wreq_valid),
        .I5(next_wreq),
        .O(\raddr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    ca_WREADY,
    in,
    D,
    \ap_CS_fsm_reg[88] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[0] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[1] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[2] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[3] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[4] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[5] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[6] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[7] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[8] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[9] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[10] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[11] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[12] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[13] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[14] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[15] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[16] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[17] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[18] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[19] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[20] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[21] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[22] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[23] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[24] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[25] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[26] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[27] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[28] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[29] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[30] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[31] ,
    \ap_CS_fsm_reg[102] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[31] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[30] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[29] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[28] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[27] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[26] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[25] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[24] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[23] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[22] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[21] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[20] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[19] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[18] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[17] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[16] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[15] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[14] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[13] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[12] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[11] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[10] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[9] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[8] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[7] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[6] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[5] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[4] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[3] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[2] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[1] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[0] ,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    \dout_reg[29] ,
    \dout_reg[0] ,
    \dout_reg[29]_0 ,
    \dout_reg[1] ,
    \dout_reg[2] ,
    \dout_reg[3] ,
    \dout_reg[4] ,
    \dout_reg[5] ,
    \dout_reg[6] ,
    \dout_reg[7] ,
    \dout_reg[8] ,
    \dout_reg[9] ,
    \dout_reg[10] ,
    \dout_reg[11] ,
    \dout_reg[12] ,
    \dout_reg[13] ,
    \dout_reg[14] ,
    \dout_reg[15] ,
    \dout_reg[16] ,
    \dout_reg[17] ,
    \dout_reg[18] ,
    \dout_reg[19] ,
    \dout_reg[20] ,
    \dout_reg[21] ,
    \dout_reg[22] ,
    \dout_reg[23] ,
    \dout_reg[24] ,
    \dout_reg[25] ,
    \dout_reg[26] ,
    \dout_reg[27] ,
    \dout_reg[28] ,
    \dout_reg[29]_1 ,
    Q,
    ca_AWREADY,
    empty_n_reg_1,
    ca_BVALID,
    shell_top_sa_pe_ba_1_0_loc_2_reg_805,
    shell_top_sa_pe_ba_1_1_loc_2_reg_816,
    shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg,
    shell_top_sa_pe_ba_2_2_loc_2_reg_871,
    shell_top_sa_pe_ba_2_3_loc_2_reg_882,
    shell_top_sa_pe_ba_2_1_loc_2_reg_860,
    ap_rst_n,
    pop,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    din);
  output WVALID_Dummy;
  output ca_WREADY;
  output [29:0]in;
  output [12:0]D;
  output [0:0]\ap_CS_fsm_reg[88] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[0] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[1] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[2] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[3] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[4] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[5] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[6] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[7] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[8] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[9] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[10] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[11] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[12] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[13] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[14] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[15] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[16] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[17] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[18] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[19] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[20] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[21] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[22] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[23] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[24] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[25] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[26] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[27] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[28] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[29] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[30] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[31] ;
  output \ap_CS_fsm_reg[102] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[31] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[30] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[29] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[28] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[27] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[26] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[25] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[24] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[23] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[22] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[21] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[20] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[19] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[18] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[17] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[16] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[15] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[14] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[13] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[12] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[11] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[10] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[9] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[8] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[7] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[6] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[5] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[4] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[3] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[2] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[1] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[0] ;
  output empty_n_reg_0;
  output [35:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input [29:0]\dout_reg[29] ;
  input \dout_reg[0] ;
  input [29:0]\dout_reg[29]_0 ;
  input \dout_reg[1] ;
  input \dout_reg[2] ;
  input \dout_reg[3] ;
  input \dout_reg[4] ;
  input \dout_reg[5] ;
  input \dout_reg[6] ;
  input \dout_reg[7] ;
  input \dout_reg[8] ;
  input \dout_reg[9] ;
  input \dout_reg[10] ;
  input \dout_reg[11] ;
  input \dout_reg[12] ;
  input \dout_reg[13] ;
  input \dout_reg[14] ;
  input \dout_reg[15] ;
  input \dout_reg[16] ;
  input \dout_reg[17] ;
  input \dout_reg[18] ;
  input \dout_reg[19] ;
  input \dout_reg[20] ;
  input \dout_reg[21] ;
  input \dout_reg[22] ;
  input \dout_reg[23] ;
  input \dout_reg[24] ;
  input \dout_reg[25] ;
  input \dout_reg[26] ;
  input \dout_reg[27] ;
  input \dout_reg[28] ;
  input \dout_reg[29]_1 ;
  input [112:0]Q;
  input ca_AWREADY;
  input empty_n_reg_1;
  input ca_BVALID;
  input [31:0]shell_top_sa_pe_ba_1_0_loc_2_reg_805;
  input [31:0]shell_top_sa_pe_ba_1_1_loc_2_reg_816;
  input [31:0]shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg;
  input [31:0]shell_top_sa_pe_ba_2_2_loc_2_reg_871;
  input [31:0]shell_top_sa_pe_ba_2_3_loc_2_reg_882;
  input [31:0]shell_top_sa_pe_ba_2_1_loc_2_reg_860;
  input ap_rst_n;
  input pop;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input [31:0]din;

  wire [12:0]D;
  wire [112:0]Q;
  wire [0:0]SR;
  wire U_fifo_mem_n_3;
  wire U_fifo_mem_n_4;
  wire U_fifo_mem_n_5;
  wire WVALID_Dummy;
  wire \ap_CS_fsm[93]_i_10_n_3 ;
  wire \ap_CS_fsm[93]_i_11_n_3 ;
  wire \ap_CS_fsm[93]_i_12_n_3 ;
  wire \ap_CS_fsm[93]_i_13_n_3 ;
  wire \ap_CS_fsm[93]_i_14_n_3 ;
  wire \ap_CS_fsm[93]_i_15_n_3 ;
  wire \ap_CS_fsm[93]_i_17_n_3 ;
  wire \ap_CS_fsm[93]_i_18_n_3 ;
  wire \ap_CS_fsm[93]_i_19_n_3 ;
  wire \ap_CS_fsm[93]_i_20_n_3 ;
  wire \ap_CS_fsm[93]_i_21_n_3 ;
  wire \ap_CS_fsm[93]_i_22_n_3 ;
  wire \ap_CS_fsm[93]_i_23_n_3 ;
  wire \ap_CS_fsm[93]_i_24_n_3 ;
  wire \ap_CS_fsm[93]_i_25_n_3 ;
  wire \ap_CS_fsm[93]_i_26_n_3 ;
  wire \ap_CS_fsm[93]_i_27_n_3 ;
  wire \ap_CS_fsm[93]_i_28_n_3 ;
  wire \ap_CS_fsm[93]_i_2_n_3 ;
  wire \ap_CS_fsm[93]_i_3_n_3 ;
  wire \ap_CS_fsm[93]_i_4_n_3 ;
  wire \ap_CS_fsm[93]_i_5_n_3 ;
  wire \ap_CS_fsm[93]_i_6_n_3 ;
  wire \ap_CS_fsm[93]_i_7_n_3 ;
  wire \ap_CS_fsm[93]_i_8_n_3 ;
  wire \ap_CS_fsm[93]_i_9_n_3 ;
  wire \ap_CS_fsm[94]_i_10_n_3 ;
  wire \ap_CS_fsm[94]_i_11_n_3 ;
  wire \ap_CS_fsm[94]_i_12_n_3 ;
  wire \ap_CS_fsm[94]_i_13_n_3 ;
  wire \ap_CS_fsm[94]_i_14_n_3 ;
  wire \ap_CS_fsm[94]_i_15_n_3 ;
  wire \ap_CS_fsm[94]_i_16_n_3 ;
  wire \ap_CS_fsm[94]_i_17_n_3 ;
  wire \ap_CS_fsm[94]_i_18_n_3 ;
  wire \ap_CS_fsm[94]_i_19_n_3 ;
  wire \ap_CS_fsm[94]_i_20_n_3 ;
  wire \ap_CS_fsm[94]_i_21_n_3 ;
  wire \ap_CS_fsm[94]_i_22_n_3 ;
  wire \ap_CS_fsm[94]_i_23_n_3 ;
  wire \ap_CS_fsm[94]_i_24_n_3 ;
  wire \ap_CS_fsm[94]_i_25_n_3 ;
  wire \ap_CS_fsm[94]_i_26_n_3 ;
  wire \ap_CS_fsm[94]_i_27_n_3 ;
  wire \ap_CS_fsm[94]_i_28_n_3 ;
  wire \ap_CS_fsm[94]_i_2_n_3 ;
  wire \ap_CS_fsm[94]_i_3_n_3 ;
  wire \ap_CS_fsm[94]_i_4_n_3 ;
  wire \ap_CS_fsm[94]_i_5_n_3 ;
  wire \ap_CS_fsm[94]_i_6_n_3 ;
  wire \ap_CS_fsm[94]_i_7_n_3 ;
  wire \ap_CS_fsm[94]_i_8_n_3 ;
  wire \ap_CS_fsm[94]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[102] ;
  wire [0:0]\ap_CS_fsm_reg[88] ;
  wire ap_block_state94_io;
  wire ap_block_state95_io;
  wire ap_block_state96_io;
  wire ap_clk;
  wire ap_rst_n;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire ca_WVALID;
  wire [31:0]din;
  wire [35:0]dout;
  wire \dout_reg[0] ;
  wire \dout_reg[10] ;
  wire \dout_reg[11] ;
  wire \dout_reg[12] ;
  wire \dout_reg[13] ;
  wire \dout_reg[14] ;
  wire \dout_reg[15] ;
  wire \dout_reg[16] ;
  wire \dout_reg[17] ;
  wire \dout_reg[18] ;
  wire \dout_reg[19] ;
  wire \dout_reg[1] ;
  wire \dout_reg[20] ;
  wire \dout_reg[21] ;
  wire \dout_reg[22] ;
  wire \dout_reg[23] ;
  wire \dout_reg[24] ;
  wire \dout_reg[25] ;
  wire \dout_reg[26] ;
  wire \dout_reg[27] ;
  wire \dout_reg[28] ;
  wire [29:0]\dout_reg[29] ;
  wire [29:0]\dout_reg[29]_0 ;
  wire \dout_reg[29]_1 ;
  wire \dout_reg[2] ;
  wire \dout_reg[3] ;
  wire \dout_reg[4] ;
  wire \dout_reg[5] ;
  wire \dout_reg[6] ;
  wire \dout_reg[7] ;
  wire \dout_reg[8] ;
  wire \dout_reg[9] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__7_n_3;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__8_n_3;
  wire full_n_i_2__8_n_3;
  wire [29:0]in;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr[2]_i_1__9_n_3 ;
  wire \mOutPtr[3]_i_1__9_n_3 ;
  wire \mOutPtr[3]_i_2__9_n_3 ;
  wire \mOutPtr[3]_i_3__6_n_3 ;
  wire \mOutPtr[4]_i_1__1_n_3 ;
  wire \mOutPtr[4]_i_2_n_3 ;
  wire \mOutPtr[4]_i_3__0_n_3 ;
  wire \mOutPtr[4]_i_4_n_3 ;
  wire \mOutPtr[4]_i_6_n_3 ;
  wire \mOutPtr[4]_i_7_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire [3:0]rnext;
  wire [31:0]shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg;
  wire [31:0]shell_top_sa_pe_ba_1_0_loc_2_reg_805;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[0] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[10] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[11] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[12] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[13] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[14] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[15] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[16] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[17] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[18] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[19] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[1] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[20] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[21] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[22] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[23] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[24] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[25] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[26] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[27] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[28] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[29] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[2] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[30] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[31] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[3] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[4] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[5] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[6] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[7] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[8] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[9] ;
  wire [31:0]shell_top_sa_pe_ba_1_1_loc_2_reg_816;
  wire [31:0]shell_top_sa_pe_ba_2_1_loc_2_reg_860;
  wire [31:0]shell_top_sa_pe_ba_2_2_loc_2_reg_871;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[0] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[10] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[11] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[12] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[13] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[14] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[15] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[16] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[17] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[18] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[19] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[1] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[20] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[21] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[22] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[23] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[24] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[25] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[26] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[27] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[28] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[29] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[2] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[30] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[31] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[3] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[4] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[5] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[6] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[7] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[8] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[9] ;
  wire [31:0]shell_top_sa_pe_ba_2_3_loc_2_reg_882;
  wire \waddr[0]_i_1__1_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_mem U_fifo_mem
       (.Q({Q[107:95],Q[92]}),
        .SR(SR),
        .WEBWE(push),
        .\ap_CS_fsm_reg[102] (\ap_CS_fsm_reg[102] ),
        .\ap_CS_fsm_reg[107] (U_fifo_mem_n_3),
        .\ap_CS_fsm_reg[97] (U_fifo_mem_n_5),
        .\ap_CS_fsm_reg[98] (U_fifo_mem_n_4),
        .ap_block_state96_io(ap_block_state96_io),
        .ap_clk(ap_clk),
        .ca_BVALID(ca_BVALID),
        .din(din),
        .dout(dout),
        .mem_reg_0(ca_WREADY),
        .mem_reg_1(mem_reg),
        .mem_reg_2(mem_reg_0),
        .mem_reg_3(mem_reg_1),
        .mem_reg_4(mem_reg_2),
        .mem_reg_5({\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] ,\waddr_reg_n_3_[1] ,\waddr_reg_n_3_[0] }),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext),
        .shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg),
        .shell_top_sa_pe_ba_1_0_loc_2_reg_805(shell_top_sa_pe_ba_1_0_loc_2_reg_805),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[0] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[0] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[10] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[10] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[11] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[11] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[12] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[12] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[13] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[13] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[14] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[14] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[15] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[15] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[16] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[16] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[17] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[17] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[18] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[18] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[19] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[19] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[1] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[1] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[20] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[20] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[21] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[21] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[22] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[22] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[23] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[23] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[24] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[24] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[25] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[25] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[26] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[26] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[27] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[27] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[28] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[28] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[29] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[29] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[2] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[2] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[30] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[30] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[31] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[31] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[3] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[3] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[4] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[4] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[5] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[5] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[6] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[6] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[7] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[7] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[8] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[8] ),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[9] (\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[9] ),
        .shell_top_sa_pe_ba_1_1_loc_2_reg_816(shell_top_sa_pe_ba_1_1_loc_2_reg_816),
        .shell_top_sa_pe_ba_2_1_loc_2_reg_860(shell_top_sa_pe_ba_2_1_loc_2_reg_860),
        .shell_top_sa_pe_ba_2_2_loc_2_reg_871(shell_top_sa_pe_ba_2_2_loc_2_reg_871),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[0] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[0] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[10] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[10] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[11] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[11] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[12] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[12] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[13] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[13] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[14] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[14] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[15] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[15] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[16] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[16] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[17] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[17] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[18] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[18] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[19] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[19] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[1] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[1] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[20] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[20] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[21] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[21] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[22] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[22] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[23] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[23] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[24] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[24] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[25] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[25] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[26] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[26] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[27] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[27] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[28] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[28] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[29] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[29] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[2] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[2] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[30] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[30] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[31] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[31] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[3] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[3] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[4] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[4] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[5] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[5] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[6] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[6] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[7] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[7] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[8] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[8] ),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[9] (\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[9] ),
        .shell_top_sa_pe_ba_2_3_loc_2_reg_882(shell_top_sa_pe_ba_2_3_loc_2_reg_882));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h3F88)) 
    \ap_CS_fsm[100]_i_1 
       (.I0(Q[99]),
        .I1(ca_WREADY),
        .I2(ca_BVALID),
        .I3(Q[100]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hF580)) 
    \ap_CS_fsm[101]_i_1 
       (.I0(ca_WREADY),
        .I1(ca_BVALID),
        .I2(Q[100]),
        .I3(Q[101]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \ap_CS_fsm[102]_i_1 
       (.I0(Q[101]),
        .I1(Q[102]),
        .I2(ca_WREADY),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \ap_CS_fsm[103]_i_1 
       (.I0(Q[102]),
        .I1(ca_WREADY),
        .I2(Q[103]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \ap_CS_fsm[106]_i_1 
       (.I0(Q[105]),
        .I1(Q[106]),
        .I2(ca_WREADY),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \ap_CS_fsm[107]_i_1 
       (.I0(Q[106]),
        .I1(ca_WREADY),
        .I2(Q[107]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    \ap_CS_fsm[108]_i_1 
       (.I0(ca_WREADY),
        .I1(Q[107]),
        .I2(Q[108]),
        .I3(ca_BVALID),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \ap_CS_fsm[93]_i_1 
       (.I0(\ap_CS_fsm[93]_i_2_n_3 ),
        .I1(\ap_CS_fsm[93]_i_3_n_3 ),
        .I2(\ap_CS_fsm[93]_i_4_n_3 ),
        .I3(\ap_CS_fsm[93]_i_5_n_3 ),
        .I4(\ap_CS_fsm[93]_i_6_n_3 ),
        .I5(\ap_CS_fsm[93]_i_7_n_3 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_10 
       (.I0(Q[64]),
        .I1(Q[63]),
        .I2(Q[67]),
        .I3(Q[56]),
        .O(\ap_CS_fsm[93]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[93]_i_11 
       (.I0(Q[72]),
        .I1(Q[73]),
        .I2(Q[70]),
        .I3(Q[71]),
        .I4(\ap_CS_fsm[93]_i_21_n_3 ),
        .O(\ap_CS_fsm[93]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[93]_i_12 
       (.I0(\ap_CS_fsm[94]_i_19_n_3 ),
        .I1(Q[109]),
        .I2(Q[110]),
        .I3(\ap_CS_fsm[93]_i_22_n_3 ),
        .I4(Q[80]),
        .I5(Q[81]),
        .O(\ap_CS_fsm[93]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[93]_i_13 
       (.I0(Q[65]),
        .I1(Q[66]),
        .I2(Q[55]),
        .I3(Q[54]),
        .I4(\ap_CS_fsm[93]_i_23_n_3 ),
        .O(\ap_CS_fsm[93]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[93]_i_14 
       (.I0(Q[19]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(Q[23]),
        .I4(\ap_CS_fsm[93]_i_24_n_3 ),
        .O(\ap_CS_fsm[93]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[93]_i_15 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\ap_CS_fsm[93]_i_25_n_3 ),
        .O(\ap_CS_fsm[93]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[93]_i_16 
       (.I0(ca_WREADY),
        .I1(ca_AWREADY),
        .I2(Q[93]),
        .O(ap_block_state94_io));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_CS_fsm[93]_i_17 
       (.I0(\ap_CS_fsm[93]_i_26_n_3 ),
        .I1(\ap_CS_fsm[94]_i_10_n_3 ),
        .I2(\ap_CS_fsm[93]_i_27_n_3 ),
        .I3(Q[86]),
        .I4(Q[85]),
        .I5(\ap_CS_fsm_reg[88] ),
        .O(\ap_CS_fsm[93]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_18 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[29]),
        .I3(Q[30]),
        .O(\ap_CS_fsm[93]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[93]_i_19 
       (.I0(\ap_CS_fsm[93]_i_28_n_3 ),
        .I1(Q[46]),
        .I2(Q[47]),
        .I3(Q[48]),
        .I4(Q[49]),
        .O(\ap_CS_fsm[93]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[93]_i_2 
       (.I0(\ap_CS_fsm[93]_i_8_n_3 ),
        .I1(Q[94]),
        .I2(Q[99]),
        .I3(Q[107]),
        .I4(Q[108]),
        .I5(\ap_CS_fsm[93]_i_9_n_3 ),
        .O(\ap_CS_fsm[93]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[93]_i_20 
       (.I0(Q[32]),
        .I1(Q[31]),
        .I2(Q[35]),
        .I3(Q[34]),
        .I4(Q[112]),
        .I5(Q[26]),
        .O(\ap_CS_fsm[93]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[93]_i_21 
       (.I0(Q[79]),
        .I1(Q[78]),
        .I2(Q[77]),
        .I3(Q[76]),
        .O(\ap_CS_fsm[93]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[93]_i_22 
       (.I0(Q[82]),
        .I1(Q[83]),
        .O(\ap_CS_fsm[93]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[93]_i_23 
       (.I0(Q[69]),
        .I1(Q[68]),
        .I2(Q[57]),
        .I3(Q[59]),
        .I4(Q[58]),
        .I5(Q[61]),
        .O(\ap_CS_fsm[93]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[93]_i_24 
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[15]),
        .O(\ap_CS_fsm[93]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[93]_i_25 
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .O(\ap_CS_fsm[93]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[93]_i_26 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[84]),
        .I3(Q[13]),
        .O(\ap_CS_fsm[93]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[93]_i_27 
       (.I0(Q[104]),
        .I1(Q[91]),
        .I2(Q[90]),
        .I3(Q[87]),
        .O(\ap_CS_fsm[93]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_28 
       (.I0(Q[41]),
        .I1(Q[40]),
        .I2(Q[45]),
        .I3(Q[44]),
        .O(\ap_CS_fsm[93]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ap_CS_fsm[93]_i_3 
       (.I0(\ap_CS_fsm[93]_i_10_n_3 ),
        .I1(Q[62]),
        .I2(Q[60]),
        .I3(\ap_CS_fsm[93]_i_11_n_3 ),
        .I4(\ap_CS_fsm[93]_i_12_n_3 ),
        .I5(\ap_CS_fsm[93]_i_13_n_3 ),
        .O(\ap_CS_fsm[93]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8088000000080000)) 
    \ap_CS_fsm[93]_i_4 
       (.I0(\ap_CS_fsm[93]_i_14_n_3 ),
        .I1(\ap_CS_fsm[93]_i_15_n_3 ),
        .I2(Q[92]),
        .I3(ap_block_state94_io),
        .I4(\ap_CS_fsm[93]_i_17_n_3 ),
        .I5(ca_WREADY),
        .O(\ap_CS_fsm[93]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[93]_i_5 
       (.I0(Q[50]),
        .I1(Q[51]),
        .I2(Q[52]),
        .I3(Q[53]),
        .I4(Q[43]),
        .I5(Q[42]),
        .O(\ap_CS_fsm[93]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[93]_i_6 
       (.I0(\ap_CS_fsm[93]_i_18_n_3 ),
        .I1(Q[37]),
        .I2(Q[36]),
        .I3(Q[39]),
        .I4(Q[38]),
        .I5(\ap_CS_fsm[93]_i_19_n_3 ),
        .O(\ap_CS_fsm[93]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[93]_i_7 
       (.I0(\ap_CS_fsm[93]_i_20_n_3 ),
        .I1(Q[24]),
        .I2(Q[22]),
        .I3(Q[25]),
        .I4(Q[33]),
        .O(\ap_CS_fsm[93]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[93]_i_8 
       (.I0(Q[100]),
        .I1(\ap_CS_fsm[94]_i_27_n_3 ),
        .I2(Q[95]),
        .I3(Q[98]),
        .I4(\ap_CS_fsm_reg[102] ),
        .I5(Q[111]),
        .O(\ap_CS_fsm[93]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[93]_i_9 
       (.I0(Q[105]),
        .I1(Q[106]),
        .O(\ap_CS_fsm[93]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \ap_CS_fsm[94]_i_1 
       (.I0(\ap_CS_fsm[94]_i_2_n_3 ),
        .I1(\ap_CS_fsm[94]_i_3_n_3 ),
        .I2(\ap_CS_fsm[94]_i_4_n_3 ),
        .I3(\ap_CS_fsm[94]_i_5_n_3 ),
        .I4(\ap_CS_fsm[94]_i_6_n_3 ),
        .I5(\ap_CS_fsm[94]_i_7_n_3 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[94]_i_10 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\ap_CS_fsm[94]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[94]_i_11 
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .O(\ap_CS_fsm[94]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[94]_i_12 
       (.I0(Q[17]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[23]),
        .I4(\ap_CS_fsm[94]_i_24_n_3 ),
        .O(\ap_CS_fsm[94]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hEEEFEFEFEFEFEFEF)) 
    \ap_CS_fsm[94]_i_13 
       (.I0(Q[90]),
        .I1(Q[92]),
        .I2(Q[94]),
        .I3(ca_WREADY),
        .I4(ca_AWREADY),
        .I5(Q[93]),
        .O(\ap_CS_fsm[94]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[94]_i_14 
       (.I0(Q[80]),
        .I1(Q[79]),
        .I2(Q[83]),
        .I3(Q[82]),
        .O(\ap_CS_fsm[94]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_15 
       (.I0(Q[65]),
        .I1(Q[66]),
        .I2(Q[62]),
        .I3(Q[55]),
        .I4(\ap_CS_fsm[93]_i_9_n_3 ),
        .I5(\mOutPtr[4]_i_7_n_3 ),
        .O(\ap_CS_fsm[94]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_16 
       (.I0(Q[54]),
        .I1(\ap_CS_fsm[94]_i_25_n_3 ),
        .I2(Q[110]),
        .I3(Q[60]),
        .I4(\ap_CS_fsm_reg[102] ),
        .I5(Q[100]),
        .O(\ap_CS_fsm[94]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_17 
       (.I0(Q[111]),
        .I1(Q[109]),
        .I2(Q[98]),
        .I3(Q[108]),
        .I4(\ap_CS_fsm[94]_i_26_n_3 ),
        .I5(\ap_CS_fsm[94]_i_27_n_3 ),
        .O(\ap_CS_fsm[94]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_18 
       (.I0(Q[76]),
        .I1(Q[77]),
        .I2(Q[72]),
        .I3(Q[73]),
        .I4(\ap_CS_fsm[94]_i_28_n_3 ),
        .I5(\ap_CS_fsm[93]_i_10_n_3 ),
        .O(\ap_CS_fsm[94]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[94]_i_19 
       (.I0(Q[74]),
        .I1(Q[75]),
        .O(\ap_CS_fsm[94]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_2 
       (.I0(\ap_CS_fsm[94]_i_8_n_3 ),
        .I1(\ap_CS_fsm[94]_i_9_n_3 ),
        .I2(Q[48]),
        .I3(Q[47]),
        .I4(Q[51]),
        .I5(Q[50]),
        .O(\ap_CS_fsm[94]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_20 
       (.I0(Q[37]),
        .I1(Q[36]),
        .I2(Q[26]),
        .I3(Q[112]),
        .I4(Q[28]),
        .I5(Q[27]),
        .O(\ap_CS_fsm[94]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_21 
       (.I0(Q[46]),
        .I1(Q[35]),
        .I2(Q[34]),
        .I3(Q[42]),
        .I4(Q[43]),
        .I5(Q[49]),
        .O(\ap_CS_fsm[94]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[94]_i_22 
       (.I0(Q[24]),
        .I1(Q[22]),
        .O(\ap_CS_fsm[94]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_23 
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[32]),
        .I3(Q[31]),
        .I4(Q[33]),
        .I5(Q[25]),
        .O(\ap_CS_fsm[94]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[94]_i_24 
       (.I0(Q[16]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .O(\ap_CS_fsm[94]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[94]_i_25 
       (.I0(Q[52]),
        .I1(Q[53]),
        .O(\ap_CS_fsm[94]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[94]_i_26 
       (.I0(Q[94]),
        .I1(ca_WREADY),
        .I2(ca_AWREADY),
        .I3(Q[95]),
        .O(\ap_CS_fsm[94]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[94]_i_27 
       (.I0(Q[97]),
        .I1(Q[96]),
        .O(\ap_CS_fsm[94]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[94]_i_28 
       (.I0(Q[61]),
        .I1(Q[58]),
        .I2(Q[59]),
        .I3(Q[57]),
        .O(\ap_CS_fsm[94]_i_28_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[94]_i_3 
       (.I0(Q[85]),
        .I1(Q[104]),
        .I2(Q[4]),
        .I3(Q[84]),
        .I4(\ap_CS_fsm[94]_i_10_n_3 ),
        .O(\ap_CS_fsm[94]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[94]_i_4 
       (.I0(\ap_CS_fsm[94]_i_11_n_3 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(\ap_CS_fsm[94]_i_12_n_3 ),
        .O(\ap_CS_fsm[94]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_5 
       (.I0(Q[91]),
        .I1(Q[89]),
        .I2(Q[88]),
        .I3(Q[86]),
        .I4(Q[87]),
        .I5(\ap_CS_fsm[94]_i_13_n_3 ),
        .O(\ap_CS_fsm[94]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_6 
       (.I0(\ap_CS_fsm[94]_i_14_n_3 ),
        .I1(\ap_CS_fsm[94]_i_15_n_3 ),
        .I2(\ap_CS_fsm[94]_i_16_n_3 ),
        .I3(\ap_CS_fsm[94]_i_17_n_3 ),
        .I4(Q[70]),
        .I5(Q[71]),
        .O(\ap_CS_fsm[94]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_7 
       (.I0(\ap_CS_fsm[94]_i_18_n_3 ),
        .I1(Q[81]),
        .I2(\ap_CS_fsm[94]_i_19_n_3 ),
        .I3(Q[69]),
        .I4(Q[68]),
        .I5(Q[78]),
        .O(\ap_CS_fsm[94]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_8 
       (.I0(\ap_CS_fsm[94]_i_20_n_3 ),
        .I1(Q[41]),
        .I2(Q[40]),
        .I3(Q[45]),
        .I4(Q[44]),
        .I5(\ap_CS_fsm[94]_i_21_n_3 ),
        .O(\ap_CS_fsm[94]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[94]_i_9 
       (.I0(Q[39]),
        .I1(Q[38]),
        .I2(\ap_CS_fsm[94]_i_22_n_3 ),
        .I3(Q[20]),
        .I4(Q[21]),
        .I5(\ap_CS_fsm[94]_i_23_n_3 ),
        .O(\ap_CS_fsm[94]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h2CCC)) 
    \ap_CS_fsm[95]_i_1 
       (.I0(Q[94]),
        .I1(Q[95]),
        .I2(ca_WREADY),
        .I3(ca_AWREADY),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \ap_CS_fsm[97]_i_1 
       (.I0(Q[96]),
        .I1(ca_WREADY),
        .I2(Q[97]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[98]_i_1 
       (.I0(Q[98]),
        .I1(Q[97]),
        .I2(ca_WREADY),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \ap_CS_fsm[99]_i_1 
       (.I0(Q[98]),
        .I1(ca_WREADY),
        .I2(Q[99]),
        .O(D[5]));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFBFBBB38383888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_3),
        .I1(pop),
        .I2(ca_WREADY),
        .I3(empty_n_reg_1),
        .I4(U_fifo_mem_n_3),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDF5555)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_3),
        .I2(U_fifo_mem_n_3),
        .I3(empty_n_reg_1),
        .I4(ca_WREADY),
        .I5(pop),
        .O(full_n_i_1__8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__8_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_3),
        .Q(ca_WREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  LUT6 #(
    .INIT(64'hBBBF44404440BBBF)) 
    \mOutPtr[1]_i_1__9 
       (.I0(pop),
        .I1(ca_WREADY),
        .I2(empty_n_reg_1),
        .I3(U_fifo_mem_n_3),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(pop),
        .I3(ca_WREADY),
        .I4(ca_WVALID),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_3 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr[3]_i_2__9_n_3 ),
        .I1(pop),
        .I2(ca_WREADY),
        .I3(ca_WVALID),
        .I4(\mOutPtr[3]_i_3__6_n_3 ),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[3]_i_2__9 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[3]_i_2__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[3]_i_3__6 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[3]_i_3__6_n_3 ));
  LUT6 #(
    .INIT(64'h33333337CCCCCCC8)) 
    \mOutPtr[4]_i_1__1 
       (.I0(Q[106]),
        .I1(ca_WREADY),
        .I2(Q[96]),
        .I3(\mOutPtr[4]_i_3__0_n_3 ),
        .I4(U_fifo_mem_n_3),
        .I5(pop),
        .O(\mOutPtr[4]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr[4]_i_4_n_3 ),
        .I1(pop),
        .I2(ca_WREADY),
        .I3(ca_WVALID),
        .I4(\mOutPtr[4]_i_6_n_3 ),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hC8C8C888)) 
    \mOutPtr[4]_i_3__0 
       (.I0(Q[101]),
        .I1(ca_WREADY),
        .I2(ca_AWREADY),
        .I3(Q[94]),
        .I4(Q[93]),
        .O(\mOutPtr[4]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[4]_i_4 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEEFEEE)) 
    \mOutPtr[4]_i_5 
       (.I0(U_fifo_mem_n_5),
        .I1(U_fifo_mem_n_4),
        .I2(Q[102]),
        .I3(ca_WREADY),
        .I4(\mOutPtr[4]_i_7_n_3 ),
        .I5(empty_n_reg_1),
        .O(ca_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[4]_i_6 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[4]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[4]_i_7 
       (.I0(Q[107]),
        .I1(Q[99]),
        .O(\mOutPtr[4]_i_7_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[1]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[2]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[3]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[4]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][0]_srl3_i_2 
       (.I0(\dout_reg[29] [0]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[0] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [0]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][0]_srl3_i_3 
       (.I0(ca_WREADY),
        .I1(ca_AWREADY),
        .I2(Q[95]),
        .O(ap_block_state96_io));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][0]_srl3_i_5 
       (.I0(ca_WREADY),
        .I1(ca_AWREADY),
        .I2(Q[94]),
        .O(ap_block_state95_io));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][10]_srl3_i_1 
       (.I0(\dout_reg[29] [10]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[10] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [10]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][11]_srl3_i_1 
       (.I0(\dout_reg[29] [11]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[11] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [11]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][12]_srl3_i_1 
       (.I0(\dout_reg[29] [12]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[12] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][13]_srl3_i_1 
       (.I0(\dout_reg[29] [13]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[13] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [13]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][14]_srl3_i_1 
       (.I0(\dout_reg[29] [14]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[14] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [14]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][15]_srl3_i_1 
       (.I0(\dout_reg[29] [15]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[15] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [15]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][16]_srl3_i_1 
       (.I0(\dout_reg[29] [16]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[16] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [16]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][17]_srl3_i_1 
       (.I0(\dout_reg[29] [17]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[17] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [17]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][18]_srl3_i_1 
       (.I0(\dout_reg[29] [18]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[18] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [18]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][19]_srl3_i_1 
       (.I0(\dout_reg[29] [19]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[19] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [19]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][1]_srl3_i_1 
       (.I0(\dout_reg[29] [1]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[1] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][20]_srl3_i_1 
       (.I0(\dout_reg[29] [20]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[20] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [20]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][21]_srl3_i_1 
       (.I0(\dout_reg[29] [21]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[21] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [21]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][22]_srl3_i_1 
       (.I0(\dout_reg[29] [22]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[22] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [22]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][23]_srl3_i_1 
       (.I0(\dout_reg[29] [23]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[23] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [23]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][24]_srl3_i_1 
       (.I0(\dout_reg[29] [24]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[24] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [24]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][25]_srl3_i_1 
       (.I0(\dout_reg[29] [25]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[25] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [25]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][26]_srl3_i_1 
       (.I0(\dout_reg[29] [26]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[26] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [26]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][27]_srl3_i_1 
       (.I0(\dout_reg[29] [27]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[27] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [27]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][28]_srl3_i_1 
       (.I0(\dout_reg[29] [28]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[28] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [28]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][29]_srl3_i_1 
       (.I0(\dout_reg[29] [29]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[29]_1 ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [29]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][2]_srl3_i_1 
       (.I0(\dout_reg[29] [2]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[2] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][3]_srl3_i_1 
       (.I0(\dout_reg[29] [3]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[3] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][4]_srl3_i_1 
       (.I0(\dout_reg[29] [4]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[4] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][5]_srl3_i_1 
       (.I0(\dout_reg[29] [5]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[5] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][6]_srl3_i_1 
       (.I0(\dout_reg[29] [6]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[6] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][7]_srl3_i_1 
       (.I0(\dout_reg[29] [7]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[7] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][8]_srl3_i_1 
       (.I0(\dout_reg[29] [8]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[8] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [8]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \mem_reg[2][9]_srl3_i_1 
       (.I0(\dout_reg[29] [9]),
        .I1(ap_block_state96_io),
        .I2(\dout_reg[9] ),
        .I3(ap_block_state95_io),
        .I4(\dout_reg[29]_0 [9]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_1125[31]_i_1 
       (.I0(Q[88]),
        .I1(Q[89]),
        .O(\ap_CS_fsm_reg[88] ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[3]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_3 ),
        .Q(\waddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_valid,
    wrsp_ready,
    next_wreq,
    push__0,
    p_4_in,
    push,
    \dout_reg[0]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_valid;
  output wrsp_ready;
  output next_wreq;
  output push__0;
  output p_4_in;
  input push;
  input [0:0]\dout_reg[0]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__8_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_2__9_n_3;
  wire last_resp;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .E(U_fifo_srl_n_6),
        .Q({\mOutPtr_reg_n_3_[3] ,\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_5),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\raddr_reg_n_3_[0] ),
        .\dout_reg[0]_3 (\raddr_reg_n_3_[1] ),
        .\dout_reg[0]_4 (\raddr_reg_n_3_[2] ),
        .\dout_reg[0]_5 (wrsp_valid),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(empty_n_reg_n_3),
        .empty_n_reg(U_fifo_srl_n_14),
        .full_n_reg(full_n_i_2__9_n_3),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .p_12_in(p_12_in),
        .p_4_in(p_4_in),
        .p_8_in(p_8_in),
        .pop(pop),
        .push(push),
        .push__0(push__0),
        .wreq_valid(wreq_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_14),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_3),
        .I1(pop),
        .I2(wrsp_ready),
        .I3(next_wreq),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(empty_n_i_2__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__9_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_3),
        .I2(p_8_in),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_3),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_3),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[31]_i_1__1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1_14
   (last_resp,
    dout_vld_reg_0,
    ost_ctrl_ready,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    ap_rst_n,
    ost_ctrl_valid,
    p_4_in,
    Q,
    wrsp_type,
    ursp_ready);
  output last_resp;
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input ost_ctrl_valid;
  input p_4_in;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__13_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_2__15_n_3;
  wire last_resp;
  wire \mOutPtr[0]_i_1__13_n_3 ;
  wire \mOutPtr[1]_i_1__11_n_3 ;
  wire \mOutPtr[2]_i_1__11_n_3 ;
  wire \mOutPtr[3]_i_1__11_n_3 ;
  wire \mOutPtr[3]_i_2__7_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0_15 U_fifo_srl
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_5),
        .\dout_reg[0]_0 (\raddr_reg_n_3_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_3_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_3_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(empty_n_reg_n_3),
        .empty_n_reg(U_fifo_srl_n_6),
        .full_n_reg(full_n_i_2__15_n_3),
        .full_n_reg_0(ost_ctrl_ready),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_6),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__13_n_3),
        .I1(pop),
        .I2(ost_ctrl_ready),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__13
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(empty_n_i_2__13_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__15
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__15_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__11 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__11 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__11_n_3 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__11 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(p_4_in),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_3),
        .O(\mOutPtr[3]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__7 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2__7_n_3 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3__5 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_3),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_4_in),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_3 ),
        .D(\mOutPtr[0]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_3 ),
        .D(\mOutPtr[1]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_3 ),
        .D(\mOutPtr[2]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_3 ),
        .D(\mOutPtr[3]_i_2__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_3),
        .I2(p_8_in),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_3),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_3),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2__2 
       (.I0(empty_n_reg_n_3),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_4_in),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized2
   (ca_BVALID,
    full_n_reg_0,
    \ap_CS_fsm_reg[112] ,
    D,
    E,
    din,
    SR,
    ap_clk,
    Q,
    icmp_ln131_fu_1583_p2,
    ca_WREADY,
    ap_done,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    shell_top_sa_pe_ba_3_1_loc_2_reg_904,
    shell_top_sa_pe_ba_3_2_loc_2_reg_915,
    shell_top_sa_pe_ba_3_0_loc_2_reg_893,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    mem_reg_36,
    mem_reg_37,
    mem_reg_38,
    mem_reg_39,
    mem_reg_40,
    mem_reg_41,
    mem_reg_42,
    mem_reg_43,
    mem_reg_44,
    mem_reg_45,
    mem_reg_46,
    mem_reg_47,
    mem_reg_48,
    mem_reg_49,
    mem_reg_50,
    mem_reg_51,
    mem_reg_52,
    mem_reg_53,
    mem_reg_54,
    mem_reg_55,
    mem_reg_56,
    mem_reg_57,
    mem_reg_58,
    mem_reg_59,
    mem_reg_60,
    mem_reg_61,
    mem_reg_62,
    mem_reg_63,
    mem_reg_64,
    mem_reg_65,
    mem_reg_66,
    mem_reg_67,
    mem_reg_68,
    mem_reg_69,
    mem_reg_70,
    mem_reg_71,
    mem_reg_72,
    mem_reg_73,
    mem_reg_74,
    mem_reg_75,
    mem_reg_76,
    mem_reg_77,
    mem_reg_78,
    mem_reg_79,
    mem_reg_80,
    mem_reg_81,
    mem_reg_82,
    mem_reg_83,
    mem_reg_84,
    mem_reg_85,
    mem_reg_86,
    mem_reg_87,
    mem_reg_88,
    mem_reg_89,
    mem_reg_90,
    mem_reg_91,
    mem_reg_92,
    mem_reg_93,
    mem_reg_94,
    shell_top_sa_pe_ba_0_2_loc_2_reg_783,
    shell_top_sa_pe_ba_0_0_loc_2_reg_761,
    shell_top_sa_pe_ba_0_1_loc_2_reg_772,
    mem_reg_95,
    shell_top_sa_pe_ba_2_0_loc_2_reg_849,
    shell_top_sa_pe_ba_1_2_loc_2_reg_827,
    shell_top_sa_pe_ba_1_3_loc_2_reg_838,
    ap_rst_n,
    push__0,
    wrsp_valid,
    wrsp_type,
    \mOutPtr_reg[0]_0 ,
    last_resp);
  output ca_BVALID;
  output full_n_reg_0;
  output [0:0]\ap_CS_fsm_reg[112] ;
  output [4:0]D;
  output [0:0]E;
  output [31:0]din;
  input [0:0]SR;
  input ap_clk;
  input [16:0]Q;
  input icmp_ln131_fu_1583_p2;
  input ca_WREADY;
  input ap_done;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]shell_top_sa_pe_ba_3_1_loc_2_reg_904;
  input [31:0]shell_top_sa_pe_ba_3_2_loc_2_reg_915;
  input [31:0]shell_top_sa_pe_ba_3_0_loc_2_reg_893;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input mem_reg_36;
  input mem_reg_37;
  input mem_reg_38;
  input mem_reg_39;
  input mem_reg_40;
  input mem_reg_41;
  input mem_reg_42;
  input mem_reg_43;
  input mem_reg_44;
  input mem_reg_45;
  input mem_reg_46;
  input mem_reg_47;
  input mem_reg_48;
  input mem_reg_49;
  input mem_reg_50;
  input mem_reg_51;
  input mem_reg_52;
  input mem_reg_53;
  input mem_reg_54;
  input mem_reg_55;
  input mem_reg_56;
  input mem_reg_57;
  input mem_reg_58;
  input mem_reg_59;
  input mem_reg_60;
  input mem_reg_61;
  input mem_reg_62;
  input mem_reg_63;
  input mem_reg_64;
  input mem_reg_65;
  input mem_reg_66;
  input mem_reg_67;
  input mem_reg_68;
  input mem_reg_69;
  input mem_reg_70;
  input mem_reg_71;
  input mem_reg_72;
  input mem_reg_73;
  input mem_reg_74;
  input mem_reg_75;
  input mem_reg_76;
  input mem_reg_77;
  input mem_reg_78;
  input mem_reg_79;
  input mem_reg_80;
  input mem_reg_81;
  input mem_reg_82;
  input mem_reg_83;
  input mem_reg_84;
  input mem_reg_85;
  input mem_reg_86;
  input mem_reg_87;
  input mem_reg_88;
  input mem_reg_89;
  input mem_reg_90;
  input mem_reg_91;
  input mem_reg_92;
  input mem_reg_93;
  input mem_reg_94;
  input [31:0]shell_top_sa_pe_ba_0_2_loc_2_reg_783;
  input [31:0]shell_top_sa_pe_ba_0_0_loc_2_reg_761;
  input [31:0]shell_top_sa_pe_ba_0_1_loc_2_reg_772;
  input mem_reg_95;
  input [31:0]shell_top_sa_pe_ba_2_0_loc_2_reg_849;
  input [31:0]shell_top_sa_pe_ba_1_2_loc_2_reg_827;
  input [31:0]shell_top_sa_pe_ba_1_3_loc_2_reg_838;
  input ap_rst_n;
  input push__0;
  input wrsp_valid;
  input wrsp_type;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input last_resp;

  wire [4:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[112] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ca_BREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire [31:0]din;
  wire dout_vld_i_1__10_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__10_n_3;
  wire full_n_i_2__10_n_3;
  wire full_n_reg_0;
  wire icmp_ln131_fu_1583_p2;
  wire last_resp;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[0]_i_2_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_38;
  wire mem_reg_39;
  wire mem_reg_4;
  wire mem_reg_40;
  wire mem_reg_41;
  wire mem_reg_42;
  wire mem_reg_43;
  wire mem_reg_44;
  wire mem_reg_45;
  wire mem_reg_46;
  wire mem_reg_47;
  wire mem_reg_48;
  wire mem_reg_49;
  wire mem_reg_5;
  wire mem_reg_50;
  wire mem_reg_51;
  wire mem_reg_52;
  wire mem_reg_53;
  wire mem_reg_54;
  wire mem_reg_55;
  wire mem_reg_56;
  wire mem_reg_57;
  wire mem_reg_58;
  wire mem_reg_59;
  wire mem_reg_6;
  wire mem_reg_60;
  wire mem_reg_61;
  wire mem_reg_62;
  wire mem_reg_63;
  wire mem_reg_64;
  wire mem_reg_65;
  wire mem_reg_66;
  wire mem_reg_67;
  wire mem_reg_68;
  wire mem_reg_69;
  wire mem_reg_7;
  wire mem_reg_70;
  wire mem_reg_71;
  wire mem_reg_72;
  wire mem_reg_73;
  wire mem_reg_74;
  wire mem_reg_75;
  wire mem_reg_76;
  wire mem_reg_77;
  wire mem_reg_78;
  wire mem_reg_79;
  wire mem_reg_8;
  wire mem_reg_80;
  wire mem_reg_81;
  wire mem_reg_82;
  wire mem_reg_83;
  wire mem_reg_84;
  wire mem_reg_85;
  wire mem_reg_86;
  wire mem_reg_87;
  wire mem_reg_88;
  wire mem_reg_89;
  wire mem_reg_9;
  wire mem_reg_90;
  wire mem_reg_91;
  wire mem_reg_92;
  wire mem_reg_93;
  wire mem_reg_94;
  wire mem_reg_95;
  wire mem_reg_i_101_n_3;
  wire mem_reg_i_102_n_3;
  wire mem_reg_i_103_n_3;
  wire mem_reg_i_105_n_3;
  wire mem_reg_i_106_n_3;
  wire mem_reg_i_107_n_3;
  wire mem_reg_i_109_n_3;
  wire mem_reg_i_110_n_3;
  wire mem_reg_i_111_n_3;
  wire mem_reg_i_113_n_3;
  wire mem_reg_i_114_n_3;
  wire mem_reg_i_115_n_3;
  wire mem_reg_i_117_n_3;
  wire mem_reg_i_118_n_3;
  wire mem_reg_i_119_n_3;
  wire mem_reg_i_121_n_3;
  wire mem_reg_i_122_n_3;
  wire mem_reg_i_123_n_3;
  wire mem_reg_i_125_n_3;
  wire mem_reg_i_126_n_3;
  wire mem_reg_i_127_n_3;
  wire mem_reg_i_129_n_3;
  wire mem_reg_i_130_n_3;
  wire mem_reg_i_131_n_3;
  wire mem_reg_i_133_n_3;
  wire mem_reg_i_134_n_3;
  wire mem_reg_i_135_n_3;
  wire mem_reg_i_137_n_3;
  wire mem_reg_i_138_n_3;
  wire mem_reg_i_139_n_3;
  wire mem_reg_i_141_n_3;
  wire mem_reg_i_142_n_3;
  wire mem_reg_i_143_n_3;
  wire mem_reg_i_145_n_3;
  wire mem_reg_i_146_n_3;
  wire mem_reg_i_147_n_3;
  wire mem_reg_i_149_n_3;
  wire mem_reg_i_150_n_3;
  wire mem_reg_i_151_n_3;
  wire mem_reg_i_153_n_3;
  wire mem_reg_i_154_n_3;
  wire mem_reg_i_155_n_3;
  wire mem_reg_i_157_n_3;
  wire mem_reg_i_158_n_3;
  wire mem_reg_i_159_n_3;
  wire mem_reg_i_161_n_3;
  wire mem_reg_i_162_n_3;
  wire mem_reg_i_163_n_3;
  wire mem_reg_i_165_n_3;
  wire mem_reg_i_166_n_3;
  wire mem_reg_i_169_n_3;
  wire mem_reg_i_170_n_3;
  wire mem_reg_i_171_n_3;
  wire mem_reg_i_174_n_3;
  wire mem_reg_i_175_n_3;
  wire mem_reg_i_176_n_3;
  wire mem_reg_i_178_n_3;
  wire mem_reg_i_180_n_3;
  wire mem_reg_i_182_n_3;
  wire mem_reg_i_184_n_3;
  wire mem_reg_i_186_n_3;
  wire mem_reg_i_188_n_3;
  wire mem_reg_i_190_n_3;
  wire mem_reg_i_192_n_3;
  wire mem_reg_i_194_n_3;
  wire mem_reg_i_196_n_3;
  wire mem_reg_i_198_n_3;
  wire mem_reg_i_200_n_3;
  wire mem_reg_i_202_n_3;
  wire mem_reg_i_204_n_3;
  wire mem_reg_i_206_n_3;
  wire mem_reg_i_208_n_3;
  wire mem_reg_i_210_n_3;
  wire mem_reg_i_212_n_3;
  wire mem_reg_i_214_n_3;
  wire mem_reg_i_216_n_3;
  wire mem_reg_i_218_n_3;
  wire mem_reg_i_220_n_3;
  wire mem_reg_i_222_n_3;
  wire mem_reg_i_224_n_3;
  wire mem_reg_i_226_n_3;
  wire mem_reg_i_228_n_3;
  wire mem_reg_i_230_n_3;
  wire mem_reg_i_232_n_3;
  wire mem_reg_i_234_n_3;
  wire mem_reg_i_236_n_3;
  wire mem_reg_i_240_n_3;
  wire mem_reg_i_37_n_3;
  wire mem_reg_i_38_n_3;
  wire mem_reg_i_39_n_3;
  wire mem_reg_i_41_n_3;
  wire mem_reg_i_42_n_3;
  wire mem_reg_i_43_n_3;
  wire mem_reg_i_45_n_3;
  wire mem_reg_i_46_n_3;
  wire mem_reg_i_47_n_3;
  wire mem_reg_i_49_n_3;
  wire mem_reg_i_50_n_3;
  wire mem_reg_i_51_n_3;
  wire mem_reg_i_53_n_3;
  wire mem_reg_i_54_n_3;
  wire mem_reg_i_55_n_3;
  wire mem_reg_i_57_n_3;
  wire mem_reg_i_58_n_3;
  wire mem_reg_i_59_n_3;
  wire mem_reg_i_61_n_3;
  wire mem_reg_i_62_n_3;
  wire mem_reg_i_63_n_3;
  wire mem_reg_i_65_n_3;
  wire mem_reg_i_66_n_3;
  wire mem_reg_i_67_n_3;
  wire mem_reg_i_69_n_3;
  wire mem_reg_i_70_n_3;
  wire mem_reg_i_71_n_3;
  wire mem_reg_i_73_n_3;
  wire mem_reg_i_74_n_3;
  wire mem_reg_i_75_n_3;
  wire mem_reg_i_77_n_3;
  wire mem_reg_i_78_n_3;
  wire mem_reg_i_79_n_3;
  wire mem_reg_i_81_n_3;
  wire mem_reg_i_82_n_3;
  wire mem_reg_i_83_n_3;
  wire mem_reg_i_85_n_3;
  wire mem_reg_i_86_n_3;
  wire mem_reg_i_87_n_3;
  wire mem_reg_i_89_n_3;
  wire mem_reg_i_90_n_3;
  wire mem_reg_i_91_n_3;
  wire mem_reg_i_93_n_3;
  wire mem_reg_i_94_n_3;
  wire mem_reg_i_95_n_3;
  wire mem_reg_i_97_n_3;
  wire mem_reg_i_98_n_3;
  wire mem_reg_i_99_n_3;
  wire pop;
  wire push__0;
  wire [31:0]shell_top_sa_pe_ba_0_0_loc_2_reg_761;
  wire [31:0]shell_top_sa_pe_ba_0_1_loc_2_reg_772;
  wire [31:0]shell_top_sa_pe_ba_0_2_loc_2_reg_783;
  wire [31:0]shell_top_sa_pe_ba_1_2_loc_2_reg_827;
  wire [31:0]shell_top_sa_pe_ba_1_3_loc_2_reg_838;
  wire [31:0]shell_top_sa_pe_ba_2_0_loc_2_reg_849;
  wire [31:0]shell_top_sa_pe_ba_3_0_loc_2_reg_893;
  wire [31:0]shell_top_sa_pe_ba_3_1_loc_2_reg_904;
  wire [31:0]shell_top_sa_pe_ba_3_2_loc_2_reg_915;
  wire wrsp_type;
  wire wrsp_valid;

  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h5FC0)) 
    \ap_CS_fsm[104]_i_1 
       (.I0(ca_BVALID),
        .I1(Q[9]),
        .I2(ca_WREADY),
        .I3(Q[10]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hA00C)) 
    \ap_CS_fsm[105]_i_1 
       (.I0(ca_BVALID),
        .I1(Q[11]),
        .I2(ca_WREADY),
        .I3(Q[10]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[109]_i_1 
       (.I0(Q[14]),
        .I1(ca_BVALID),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h2E)) 
    \ap_CS_fsm[112]_i_1 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(ca_BVALID),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h55C0)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done),
        .I1(Q[16]),
        .I2(ca_BVALID),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_n_3),
        .I1(ca_BVALID),
        .I2(ca_BREADY),
        .O(dout_vld_i_1__10_n_3));
  LUT6 #(
    .INIT(64'hFF00EE00FE00EE00)) 
    dout_vld_i_2
       (.I0(Q[16]),
        .I1(Q[14]),
        .I2(Q[8]),
        .I3(ca_BVALID),
        .I4(ca_WREADY),
        .I5(Q[10]),
        .O(ca_BREADY));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_3),
        .Q(ca_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_3),
        .I2(full_n_reg_0),
        .I3(push__0),
        .I4(pop),
        .O(full_n_i_1__10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .O(full_n_i_2__10_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0070)) 
    \j_reg_750[5]_i_1 
       (.I0(Q[16]),
        .I1(ca_BVALID),
        .I2(Q[0]),
        .I3(icmp_ln131_fu_1583_p2),
        .O(\ap_CS_fsm_reg[112] ));
  LUT2 #(
    .INIT(4'h8)) 
    \j_reg_750[5]_i_2 
       (.I0(Q[16]),
        .I1(ca_BVALID),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[0]_i_2_n_3 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h77F7F7F788080808)) 
    \mOutPtr[0]_i_2 
       (.I0(full_n_reg_0),
        .I1(wrsp_valid),
        .I2(wrsp_type),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(last_resp),
        .I5(pop),
        .O(\mOutPtr[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push__0),
        .I2(pop),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(push__0),
        .I3(pop),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \mOutPtr[2]_i_3 
       (.I0(ca_BREADY),
        .I1(ca_BVALID),
        .I2(empty_n_reg_n_3),
        .O(pop));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_10
       (.I0(mem_reg_i_63_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_26),
        .I4(mem_reg_i_65_n_3),
        .I5(mem_reg_i_66_n_3),
        .O(din[9]));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_101
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[0]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[0]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[0]),
        .I5(Q[1]),
        .O(mem_reg_i_101_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_102
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[0]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[0]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[0]),
        .I5(Q[7]),
        .O(mem_reg_i_102_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_103
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_206_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_93),
        .I4(mem_reg_94),
        .I5(Q[13]),
        .O(mem_reg_i_103_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_105
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[31]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[31]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[31]),
        .I5(Q[1]),
        .O(mem_reg_i_105_n_3));
  LUT6 #(
    .INIT(64'h2222777727222722)) 
    mem_reg_i_106
       (.I0(mem_reg_i_174_n_3),
        .I1(shell_top_sa_pe_ba_2_0_loc_2_reg_849[31]),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[31]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[31]),
        .I5(Q[7]),
        .O(mem_reg_i_106_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_107
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_208_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_90),
        .I4(Q[13]),
        .I5(mem_reg_91),
        .O(mem_reg_i_107_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_109
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[30]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[30]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[30]),
        .I5(Q[1]),
        .O(mem_reg_i_109_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_11
       (.I0(mem_reg_i_67_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_23),
        .I4(mem_reg_i_69_n_3),
        .I5(mem_reg_i_70_n_3),
        .O(din[8]));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_110
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[30]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[30]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[30]),
        .I5(Q[7]),
        .O(mem_reg_i_110_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_111
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_210_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_87),
        .I4(Q[13]),
        .I5(mem_reg_88),
        .O(mem_reg_i_111_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_113
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[29]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[29]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[29]),
        .I5(Q[1]),
        .O(mem_reg_i_113_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_114
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[29]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[29]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[29]),
        .I5(Q[7]),
        .O(mem_reg_i_114_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_115
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_212_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_84),
        .I4(Q[13]),
        .I5(mem_reg_85),
        .O(mem_reg_i_115_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_117
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[28]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[28]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[28]),
        .I5(Q[1]),
        .O(mem_reg_i_117_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_118
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[28]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[28]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[28]),
        .I5(Q[7]),
        .O(mem_reg_i_118_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_119
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_214_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_81),
        .I4(Q[13]),
        .I5(mem_reg_82),
        .O(mem_reg_i_119_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_12
       (.I0(mem_reg_i_71_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_20),
        .I4(mem_reg_i_73_n_3),
        .I5(mem_reg_i_74_n_3),
        .O(din[7]));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_121
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[27]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[27]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[27]),
        .I5(Q[1]),
        .O(mem_reg_i_121_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_122
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[27]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[27]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[27]),
        .I5(Q[7]),
        .O(mem_reg_i_122_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_123
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_216_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_78),
        .I4(Q[13]),
        .I5(mem_reg_79),
        .O(mem_reg_i_123_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_125
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[26]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[26]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[26]),
        .I5(Q[1]),
        .O(mem_reg_i_125_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_126
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[26]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[26]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[26]),
        .I5(Q[7]),
        .O(mem_reg_i_126_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_127
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_218_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_75),
        .I4(Q[13]),
        .I5(mem_reg_76),
        .O(mem_reg_i_127_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_129
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[25]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[25]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[25]),
        .I5(Q[1]),
        .O(mem_reg_i_129_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_13
       (.I0(mem_reg_i_75_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_17),
        .I4(mem_reg_i_77_n_3),
        .I5(mem_reg_i_78_n_3),
        .O(din[6]));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_130
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[25]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[25]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[25]),
        .I5(Q[7]),
        .O(mem_reg_i_130_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_131
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_220_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_72),
        .I4(Q[13]),
        .I5(mem_reg_73),
        .O(mem_reg_i_131_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_133
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[24]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[24]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[24]),
        .I5(Q[1]),
        .O(mem_reg_i_133_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_134
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[24]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[24]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[24]),
        .I5(Q[7]),
        .O(mem_reg_i_134_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_135
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_222_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_69),
        .I4(Q[13]),
        .I5(mem_reg_70),
        .O(mem_reg_i_135_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_137
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[23]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[23]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[23]),
        .I5(Q[1]),
        .O(mem_reg_i_137_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_138
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[23]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[23]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[23]),
        .I5(Q[7]),
        .O(mem_reg_i_138_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_139
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_224_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_66),
        .I4(Q[13]),
        .I5(mem_reg_67),
        .O(mem_reg_i_139_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_14
       (.I0(mem_reg_i_79_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_14),
        .I4(mem_reg_i_81_n_3),
        .I5(mem_reg_i_82_n_3),
        .O(din[5]));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_141
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[22]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[22]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[22]),
        .I5(Q[1]),
        .O(mem_reg_i_141_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_142
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[22]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[22]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[22]),
        .I5(Q[7]),
        .O(mem_reg_i_142_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_143
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_226_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_63),
        .I4(Q[13]),
        .I5(mem_reg_64),
        .O(mem_reg_i_143_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_145
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[21]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[21]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[21]),
        .I5(Q[1]),
        .O(mem_reg_i_145_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_146
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[21]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[21]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[21]),
        .I5(Q[7]),
        .O(mem_reg_i_146_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_147
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_228_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_60),
        .I4(Q[13]),
        .I5(mem_reg_61),
        .O(mem_reg_i_147_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_149
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[20]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[20]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[20]),
        .I5(Q[1]),
        .O(mem_reg_i_149_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_15
       (.I0(mem_reg_i_83_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_11),
        .I4(mem_reg_i_85_n_3),
        .I5(mem_reg_i_86_n_3),
        .O(din[4]));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_150
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[20]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[20]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[20]),
        .I5(Q[7]),
        .O(mem_reg_i_150_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_151
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_230_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_57),
        .I4(Q[13]),
        .I5(mem_reg_58),
        .O(mem_reg_i_151_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_153
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[19]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[19]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[19]),
        .I5(Q[1]),
        .O(mem_reg_i_153_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_154
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[19]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[19]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[19]),
        .I5(Q[7]),
        .O(mem_reg_i_154_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_155
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_232_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_54),
        .I4(Q[13]),
        .I5(mem_reg_55),
        .O(mem_reg_i_155_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_157
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[18]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[18]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[18]),
        .I5(Q[1]),
        .O(mem_reg_i_157_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_158
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[18]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[18]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[18]),
        .I5(Q[7]),
        .O(mem_reg_i_158_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_159
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_234_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_51),
        .I4(Q[13]),
        .I5(mem_reg_52),
        .O(mem_reg_i_159_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_16
       (.I0(mem_reg_i_87_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_8),
        .I4(mem_reg_i_89_n_3),
        .I5(mem_reg_i_90_n_3),
        .O(din[3]));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_161
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[17]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[17]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[17]),
        .I5(Q[1]),
        .O(mem_reg_i_161_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_162
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[17]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[17]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[17]),
        .I5(Q[7]),
        .O(mem_reg_i_162_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_163
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_236_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_48),
        .I4(Q[13]),
        .I5(mem_reg_49),
        .O(mem_reg_i_163_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_165
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[16]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[16]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[16]),
        .I5(Q[1]),
        .O(mem_reg_i_165_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_166
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[16]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[16]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[16]),
        .I5(Q[7]),
        .O(mem_reg_i_166_n_3));
  LUT5 #(
    .INIT(32'h0000FEEE)) 
    mem_reg_i_169
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(Q[10]),
        .I3(ca_BVALID),
        .I4(Q[13]),
        .O(mem_reg_i_169_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_17
       (.I0(mem_reg_i_91_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_5),
        .I4(mem_reg_i_93_n_3),
        .I5(mem_reg_i_94_n_3),
        .O(din[2]));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_170
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[15]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[15]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[15]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_170_n_3));
  LUT6 #(
    .INIT(64'h0000000400040004)) 
    mem_reg_i_171
       (.I0(Q[13]),
        .I1(mem_reg_95),
        .I2(Q[11]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(ca_BVALID),
        .O(mem_reg_i_171_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_174
       (.I0(Q[8]),
        .I1(ca_BVALID),
        .O(mem_reg_i_174_n_3));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    mem_reg_i_175
       (.I0(mem_reg_i_174_n_3),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(mem_reg_i_175_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_176
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[14]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[14]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[14]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_176_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_178
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[13]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[13]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[13]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_178_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_18
       (.I0(mem_reg_i_95_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_2),
        .I4(mem_reg_i_97_n_3),
        .I5(mem_reg_i_98_n_3),
        .O(din[1]));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_180
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[12]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[12]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[12]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_180_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_182
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[11]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[11]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[11]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_182_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_184
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[10]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[10]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[10]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_184_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_186
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[9]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[9]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[9]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_186_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_188
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[8]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[8]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[8]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_188_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_19
       (.I0(mem_reg_i_99_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg),
        .I4(mem_reg_i_101_n_3),
        .I5(mem_reg_i_102_n_3),
        .O(din[0]));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_190
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[7]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[7]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[7]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_190_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_192
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[6]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[6]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[6]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_192_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_194
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[5]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[5]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[5]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_194_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_196
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[4]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[4]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[4]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_196_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_198
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[3]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[3]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[3]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_198_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_20
       (.I0(mem_reg_i_103_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_92),
        .I4(mem_reg_i_105_n_3),
        .I5(mem_reg_i_106_n_3),
        .O(din[31]));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_200
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[2]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[2]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[2]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_200_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_202
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[1]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[1]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[1]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_202_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_204
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[0]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[0]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[0]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_204_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_206
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[31]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[31]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[31]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_206_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_208
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[30]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[30]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[30]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_208_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_21
       (.I0(mem_reg_i_107_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_89),
        .I4(mem_reg_i_109_n_3),
        .I5(mem_reg_i_110_n_3),
        .O(din[30]));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_210
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[29]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[29]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[29]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_210_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_212
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[28]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[28]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[28]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_212_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_214
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[27]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[27]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[27]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_214_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_216
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[26]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[26]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[26]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_216_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_218
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[25]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[25]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[25]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_218_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_22
       (.I0(mem_reg_i_111_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_86),
        .I4(mem_reg_i_113_n_3),
        .I5(mem_reg_i_114_n_3),
        .O(din[29]));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_220
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[24]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[24]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[24]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_220_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_222
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[23]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[23]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[23]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_222_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_224
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[22]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[22]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[22]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_224_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_226
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[21]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[21]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[21]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_226_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_228
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[20]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[20]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[20]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_228_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_23
       (.I0(mem_reg_i_115_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_83),
        .I4(mem_reg_i_117_n_3),
        .I5(mem_reg_i_118_n_3),
        .O(din[28]));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_230
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[19]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[19]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[19]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_230_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_232
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[18]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[18]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[18]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_232_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_234
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[17]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[17]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[17]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_234_n_3));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    mem_reg_i_236
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(shell_top_sa_pe_ba_3_1_loc_2_reg_904[16]),
        .I3(shell_top_sa_pe_ba_3_2_loc_2_reg_915[16]),
        .I4(shell_top_sa_pe_ba_3_0_loc_2_reg_893[16]),
        .I5(mem_reg_i_240_n_3),
        .O(mem_reg_i_236_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_24
       (.I0(mem_reg_i_119_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_80),
        .I4(mem_reg_i_121_n_3),
        .I5(mem_reg_i_122_n_3),
        .O(din[27]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_i_240
       (.I0(Q[10]),
        .I1(ca_BVALID),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(mem_reg_i_240_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_25
       (.I0(mem_reg_i_123_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_77),
        .I4(mem_reg_i_125_n_3),
        .I5(mem_reg_i_126_n_3),
        .O(din[26]));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_26
       (.I0(mem_reg_i_127_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_74),
        .I4(mem_reg_i_129_n_3),
        .I5(mem_reg_i_130_n_3),
        .O(din[25]));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_27
       (.I0(mem_reg_i_131_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_71),
        .I4(mem_reg_i_133_n_3),
        .I5(mem_reg_i_134_n_3),
        .O(din[24]));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_28
       (.I0(mem_reg_i_135_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_68),
        .I4(mem_reg_i_137_n_3),
        .I5(mem_reg_i_138_n_3),
        .O(din[23]));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_29
       (.I0(mem_reg_i_139_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_65),
        .I4(mem_reg_i_141_n_3),
        .I5(mem_reg_i_142_n_3),
        .O(din[22]));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_30
       (.I0(mem_reg_i_143_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_62),
        .I4(mem_reg_i_145_n_3),
        .I5(mem_reg_i_146_n_3),
        .O(din[21]));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_31
       (.I0(mem_reg_i_147_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_59),
        .I4(mem_reg_i_149_n_3),
        .I5(mem_reg_i_150_n_3),
        .O(din[20]));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_32
       (.I0(mem_reg_i_151_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_56),
        .I4(mem_reg_i_153_n_3),
        .I5(mem_reg_i_154_n_3),
        .O(din[19]));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_33
       (.I0(mem_reg_i_155_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_53),
        .I4(mem_reg_i_157_n_3),
        .I5(mem_reg_i_158_n_3),
        .O(din[18]));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_34
       (.I0(mem_reg_i_159_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_50),
        .I4(mem_reg_i_161_n_3),
        .I5(mem_reg_i_162_n_3),
        .O(din[17]));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_35
       (.I0(mem_reg_i_163_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_47),
        .I4(mem_reg_i_165_n_3),
        .I5(mem_reg_i_166_n_3),
        .O(din[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_37
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_170_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_45),
        .I4(Q[13]),
        .I5(mem_reg_46),
        .O(mem_reg_i_37_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    mem_reg_i_38
       (.I0(Q[13]),
        .I1(ca_BVALID),
        .I2(Q[10]),
        .I3(Q[12]),
        .I4(Q[11]),
        .I5(mem_reg_95),
        .O(mem_reg_i_38_n_3));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    mem_reg_i_39
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(mem_reg_i_174_n_3),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(mem_reg_i_39_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_41
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[15]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[15]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[15]),
        .I5(Q[1]),
        .O(mem_reg_i_41_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_42
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[15]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[15]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[15]),
        .I5(Q[7]),
        .O(mem_reg_i_42_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_43
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_176_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_42),
        .I4(Q[13]),
        .I5(mem_reg_43),
        .O(mem_reg_i_43_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_45
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[14]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[14]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[14]),
        .I5(Q[1]),
        .O(mem_reg_i_45_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_46
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[14]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[14]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[14]),
        .I5(Q[7]),
        .O(mem_reg_i_46_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_47
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_178_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_39),
        .I4(Q[13]),
        .I5(mem_reg_40),
        .O(mem_reg_i_47_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_49
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[13]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[13]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[13]),
        .I5(Q[1]),
        .O(mem_reg_i_49_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_4__1
       (.I0(mem_reg_i_37_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_44),
        .I4(mem_reg_i_41_n_3),
        .I5(mem_reg_i_42_n_3),
        .O(din[15]));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_5
       (.I0(mem_reg_i_43_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_41),
        .I4(mem_reg_i_45_n_3),
        .I5(mem_reg_i_46_n_3),
        .O(din[14]));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_50
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[13]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[13]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[13]),
        .I5(Q[7]),
        .O(mem_reg_i_50_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_51
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_180_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_36),
        .I4(Q[13]),
        .I5(mem_reg_37),
        .O(mem_reg_i_51_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_53
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[12]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[12]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[12]),
        .I5(Q[1]),
        .O(mem_reg_i_53_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_54
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[12]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[12]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[12]),
        .I5(Q[7]),
        .O(mem_reg_i_54_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_55
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_182_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_33),
        .I4(Q[13]),
        .I5(mem_reg_34),
        .O(mem_reg_i_55_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_57
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[11]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[11]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[11]),
        .I5(Q[1]),
        .O(mem_reg_i_57_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_58
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[11]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[11]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[11]),
        .I5(Q[7]),
        .O(mem_reg_i_58_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_59
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_184_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_30),
        .I4(Q[13]),
        .I5(mem_reg_31),
        .O(mem_reg_i_59_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_6
       (.I0(mem_reg_i_47_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_38),
        .I4(mem_reg_i_49_n_3),
        .I5(mem_reg_i_50_n_3),
        .O(din[13]));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_61
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[10]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[10]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[10]),
        .I5(Q[1]),
        .O(mem_reg_i_61_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_62
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[10]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[10]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[10]),
        .I5(Q[7]),
        .O(mem_reg_i_62_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_63
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_186_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_27),
        .I4(Q[13]),
        .I5(mem_reg_28),
        .O(mem_reg_i_63_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_65
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[9]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[9]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[9]),
        .I5(Q[1]),
        .O(mem_reg_i_65_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_66
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[9]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[9]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[9]),
        .I5(Q[7]),
        .O(mem_reg_i_66_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_67
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_188_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_24),
        .I4(Q[13]),
        .I5(mem_reg_25),
        .O(mem_reg_i_67_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_69
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[8]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[8]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[8]),
        .I5(Q[1]),
        .O(mem_reg_i_69_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_7
       (.I0(mem_reg_i_51_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_35),
        .I4(mem_reg_i_53_n_3),
        .I5(mem_reg_i_54_n_3),
        .O(din[12]));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_70
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[8]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[8]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[8]),
        .I5(Q[7]),
        .O(mem_reg_i_70_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_71
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_190_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_21),
        .I4(Q[13]),
        .I5(mem_reg_22),
        .O(mem_reg_i_71_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_73
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[7]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[7]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[7]),
        .I5(Q[1]),
        .O(mem_reg_i_73_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_74
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[7]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[7]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[7]),
        .I5(Q[7]),
        .O(mem_reg_i_74_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_75
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_192_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_18),
        .I4(Q[13]),
        .I5(mem_reg_19),
        .O(mem_reg_i_75_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_77
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[6]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[6]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[6]),
        .I5(Q[1]),
        .O(mem_reg_i_77_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_78
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[6]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[6]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[6]),
        .I5(Q[7]),
        .O(mem_reg_i_78_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_79
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_194_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_15),
        .I4(Q[13]),
        .I5(mem_reg_16),
        .O(mem_reg_i_79_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_8
       (.I0(mem_reg_i_55_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_32),
        .I4(mem_reg_i_57_n_3),
        .I5(mem_reg_i_58_n_3),
        .O(din[11]));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_81
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[5]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[5]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[5]),
        .I5(Q[1]),
        .O(mem_reg_i_81_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_82
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[5]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[5]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[5]),
        .I5(Q[7]),
        .O(mem_reg_i_82_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_83
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_196_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_12),
        .I4(Q[13]),
        .I5(mem_reg_13),
        .O(mem_reg_i_83_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_85
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[4]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[4]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[4]),
        .I5(Q[1]),
        .O(mem_reg_i_85_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_86
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[4]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[4]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[4]),
        .I5(Q[7]),
        .O(mem_reg_i_86_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_87
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_198_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_9),
        .I4(Q[13]),
        .I5(mem_reg_10),
        .O(mem_reg_i_87_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_89
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[3]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[3]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[3]),
        .I5(Q[1]),
        .O(mem_reg_i_89_n_3));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    mem_reg_i_9
       (.I0(mem_reg_i_59_n_3),
        .I1(mem_reg_i_38_n_3),
        .I2(mem_reg_i_39_n_3),
        .I3(mem_reg_29),
        .I4(mem_reg_i_61_n_3),
        .I5(mem_reg_i_62_n_3),
        .O(din[10]));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_90
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[3]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[3]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[3]),
        .I5(Q[7]),
        .O(mem_reg_i_90_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_91
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_200_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_6),
        .I4(Q[13]),
        .I5(mem_reg_7),
        .O(mem_reg_i_91_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_93
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[2]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[2]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[2]),
        .I5(Q[1]),
        .O(mem_reg_i_93_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_94
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[2]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[2]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[2]),
        .I5(Q[7]),
        .O(mem_reg_i_94_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_95
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_202_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_3),
        .I4(Q[13]),
        .I5(mem_reg_4),
        .O(mem_reg_i_95_n_3));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    mem_reg_i_97
       (.I0(mem_reg_i_175_n_3),
        .I1(Q[2]),
        .I2(shell_top_sa_pe_ba_0_2_loc_2_reg_783[1]),
        .I3(shell_top_sa_pe_ba_0_0_loc_2_reg_761[1]),
        .I4(shell_top_sa_pe_ba_0_1_loc_2_reg_772[1]),
        .I5(Q[1]),
        .O(mem_reg_i_97_n_3));
  LUT6 #(
    .INIT(64'h4444777747444744)) 
    mem_reg_i_98
       (.I0(shell_top_sa_pe_ba_2_0_loc_2_reg_849[1]),
        .I1(mem_reg_i_174_n_3),
        .I2(shell_top_sa_pe_ba_1_2_loc_2_reg_827[1]),
        .I3(Q[6]),
        .I4(shell_top_sa_pe_ba_1_3_loc_2_reg_838[1]),
        .I5(Q[7]),
        .O(mem_reg_i_98_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_99
       (.I0(mem_reg_i_169_n_3),
        .I1(mem_reg_i_204_n_3),
        .I2(mem_reg_i_171_n_3),
        .I3(mem_reg_0),
        .I4(Q[13]),
        .I5(mem_reg_1),
        .O(mem_reg_i_99_n_3));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized3
   (full_n_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output full_n_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__15_n_3;
  wire dout_vld_reg_n_3;
  wire empty_n_i_1__1_n_3;
  wire empty_n_i_2__9_n_3;
  wire empty_n_i_3__1_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__11_n_3;
  wire full_n_i_2__11_n_3;
  wire full_n_i_3__3_n_3;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr[2]_i_1__10_n_3 ;
  wire \mOutPtr[3]_i_1__10_n_3 ;
  wire \mOutPtr[4]_i_1__2_n_3 ;
  wire \mOutPtr[5]_i_1__1_n_3 ;
  wire \mOutPtr[5]_i_2__1_n_3 ;
  wire \mOutPtr[5]_i_3__1_n_3 ;
  wire \mOutPtr[6]_i_1__1_n_3 ;
  wire \mOutPtr[7]_i_1__1_n_3 ;
  wire \mOutPtr[7]_i_2__1_n_3 ;
  wire \mOutPtr[7]_i_3__1_n_3 ;
  wire \mOutPtr[7]_i_5__1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire \mOutPtr_reg_n_3_[5] ;
  wire \mOutPtr_reg_n_3_[6] ;
  wire \mOutPtr_reg_n_3_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__15
       (.I0(empty_n_reg_n_3),
        .I1(dout_vld_reg_n_3),
        .O(dout_vld_i_1__15_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__15_n_3),
        .Q(dout_vld_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__9_n_3),
        .I1(empty_n_i_3__1_n_3),
        .I2(empty_n_reg_n_3),
        .I3(dout_vld_reg_n_3),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[3] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(empty_n_i_2__9_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr_reg_n_3_[4] ),
        .I2(\mOutPtr_reg_n_3_[6] ),
        .I3(\mOutPtr_reg_n_3_[7] ),
        .O(empty_n_i_3__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hDF55FFFFDF55DF55)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_i_2__11_n_3),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_n_3),
        .I5(empty_n_reg_n_3),
        .O(full_n_i_1__11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[7] ),
        .I2(\mOutPtr_reg_n_3_[5] ),
        .I3(\mOutPtr_reg_n_3_[6] ),
        .I4(full_n_i_3__3_n_3),
        .O(full_n_i_2__11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_3__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  LUT6 #(
    .INIT(64'h6696999999999999)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(empty_n_reg_n_3),
        .I3(dout_vld_reg_n_3),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr[5]_i_2__1_n_3 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3__1_n_3 ),
        .I3(\mOutPtr_reg_n_3_[5] ),
        .O(\mOutPtr[5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__1 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[5]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__1 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[5]_i_3__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr[7]_i_3__1_n_3 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[7]_i_5__1_n_3 ),
        .I3(\mOutPtr_reg_n_3_[6] ),
        .O(\mOutPtr[6]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[7]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_n_3),
        .I3(dout_vld_reg_n_3),
        .O(\mOutPtr[7]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[7]_i_2__1 
       (.I0(\mOutPtr_reg_n_3_[6] ),
        .I1(\mOutPtr[7]_i_3__1_n_3 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[7]_i_5__1_n_3 ),
        .I4(\mOutPtr_reg_n_3_[7] ),
        .O(\mOutPtr[7]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3__1 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .I5(\mOutPtr_reg_n_3_[5] ),
        .O(\mOutPtr[7]_i_3__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[7]_i_4__1 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_n_3),
        .I3(empty_n_reg_n_3),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_5__1 
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[7]_i_5__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr[2]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr[3]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr[4]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr[5]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr[6]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr[7]_i_2__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized4
   (burst_valid,
    full_n_reg_0,
    ap_rst_n_0,
    dout_vld_reg_0,
    ap_rst_n_1,
    pop,
    dout_vld_reg_1,
    WVALID_Dummy_reg,
    SR,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    ost_ctrl_valid,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    ost_ctrl_ready,
    Q,
    \raddr_reg_reg[3] ,
    WLAST_Dummy_reg_0,
    push,
    in);
  output burst_valid;
  output full_n_reg_0;
  output ap_rst_n_0;
  output dout_vld_reg_0;
  output [0:0]ap_rst_n_1;
  output pop;
  output dout_vld_reg_1;
  output WVALID_Dummy_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input ost_ctrl_valid;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input ost_ctrl_ready;
  input [7:0]Q;
  input \raddr_reg_reg[3] ;
  input WLAST_Dummy_reg_0;
  input push;
  input [3:0]in;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1__1_n_3;
  wire empty_n_i_2__10_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_2__12_n_3;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire pop_0;
  wire push;
  wire \raddr[0]_i_1__1_n_3 ;
  wire \raddr[1]_i_1__1_n_3 ;
  wire \raddr[2]_i_1__1_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire \raddr_reg_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(U_fifo_srl_n_6),
        .Q({\mOutPtr_reg_n_3_[3] ,\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_1),
        .ap_rst_n_1(U_fifo_srl_n_4),
        .\dout[3]_i_2_0 (Q),
        .\dout_reg[0]_0 (burst_valid),
        .\dout_reg[3]_0 (\raddr_reg_n_3_[0] ),
        .\dout_reg[3]_1 (\raddr_reg_n_3_[1] ),
        .\dout_reg[3]_2 (\raddr_reg_n_3_[2] ),
        .dout_vld_reg(empty_n_reg_n_3),
        .empty_n_reg(U_fifo_srl_n_10),
        .full_n_reg(full_n_i_2__12_n_3),
        .in(in),
        .\mOutPtr_reg[0] (full_n_reg_0),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop_0(pop_0),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_10),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__10_n_3),
        .I1(pop_0),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(empty_n_i_2__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__12
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__12_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2__1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(ap_rst_n),
        .O(dout_vld_reg_0));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3__1
       (.I0(ap_rst_n),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1__1 
       (.I0(pop_0),
        .I1(push),
        .I2(empty_n_reg_n_3),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1__1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push),
        .I5(pop_0),
        .O(\raddr[1]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1__1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push),
        .I5(pop_0),
        .O(\raddr[2]_i_1__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__1_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2__1 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\raddr_reg_reg[3] ),
        .O(pop));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized5
   (req_fifo_valid,
    full_n_reg_0,
    Q,
    SR,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy_0,
    req_en__0,
    rs_req_ready,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [33:0]Q;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy_0;
  input req_en__0;
  input rs_req_ready;
  input [33:0]in;

  wire AWVALID_Dummy_0;
  wire [33:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__12_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__11_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__13_n_3;
  wire full_n_i_2__13_n_3;
  wire full_n_reg_0;
  wire [33:0]in;
  wire \mOutPtr[0]_i_1__11_n_3 ;
  wire \mOutPtr[1]_i_1__12_n_3 ;
  wire \mOutPtr[2]_i_1__12_n_3 ;
  wire \mOutPtr[3]_i_1__12_n_3 ;
  wire \mOutPtr[3]_i_2__8_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized3 U_fifo_srl
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[2]_0 (empty_n_reg_n_3),
        .\dout_reg[35]_0 (full_n_reg_0),
        .\dout_reg[35]_1 (\raddr_reg_n_3_[0] ),
        .\dout_reg[35]_2 (\raddr_reg_n_3_[1] ),
        .\dout_reg[35]_3 (\raddr_reg_n_3_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_n_3),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_3),
        .Q(req_fifo_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__11_n_3),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(AWVALID_Dummy_0),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__11
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(empty_n_i_2__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(full_n_i_2__13_n_3),
        .I2(AWVALID_Dummy_0),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__13
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__13_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__12 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__12_n_3 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(AWVALID_Dummy_0),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__12_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[3]_i_1__12 
       (.I0(full_n_reg_0),
        .I1(AWVALID_Dummy_0),
        .I2(pop),
        .O(\mOutPtr[3]_i_1__12_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__8 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2__8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_3 ),
        .D(\mOutPtr[0]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_3 ),
        .D(\mOutPtr[1]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_3 ),
        .D(\mOutPtr[2]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_3 ),
        .D(\mOutPtr[3]_i_2__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_3),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized6
   (full_n_reg_0,
    empty_n_reg_0,
    E,
    req_en__0,
    dout_vld_reg_0,
    full_n_reg_1,
    D,
    \dout_reg[36] ,
    m_axi_ca_WVALID,
    WVALID_Dummy_reg,
    empty_n_reg_1,
    SR,
    ap_clk,
    dout_vld_reg_1,
    WVALID_Dummy,
    \last_cnt_reg[0] ,
    burst_valid,
    ap_rst_n,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    Q,
    m_axi_ca_WREADY,
    flying_req_reg_0,
    in);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg_0;
  output [0:0]full_n_reg_1;
  output [3:0]D;
  output [36:0]\dout_reg[36] ;
  output m_axi_ca_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output empty_n_reg_1;
  input [0:0]SR;
  input ap_clk;
  input dout_vld_reg_1;
  input WVALID_Dummy;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input ap_rst_n;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input [4:0]Q;
  input m_axi_ca_WREADY;
  input flying_req_reg_0;
  input [36:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_en__3;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_i_1__13_n_3;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__12_n_3;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_3;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__14_n_3;
  wire full_n_i_2__14_n_3;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire \mOutPtr[0]_i_1__12_n_3 ;
  wire \mOutPtr[1]_i_1__13_n_3 ;
  wire \mOutPtr[2]_i_1__13_n_3 ;
  wire \mOutPtr[3]_i_1__13_n_3 ;
  wire \mOutPtr[4]_i_1__3_n_3 ;
  wire \mOutPtr[4]_i_2__0_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr[3]_i_1_n_3 ;
  wire \raddr[3]_i_2_n_3 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_3),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__13
       (.I0(empty_n_reg_n_3),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_ca_WREADY),
        .O(dout_vld_i_1__13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg_1),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .O(empty_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__13_n_3),
        .Q(fifo_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__12_n_3),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__12
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(full_n_i_2__14_n_3),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__14
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__14_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(full_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__13 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__13_n_3 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__13 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__13_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__13 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__13_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[0]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[1]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[2]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[3]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[4]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_ca_WVALID_INST_0
       (.I0(flying_req_reg),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_ca_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1__1
       (.I0(dout_vld_reg_1),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .I5(ap_rst_n),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_3),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(empty_n_reg_n_3),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_3 ),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_3 ),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_3 ),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_3 ),
        .D(\raddr[3]_i_2_n_3 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_load
   (RREADY_Dummy,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output RREADY_Dummy;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(RREADY_Dummy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_mem
   (\ap_CS_fsm_reg[107] ,
    \ap_CS_fsm_reg[98] ,
    \ap_CS_fsm_reg[97] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[0] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[1] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[2] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[3] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[4] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[5] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[6] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[7] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[8] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[9] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[10] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[11] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[12] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[13] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[14] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[15] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[16] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[17] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[18] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[19] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[20] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[21] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[22] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[23] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[24] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[25] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[26] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[27] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[28] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[29] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[30] ,
    \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[31] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[31] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[30] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[29] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[28] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[27] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[26] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[25] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[24] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[23] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[22] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[21] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[20] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[19] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[18] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[17] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[16] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[15] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[14] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[13] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[12] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[11] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[10] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[9] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[8] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[7] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[6] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[5] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[4] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[3] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[2] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[1] ,
    \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[0] ,
    \ap_CS_fsm_reg[102] ,
    rnext,
    WEBWE,
    dout,
    Q,
    mem_reg_0,
    ap_block_state96_io,
    ca_BVALID,
    shell_top_sa_pe_ba_1_0_loc_2_reg_805,
    shell_top_sa_pe_ba_1_1_loc_2_reg_816,
    shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg,
    shell_top_sa_pe_ba_2_2_loc_2_reg_871,
    shell_top_sa_pe_ba_2_3_loc_2_reg_882,
    shell_top_sa_pe_ba_2_1_loc_2_reg_860,
    raddr,
    pop,
    mem_reg_1,
    ap_clk,
    mem_reg_2,
    mem_reg_3,
    SR,
    mem_reg_4,
    mem_reg_5,
    din);
  output \ap_CS_fsm_reg[107] ;
  output \ap_CS_fsm_reg[98] ;
  output \ap_CS_fsm_reg[97] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[0] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[1] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[2] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[3] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[4] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[5] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[6] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[7] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[8] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[9] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[10] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[11] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[12] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[13] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[14] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[15] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[16] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[17] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[18] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[19] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[20] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[21] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[22] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[23] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[24] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[25] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[26] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[27] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[28] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[29] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[30] ;
  output \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[31] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[31] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[30] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[29] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[28] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[27] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[26] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[25] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[24] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[23] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[22] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[21] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[20] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[19] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[18] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[17] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[16] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[15] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[14] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[13] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[12] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[11] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[10] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[9] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[8] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[7] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[6] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[5] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[4] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[3] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[2] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[1] ;
  output \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[0] ;
  output \ap_CS_fsm_reg[102] ;
  output [3:0]rnext;
  output [0:0]WEBWE;
  output [35:0]dout;
  input [13:0]Q;
  input mem_reg_0;
  input ap_block_state96_io;
  input ca_BVALID;
  input [31:0]shell_top_sa_pe_ba_1_0_loc_2_reg_805;
  input [31:0]shell_top_sa_pe_ba_1_1_loc_2_reg_816;
  input [31:0]shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg;
  input [31:0]shell_top_sa_pe_ba_2_2_loc_2_reg_871;
  input [31:0]shell_top_sa_pe_ba_2_3_loc_2_reg_882;
  input [31:0]shell_top_sa_pe_ba_2_1_loc_2_reg_860;
  input [3:0]raddr;
  input pop;
  input mem_reg_1;
  input ap_clk;
  input mem_reg_2;
  input mem_reg_3;
  input [0:0]SR;
  input mem_reg_4;
  input [3:0]mem_reg_5;
  input [31:0]din;

  wire [13:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[102] ;
  wire \ap_CS_fsm_reg[107] ;
  wire \ap_CS_fsm_reg[97] ;
  wire \ap_CS_fsm_reg[98] ;
  wire ap_block_state96_io;
  wire ap_clk;
  wire ca_BVALID;
  wire [31:0]din;
  wire [35:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire [3:0]mem_reg_5;
  wire pop;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire [3:0]rnext;
  wire [31:0]shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg;
  wire [31:0]shell_top_sa_pe_ba_1_0_loc_2_reg_805;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[0] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[10] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[11] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[12] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[13] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[14] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[15] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[16] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[17] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[18] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[19] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[1] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[20] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[21] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[22] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[23] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[24] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[25] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[26] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[27] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[28] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[29] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[2] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[30] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[31] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[3] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[4] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[5] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[6] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[7] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[8] ;
  wire \shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[9] ;
  wire [31:0]shell_top_sa_pe_ba_1_1_loc_2_reg_816;
  wire [31:0]shell_top_sa_pe_ba_2_1_loc_2_reg_860;
  wire [31:0]shell_top_sa_pe_ba_2_2_loc_2_reg_871;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[0] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[10] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[11] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[12] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[13] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[14] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[15] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[16] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[17] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[18] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[19] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[1] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[20] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[21] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[22] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[23] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[24] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[25] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[26] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[27] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[28] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[29] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[2] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[30] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[31] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[3] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[4] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[5] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[6] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[7] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[8] ;
  wire \shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[9] ;
  wire [31:0]shell_top_sa_pe_ba_2_3_loc_2_reg_882;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/ca_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,mem_reg_5,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_2),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_3),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_4),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_100
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[0]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[0]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[0] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_104
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[31]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[31]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[31]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[31] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_108
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[30]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[30]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[30]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[30] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_112
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[29]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[29]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[29]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[29] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_116
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[28]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[28]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[28]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[28] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_120
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[27]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[27]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[27]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[27] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_124
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[26]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[26]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[26]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[26] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_128
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[25]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[25]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[25]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[25] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_132
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[24]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[24]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[24]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[24] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_136
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[23]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[23]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[23]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[23] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_140
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[22]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[22]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[22]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[22] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_144
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[21]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[21]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[21]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[21] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_148
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[20]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[20]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[20]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[20] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_152
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[19]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[19]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[19]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[19] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_156
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[18]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[18]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[18]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[18] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_160
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[17]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[17]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[17]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[17] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_164
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[16]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[16]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[16]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF0E0)) 
    mem_reg_i_168
       (.I0(Q[13]),
        .I1(Q[5]),
        .I2(mem_reg_0),
        .I3(Q[8]),
        .I4(\ap_CS_fsm_reg[98] ),
        .I5(\ap_CS_fsm_reg[97] ),
        .O(\ap_CS_fsm_reg[107] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_172
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[15]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[15]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[15]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[15] ));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_173
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[7]),
        .O(\ap_CS_fsm_reg[102] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_177
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[14]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[14]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[14]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[14] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_179
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[13]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[13]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[13]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[13] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_181
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[12]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[12]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[12]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[12] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_183
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[11]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[11]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[11]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[11] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_185
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[10]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[10]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[10]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[10] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_187
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[9]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[9]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[9]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[9] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_189
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[8]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[8]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[8]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[8] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_191
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[7]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[7]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[7]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[7] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_193
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[6]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[6]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[6] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_195
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[5]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[5]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[5] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_197
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[4]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[4]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[4]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[4] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_199
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[3]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[3]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[3]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[3] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_201
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[2]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[2]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[2]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[2] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_203
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[1]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[1]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[1]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[1] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_205
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[0]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[0]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[0]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[0] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_207
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[31]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[31]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[31]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[31] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_209
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[30]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[30]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[30]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[30] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_211
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[29]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[29]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[29]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[29] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_213
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[28]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[28]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[28]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[28] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_215
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[27]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[27]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[27]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[27] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_217
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[26]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[26]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[26]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[26] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_219
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[25]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[25]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[25]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[25] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_221
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[24]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[24]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[24]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[24] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_223
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[23]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[23]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[23]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[23] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_225
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[22]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[22]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[22]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[22] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_227
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[21]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[21]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[21]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[21] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_229
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[20]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[20]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[20]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[20] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_231
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[19]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[19]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[19]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[19] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_233
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[18]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[18]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[18]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[18] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_235
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[17]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[17]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[17]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[17] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_237
       (.I0(shell_top_sa_pe_ba_2_2_loc_2_reg_871[16]),
        .I1(shell_top_sa_pe_ba_2_3_loc_2_reg_882[16]),
        .I2(shell_top_sa_pe_ba_2_1_loc_2_reg_860[16]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[16] ));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_238
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[11]),
        .I3(mem_reg_0),
        .I4(Q[9]),
        .O(\ap_CS_fsm_reg[98] ));
  LUT6 #(
    .INIT(64'hFFFEFAFAF0F0F0F0)) 
    mem_reg_i_239
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(ap_block_state96_io),
        .I3(Q[10]),
        .I4(ca_BVALID),
        .I5(mem_reg_0),
        .O(\ap_CS_fsm_reg[97] ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    mem_reg_i_36
       (.I0(Q[12]),
        .I1(Q[2]),
        .I2(mem_reg_1),
        .I3(Q[7]),
        .I4(mem_reg_0),
        .I5(\ap_CS_fsm_reg[107] ),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_40
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[15]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[15]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[15]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[15] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_44
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[14]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[14]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[14]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[14] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_48
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[13]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[13]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[13]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[13] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_52
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[12]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[12]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[12]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[12] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_56
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[11]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[11]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[11]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[11] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_60
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[10]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[10]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[10]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[10] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_64
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[9]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[9]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[9]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[9] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_68
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[8]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[8]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[8]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[8] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_72
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[7]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[7]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[7]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[7] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_76
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[6]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[6]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[6]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[6] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_80
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[5]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[5]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[5] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_84
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[4]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[4]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[4] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_88
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[3]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[3]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[3] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_92
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[2]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[2]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[2] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    mem_reg_i_96
       (.I0(shell_top_sa_pe_ba_1_0_loc_2_reg_805[1]),
        .I1(shell_top_sa_pe_ba_1_1_loc_2_reg_816[1]),
        .I2(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg[1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1__1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_read
   (s_ready_t_reg,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_ca_RVALID);
  output s_ready_t_reg;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_ca_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice
   (s_ready_t_reg_0,
    SR,
    ap_rst_n_0,
    p_15_in,
    next_req,
    E,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    req_handling_reg,
    AWVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    AWREADY_Dummy_1,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_3__1_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output [0:0]SR;
  output ap_rst_n_0;
  output p_15_in;
  output next_req;
  output [0:0]E;
  output [19:0]D;
  output [31:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input req_handling_reg;
  input AWVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input AWREADY_Dummy_1;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_3__1_0 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_p1[10]_i_1__3_n_3 ;
  wire \data_p1[11]_i_1__3_n_3 ;
  wire \data_p1[12]_i_1__3_n_3 ;
  wire \data_p1[13]_i_1__3_n_3 ;
  wire \data_p1[14]_i_1__3_n_3 ;
  wire \data_p1[15]_i_1__3_n_3 ;
  wire \data_p1[16]_i_1__3_n_3 ;
  wire \data_p1[17]_i_1__3_n_3 ;
  wire \data_p1[18]_i_1__3_n_3 ;
  wire \data_p1[19]_i_1__3_n_3 ;
  wire \data_p1[20]_i_1__3_n_3 ;
  wire \data_p1[21]_i_1__3_n_3 ;
  wire \data_p1[22]_i_1__3_n_3 ;
  wire \data_p1[23]_i_1__3_n_3 ;
  wire \data_p1[24]_i_1__3_n_3 ;
  wire \data_p1[25]_i_1__3_n_3 ;
  wire \data_p1[26]_i_1__3_n_3 ;
  wire \data_p1[27]_i_1__3_n_3 ;
  wire \data_p1[28]_i_1__3_n_3 ;
  wire \data_p1[29]_i_1__3_n_3 ;
  wire \data_p1[2]_i_1__3_n_3 ;
  wire \data_p1[30]_i_1__3_n_3 ;
  wire \data_p1[31]_i_1__3_n_3 ;
  wire \data_p1[35]_i_1_n_3 ;
  wire \data_p1[3]_i_1__3_n_3 ;
  wire \data_p1[49]_i_2__1_n_3 ;
  wire \data_p1[4]_i_1__3_n_3 ;
  wire \data_p1[5]_i_1__3_n_3 ;
  wire \data_p1[6]_i_1__3_n_3 ;
  wire \data_p1[7]_i_1__3_n_3 ;
  wire \data_p1[8]_i_1__3_n_3 ;
  wire \data_p1[9]_i_1__3_n_3 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire \data_p2_reg_n_3_[10] ;
  wire \data_p2_reg_n_3_[11] ;
  wire \data_p2_reg_n_3_[12] ;
  wire \data_p2_reg_n_3_[13] ;
  wire \data_p2_reg_n_3_[14] ;
  wire \data_p2_reg_n_3_[15] ;
  wire \data_p2_reg_n_3_[16] ;
  wire \data_p2_reg_n_3_[17] ;
  wire \data_p2_reg_n_3_[18] ;
  wire \data_p2_reg_n_3_[19] ;
  wire \data_p2_reg_n_3_[20] ;
  wire \data_p2_reg_n_3_[21] ;
  wire \data_p2_reg_n_3_[22] ;
  wire \data_p2_reg_n_3_[23] ;
  wire \data_p2_reg_n_3_[24] ;
  wire \data_p2_reg_n_3_[25] ;
  wire \data_p2_reg_n_3_[26] ;
  wire \data_p2_reg_n_3_[27] ;
  wire \data_p2_reg_n_3_[28] ;
  wire \data_p2_reg_n_3_[29] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[30] ;
  wire \data_p2_reg_n_3_[31] ;
  wire \data_p2_reg_n_3_[34] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[63] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire \data_p2_reg_n_3_[8] ;
  wire \data_p2_reg_n_3_[9] ;
  wire last_sect_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__5_n_3;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_total[19]_i_3__1_0 ;
  wire \sect_total[19]_i_4__1_n_3 ;
  wire \sect_total[19]_i_5__1_n_3 ;
  wire \sect_total[19]_i_6__1_n_3 ;
  wire \sect_total[19]_i_7__1_n_3 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1__1_n_3 ;
  wire \sect_total_reg[13]_i_1__1_n_4 ;
  wire \sect_total_reg[13]_i_1__1_n_5 ;
  wire \sect_total_reg[13]_i_1__1_n_6 ;
  wire \sect_total_reg[17]_i_1__1_n_3 ;
  wire \sect_total_reg[17]_i_1__1_n_4 ;
  wire \sect_total_reg[17]_i_1__1_n_5 ;
  wire \sect_total_reg[17]_i_1__1_n_6 ;
  wire \sect_total_reg[19]_i_2__1_n_6 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1__1_n_3 ;
  wire \sect_total_reg[1]_i_1__1_n_4 ;
  wire \sect_total_reg[1]_i_1__1_n_5 ;
  wire \sect_total_reg[1]_i_1__1_n_6 ;
  wire \sect_total_reg[1]_i_2__1_n_3 ;
  wire \sect_total_reg[1]_i_2__1_n_4 ;
  wire \sect_total_reg[1]_i_2__1_n_5 ;
  wire \sect_total_reg[1]_i_2__1_n_6 ;
  wire \sect_total_reg[1]_i_5__1_n_3 ;
  wire \sect_total_reg[1]_i_5__1_n_4 ;
  wire \sect_total_reg[1]_i_5__1_n_5 ;
  wire \sect_total_reg[1]_i_5__1_n_6 ;
  wire \sect_total_reg[5]_i_1__1_n_3 ;
  wire \sect_total_reg[5]_i_1__1_n_4 ;
  wire \sect_total_reg[5]_i_1__1_n_5 ;
  wire \sect_total_reg[5]_i_1__1_n_6 ;
  wire \sect_total_reg[9]_i_1__1_n_3 ;
  wire \sect_total_reg[9]_i_1__1_n_4 ;
  wire \sect_total_reg[9]_i_1__1_n_5 ;
  wire \sect_total_reg[9]_i_1__1_n_6 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_3 ;
  wire \state[1]_i_1__3_n_3 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5__1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(AWVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(AWVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.burst_valid_i_1__1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__3 
       (.I0(\data_p2_reg_n_3_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__3 
       (.I0(\data_p2_reg_n_3_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__3 
       (.I0(\data_p2_reg_n_3_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__3 
       (.I0(\data_p2_reg_n_3_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__3 
       (.I0(\data_p2_reg_n_3_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__3 
       (.I0(\data_p2_reg_n_3_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__3 
       (.I0(\data_p2_reg_n_3_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__3 
       (.I0(\data_p2_reg_n_3_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__3 
       (.I0(\data_p2_reg_n_3_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__3 
       (.I0(\data_p2_reg_n_3_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__3 
       (.I0(\data_p2_reg_n_3_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__3 
       (.I0(\data_p2_reg_n_3_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__3 
       (.I0(\data_p2_reg_n_3_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__3 
       (.I0(\data_p2_reg_n_3_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__3 
       (.I0(\data_p2_reg_n_3_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__3 
       (.I0(\data_p2_reg_n_3_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__3 
       (.I0(\data_p2_reg_n_3_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__3 
       (.I0(\data_p2_reg_n_3_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__3 
       (.I0(\data_p2_reg_n_3_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__3 
       (.I0(\data_p2_reg_n_3_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__3 
       (.I0(\data_p2_reg_n_3_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__3 
       (.I0(\data_p2_reg_n_3_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_3_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[35]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1__1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2__1 
       (.I0(\data_p2_reg_n_3_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[49]_i_2__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__3 
       (.I0(\data_p2_reg_n_3_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__3 
       (.I0(\data_p2_reg_n_3_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1__3_n_3 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_3 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_3 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_3 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_3 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_3 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_3 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_3 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_3 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_3 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_3 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_3 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_3 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_3 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_3 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_3 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_3 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_3 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_3 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_3 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_3 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_3 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_3 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_3 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_3 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2__1_n_3 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_3 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_3 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_3 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_3 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_3 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(\data_p2_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(\data_p2_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(\data_p2_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(\data_p2_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(\data_p2_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(\data_p2_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(\data_p2_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(\data_p2_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(\data_p2_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(\data_p2_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(\data_p2_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(\data_p2_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(\data_p2_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(\data_p2_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(\data_p2_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(\data_p2_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(\data_p2_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(\data_p2_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(\data_p2_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(\data_p2_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(\data_p2_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(\data_p2_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(\data_p2_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(\data_p2_reg_n_3_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(\data_p2_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(\data_p2_reg_n_3_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__1
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__1
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__1
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__1
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__1
       (.I0(Q[1]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__1
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1__1
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(p_15_in),
        .I3(req_handling_reg),
        .I4(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1__1
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__5
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__5_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1__1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(AWREADY_Dummy_1),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1__1 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT4 #(
    .INIT(16'h8000)) 
    \sect_total[19]_i_3__1 
       (.I0(\sect_total[19]_i_4__1_n_3 ),
        .I1(\sect_total[19]_i_5__1_n_3 ),
        .I2(\sect_total[19]_i_6__1_n_3 ),
        .I3(\sect_total[19]_i_7__1_n_3 ),
        .O(single_sect__18));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_4__1 
       (.I0(\sect_total[19]_i_3__1_0 [1]),
        .I1(\sect_total[19]_i_3__1_0 [0]),
        .I2(\sect_total[19]_i_3__1_0 [3]),
        .I3(\sect_total[19]_i_3__1_0 [2]),
        .O(\sect_total[19]_i_4__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_5__1 
       (.I0(\sect_total[19]_i_3__1_0 [4]),
        .I1(\sect_total[19]_i_3__1_0 [5]),
        .I2(\sect_total[19]_i_3__1_0 [6]),
        .I3(\sect_total[19]_i_3__1_0 [7]),
        .I4(\sect_total[19]_i_3__1_0 [9]),
        .I5(\sect_total[19]_i_3__1_0 [8]),
        .O(\sect_total[19]_i_5__1_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_6__1 
       (.I0(\sect_total[19]_i_3__1_0 [11]),
        .I1(\sect_total[19]_i_3__1_0 [10]),
        .I2(\sect_total[19]_i_3__1_0 [13]),
        .I3(\sect_total[19]_i_3__1_0 [12]),
        .O(\sect_total[19]_i_6__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_7__1 
       (.I0(\sect_total[19]_i_3__1_0 [14]),
        .I1(\sect_total[19]_i_3__1_0 [15]),
        .I2(\sect_total[19]_i_3__1_0 [16]),
        .I3(\sect_total[19]_i_3__1_0 [17]),
        .I4(\sect_total[19]_i_3__1_0 [19]),
        .I5(\sect_total[19]_i_3__1_0 [18]),
        .O(\sect_total[19]_i_7__1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1__1 
       (.CI(\sect_total_reg[9]_i_1__1_n_3 ),
        .CO({\sect_total_reg[13]_i_1__1_n_3 ,\sect_total_reg[13]_i_1__1_n_4 ,\sect_total_reg[13]_i_1__1_n_5 ,\sect_total_reg[13]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1__1 
       (.CI(\sect_total_reg[13]_i_1__1_n_3 ),
        .CO({\sect_total_reg[17]_i_1__1_n_3 ,\sect_total_reg[17]_i_1__1_n_4 ,\sect_total_reg[17]_i_1__1_n_5 ,\sect_total_reg[17]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__1 
       (.CI(\sect_total_reg[17]_i_1__1_n_3 ),
        .CO({\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1__1 
       (.CI(\sect_total_reg[1]_i_2__1_n_3 ),
        .CO({\sect_total_reg[1]_i_1__1_n_3 ,\sect_total_reg[1]_i_1__1_n_4 ,\sect_total_reg[1]_i_1__1_n_5 ,\sect_total_reg[1]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31],Q[31]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1__1_O_UNCONNECTED [1:0]}),
        .S({Q[31],Q[31],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2__1 
       (.CI(\sect_total_reg[1]_i_5__1_n_3 ),
        .CO({\sect_total_reg[1]_i_2__1_n_3 ,\sect_total_reg[1]_i_2__1_n_4 ,\sect_total_reg[1]_i_2__1_n_5 ,\sect_total_reg[1]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31],Q[31]}),
        .O(\NLW_sect_total_reg[1]_i_2__1_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5__1 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5__1_n_3 ,\sect_total_reg[1]_i_5__1_n_4 ,\sect_total_reg[1]_i_5__1_n_5 ,\sect_total_reg[1]_i_5__1_n_6 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31:30],Q[30]}),
        .O(\NLW_sect_total_reg[1]_i_5__1_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1__1 
       (.CI(\sect_total_reg[1]_i_1__1_n_3 ),
        .CO({\sect_total_reg[5]_i_1__1_n_3 ,\sect_total_reg[5]_i_1__1_n_4 ,\sect_total_reg[5]_i_1__1_n_5 ,\sect_total_reg[5]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1__1 
       (.CI(\sect_total_reg[5]_i_1__1_n_3 ),
        .CO({\sect_total_reg[9]_i_1__1_n_3 ,\sect_total_reg[9]_i_1__1_n_4 ,\sect_total_reg[9]_i_1__1_n_5 ,\sect_total_reg[9]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__3 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(AWVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1__3_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__3 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(AWVALID_Dummy),
        .O(\state[1]_i_1__3_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_3 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    m_axi_ca_AWVALID,
    \last_cnt_reg[2] ,
    \data_p1_reg[35]_0 ,
    SR,
    ap_clk,
    req_en__0,
    req_fifo_valid,
    m_axi_ca_AWREADY,
    Q,
    \state[0]_i_2 ,
    D,
    E);
  output rs_req_ready;
  output m_axi_ca_AWVALID;
  output \last_cnt_reg[2] ;
  output [33:0]\data_p1_reg[35]_0 ;
  input [0:0]SR;
  input ap_clk;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_ca_AWREADY;
  input [3:0]Q;
  input \state[0]_i_2 ;
  input [33:0]D;
  input [0:0]E;

  wire [33:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__4_n_3 ;
  wire \data_p1[11]_i_1__4_n_3 ;
  wire \data_p1[12]_i_1__4_n_3 ;
  wire \data_p1[13]_i_1__4_n_3 ;
  wire \data_p1[14]_i_1__4_n_3 ;
  wire \data_p1[15]_i_1__4_n_3 ;
  wire \data_p1[16]_i_1__4_n_3 ;
  wire \data_p1[17]_i_1__4_n_3 ;
  wire \data_p1[18]_i_1__4_n_3 ;
  wire \data_p1[19]_i_1__4_n_3 ;
  wire \data_p1[20]_i_1__4_n_3 ;
  wire \data_p1[21]_i_1__4_n_3 ;
  wire \data_p1[22]_i_1__4_n_3 ;
  wire \data_p1[23]_i_1__4_n_3 ;
  wire \data_p1[24]_i_1__4_n_3 ;
  wire \data_p1[25]_i_1__4_n_3 ;
  wire \data_p1[26]_i_1__4_n_3 ;
  wire \data_p1[27]_i_1__4_n_3 ;
  wire \data_p1[28]_i_1__4_n_3 ;
  wire \data_p1[29]_i_1__4_n_3 ;
  wire \data_p1[2]_i_1__4_n_3 ;
  wire \data_p1[30]_i_1__4_n_3 ;
  wire \data_p1[31]_i_2_n_3 ;
  wire \data_p1[32]_i_1__1_n_3 ;
  wire \data_p1[33]_i_1_n_3 ;
  wire \data_p1[34]_i_1__1_n_3 ;
  wire \data_p1[35]_i_1__0_n_3 ;
  wire \data_p1[3]_i_1__4_n_3 ;
  wire \data_p1[4]_i_1__4_n_3 ;
  wire \data_p1[5]_i_1__4_n_3 ;
  wire \data_p1[6]_i_1__4_n_3 ;
  wire \data_p1[7]_i_1__4_n_3 ;
  wire \data_p1[8]_i_1__4_n_3 ;
  wire \data_p1[9]_i_1__4_n_3 ;
  wire [33:0]\data_p1_reg[35]_0 ;
  wire \data_p2_reg_n_3_[10] ;
  wire \data_p2_reg_n_3_[11] ;
  wire \data_p2_reg_n_3_[12] ;
  wire \data_p2_reg_n_3_[13] ;
  wire \data_p2_reg_n_3_[14] ;
  wire \data_p2_reg_n_3_[15] ;
  wire \data_p2_reg_n_3_[16] ;
  wire \data_p2_reg_n_3_[17] ;
  wire \data_p2_reg_n_3_[18] ;
  wire \data_p2_reg_n_3_[19] ;
  wire \data_p2_reg_n_3_[20] ;
  wire \data_p2_reg_n_3_[21] ;
  wire \data_p2_reg_n_3_[22] ;
  wire \data_p2_reg_n_3_[23] ;
  wire \data_p2_reg_n_3_[24] ;
  wire \data_p2_reg_n_3_[25] ;
  wire \data_p2_reg_n_3_[26] ;
  wire \data_p2_reg_n_3_[27] ;
  wire \data_p2_reg_n_3_[28] ;
  wire \data_p2_reg_n_3_[29] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[30] ;
  wire \data_p2_reg_n_3_[31] ;
  wire \data_p2_reg_n_3_[32] ;
  wire \data_p2_reg_n_3_[33] ;
  wire \data_p2_reg_n_3_[34] ;
  wire \data_p2_reg_n_3_[35] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire \data_p2_reg_n_3_[8] ;
  wire \data_p2_reg_n_3_[9] ;
  wire \last_cnt_reg[2] ;
  wire load_p1;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__8_n_3;
  wire [1:1]state;
  wire \state[0]_i_1__6_n_3 ;
  wire \state[0]_i_2 ;
  wire \state[1]_i_1__6_n_3 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__8 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_ca_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__4 
       (.I0(\data_p2_reg_n_3_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__4 
       (.I0(\data_p2_reg_n_3_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__4 
       (.I0(\data_p2_reg_n_3_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__4 
       (.I0(\data_p2_reg_n_3_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__4 
       (.I0(\data_p2_reg_n_3_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__4 
       (.I0(\data_p2_reg_n_3_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__4 
       (.I0(\data_p2_reg_n_3_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__4 
       (.I0(\data_p2_reg_n_3_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__4 
       (.I0(\data_p2_reg_n_3_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__4 
       (.I0(\data_p2_reg_n_3_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__4 
       (.I0(\data_p2_reg_n_3_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__4 
       (.I0(\data_p2_reg_n_3_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__4 
       (.I0(\data_p2_reg_n_3_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__4 
       (.I0(\data_p2_reg_n_3_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__4 
       (.I0(\data_p2_reg_n_3_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__4 
       (.I0(\data_p2_reg_n_3_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__4 
       (.I0(\data_p2_reg_n_3_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__4 
       (.I0(\data_p2_reg_n_3_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__4 
       (.I0(\data_p2_reg_n_3_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__4 
       (.I0(\data_p2_reg_n_3_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__4 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__4 
       (.I0(\data_p2_reg_n_3_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__4_n_3 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[31]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_ca_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg_n_3_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(\data_p2_reg_n_3_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_3_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_3_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_3_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__4 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__4 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__4 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__4 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__4 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__4 
       (.I0(\data_p2_reg_n_3_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__4 
       (.I0(\data_p2_reg_n_3_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__4_n_3 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_3 ),
        .Q(\data_p1_reg[35]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_3 ),
        .Q(\data_p1_reg[35]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_3 ),
        .Q(\data_p1_reg[35]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_3 ),
        .Q(\data_p1_reg[35]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_3 ),
        .Q(\data_p1_reg[35]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_3 ),
        .Q(\data_p1_reg[35]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__8
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__8_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__8_n_3),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_ca_AWREADY),
        .I5(m_axi_ca_AWVALID),
        .O(\state[0]_i_1__6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \state[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\state[0]_i_2 ),
        .O(\last_cnt_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWVALID),
        .I3(state),
        .I4(m_axi_ca_AWREADY),
        .O(\state[1]_i_1__6_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__6_n_3 ),
        .Q(m_axi_ca_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__6_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_4_in,
    m_axi_ca_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_4_in;
  input m_axi_ca_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_BVALID;
  wire [1:0]next__0;
  wire p_4_in;
  wire s_ready_t_i_1__6_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_3 ;
  wire \state[1]_i_1__4_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(m_axi_ca_BVALID),
        .I1(p_4_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(p_4_in),
        .I2(m_axi_ca_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__6
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_ca_BVALID),
        .I2(p_4_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__6_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__4 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_4_in),
        .I3(m_axi_ca_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__4_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__4 
       (.I0(Q),
        .I1(state),
        .I2(p_4_in),
        .I3(m_axi_ca_BVALID),
        .O(\state[1]_i_1__4_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_ca_RVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_ca_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__7_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_3 ;
  wire \state[1]_i_1__5_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(m_axi_ca_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_ca_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__7
       (.I0(m_axi_ca_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__7_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__7_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__5 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_ca_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__5_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__5 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_ca_RVALID),
        .O(\state[1]_i_1__5_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_3 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl
   (\trunc_ln_reg_3897_reg[0] ,
    \trunc_ln_reg_3897_reg[1] ,
    \trunc_ln_reg_3897_reg[2] ,
    \trunc_ln_reg_3897_reg[3] ,
    \trunc_ln_reg_3897_reg[4] ,
    \trunc_ln_reg_3897_reg[5] ,
    \trunc_ln_reg_3897_reg[6] ,
    \trunc_ln_reg_3897_reg[7] ,
    \trunc_ln_reg_3897_reg[8] ,
    \trunc_ln_reg_3897_reg[9] ,
    \trunc_ln_reg_3897_reg[10] ,
    \trunc_ln_reg_3897_reg[11] ,
    \trunc_ln_reg_3897_reg[12] ,
    \trunc_ln_reg_3897_reg[13] ,
    \trunc_ln_reg_3897_reg[14] ,
    \trunc_ln_reg_3897_reg[15] ,
    \trunc_ln_reg_3897_reg[16] ,
    \trunc_ln_reg_3897_reg[17] ,
    \trunc_ln_reg_3897_reg[18] ,
    \trunc_ln_reg_3897_reg[19] ,
    \trunc_ln_reg_3897_reg[20] ,
    \trunc_ln_reg_3897_reg[21] ,
    \trunc_ln_reg_3897_reg[22] ,
    \trunc_ln_reg_3897_reg[23] ,
    \trunc_ln_reg_3897_reg[24] ,
    \trunc_ln_reg_3897_reg[25] ,
    \trunc_ln_reg_3897_reg[26] ,
    \trunc_ln_reg_3897_reg[27] ,
    \trunc_ln_reg_3897_reg[28] ,
    \trunc_ln_reg_3897_reg[29] ,
    pop,
    push,
    push_0,
    \dout_reg[34]_0 ,
    \dout_reg[34]_1 ,
    \dout_reg[34]_2 ,
    \mem_reg[2][29]_srl3_i_1 ,
    \mem_reg[2][29]_srl3_i_1_0 ,
    Q,
    \dout_reg[34]_3 ,
    ca_WREADY,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    in,
    \dout_reg[34]_4 ,
    \dout_reg[34]_5 ,
    ap_clk,
    SR);
  output \trunc_ln_reg_3897_reg[0] ;
  output \trunc_ln_reg_3897_reg[1] ;
  output \trunc_ln_reg_3897_reg[2] ;
  output \trunc_ln_reg_3897_reg[3] ;
  output \trunc_ln_reg_3897_reg[4] ;
  output \trunc_ln_reg_3897_reg[5] ;
  output \trunc_ln_reg_3897_reg[6] ;
  output \trunc_ln_reg_3897_reg[7] ;
  output \trunc_ln_reg_3897_reg[8] ;
  output \trunc_ln_reg_3897_reg[9] ;
  output \trunc_ln_reg_3897_reg[10] ;
  output \trunc_ln_reg_3897_reg[11] ;
  output \trunc_ln_reg_3897_reg[12] ;
  output \trunc_ln_reg_3897_reg[13] ;
  output \trunc_ln_reg_3897_reg[14] ;
  output \trunc_ln_reg_3897_reg[15] ;
  output \trunc_ln_reg_3897_reg[16] ;
  output \trunc_ln_reg_3897_reg[17] ;
  output \trunc_ln_reg_3897_reg[18] ;
  output \trunc_ln_reg_3897_reg[19] ;
  output \trunc_ln_reg_3897_reg[20] ;
  output \trunc_ln_reg_3897_reg[21] ;
  output \trunc_ln_reg_3897_reg[22] ;
  output \trunc_ln_reg_3897_reg[23] ;
  output \trunc_ln_reg_3897_reg[24] ;
  output \trunc_ln_reg_3897_reg[25] ;
  output \trunc_ln_reg_3897_reg[26] ;
  output \trunc_ln_reg_3897_reg[27] ;
  output \trunc_ln_reg_3897_reg[28] ;
  output \trunc_ln_reg_3897_reg[29] ;
  output pop;
  output push;
  output push_0;
  output [0:0]\dout_reg[34]_0 ;
  output [30:0]\dout_reg[34]_1 ;
  output \dout_reg[34]_2 ;
  input [29:0]\mem_reg[2][29]_srl3_i_1 ;
  input [29:0]\mem_reg[2][29]_srl3_i_1_0 ;
  input [3:0]Q;
  input \dout_reg[34]_3 ;
  input ca_WREADY;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input [29:0]in;
  input \dout_reg[34]_4 ;
  input \dout_reg[34]_5 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ca_WREADY;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [0:0]\dout_reg[34]_0 ;
  wire [30:0]\dout_reg[34]_1 ;
  wire \dout_reg[34]_2 ;
  wire \dout_reg[34]_3 ;
  wire \dout_reg[34]_4 ;
  wire \dout_reg[34]_5 ;
  wire [29:0]in;
  wire \mem_reg[2][0]_srl3_n_3 ;
  wire \mem_reg[2][10]_srl3_n_3 ;
  wire \mem_reg[2][11]_srl3_n_3 ;
  wire \mem_reg[2][12]_srl3_n_3 ;
  wire \mem_reg[2][13]_srl3_n_3 ;
  wire \mem_reg[2][14]_srl3_n_3 ;
  wire \mem_reg[2][15]_srl3_n_3 ;
  wire \mem_reg[2][16]_srl3_n_3 ;
  wire \mem_reg[2][17]_srl3_n_3 ;
  wire \mem_reg[2][18]_srl3_n_3 ;
  wire \mem_reg[2][19]_srl3_n_3 ;
  wire \mem_reg[2][1]_srl3_n_3 ;
  wire \mem_reg[2][20]_srl3_n_3 ;
  wire \mem_reg[2][21]_srl3_n_3 ;
  wire \mem_reg[2][22]_srl3_n_3 ;
  wire \mem_reg[2][23]_srl3_n_3 ;
  wire \mem_reg[2][24]_srl3_n_3 ;
  wire \mem_reg[2][25]_srl3_n_3 ;
  wire \mem_reg[2][26]_srl3_n_3 ;
  wire \mem_reg[2][27]_srl3_n_3 ;
  wire \mem_reg[2][28]_srl3_n_3 ;
  wire [29:0]\mem_reg[2][29]_srl3_i_1 ;
  wire [29:0]\mem_reg[2][29]_srl3_i_1_0 ;
  wire \mem_reg[2][29]_srl3_n_3 ;
  wire \mem_reg[2][2]_srl3_n_3 ;
  wire \mem_reg[2][34]_srl3_n_3 ;
  wire \mem_reg[2][3]_srl3_n_3 ;
  wire \mem_reg[2][4]_srl3_n_3 ;
  wire \mem_reg[2][5]_srl3_n_3 ;
  wire \mem_reg[2][6]_srl3_n_3 ;
  wire \mem_reg[2][7]_srl3_n_3 ;
  wire \mem_reg[2][8]_srl3_n_3 ;
  wire \mem_reg[2][9]_srl3_n_3 ;
  wire pop;
  wire push;
  wire push_0;
  wire tmp_valid_reg;
  wire \trunc_ln_reg_3897_reg[0] ;
  wire \trunc_ln_reg_3897_reg[10] ;
  wire \trunc_ln_reg_3897_reg[11] ;
  wire \trunc_ln_reg_3897_reg[12] ;
  wire \trunc_ln_reg_3897_reg[13] ;
  wire \trunc_ln_reg_3897_reg[14] ;
  wire \trunc_ln_reg_3897_reg[15] ;
  wire \trunc_ln_reg_3897_reg[16] ;
  wire \trunc_ln_reg_3897_reg[17] ;
  wire \trunc_ln_reg_3897_reg[18] ;
  wire \trunc_ln_reg_3897_reg[19] ;
  wire \trunc_ln_reg_3897_reg[1] ;
  wire \trunc_ln_reg_3897_reg[20] ;
  wire \trunc_ln_reg_3897_reg[21] ;
  wire \trunc_ln_reg_3897_reg[22] ;
  wire \trunc_ln_reg_3897_reg[23] ;
  wire \trunc_ln_reg_3897_reg[24] ;
  wire \trunc_ln_reg_3897_reg[25] ;
  wire \trunc_ln_reg_3897_reg[26] ;
  wire \trunc_ln_reg_3897_reg[27] ;
  wire \trunc_ln_reg_3897_reg[28] ;
  wire \trunc_ln_reg_3897_reg[29] ;
  wire \trunc_ln_reg_3897_reg[2] ;
  wire \trunc_ln_reg_3897_reg[3] ;
  wire \trunc_ln_reg_3897_reg[4] ;
  wire \trunc_ln_reg_3897_reg[5] ;
  wire \trunc_ln_reg_3897_reg[6] ;
  wire \trunc_ln_reg_3897_reg[7] ;
  wire \trunc_ln_reg_3897_reg[8] ;
  wire \trunc_ln_reg_3897_reg[9] ;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[34]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][0]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][10]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][11]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][12]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][13]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][14]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][15]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][16]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][17]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][18]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][19]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][1]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][20]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][21]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][22]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][23]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][24]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][25]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][26]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][27]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][28]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][29]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][2]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [2]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][34]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [30]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][3]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][4]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][5]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][6]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][7]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][8]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][9]_srl3_n_3 ),
        .Q(\dout_reg[34]_1 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][0]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[2][0]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F000F0F0E000)) 
    \mem_reg[2][0]_srl3_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\dout_reg[34]_3 ),
        .I3(ca_WREADY),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(push_0));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][0]_srl3_i_4 
       (.I0(\mem_reg[2][29]_srl3_i_1 [0]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[0] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][10]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[2][10]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][10]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [10]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [10]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[10] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][11]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[2][11]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][11]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [11]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [11]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[11] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][12]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[2][12]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][12]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [12]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [12]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[12] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][13]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[2][13]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][13]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [13]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [13]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[13] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][14]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[2][14]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][14]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [14]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [14]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[14] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][15]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[2][15]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][15]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [15]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [15]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[15] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][16]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[2][16]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][16]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [16]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [16]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[16] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][17]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[2][17]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][17]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [17]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [17]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[17] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][18]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[2][18]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][18]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [18]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [18]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[18] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][19]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[2][19]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][19]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [19]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [19]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[19] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][1]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[2][1]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][1]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [1]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[1] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][20]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[2][20]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][20]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [20]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [20]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[20] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][21]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[2][21]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][21]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [21]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [21]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[21] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][22]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[2][22]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][22]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [22]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [22]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[22] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][23]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[2][23]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][23]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [23]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [23]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[23] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][24]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[2][24]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][24]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [24]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [24]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[24] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][25]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[2][25]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][25]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [25]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [25]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[25] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][26]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[2][26]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][26]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [26]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [26]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[26] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][27]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[2][27]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][27]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [27]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [27]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[27] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][28]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[2][28]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][28]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [28]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [28]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[28] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][29]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[2][29]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][29]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [29]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [29]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[29] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][2]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[2][2]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][2]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [2]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [2]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[2] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][34]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[2][34]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][3]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[2][3]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][3]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [3]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[3] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][4]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[2][4]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][4]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [4]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[4] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][5]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[2][5]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][5]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [5]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [5]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[5] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][6]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[2][6]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][6]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [6]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [6]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[6] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][7]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[2][7]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][7]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [7]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [7]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[7] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][8]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[2][8]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][8]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [8]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [8]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[8] ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][9]_srl3 
       (.A0(\dout_reg[34]_4 ),
        .A1(\dout_reg[34]_5 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[2][9]_srl3_n_3 ));
  LUT6 #(
    .INIT(64'h00CAAAAAAAAAAAAA)) 
    \mem_reg[2][9]_srl3_i_2 
       (.I0(\mem_reg[2][29]_srl3_i_1 [9]),
        .I1(\mem_reg[2][29]_srl3_i_1_0 [9]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[34]_3 ),
        .I5(ca_WREADY),
        .O(\trunc_ln_reg_3897_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[6][0]_srl7_i_1__1 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_ready),
        .O(push));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1 
       (.I0(\dout_reg[34]_1 [30]),
        .O(\dout_reg[34]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1__1
       (.I0(\dout_reg[34]_1 [30]),
        .I1(wrsp_ready),
        .I2(\dout_reg[0]_0 ),
        .I3(tmp_valid_reg),
        .I4(AWREADY_Dummy),
        .O(\dout_reg[34]_2 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_0,
    E,
    p_8_in,
    D,
    p_12_in,
    push__0,
    p_4_in,
    empty_n_reg,
    push,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    next_wreq,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    Q,
    dout_vld_reg,
    dout_vld_reg_0,
    last_resp,
    \dout_reg[0]_5 ,
    dout_vld_reg_1,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_0;
  output [0:0]E;
  output p_8_in;
  output [2:0]D;
  output p_12_in;
  output push__0;
  output p_4_in;
  output empty_n_reg;
  input push;
  input [0:0]\dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input next_wreq;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input [3:0]Q;
  input dout_vld_reg;
  input [0:0]dout_vld_reg_0;
  input last_resp;
  input \dout_reg[0]_5 ;
  input dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire \dout_reg[0]_5 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mem_reg[6][0]_srl7_n_3 ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire wreq_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(\dout_reg[0]_5 ),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_3 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__9
       (.I0(dout_vld_reg_1),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_5 ),
        .I5(dout_vld_reg),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(next_wreq),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_12_in),
        .I3(Q[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[2]_i_2 
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_5 ),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(push__0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[3]_i_1__7 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_12_in),
        .I4(Q[3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[3]_i_3__3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_2 ),
        .A1(\dout_reg[0]_3 ),
        .A2(\dout_reg[0]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[0]_1 ),
        .Q(\mem_reg[6][0]_srl7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[2]_i_2__1 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_4_in));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0_15
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    push,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    ost_ctrl_valid,
    full_n_reg_0,
    wrsp_type,
    ursp_ready,
    Q,
    dout_vld_reg,
    dout_vld_reg_0);
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input push;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input ost_ctrl_valid;
  input full_n_reg_0;
  input wrsp_type;
  input ursp_ready;
  input [0:0]Q;
  input dout_vld_reg;
  input dout_vld_reg_0;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[6][0]_srl7_n_3 ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__2 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(Q),
        .I4(dout_vld_reg),
        .I5(dout_vld_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_3 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__14
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg),
        .I2(Q),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_3 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized2
   (ap_rst_n_0,
    ap_rst_n_1,
    pop_0,
    E,
    D,
    empty_n_reg,
    WVALID_Dummy_reg,
    ap_rst_n,
    full_n_reg,
    ost_ctrl_valid,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    ost_ctrl_ready,
    Q,
    dout_vld_reg,
    \dout_reg[0]_0 ,
    \dout[3]_i_2_0 ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    WLAST_Dummy_reg_0,
    push,
    in,
    \dout_reg[3]_0 ,
    \dout_reg[3]_1 ,
    \dout_reg[3]_2 ,
    ap_clk,
    SR);
  output [0:0]ap_rst_n_0;
  output ap_rst_n_1;
  output pop_0;
  output [0:0]E;
  output [2:0]D;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  input ap_rst_n;
  input full_n_reg;
  input ost_ctrl_valid;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input ost_ctrl_ready;
  input [3:0]Q;
  input dout_vld_reg;
  input \dout_reg[0]_0 ;
  input [7:0]\dout[3]_i_2_0 ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input WLAST_Dummy_reg_0;
  input push;
  input [3:0]in;
  input \dout_reg[3]_0 ;
  input \dout_reg[3]_1 ;
  input \dout_reg[3]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_1;
  wire [7:0]\dout[3]_i_2_0 ;
  wire \dout[3]_i_3_n_3 ;
  wire \dout[3]_i_4_n_3 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg_n_3_[0] ;
  wire \dout_reg_n_3_[1] ;
  wire \dout_reg_n_3_[2] ;
  wire \dout_reg_n_3_[3] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire full_n_reg;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mem_reg[6][0]_srl7_n_3 ;
  wire \mem_reg[6][1]_srl7_n_3 ;
  wire \mem_reg[6][2]_srl7_n_3 ;
  wire \mem_reg[6][3]_srl7_n_3 ;
  wire next_burst;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop_0;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg),
        .O(pop_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_3 ),
        .I1(\dout[3]_i_2_0 [2]),
        .I2(\dout_reg_n_3_[2] ),
        .I3(\dout[3]_i_2_0 [1]),
        .I4(\dout_reg_n_3_[1] ),
        .I5(\dout[3]_i_4_n_3 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3 
       (.I0(\dout[3]_i_2_0 [7]),
        .I1(\dout[3]_i_2_0 [6]),
        .I2(WVALID_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\dout[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_3_[3] ),
        .I1(\dout[3]_i_2_0 [3]),
        .I2(\dout_reg_n_3_[0] ),
        .I3(\dout[3]_i_2_0 [0]),
        .I4(\dout[3]_i_2_0 [4]),
        .I5(\dout[3]_i_2_0 [5]),
        .O(\dout[3]_i_4_n_3 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[6][0]_srl7_n_3 ),
        .Q(\dout_reg_n_3_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[6][1]_srl7_n_3 ),
        .Q(\dout_reg_n_3_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[6][2]_srl7_n_3 ),
        .Q(\dout_reg_n_3_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[6][3]_srl7_n_3 ),
        .Q(\dout_reg_n_3_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__11
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(next_burst),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(ost_ctrl_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop_0),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(p_12_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_12_in),
        .I3(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h75FFFFFF8A000000)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg[0] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ost_ctrl_ready),
        .I5(pop_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_12_in),
        .I4(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[3]_i_3__4 
       (.I0(ost_ctrl_valid),
        .I1(\mOutPtr_reg[0] ),
        .I2(dout_vld_reg),
        .I3(\dout_reg[0]_0 ),
        .I4(next_burst),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[3]_0 ),
        .A1(\dout_reg[3]_1 ),
        .A2(\dout_reg[3]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[6][0]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][1]_srl7 
       (.A0(\dout_reg[3]_0 ),
        .A1(\dout_reg[3]_1 ),
        .A2(\dout_reg[3]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[6][1]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[3]_0 ),
        .A1(\dout_reg[3]_1 ),
        .A2(\dout_reg[3]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[6][2]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[3]_0 ),
        .A1(\dout_reg[3]_1 ),
        .A2(\dout_reg[3]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[6][3]_srl7_n_3 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized3
   (pop,
    push,
    Q,
    req_en__0,
    rs_req_ready,
    req_fifo_valid,
    \dout_reg[2]_0 ,
    \dout_reg[35]_0 ,
    AWVALID_Dummy_0,
    in,
    \dout_reg[35]_1 ,
    \dout_reg[35]_2 ,
    \dout_reg[35]_3 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output [33:0]Q;
  input req_en__0;
  input rs_req_ready;
  input req_fifo_valid;
  input \dout_reg[2]_0 ;
  input \dout_reg[35]_0 ;
  input AWVALID_Dummy_0;
  input [33:0]in;
  input \dout_reg[35]_1 ;
  input \dout_reg[35]_2 ;
  input \dout_reg[35]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire AWVALID_Dummy_0;
  wire [33:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[35]_0 ;
  wire \dout_reg[35]_1 ;
  wire \dout_reg[35]_2 ;
  wire \dout_reg[35]_3 ;
  wire [33:0]in;
  wire \mem_reg[6][10]_srl7_n_3 ;
  wire \mem_reg[6][11]_srl7_n_3 ;
  wire \mem_reg[6][12]_srl7_n_3 ;
  wire \mem_reg[6][13]_srl7_n_3 ;
  wire \mem_reg[6][14]_srl7_n_3 ;
  wire \mem_reg[6][15]_srl7_n_3 ;
  wire \mem_reg[6][16]_srl7_n_3 ;
  wire \mem_reg[6][17]_srl7_n_3 ;
  wire \mem_reg[6][18]_srl7_n_3 ;
  wire \mem_reg[6][19]_srl7_n_3 ;
  wire \mem_reg[6][20]_srl7_n_3 ;
  wire \mem_reg[6][21]_srl7_n_3 ;
  wire \mem_reg[6][22]_srl7_n_3 ;
  wire \mem_reg[6][23]_srl7_n_3 ;
  wire \mem_reg[6][24]_srl7_n_3 ;
  wire \mem_reg[6][25]_srl7_n_3 ;
  wire \mem_reg[6][26]_srl7_n_3 ;
  wire \mem_reg[6][27]_srl7_n_3 ;
  wire \mem_reg[6][28]_srl7_n_3 ;
  wire \mem_reg[6][29]_srl7_n_3 ;
  wire \mem_reg[6][2]_srl7_n_3 ;
  wire \mem_reg[6][30]_srl7_n_3 ;
  wire \mem_reg[6][31]_srl7_n_3 ;
  wire \mem_reg[6][32]_srl7_n_3 ;
  wire \mem_reg[6][33]_srl7_n_3 ;
  wire \mem_reg[6][34]_srl7_n_3 ;
  wire \mem_reg[6][35]_srl7_n_3 ;
  wire \mem_reg[6][3]_srl7_n_3 ;
  wire \mem_reg[6][4]_srl7_n_3 ;
  wire \mem_reg[6][5]_srl7_n_3 ;
  wire \mem_reg[6][6]_srl7_n_3 ;
  wire \mem_reg[6][7]_srl7_n_3 ;
  wire \mem_reg[6][8]_srl7_n_3 ;
  wire \mem_reg[6][9]_srl7_n_3 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[35]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .I3(\dout_reg[2]_0 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][10]_srl7_n_3 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][11]_srl7_n_3 ),
        .Q(Q[9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][12]_srl7_n_3 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][13]_srl7_n_3 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][14]_srl7_n_3 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][15]_srl7_n_3 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][16]_srl7_n_3 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][17]_srl7_n_3 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][18]_srl7_n_3 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][19]_srl7_n_3 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][20]_srl7_n_3 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][21]_srl7_n_3 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][22]_srl7_n_3 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][23]_srl7_n_3 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][24]_srl7_n_3 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][25]_srl7_n_3 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][26]_srl7_n_3 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][27]_srl7_n_3 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][28]_srl7_n_3 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][29]_srl7_n_3 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][2]_srl7_n_3 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][30]_srl7_n_3 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][31]_srl7_n_3 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][32]_srl7_n_3 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][33]_srl7_n_3 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][34]_srl7_n_3 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][35]_srl7_n_3 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][3]_srl7_n_3 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][4]_srl7_n_3 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][5]_srl7_n_3 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][6]_srl7_n_3 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][7]_srl7_n_3 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][8]_srl7_n_3 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][9]_srl7_n_3 ),
        .Q(Q[7]),
        .R(SR));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][10]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[6][10]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][11]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[6][11]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][12]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[6][12]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][13]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[6][13]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][14]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[6][14]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][15]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[6][15]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][16]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][16]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[6][16]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][17]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][17]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[6][17]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][18]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][18]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[6][18]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][19]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][19]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[6][19]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][20]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][20]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[6][20]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][21]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][21]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[6][21]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][22]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][22]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[6][22]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][23]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][23]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[6][23]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][24]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][24]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[6][24]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][25]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][25]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[6][25]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][26]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][26]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[6][26]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][27]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][27]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[6][27]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][28]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][28]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[6][28]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][29]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][29]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[6][29]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[6][2]_srl7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][2]_srl7_i_1 
       (.I0(\dout_reg[35]_0 ),
        .I1(AWVALID_Dummy_0),
        .O(push));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][30]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][30]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[6][30]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][31]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][31]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[6][31]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][32]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][32]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[6][32]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][33]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][33]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[6][33]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][34]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][34]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[6][34]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][35]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][35]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[6][35]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[6][3]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][4]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[6][4]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][5]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[6][5]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][6]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[6][6]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][7]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[6][7]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][8]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[6][8]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][9]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[6][9]_srl7_n_3 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized4
   (E,
    req_en__0,
    dout_vld_reg,
    D,
    \dout_reg[36]_0 ,
    data_en__3,
    pop,
    WVALID_Dummy_reg,
    push,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    Q,
    fifo_valid,
    m_axi_ca_WREADY,
    flying_req_reg_0,
    \dout_reg[0]_0 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    \dout_reg[36]_1 ,
    ap_clk,
    SR);
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg;
  output [3:0]D;
  output [36:0]\dout_reg[36]_0 ;
  output data_en__3;
  output pop;
  output [0:0]WVALID_Dummy_reg;
  output push;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input [4:0]Q;
  input fifo_valid;
  input m_axi_ca_WREADY;
  input flying_req_reg_0;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [36:0]in;
  input [3:0]\dout_reg[36]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire [3:0]\dout_reg[36]_1 ;
  wire dout_vld_reg;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_3 ;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire m_axi_ca_WREADY;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire \mem_reg[14][10]_srl15_n_3 ;
  wire \mem_reg[14][11]_srl15_n_3 ;
  wire \mem_reg[14][12]_srl15_n_3 ;
  wire \mem_reg[14][13]_srl15_n_3 ;
  wire \mem_reg[14][14]_srl15_n_3 ;
  wire \mem_reg[14][15]_srl15_n_3 ;
  wire \mem_reg[14][16]_srl15_n_3 ;
  wire \mem_reg[14][17]_srl15_n_3 ;
  wire \mem_reg[14][18]_srl15_n_3 ;
  wire \mem_reg[14][19]_srl15_n_3 ;
  wire \mem_reg[14][1]_srl15_n_3 ;
  wire \mem_reg[14][20]_srl15_n_3 ;
  wire \mem_reg[14][21]_srl15_n_3 ;
  wire \mem_reg[14][22]_srl15_n_3 ;
  wire \mem_reg[14][23]_srl15_n_3 ;
  wire \mem_reg[14][24]_srl15_n_3 ;
  wire \mem_reg[14][25]_srl15_n_3 ;
  wire \mem_reg[14][26]_srl15_n_3 ;
  wire \mem_reg[14][27]_srl15_n_3 ;
  wire \mem_reg[14][28]_srl15_n_3 ;
  wire \mem_reg[14][29]_srl15_n_3 ;
  wire \mem_reg[14][2]_srl15_n_3 ;
  wire \mem_reg[14][30]_srl15_n_3 ;
  wire \mem_reg[14][31]_srl15_n_3 ;
  wire \mem_reg[14][32]_srl15_n_3 ;
  wire \mem_reg[14][33]_srl15_n_3 ;
  wire \mem_reg[14][34]_srl15_n_3 ;
  wire \mem_reg[14][35]_srl15_n_3 ;
  wire \mem_reg[14][36]_srl15_n_3 ;
  wire \mem_reg[14][3]_srl15_n_3 ;
  wire \mem_reg[14][4]_srl15_n_3 ;
  wire \mem_reg[14][5]_srl15_n_3 ;
  wire \mem_reg[14][6]_srl15_n_3 ;
  wire \mem_reg[14][7]_srl15_n_3 ;
  wire \mem_reg[14][8]_srl15_n_3 ;
  wire \mem_reg[14][9]_srl15_n_3 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[35]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(E));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1 
       (.I0(m_axi_ca_WREADY),
        .I1(flying_req_reg),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(push),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_3 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_3 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_ca_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_ca_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_3 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_3 ));
  LUT6 #(
    .INIT(64'h8000FFFF00000000)) 
    \state[0]_i_2 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(m_axi_ca_WREADY),
        .I3(flying_req_reg_0),
        .I4(flying_req_reg),
        .I5(data_en__3),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_store
   (wrsp_type,
    WVALID_Dummy,
    ursp_ready,
    AWVALID_Dummy,
    \ap_CS_fsm_reg[112] ,
    D,
    E,
    \ap_CS_fsm_reg[88] ,
    tmp_valid_reg_0,
    p_4_in,
    empty_n_reg,
    \tmp_len_reg[17]_0 ,
    dout,
    ap_clk,
    SR,
    dout_vld_reg,
    Q,
    icmp_ln131_fu_1583_p2,
    ap_done,
    \dout_reg[29] ,
    \dout_reg[29]_0 ,
    \mem_reg[2][29]_srl3_i_1 ,
    \mem_reg[2][29]_srl3_i_1_0 ,
    mem_reg,
    shell_top_sa_pe_ba_3_1_loc_2_reg_904,
    shell_top_sa_pe_ba_3_2_loc_2_reg_915,
    shell_top_sa_pe_ba_3_0_loc_2_reg_893,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    shell_top_sa_pe_ba_0_2_loc_2_reg_783,
    shell_top_sa_pe_ba_0_0_loc_2_reg_761,
    shell_top_sa_pe_ba_0_1_loc_2_reg_772,
    shell_top_sa_pe_ba_1_0_loc_2_reg_805,
    shell_top_sa_pe_ba_1_1_loc_2_reg_816,
    shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg,
    shell_top_sa_pe_ba_2_2_loc_2_reg_871,
    shell_top_sa_pe_ba_2_3_loc_2_reg_882,
    shell_top_sa_pe_ba_2_1_loc_2_reg_860,
    shell_top_sa_pe_ba_2_0_loc_2_reg_849,
    shell_top_sa_pe_ba_1_2_loc_2_reg_827,
    shell_top_sa_pe_ba_1_3_loc_2_reg_838,
    \ap_CS_fsm_reg[91] ,
    ap_rst_n,
    pop,
    AWREADY_Dummy,
    dout_vld_reg_0,
    last_resp,
    need_wrsp,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33);
  output wrsp_type;
  output WVALID_Dummy;
  output ursp_ready;
  output AWVALID_Dummy;
  output [0:0]\ap_CS_fsm_reg[112] ;
  output [20:0]D;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[88] ;
  output [0:0]tmp_valid_reg_0;
  output p_4_in;
  output empty_n_reg;
  output [31:0]\tmp_len_reg[17]_0 ;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg;
  input [112:0]Q;
  input icmp_ln131_fu_1583_p2;
  input ap_done;
  input [29:0]\dout_reg[29] ;
  input [29:0]\dout_reg[29]_0 ;
  input [29:0]\mem_reg[2][29]_srl3_i_1 ;
  input [29:0]\mem_reg[2][29]_srl3_i_1_0 ;
  input mem_reg;
  input [31:0]shell_top_sa_pe_ba_3_1_loc_2_reg_904;
  input [31:0]shell_top_sa_pe_ba_3_2_loc_2_reg_915;
  input [31:0]shell_top_sa_pe_ba_3_0_loc_2_reg_893;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input [31:0]shell_top_sa_pe_ba_0_2_loc_2_reg_783;
  input [31:0]shell_top_sa_pe_ba_0_0_loc_2_reg_761;
  input [31:0]shell_top_sa_pe_ba_0_1_loc_2_reg_772;
  input [31:0]shell_top_sa_pe_ba_1_0_loc_2_reg_805;
  input [31:0]shell_top_sa_pe_ba_1_1_loc_2_reg_816;
  input [31:0]shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg;
  input [31:0]shell_top_sa_pe_ba_2_2_loc_2_reg_871;
  input [31:0]shell_top_sa_pe_ba_2_3_loc_2_reg_882;
  input [31:0]shell_top_sa_pe_ba_2_1_loc_2_reg_860;
  input [31:0]shell_top_sa_pe_ba_2_0_loc_2_reg_849;
  input [31:0]shell_top_sa_pe_ba_1_2_loc_2_reg_827;
  input [31:0]shell_top_sa_pe_ba_1_3_loc_2_reg_838;
  input [0:0]\ap_CS_fsm_reg[91] ;
  input ap_rst_n;
  input pop;
  input AWREADY_Dummy;
  input [0:0]dout_vld_reg_0;
  input last_resp;
  input need_wrsp;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [20:0]D;
  wire [0:0]E;
  wire [112:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[112] ;
  wire [0:0]\ap_CS_fsm_reg[88] ;
  wire [0:0]\ap_CS_fsm_reg[91] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire buff_wdata_n_100;
  wire buff_wdata_n_101;
  wire buff_wdata_n_102;
  wire buff_wdata_n_103;
  wire buff_wdata_n_104;
  wire buff_wdata_n_105;
  wire buff_wdata_n_106;
  wire buff_wdata_n_107;
  wire buff_wdata_n_108;
  wire buff_wdata_n_109;
  wire buff_wdata_n_110;
  wire buff_wdata_n_111;
  wire buff_wdata_n_112;
  wire buff_wdata_n_113;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire buff_wdata_n_64;
  wire buff_wdata_n_65;
  wire buff_wdata_n_66;
  wire buff_wdata_n_67;
  wire buff_wdata_n_68;
  wire buff_wdata_n_69;
  wire buff_wdata_n_70;
  wire buff_wdata_n_71;
  wire buff_wdata_n_72;
  wire buff_wdata_n_73;
  wire buff_wdata_n_74;
  wire buff_wdata_n_75;
  wire buff_wdata_n_76;
  wire buff_wdata_n_77;
  wire buff_wdata_n_78;
  wire buff_wdata_n_79;
  wire buff_wdata_n_80;
  wire buff_wdata_n_81;
  wire buff_wdata_n_82;
  wire buff_wdata_n_83;
  wire buff_wdata_n_84;
  wire buff_wdata_n_85;
  wire buff_wdata_n_86;
  wire buff_wdata_n_87;
  wire buff_wdata_n_88;
  wire buff_wdata_n_89;
  wire buff_wdata_n_90;
  wire buff_wdata_n_91;
  wire buff_wdata_n_92;
  wire buff_wdata_n_93;
  wire buff_wdata_n_94;
  wire buff_wdata_n_95;
  wire buff_wdata_n_96;
  wire buff_wdata_n_97;
  wire buff_wdata_n_98;
  wire buff_wdata_n_99;
  wire [29:0]ca_AWADDR;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire [35:0]dout;
  wire [29:0]\dout_reg[29] ;
  wire [29:0]\dout_reg[29]_0 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_reg;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire icmp_ln131_fu_1583_p2;
  wire last_resp;
  wire mem_reg;
  wire [29:0]\mem_reg[2][29]_srl3_i_1 ;
  wire [29:0]\mem_reg[2][29]_srl3_i_1_0 ;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire need_wrsp;
  wire next_wreq;
  wire p_4_in;
  wire pop;
  wire push;
  wire push__0;
  wire [31:0]shell_top_sa_pe_ba_0_0_loc_2_reg_761;
  wire [31:0]shell_top_sa_pe_ba_0_1_loc_2_reg_772;
  wire [31:0]shell_top_sa_pe_ba_0_2_loc_2_reg_783;
  wire [31:0]shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg;
  wire [31:0]shell_top_sa_pe_ba_1_0_loc_2_reg_805;
  wire [31:0]shell_top_sa_pe_ba_1_1_loc_2_reg_816;
  wire [31:0]shell_top_sa_pe_ba_1_2_loc_2_reg_827;
  wire [31:0]shell_top_sa_pe_ba_1_3_loc_2_reg_838;
  wire [31:0]shell_top_sa_pe_ba_2_0_loc_2_reg_849;
  wire [31:0]shell_top_sa_pe_ba_2_1_loc_2_reg_860;
  wire [31:0]shell_top_sa_pe_ba_2_2_loc_2_reg_871;
  wire [31:0]shell_top_sa_pe_ba_2_3_loc_2_reg_882;
  wire [31:0]shell_top_sa_pe_ba_3_0_loc_2_reg_893;
  wire [31:0]shell_top_sa_pe_ba_3_1_loc_2_reg_904;
  wire [31:0]shell_top_sa_pe_ba_3_2_loc_2_reg_915;
  wire [17:17]tmp_len0;
  wire [31:0]\tmp_len_reg[17]_0 ;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire user_resp_n_12;
  wire user_resp_n_13;
  wire user_resp_n_14;
  wire user_resp_n_15;
  wire user_resp_n_16;
  wire user_resp_n_17;
  wire user_resp_n_18;
  wire user_resp_n_19;
  wire user_resp_n_20;
  wire user_resp_n_21;
  wire user_resp_n_22;
  wire user_resp_n_23;
  wire user_resp_n_24;
  wire user_resp_n_25;
  wire user_resp_n_26;
  wire user_resp_n_27;
  wire user_resp_n_28;
  wire user_resp_n_29;
  wire user_resp_n_30;
  wire user_resp_n_31;
  wire user_resp_n_32;
  wire user_resp_n_33;
  wire user_resp_n_34;
  wire user_resp_n_35;
  wire user_resp_n_36;
  wire user_resp_n_37;
  wire user_resp_n_38;
  wire user_resp_n_39;
  wire user_resp_n_40;
  wire user_resp_n_41;
  wire user_resp_n_42;
  wire user_resp_n_43;
  wire [2:2]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized0 buff_wdata
       (.D({D[18:16],D[13:7],D[5:3]}),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[102] (buff_wdata_n_81),
        .\ap_CS_fsm_reg[88] (\ap_CS_fsm_reg[88] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .din({user_resp_n_12,user_resp_n_13,user_resp_n_14,user_resp_n_15,user_resp_n_16,user_resp_n_17,user_resp_n_18,user_resp_n_19,user_resp_n_20,user_resp_n_21,user_resp_n_22,user_resp_n_23,user_resp_n_24,user_resp_n_25,user_resp_n_26,user_resp_n_27,user_resp_n_28,user_resp_n_29,user_resp_n_30,user_resp_n_31,user_resp_n_32,user_resp_n_33,user_resp_n_34,user_resp_n_35,user_resp_n_36,user_resp_n_37,user_resp_n_38,user_resp_n_39,user_resp_n_40,user_resp_n_41,user_resp_n_42,user_resp_n_43}),
        .dout(dout),
        .\dout_reg[0] (fifo_wreq_n_8),
        .\dout_reg[10] (fifo_wreq_n_18),
        .\dout_reg[11] (fifo_wreq_n_19),
        .\dout_reg[12] (fifo_wreq_n_20),
        .\dout_reg[13] (fifo_wreq_n_21),
        .\dout_reg[14] (fifo_wreq_n_22),
        .\dout_reg[15] (fifo_wreq_n_23),
        .\dout_reg[16] (fifo_wreq_n_24),
        .\dout_reg[17] (fifo_wreq_n_25),
        .\dout_reg[18] (fifo_wreq_n_26),
        .\dout_reg[19] (fifo_wreq_n_27),
        .\dout_reg[1] (fifo_wreq_n_9),
        .\dout_reg[20] (fifo_wreq_n_28),
        .\dout_reg[21] (fifo_wreq_n_29),
        .\dout_reg[22] (fifo_wreq_n_30),
        .\dout_reg[23] (fifo_wreq_n_31),
        .\dout_reg[24] (fifo_wreq_n_32),
        .\dout_reg[25] (fifo_wreq_n_33),
        .\dout_reg[26] (fifo_wreq_n_34),
        .\dout_reg[27] (fifo_wreq_n_35),
        .\dout_reg[28] (fifo_wreq_n_36),
        .\dout_reg[29] (\dout_reg[29] ),
        .\dout_reg[29]_0 (\dout_reg[29]_0 ),
        .\dout_reg[29]_1 (fifo_wreq_n_37),
        .\dout_reg[2] (fifo_wreq_n_10),
        .\dout_reg[3] (fifo_wreq_n_11),
        .\dout_reg[4] (fifo_wreq_n_12),
        .\dout_reg[5] (fifo_wreq_n_13),
        .\dout_reg[6] (fifo_wreq_n_14),
        .\dout_reg[7] (fifo_wreq_n_15),
        .\dout_reg[8] (fifo_wreq_n_16),
        .\dout_reg[9] (fifo_wreq_n_17),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(fifo_wreq_n_38),
        .in(ca_AWADDR),
        .mem_reg(fifo_wreq_n_39),
        .mem_reg_0(mem_reg_31),
        .mem_reg_1(mem_reg_32),
        .mem_reg_2(mem_reg_33),
        .pop(pop),
        .shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg(shell_top_sa_pe_ba_0_3_loc_2_reg_794_reg),
        .shell_top_sa_pe_ba_1_0_loc_2_reg_805(shell_top_sa_pe_ba_1_0_loc_2_reg_805),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[0] (buff_wdata_n_49),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[10] (buff_wdata_n_59),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[11] (buff_wdata_n_60),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[12] (buff_wdata_n_61),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[13] (buff_wdata_n_62),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[14] (buff_wdata_n_63),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[15] (buff_wdata_n_64),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[16] (buff_wdata_n_65),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[17] (buff_wdata_n_66),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[18] (buff_wdata_n_67),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[19] (buff_wdata_n_68),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[1] (buff_wdata_n_50),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[20] (buff_wdata_n_69),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[21] (buff_wdata_n_70),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[22] (buff_wdata_n_71),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[23] (buff_wdata_n_72),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[24] (buff_wdata_n_73),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[25] (buff_wdata_n_74),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[26] (buff_wdata_n_75),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[27] (buff_wdata_n_76),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[28] (buff_wdata_n_77),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[29] (buff_wdata_n_78),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[2] (buff_wdata_n_51),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[30] (buff_wdata_n_79),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[31] (buff_wdata_n_80),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[3] (buff_wdata_n_52),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[4] (buff_wdata_n_53),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[5] (buff_wdata_n_54),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[6] (buff_wdata_n_55),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[7] (buff_wdata_n_56),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[8] (buff_wdata_n_57),
        .\shell_top_sa_pe_ba_1_0_loc_2_reg_805_reg[9] (buff_wdata_n_58),
        .shell_top_sa_pe_ba_1_1_loc_2_reg_816(shell_top_sa_pe_ba_1_1_loc_2_reg_816),
        .shell_top_sa_pe_ba_2_1_loc_2_reg_860(shell_top_sa_pe_ba_2_1_loc_2_reg_860),
        .shell_top_sa_pe_ba_2_2_loc_2_reg_871(shell_top_sa_pe_ba_2_2_loc_2_reg_871),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[0] (buff_wdata_n_113),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[10] (buff_wdata_n_103),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[11] (buff_wdata_n_102),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[12] (buff_wdata_n_101),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[13] (buff_wdata_n_100),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[14] (buff_wdata_n_99),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[15] (buff_wdata_n_98),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[16] (buff_wdata_n_97),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[17] (buff_wdata_n_96),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[18] (buff_wdata_n_95),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[19] (buff_wdata_n_94),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[1] (buff_wdata_n_112),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[20] (buff_wdata_n_93),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[21] (buff_wdata_n_92),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[22] (buff_wdata_n_91),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[23] (buff_wdata_n_90),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[24] (buff_wdata_n_89),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[25] (buff_wdata_n_88),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[26] (buff_wdata_n_87),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[27] (buff_wdata_n_86),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[28] (buff_wdata_n_85),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[29] (buff_wdata_n_84),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[2] (buff_wdata_n_111),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[30] (buff_wdata_n_83),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[31] (buff_wdata_n_82),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[3] (buff_wdata_n_110),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[4] (buff_wdata_n_109),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[5] (buff_wdata_n_108),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[6] (buff_wdata_n_107),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[7] (buff_wdata_n_106),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[8] (buff_wdata_n_105),
        .\shell_top_sa_pe_ba_2_2_loc_2_reg_871_reg[9] (buff_wdata_n_104),
        .shell_top_sa_pe_ba_2_3_loc_2_reg_882(shell_top_sa_pe_ba_2_3_loc_2_reg_882));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1__1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({D[6],D[2:1]}),
        .Q({Q[106],Q[101],Q[96:91],Q[4]}),
        .SR(SR),
        .\ap_CS_fsm_reg[106] (fifo_wreq_n_38),
        .\ap_CS_fsm_reg[91] (\ap_CS_fsm_reg[91] ),
        .\ap_CS_fsm_reg[93] (fifo_wreq_n_39),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ca_AWREADY(ca_AWREADY),
        .ca_WREADY(ca_WREADY),
        .\dout_reg[34] (tmp_len0),
        .\dout_reg[34]_0 ({wreq_len,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72}),
        .\dout_reg[34]_1 (fifo_wreq_n_73),
        .in(ca_AWADDR),
        .\mem_reg[2][29]_srl3_i_1 (\mem_reg[2][29]_srl3_i_1 ),
        .\mem_reg[2][29]_srl3_i_1_0 (\mem_reg[2][29]_srl3_i_1_0 ),
        .next_wreq(next_wreq),
        .push(push),
        .tmp_valid_reg(AWVALID_Dummy),
        .\trunc_ln_reg_3897_reg[0] (fifo_wreq_n_8),
        .\trunc_ln_reg_3897_reg[10] (fifo_wreq_n_18),
        .\trunc_ln_reg_3897_reg[11] (fifo_wreq_n_19),
        .\trunc_ln_reg_3897_reg[12] (fifo_wreq_n_20),
        .\trunc_ln_reg_3897_reg[13] (fifo_wreq_n_21),
        .\trunc_ln_reg_3897_reg[14] (fifo_wreq_n_22),
        .\trunc_ln_reg_3897_reg[15] (fifo_wreq_n_23),
        .\trunc_ln_reg_3897_reg[16] (fifo_wreq_n_24),
        .\trunc_ln_reg_3897_reg[17] (fifo_wreq_n_25),
        .\trunc_ln_reg_3897_reg[18] (fifo_wreq_n_26),
        .\trunc_ln_reg_3897_reg[19] (fifo_wreq_n_27),
        .\trunc_ln_reg_3897_reg[1] (fifo_wreq_n_9),
        .\trunc_ln_reg_3897_reg[20] (fifo_wreq_n_28),
        .\trunc_ln_reg_3897_reg[21] (fifo_wreq_n_29),
        .\trunc_ln_reg_3897_reg[22] (fifo_wreq_n_30),
        .\trunc_ln_reg_3897_reg[23] (fifo_wreq_n_31),
        .\trunc_ln_reg_3897_reg[24] (fifo_wreq_n_32),
        .\trunc_ln_reg_3897_reg[25] (fifo_wreq_n_33),
        .\trunc_ln_reg_3897_reg[26] (fifo_wreq_n_34),
        .\trunc_ln_reg_3897_reg[27] (fifo_wreq_n_35),
        .\trunc_ln_reg_3897_reg[28] (fifo_wreq_n_36),
        .\trunc_ln_reg_3897_reg[29] (fifo_wreq_n_37),
        .\trunc_ln_reg_3897_reg[2] (fifo_wreq_n_10),
        .\trunc_ln_reg_3897_reg[3] (fifo_wreq_n_11),
        .\trunc_ln_reg_3897_reg[4] (fifo_wreq_n_12),
        .\trunc_ln_reg_3897_reg[5] (fifo_wreq_n_13),
        .\trunc_ln_reg_3897_reg[6] (fifo_wreq_n_14),
        .\trunc_ln_reg_3897_reg[7] (fifo_wreq_n_15),
        .\trunc_ln_reg_3897_reg[8] (fifo_wreq_n_16),
        .\trunc_ln_reg_3897_reg[9] (fifo_wreq_n_17),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (wreq_len),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(dout_vld_reg_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .p_4_in(p_4_in),
        .push(push),
        .push__0(push__0),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_len_reg[17]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_len_reg[17]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_len_reg[17]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_len_reg[17]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_len_reg[17]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_len_reg[17]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_len_reg[17]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_len_reg[17]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_len_reg[17]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_len_reg[17]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_len_reg[17]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_len_reg[17]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_len_reg[17]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_len_reg[17]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_len_reg[17]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_len_reg[17]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_len_reg[17]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_len_reg[17]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_len_reg[17]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_len_reg[17]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_len_reg[17]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_len_reg[17]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(\tmp_len_reg[17]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_len_reg[17]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_len_reg[17]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_len_reg[17]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_len_reg[17]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_len_reg[17]_0 [7]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0),
        .Q(\tmp_len_reg[17]_0 [31]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(\tmp_len_reg[17]_0 [30]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_73),
        .Q(AWVALID_Dummy),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized2 user_resp
       (.D({D[20:19],D[15:14],D[0]}),
        .E(E),
        .Q({Q[112:111],Q[108:103],Q[100:93],Q[2]}),
        .SR(SR),
        .\ap_CS_fsm_reg[112] (\ap_CS_fsm_reg[112] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .din({user_resp_n_12,user_resp_n_13,user_resp_n_14,user_resp_n_15,user_resp_n_16,user_resp_n_17,user_resp_n_18,user_resp_n_19,user_resp_n_20,user_resp_n_21,user_resp_n_22,user_resp_n_23,user_resp_n_24,user_resp_n_25,user_resp_n_26,user_resp_n_27,user_resp_n_28,user_resp_n_29,user_resp_n_30,user_resp_n_31,user_resp_n_32,user_resp_n_33,user_resp_n_34,user_resp_n_35,user_resp_n_36,user_resp_n_37,user_resp_n_38,user_resp_n_39,user_resp_n_40,user_resp_n_41,user_resp_n_42,user_resp_n_43}),
        .full_n_reg_0(ursp_ready),
        .icmp_ln131_fu_1583_p2(icmp_ln131_fu_1583_p2),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (dout_vld_reg_0),
        .mem_reg(buff_wdata_n_49),
        .mem_reg_0(buff_wdata_n_113),
        .mem_reg_1(mem_reg),
        .mem_reg_10(mem_reg_2),
        .mem_reg_11(buff_wdata_n_53),
        .mem_reg_12(buff_wdata_n_109),
        .mem_reg_13(mem_reg_3),
        .mem_reg_14(buff_wdata_n_54),
        .mem_reg_15(buff_wdata_n_108),
        .mem_reg_16(mem_reg_4),
        .mem_reg_17(buff_wdata_n_55),
        .mem_reg_18(buff_wdata_n_107),
        .mem_reg_19(mem_reg_5),
        .mem_reg_2(buff_wdata_n_50),
        .mem_reg_20(buff_wdata_n_56),
        .mem_reg_21(buff_wdata_n_106),
        .mem_reg_22(mem_reg_6),
        .mem_reg_23(buff_wdata_n_57),
        .mem_reg_24(buff_wdata_n_105),
        .mem_reg_25(mem_reg_7),
        .mem_reg_26(buff_wdata_n_58),
        .mem_reg_27(buff_wdata_n_104),
        .mem_reg_28(mem_reg_8),
        .mem_reg_29(buff_wdata_n_59),
        .mem_reg_3(buff_wdata_n_112),
        .mem_reg_30(buff_wdata_n_103),
        .mem_reg_31(mem_reg_9),
        .mem_reg_32(buff_wdata_n_60),
        .mem_reg_33(buff_wdata_n_102),
        .mem_reg_34(mem_reg_10),
        .mem_reg_35(buff_wdata_n_61),
        .mem_reg_36(buff_wdata_n_101),
        .mem_reg_37(mem_reg_11),
        .mem_reg_38(buff_wdata_n_62),
        .mem_reg_39(buff_wdata_n_100),
        .mem_reg_4(mem_reg_0),
        .mem_reg_40(mem_reg_12),
        .mem_reg_41(buff_wdata_n_63),
        .mem_reg_42(buff_wdata_n_99),
        .mem_reg_43(mem_reg_13),
        .mem_reg_44(buff_wdata_n_64),
        .mem_reg_45(buff_wdata_n_98),
        .mem_reg_46(mem_reg_14),
        .mem_reg_47(buff_wdata_n_65),
        .mem_reg_48(buff_wdata_n_97),
        .mem_reg_49(mem_reg_15),
        .mem_reg_5(buff_wdata_n_51),
        .mem_reg_50(buff_wdata_n_66),
        .mem_reg_51(buff_wdata_n_96),
        .mem_reg_52(mem_reg_16),
        .mem_reg_53(buff_wdata_n_67),
        .mem_reg_54(buff_wdata_n_95),
        .mem_reg_55(mem_reg_17),
        .mem_reg_56(buff_wdata_n_68),
        .mem_reg_57(buff_wdata_n_94),
        .mem_reg_58(mem_reg_18),
        .mem_reg_59(buff_wdata_n_69),
        .mem_reg_6(buff_wdata_n_111),
        .mem_reg_60(buff_wdata_n_93),
        .mem_reg_61(mem_reg_19),
        .mem_reg_62(buff_wdata_n_70),
        .mem_reg_63(buff_wdata_n_92),
        .mem_reg_64(mem_reg_20),
        .mem_reg_65(buff_wdata_n_71),
        .mem_reg_66(buff_wdata_n_91),
        .mem_reg_67(mem_reg_21),
        .mem_reg_68(buff_wdata_n_72),
        .mem_reg_69(buff_wdata_n_90),
        .mem_reg_7(mem_reg_1),
        .mem_reg_70(mem_reg_22),
        .mem_reg_71(buff_wdata_n_73),
        .mem_reg_72(buff_wdata_n_89),
        .mem_reg_73(mem_reg_23),
        .mem_reg_74(buff_wdata_n_74),
        .mem_reg_75(buff_wdata_n_88),
        .mem_reg_76(mem_reg_24),
        .mem_reg_77(buff_wdata_n_75),
        .mem_reg_78(buff_wdata_n_87),
        .mem_reg_79(mem_reg_25),
        .mem_reg_8(buff_wdata_n_52),
        .mem_reg_80(buff_wdata_n_76),
        .mem_reg_81(buff_wdata_n_86),
        .mem_reg_82(mem_reg_26),
        .mem_reg_83(buff_wdata_n_77),
        .mem_reg_84(buff_wdata_n_85),
        .mem_reg_85(mem_reg_27),
        .mem_reg_86(buff_wdata_n_78),
        .mem_reg_87(buff_wdata_n_84),
        .mem_reg_88(mem_reg_28),
        .mem_reg_89(buff_wdata_n_79),
        .mem_reg_9(buff_wdata_n_110),
        .mem_reg_90(buff_wdata_n_83),
        .mem_reg_91(mem_reg_29),
        .mem_reg_92(buff_wdata_n_80),
        .mem_reg_93(buff_wdata_n_82),
        .mem_reg_94(mem_reg_30),
        .mem_reg_95(buff_wdata_n_81),
        .push__0(push__0),
        .shell_top_sa_pe_ba_0_0_loc_2_reg_761(shell_top_sa_pe_ba_0_0_loc_2_reg_761),
        .shell_top_sa_pe_ba_0_1_loc_2_reg_772(shell_top_sa_pe_ba_0_1_loc_2_reg_772),
        .shell_top_sa_pe_ba_0_2_loc_2_reg_783(shell_top_sa_pe_ba_0_2_loc_2_reg_783),
        .shell_top_sa_pe_ba_1_2_loc_2_reg_827(shell_top_sa_pe_ba_1_2_loc_2_reg_827),
        .shell_top_sa_pe_ba_1_3_loc_2_reg_838(shell_top_sa_pe_ba_1_3_loc_2_reg_838),
        .shell_top_sa_pe_ba_2_0_loc_2_reg_849(shell_top_sa_pe_ba_2_0_loc_2_reg_849),
        .shell_top_sa_pe_ba_3_0_loc_2_reg_893(shell_top_sa_pe_ba_3_0_loc_2_reg_893),
        .shell_top_sa_pe_ba_3_1_loc_2_reg_904(shell_top_sa_pe_ba_3_1_loc_2_reg_904),
        .shell_top_sa_pe_ba_3_2_loc_2_reg_915(shell_top_sa_pe_ba_3_2_loc_2_reg_915),
        .wrsp_type(wrsp_type),
        .wrsp_valid(wrsp_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_throttle
   (AWREADY_Dummy_1,
    WREADY_Dummy,
    empty_n_reg,
    m_axi_ca_AWVALID,
    E,
    \dout_reg[36] ,
    m_axi_ca_WVALID,
    empty_n_reg_0,
    \data_p1_reg[35] ,
    SR,
    ap_clk,
    dout_vld_reg,
    WVALID_Dummy,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    ap_rst_n,
    m_axi_ca_AWREADY,
    AWVALID_Dummy_0,
    m_axi_ca_WREADY,
    \dout_reg[36]_0 ,
    in,
    dout);
  output AWREADY_Dummy_1;
  output WREADY_Dummy;
  output empty_n_reg;
  output m_axi_ca_AWVALID;
  output [0:0]E;
  output [36:0]\dout_reg[36] ;
  output m_axi_ca_WVALID;
  output empty_n_reg_0;
  output [33:0]\data_p1_reg[35] ;
  input [0:0]SR;
  input ap_clk;
  input dout_vld_reg;
  input WVALID_Dummy;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input ap_rst_n;
  input m_axi_ca_AWREADY;
  input AWVALID_Dummy_0;
  input m_axi_ca_WREADY;
  input \dout_reg[36]_0 ;
  input [33:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_fifo_n_10;
  wire data_fifo_n_11;
  wire data_fifo_n_12;
  wire data_fifo_n_51;
  wire data_fifo_n_7;
  wire data_fifo_n_9;
  wire [33:0]\data_p1_reg[35] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire flying_req_reg_n_3;
  wire [33:0]in;
  wire \last_cnt[0]_i_1_n_3 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_5;
  wire req_fifo_n_6;
  wire req_fifo_n_7;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_5;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_9,data_fifo_n_10,data_fifo_n_11,data_fifo_n_12}),
        .E(load_p2),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_51),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg_0(data_fifo_n_7),
        .dout_vld_reg_1(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .flying_req_reg(flying_req_reg_n_3),
        .flying_req_reg_0(rs_req_n_5),
        .full_n_reg_0(WREADY_Dummy),
        .full_n_reg_1(E),
        .in({\dout_reg[36]_0 ,dout}),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_7),
        .Q(flying_req_reg_n_3),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_3 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_51),
        .D(\last_cnt[0]_i_1_n_3 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_51),
        .D(data_fifo_n_12),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_51),
        .D(data_fifo_n_11),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_51),
        .D(data_fifo_n_10),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_51),
        .D(data_fifo_n_9),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized5 req_fifo
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q({req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(AWREADY_Dummy_1),
        .in(in),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38}),
        .E(load_p2),
        .Q(last_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[35]_0 (\data_p1_reg[35] ),
        .\last_cnt_reg[2] (rs_req_n_5),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .\state[0]_i_2 (flying_req_reg_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_write
   (SR,
    last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    ap_rst_n_0,
    dout_vld_reg,
    empty_n_reg,
    m_axi_ca_AWVALID,
    pop,
    Q,
    \dout_reg[36] ,
    m_axi_ca_WVALID,
    empty_n_reg_0,
    \data_p1_reg[35] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    dout_vld_reg_0,
    m_axi_ca_AWREADY,
    AWVALID_Dummy,
    p_4_in,
    m_axi_ca_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_ca_BVALID,
    D,
    dout,
    E);
  output [0:0]SR;
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output ap_rst_n_0;
  output dout_vld_reg;
  output empty_n_reg;
  output m_axi_ca_AWVALID;
  output pop;
  output [0:0]Q;
  output [36:0]\dout_reg[36] ;
  output m_axi_ca_WVALID;
  output empty_n_reg_0;
  output [33:0]\data_p1_reg[35] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input dout_vld_reg_0;
  input m_axi_ca_AWREADY;
  input AWVALID_Dummy;
  input p_4_in;
  input m_axi_ca_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_ca_BVALID;
  input [31:0]D;
  input [35:0]dout;
  input [0:0]E;

  wire [31:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_3;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_3;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire [33:0]\data_p1_reg[35] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_n_10;
  wire fifo_burst_n_4;
  wire fifo_burst_n_7;
  wire fifo_burst_n_9;
  wire last_resp;
  wire \len_cnt[7]_i_4_n_3 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [7:0]p_0_in;
  wire p_3_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wreq_burst_conv_n_41;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_10),
        .Q(WLAST_Dummy_reg_n_3),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_9),
        .Q(WVALID_Dummy_reg_n_3),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_3),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_3),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_7),
        .burst_valid(burst_valid),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(fifo_burst_n_9),
        .full_n_reg_0(fifo_burst_n_4),
        .in(ost_ctrl_len),
        .\mOutPtr_reg[0]_0 (wreq_burst_conv_n_41),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push_0),
        .\raddr_reg_reg[3] (dout_vld_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1_14 fifo_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(need_wrsp),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_4_in(p_4_in),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_3 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_3 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_3 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .p_4_in(p_4_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .D(D),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_41),
        .\dout_reg[0] (fifo_burst_n_4),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .push_0(push),
        .s_ready_t_reg(AWREADY_Dummy),
        .\sect_len_buf_reg[3]_0 (ost_ctrl_len));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(p_3_in),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\data_p1_reg[35] (\data_p1_reg[35] ),
        .dout(dout),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (WLAST_Dummy_reg_n_3),
        .dout_vld_reg(dout_vld_reg_0),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_3),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_control_s_axi
   (s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    addr_a0,
    addr_b0,
    addr_c0,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR);
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [30:0]addr_a0;
  output [30:0]addr_b0;
  output [30:0]addr_c0;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input [5:0]s_axi_control_ARADDR;

  wire \FSM_onehot_rstate[1]_i_1__0_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1__0_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1__0_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [30:0]addr_a0;
  wire [30:0]addr_b0;
  wire [30:0]addr_c0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire int_addr_a0;
  wire [31:0]int_addr_a00;
  wire \int_addr_a0[31]_i_3_n_3 ;
  wire \int_addr_a0_reg_n_3_[0] ;
  wire int_addr_b0;
  wire [31:0]int_addr_b00;
  wire \int_addr_b0_reg_n_3_[0] ;
  wire int_addr_c0;
  wire [31:0]int_addr_c00;
  wire \int_addr_c0[31]_i_3_n_3 ;
  wire \int_addr_c0_reg_n_3_[0] ;
  wire [31:0]rdata;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[31]_i_4_n_3 ;
  wire \rdata[31]_i_5_n_3 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1__0 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1__0 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1__0_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1__0_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1__0_n_3 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8F888FBB)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hD5C0)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1__0_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_3 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_a0_reg_n_3_[0] ),
        .O(int_addr_a00[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[9]),
        .O(int_addr_a00[10]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[10]),
        .O(int_addr_a00[11]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[11]),
        .O(int_addr_a00[12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[12]),
        .O(int_addr_a00[13]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[13]),
        .O(int_addr_a00[14]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[14]),
        .O(int_addr_a00[15]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[15]),
        .O(int_addr_a00[16]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[16]),
        .O(int_addr_a00[17]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[17]),
        .O(int_addr_a00[18]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[18]),
        .O(int_addr_a00[19]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[0]),
        .O(int_addr_a00[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[19]),
        .O(int_addr_a00[20]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[20]),
        .O(int_addr_a00[21]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[21]),
        .O(int_addr_a00[22]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[22]),
        .O(int_addr_a00[23]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[23]),
        .O(int_addr_a00[24]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[24]),
        .O(int_addr_a00[25]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[25]),
        .O(int_addr_a00[26]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[26]),
        .O(int_addr_a00[27]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[27]),
        .O(int_addr_a00[28]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[28]),
        .O(int_addr_a00[29]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[1]),
        .O(int_addr_a00[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[29]),
        .O(int_addr_a00[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_addr_a0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_addr_a0[31]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_a0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[30]),
        .O(int_addr_a00[31]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_addr_a0[31]_i_3 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[1] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[5] ),
        .O(\int_addr_a0[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[2]),
        .O(int_addr_a00[3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[3]),
        .O(int_addr_a00[4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[4]),
        .O(int_addr_a00[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[5]),
        .O(int_addr_a00[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[6]),
        .O(int_addr_a00[7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[7]),
        .O(int_addr_a00[8]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[8]),
        .O(int_addr_a00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[0]),
        .Q(\int_addr_a0_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[10]),
        .Q(addr_a0[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[11]),
        .Q(addr_a0[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[12]),
        .Q(addr_a0[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[13]),
        .Q(addr_a0[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[14]),
        .Q(addr_a0[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[15]),
        .Q(addr_a0[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[16]),
        .Q(addr_a0[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[17]),
        .Q(addr_a0[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[18]),
        .Q(addr_a0[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[19]),
        .Q(addr_a0[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[1]),
        .Q(addr_a0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[20]),
        .Q(addr_a0[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[21]),
        .Q(addr_a0[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[22]),
        .Q(addr_a0[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[23]),
        .Q(addr_a0[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[24]),
        .Q(addr_a0[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[25]),
        .Q(addr_a0[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[26]),
        .Q(addr_a0[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[27]),
        .Q(addr_a0[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[28]),
        .Q(addr_a0[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[29]),
        .Q(addr_a0[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[2]),
        .Q(addr_a0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[30]),
        .Q(addr_a0[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[31]),
        .Q(addr_a0[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[3]),
        .Q(addr_a0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[4]),
        .Q(addr_a0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[5]),
        .Q(addr_a0[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[6]),
        .Q(addr_a0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[7]),
        .Q(addr_a0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[8]),
        .Q(addr_a0[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[9]),
        .Q(addr_a0[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg_n_3_[0] ),
        .O(int_addr_b00[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[9]),
        .O(int_addr_b00[10]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[10]),
        .O(int_addr_b00[11]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[11]),
        .O(int_addr_b00[12]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[12]),
        .O(int_addr_b00[13]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[13]),
        .O(int_addr_b00[14]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[14]),
        .O(int_addr_b00[15]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[15]),
        .O(int_addr_b00[16]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[16]),
        .O(int_addr_b00[17]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[17]),
        .O(int_addr_b00[18]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[18]),
        .O(int_addr_b00[19]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[0]),
        .O(int_addr_b00[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[19]),
        .O(int_addr_b00[20]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[20]),
        .O(int_addr_b00[21]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[21]),
        .O(int_addr_b00[22]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[22]),
        .O(int_addr_b00[23]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[23]),
        .O(int_addr_b00[24]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[24]),
        .O(int_addr_b00[25]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[25]),
        .O(int_addr_b00[26]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[26]),
        .O(int_addr_b00[27]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[27]),
        .O(int_addr_b00[28]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[28]),
        .O(int_addr_b00[29]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[1]),
        .O(int_addr_b00[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[29]),
        .O(int_addr_b00[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_addr_b0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_addr_a0[31]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[30]),
        .O(int_addr_b00[31]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[2]),
        .O(int_addr_b00[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[3]),
        .O(int_addr_b00[4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[4]),
        .O(int_addr_b00[5]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[5]),
        .O(int_addr_b00[6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[6]),
        .O(int_addr_b00[7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[7]),
        .O(int_addr_b00[8]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[8]),
        .O(int_addr_b00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[0]),
        .Q(\int_addr_b0_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[10]),
        .Q(addr_b0[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[11]),
        .Q(addr_b0[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[12]),
        .Q(addr_b0[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[13]),
        .Q(addr_b0[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[14]),
        .Q(addr_b0[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[15]),
        .Q(addr_b0[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[16]),
        .Q(addr_b0[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[17]),
        .Q(addr_b0[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[18]),
        .Q(addr_b0[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[19]),
        .Q(addr_b0[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[1]),
        .Q(addr_b0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[20]),
        .Q(addr_b0[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[21]),
        .Q(addr_b0[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[22]),
        .Q(addr_b0[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[23]),
        .Q(addr_b0[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[24]),
        .Q(addr_b0[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[25]),
        .Q(addr_b0[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[26]),
        .Q(addr_b0[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[27]),
        .Q(addr_b0[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[28]),
        .Q(addr_b0[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[29]),
        .Q(addr_b0[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[2]),
        .Q(addr_b0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[30]),
        .Q(addr_b0[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[31]),
        .Q(addr_b0[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[3]),
        .Q(addr_b0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[4]),
        .Q(addr_b0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[5]),
        .Q(addr_b0[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[6]),
        .Q(addr_b0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[7]),
        .Q(addr_b0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[8]),
        .Q(addr_b0[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[9]),
        .Q(addr_b0[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg_n_3_[0] ),
        .O(int_addr_c00[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[9]),
        .O(int_addr_c00[10]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[10]),
        .O(int_addr_c00[11]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[11]),
        .O(int_addr_c00[12]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[12]),
        .O(int_addr_c00[13]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[13]),
        .O(int_addr_c00[14]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[14]),
        .O(int_addr_c00[15]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[15]),
        .O(int_addr_c00[16]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[16]),
        .O(int_addr_c00[17]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[17]),
        .O(int_addr_c00[18]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[18]),
        .O(int_addr_c00[19]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[0]),
        .O(int_addr_c00[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[19]),
        .O(int_addr_c00[20]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[20]),
        .O(int_addr_c00[21]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[21]),
        .O(int_addr_c00[22]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[22]),
        .O(int_addr_c00[23]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[23]),
        .O(int_addr_c00[24]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[24]),
        .O(int_addr_c00[25]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[25]),
        .O(int_addr_c00[26]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[26]),
        .O(int_addr_c00[27]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[27]),
        .O(int_addr_c00[28]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[28]),
        .O(int_addr_c00[29]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[1]),
        .O(int_addr_c00[2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[29]),
        .O(int_addr_c00[30]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_addr_c0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\int_addr_c0[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_c0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[30]),
        .O(int_addr_c00[31]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \int_addr_c0[31]_i_3 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[0] ),
        .O(\int_addr_c0[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[2]),
        .O(int_addr_c00[3]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[3]),
        .O(int_addr_c00[4]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[4]),
        .O(int_addr_c00[5]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[5]),
        .O(int_addr_c00[6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[6]),
        .O(int_addr_c00[7]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[7]),
        .O(int_addr_c00[8]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[8]),
        .O(int_addr_c00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[0]),
        .Q(\int_addr_c0_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[10]),
        .Q(addr_c0[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[11]),
        .Q(addr_c0[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[12]),
        .Q(addr_c0[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[13]),
        .Q(addr_c0[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[14]),
        .Q(addr_c0[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[15]),
        .Q(addr_c0[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[16]),
        .Q(addr_c0[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[17]),
        .Q(addr_c0[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[18]),
        .Q(addr_c0[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[19]),
        .Q(addr_c0[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[1]),
        .Q(addr_c0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[20]),
        .Q(addr_c0[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[21]),
        .Q(addr_c0[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[22]),
        .Q(addr_c0[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[23]),
        .Q(addr_c0[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[24]),
        .Q(addr_c0[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[25]),
        .Q(addr_c0[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[26]),
        .Q(addr_c0[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[27]),
        .Q(addr_c0[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[28]),
        .Q(addr_c0[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[29]),
        .Q(addr_c0[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[2]),
        .Q(addr_c0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[30]),
        .Q(addr_c0[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[31]),
        .Q(addr_c0[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[3]),
        .Q(addr_c0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[4]),
        .Q(addr_c0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[5]),
        .Q(addr_c0[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[6]),
        .Q(addr_c0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[7]),
        .Q(addr_c0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[8]),
        .Q(addr_c0[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[9]),
        .Q(addr_c0[8]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\int_addr_a0_reg_n_3_[0] ),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(\int_addr_b0_reg_n_3_[0] ),
        .I4(\int_addr_c0_reg_n_3_[0] ),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[9]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[9]),
        .I4(addr_c0[9]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[10]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[10]),
        .I4(addr_c0[10]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[11]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[11]),
        .I4(addr_c0[11]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[12]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[12]),
        .I4(addr_c0[12]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[13]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[13]),
        .I4(addr_c0[13]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[14]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[14]),
        .I4(addr_c0[14]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[15]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[15]),
        .I4(addr_c0[15]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[16]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[16]),
        .I4(addr_c0[16]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[17]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[17]),
        .I4(addr_c0[17]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[18]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[18]),
        .I4(addr_c0[18]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[0]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[0]),
        .I4(addr_c0[0]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[19]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[19]),
        .I4(addr_c0[19]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[20]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[20]),
        .I4(addr_c0[20]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[21]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[21]),
        .I4(addr_c0[21]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[22]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[22]),
        .I4(addr_c0[22]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[23]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[23]),
        .I4(addr_c0[23]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[24]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[24]),
        .I4(addr_c0[24]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[25]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[25]),
        .I4(addr_c0[25]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[26]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[26]),
        .I4(addr_c0[26]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[27]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[27]),
        .I4(addr_c0[27]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[28]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[28]),
        .I4(addr_c0[28]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_1__0 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[1]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[1]),
        .I4(addr_c0[1]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[29]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[29]),
        .I4(addr_c0[29]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[30]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[30]),
        .I4(addr_c0[30]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_1__0 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[2]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[2]),
        .I4(addr_c0[2]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_1__0 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[3]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[3]),
        .I4(addr_c0[3]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1__0 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[4]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[4]),
        .I4(addr_c0[4]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1__0 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[5]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[5]),
        .I4(addr_c0[5]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_1__0 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[6]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[6]),
        .I4(addr_c0[6]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[7]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[7]),
        .I4(addr_c0[7]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_1__0 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(addr_a0[8]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(addr_b0[8]),
        .I4(addr_c0[8]),
        .I5(\rdata[31]_i_5_n_3 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__0 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1
   (D,
    ap_clk,
    Q,
    tmp_product_0,
    value_b_8_reg_1009,
    value_b_11_reg_1045,
    value_a_8_reg_961);
  output [31:0]D;
  input ap_clk;
  input [31:0]Q;
  input [0:0]tmp_product_0;
  input [31:0]value_b_8_reg_1009;
  input [31:0]value_b_11_reg_1045;
  input [31:0]value_a_8_reg_961;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [31:0]grp_fu_1057_p0;
  wire [31:0]grp_fu_1057_p1;
  wire \reg_1125[19]_i_2_n_3 ;
  wire \reg_1125[19]_i_3_n_3 ;
  wire \reg_1125[19]_i_4_n_3 ;
  wire \reg_1125[23]_i_2_n_3 ;
  wire \reg_1125[23]_i_3_n_3 ;
  wire \reg_1125[23]_i_4_n_3 ;
  wire \reg_1125[23]_i_5_n_3 ;
  wire \reg_1125[27]_i_2_n_3 ;
  wire \reg_1125[27]_i_3_n_3 ;
  wire \reg_1125[27]_i_4_n_3 ;
  wire \reg_1125[27]_i_5_n_3 ;
  wire \reg_1125[31]_i_3_n_3 ;
  wire \reg_1125[31]_i_4_n_3 ;
  wire \reg_1125[31]_i_5_n_3 ;
  wire \reg_1125[31]_i_6_n_3 ;
  wire \reg_1125_reg[19]_i_1_n_3 ;
  wire \reg_1125_reg[19]_i_1_n_4 ;
  wire \reg_1125_reg[19]_i_1_n_5 ;
  wire \reg_1125_reg[19]_i_1_n_6 ;
  wire \reg_1125_reg[23]_i_1_n_3 ;
  wire \reg_1125_reg[23]_i_1_n_4 ;
  wire \reg_1125_reg[23]_i_1_n_5 ;
  wire \reg_1125_reg[23]_i_1_n_6 ;
  wire \reg_1125_reg[27]_i_1_n_3 ;
  wire \reg_1125_reg[27]_i_1_n_4 ;
  wire \reg_1125_reg[27]_i_1_n_5 ;
  wire \reg_1125_reg[27]_i_1_n_6 ;
  wire \reg_1125_reg[31]_i_2_n_4 ;
  wire \reg_1125_reg[31]_i_2_n_5 ;
  wire \reg_1125_reg[31]_i_2_n_6 ;
  wire [0:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_54;
  wire tmp_product__0_n_55;
  wire tmp_product__0_n_56;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_a_8_reg_961;
  wire [31:0]value_b_11_reg_1045;
  wire [31:0]value_b_8_reg_1009;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_1125_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_1057_p1[31],grp_fu_1057_p1[31],grp_fu_1057_p1[31],grp_fu_1057_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_1
       (.I0(value_b_11_reg_1045[31]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[31]),
        .O(grp_fu_1057_p1[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_10
       (.I0(value_b_11_reg_1045[22]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[22]),
        .O(grp_fu_1057_p1[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_11
       (.I0(value_b_11_reg_1045[21]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[21]),
        .O(grp_fu_1057_p1[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_12
       (.I0(value_b_11_reg_1045[20]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[20]),
        .O(grp_fu_1057_p1[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_13
       (.I0(value_b_11_reg_1045[19]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[19]),
        .O(grp_fu_1057_p1[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_14
       (.I0(value_b_11_reg_1045[18]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[18]),
        .O(grp_fu_1057_p1[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_15
       (.I0(value_b_11_reg_1045[17]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[17]),
        .O(grp_fu_1057_p1[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_2
       (.I0(value_b_11_reg_1045[30]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[30]),
        .O(grp_fu_1057_p1[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_3
       (.I0(value_b_11_reg_1045[29]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[29]),
        .O(grp_fu_1057_p1[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_4
       (.I0(value_b_11_reg_1045[28]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[28]),
        .O(grp_fu_1057_p1[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_5
       (.I0(value_b_11_reg_1045[27]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[27]),
        .O(grp_fu_1057_p1[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_6
       (.I0(value_b_11_reg_1045[26]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[26]),
        .O(grp_fu_1057_p1[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_7
       (.I0(value_b_11_reg_1045[25]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[25]),
        .O(grp_fu_1057_p1[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_8
       (.I0(value_b_11_reg_1045[24]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[24]),
        .O(grp_fu_1057_p1[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_9
       (.I0(value_b_11_reg_1045[23]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[23]),
        .O(grp_fu_1057_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\reg_1125[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\reg_1125[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\reg_1125[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_1125[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_1125[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_1125[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_1125[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_1125[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_1125[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_1125[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_1125[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[31]_i_3 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_1125[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[31]_i_4 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_1125[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[31]_i_5 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_1125[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_1125[31]_i_6 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_1125[31]_i_6_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_1125_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_1125_reg[19]_i_1_n_3 ,\reg_1125_reg[19]_i_1_n_4 ,\reg_1125_reg[19]_i_1_n_5 ,\reg_1125_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\reg_1125[19]_i_2_n_3 ,\reg_1125[19]_i_3_n_3 ,\reg_1125[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_1125_reg[23]_i_1 
       (.CI(\reg_1125_reg[19]_i_1_n_3 ),
        .CO({\reg_1125_reg[23]_i_1_n_3 ,\reg_1125_reg[23]_i_1_n_4 ,\reg_1125_reg[23]_i_1_n_5 ,\reg_1125_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(D[23:20]),
        .S({\reg_1125[23]_i_2_n_3 ,\reg_1125[23]_i_3_n_3 ,\reg_1125[23]_i_4_n_3 ,\reg_1125[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_1125_reg[27]_i_1 
       (.CI(\reg_1125_reg[23]_i_1_n_3 ),
        .CO({\reg_1125_reg[27]_i_1_n_3 ,\reg_1125_reg[27]_i_1_n_4 ,\reg_1125_reg[27]_i_1_n_5 ,\reg_1125_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(D[27:24]),
        .S({\reg_1125[27]_i_2_n_3 ,\reg_1125[27]_i_3_n_3 ,\reg_1125[27]_i_4_n_3 ,\reg_1125[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_1125_reg[31]_i_2 
       (.CI(\reg_1125_reg[27]_i_1_n_3 ),
        .CO({\NLW_reg_1125_reg[31]_i_2_CO_UNCONNECTED [3],\reg_1125_reg[31]_i_2_n_4 ,\reg_1125_reg[31]_i_2_n_5 ,\reg_1125_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(D[31:28]),
        .S({\reg_1125[31]_i_3_n_3 ,\reg_1125[31]_i_4_n_3 ,\reg_1125[31]_i_5_n_3 ,\reg_1125[31]_i_6_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1057_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_1057_p0[31],grp_fu_1057_p0[31],grp_fu_1057_p0[31],grp_fu_1057_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1057_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_1057_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1
       (.I0(Q[16]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[16]),
        .O(grp_fu_1057_p0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10
       (.I0(Q[7]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[7]),
        .O(grp_fu_1057_p0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11
       (.I0(Q[6]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[6]),
        .O(grp_fu_1057_p0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12
       (.I0(Q[5]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[5]),
        .O(grp_fu_1057_p0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13
       (.I0(Q[4]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[4]),
        .O(grp_fu_1057_p0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14
       (.I0(Q[3]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[3]),
        .O(grp_fu_1057_p0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15
       (.I0(Q[2]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[2]),
        .O(grp_fu_1057_p0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16
       (.I0(Q[1]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[1]),
        .O(grp_fu_1057_p0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17
       (.I0(Q[0]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[0]),
        .O(grp_fu_1057_p0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2
       (.I0(Q[15]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[15]),
        .O(grp_fu_1057_p0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3
       (.I0(Q[14]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[14]),
        .O(grp_fu_1057_p0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4
       (.I0(Q[13]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[13]),
        .O(grp_fu_1057_p0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5
       (.I0(Q[12]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[12]),
        .O(grp_fu_1057_p0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6
       (.I0(Q[11]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[11]),
        .O(grp_fu_1057_p0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7
       (.I0(Q[10]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[10]),
        .O(grp_fu_1057_p0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8
       (.I0(Q[9]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[9]),
        .O(grp_fu_1057_p0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9
       (.I0(Q[8]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[8]),
        .O(grp_fu_1057_p0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10
       (.I0(Q[22]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[22]),
        .O(grp_fu_1057_p0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11
       (.I0(Q[21]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[21]),
        .O(grp_fu_1057_p0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12
       (.I0(Q[20]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[20]),
        .O(grp_fu_1057_p0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13
       (.I0(Q[19]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[19]),
        .O(grp_fu_1057_p0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14
       (.I0(Q[18]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[18]),
        .O(grp_fu_1057_p0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15
       (.I0(Q[17]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[17]),
        .O(grp_fu_1057_p0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16
       (.I0(value_b_11_reg_1045[16]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[16]),
        .O(grp_fu_1057_p1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17
       (.I0(value_b_11_reg_1045[15]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[15]),
        .O(grp_fu_1057_p1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18
       (.I0(value_b_11_reg_1045[14]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[14]),
        .O(grp_fu_1057_p1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19
       (.I0(value_b_11_reg_1045[13]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[13]),
        .O(grp_fu_1057_p1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__4
       (.I0(Q[31]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[31]),
        .O(grp_fu_1057_p0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20
       (.I0(value_b_11_reg_1045[12]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[12]),
        .O(grp_fu_1057_p1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21
       (.I0(value_b_11_reg_1045[11]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[11]),
        .O(grp_fu_1057_p1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22
       (.I0(value_b_11_reg_1045[10]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[10]),
        .O(grp_fu_1057_p1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23
       (.I0(value_b_11_reg_1045[9]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[9]),
        .O(grp_fu_1057_p1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24
       (.I0(value_b_11_reg_1045[8]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[8]),
        .O(grp_fu_1057_p1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25
       (.I0(value_b_11_reg_1045[7]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[7]),
        .O(grp_fu_1057_p1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26
       (.I0(value_b_11_reg_1045[6]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[6]),
        .O(grp_fu_1057_p1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27
       (.I0(value_b_11_reg_1045[5]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[5]),
        .O(grp_fu_1057_p1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28
       (.I0(value_b_11_reg_1045[4]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[4]),
        .O(grp_fu_1057_p1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29
       (.I0(value_b_11_reg_1045[3]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[3]),
        .O(grp_fu_1057_p1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__4
       (.I0(Q[30]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[30]),
        .O(grp_fu_1057_p0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3
       (.I0(Q[29]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[29]),
        .O(grp_fu_1057_p0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30
       (.I0(value_b_11_reg_1045[2]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[2]),
        .O(grp_fu_1057_p1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31
       (.I0(value_b_11_reg_1045[1]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[1]),
        .O(grp_fu_1057_p1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32
       (.I0(value_b_11_reg_1045[0]),
        .I1(tmp_product_0),
        .I2(value_a_8_reg_961[0]),
        .O(grp_fu_1057_p1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4
       (.I0(Q[28]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[28]),
        .O(grp_fu_1057_p0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5
       (.I0(Q[27]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[27]),
        .O(grp_fu_1057_p0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6
       (.I0(Q[26]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[26]),
        .O(grp_fu_1057_p0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7
       (.I0(Q[25]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[25]),
        .O(grp_fu_1057_p0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8
       (.I0(Q[24]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[24]),
        .O(grp_fu_1057_p0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9
       (.I0(Q[23]),
        .I1(tmp_product_0),
        .I2(value_b_8_reg_1009[23]),
        .O(grp_fu_1057_p0[23]));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_0
   (D,
    Q,
    ap_clk,
    value_b_10_reg_1033,
    value_a_10_reg_985);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]value_b_10_reg_1033;
  input [31:0]value_a_10_reg_985;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_10_reg_4216[19]_i_2_n_3 ;
  wire \mul_ln18_10_reg_4216[19]_i_3_n_3 ;
  wire \mul_ln18_10_reg_4216[19]_i_4_n_3 ;
  wire \mul_ln18_10_reg_4216[23]_i_2_n_3 ;
  wire \mul_ln18_10_reg_4216[23]_i_3_n_3 ;
  wire \mul_ln18_10_reg_4216[23]_i_4_n_3 ;
  wire \mul_ln18_10_reg_4216[23]_i_5_n_3 ;
  wire \mul_ln18_10_reg_4216[27]_i_2_n_3 ;
  wire \mul_ln18_10_reg_4216[27]_i_3_n_3 ;
  wire \mul_ln18_10_reg_4216[27]_i_4_n_3 ;
  wire \mul_ln18_10_reg_4216[27]_i_5_n_3 ;
  wire \mul_ln18_10_reg_4216[31]_i_2_n_3 ;
  wire \mul_ln18_10_reg_4216[31]_i_3_n_3 ;
  wire \mul_ln18_10_reg_4216[31]_i_4_n_3 ;
  wire \mul_ln18_10_reg_4216[31]_i_5_n_3 ;
  wire \mul_ln18_10_reg_4216_reg[19]_i_1_n_3 ;
  wire \mul_ln18_10_reg_4216_reg[19]_i_1_n_4 ;
  wire \mul_ln18_10_reg_4216_reg[19]_i_1_n_5 ;
  wire \mul_ln18_10_reg_4216_reg[19]_i_1_n_6 ;
  wire \mul_ln18_10_reg_4216_reg[23]_i_1_n_3 ;
  wire \mul_ln18_10_reg_4216_reg[23]_i_1_n_4 ;
  wire \mul_ln18_10_reg_4216_reg[23]_i_1_n_5 ;
  wire \mul_ln18_10_reg_4216_reg[23]_i_1_n_6 ;
  wire \mul_ln18_10_reg_4216_reg[27]_i_1_n_3 ;
  wire \mul_ln18_10_reg_4216_reg[27]_i_1_n_4 ;
  wire \mul_ln18_10_reg_4216_reg[27]_i_1_n_5 ;
  wire \mul_ln18_10_reg_4216_reg[27]_i_1_n_6 ;
  wire \mul_ln18_10_reg_4216_reg[31]_i_1_n_4 ;
  wire \mul_ln18_10_reg_4216_reg[31]_i_1_n_5 ;
  wire \mul_ln18_10_reg_4216_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_a_10_reg_985;
  wire [31:0]value_b_10_reg_1033;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_10_reg_4216_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_10_reg_1033[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_a_10_reg_985[31],value_a_10_reg_985[31],value_a_10_reg_985[31],value_a_10_reg_985[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_10_reg_4216[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_10_reg_4216[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_10_reg_4216[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_10_reg_4216[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_10_reg_4216[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_10_reg_4216[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_10_reg_4216[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_10_reg_4216[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_10_reg_4216[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_10_reg_4216[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_10_reg_4216[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_10_reg_4216[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_10_reg_4216[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_10_reg_4216[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_10_reg_4216[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_10_reg_4216[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_10_reg_4216_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_10_reg_4216_reg[19]_i_1_n_3 ,\mul_ln18_10_reg_4216_reg[19]_i_1_n_4 ,\mul_ln18_10_reg_4216_reg[19]_i_1_n_5 ,\mul_ln18_10_reg_4216_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln18_10_reg_4216[19]_i_2_n_3 ,\mul_ln18_10_reg_4216[19]_i_3_n_3 ,\mul_ln18_10_reg_4216[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_10_reg_4216_reg[23]_i_1 
       (.CI(\mul_ln18_10_reg_4216_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_10_reg_4216_reg[23]_i_1_n_3 ,\mul_ln18_10_reg_4216_reg[23]_i_1_n_4 ,\mul_ln18_10_reg_4216_reg[23]_i_1_n_5 ,\mul_ln18_10_reg_4216_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(D[23:20]),
        .S({\mul_ln18_10_reg_4216[23]_i_2_n_3 ,\mul_ln18_10_reg_4216[23]_i_3_n_3 ,\mul_ln18_10_reg_4216[23]_i_4_n_3 ,\mul_ln18_10_reg_4216[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_10_reg_4216_reg[27]_i_1 
       (.CI(\mul_ln18_10_reg_4216_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_10_reg_4216_reg[27]_i_1_n_3 ,\mul_ln18_10_reg_4216_reg[27]_i_1_n_4 ,\mul_ln18_10_reg_4216_reg[27]_i_1_n_5 ,\mul_ln18_10_reg_4216_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(D[27:24]),
        .S({\mul_ln18_10_reg_4216[27]_i_2_n_3 ,\mul_ln18_10_reg_4216[27]_i_3_n_3 ,\mul_ln18_10_reg_4216[27]_i_4_n_3 ,\mul_ln18_10_reg_4216[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_10_reg_4216_reg[31]_i_1 
       (.CI(\mul_ln18_10_reg_4216_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_10_reg_4216_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_10_reg_4216_reg[31]_i_1_n_4 ,\mul_ln18_10_reg_4216_reg[31]_i_1_n_5 ,\mul_ln18_10_reg_4216_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(D[31:28]),
        .S({\mul_ln18_10_reg_4216[31]_i_2_n_3 ,\mul_ln18_10_reg_4216[31]_i_3_n_3 ,\mul_ln18_10_reg_4216[31]_i_4_n_3 ,\mul_ln18_10_reg_4216[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_a_10_reg_985[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_b_10_reg_1033[31],value_b_10_reg_1033[31],value_b_10_reg_1033[31],value_b_10_reg_1033[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_10_reg_1033[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,value_a_10_reg_985[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_1
   (D,
    Q,
    ap_clk,
    value_b_11_reg_1045,
    buff0_reg_0);
  output [31:0]D;
  input [1:0]Q;
  input ap_clk;
  input [31:0]value_b_11_reg_1045;
  input [31:0]buff0_reg_0;

  wire [31:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire [31:0]buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_11_reg_4221[19]_i_2_n_3 ;
  wire \mul_ln18_11_reg_4221[19]_i_3_n_3 ;
  wire \mul_ln18_11_reg_4221[19]_i_4_n_3 ;
  wire \mul_ln18_11_reg_4221[23]_i_2_n_3 ;
  wire \mul_ln18_11_reg_4221[23]_i_3_n_3 ;
  wire \mul_ln18_11_reg_4221[23]_i_4_n_3 ;
  wire \mul_ln18_11_reg_4221[23]_i_5_n_3 ;
  wire \mul_ln18_11_reg_4221[27]_i_2_n_3 ;
  wire \mul_ln18_11_reg_4221[27]_i_3_n_3 ;
  wire \mul_ln18_11_reg_4221[27]_i_4_n_3 ;
  wire \mul_ln18_11_reg_4221[27]_i_5_n_3 ;
  wire \mul_ln18_11_reg_4221[31]_i_2_n_3 ;
  wire \mul_ln18_11_reg_4221[31]_i_3_n_3 ;
  wire \mul_ln18_11_reg_4221[31]_i_4_n_3 ;
  wire \mul_ln18_11_reg_4221[31]_i_5_n_3 ;
  wire \mul_ln18_11_reg_4221_reg[19]_i_1_n_3 ;
  wire \mul_ln18_11_reg_4221_reg[19]_i_1_n_4 ;
  wire \mul_ln18_11_reg_4221_reg[19]_i_1_n_5 ;
  wire \mul_ln18_11_reg_4221_reg[19]_i_1_n_6 ;
  wire \mul_ln18_11_reg_4221_reg[23]_i_1_n_3 ;
  wire \mul_ln18_11_reg_4221_reg[23]_i_1_n_4 ;
  wire \mul_ln18_11_reg_4221_reg[23]_i_1_n_5 ;
  wire \mul_ln18_11_reg_4221_reg[23]_i_1_n_6 ;
  wire \mul_ln18_11_reg_4221_reg[27]_i_1_n_3 ;
  wire \mul_ln18_11_reg_4221_reg[27]_i_1_n_4 ;
  wire \mul_ln18_11_reg_4221_reg[27]_i_1_n_5 ;
  wire \mul_ln18_11_reg_4221_reg[27]_i_1_n_6 ;
  wire \mul_ln18_11_reg_4221_reg[31]_i_1_n_4 ;
  wire \mul_ln18_11_reg_4221_reg[31]_i_1_n_5 ;
  wire \mul_ln18_11_reg_4221_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_b_11_reg_1045;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_11_reg_4221_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_11_reg_1045[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_0[31],buff0_reg_0[31],buff0_reg_0[31],buff0_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_11_reg_4221[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_11_reg_4221[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_11_reg_4221[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_11_reg_4221[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_11_reg_4221[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_11_reg_4221[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_11_reg_4221[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_11_reg_4221[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_11_reg_4221[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_11_reg_4221[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_11_reg_4221[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_11_reg_4221[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_11_reg_4221[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_11_reg_4221[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_11_reg_4221[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_11_reg_4221[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_11_reg_4221_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_11_reg_4221_reg[19]_i_1_n_3 ,\mul_ln18_11_reg_4221_reg[19]_i_1_n_4 ,\mul_ln18_11_reg_4221_reg[19]_i_1_n_5 ,\mul_ln18_11_reg_4221_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln18_11_reg_4221[19]_i_2_n_3 ,\mul_ln18_11_reg_4221[19]_i_3_n_3 ,\mul_ln18_11_reg_4221[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_11_reg_4221_reg[23]_i_1 
       (.CI(\mul_ln18_11_reg_4221_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_11_reg_4221_reg[23]_i_1_n_3 ,\mul_ln18_11_reg_4221_reg[23]_i_1_n_4 ,\mul_ln18_11_reg_4221_reg[23]_i_1_n_5 ,\mul_ln18_11_reg_4221_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(D[23:20]),
        .S({\mul_ln18_11_reg_4221[23]_i_2_n_3 ,\mul_ln18_11_reg_4221[23]_i_3_n_3 ,\mul_ln18_11_reg_4221[23]_i_4_n_3 ,\mul_ln18_11_reg_4221[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_11_reg_4221_reg[27]_i_1 
       (.CI(\mul_ln18_11_reg_4221_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_11_reg_4221_reg[27]_i_1_n_3 ,\mul_ln18_11_reg_4221_reg[27]_i_1_n_4 ,\mul_ln18_11_reg_4221_reg[27]_i_1_n_5 ,\mul_ln18_11_reg_4221_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(D[27:24]),
        .S({\mul_ln18_11_reg_4221[27]_i_2_n_3 ,\mul_ln18_11_reg_4221[27]_i_3_n_3 ,\mul_ln18_11_reg_4221[27]_i_4_n_3 ,\mul_ln18_11_reg_4221[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_11_reg_4221_reg[31]_i_1 
       (.CI(\mul_ln18_11_reg_4221_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_11_reg_4221_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_11_reg_4221_reg[31]_i_1_n_4 ,\mul_ln18_11_reg_4221_reg[31]_i_1_n_5 ,\mul_ln18_11_reg_4221_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(D[31:28]),
        .S({\mul_ln18_11_reg_4221[31]_i_2_n_3 ,\mul_ln18_11_reg_4221[31]_i_3_n_3 ,\mul_ln18_11_reg_4221[31]_i_4_n_3 ,\mul_ln18_11_reg_4221[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_b_11_reg_1045[31],value_b_11_reg_1045[31],value_b_11_reg_1045[31],value_b_11_reg_1045[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_11_reg_1045[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_10
   (D,
    Q,
    ap_clk,
    value_b_10_reg_1033,
    value_a_9_reg_973);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]value_b_10_reg_1033;
  input [31:0]value_a_9_reg_973;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_6_reg_4196[19]_i_2_n_3 ;
  wire \mul_ln18_6_reg_4196[19]_i_3_n_3 ;
  wire \mul_ln18_6_reg_4196[19]_i_4_n_3 ;
  wire \mul_ln18_6_reg_4196[23]_i_2_n_3 ;
  wire \mul_ln18_6_reg_4196[23]_i_3_n_3 ;
  wire \mul_ln18_6_reg_4196[23]_i_4_n_3 ;
  wire \mul_ln18_6_reg_4196[23]_i_5_n_3 ;
  wire \mul_ln18_6_reg_4196[27]_i_2_n_3 ;
  wire \mul_ln18_6_reg_4196[27]_i_3_n_3 ;
  wire \mul_ln18_6_reg_4196[27]_i_4_n_3 ;
  wire \mul_ln18_6_reg_4196[27]_i_5_n_3 ;
  wire \mul_ln18_6_reg_4196[31]_i_2_n_3 ;
  wire \mul_ln18_6_reg_4196[31]_i_3_n_3 ;
  wire \mul_ln18_6_reg_4196[31]_i_4_n_3 ;
  wire \mul_ln18_6_reg_4196[31]_i_5_n_3 ;
  wire \mul_ln18_6_reg_4196_reg[19]_i_1_n_3 ;
  wire \mul_ln18_6_reg_4196_reg[19]_i_1_n_4 ;
  wire \mul_ln18_6_reg_4196_reg[19]_i_1_n_5 ;
  wire \mul_ln18_6_reg_4196_reg[19]_i_1_n_6 ;
  wire \mul_ln18_6_reg_4196_reg[23]_i_1_n_3 ;
  wire \mul_ln18_6_reg_4196_reg[23]_i_1_n_4 ;
  wire \mul_ln18_6_reg_4196_reg[23]_i_1_n_5 ;
  wire \mul_ln18_6_reg_4196_reg[23]_i_1_n_6 ;
  wire \mul_ln18_6_reg_4196_reg[27]_i_1_n_3 ;
  wire \mul_ln18_6_reg_4196_reg[27]_i_1_n_4 ;
  wire \mul_ln18_6_reg_4196_reg[27]_i_1_n_5 ;
  wire \mul_ln18_6_reg_4196_reg[27]_i_1_n_6 ;
  wire \mul_ln18_6_reg_4196_reg[31]_i_1_n_4 ;
  wire \mul_ln18_6_reg_4196_reg[31]_i_1_n_5 ;
  wire \mul_ln18_6_reg_4196_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_a_9_reg_973;
  wire [31:0]value_b_10_reg_1033;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_6_reg_4196_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_10_reg_1033[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_a_9_reg_973[31],value_a_9_reg_973[31],value_a_9_reg_973[31],value_a_9_reg_973[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_6_reg_4196[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_6_reg_4196[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_6_reg_4196[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_6_reg_4196[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_6_reg_4196[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_6_reg_4196[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_6_reg_4196[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_6_reg_4196[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_6_reg_4196[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_6_reg_4196[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_6_reg_4196[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_6_reg_4196[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_6_reg_4196[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_6_reg_4196[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_6_reg_4196[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_6_reg_4196[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_6_reg_4196_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_6_reg_4196_reg[19]_i_1_n_3 ,\mul_ln18_6_reg_4196_reg[19]_i_1_n_4 ,\mul_ln18_6_reg_4196_reg[19]_i_1_n_5 ,\mul_ln18_6_reg_4196_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln18_6_reg_4196[19]_i_2_n_3 ,\mul_ln18_6_reg_4196[19]_i_3_n_3 ,\mul_ln18_6_reg_4196[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_6_reg_4196_reg[23]_i_1 
       (.CI(\mul_ln18_6_reg_4196_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_6_reg_4196_reg[23]_i_1_n_3 ,\mul_ln18_6_reg_4196_reg[23]_i_1_n_4 ,\mul_ln18_6_reg_4196_reg[23]_i_1_n_5 ,\mul_ln18_6_reg_4196_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(D[23:20]),
        .S({\mul_ln18_6_reg_4196[23]_i_2_n_3 ,\mul_ln18_6_reg_4196[23]_i_3_n_3 ,\mul_ln18_6_reg_4196[23]_i_4_n_3 ,\mul_ln18_6_reg_4196[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_6_reg_4196_reg[27]_i_1 
       (.CI(\mul_ln18_6_reg_4196_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_6_reg_4196_reg[27]_i_1_n_3 ,\mul_ln18_6_reg_4196_reg[27]_i_1_n_4 ,\mul_ln18_6_reg_4196_reg[27]_i_1_n_5 ,\mul_ln18_6_reg_4196_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(D[27:24]),
        .S({\mul_ln18_6_reg_4196[27]_i_2_n_3 ,\mul_ln18_6_reg_4196[27]_i_3_n_3 ,\mul_ln18_6_reg_4196[27]_i_4_n_3 ,\mul_ln18_6_reg_4196[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_6_reg_4196_reg[31]_i_1 
       (.CI(\mul_ln18_6_reg_4196_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_6_reg_4196_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_6_reg_4196_reg[31]_i_1_n_4 ,\mul_ln18_6_reg_4196_reg[31]_i_1_n_5 ,\mul_ln18_6_reg_4196_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(D[31:28]),
        .S({\mul_ln18_6_reg_4196[31]_i_2_n_3 ,\mul_ln18_6_reg_4196[31]_i_3_n_3 ,\mul_ln18_6_reg_4196[31]_i_4_n_3 ,\mul_ln18_6_reg_4196[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_a_9_reg_973[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_b_10_reg_1033[31],value_b_10_reg_1033[31],value_b_10_reg_1033[31],value_b_10_reg_1033[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_10_reg_1033[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,value_a_9_reg_973[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_11
   (D,
    Q,
    ap_clk,
    value_b_11_reg_1045,
    buff0_reg_0);
  output [31:0]D;
  input [1:0]Q;
  input ap_clk;
  input [31:0]value_b_11_reg_1045;
  input [31:0]buff0_reg_0;

  wire [31:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire [31:0]buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_7_reg_4201[19]_i_2_n_3 ;
  wire \mul_ln18_7_reg_4201[19]_i_3_n_3 ;
  wire \mul_ln18_7_reg_4201[19]_i_4_n_3 ;
  wire \mul_ln18_7_reg_4201[23]_i_2_n_3 ;
  wire \mul_ln18_7_reg_4201[23]_i_3_n_3 ;
  wire \mul_ln18_7_reg_4201[23]_i_4_n_3 ;
  wire \mul_ln18_7_reg_4201[23]_i_5_n_3 ;
  wire \mul_ln18_7_reg_4201[27]_i_2_n_3 ;
  wire \mul_ln18_7_reg_4201[27]_i_3_n_3 ;
  wire \mul_ln18_7_reg_4201[27]_i_4_n_3 ;
  wire \mul_ln18_7_reg_4201[27]_i_5_n_3 ;
  wire \mul_ln18_7_reg_4201[31]_i_2_n_3 ;
  wire \mul_ln18_7_reg_4201[31]_i_3_n_3 ;
  wire \mul_ln18_7_reg_4201[31]_i_4_n_3 ;
  wire \mul_ln18_7_reg_4201[31]_i_5_n_3 ;
  wire \mul_ln18_7_reg_4201_reg[19]_i_1_n_3 ;
  wire \mul_ln18_7_reg_4201_reg[19]_i_1_n_4 ;
  wire \mul_ln18_7_reg_4201_reg[19]_i_1_n_5 ;
  wire \mul_ln18_7_reg_4201_reg[19]_i_1_n_6 ;
  wire \mul_ln18_7_reg_4201_reg[23]_i_1_n_3 ;
  wire \mul_ln18_7_reg_4201_reg[23]_i_1_n_4 ;
  wire \mul_ln18_7_reg_4201_reg[23]_i_1_n_5 ;
  wire \mul_ln18_7_reg_4201_reg[23]_i_1_n_6 ;
  wire \mul_ln18_7_reg_4201_reg[27]_i_1_n_3 ;
  wire \mul_ln18_7_reg_4201_reg[27]_i_1_n_4 ;
  wire \mul_ln18_7_reg_4201_reg[27]_i_1_n_5 ;
  wire \mul_ln18_7_reg_4201_reg[27]_i_1_n_6 ;
  wire \mul_ln18_7_reg_4201_reg[31]_i_1_n_4 ;
  wire \mul_ln18_7_reg_4201_reg[31]_i_1_n_5 ;
  wire \mul_ln18_7_reg_4201_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_b_11_reg_1045;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_7_reg_4201_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_11_reg_1045[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_0[31],buff0_reg_0[31],buff0_reg_0[31],buff0_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_7_reg_4201[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_7_reg_4201[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_7_reg_4201[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_7_reg_4201[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_7_reg_4201[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_7_reg_4201[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_7_reg_4201[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_7_reg_4201[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_7_reg_4201[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_7_reg_4201[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_7_reg_4201[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_7_reg_4201[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_7_reg_4201[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_7_reg_4201[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_7_reg_4201[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_7_reg_4201[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_7_reg_4201_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_7_reg_4201_reg[19]_i_1_n_3 ,\mul_ln18_7_reg_4201_reg[19]_i_1_n_4 ,\mul_ln18_7_reg_4201_reg[19]_i_1_n_5 ,\mul_ln18_7_reg_4201_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln18_7_reg_4201[19]_i_2_n_3 ,\mul_ln18_7_reg_4201[19]_i_3_n_3 ,\mul_ln18_7_reg_4201[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_7_reg_4201_reg[23]_i_1 
       (.CI(\mul_ln18_7_reg_4201_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_7_reg_4201_reg[23]_i_1_n_3 ,\mul_ln18_7_reg_4201_reg[23]_i_1_n_4 ,\mul_ln18_7_reg_4201_reg[23]_i_1_n_5 ,\mul_ln18_7_reg_4201_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(D[23:20]),
        .S({\mul_ln18_7_reg_4201[23]_i_2_n_3 ,\mul_ln18_7_reg_4201[23]_i_3_n_3 ,\mul_ln18_7_reg_4201[23]_i_4_n_3 ,\mul_ln18_7_reg_4201[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_7_reg_4201_reg[27]_i_1 
       (.CI(\mul_ln18_7_reg_4201_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_7_reg_4201_reg[27]_i_1_n_3 ,\mul_ln18_7_reg_4201_reg[27]_i_1_n_4 ,\mul_ln18_7_reg_4201_reg[27]_i_1_n_5 ,\mul_ln18_7_reg_4201_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(D[27:24]),
        .S({\mul_ln18_7_reg_4201[27]_i_2_n_3 ,\mul_ln18_7_reg_4201[27]_i_3_n_3 ,\mul_ln18_7_reg_4201[27]_i_4_n_3 ,\mul_ln18_7_reg_4201[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_7_reg_4201_reg[31]_i_1 
       (.CI(\mul_ln18_7_reg_4201_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_7_reg_4201_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_7_reg_4201_reg[31]_i_1_n_4 ,\mul_ln18_7_reg_4201_reg[31]_i_1_n_5 ,\mul_ln18_7_reg_4201_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(D[31:28]),
        .S({\mul_ln18_7_reg_4201[31]_i_2_n_3 ,\mul_ln18_7_reg_4201[31]_i_3_n_3 ,\mul_ln18_7_reg_4201[31]_i_4_n_3 ,\mul_ln18_7_reg_4201[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_b_11_reg_1045[31],value_b_11_reg_1045[31],value_b_11_reg_1045[31],value_b_11_reg_1045[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_11_reg_1045[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_12
   (value_a_10_reg_9850,
    ap_NS_fsm110_out,
    A,
    \add_ln39_1_reg_3633_reg[8] ,
    buff0_reg_0,
    Q,
    ap_clk,
    value_b_8_reg_1009,
    buff0_reg_1,
    D,
    tmp_product_0,
    tmp_product_1,
    and_ln35_1_reg_3933,
    tmp_product_2,
    \ap_CS_fsm_reg[34]_i_4_0 ,
    m_read_reg_3595);
  output value_a_10_reg_9850;
  output ap_NS_fsm110_out;
  output [16:0]A;
  output [0:0]\add_ln39_1_reg_3633_reg[8] ;
  output [31:0]buff0_reg_0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]value_b_8_reg_1009;
  input [14:0]buff0_reg_1;
  input [16:0]D;
  input [0:0]tmp_product_0;
  input tmp_product_1;
  input and_ln35_1_reg_3933;
  input [7:0]tmp_product_2;
  input [7:0]\ap_CS_fsm_reg[34]_i_4_0 ;
  input [0:0]m_read_reg_3595;

  wire [16:0]A;
  wire [16:0]D;
  wire [3:0]Q;
  wire [0:0]\add_ln39_1_reg_3633_reg[8] ;
  wire and_ln35_1_reg_3933;
  wire \ap_CS_fsm[34]_i_10_n_3 ;
  wire \ap_CS_fsm[34]_i_11_n_3 ;
  wire \ap_CS_fsm[34]_i_12_n_3 ;
  wire \ap_CS_fsm[34]_i_13_n_3 ;
  wire \ap_CS_fsm[34]_i_5_n_3 ;
  wire \ap_CS_fsm[34]_i_6_n_3 ;
  wire \ap_CS_fsm[34]_i_7_n_3 ;
  wire \ap_CS_fsm[34]_i_8_n_3 ;
  wire \ap_CS_fsm[34]_i_9_n_3 ;
  wire [7:0]\ap_CS_fsm_reg[34]_i_4_0 ;
  wire \ap_CS_fsm_reg[34]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[34]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[34]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[34]_i_4_n_6 ;
  wire ap_NS_fsm110_out;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire [31:0]buff0_reg_0;
  wire [14:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]m_read_reg_3595;
  wire \mul_ln18_8_reg_4206[19]_i_2_n_3 ;
  wire \mul_ln18_8_reg_4206[19]_i_3_n_3 ;
  wire \mul_ln18_8_reg_4206[19]_i_4_n_3 ;
  wire \mul_ln18_8_reg_4206[23]_i_2_n_3 ;
  wire \mul_ln18_8_reg_4206[23]_i_3_n_3 ;
  wire \mul_ln18_8_reg_4206[23]_i_4_n_3 ;
  wire \mul_ln18_8_reg_4206[23]_i_5_n_3 ;
  wire \mul_ln18_8_reg_4206[27]_i_2_n_3 ;
  wire \mul_ln18_8_reg_4206[27]_i_3_n_3 ;
  wire \mul_ln18_8_reg_4206[27]_i_4_n_3 ;
  wire \mul_ln18_8_reg_4206[27]_i_5_n_3 ;
  wire \mul_ln18_8_reg_4206[31]_i_2_n_3 ;
  wire \mul_ln18_8_reg_4206[31]_i_3_n_3 ;
  wire \mul_ln18_8_reg_4206[31]_i_4_n_3 ;
  wire \mul_ln18_8_reg_4206[31]_i_5_n_3 ;
  wire \mul_ln18_8_reg_4206_reg[19]_i_1_n_3 ;
  wire \mul_ln18_8_reg_4206_reg[19]_i_1_n_4 ;
  wire \mul_ln18_8_reg_4206_reg[19]_i_1_n_5 ;
  wire \mul_ln18_8_reg_4206_reg[19]_i_1_n_6 ;
  wire \mul_ln18_8_reg_4206_reg[23]_i_1_n_3 ;
  wire \mul_ln18_8_reg_4206_reg[23]_i_1_n_4 ;
  wire \mul_ln18_8_reg_4206_reg[23]_i_1_n_5 ;
  wire \mul_ln18_8_reg_4206_reg[23]_i_1_n_6 ;
  wire \mul_ln18_8_reg_4206_reg[27]_i_1_n_3 ;
  wire \mul_ln18_8_reg_4206_reg[27]_i_1_n_4 ;
  wire \mul_ln18_8_reg_4206_reg[27]_i_1_n_5 ;
  wire \mul_ln18_8_reg_4206_reg[27]_i_1_n_6 ;
  wire \mul_ln18_8_reg_4206_reg[31]_i_1_n_4 ;
  wire \mul_ln18_8_reg_4206_reg[31]_i_1_n_5 ;
  wire \mul_ln18_8_reg_4206_reg[31]_i_1_n_6 ;
  wire [0:0]tmp_product_0;
  wire tmp_product_1;
  wire [7:0]tmp_product_2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire value_a_10_reg_9850;
  wire [31:0]value_b_8_reg_1009;
  wire [3:1]\NLW_ap_CS_fsm_reg[34]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_4_O_UNCONNECTED ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_8_reg_4206_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[34]_i_10 
       (.I0(\ap_CS_fsm_reg[34]_i_4_0 [7]),
        .I1(tmp_product_2[6]),
        .I2(tmp_product_2[5]),
        .I3(\ap_CS_fsm_reg[34]_i_4_0 [6]),
        .O(\ap_CS_fsm[34]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[34]_i_11 
       (.I0(\ap_CS_fsm_reg[34]_i_4_0 [5]),
        .I1(tmp_product_2[4]),
        .I2(tmp_product_2[3]),
        .I3(\ap_CS_fsm_reg[34]_i_4_0 [4]),
        .O(\ap_CS_fsm[34]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[34]_i_12 
       (.I0(\ap_CS_fsm_reg[34]_i_4_0 [3]),
        .I1(tmp_product_2[2]),
        .I2(tmp_product_2[1]),
        .I3(\ap_CS_fsm_reg[34]_i_4_0 [2]),
        .O(\ap_CS_fsm[34]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[34]_i_13 
       (.I0(\ap_CS_fsm_reg[34]_i_4_0 [1]),
        .I1(tmp_product_2[0]),
        .I2(\ap_CS_fsm_reg[34]_i_4_0 [0]),
        .I3(m_read_reg_3595),
        .O(\ap_CS_fsm[34]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[34]_i_5 
       (.I0(tmp_product_2[7]),
        .O(\ap_CS_fsm[34]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[34]_i_6 
       (.I0(tmp_product_2[5]),
        .I1(\ap_CS_fsm_reg[34]_i_4_0 [6]),
        .I2(\ap_CS_fsm_reg[34]_i_4_0 [7]),
        .I3(tmp_product_2[6]),
        .O(\ap_CS_fsm[34]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[34]_i_7 
       (.I0(tmp_product_2[3]),
        .I1(\ap_CS_fsm_reg[34]_i_4_0 [4]),
        .I2(\ap_CS_fsm_reg[34]_i_4_0 [5]),
        .I3(tmp_product_2[4]),
        .O(\ap_CS_fsm[34]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[34]_i_8 
       (.I0(tmp_product_2[1]),
        .I1(\ap_CS_fsm_reg[34]_i_4_0 [2]),
        .I2(\ap_CS_fsm_reg[34]_i_4_0 [3]),
        .I3(tmp_product_2[2]),
        .O(\ap_CS_fsm[34]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[34]_i_9 
       (.I0(m_read_reg_3595),
        .I1(\ap_CS_fsm_reg[34]_i_4_0 [0]),
        .I2(\ap_CS_fsm_reg[34]_i_4_0 [1]),
        .I3(tmp_product_2[0]),
        .O(\ap_CS_fsm[34]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[34]_i_2 
       (.CI(\ap_CS_fsm_reg[34]_i_4_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[34]_i_2_CO_UNCONNECTED [3:1],\add_ln39_1_reg_3633_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product_2[7]}),
        .O(\NLW_ap_CS_fsm_reg[34]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[34]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[34]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[34]_i_4_n_3 ,\ap_CS_fsm_reg[34]_i_4_n_4 ,\ap_CS_fsm_reg[34]_i_4_n_5 ,\ap_CS_fsm_reg[34]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[34]_i_6_n_3 ,\ap_CS_fsm[34]_i_7_n_3 ,\ap_CS_fsm[34]_i_8_n_3 ,\ap_CS_fsm[34]_i_9_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[34]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[34]_i_10_n_3 ,\ap_CS_fsm[34]_i_11_n_3 ,\ap_CS_fsm[34]_i_12_n_3 ,\ap_CS_fsm[34]_i_13_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_8_reg_1009[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[3]),
        .CEA2(Q[3]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(value_a_10_reg_9850),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_NS_fsm110_out),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(buff0_reg_0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(buff0_reg_0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(buff0_reg_0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(buff0_reg_0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(buff0_reg_0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(buff0_reg_0[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(buff0_reg_0[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(buff0_reg_0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(buff0_reg_0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(buff0_reg_0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(buff0_reg_0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(buff0_reg_0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(buff0_reg_0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(buff0_reg_0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(buff0_reg_0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(buff0_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_8_reg_4206[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_8_reg_4206[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_8_reg_4206[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_8_reg_4206[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_8_reg_4206[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_8_reg_4206[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_8_reg_4206[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_8_reg_4206[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_8_reg_4206[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_8_reg_4206[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_8_reg_4206[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_8_reg_4206[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_8_reg_4206[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_8_reg_4206[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_8_reg_4206[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_8_reg_4206[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_8_reg_4206_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_8_reg_4206_reg[19]_i_1_n_3 ,\mul_ln18_8_reg_4206_reg[19]_i_1_n_4 ,\mul_ln18_8_reg_4206_reg[19]_i_1_n_5 ,\mul_ln18_8_reg_4206_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(buff0_reg_0[19:16]),
        .S({\mul_ln18_8_reg_4206[19]_i_2_n_3 ,\mul_ln18_8_reg_4206[19]_i_3_n_3 ,\mul_ln18_8_reg_4206[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_8_reg_4206_reg[23]_i_1 
       (.CI(\mul_ln18_8_reg_4206_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_8_reg_4206_reg[23]_i_1_n_3 ,\mul_ln18_8_reg_4206_reg[23]_i_1_n_4 ,\mul_ln18_8_reg_4206_reg[23]_i_1_n_5 ,\mul_ln18_8_reg_4206_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(buff0_reg_0[23:20]),
        .S({\mul_ln18_8_reg_4206[23]_i_2_n_3 ,\mul_ln18_8_reg_4206[23]_i_3_n_3 ,\mul_ln18_8_reg_4206[23]_i_4_n_3 ,\mul_ln18_8_reg_4206[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_8_reg_4206_reg[27]_i_1 
       (.CI(\mul_ln18_8_reg_4206_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_8_reg_4206_reg[27]_i_1_n_3 ,\mul_ln18_8_reg_4206_reg[27]_i_1_n_4 ,\mul_ln18_8_reg_4206_reg[27]_i_1_n_5 ,\mul_ln18_8_reg_4206_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(buff0_reg_0[27:24]),
        .S({\mul_ln18_8_reg_4206[27]_i_2_n_3 ,\mul_ln18_8_reg_4206[27]_i_3_n_3 ,\mul_ln18_8_reg_4206[27]_i_4_n_3 ,\mul_ln18_8_reg_4206[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_8_reg_4206_reg[31]_i_1 
       (.CI(\mul_ln18_8_reg_4206_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_8_reg_4206_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_8_reg_4206_reg[31]_i_1_n_4 ,\mul_ln18_8_reg_4206_reg[31]_i_1_n_5 ,\mul_ln18_8_reg_4206_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(buff0_reg_0[31:28]),
        .S({\mul_ln18_8_reg_4206[31]_i_2_n_3 ,\mul_ln18_8_reg_4206[31]_i_3_n_3 ,\mul_ln18_8_reg_4206[31]_i_4_n_3 ,\mul_ln18_8_reg_4206[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_b_8_reg_1009[31],value_b_8_reg_1009[31],value_b_8_reg_1009[31],value_b_8_reg_1009[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(value_a_10_reg_9850),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[3]),
        .CEB2(Q[3]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(ap_NS_fsm110_out),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_8_reg_1009[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[3]),
        .CEA2(Q[3]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(value_a_10_reg_9850),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_NS_fsm110_out),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  FDRE tmp_product__0__0
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[16]),
        .Q(A[16]),
        .R(1'b0));
  FDRE tmp_product__1
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[15]),
        .Q(A[15]),
        .R(1'b0));
  FDRE tmp_product__10
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[6]),
        .Q(A[6]),
        .R(1'b0));
  FDRE tmp_product__11
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[5]),
        .Q(A[5]),
        .R(1'b0));
  FDRE tmp_product__12
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[4]),
        .Q(A[4]),
        .R(1'b0));
  FDRE tmp_product__13
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[3]),
        .Q(A[3]),
        .R(1'b0));
  FDRE tmp_product__14
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[2]),
        .Q(A[2]),
        .R(1'b0));
  FDRE tmp_product__15
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[1]),
        .Q(A[1]),
        .R(1'b0));
  FDRE tmp_product__16
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[0]),
        .Q(A[0]),
        .R(1'b0));
  FDRE tmp_product__2
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[14]),
        .Q(A[14]),
        .R(1'b0));
  FDRE tmp_product__3
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[13]),
        .Q(A[13]),
        .R(1'b0));
  FDRE tmp_product__4
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[12]),
        .Q(A[12]),
        .R(1'b0));
  FDRE tmp_product__5
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[11]),
        .Q(A[11]),
        .R(1'b0));
  FDRE tmp_product__6
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[10]),
        .Q(A[10]),
        .R(1'b0));
  FDRE tmp_product__7
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[9]),
        .Q(A[9]),
        .R(1'b0));
  FDRE tmp_product__8
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[8]),
        .Q(A[8]),
        .R(1'b0));
  FDRE tmp_product__9
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[7]),
        .Q(A[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_1__2
       (.I0(and_ln35_1_reg_3933),
        .I1(Q[2]),
        .O(value_a_10_reg_9850));
  LUT4 #(
    .INIT(16'h222A)) 
    tmp_product_i_2__0
       (.I0(Q[0]),
        .I1(\add_ln39_1_reg_3633_reg[8] ),
        .I2(tmp_product_0),
        .I3(tmp_product_1),
        .O(ap_NS_fsm110_out));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_13
   (D,
    Q,
    ap_clk,
    value_b_9_reg_1021,
    value_a_10_reg_985);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]value_b_9_reg_1021;
  input [31:0]value_a_10_reg_985;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_9_reg_4211[19]_i_2_n_3 ;
  wire \mul_ln18_9_reg_4211[19]_i_3_n_3 ;
  wire \mul_ln18_9_reg_4211[19]_i_4_n_3 ;
  wire \mul_ln18_9_reg_4211[23]_i_2_n_3 ;
  wire \mul_ln18_9_reg_4211[23]_i_3_n_3 ;
  wire \mul_ln18_9_reg_4211[23]_i_4_n_3 ;
  wire \mul_ln18_9_reg_4211[23]_i_5_n_3 ;
  wire \mul_ln18_9_reg_4211[27]_i_2_n_3 ;
  wire \mul_ln18_9_reg_4211[27]_i_3_n_3 ;
  wire \mul_ln18_9_reg_4211[27]_i_4_n_3 ;
  wire \mul_ln18_9_reg_4211[27]_i_5_n_3 ;
  wire \mul_ln18_9_reg_4211[31]_i_2_n_3 ;
  wire \mul_ln18_9_reg_4211[31]_i_3_n_3 ;
  wire \mul_ln18_9_reg_4211[31]_i_4_n_3 ;
  wire \mul_ln18_9_reg_4211[31]_i_5_n_3 ;
  wire \mul_ln18_9_reg_4211_reg[19]_i_1_n_3 ;
  wire \mul_ln18_9_reg_4211_reg[19]_i_1_n_4 ;
  wire \mul_ln18_9_reg_4211_reg[19]_i_1_n_5 ;
  wire \mul_ln18_9_reg_4211_reg[19]_i_1_n_6 ;
  wire \mul_ln18_9_reg_4211_reg[23]_i_1_n_3 ;
  wire \mul_ln18_9_reg_4211_reg[23]_i_1_n_4 ;
  wire \mul_ln18_9_reg_4211_reg[23]_i_1_n_5 ;
  wire \mul_ln18_9_reg_4211_reg[23]_i_1_n_6 ;
  wire \mul_ln18_9_reg_4211_reg[27]_i_1_n_3 ;
  wire \mul_ln18_9_reg_4211_reg[27]_i_1_n_4 ;
  wire \mul_ln18_9_reg_4211_reg[27]_i_1_n_5 ;
  wire \mul_ln18_9_reg_4211_reg[27]_i_1_n_6 ;
  wire \mul_ln18_9_reg_4211_reg[31]_i_1_n_4 ;
  wire \mul_ln18_9_reg_4211_reg[31]_i_1_n_5 ;
  wire \mul_ln18_9_reg_4211_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_a_10_reg_985;
  wire [31:0]value_b_9_reg_1021;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_9_reg_4211_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_9_reg_1021[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_a_10_reg_985[31],value_a_10_reg_985[31],value_a_10_reg_985[31],value_a_10_reg_985[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_9_reg_4211[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_9_reg_4211[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_9_reg_4211[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_9_reg_4211[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_9_reg_4211[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_9_reg_4211[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_9_reg_4211[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_9_reg_4211[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_9_reg_4211[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_9_reg_4211[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_9_reg_4211[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_9_reg_4211[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_9_reg_4211[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_9_reg_4211[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_9_reg_4211[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_9_reg_4211[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_9_reg_4211_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_9_reg_4211_reg[19]_i_1_n_3 ,\mul_ln18_9_reg_4211_reg[19]_i_1_n_4 ,\mul_ln18_9_reg_4211_reg[19]_i_1_n_5 ,\mul_ln18_9_reg_4211_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln18_9_reg_4211[19]_i_2_n_3 ,\mul_ln18_9_reg_4211[19]_i_3_n_3 ,\mul_ln18_9_reg_4211[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_9_reg_4211_reg[23]_i_1 
       (.CI(\mul_ln18_9_reg_4211_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_9_reg_4211_reg[23]_i_1_n_3 ,\mul_ln18_9_reg_4211_reg[23]_i_1_n_4 ,\mul_ln18_9_reg_4211_reg[23]_i_1_n_5 ,\mul_ln18_9_reg_4211_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(D[23:20]),
        .S({\mul_ln18_9_reg_4211[23]_i_2_n_3 ,\mul_ln18_9_reg_4211[23]_i_3_n_3 ,\mul_ln18_9_reg_4211[23]_i_4_n_3 ,\mul_ln18_9_reg_4211[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_9_reg_4211_reg[27]_i_1 
       (.CI(\mul_ln18_9_reg_4211_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_9_reg_4211_reg[27]_i_1_n_3 ,\mul_ln18_9_reg_4211_reg[27]_i_1_n_4 ,\mul_ln18_9_reg_4211_reg[27]_i_1_n_5 ,\mul_ln18_9_reg_4211_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(D[27:24]),
        .S({\mul_ln18_9_reg_4211[27]_i_2_n_3 ,\mul_ln18_9_reg_4211[27]_i_3_n_3 ,\mul_ln18_9_reg_4211[27]_i_4_n_3 ,\mul_ln18_9_reg_4211[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_9_reg_4211_reg[31]_i_1 
       (.CI(\mul_ln18_9_reg_4211_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_9_reg_4211_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_9_reg_4211_reg[31]_i_1_n_4 ,\mul_ln18_9_reg_4211_reg[31]_i_1_n_5 ,\mul_ln18_9_reg_4211_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(D[31:28]),
        .S({\mul_ln18_9_reg_4211[31]_i_2_n_3 ,\mul_ln18_9_reg_4211[31]_i_3_n_3 ,\mul_ln18_9_reg_4211[31]_i_4_n_3 ,\mul_ln18_9_reg_4211[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_a_10_reg_985[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_b_9_reg_1021[31],value_b_9_reg_1021[31],value_b_9_reg_1021[31],value_b_9_reg_1021[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_9_reg_1021[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,value_a_10_reg_985[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_2
   (value_a_11_reg_9970,
    ap_NS_fsm18_out,
    A,
    CO,
    buff0_reg_0,
    Q,
    ap_clk,
    tmp_product_0,
    buff0_reg_1,
    D,
    tmp_product_1,
    tmp_product_2,
    and_ln35_2_reg_3953,
    sub14_reg_3623,
    \and_ln35_2_reg_3953_reg[0]_i_3_0 ,
    sub_reg_3613);
  output value_a_11_reg_9970;
  output ap_NS_fsm18_out;
  output [16:0]A;
  output [0:0]CO;
  output [31:0]buff0_reg_0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [14:0]buff0_reg_1;
  input [16:0]D;
  input [1:0]tmp_product_1;
  input tmp_product_2;
  input and_ln35_2_reg_3953;
  input [0:0]sub14_reg_3623;
  input [7:0]\and_ln35_2_reg_3953_reg[0]_i_3_0 ;
  input [7:0]sub_reg_3613;

  wire [16:0]A;
  wire [0:0]CO;
  wire [16:0]D;
  wire [3:0]Q;
  wire and_ln35_2_reg_3953;
  wire \and_ln35_2_reg_3953[0]_i_10_n_3 ;
  wire \and_ln35_2_reg_3953[0]_i_11_n_3 ;
  wire \and_ln35_2_reg_3953[0]_i_12_n_3 ;
  wire \and_ln35_2_reg_3953[0]_i_4_n_3 ;
  wire \and_ln35_2_reg_3953[0]_i_5_n_3 ;
  wire \and_ln35_2_reg_3953[0]_i_6_n_3 ;
  wire \and_ln35_2_reg_3953[0]_i_7_n_3 ;
  wire \and_ln35_2_reg_3953[0]_i_8_n_3 ;
  wire \and_ln35_2_reg_3953[0]_i_9_n_3 ;
  wire [7:0]\and_ln35_2_reg_3953_reg[0]_i_3_0 ;
  wire \and_ln35_2_reg_3953_reg[0]_i_3_n_3 ;
  wire \and_ln35_2_reg_3953_reg[0]_i_3_n_4 ;
  wire \and_ln35_2_reg_3953_reg[0]_i_3_n_5 ;
  wire \and_ln35_2_reg_3953_reg[0]_i_3_n_6 ;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire [31:0]buff0_reg_0;
  wire [14:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_12_reg_4226[19]_i_2_n_3 ;
  wire \mul_ln18_12_reg_4226[19]_i_3_n_3 ;
  wire \mul_ln18_12_reg_4226[19]_i_4_n_3 ;
  wire \mul_ln18_12_reg_4226[23]_i_2_n_3 ;
  wire \mul_ln18_12_reg_4226[23]_i_3_n_3 ;
  wire \mul_ln18_12_reg_4226[23]_i_4_n_3 ;
  wire \mul_ln18_12_reg_4226[23]_i_5_n_3 ;
  wire \mul_ln18_12_reg_4226[27]_i_2_n_3 ;
  wire \mul_ln18_12_reg_4226[27]_i_3_n_3 ;
  wire \mul_ln18_12_reg_4226[27]_i_4_n_3 ;
  wire \mul_ln18_12_reg_4226[27]_i_5_n_3 ;
  wire \mul_ln18_12_reg_4226[31]_i_2_n_3 ;
  wire \mul_ln18_12_reg_4226[31]_i_3_n_3 ;
  wire \mul_ln18_12_reg_4226[31]_i_4_n_3 ;
  wire \mul_ln18_12_reg_4226[31]_i_5_n_3 ;
  wire \mul_ln18_12_reg_4226_reg[19]_i_1_n_3 ;
  wire \mul_ln18_12_reg_4226_reg[19]_i_1_n_4 ;
  wire \mul_ln18_12_reg_4226_reg[19]_i_1_n_5 ;
  wire \mul_ln18_12_reg_4226_reg[19]_i_1_n_6 ;
  wire \mul_ln18_12_reg_4226_reg[23]_i_1_n_3 ;
  wire \mul_ln18_12_reg_4226_reg[23]_i_1_n_4 ;
  wire \mul_ln18_12_reg_4226_reg[23]_i_1_n_5 ;
  wire \mul_ln18_12_reg_4226_reg[23]_i_1_n_6 ;
  wire \mul_ln18_12_reg_4226_reg[27]_i_1_n_3 ;
  wire \mul_ln18_12_reg_4226_reg[27]_i_1_n_4 ;
  wire \mul_ln18_12_reg_4226_reg[27]_i_1_n_5 ;
  wire \mul_ln18_12_reg_4226_reg[27]_i_1_n_6 ;
  wire \mul_ln18_12_reg_4226_reg[31]_i_1_n_4 ;
  wire \mul_ln18_12_reg_4226_reg[31]_i_1_n_5 ;
  wire \mul_ln18_12_reg_4226_reg[31]_i_1_n_6 ;
  wire [0:0]sub14_reg_3623;
  wire [7:0]sub_reg_3613;
  wire [31:0]tmp_product_0;
  wire [1:0]tmp_product_1;
  wire tmp_product_2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire value_a_11_reg_9970;
  wire [3:1]\NLW_and_ln35_2_reg_3953_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_2_reg_3953_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_2_reg_3953_reg[0]_i_3_O_UNCONNECTED ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_12_reg_4226_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln35_2_reg_3953[0]_i_10 
       (.I0(\and_ln35_2_reg_3953_reg[0]_i_3_0 [5]),
        .I1(sub_reg_3613[4]),
        .I2(sub_reg_3613[3]),
        .I3(\and_ln35_2_reg_3953_reg[0]_i_3_0 [4]),
        .O(\and_ln35_2_reg_3953[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln35_2_reg_3953[0]_i_11 
       (.I0(\and_ln35_2_reg_3953_reg[0]_i_3_0 [3]),
        .I1(sub_reg_3613[2]),
        .I2(sub_reg_3613[1]),
        .I3(\and_ln35_2_reg_3953_reg[0]_i_3_0 [2]),
        .O(\and_ln35_2_reg_3953[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln35_2_reg_3953[0]_i_12 
       (.I0(sub14_reg_3623),
        .I1(\and_ln35_2_reg_3953_reg[0]_i_3_0 [0]),
        .I2(sub_reg_3613[0]),
        .I3(\and_ln35_2_reg_3953_reg[0]_i_3_0 [1]),
        .O(\and_ln35_2_reg_3953[0]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln35_2_reg_3953[0]_i_4 
       (.I0(sub_reg_3613[7]),
        .O(\and_ln35_2_reg_3953[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \and_ln35_2_reg_3953[0]_i_5 
       (.I0(sub_reg_3613[5]),
        .I1(\and_ln35_2_reg_3953_reg[0]_i_3_0 [6]),
        .I2(\and_ln35_2_reg_3953_reg[0]_i_3_0 [7]),
        .I3(sub_reg_3613[6]),
        .O(\and_ln35_2_reg_3953[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \and_ln35_2_reg_3953[0]_i_6 
       (.I0(sub_reg_3613[3]),
        .I1(\and_ln35_2_reg_3953_reg[0]_i_3_0 [4]),
        .I2(\and_ln35_2_reg_3953_reg[0]_i_3_0 [5]),
        .I3(sub_reg_3613[4]),
        .O(\and_ln35_2_reg_3953[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \and_ln35_2_reg_3953[0]_i_7 
       (.I0(sub_reg_3613[1]),
        .I1(\and_ln35_2_reg_3953_reg[0]_i_3_0 [2]),
        .I2(\and_ln35_2_reg_3953_reg[0]_i_3_0 [3]),
        .I3(sub_reg_3613[2]),
        .O(\and_ln35_2_reg_3953[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \and_ln35_2_reg_3953[0]_i_8 
       (.I0(sub14_reg_3623),
        .I1(\and_ln35_2_reg_3953_reg[0]_i_3_0 [0]),
        .I2(\and_ln35_2_reg_3953_reg[0]_i_3_0 [1]),
        .I3(sub_reg_3613[0]),
        .O(\and_ln35_2_reg_3953[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln35_2_reg_3953[0]_i_9 
       (.I0(\and_ln35_2_reg_3953_reg[0]_i_3_0 [7]),
        .I1(sub_reg_3613[6]),
        .I2(sub_reg_3613[5]),
        .I3(\and_ln35_2_reg_3953_reg[0]_i_3_0 [6]),
        .O(\and_ln35_2_reg_3953[0]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln35_2_reg_3953_reg[0]_i_2 
       (.CI(\and_ln35_2_reg_3953_reg[0]_i_3_n_3 ),
        .CO({\NLW_and_ln35_2_reg_3953_reg[0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sub_reg_3613[7]}),
        .O(\NLW_and_ln35_2_reg_3953_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln35_2_reg_3953[0]_i_4_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln35_2_reg_3953_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\and_ln35_2_reg_3953_reg[0]_i_3_n_3 ,\and_ln35_2_reg_3953_reg[0]_i_3_n_4 ,\and_ln35_2_reg_3953_reg[0]_i_3_n_5 ,\and_ln35_2_reg_3953_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln35_2_reg_3953[0]_i_5_n_3 ,\and_ln35_2_reg_3953[0]_i_6_n_3 ,\and_ln35_2_reg_3953[0]_i_7_n_3 ,\and_ln35_2_reg_3953[0]_i_8_n_3 }),
        .O(\NLW_and_ln35_2_reg_3953_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln35_2_reg_3953[0]_i_9_n_3 ,\and_ln35_2_reg_3953[0]_i_10_n_3 ,\and_ln35_2_reg_3953[0]_i_11_n_3 ,\and_ln35_2_reg_3953[0]_i_12_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[3]),
        .CEA2(Q[3]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(value_a_11_reg_9970),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_NS_fsm18_out),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(buff0_reg_0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(buff0_reg_0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(buff0_reg_0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(buff0_reg_0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(buff0_reg_0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(buff0_reg_0[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(buff0_reg_0[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(buff0_reg_0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(buff0_reg_0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(buff0_reg_0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(buff0_reg_0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(buff0_reg_0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(buff0_reg_0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(buff0_reg_0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(buff0_reg_0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(buff0_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_12_reg_4226[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_12_reg_4226[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_12_reg_4226[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_12_reg_4226[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_12_reg_4226[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_12_reg_4226[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_12_reg_4226[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_12_reg_4226[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_12_reg_4226[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_12_reg_4226[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_12_reg_4226[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_12_reg_4226[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_12_reg_4226[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_12_reg_4226[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_12_reg_4226[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_12_reg_4226[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_12_reg_4226_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_12_reg_4226_reg[19]_i_1_n_3 ,\mul_ln18_12_reg_4226_reg[19]_i_1_n_4 ,\mul_ln18_12_reg_4226_reg[19]_i_1_n_5 ,\mul_ln18_12_reg_4226_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(buff0_reg_0[19:16]),
        .S({\mul_ln18_12_reg_4226[19]_i_2_n_3 ,\mul_ln18_12_reg_4226[19]_i_3_n_3 ,\mul_ln18_12_reg_4226[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_12_reg_4226_reg[23]_i_1 
       (.CI(\mul_ln18_12_reg_4226_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_12_reg_4226_reg[23]_i_1_n_3 ,\mul_ln18_12_reg_4226_reg[23]_i_1_n_4 ,\mul_ln18_12_reg_4226_reg[23]_i_1_n_5 ,\mul_ln18_12_reg_4226_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(buff0_reg_0[23:20]),
        .S({\mul_ln18_12_reg_4226[23]_i_2_n_3 ,\mul_ln18_12_reg_4226[23]_i_3_n_3 ,\mul_ln18_12_reg_4226[23]_i_4_n_3 ,\mul_ln18_12_reg_4226[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_12_reg_4226_reg[27]_i_1 
       (.CI(\mul_ln18_12_reg_4226_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_12_reg_4226_reg[27]_i_1_n_3 ,\mul_ln18_12_reg_4226_reg[27]_i_1_n_4 ,\mul_ln18_12_reg_4226_reg[27]_i_1_n_5 ,\mul_ln18_12_reg_4226_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(buff0_reg_0[27:24]),
        .S({\mul_ln18_12_reg_4226[27]_i_2_n_3 ,\mul_ln18_12_reg_4226[27]_i_3_n_3 ,\mul_ln18_12_reg_4226[27]_i_4_n_3 ,\mul_ln18_12_reg_4226[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_12_reg_4226_reg[31]_i_1 
       (.CI(\mul_ln18_12_reg_4226_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_12_reg_4226_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_12_reg_4226_reg[31]_i_1_n_4 ,\mul_ln18_12_reg_4226_reg[31]_i_1_n_5 ,\mul_ln18_12_reg_4226_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(buff0_reg_0[31:28]),
        .S({\mul_ln18_12_reg_4226[31]_i_2_n_3 ,\mul_ln18_12_reg_4226[31]_i_3_n_3 ,\mul_ln18_12_reg_4226[31]_i_4_n_3 ,\mul_ln18_12_reg_4226[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(value_a_11_reg_9970),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[3]),
        .CEB2(Q[3]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(ap_NS_fsm18_out),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[3]),
        .CEA2(Q[3]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(value_a_11_reg_9970),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_NS_fsm18_out),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  FDRE tmp_product__0__0
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[16]),
        .Q(A[16]),
        .R(1'b0));
  FDRE tmp_product__1
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[15]),
        .Q(A[15]),
        .R(1'b0));
  FDRE tmp_product__10
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[6]),
        .Q(A[6]),
        .R(1'b0));
  FDRE tmp_product__11
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[5]),
        .Q(A[5]),
        .R(1'b0));
  FDRE tmp_product__12
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[4]),
        .Q(A[4]),
        .R(1'b0));
  FDRE tmp_product__13
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[3]),
        .Q(A[3]),
        .R(1'b0));
  FDRE tmp_product__14
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[2]),
        .Q(A[2]),
        .R(1'b0));
  FDRE tmp_product__15
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[1]),
        .Q(A[1]),
        .R(1'b0));
  FDRE tmp_product__16
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[0]),
        .Q(A[0]),
        .R(1'b0));
  FDRE tmp_product__2
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[14]),
        .Q(A[14]),
        .R(1'b0));
  FDRE tmp_product__3
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[13]),
        .Q(A[13]),
        .R(1'b0));
  FDRE tmp_product__4
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[12]),
        .Q(A[12]),
        .R(1'b0));
  FDRE tmp_product__5
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[11]),
        .Q(A[11]),
        .R(1'b0));
  FDRE tmp_product__6
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[10]),
        .Q(A[10]),
        .R(1'b0));
  FDRE tmp_product__7
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[9]),
        .Q(A[9]),
        .R(1'b0));
  FDRE tmp_product__8
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[8]),
        .Q(A[8]),
        .R(1'b0));
  FDRE tmp_product__9
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[7]),
        .Q(A[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_1
       (.I0(and_ln35_2_reg_3953),
        .I1(Q[2]),
        .O(value_a_11_reg_9970));
  LUT5 #(
    .INIT(32'h22222AAA)) 
    tmp_product_i_2
       (.I0(Q[0]),
        .I1(CO),
        .I2(tmp_product_1[0]),
        .I3(tmp_product_1[1]),
        .I4(tmp_product_2),
        .O(ap_NS_fsm18_out));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_3
   (D,
    Q,
    ap_clk,
    tmp_product_0,
    value_a_11_reg_997);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]value_a_11_reg_997;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_13_reg_4231[19]_i_2_n_3 ;
  wire \mul_ln18_13_reg_4231[19]_i_3_n_3 ;
  wire \mul_ln18_13_reg_4231[19]_i_4_n_3 ;
  wire \mul_ln18_13_reg_4231[23]_i_2_n_3 ;
  wire \mul_ln18_13_reg_4231[23]_i_3_n_3 ;
  wire \mul_ln18_13_reg_4231[23]_i_4_n_3 ;
  wire \mul_ln18_13_reg_4231[23]_i_5_n_3 ;
  wire \mul_ln18_13_reg_4231[27]_i_2_n_3 ;
  wire \mul_ln18_13_reg_4231[27]_i_3_n_3 ;
  wire \mul_ln18_13_reg_4231[27]_i_4_n_3 ;
  wire \mul_ln18_13_reg_4231[27]_i_5_n_3 ;
  wire \mul_ln18_13_reg_4231[31]_i_2_n_3 ;
  wire \mul_ln18_13_reg_4231[31]_i_3_n_3 ;
  wire \mul_ln18_13_reg_4231[31]_i_4_n_3 ;
  wire \mul_ln18_13_reg_4231[31]_i_5_n_3 ;
  wire \mul_ln18_13_reg_4231_reg[19]_i_1_n_3 ;
  wire \mul_ln18_13_reg_4231_reg[19]_i_1_n_4 ;
  wire \mul_ln18_13_reg_4231_reg[19]_i_1_n_5 ;
  wire \mul_ln18_13_reg_4231_reg[19]_i_1_n_6 ;
  wire \mul_ln18_13_reg_4231_reg[23]_i_1_n_3 ;
  wire \mul_ln18_13_reg_4231_reg[23]_i_1_n_4 ;
  wire \mul_ln18_13_reg_4231_reg[23]_i_1_n_5 ;
  wire \mul_ln18_13_reg_4231_reg[23]_i_1_n_6 ;
  wire \mul_ln18_13_reg_4231_reg[27]_i_1_n_3 ;
  wire \mul_ln18_13_reg_4231_reg[27]_i_1_n_4 ;
  wire \mul_ln18_13_reg_4231_reg[27]_i_1_n_5 ;
  wire \mul_ln18_13_reg_4231_reg[27]_i_1_n_6 ;
  wire \mul_ln18_13_reg_4231_reg[31]_i_1_n_4 ;
  wire \mul_ln18_13_reg_4231_reg[31]_i_1_n_5 ;
  wire \mul_ln18_13_reg_4231_reg[31]_i_1_n_6 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_a_11_reg_997;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_13_reg_4231_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_a_11_reg_997[31],value_a_11_reg_997[31],value_a_11_reg_997[31],value_a_11_reg_997[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_13_reg_4231[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_13_reg_4231[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_13_reg_4231[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_13_reg_4231[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_13_reg_4231[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_13_reg_4231[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_13_reg_4231[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_13_reg_4231[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_13_reg_4231[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_13_reg_4231[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_13_reg_4231[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_13_reg_4231[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_13_reg_4231[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_13_reg_4231[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_13_reg_4231[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_13_reg_4231[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_13_reg_4231_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_13_reg_4231_reg[19]_i_1_n_3 ,\mul_ln18_13_reg_4231_reg[19]_i_1_n_4 ,\mul_ln18_13_reg_4231_reg[19]_i_1_n_5 ,\mul_ln18_13_reg_4231_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln18_13_reg_4231[19]_i_2_n_3 ,\mul_ln18_13_reg_4231[19]_i_3_n_3 ,\mul_ln18_13_reg_4231[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_13_reg_4231_reg[23]_i_1 
       (.CI(\mul_ln18_13_reg_4231_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_13_reg_4231_reg[23]_i_1_n_3 ,\mul_ln18_13_reg_4231_reg[23]_i_1_n_4 ,\mul_ln18_13_reg_4231_reg[23]_i_1_n_5 ,\mul_ln18_13_reg_4231_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(D[23:20]),
        .S({\mul_ln18_13_reg_4231[23]_i_2_n_3 ,\mul_ln18_13_reg_4231[23]_i_3_n_3 ,\mul_ln18_13_reg_4231[23]_i_4_n_3 ,\mul_ln18_13_reg_4231[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_13_reg_4231_reg[27]_i_1 
       (.CI(\mul_ln18_13_reg_4231_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_13_reg_4231_reg[27]_i_1_n_3 ,\mul_ln18_13_reg_4231_reg[27]_i_1_n_4 ,\mul_ln18_13_reg_4231_reg[27]_i_1_n_5 ,\mul_ln18_13_reg_4231_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(D[27:24]),
        .S({\mul_ln18_13_reg_4231[27]_i_2_n_3 ,\mul_ln18_13_reg_4231[27]_i_3_n_3 ,\mul_ln18_13_reg_4231[27]_i_4_n_3 ,\mul_ln18_13_reg_4231[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_13_reg_4231_reg[31]_i_1 
       (.CI(\mul_ln18_13_reg_4231_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_13_reg_4231_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_13_reg_4231_reg[31]_i_1_n_4 ,\mul_ln18_13_reg_4231_reg[31]_i_1_n_5 ,\mul_ln18_13_reg_4231_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(D[31:28]),
        .S({\mul_ln18_13_reg_4231[31]_i_2_n_3 ,\mul_ln18_13_reg_4231[31]_i_3_n_3 ,\mul_ln18_13_reg_4231[31]_i_4_n_3 ,\mul_ln18_13_reg_4231[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_a_11_reg_997[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,value_a_11_reg_997[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_4
   (D,
    Q,
    ap_clk,
    value_b_10_reg_1033,
    value_a_11_reg_997,
    tmp_product__0_0);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]value_b_10_reg_1033;
  input [31:0]value_a_11_reg_997;
  input [16:0]tmp_product__0_0;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_14_reg_4236[19]_i_2_n_3 ;
  wire \mul_ln18_14_reg_4236[19]_i_3_n_3 ;
  wire \mul_ln18_14_reg_4236[19]_i_4_n_3 ;
  wire \mul_ln18_14_reg_4236[23]_i_2_n_3 ;
  wire \mul_ln18_14_reg_4236[23]_i_3_n_3 ;
  wire \mul_ln18_14_reg_4236[23]_i_4_n_3 ;
  wire \mul_ln18_14_reg_4236[23]_i_5_n_3 ;
  wire \mul_ln18_14_reg_4236[27]_i_2_n_3 ;
  wire \mul_ln18_14_reg_4236[27]_i_3_n_3 ;
  wire \mul_ln18_14_reg_4236[27]_i_4_n_3 ;
  wire \mul_ln18_14_reg_4236[27]_i_5_n_3 ;
  wire \mul_ln18_14_reg_4236[31]_i_2_n_3 ;
  wire \mul_ln18_14_reg_4236[31]_i_3_n_3 ;
  wire \mul_ln18_14_reg_4236[31]_i_4_n_3 ;
  wire \mul_ln18_14_reg_4236[31]_i_5_n_3 ;
  wire \mul_ln18_14_reg_4236_reg[19]_i_1_n_3 ;
  wire \mul_ln18_14_reg_4236_reg[19]_i_1_n_4 ;
  wire \mul_ln18_14_reg_4236_reg[19]_i_1_n_5 ;
  wire \mul_ln18_14_reg_4236_reg[19]_i_1_n_6 ;
  wire \mul_ln18_14_reg_4236_reg[23]_i_1_n_3 ;
  wire \mul_ln18_14_reg_4236_reg[23]_i_1_n_4 ;
  wire \mul_ln18_14_reg_4236_reg[23]_i_1_n_5 ;
  wire \mul_ln18_14_reg_4236_reg[23]_i_1_n_6 ;
  wire \mul_ln18_14_reg_4236_reg[27]_i_1_n_3 ;
  wire \mul_ln18_14_reg_4236_reg[27]_i_1_n_4 ;
  wire \mul_ln18_14_reg_4236_reg[27]_i_1_n_5 ;
  wire \mul_ln18_14_reg_4236_reg[27]_i_1_n_6 ;
  wire \mul_ln18_14_reg_4236_reg[31]_i_1_n_4 ;
  wire \mul_ln18_14_reg_4236_reg[31]_i_1_n_5 ;
  wire \mul_ln18_14_reg_4236_reg[31]_i_1_n_6 ;
  wire [16:0]tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_a_11_reg_997;
  wire [31:0]value_b_10_reg_1033;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_14_reg_4236_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_10_reg_1033[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_a_11_reg_997[31],value_a_11_reg_997[31],value_a_11_reg_997[31],value_a_11_reg_997[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_14_reg_4236[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_14_reg_4236[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_14_reg_4236[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_14_reg_4236[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_14_reg_4236[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_14_reg_4236[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_14_reg_4236[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_14_reg_4236[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_14_reg_4236[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_14_reg_4236[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_14_reg_4236[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_14_reg_4236[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_14_reg_4236[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_14_reg_4236[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_14_reg_4236[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_14_reg_4236[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_14_reg_4236_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_14_reg_4236_reg[19]_i_1_n_3 ,\mul_ln18_14_reg_4236_reg[19]_i_1_n_4 ,\mul_ln18_14_reg_4236_reg[19]_i_1_n_5 ,\mul_ln18_14_reg_4236_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln18_14_reg_4236[19]_i_2_n_3 ,\mul_ln18_14_reg_4236[19]_i_3_n_3 ,\mul_ln18_14_reg_4236[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_14_reg_4236_reg[23]_i_1 
       (.CI(\mul_ln18_14_reg_4236_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_14_reg_4236_reg[23]_i_1_n_3 ,\mul_ln18_14_reg_4236_reg[23]_i_1_n_4 ,\mul_ln18_14_reg_4236_reg[23]_i_1_n_5 ,\mul_ln18_14_reg_4236_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(D[23:20]),
        .S({\mul_ln18_14_reg_4236[23]_i_2_n_3 ,\mul_ln18_14_reg_4236[23]_i_3_n_3 ,\mul_ln18_14_reg_4236[23]_i_4_n_3 ,\mul_ln18_14_reg_4236[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_14_reg_4236_reg[27]_i_1 
       (.CI(\mul_ln18_14_reg_4236_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_14_reg_4236_reg[27]_i_1_n_3 ,\mul_ln18_14_reg_4236_reg[27]_i_1_n_4 ,\mul_ln18_14_reg_4236_reg[27]_i_1_n_5 ,\mul_ln18_14_reg_4236_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(D[27:24]),
        .S({\mul_ln18_14_reg_4236[27]_i_2_n_3 ,\mul_ln18_14_reg_4236[27]_i_3_n_3 ,\mul_ln18_14_reg_4236[27]_i_4_n_3 ,\mul_ln18_14_reg_4236[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_14_reg_4236_reg[31]_i_1 
       (.CI(\mul_ln18_14_reg_4236_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_14_reg_4236_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_14_reg_4236_reg[31]_i_1_n_4 ,\mul_ln18_14_reg_4236_reg[31]_i_1_n_5 ,\mul_ln18_14_reg_4236_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(D[31:28]),
        .S({\mul_ln18_14_reg_4236[31]_i_2_n_3 ,\mul_ln18_14_reg_4236[31]_i_3_n_3 ,\mul_ln18_14_reg_4236[31]_i_4_n_3 ,\mul_ln18_14_reg_4236[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_a_11_reg_997[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_b_10_reg_1033[31],value_b_10_reg_1033[31],value_b_10_reg_1033[31],value_b_10_reg_1033[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,value_a_11_reg_997[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_5
   (D,
    Q,
    ap_clk,
    value_b_11_reg_1045,
    value_a_11_reg_997,
    tmp_product__0_0,
    tmp_product__0_1);
  output [31:0]D;
  input [1:0]Q;
  input ap_clk;
  input [31:0]value_b_11_reg_1045;
  input [31:0]value_a_11_reg_997;
  input [16:0]tmp_product__0_0;
  input [16:0]tmp_product__0_1;

  wire [31:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_15_reg_4241[19]_i_2_n_3 ;
  wire \mul_ln18_15_reg_4241[19]_i_3_n_3 ;
  wire \mul_ln18_15_reg_4241[19]_i_4_n_3 ;
  wire \mul_ln18_15_reg_4241[23]_i_2_n_3 ;
  wire \mul_ln18_15_reg_4241[23]_i_3_n_3 ;
  wire \mul_ln18_15_reg_4241[23]_i_4_n_3 ;
  wire \mul_ln18_15_reg_4241[23]_i_5_n_3 ;
  wire \mul_ln18_15_reg_4241[27]_i_2_n_3 ;
  wire \mul_ln18_15_reg_4241[27]_i_3_n_3 ;
  wire \mul_ln18_15_reg_4241[27]_i_4_n_3 ;
  wire \mul_ln18_15_reg_4241[27]_i_5_n_3 ;
  wire \mul_ln18_15_reg_4241[31]_i_2_n_3 ;
  wire \mul_ln18_15_reg_4241[31]_i_3_n_3 ;
  wire \mul_ln18_15_reg_4241[31]_i_4_n_3 ;
  wire \mul_ln18_15_reg_4241[31]_i_5_n_3 ;
  wire \mul_ln18_15_reg_4241_reg[19]_i_1_n_3 ;
  wire \mul_ln18_15_reg_4241_reg[19]_i_1_n_4 ;
  wire \mul_ln18_15_reg_4241_reg[19]_i_1_n_5 ;
  wire \mul_ln18_15_reg_4241_reg[19]_i_1_n_6 ;
  wire \mul_ln18_15_reg_4241_reg[23]_i_1_n_3 ;
  wire \mul_ln18_15_reg_4241_reg[23]_i_1_n_4 ;
  wire \mul_ln18_15_reg_4241_reg[23]_i_1_n_5 ;
  wire \mul_ln18_15_reg_4241_reg[23]_i_1_n_6 ;
  wire \mul_ln18_15_reg_4241_reg[27]_i_1_n_3 ;
  wire \mul_ln18_15_reg_4241_reg[27]_i_1_n_4 ;
  wire \mul_ln18_15_reg_4241_reg[27]_i_1_n_5 ;
  wire \mul_ln18_15_reg_4241_reg[27]_i_1_n_6 ;
  wire \mul_ln18_15_reg_4241_reg[31]_i_1_n_4 ;
  wire \mul_ln18_15_reg_4241_reg[31]_i_1_n_5 ;
  wire \mul_ln18_15_reg_4241_reg[31]_i_1_n_6 ;
  wire [16:0]tmp_product__0_0;
  wire [16:0]tmp_product__0_1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_a_11_reg_997;
  wire [31:0]value_b_11_reg_1045;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_15_reg_4241_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_11_reg_1045[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_a_11_reg_997[31],value_a_11_reg_997[31],value_a_11_reg_997[31],value_a_11_reg_997[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_15_reg_4241[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_15_reg_4241[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_15_reg_4241[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_15_reg_4241[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_15_reg_4241[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_15_reg_4241[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_15_reg_4241[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_15_reg_4241[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_15_reg_4241[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_15_reg_4241[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_15_reg_4241[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_15_reg_4241[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_15_reg_4241[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_15_reg_4241[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_15_reg_4241[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_15_reg_4241[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_15_reg_4241_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_15_reg_4241_reg[19]_i_1_n_3 ,\mul_ln18_15_reg_4241_reg[19]_i_1_n_4 ,\mul_ln18_15_reg_4241_reg[19]_i_1_n_5 ,\mul_ln18_15_reg_4241_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln18_15_reg_4241[19]_i_2_n_3 ,\mul_ln18_15_reg_4241[19]_i_3_n_3 ,\mul_ln18_15_reg_4241[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_15_reg_4241_reg[23]_i_1 
       (.CI(\mul_ln18_15_reg_4241_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_15_reg_4241_reg[23]_i_1_n_3 ,\mul_ln18_15_reg_4241_reg[23]_i_1_n_4 ,\mul_ln18_15_reg_4241_reg[23]_i_1_n_5 ,\mul_ln18_15_reg_4241_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(D[23:20]),
        .S({\mul_ln18_15_reg_4241[23]_i_2_n_3 ,\mul_ln18_15_reg_4241[23]_i_3_n_3 ,\mul_ln18_15_reg_4241[23]_i_4_n_3 ,\mul_ln18_15_reg_4241[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_15_reg_4241_reg[27]_i_1 
       (.CI(\mul_ln18_15_reg_4241_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_15_reg_4241_reg[27]_i_1_n_3 ,\mul_ln18_15_reg_4241_reg[27]_i_1_n_4 ,\mul_ln18_15_reg_4241_reg[27]_i_1_n_5 ,\mul_ln18_15_reg_4241_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(D[27:24]),
        .S({\mul_ln18_15_reg_4241[27]_i_2_n_3 ,\mul_ln18_15_reg_4241[27]_i_3_n_3 ,\mul_ln18_15_reg_4241[27]_i_4_n_3 ,\mul_ln18_15_reg_4241[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_15_reg_4241_reg[31]_i_1 
       (.CI(\mul_ln18_15_reg_4241_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_15_reg_4241_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_15_reg_4241_reg[31]_i_1_n_4 ,\mul_ln18_15_reg_4241_reg[31]_i_1_n_5 ,\mul_ln18_15_reg_4241_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(D[31:28]),
        .S({\mul_ln18_15_reg_4241[31]_i_2_n_3 ,\mul_ln18_15_reg_4241[31]_i_3_n_3 ,\mul_ln18_15_reg_4241[31]_i_4_n_3 ,\mul_ln18_15_reg_4241[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_a_11_reg_997[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_b_11_reg_1045[31],value_b_11_reg_1045[31],value_b_11_reg_1045[31],value_b_11_reg_1045[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product__0_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_6
   (value_b_9_reg_10210,
    ap_NS_fsm14_out,
    A,
    buff0_reg_0,
    Q,
    ap_clk,
    value_a_8_reg_961,
    buff0_reg_1,
    D,
    and_ln35_reg_3913);
  output value_b_9_reg_10210;
  output ap_NS_fsm14_out;
  output [16:0]A;
  output [31:0]buff0_reg_0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]value_a_8_reg_961;
  input [14:0]buff0_reg_1;
  input [16:0]D;
  input and_ln35_reg_3913;

  wire [16:0]A;
  wire [16:0]D;
  wire [3:0]Q;
  wire and_ln35_reg_3913;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire [31:0]buff0_reg_0;
  wire [14:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_1_reg_4176[19]_i_2_n_3 ;
  wire \mul_ln18_1_reg_4176[19]_i_3_n_3 ;
  wire \mul_ln18_1_reg_4176[19]_i_4_n_3 ;
  wire \mul_ln18_1_reg_4176[23]_i_2_n_3 ;
  wire \mul_ln18_1_reg_4176[23]_i_3_n_3 ;
  wire \mul_ln18_1_reg_4176[23]_i_4_n_3 ;
  wire \mul_ln18_1_reg_4176[23]_i_5_n_3 ;
  wire \mul_ln18_1_reg_4176[27]_i_2_n_3 ;
  wire \mul_ln18_1_reg_4176[27]_i_3_n_3 ;
  wire \mul_ln18_1_reg_4176[27]_i_4_n_3 ;
  wire \mul_ln18_1_reg_4176[27]_i_5_n_3 ;
  wire \mul_ln18_1_reg_4176[31]_i_2_n_3 ;
  wire \mul_ln18_1_reg_4176[31]_i_3_n_3 ;
  wire \mul_ln18_1_reg_4176[31]_i_4_n_3 ;
  wire \mul_ln18_1_reg_4176[31]_i_5_n_3 ;
  wire \mul_ln18_1_reg_4176_reg[19]_i_1_n_3 ;
  wire \mul_ln18_1_reg_4176_reg[19]_i_1_n_4 ;
  wire \mul_ln18_1_reg_4176_reg[19]_i_1_n_5 ;
  wire \mul_ln18_1_reg_4176_reg[19]_i_1_n_6 ;
  wire \mul_ln18_1_reg_4176_reg[23]_i_1_n_3 ;
  wire \mul_ln18_1_reg_4176_reg[23]_i_1_n_4 ;
  wire \mul_ln18_1_reg_4176_reg[23]_i_1_n_5 ;
  wire \mul_ln18_1_reg_4176_reg[23]_i_1_n_6 ;
  wire \mul_ln18_1_reg_4176_reg[27]_i_1_n_3 ;
  wire \mul_ln18_1_reg_4176_reg[27]_i_1_n_4 ;
  wire \mul_ln18_1_reg_4176_reg[27]_i_1_n_5 ;
  wire \mul_ln18_1_reg_4176_reg[27]_i_1_n_6 ;
  wire \mul_ln18_1_reg_4176_reg[31]_i_1_n_4 ;
  wire \mul_ln18_1_reg_4176_reg[31]_i_1_n_5 ;
  wire \mul_ln18_1_reg_4176_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_a_8_reg_961;
  wire value_b_9_reg_10210;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_1_reg_4176_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_a_8_reg_961[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[3]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(value_b_9_reg_10210),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_NS_fsm14_out),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(buff0_reg_0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(buff0_reg_0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(buff0_reg_0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(buff0_reg_0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(buff0_reg_0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(buff0_reg_0[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(buff0_reg_0[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(buff0_reg_0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(buff0_reg_0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(buff0_reg_0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(buff0_reg_0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(buff0_reg_0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(buff0_reg_0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(buff0_reg_0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(buff0_reg_0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(buff0_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_1_reg_4176[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_1_reg_4176[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_1_reg_4176[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_1_reg_4176[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_1_reg_4176[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_1_reg_4176[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_1_reg_4176[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_1_reg_4176[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_1_reg_4176[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_1_reg_4176[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_1_reg_4176[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_1_reg_4176[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_1_reg_4176[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_1_reg_4176[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_1_reg_4176[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_1_reg_4176[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_1_reg_4176_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_1_reg_4176_reg[19]_i_1_n_3 ,\mul_ln18_1_reg_4176_reg[19]_i_1_n_4 ,\mul_ln18_1_reg_4176_reg[19]_i_1_n_5 ,\mul_ln18_1_reg_4176_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(buff0_reg_0[19:16]),
        .S({\mul_ln18_1_reg_4176[19]_i_2_n_3 ,\mul_ln18_1_reg_4176[19]_i_3_n_3 ,\mul_ln18_1_reg_4176[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_1_reg_4176_reg[23]_i_1 
       (.CI(\mul_ln18_1_reg_4176_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_1_reg_4176_reg[23]_i_1_n_3 ,\mul_ln18_1_reg_4176_reg[23]_i_1_n_4 ,\mul_ln18_1_reg_4176_reg[23]_i_1_n_5 ,\mul_ln18_1_reg_4176_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(buff0_reg_0[23:20]),
        .S({\mul_ln18_1_reg_4176[23]_i_2_n_3 ,\mul_ln18_1_reg_4176[23]_i_3_n_3 ,\mul_ln18_1_reg_4176[23]_i_4_n_3 ,\mul_ln18_1_reg_4176[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_1_reg_4176_reg[27]_i_1 
       (.CI(\mul_ln18_1_reg_4176_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_1_reg_4176_reg[27]_i_1_n_3 ,\mul_ln18_1_reg_4176_reg[27]_i_1_n_4 ,\mul_ln18_1_reg_4176_reg[27]_i_1_n_5 ,\mul_ln18_1_reg_4176_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(buff0_reg_0[27:24]),
        .S({\mul_ln18_1_reg_4176[27]_i_2_n_3 ,\mul_ln18_1_reg_4176[27]_i_3_n_3 ,\mul_ln18_1_reg_4176[27]_i_4_n_3 ,\mul_ln18_1_reg_4176[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_1_reg_4176_reg[31]_i_1 
       (.CI(\mul_ln18_1_reg_4176_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_1_reg_4176_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_1_reg_4176_reg[31]_i_1_n_4 ,\mul_ln18_1_reg_4176_reg[31]_i_1_n_5 ,\mul_ln18_1_reg_4176_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(buff0_reg_0[31:28]),
        .S({\mul_ln18_1_reg_4176[31]_i_2_n_3 ,\mul_ln18_1_reg_4176[31]_i_3_n_3 ,\mul_ln18_1_reg_4176[31]_i_4_n_3 ,\mul_ln18_1_reg_4176[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_a_8_reg_961[31],value_a_8_reg_961[31],value_a_8_reg_961[31],value_a_8_reg_961[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(value_b_9_reg_10210),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[3]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(ap_NS_fsm14_out),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_a_8_reg_961[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[3]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(value_b_9_reg_10210),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_NS_fsm14_out),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  FDRE tmp_product__0__0
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[16]),
        .Q(A[16]),
        .R(1'b0));
  FDRE tmp_product__1
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[15]),
        .Q(A[15]),
        .R(1'b0));
  FDRE tmp_product__10
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[6]),
        .Q(A[6]),
        .R(1'b0));
  FDRE tmp_product__11
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[5]),
        .Q(A[5]),
        .R(1'b0));
  FDRE tmp_product__12
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[4]),
        .Q(A[4]),
        .R(1'b0));
  FDRE tmp_product__13
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[3]),
        .Q(A[3]),
        .R(1'b0));
  FDRE tmp_product__14
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[2]),
        .Q(A[2]),
        .R(1'b0));
  FDRE tmp_product__15
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[1]),
        .Q(A[1]),
        .R(1'b0));
  FDRE tmp_product__16
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[0]),
        .Q(A[0]),
        .R(1'b0));
  FDRE tmp_product__2
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[14]),
        .Q(A[14]),
        .R(1'b0));
  FDRE tmp_product__3
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[13]),
        .Q(A[13]),
        .R(1'b0));
  FDRE tmp_product__4
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[12]),
        .Q(A[12]),
        .R(1'b0));
  FDRE tmp_product__5
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[11]),
        .Q(A[11]),
        .R(1'b0));
  FDRE tmp_product__6
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[10]),
        .Q(A[10]),
        .R(1'b0));
  FDRE tmp_product__7
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[9]),
        .Q(A[9]),
        .R(1'b0));
  FDRE tmp_product__8
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[8]),
        .Q(A[8]),
        .R(1'b0));
  FDRE tmp_product__9
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[7]),
        .Q(A[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_1__1
       (.I0(and_ln35_reg_3913),
        .I1(Q[2]),
        .O(value_b_9_reg_10210));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product_i_2__2
       (.I0(Q[0]),
        .I1(and_ln35_reg_3913),
        .O(ap_NS_fsm14_out));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_7
   (value_b_10_reg_10330,
    ap_NS_fsm12_out,
    A,
    buff0_reg_0,
    Q,
    ap_clk,
    value_a_8_reg_961,
    buff0_reg_1,
    D,
    and_ln35_1_reg_3933);
  output value_b_10_reg_10330;
  output ap_NS_fsm12_out;
  output [16:0]A;
  output [31:0]buff0_reg_0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]value_a_8_reg_961;
  input [14:0]buff0_reg_1;
  input [16:0]D;
  input and_ln35_1_reg_3933;

  wire [16:0]A;
  wire [16:0]D;
  wire [3:0]Q;
  wire and_ln35_1_reg_3933;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire [31:0]buff0_reg_0;
  wire [14:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_2_reg_4181[19]_i_2_n_3 ;
  wire \mul_ln18_2_reg_4181[19]_i_3_n_3 ;
  wire \mul_ln18_2_reg_4181[19]_i_4_n_3 ;
  wire \mul_ln18_2_reg_4181[23]_i_2_n_3 ;
  wire \mul_ln18_2_reg_4181[23]_i_3_n_3 ;
  wire \mul_ln18_2_reg_4181[23]_i_4_n_3 ;
  wire \mul_ln18_2_reg_4181[23]_i_5_n_3 ;
  wire \mul_ln18_2_reg_4181[27]_i_2_n_3 ;
  wire \mul_ln18_2_reg_4181[27]_i_3_n_3 ;
  wire \mul_ln18_2_reg_4181[27]_i_4_n_3 ;
  wire \mul_ln18_2_reg_4181[27]_i_5_n_3 ;
  wire \mul_ln18_2_reg_4181[31]_i_2_n_3 ;
  wire \mul_ln18_2_reg_4181[31]_i_3_n_3 ;
  wire \mul_ln18_2_reg_4181[31]_i_4_n_3 ;
  wire \mul_ln18_2_reg_4181[31]_i_5_n_3 ;
  wire \mul_ln18_2_reg_4181_reg[19]_i_1_n_3 ;
  wire \mul_ln18_2_reg_4181_reg[19]_i_1_n_4 ;
  wire \mul_ln18_2_reg_4181_reg[19]_i_1_n_5 ;
  wire \mul_ln18_2_reg_4181_reg[19]_i_1_n_6 ;
  wire \mul_ln18_2_reg_4181_reg[23]_i_1_n_3 ;
  wire \mul_ln18_2_reg_4181_reg[23]_i_1_n_4 ;
  wire \mul_ln18_2_reg_4181_reg[23]_i_1_n_5 ;
  wire \mul_ln18_2_reg_4181_reg[23]_i_1_n_6 ;
  wire \mul_ln18_2_reg_4181_reg[27]_i_1_n_3 ;
  wire \mul_ln18_2_reg_4181_reg[27]_i_1_n_4 ;
  wire \mul_ln18_2_reg_4181_reg[27]_i_1_n_5 ;
  wire \mul_ln18_2_reg_4181_reg[27]_i_1_n_6 ;
  wire \mul_ln18_2_reg_4181_reg[31]_i_1_n_4 ;
  wire \mul_ln18_2_reg_4181_reg[31]_i_1_n_5 ;
  wire \mul_ln18_2_reg_4181_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_a_8_reg_961;
  wire value_b_10_reg_10330;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_2_reg_4181_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_a_8_reg_961[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[3]),
        .CEA2(Q[3]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(value_b_10_reg_10330),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_NS_fsm12_out),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(buff0_reg_0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(buff0_reg_0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(buff0_reg_0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(buff0_reg_0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(buff0_reg_0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(buff0_reg_0[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(buff0_reg_0[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(buff0_reg_0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(buff0_reg_0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(buff0_reg_0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(buff0_reg_0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(buff0_reg_0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(buff0_reg_0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(buff0_reg_0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(buff0_reg_0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(buff0_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_2_reg_4181[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_2_reg_4181[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_2_reg_4181[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_2_reg_4181[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_2_reg_4181[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_2_reg_4181[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_2_reg_4181[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_2_reg_4181[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_2_reg_4181[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_2_reg_4181[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_2_reg_4181[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_2_reg_4181[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_2_reg_4181[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_2_reg_4181[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_4181[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_2_reg_4181[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_2_reg_4181_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_2_reg_4181_reg[19]_i_1_n_3 ,\mul_ln18_2_reg_4181_reg[19]_i_1_n_4 ,\mul_ln18_2_reg_4181_reg[19]_i_1_n_5 ,\mul_ln18_2_reg_4181_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(buff0_reg_0[19:16]),
        .S({\mul_ln18_2_reg_4181[19]_i_2_n_3 ,\mul_ln18_2_reg_4181[19]_i_3_n_3 ,\mul_ln18_2_reg_4181[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_2_reg_4181_reg[23]_i_1 
       (.CI(\mul_ln18_2_reg_4181_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_2_reg_4181_reg[23]_i_1_n_3 ,\mul_ln18_2_reg_4181_reg[23]_i_1_n_4 ,\mul_ln18_2_reg_4181_reg[23]_i_1_n_5 ,\mul_ln18_2_reg_4181_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(buff0_reg_0[23:20]),
        .S({\mul_ln18_2_reg_4181[23]_i_2_n_3 ,\mul_ln18_2_reg_4181[23]_i_3_n_3 ,\mul_ln18_2_reg_4181[23]_i_4_n_3 ,\mul_ln18_2_reg_4181[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_2_reg_4181_reg[27]_i_1 
       (.CI(\mul_ln18_2_reg_4181_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_2_reg_4181_reg[27]_i_1_n_3 ,\mul_ln18_2_reg_4181_reg[27]_i_1_n_4 ,\mul_ln18_2_reg_4181_reg[27]_i_1_n_5 ,\mul_ln18_2_reg_4181_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(buff0_reg_0[27:24]),
        .S({\mul_ln18_2_reg_4181[27]_i_2_n_3 ,\mul_ln18_2_reg_4181[27]_i_3_n_3 ,\mul_ln18_2_reg_4181[27]_i_4_n_3 ,\mul_ln18_2_reg_4181[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_2_reg_4181_reg[31]_i_1 
       (.CI(\mul_ln18_2_reg_4181_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_2_reg_4181_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_2_reg_4181_reg[31]_i_1_n_4 ,\mul_ln18_2_reg_4181_reg[31]_i_1_n_5 ,\mul_ln18_2_reg_4181_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(buff0_reg_0[31:28]),
        .S({\mul_ln18_2_reg_4181[31]_i_2_n_3 ,\mul_ln18_2_reg_4181[31]_i_3_n_3 ,\mul_ln18_2_reg_4181[31]_i_4_n_3 ,\mul_ln18_2_reg_4181[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_a_8_reg_961[31],value_a_8_reg_961[31],value_a_8_reg_961[31],value_a_8_reg_961[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(value_b_10_reg_10330),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[3]),
        .CEB2(Q[3]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(ap_NS_fsm12_out),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_a_8_reg_961[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[3]),
        .CEA2(Q[3]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(value_b_10_reg_10330),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_NS_fsm12_out),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  FDRE tmp_product__0__0
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[16]),
        .Q(A[16]),
        .R(1'b0));
  FDRE tmp_product__1
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[15]),
        .Q(A[15]),
        .R(1'b0));
  FDRE tmp_product__10
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[6]),
        .Q(A[6]),
        .R(1'b0));
  FDRE tmp_product__11
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[5]),
        .Q(A[5]),
        .R(1'b0));
  FDRE tmp_product__12
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[4]),
        .Q(A[4]),
        .R(1'b0));
  FDRE tmp_product__13
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[3]),
        .Q(A[3]),
        .R(1'b0));
  FDRE tmp_product__14
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[2]),
        .Q(A[2]),
        .R(1'b0));
  FDRE tmp_product__15
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[1]),
        .Q(A[1]),
        .R(1'b0));
  FDRE tmp_product__16
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[0]),
        .Q(A[0]),
        .R(1'b0));
  FDRE tmp_product__2
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[14]),
        .Q(A[14]),
        .R(1'b0));
  FDRE tmp_product__3
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[13]),
        .Q(A[13]),
        .R(1'b0));
  FDRE tmp_product__4
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[12]),
        .Q(A[12]),
        .R(1'b0));
  FDRE tmp_product__5
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[11]),
        .Q(A[11]),
        .R(1'b0));
  FDRE tmp_product__6
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[10]),
        .Q(A[10]),
        .R(1'b0));
  FDRE tmp_product__7
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[9]),
        .Q(A[9]),
        .R(1'b0));
  FDRE tmp_product__8
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[8]),
        .Q(A[8]),
        .R(1'b0));
  FDRE tmp_product__9
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[7]),
        .Q(A[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_1__0
       (.I0(and_ln35_1_reg_3933),
        .I1(Q[2]),
        .O(value_b_10_reg_10330));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product_i_2__3
       (.I0(Q[0]),
        .I1(and_ln35_1_reg_3933),
        .O(ap_NS_fsm12_out));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_8
   (value_a_9_reg_9730,
    ap_NS_fsm112_out,
    A,
    CO,
    \t_reg_937_reg[5] ,
    buff0_reg_0,
    Q,
    ap_clk,
    value_b_8_reg_1009,
    buff0_reg_1,
    D,
    tmp_product_0,
    and_ln35_reg_3913,
    tmp_product_1,
    \and_ln35_reg_3913_reg[0]_i_3_0 ,
    sub14_reg_3623);
  output value_a_9_reg_9730;
  output ap_NS_fsm112_out;
  output [16:0]A;
  output [0:0]CO;
  output \t_reg_937_reg[5] ;
  output [31:0]buff0_reg_0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]value_b_8_reg_1009;
  input [14:0]buff0_reg_1;
  input [16:0]D;
  input [7:0]tmp_product_0;
  input and_ln35_reg_3913;
  input [6:0]tmp_product_1;
  input [7:0]\and_ln35_reg_3913_reg[0]_i_3_0 ;
  input [1:0]sub14_reg_3623;

  wire [16:0]A;
  wire [0:0]CO;
  wire [16:0]D;
  wire [3:0]Q;
  wire and_ln35_reg_3913;
  wire \and_ln35_reg_3913[0]_i_10_n_3 ;
  wire \and_ln35_reg_3913[0]_i_11_n_3 ;
  wire \and_ln35_reg_3913[0]_i_12_n_3 ;
  wire \and_ln35_reg_3913[0]_i_4_n_3 ;
  wire \and_ln35_reg_3913[0]_i_5_n_3 ;
  wire \and_ln35_reg_3913[0]_i_6_n_3 ;
  wire \and_ln35_reg_3913[0]_i_7_n_3 ;
  wire \and_ln35_reg_3913[0]_i_8_n_3 ;
  wire \and_ln35_reg_3913[0]_i_9_n_3 ;
  wire [7:0]\and_ln35_reg_3913_reg[0]_i_3_0 ;
  wire \and_ln35_reg_3913_reg[0]_i_3_n_3 ;
  wire \and_ln35_reg_3913_reg[0]_i_3_n_4 ;
  wire \and_ln35_reg_3913_reg[0]_i_3_n_5 ;
  wire \and_ln35_reg_3913_reg[0]_i_3_n_6 ;
  wire ap_NS_fsm112_out;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire [31:0]buff0_reg_0;
  wire [14:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_4_reg_4186[19]_i_2_n_3 ;
  wire \mul_ln18_4_reg_4186[19]_i_3_n_3 ;
  wire \mul_ln18_4_reg_4186[19]_i_4_n_3 ;
  wire \mul_ln18_4_reg_4186[23]_i_2_n_3 ;
  wire \mul_ln18_4_reg_4186[23]_i_3_n_3 ;
  wire \mul_ln18_4_reg_4186[23]_i_4_n_3 ;
  wire \mul_ln18_4_reg_4186[23]_i_5_n_3 ;
  wire \mul_ln18_4_reg_4186[27]_i_2_n_3 ;
  wire \mul_ln18_4_reg_4186[27]_i_3_n_3 ;
  wire \mul_ln18_4_reg_4186[27]_i_4_n_3 ;
  wire \mul_ln18_4_reg_4186[27]_i_5_n_3 ;
  wire \mul_ln18_4_reg_4186[31]_i_2_n_3 ;
  wire \mul_ln18_4_reg_4186[31]_i_3_n_3 ;
  wire \mul_ln18_4_reg_4186[31]_i_4_n_3 ;
  wire \mul_ln18_4_reg_4186[31]_i_5_n_3 ;
  wire \mul_ln18_4_reg_4186_reg[19]_i_1_n_3 ;
  wire \mul_ln18_4_reg_4186_reg[19]_i_1_n_4 ;
  wire \mul_ln18_4_reg_4186_reg[19]_i_1_n_5 ;
  wire \mul_ln18_4_reg_4186_reg[19]_i_1_n_6 ;
  wire \mul_ln18_4_reg_4186_reg[23]_i_1_n_3 ;
  wire \mul_ln18_4_reg_4186_reg[23]_i_1_n_4 ;
  wire \mul_ln18_4_reg_4186_reg[23]_i_1_n_5 ;
  wire \mul_ln18_4_reg_4186_reg[23]_i_1_n_6 ;
  wire \mul_ln18_4_reg_4186_reg[27]_i_1_n_3 ;
  wire \mul_ln18_4_reg_4186_reg[27]_i_1_n_4 ;
  wire \mul_ln18_4_reg_4186_reg[27]_i_1_n_5 ;
  wire \mul_ln18_4_reg_4186_reg[27]_i_1_n_6 ;
  wire \mul_ln18_4_reg_4186_reg[31]_i_1_n_4 ;
  wire \mul_ln18_4_reg_4186_reg[31]_i_1_n_5 ;
  wire \mul_ln18_4_reg_4186_reg[31]_i_1_n_6 ;
  wire [1:0]sub14_reg_3623;
  wire \t_reg_937_reg[5] ;
  wire [7:0]tmp_product_0;
  wire [6:0]tmp_product_1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire value_a_9_reg_9730;
  wire [31:0]value_b_8_reg_1009;
  wire [3:1]\NLW_and_ln35_reg_3913_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_reg_3913_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_reg_3913_reg[0]_i_3_O_UNCONNECTED ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_4_reg_4186_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln35_reg_3913[0]_i_10 
       (.I0(\and_ln35_reg_3913_reg[0]_i_3_0 [5]),
        .I1(tmp_product_1[3]),
        .I2(tmp_product_1[2]),
        .I3(\and_ln35_reg_3913_reg[0]_i_3_0 [4]),
        .O(\and_ln35_reg_3913[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln35_reg_3913[0]_i_11 
       (.I0(\and_ln35_reg_3913_reg[0]_i_3_0 [3]),
        .I1(tmp_product_1[1]),
        .I2(tmp_product_1[0]),
        .I3(\and_ln35_reg_3913_reg[0]_i_3_0 [2]),
        .O(\and_ln35_reg_3913[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln35_reg_3913[0]_i_12 
       (.I0(sub14_reg_3623[0]),
        .I1(\and_ln35_reg_3913_reg[0]_i_3_0 [0]),
        .I2(sub14_reg_3623[1]),
        .I3(\and_ln35_reg_3913_reg[0]_i_3_0 [1]),
        .O(\and_ln35_reg_3913[0]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln35_reg_3913[0]_i_4 
       (.I0(tmp_product_1[6]),
        .O(\and_ln35_reg_3913[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \and_ln35_reg_3913[0]_i_5 
       (.I0(tmp_product_1[4]),
        .I1(\and_ln35_reg_3913_reg[0]_i_3_0 [6]),
        .I2(\and_ln35_reg_3913_reg[0]_i_3_0 [7]),
        .I3(tmp_product_1[5]),
        .O(\and_ln35_reg_3913[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \and_ln35_reg_3913[0]_i_6 
       (.I0(tmp_product_1[2]),
        .I1(\and_ln35_reg_3913_reg[0]_i_3_0 [4]),
        .I2(\and_ln35_reg_3913_reg[0]_i_3_0 [5]),
        .I3(tmp_product_1[3]),
        .O(\and_ln35_reg_3913[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \and_ln35_reg_3913[0]_i_7 
       (.I0(tmp_product_1[0]),
        .I1(\and_ln35_reg_3913_reg[0]_i_3_0 [2]),
        .I2(\and_ln35_reg_3913_reg[0]_i_3_0 [3]),
        .I3(tmp_product_1[1]),
        .O(\and_ln35_reg_3913[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \and_ln35_reg_3913[0]_i_8 
       (.I0(sub14_reg_3623[0]),
        .I1(\and_ln35_reg_3913_reg[0]_i_3_0 [0]),
        .I2(\and_ln35_reg_3913_reg[0]_i_3_0 [1]),
        .I3(sub14_reg_3623[1]),
        .O(\and_ln35_reg_3913[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln35_reg_3913[0]_i_9 
       (.I0(\and_ln35_reg_3913_reg[0]_i_3_0 [7]),
        .I1(tmp_product_1[5]),
        .I2(tmp_product_1[4]),
        .I3(\and_ln35_reg_3913_reg[0]_i_3_0 [6]),
        .O(\and_ln35_reg_3913[0]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln35_reg_3913_reg[0]_i_2 
       (.CI(\and_ln35_reg_3913_reg[0]_i_3_n_3 ),
        .CO({\NLW_and_ln35_reg_3913_reg[0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product_1[6]}),
        .O(\NLW_and_ln35_reg_3913_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln35_reg_3913[0]_i_4_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln35_reg_3913_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\and_ln35_reg_3913_reg[0]_i_3_n_3 ,\and_ln35_reg_3913_reg[0]_i_3_n_4 ,\and_ln35_reg_3913_reg[0]_i_3_n_5 ,\and_ln35_reg_3913_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln35_reg_3913[0]_i_5_n_3 ,\and_ln35_reg_3913[0]_i_6_n_3 ,\and_ln35_reg_3913[0]_i_7_n_3 ,\and_ln35_reg_3913[0]_i_8_n_3 }),
        .O(\NLW_and_ln35_reg_3913_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln35_reg_3913[0]_i_9_n_3 ,\and_ln35_reg_3913[0]_i_10_n_3 ,\and_ln35_reg_3913[0]_i_11_n_3 ,\and_ln35_reg_3913[0]_i_12_n_3 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[34]_i_3 
       (.I0(tmp_product_0[5]),
        .I1(tmp_product_0[4]),
        .I2(tmp_product_0[6]),
        .I3(tmp_product_0[7]),
        .I4(tmp_product_0[2]),
        .I5(tmp_product_0[3]),
        .O(\t_reg_937_reg[5] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_8_reg_1009[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[3]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(value_a_9_reg_9730),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_NS_fsm112_out),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(buff0_reg_0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(buff0_reg_0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(buff0_reg_0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(buff0_reg_0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(buff0_reg_0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(buff0_reg_0[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(buff0_reg_0[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(buff0_reg_0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(buff0_reg_0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(buff0_reg_0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(buff0_reg_0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(buff0_reg_0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(buff0_reg_0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(buff0_reg_0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(buff0_reg_0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(buff0_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_4_reg_4186[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_4_reg_4186[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_4_reg_4186[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_4_reg_4186[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_4_reg_4186[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_4_reg_4186[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_4_reg_4186[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_4_reg_4186[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_4_reg_4186[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_4_reg_4186[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_4_reg_4186[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_4_reg_4186[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_4_reg_4186[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_4_reg_4186[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_4_reg_4186[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_4_reg_4186[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_4_reg_4186_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_4_reg_4186_reg[19]_i_1_n_3 ,\mul_ln18_4_reg_4186_reg[19]_i_1_n_4 ,\mul_ln18_4_reg_4186_reg[19]_i_1_n_5 ,\mul_ln18_4_reg_4186_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(buff0_reg_0[19:16]),
        .S({\mul_ln18_4_reg_4186[19]_i_2_n_3 ,\mul_ln18_4_reg_4186[19]_i_3_n_3 ,\mul_ln18_4_reg_4186[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_4_reg_4186_reg[23]_i_1 
       (.CI(\mul_ln18_4_reg_4186_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_4_reg_4186_reg[23]_i_1_n_3 ,\mul_ln18_4_reg_4186_reg[23]_i_1_n_4 ,\mul_ln18_4_reg_4186_reg[23]_i_1_n_5 ,\mul_ln18_4_reg_4186_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(buff0_reg_0[23:20]),
        .S({\mul_ln18_4_reg_4186[23]_i_2_n_3 ,\mul_ln18_4_reg_4186[23]_i_3_n_3 ,\mul_ln18_4_reg_4186[23]_i_4_n_3 ,\mul_ln18_4_reg_4186[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_4_reg_4186_reg[27]_i_1 
       (.CI(\mul_ln18_4_reg_4186_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_4_reg_4186_reg[27]_i_1_n_3 ,\mul_ln18_4_reg_4186_reg[27]_i_1_n_4 ,\mul_ln18_4_reg_4186_reg[27]_i_1_n_5 ,\mul_ln18_4_reg_4186_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(buff0_reg_0[27:24]),
        .S({\mul_ln18_4_reg_4186[27]_i_2_n_3 ,\mul_ln18_4_reg_4186[27]_i_3_n_3 ,\mul_ln18_4_reg_4186[27]_i_4_n_3 ,\mul_ln18_4_reg_4186[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_4_reg_4186_reg[31]_i_1 
       (.CI(\mul_ln18_4_reg_4186_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_4_reg_4186_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_4_reg_4186_reg[31]_i_1_n_4 ,\mul_ln18_4_reg_4186_reg[31]_i_1_n_5 ,\mul_ln18_4_reg_4186_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(buff0_reg_0[31:28]),
        .S({\mul_ln18_4_reg_4186[31]_i_2_n_3 ,\mul_ln18_4_reg_4186[31]_i_3_n_3 ,\mul_ln18_4_reg_4186[31]_i_4_n_3 ,\mul_ln18_4_reg_4186[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_b_8_reg_1009[31],value_b_8_reg_1009[31],value_b_8_reg_1009[31],value_b_8_reg_1009[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(value_a_9_reg_9730),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[3]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(ap_NS_fsm112_out),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_8_reg_1009[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[3]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(value_a_9_reg_9730),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_NS_fsm112_out),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  FDRE tmp_product__0__0
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[16]),
        .Q(A[16]),
        .R(1'b0));
  FDRE tmp_product__1
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[15]),
        .Q(A[15]),
        .R(1'b0));
  FDRE tmp_product__10
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[6]),
        .Q(A[6]),
        .R(1'b0));
  FDRE tmp_product__11
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[5]),
        .Q(A[5]),
        .R(1'b0));
  FDRE tmp_product__12
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[4]),
        .Q(A[4]),
        .R(1'b0));
  FDRE tmp_product__13
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[3]),
        .Q(A[3]),
        .R(1'b0));
  FDRE tmp_product__14
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[2]),
        .Q(A[2]),
        .R(1'b0));
  FDRE tmp_product__15
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[1]),
        .Q(A[1]),
        .R(1'b0));
  FDRE tmp_product__16
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[0]),
        .Q(A[0]),
        .R(1'b0));
  FDRE tmp_product__2
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[14]),
        .Q(A[14]),
        .R(1'b0));
  FDRE tmp_product__3
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[13]),
        .Q(A[13]),
        .R(1'b0));
  FDRE tmp_product__4
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[12]),
        .Q(A[12]),
        .R(1'b0));
  FDRE tmp_product__5
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[11]),
        .Q(A[11]),
        .R(1'b0));
  FDRE tmp_product__6
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[10]),
        .Q(A[10]),
        .R(1'b0));
  FDRE tmp_product__7
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[9]),
        .Q(A[9]),
        .R(1'b0));
  FDRE tmp_product__8
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[8]),
        .Q(A[8]),
        .R(1'b0));
  FDRE tmp_product__9
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[7]),
        .Q(A[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_1__3
       (.I0(and_ln35_reg_3913),
        .I1(Q[2]),
        .O(value_a_9_reg_9730));
  LUT5 #(
    .INIT(32'h2222222A)) 
    tmp_product_i_2__1
       (.I0(Q[0]),
        .I1(CO),
        .I2(\t_reg_937_reg[5] ),
        .I3(tmp_product_0[1]),
        .I4(tmp_product_0[0]),
        .O(ap_NS_fsm112_out));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_9
   (D,
    Q,
    ap_clk,
    value_b_9_reg_1021,
    value_a_9_reg_973);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]value_b_9_reg_1021;
  input [31:0]value_a_9_reg_973;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln18_5_reg_4191[19]_i_2_n_3 ;
  wire \mul_ln18_5_reg_4191[19]_i_3_n_3 ;
  wire \mul_ln18_5_reg_4191[19]_i_4_n_3 ;
  wire \mul_ln18_5_reg_4191[23]_i_2_n_3 ;
  wire \mul_ln18_5_reg_4191[23]_i_3_n_3 ;
  wire \mul_ln18_5_reg_4191[23]_i_4_n_3 ;
  wire \mul_ln18_5_reg_4191[23]_i_5_n_3 ;
  wire \mul_ln18_5_reg_4191[27]_i_2_n_3 ;
  wire \mul_ln18_5_reg_4191[27]_i_3_n_3 ;
  wire \mul_ln18_5_reg_4191[27]_i_4_n_3 ;
  wire \mul_ln18_5_reg_4191[27]_i_5_n_3 ;
  wire \mul_ln18_5_reg_4191[31]_i_2_n_3 ;
  wire \mul_ln18_5_reg_4191[31]_i_3_n_3 ;
  wire \mul_ln18_5_reg_4191[31]_i_4_n_3 ;
  wire \mul_ln18_5_reg_4191[31]_i_5_n_3 ;
  wire \mul_ln18_5_reg_4191_reg[19]_i_1_n_3 ;
  wire \mul_ln18_5_reg_4191_reg[19]_i_1_n_4 ;
  wire \mul_ln18_5_reg_4191_reg[19]_i_1_n_5 ;
  wire \mul_ln18_5_reg_4191_reg[19]_i_1_n_6 ;
  wire \mul_ln18_5_reg_4191_reg[23]_i_1_n_3 ;
  wire \mul_ln18_5_reg_4191_reg[23]_i_1_n_4 ;
  wire \mul_ln18_5_reg_4191_reg[23]_i_1_n_5 ;
  wire \mul_ln18_5_reg_4191_reg[23]_i_1_n_6 ;
  wire \mul_ln18_5_reg_4191_reg[27]_i_1_n_3 ;
  wire \mul_ln18_5_reg_4191_reg[27]_i_1_n_4 ;
  wire \mul_ln18_5_reg_4191_reg[27]_i_1_n_5 ;
  wire \mul_ln18_5_reg_4191_reg[27]_i_1_n_6 ;
  wire \mul_ln18_5_reg_4191_reg[31]_i_1_n_4 ;
  wire \mul_ln18_5_reg_4191_reg[31]_i_1_n_5 ;
  wire \mul_ln18_5_reg_4191_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_a_9_reg_973;
  wire [31:0]value_b_9_reg_1021;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln18_5_reg_4191_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_9_reg_1021[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_a_9_reg_973[31],value_a_9_reg_973[31],value_a_9_reg_973[31],value_a_9_reg_973[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[19]_i_2 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln18_5_reg_4191[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[19]_i_3 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln18_5_reg_4191[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[19]_i_4 
       (.I0(buff0_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln18_5_reg_4191[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[23]_i_2 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln18_5_reg_4191[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[23]_i_3 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln18_5_reg_4191[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[23]_i_4 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln18_5_reg_4191[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[23]_i_5 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln18_5_reg_4191[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[27]_i_2 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln18_5_reg_4191[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[27]_i_3 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln18_5_reg_4191[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[27]_i_4 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln18_5_reg_4191[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[27]_i_5 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln18_5_reg_4191[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[31]_i_2 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln18_5_reg_4191[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[31]_i_3 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln18_5_reg_4191[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[31]_i_4 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln18_5_reg_4191[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_5_reg_4191[31]_i_5 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln18_5_reg_4191[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_5_reg_4191_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_5_reg_4191_reg[19]_i_1_n_3 ,\mul_ln18_5_reg_4191_reg[19]_i_1_n_4 ,\mul_ln18_5_reg_4191_reg[19]_i_1_n_5 ,\mul_ln18_5_reg_4191_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln18_5_reg_4191[19]_i_2_n_3 ,\mul_ln18_5_reg_4191[19]_i_3_n_3 ,\mul_ln18_5_reg_4191[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_5_reg_4191_reg[23]_i_1 
       (.CI(\mul_ln18_5_reg_4191_reg[19]_i_1_n_3 ),
        .CO({\mul_ln18_5_reg_4191_reg[23]_i_1_n_3 ,\mul_ln18_5_reg_4191_reg[23]_i_1_n_4 ,\mul_ln18_5_reg_4191_reg[23]_i_1_n_5 ,\mul_ln18_5_reg_4191_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .O(D[23:20]),
        .S({\mul_ln18_5_reg_4191[23]_i_2_n_3 ,\mul_ln18_5_reg_4191[23]_i_3_n_3 ,\mul_ln18_5_reg_4191[23]_i_4_n_3 ,\mul_ln18_5_reg_4191[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_5_reg_4191_reg[27]_i_1 
       (.CI(\mul_ln18_5_reg_4191_reg[23]_i_1_n_3 ),
        .CO({\mul_ln18_5_reg_4191_reg[27]_i_1_n_3 ,\mul_ln18_5_reg_4191_reg[27]_i_1_n_4 ,\mul_ln18_5_reg_4191_reg[27]_i_1_n_5 ,\mul_ln18_5_reg_4191_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101}),
        .O(D[27:24]),
        .S({\mul_ln18_5_reg_4191[27]_i_2_n_3 ,\mul_ln18_5_reg_4191[27]_i_3_n_3 ,\mul_ln18_5_reg_4191[27]_i_4_n_3 ,\mul_ln18_5_reg_4191[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln18_5_reg_4191_reg[31]_i_1 
       (.CI(\mul_ln18_5_reg_4191_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln18_5_reg_4191_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln18_5_reg_4191_reg[31]_i_1_n_4 ,\mul_ln18_5_reg_4191_reg[31]_i_1_n_5 ,\mul_ln18_5_reg_4191_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97}),
        .O(D[31:28]),
        .S({\mul_ln18_5_reg_4191[31]_i_2_n_3 ,\mul_ln18_5_reg_4191[31]_i_3_n_3 ,\mul_ln18_5_reg_4191[31]_i_4_n_3 ,\mul_ln18_5_reg_4191[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_a_9_reg_973[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_b_9_reg_1021[31],value_b_9_reg_1021[31],value_b_9_reg_1021[31],value_b_9_reg_1021[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_9_reg_1021[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,value_a_9_reg_973[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
