{
    "ports": [
        {
            "clock": "active_high",
            "direction": "input",
            "name": "$clk_buf_$ibuf_clk"
        },
        {
            "clock": "active_high",
            "direction": "input",
            "name": "$fclk_buf_div_clk"
        }
    ]
}
