{"vcs1":{"timestamp_begin":1768889504.572531526, "rt":7.18, "ut":6.79, "st":0.19}}
{"vcselab":{"timestamp_begin":1768889511.806239224, "rt":0.33, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1768889512.175311981, "rt":0.24, "ut":0.16, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768889504.316956041}
{"VCS_COMP_START_TIME": 1768889504.316956041}
{"VCS_COMP_END_TIME": 1768889512.492814306}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 339972}}
{"vcselab": {"peak_mem": 173660}}
