$comment
	File created using the following command:
		vcd file Computador.msim.vcd -direction
$end
$date
	Mon Nov 23 21:12:22 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Computador_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 1 " Int $end
$var reg 1 # ResetSystem $end
$var wire 1 $ Count [15] $end
$var wire 1 % Count [14] $end
$var wire 1 & Count [13] $end
$var wire 1 ' Count [12] $end
$var wire 1 ( Count [11] $end
$var wire 1 ) Count [10] $end
$var wire 1 * Count [9] $end
$var wire 1 + Count [8] $end
$var wire 1 , Count [7] $end
$var wire 1 - Count [6] $end
$var wire 1 . Count [5] $end
$var wire 1 / Count [4] $end
$var wire 1 0 Count [3] $end
$var wire 1 1 Count [2] $end
$var wire 1 2 Count [1] $end
$var wire 1 3 Count [0] $end
$var wire 1 4 Estados [5] $end
$var wire 1 5 Estados [4] $end
$var wire 1 6 Estados [3] $end
$var wire 1 7 Estados [2] $end
$var wire 1 8 Estados [1] $end
$var wire 1 9 Estados [0] $end
$var wire 1 : MemoryOUT [22] $end
$var wire 1 ; MemoryOUT [21] $end
$var wire 1 < MemoryOUT [20] $end
$var wire 1 = MemoryOUT [19] $end
$var wire 1 > MemoryOUT [18] $end
$var wire 1 ? MemoryOUT [17] $end
$var wire 1 @ MemoryOUT [16] $end
$var wire 1 A MemoryOUT [15] $end
$var wire 1 B MemoryOUT [14] $end
$var wire 1 C MemoryOUT [13] $end
$var wire 1 D MemoryOUT [12] $end
$var wire 1 E MemoryOUT [11] $end
$var wire 1 F MemoryOUT [10] $end
$var wire 1 G MemoryOUT [9] $end
$var wire 1 H MemoryOUT [8] $end
$var wire 1 I MemoryOUT [7] $end
$var wire 1 J MemoryOUT [6] $end
$var wire 1 K MemoryOUT [5] $end
$var wire 1 L MemoryOUT [4] $end
$var wire 1 M MemoryOUT [3] $end
$var wire 1 N MemoryOUT [2] $end
$var wire 1 O MemoryOUT [1] $end
$var wire 1 P MemoryOUT [0] $end
$var wire 1 Q SEnaMP $end
$var wire 1 R sampler $end
$scope module i1 $end
$var wire 1 S gnd $end
$var wire 1 T vcc $end
$var wire 1 U unknown $end
$var tri1 1 V devclrn $end
$var tri1 1 W devpor $end
$var tri1 1 X devoe $end
$var wire 1 Y Int~input_o $end
$var wire 1 Z MemoryOUT[0]~output_o $end
$var wire 1 [ MemoryOUT[1]~output_o $end
$var wire 1 \ MemoryOUT[2]~output_o $end
$var wire 1 ] MemoryOUT[3]~output_o $end
$var wire 1 ^ MemoryOUT[4]~output_o $end
$var wire 1 _ MemoryOUT[5]~output_o $end
$var wire 1 ` MemoryOUT[6]~output_o $end
$var wire 1 a MemoryOUT[7]~output_o $end
$var wire 1 b MemoryOUT[8]~output_o $end
$var wire 1 c MemoryOUT[9]~output_o $end
$var wire 1 d MemoryOUT[10]~output_o $end
$var wire 1 e MemoryOUT[11]~output_o $end
$var wire 1 f MemoryOUT[12]~output_o $end
$var wire 1 g MemoryOUT[13]~output_o $end
$var wire 1 h MemoryOUT[14]~output_o $end
$var wire 1 i MemoryOUT[15]~output_o $end
$var wire 1 j MemoryOUT[16]~output_o $end
$var wire 1 k MemoryOUT[17]~output_o $end
$var wire 1 l MemoryOUT[18]~output_o $end
$var wire 1 m MemoryOUT[19]~output_o $end
$var wire 1 n MemoryOUT[20]~output_o $end
$var wire 1 o MemoryOUT[21]~output_o $end
$var wire 1 p MemoryOUT[22]~output_o $end
$var wire 1 q Count[0]~output_o $end
$var wire 1 r Count[1]~output_o $end
$var wire 1 s Count[2]~output_o $end
$var wire 1 t Count[3]~output_o $end
$var wire 1 u Count[4]~output_o $end
$var wire 1 v Count[5]~output_o $end
$var wire 1 w Count[6]~output_o $end
$var wire 1 x Count[7]~output_o $end
$var wire 1 y Count[8]~output_o $end
$var wire 1 z Count[9]~output_o $end
$var wire 1 { Count[10]~output_o $end
$var wire 1 | Count[11]~output_o $end
$var wire 1 } Count[12]~output_o $end
$var wire 1 ~ Count[13]~output_o $end
$var wire 1 !! Count[14]~output_o $end
$var wire 1 "! Count[15]~output_o $end
$var wire 1 #! Estados[0]~output_o $end
$var wire 1 $! Estados[1]~output_o $end
$var wire 1 %! Estados[2]~output_o $end
$var wire 1 &! Estados[3]~output_o $end
$var wire 1 '! Estados[4]~output_o $end
$var wire 1 (! Estados[5]~output_o $end
$var wire 1 )! SEnaMP~output_o $end
$var wire 1 *! Clock~input_o $end
$var wire 1 +! ResetSystem~input_o $end
$var wire 1 ,! B_Procesador|B_Control|FF2~q $end
$var wire 1 -! B_Procesador|B_Control|FF3~q $end
$var wire 1 .! B_Procesador|B_Control|FF0~0_combout $end
$var wire 1 /! B_Procesador|B_Control|FF0~q $end
$var wire 1 0! B_Procesador|B_Control|FF1~0_combout $end
$var wire 1 1! B_Procesador|B_Control|FF1~q $end
$var wire 1 2! B_Procesador|B_Control|Ena_Mp~0_combout $end
$var wire 1 3! B_MemoryROM|altsyncram_component|auto_generated|rden_a_store~q $end
$var wire 1 4! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout $end
$var wire 1 5! B_Procesador|B_Program_counter|FF0~0_combout $end
$var wire 1 6! B_Procesador|B_Program_counter|FF0~q $end
$var wire 1 7! B_Procesador|B_Program_counter|D~0_combout $end
$var wire 1 8! B_Procesador|B_Program_counter|ENA~0_combout $end
$var wire 1 9! B_Procesador|B_Program_counter|FF1~q $end
$var wire 1 :! B_Procesador|B_Program_counter|D~1_combout $end
$var wire 1 ;! B_Procesador|B_Program_counter|ENA~1_combout $end
$var wire 1 <! B_Procesador|B_Program_counter|FF2~q $end
$var wire 1 =! B_Procesador|B_Program_counter|D~2_combout $end
$var wire 1 >! B_Procesador|B_Program_counter|ENA~2_combout $end
$var wire 1 ?! B_Procesador|B_Program_counter|FF3~q $end
$var wire 1 @! B_Procesador|B_Program_counter|D~3_combout $end
$var wire 1 A! B_Procesador|B_Program_counter|ENA~3_combout $end
$var wire 1 B! B_Procesador|B_Program_counter|FF4~q $end
$var wire 1 C! B_Procesador|B_Program_counter|D~4_combout $end
$var wire 1 D! B_Procesador|B_Program_counter|ENA~4_combout $end
$var wire 1 E! B_Procesador|B_Program_counter|FF5~q $end
$var wire 1 F! B_Procesador|B_Program_counter|D~5_combout $end
$var wire 1 G! B_Procesador|B_Program_counter|ENA~5_combout $end
$var wire 1 H! B_Procesador|B_Program_counter|FF6~q $end
$var wire 1 I! B_Procesador|B_Program_counter|D~6_combout $end
$var wire 1 J! B_Procesador|B_Program_counter|ENA~6_combout $end
$var wire 1 K! B_Procesador|B_Program_counter|ENA~7_combout $end
$var wire 1 L! B_Procesador|B_Program_counter|FF7~q $end
$var wire 1 M! B_Procesador|B_GPR|FF0~q $end
$var wire 1 N! B_Procesador|B_GPR|FF1~q $end
$var wire 1 O! B_Procesador|B_GPR|FF2~q $end
$var wire 1 P! B_Procesador|B_GPR|FF3~q $end
$var wire 1 Q! B_Procesador|B_GPR|FF4~q $end
$var wire 1 R! B_Procesador|B_GPR|FF5~q $end
$var wire 1 S! B_Procesador|B_GPR|FF6~q $end
$var wire 1 T! B_Procesador|B_GPR|FF7~q $end
$var wire 1 U! B_Procesador|B_GPR|FF8~q $end
$var wire 1 V! B_Procesador|B_GPR|FF9~q $end
$var wire 1 W! B_Procesador|B_GPR|FF10~q $end
$var wire 1 X! B_Procesador|B_GPR|FF11~q $end
$var wire 1 Y! B_Procesador|B_GPR|FF12~q $end
$var wire 1 Z! B_Procesador|B_GPR|FF13~q $end
$var wire 1 [! B_Procesador|B_GPR|FF14~q $end
$var wire 1 \! B_Procesador|B_GPR|FF15~q $end
$var wire 1 ]! B_MemoryROM|altsyncram_component|auto_generated|q_a [22] $end
$var wire 1 ^! B_MemoryROM|altsyncram_component|auto_generated|q_a [21] $end
$var wire 1 _! B_MemoryROM|altsyncram_component|auto_generated|q_a [20] $end
$var wire 1 `! B_MemoryROM|altsyncram_component|auto_generated|q_a [19] $end
$var wire 1 a! B_MemoryROM|altsyncram_component|auto_generated|q_a [18] $end
$var wire 1 b! B_MemoryROM|altsyncram_component|auto_generated|q_a [17] $end
$var wire 1 c! B_MemoryROM|altsyncram_component|auto_generated|q_a [16] $end
$var wire 1 d! B_MemoryROM|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 e! B_MemoryROM|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 f! B_MemoryROM|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 g! B_MemoryROM|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 h! B_MemoryROM|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 i! B_MemoryROM|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 j! B_MemoryROM|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 k! B_MemoryROM|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 l! B_MemoryROM|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 m! B_MemoryROM|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 n! B_MemoryROM|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 o! B_MemoryROM|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 p! B_MemoryROM|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 q! B_MemoryROM|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 r! B_MemoryROM|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 s! B_MemoryROM|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 t! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 u! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 v! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 w! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 x! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 y! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 z! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 {! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 |! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 }! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 ~! B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 !" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 "" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 #" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 $" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 %" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 &" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0] $end
$var wire 1 '" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0] $end
$var wire 1 (" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 )" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0] $end
$var wire 1 *" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0] $end
$var wire 1 +" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0] $end
$var wire 1 ," B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
19
08
07
06
05
04
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
1Q
xR
0S
1T
xU
1V
1W
1X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
1)!
0*!
1+!
0,!
0-!
1.!
0/!
10!
01!
12!
03!
14!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
$end
#10000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#20000
0!
0*!
1R
#30000
1!
1*!
0R
1+"
1*"
1)"
1("
1'"
1&"
1%"
1$"
1#"
1""
1!"
1~!
1}!
1|!
1{!
1z!
1y!
1x!
1w!
1v!
1u!
1t!
1^!
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1l!
1m!
1n!
1o!
1p!
1q!
1r!
1s!
01!
1,!
1I!
1F!
1C!
1@!
1=!
1:!
17!
1o
1n
1m
1l
1k
1j
1i
1h
1g
1f
1e
1d
1c
1b
1a
1`
1_
1^
1]
1\
1[
1Z
0$!
1%!
1;
1<
1=
1>
1?
1@
1A
1B
1C
1D
1E
1F
1G
1H
1I
1J
1K
1L
1M
1N
1O
1P
08
17
#40000
0!
0*!
1R
#50000
1!
1*!
0R
16!
1-!
0,!
05!
0.!
0I!
0F!
0C!
0@!
0=!
0:!
07!
1&!
0%!
16
07
02!
0)!
0Q
#60000
0!
0*!
1R
#70000
1!
1*!
0R
03!
0/!
1\!
1[!
1Z!
1Y!
1X!
1W!
1V!
1U!
1T!
1S!
1R!
1Q!
1P!
1O!
1N!
1M!
0-!
10!
1.!
1#!
1"!
1!!
1~
1}
1|
1{
1z
1y
1x
1w
1v
1u
1t
1s
1r
1q
0&!
19
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
12
13
06
12!
1)!
1Q
#80000
0!
0*!
1R
#90000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#100000
0!
0*!
1R
#110000
1!
1*!
0R
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0|!
0z!
0x!
0v!
0u!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0k!
0m!
0o!
0q!
0r!
01!
1,!
1I!
1F!
1C!
1@!
1=!
1:!
18!
17!
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0b
0`
0^
0\
0[
0$!
1%!
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0H
0J
0L
0N
0O
08
17
#120000
0!
0*!
1R
#130000
1!
1*!
0R
19!
06!
1-!
0,!
07!
08!
15!
0.!
0I!
0F!
0C!
0@!
0=!
0:!
1&!
0%!
16
07
02!
0)!
0Q
#140000
0!
0*!
1R
#150000
1!
1*!
0R
03!
0/!
0\!
0[!
0Z!
0Y!
0X!
0W!
0U!
0S!
0Q!
0O!
0N!
0-!
10!
1.!
1#!
0"!
0!!
0~
0}
0|
0{
0y
0w
0u
0s
0r
0&!
19
0$
0%
0&
0'
0(
0)
0+
0-
0/
01
02
06
12!
1)!
1Q
#160000
0!
0*!
1R
#170000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#180000
0!
0*!
1R
#190000
1!
1*!
0R
1u!
0t!
1r!
0s!
01!
1,!
1I!
1F!
1C!
1@!
1=!
1:!
1[
0Z
0$!
1%!
1O
0P
08
17
#200000
0!
0*!
1R
#210000
1!
1*!
0R
16!
1-!
0,!
05!
0.!
0I!
0F!
0C!
0@!
0=!
0:!
1&!
0%!
16
07
02!
0)!
0Q
#220000
0!
0*!
1R
#230000
1!
1*!
0R
03!
0/!
1N!
0M!
0-!
10!
1.!
1#!
1r
0q
0&!
19
12
03
06
12!
1)!
1Q
#240000
0!
0*!
1R
#250000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#260000
0!
0*!
1R
#270000
1!
1*!
0R
1&"
1%"
1$"
1#"
1""
1!"
1~!
0}!
0{!
0y!
0w!
0u!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
0j!
0l!
0n!
0p!
0r!
01!
1,!
1I!
1F!
1C!
1@!
1=!
1;!
1:!
18!
1j
1i
1h
1g
1f
1e
1d
0c
0a
0_
0]
0[
0$!
1%!
1@
1A
1B
1C
1D
1E
1F
0G
0I
0K
0M
0O
08
17
#280000
0!
0*!
1R
#290000
1!
1*!
0R
1<!
09!
06!
1-!
0,!
0:!
0;!
08!
15!
0.!
0I!
0F!
0C!
0@!
0=!
1&!
0%!
16
07
02!
0)!
0Q
#300000
0!
0*!
1R
#310000
1!
1*!
0R
03!
0/!
1\!
1[!
1Z!
1Y!
1X!
1W!
0V!
0T!
0R!
0P!
0N!
0-!
10!
1.!
1#!
1"!
1!!
1~
1}
1|
1{
0z
0x
0v
0t
0r
0&!
19
1$
1%
1&
1'
1(
1)
0*
0,
0.
00
02
06
12!
1)!
1Q
#320000
0!
0*!
1R
#330000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#340000
0!
0*!
1R
#350000
1!
1*!
0R
0&"
0%"
0!"
0~!
1|!
1{!
1z!
1v!
1u!
1t!
0c!
0d!
0h!
0i!
1k!
1l!
1m!
1q!
1r!
1s!
01!
1,!
1I!
1F!
1C!
1@!
1=!
17!
0j
0i
0e
0d
1b
1a
1`
1\
1[
1Z
0$!
1%!
0@
0A
0E
0F
1H
1I
1J
1N
1O
1P
08
17
#360000
0!
0*!
1R
#370000
1!
1*!
0R
16!
1-!
0,!
05!
0.!
0I!
0F!
0C!
0@!
0=!
07!
1&!
0%!
16
07
02!
0)!
0Q
#380000
0!
0*!
1R
#390000
1!
1*!
0R
03!
0/!
0\!
0X!
0W!
1U!
1T!
1S!
1O!
1N!
1M!
0-!
10!
1.!
1#!
0"!
0|
0{
1y
1x
1w
1s
1r
1q
0&!
19
0$
0(
0)
1+
1,
1-
11
12
13
06
12!
1)!
1Q
#400000
0!
0*!
1R
#410000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#420000
0!
0*!
1R
#430000
1!
1*!
0R
0$"
0#"
0""
0|!
0{!
0z!
0v!
0u!
0t!
0e!
0f!
0g!
0k!
0l!
0m!
0q!
0r!
0s!
01!
1,!
1I!
1F!
1C!
1@!
1=!
18!
17!
0h
0g
0f
0b
0a
0`
0\
0[
0Z
0$!
1%!
0B
0C
0D
0H
0I
0J
0N
0O
0P
08
17
#440000
0!
0*!
1R
#450000
1!
1*!
0R
19!
06!
1-!
0,!
07!
08!
15!
0.!
0I!
0F!
0C!
0@!
0=!
1&!
0%!
16
07
02!
0)!
0Q
#460000
0!
0*!
1R
#470000
1!
1*!
0R
03!
0/!
0[!
0Z!
0Y!
0U!
0T!
0S!
0O!
0N!
0M!
0-!
10!
1.!
1#!
0!!
0~
0}
0y
0x
0w
0s
0r
0q
0&!
19
0%
0&
0'
0+
0,
0-
01
02
03
06
12!
1)!
1Q
#480000
0!
0*!
1R
#490000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#500000
0!
0*!
1R
#510000
1!
1*!
0R
01!
1,!
1I!
1F!
1C!
1@!
1=!
0$!
1%!
08
17
#520000
0!
0*!
1R
#530000
1!
1*!
0R
16!
1-!
0,!
05!
0.!
0I!
0F!
0C!
0@!
0=!
1&!
0%!
16
07
02!
0)!
0Q
#540000
0!
0*!
1R
#550000
1!
1*!
0R
03!
0/!
0-!
10!
1.!
1#!
0&!
19
06
12!
1)!
1Q
#560000
0!
0*!
1R
#570000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#580000
0!
0*!
1R
#590000
1!
1*!
0R
01!
1,!
1I!
1F!
1C!
1@!
1>!
1=!
1;!
18!
0$!
1%!
08
17
#600000
0!
0*!
1R
#610000
1!
1*!
0R
1?!
0<!
09!
06!
1-!
0,!
1A!
0=!
0>!
0;!
08!
15!
0.!
0I!
0F!
0C!
0@!
1&!
0%!
16
07
02!
0A!
0)!
0Q
#620000
0!
0*!
1R
#630000
1!
1*!
0R
03!
0/!
0-!
10!
1.!
1#!
0&!
19
06
12!
1)!
1Q
#640000
0!
0*!
1R
#650000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#660000
0!
0*!
1R
#670000
1!
1*!
0R
01!
1,!
1I!
1F!
1C!
1@!
1:!
17!
0$!
1%!
08
17
#680000
0!
0*!
1R
#690000
1!
1*!
0R
16!
1-!
0,!
05!
0.!
0I!
0F!
0C!
0@!
0:!
07!
1&!
0%!
16
07
02!
0)!
0Q
#700000
0!
0*!
1R
#710000
1!
1*!
0R
03!
0/!
0-!
10!
1.!
1#!
0&!
19
06
12!
1)!
1Q
#720000
0!
0*!
1R
#730000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#740000
0!
0*!
1R
#750000
1!
1*!
0R
01!
1,!
1I!
1F!
1C!
1@!
1:!
18!
17!
0$!
1%!
08
17
#760000
0!
0*!
1R
#770000
1!
1*!
0R
19!
06!
1-!
0,!
07!
08!
15!
0.!
0I!
0F!
0C!
0@!
0:!
1&!
0%!
16
07
02!
0)!
0Q
#780000
0!
0*!
1R
#790000
1!
1*!
0R
03!
0/!
0-!
10!
1.!
1#!
0&!
19
06
12!
1)!
1Q
#800000
0!
0*!
1R
#810000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#820000
0!
0*!
1R
#830000
1!
1*!
0R
01!
1,!
1I!
1F!
1C!
1@!
1:!
0$!
1%!
08
17
#840000
0!
0*!
1R
#850000
1!
1*!
0R
16!
1-!
0,!
05!
0.!
0I!
0F!
0C!
0@!
0:!
1&!
0%!
16
07
02!
0)!
0Q
#860000
0!
0*!
1R
#870000
1!
1*!
0R
03!
0/!
0-!
10!
1.!
1#!
0&!
19
06
12!
1)!
1Q
#880000
0!
0*!
1R
#890000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#900000
0!
0*!
1R
#910000
1!
1*!
0R
01!
1,!
1I!
1F!
1C!
1@!
1;!
1:!
18!
0$!
1%!
08
17
#920000
0!
0*!
1R
#930000
1!
1*!
0R
1<!
09!
06!
1-!
0,!
0:!
0;!
08!
15!
0.!
0I!
0F!
0C!
0@!
1&!
0%!
16
07
02!
0)!
0Q
#940000
0!
0*!
1R
#950000
1!
1*!
0R
03!
0/!
0-!
10!
1.!
1#!
0&!
19
06
12!
1)!
1Q
#960000
0!
0*!
1R
#970000
1!
1*!
0R
13!
1/!
11!
00!
0#!
1$!
09
18
#980000
0!
0*!
1R
#990000
1!
1*!
0R
01!
1,!
1I!
1F!
1C!
1@!
17!
0$!
1%!
08
17
#1000000
