<<<<<<< HEAD
-- Auto-generated VHDL package from /home/arusso/bel_projects/top/scu_diob2/blackbox_defines.vh
=======
-- Auto-generated VHDL package from blackbox_defines.vh
>>>>>>> 27c2471bbf3f48ad31dc46e1a76a8ff6e3dad267
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

<<<<<<< HEAD
package /home/arusso/bel_projects/top/scu_diob2/blackbox_defines_pkg is

	-- Note: macros need manual translation (e.g., `slice`)
end package /home/arusso/bel_projects/top/scu_diob2/blackbox_defines_pkg;

package body /home/arusso/bel_projects/top/scu_diob2/blackbox_defines_pkg is
end package body /home/arusso/bel_projects/top/scu_diob2/blackbox_defines_pkg;
=======
package blackbox_defines_pkg is

	-- Note: macros need manual translation (e.g., `slice`)
end package blackbox_defines_pkg;

package body blackbox_defines_pkg is
end package body blackbox_defines_pkg;
>>>>>>> 27c2471bbf3f48ad31dc46e1a76a8ff6e3dad267
