$date
	Tue Jul 20 15:25:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 2 ! STATE [1:0] $end
$var wire 1 " LED $end
$var reg 1 # CLK $end
$var reg 1 $ KEY $end
$var reg 1 % RST_N $end
$var reg 1 & SEL $end
$scope module led_flash_inst $end
$var wire 1 # CLK $end
$var wire 1 $ KEY $end
$var wire 1 " LED $end
$var wire 1 % RST_N $end
$var wire 1 & SEL $end
$var wire 2 ' STATE [1:0] $end
$var reg 1 ( led $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
x(
bx '
0&
0%
0$
0#
x"
bx !
$end
#1
b0 !
b0 '
b0 )
1#
#2
0#
#3
1#
#4
0#
1%
#5
0"
0(
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
1$
#15
b1 !
b1 '
b1 )
1#
#16
0#
0$
#17
1"
1(
1#
#18
0#
#19
0"
0(
1#
#20
0#
#21
1"
1(
1#
#22
0#
#23
0"
0(
1#
#24
0#
#25
1"
1(
1#
#26
0#
#27
0"
0(
1#
#28
0#
#29
1"
1(
1#
#30
0#
#31
0"
0(
1#
#32
0#
#33
1"
1(
1#
#34
0#
#35
0"
0(
1#
#36
0#
1&
#37
1"
1(
b10 !
b10 '
b10 )
1#
#38
0#
#39
1#
#40
0#
#41
1#
#42
0#
#43
1#
#44
0#
#45
1#
#46
0#
1$
#47
b0 !
b0 '
b0 )
1#
#48
0#
0$
#49
0"
0(
1#
#50
0#
#51
1#
#52
0#
#53
1#
#54
0#
#55
1#
#56
0#
#57
1#
#58
0#
1$
#59
b10 !
b10 '
b10 )
1#
#60
0#
0$
#61
1"
1(
1#
#62
0#
#63
1#
#64
0#
#65
1#
#66
0#
#67
1#
#68
0#
#69
1#
#70
0#
0&
#71
b1 !
b1 '
b1 )
1#
#72
0#
#73
0"
0(
1#
#74
0#
#75
1"
1(
1#
#76
0#
#77
0"
0(
1#
#78
0#
#79
1"
1(
1#
#80
0#
#81
0"
0(
1#
#82
0#
#83
1"
1(
1#
#84
0#
#85
0"
0(
1#
#86
0#
#87
1"
1(
1#
#88
0#
#89
0"
0(
1#
#90
0#
0%
#91
b0 !
b0 '
b0 )
1#
#92
0#
1%
#93
1#
#94
0#
#95
1#
#96
0#
#97
1#
#98
0#
#99
1#
#100
0#
#101
1#
#102
0#
1&
1$
#103
b10 !
b10 '
b10 )
1#
#104
0#
0$
#105
1"
1(
1#
#106
0#
#107
1#
#108
0#
#109
1#
#110
0#
#111
1#
#112
0#
#113
1#
#114
0#
#115
1#
#116
0#
#117
1#
#118
0#
#119
1#
#120
0#
#121
1#
#122
0#
#123
1#
#124
0#
