{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614158174759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614158174759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 24 14:46:14 2021 " "Processing started: Wed Feb 24 14:46:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614158174759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614158174759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogTest -c VerilogTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogTest -c VerilogTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614158174759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614158174937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614158174937 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "LOC VerilogTest.v(4) " "Unrecognized synthesis attribute \"LOC\" at VerilogTest.v(4)" {  } { { "VerilogTest.v" "" { Text "/home/vishnu/fpga/VerilogTest/VerilogTest.v" 4 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614158185209 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "LOC VerilogTest.v(5) " "Unrecognized synthesis attribute \"LOC\" at VerilogTest.v(5)" {  } { { "VerilogTest.v" "" { Text "/home/vishnu/fpga/VerilogTest/VerilogTest.v" 5 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614158185209 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "LOC VerilogTest.v(6) " "Unrecognized synthesis attribute \"LOC\" at VerilogTest.v(6)" {  } { { "VerilogTest.v" "" { Text "/home/vishnu/fpga/VerilogTest/VerilogTest.v" 6 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614158185209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogTest.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 VerilogTest " "Found entity 1: VerilogTest" {  } { { "VerilogTest.v" "" { Text "/home/vishnu/fpga/VerilogTest/VerilogTest.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614158185211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614158185211 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "PIN_AB28 VerilogTest.v(4) " "Verilog HDL error at VerilogTest.v(4): object \"PIN_AB28\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "VerilogTest.v" "" { Text "/home/vishnu/fpga/VerilogTest/VerilogTest.v" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1614158185211 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "PIN_AC28 VerilogTest.v(5) " "Verilog HDL error at VerilogTest.v(5): object \"PIN_AC28\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "VerilogTest.v" "" { Text "/home/vishnu/fpga/VerilogTest/VerilogTest.v" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1614158185211 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "PIN_G19 VerilogTest.v(6) " "Verilog HDL error at VerilogTest.v(6): object \"PIN_G19\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "VerilogTest.v" "" { Text "/home/vishnu/fpga/VerilogTest/VerilogTest.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1614158185211 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614158185253 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 24 14:46:25 2021 " "Processing ended: Wed Feb 24 14:46:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614158185253 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614158185253 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614158185253 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614158185253 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614158185365 ""}
