
module parallel_to_serial_7
(
	input clk, 
	//input reset,
	//input write,
	//input shift,
	input[6:0] data_in,
	output  serial_out
    );
	reg[6:0] counter;
	reg[6:0] data;
	
	always @(posedge clk)
	begin
	counter<=counter+1;
		//if(reset==1)
			//data<=0;
		//else if(write==1)
		if (counter ==7)begin
		data<=data_in;
		
		//serial_out<=data[0];
		end
		else if (counter > 7 )begin
		//else if(shift==1)//do shift right
			data<={1'b0,data[6:1]};
			//counter <= counter + 1;
			
			end
			
		//else begin
			//counter <= 1;
			//data<=data_in;
			//serial_out<=data[0];
			//end
			end
			assign serial_out=data[0];
endmodule