// Seed: 2074261110
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  always @(negedge 1) id_4 = 1;
  always_latch @(posedge id_5) begin
    wait (id_5);
  end
  timeunit 1ps;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    input supply1 id_6
);
  wire id_8;
  wire id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9
  );
  wire id_10;
endmodule
