#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Mar 31 10:18:40 2016
# Process ID: 4144
# Log file: D:/DSDII/Lab3/planAhead_run_2/planAhead.log
# Journal file: D:/DSDII/Lab3/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source D:/DSDII/Lab3/pa.fromNetlist.tcl
# create_project -name Lab3 -dir "D:/DSDII/Lab3/planAhead_run_2" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/DSDII/Lab3/ALU.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/DSDII/Lab3} }
# set_property target_constrs_file "ALU.ucf" [current_fileset -constrset]
Adding file 'D:/DSDII/Lab3/ALU.ucf' to fileset 'constrs_1'
# add_files [list {ALU.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ALU.ngc ...
WARNING:NetListWriters:298 - No output is written to ALU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus AdderSub16Bit_0/C<13 : 1> on block ALU
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Multiplier_8_0/C<7 : 0> on block ALU is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Multiplier_8_0/OutOfFA<7 : 2> on block
   ALU is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Multiplier_8_0/OutOfAND<7 : 0> on block
   ALU is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ALU.edif ...
ngc2edif: Total memory usage is 78440 kilobytes

Parsing EDIF File [./planAhead_run_2/Lab3.data/cache/ALU_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/Lab3.data/cache/ALU_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/DSDII/Lab3/ALU.ucf]
Finished Parsing UCF File [D:/DSDII/Lab3/ALU.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8649668f
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 618.461 ; gain = 204.926
startgroup
set_property package_pin T5 [get_ports {Control[3]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {Control[2]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {Control[1]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {Control[0]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {Input1[0]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {Input1[1]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {Input2[0]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {Input2[1]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Output[0]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Output[1]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Output[2]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {Output[3]}]
endgroup
set_property package_pin "" [get_ports [list  {Output[5]}]]
set_property is_loc_fixed false [get_ports [list  {Input2[1]}]]
set_property package_pin "" [get_ports [list  {Input2[1]}]]
set_property package_pin "" [get_ports [list  {Input2[0]}]]
startgroup
set_property package_pin T9 [get_ports {Input2[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {Input2[0]}]
endgroup
set_property package_pin "" [get_ports [list  {Input1[0]}]]
startgroup
set_property package_pin M8 [get_ports {Input1[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {Input1[0]}]
endgroup
set_property pulltype PULLDOWN [get_ports [list {Input1[15]} {Input1[14]} {Input1[13]} {Input1[12]} {Input1[11]} {Input1[10]} {Input1[9]} {Input1[8]} {Input1[7]} {Input1[6]} {Input1[5]} {Input1[4]} {Input1[3]} {Input1[2]} {Input1[1]} {Input1[0]}]]
set_property pulltype NONE [get_ports [list {Input1[1]}]]
set_property pulltype NONE [get_ports [list {Input1[0]}]]
set_property pulltype PULLDOWN [get_ports [list {Input2[15]} {Input2[14]} {Input2[13]} {Input2[12]} {Input2[11]} {Input2[10]} {Input2[9]} {Input2[8]} {Input2[7]} {Input2[6]} {Input2[5]} {Input2[4]} {Input2[3]} {Input2[2]} {Input2[1]} {Input2[0]}]]
set_property pulltype NONE [get_ports [list {Input2[1]}]]
set_property pulltype NONE [get_ports [list {Input2[0]}]]
set_property pulltype PULLDOWN [get_ports [list {Output[15]} {Output[14]} {Output[13]} {Output[12]} {Output[11]} {Output[10]} {Output[9]} {Output[8]} {Output[7]} {Output[6]} {Output[5]} {Output[4]} {Output[3]} {Output[2]} {Output[1]} {Output[0]}]]
set_property pulltype NONE [get_ports [list {Output[3]}]]
set_property pulltype NONE [get_ports [list {Output[2]}]]
set_property pulltype NONE [get_ports [list {Output[1]}]]
set_property pulltype NONE [get_ports [list {Output[0]}]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/DSDII/Lab3\planAhead_pid4144.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Mar 31 10:35:46 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
