<?xml version="1.0"?>
<!-- Created with Liquid Technologies Online Tools 1.0 (https://www.liquid-technologies.com) -->
<FPGA>
  <PUFInstance>
    <type>0</type>
    <description>
      The ip core implements a variant of the ring oscillator puf developed by 
      the Tima lab. It consists of 2 blocks of 256 ring osciallators. 
      At each query of the puf, without the need to specify any challenge, 
      the puf directly returns a 256bits response. 
      The value of the counters is not returned.
    </description>
    <phyAddress>A0080000</phyAddress>
    <ipSize>10000</ipSize>
    <ctrlRegOff>0</ctrlRegOff>
    <ctrlValue>6</ctrlValue> 
    <readyRegOff>8</readyRegOff>
    <chalSize>1</chalSize> 
    <chalRegOff>
      <regOff>4</regOff>
    </chalRegOff>
    <respSize>256</respSize>
    <respRegOff>
      <regOff>C</regOff>
      <regOff>10</regOff>
      <regOff>14</regOff>
      <regOff>18</regOff>
      <regOff>1C</regOff>
      <regOff>20</regOff>
      <regOff>24</regOff>
      <regOff>28</regOff>
    </respRegOff>
    <countSize>0</countSize>
    <count1RegOff>
    </count1RegOff>
    <count2RegOff>
    </count2RegOff>
  </PUFInstance>
</FPGA>