 
****************************************
Report : design
Design : arm
Version: J-2014.09-SP4
Date   : Sat Mar 25 09:51:34 2017
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Local Link Library:

    {/users/ugrad2/2012/spring/pooriam/libraries//saed32lvt_tt1p05vn40c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt1p05vn40c
    Library : saed32lvt_tt1p05vn40c
    Process :   1.00
    Temperature : -40.00
    Voltage :  1.050
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   16000
Location       :   saed32lvt_tt1p05vn40c
Resistance     :   0.001282
Capacitance    :   0.000569
Area           :   0.01
Slope          :   108.438
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    15.10
     2    34.61
     3    56.42
     4    80.84
     5   108.20
     6   138.79
     7   172.92
     8   210.91
     9   253.07
    10   299.71
    11   351.13
    12   407.64
    13   469.57
    14   537.20
    15   610.87
    16   690.86
    17   777.51
    18   871.11
    19   971.97
    20  1080.41



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
