Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 02:34:59 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_63/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.021        0.000                      0                 1236        0.012        0.000                      0                 1236        2.041        0.000                       0                  1215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.316}        4.633           215.843         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.021        0.000                      0                 1236        0.012        0.000                      0                 1236        2.041        0.000                       0                  1215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 genblk1[17].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.316ns period=4.633ns})
  Destination:            reg_out/reg_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.316ns period=4.633ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.633ns  (vclock rise@4.633ns - vclock rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 2.070ns (46.423%)  route 2.389ns (53.577%))
  Logic Levels:           19  (CARRY8=11 LUT2=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 6.036 - 4.633 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.807ns (routing 0.001ns, distribution 0.806ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1214, routed)        0.807     1.753    genblk1[17].reg_in/clk_IBUF_BUFG
    SLICE_X125Y501       FDRE                                         r  genblk1[17].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y501       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.832 r  genblk1[17].reg_in/reg_out_reg[1]/Q
                         net (fo=2, routed)           0.323     2.155    conv/mul12/O18[1]
    SLICE_X125Y501       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     2.289 r  conv/mul12/reg_out_reg[0]_i_359/O[2]
                         net (fo=2, routed)           0.179     2.468    conv/add000072/out0_0[2]
    SLICE_X126Y501       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.567 r  conv/add000072/reg_out[0]_i_364/O
                         net (fo=1, routed)           0.009     2.576    conv/add000072/reg_out[0]_i_364_n_0
    SLICE_X126Y501       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     2.756 r  conv/add000072/reg_out_reg[0]_i_304/O[5]
                         net (fo=2, routed)           0.187     2.943    conv/add000072/reg_out_reg[0]_i_304_n_10
    SLICE_X126Y503       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.993 r  conv/add000072/reg_out[0]_i_307/O
                         net (fo=1, routed)           0.008     3.001    conv/add000072/reg_out[0]_i_307_n_0
    SLICE_X126Y503       CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.081     3.082 r  conv/add000072/reg_out_reg[0]_i_237/O[7]
                         net (fo=1, routed)           0.226     3.308    conv/add000072/reg_out_reg[0]_i_237_n_8
    SLICE_X127Y503       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.409 r  conv/add000072/reg_out[0]_i_123/O
                         net (fo=1, routed)           0.015     3.424    conv/add000072/reg_out[0]_i_123_n_0
    SLICE_X127Y503       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.541 r  conv/add000072/reg_out_reg[0]_i_34/CO[7]
                         net (fo=1, routed)           0.026     3.567    conv/add000072/reg_out_reg[0]_i_34_n_0
    SLICE_X127Y504       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.623 r  conv/add000072/reg_out_reg[21]_i_35/O[0]
                         net (fo=1, routed)           0.187     3.810    conv/add000072/reg_out_reg[21]_i_35_n_15
    SLICE_X127Y500       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     3.935 r  conv/add000072/reg_out[16]_i_37/O
                         net (fo=1, routed)           0.016     3.951    conv/add000072/reg_out[16]_i_37_n_0
    SLICE_X127Y500       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     4.175 r  conv/add000072/reg_out_reg[16]_i_20/O[6]
                         net (fo=2, routed)           0.285     4.460    conv/add000072/reg_out_reg[16]_i_20_n_9
    SLICE_X125Y495       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     4.560 r  conv/add000072/reg_out[16]_i_22/O
                         net (fo=1, routed)           0.016     4.576    conv/add000072/reg_out[16]_i_22_n_0
    SLICE_X125Y495       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.693 r  conv/add000072/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, routed)           0.026     4.719    conv/add000072/reg_out_reg[16]_i_11_n_0
    SLICE_X125Y496       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.775 r  conv/add000072/reg_out_reg[21]_i_10/O[0]
                         net (fo=2, routed)           0.243     5.018    conv/add000072/reg_out_reg[21]_i_10_n_15
    SLICE_X125Y489       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.057 r  conv/add000072/reg_out[16]_i_12/O
                         net (fo=1, routed)           0.015     5.072    conv/add000072/reg_out[16]_i_12_n_0
    SLICE_X125Y489       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.189 r  conv/add000072/reg_out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.215    conv/add000072/reg_out_reg[16]_i_2_n_0
    SLICE_X125Y490       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.291 r  conv/add000072/reg_out_reg[21]_i_3/O[1]
                         net (fo=2, routed)           0.181     5.472    conv/add000072/reg_out_reg[21]_i_3_n_14
    SLICE_X124Y490       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.523 r  conv/add000072/reg_out[21]_i_8/O
                         net (fo=1, routed)           0.009     5.532    conv/add000072/reg_out[21]_i_8_n_0
    SLICE_X124Y490       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.765 r  conv/add000072/reg_out_reg[21]_i_2/O[5]
                         net (fo=1, routed)           0.126     5.891    reg_out/a[22]
    SLICE_X124Y491       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     5.926 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, routed)          0.286     6.212    reg_out/reg_out[21]_i_1_n_0
    SLICE_X126Y491       FDRE                                         r  reg_out/reg_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.633     4.633 r  
    AP13                                              0.000     4.633 r  clk (IN)
                         net (fo=0)                   0.000     4.633    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.978 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.978    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.978 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.265    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.289 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1214, routed)        0.747     6.036    reg_out/clk_IBUF_BUFG
    SLICE_X126Y491       FDRE                                         r  reg_out/reg_out_reg[18]/C
                         clock pessimism              0.307     6.343    
                         clock uncertainty           -0.035     6.308    
    SLICE_X126Y491       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     6.234    reg_out/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.234    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                  0.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 demux/genblk1[82].z_reg[82][4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.316ns period=4.633ns})
  Destination:            genblk1[82].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.316ns period=4.633ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.709ns (routing 0.001ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.001ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1214, routed)        0.709     1.365    demux/clk_IBUF_BUFG
    SLICE_X127Y495       FDRE                                         r  demux/genblk1[82].z_reg[82][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y495       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.423 r  demux/genblk1[82].z_reg[82][4]/Q
                         net (fo=1, routed)           0.129     1.552    genblk1[82].reg_in/D[4]
    SLICE_X129Y495       FDRE                                         r  genblk1[82].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1214, routed)        0.841     1.787    genblk1[82].reg_in/clk_IBUF_BUFG
    SLICE_X129Y495       FDRE                                         r  genblk1[82].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.307     1.480    
    SLICE_X129Y495       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.540    genblk1[82].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.316 }
Period(ns):         4.633
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.633       3.343      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.316       2.041      SLICE_X131Y507  demux/genblk1[2].z_reg[2][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.316       2.041      SLICE_X128Y492  genblk1[63].reg_in/reg_out_reg[2]/C



