Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Thu Apr 23 16:41:33 2015
| Host         : ECE-RM213-09 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file q1_control_sets_placed.rpt
| Design       : q1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |     9 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+---------------------------------+------------------+------------------+----------------+
|  Clock Signal |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+---------------------------------+------------------+------------------+----------------+
|  ck_IBUF_BUFG | n_0_FSM_sequential_state[3]_i_1 |                  |                1 |              3 |
|  ck_IBUF_BUFG | n_0_z[3]_i_1                    |                  |                1 |              4 |
+---------------+---------------------------------+------------------+------------------+----------------+


