Protel Design System Design Rule Check
PCB File : D:\HOC_TAP\TU_HOC\ALTIUM\FILE\BTL_IOT\BTL_IOT.PcbDoc
Date     : 10/15/2025
Time     : 3:57:42 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=1.5mm) (Preferred=1mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Pad D1.1-2(18.256mm,22.098mm) on Top Layer And Via (16.51mm,22.098mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad F1.2-1(67.278mm,38.608mm) on Top Layer And Via (67.691mm,41.148mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.254mm) Between Pad J1.1-1(14.351mm,32.1mm) on Multi-Layer And Via (15.748mm,32.131mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.09mm] / [Bottom Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad Q1.3-1(67.374mm,14.222mm) on Top Layer And Via (66.294mm,14.224mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Pad R2.3-1(72.347mm,29.845mm) on Top Layer And Via (73.787mm,29.845mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad R3.3-1(60.368mm,17.399mm) on Top Layer And Via (59.055mm,17.526mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.254mm) Between Pad R5.3-2(60.495mm,9.589mm) on Top Layer And Via (60.452mm,10.922mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Pad R6.3-2(60.424mm,22.225mm) on Top Layer And Via (61.722mm,22.749mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad R9.3-2(60.579mm,27.643mm) on Top Layer And Via (62.082mm,27.665mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.233mm < 0.254mm) Between Pad U1.2-1(67.72mm,43.835mm) on Top Layer And Via (67.691mm,41.148mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.233mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Pad U1.2-6(71.12mm,57.86mm) on Top Layer And Via (68.199mm,55.88mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.127mm]
Rule Violations :11

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.045mm,60.96mm) on Bottom Overlay And Pad MH2.2-1(106.045mm,60.96mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.045mm,60.96mm) on Bottom Overlay And Pad MH2.2-1(106.045mm,60.96mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.045mm,60.96mm) on Bottom Overlay And Pad MH2.2-1(106.045mm,60.96mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.045mm,60.96mm) on Bottom Overlay And Pad MH2.2-1(106.045mm,60.96mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.045mm,60.96mm) on Top Overlay And Pad MH2.2-1(106.045mm,60.96mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.045mm,60.96mm) on Top Overlay And Pad MH2.2-1(106.045mm,60.96mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.045mm,60.96mm) on Top Overlay And Pad MH2.2-1(106.045mm,60.96mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.045mm,60.96mm) on Top Overlay And Pad MH2.2-1(106.045mm,60.96mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.172mm,3.556mm) on Bottom Overlay And Pad MH4.2-1(106.172mm,3.556mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.172mm,3.556mm) on Bottom Overlay And Pad MH4.2-1(106.172mm,3.556mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.172mm,3.556mm) on Bottom Overlay And Pad MH4.2-1(106.172mm,3.556mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.172mm,3.556mm) on Bottom Overlay And Pad MH4.2-1(106.172mm,3.556mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.172mm,3.556mm) on Top Overlay And Pad MH4.2-1(106.172mm,3.556mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.172mm,3.556mm) on Top Overlay And Pad MH4.2-1(106.172mm,3.556mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.172mm,3.556mm) on Top Overlay And Pad MH4.2-1(106.172mm,3.556mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (106.172mm,3.556mm) on Top Overlay And Pad MH4.2-1(106.172mm,3.556mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.302mm,3.556mm) on Bottom Overlay And Pad MH3.2-1(3.302mm,3.556mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.302mm,3.556mm) on Bottom Overlay And Pad MH3.2-1(3.302mm,3.556mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.302mm,3.556mm) on Bottom Overlay And Pad MH3.2-1(3.302mm,3.556mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.302mm,3.556mm) on Bottom Overlay And Pad MH3.2-1(3.302mm,3.556mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.302mm,3.556mm) on Top Overlay And Pad MH3.2-1(3.302mm,3.556mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.302mm,3.556mm) on Top Overlay And Pad MH3.2-1(3.302mm,3.556mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.302mm,3.556mm) on Top Overlay And Pad MH3.2-1(3.302mm,3.556mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.302mm,3.556mm) on Top Overlay And Pad MH3.2-1(3.302mm,3.556mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.556mm,60.706mm) on Bottom Overlay And Pad MH1.2-1(3.556mm,60.706mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.556mm,60.706mm) on Bottom Overlay And Pad MH1.2-1(3.556mm,60.706mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.556mm,60.706mm) on Bottom Overlay And Pad MH1.2-1(3.556mm,60.706mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.556mm,60.706mm) on Bottom Overlay And Pad MH1.2-1(3.556mm,60.706mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.556mm,60.706mm) on Top Overlay And Pad MH1.2-1(3.556mm,60.706mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.556mm,60.706mm) on Top Overlay And Pad MH1.2-1(3.556mm,60.706mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.556mm,60.706mm) on Top Overlay And Pad MH1.2-1(3.556mm,60.706mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (3.556mm,60.706mm) on Top Overlay And Pad MH1.2-1(3.556mm,60.706mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Arc (73.279mm,36.957mm) on Top Overlay And Pad C7.2-1(73.279mm,39.657mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (73.279mm,36.957mm) on Top Overlay And Pad C7.2-1(73.279mm,39.657mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (73.279mm,36.957mm) on Top Overlay And Pad C7.2-2(73.279mm,34.257mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (73.279mm,36.957mm) on Top Overlay And Pad C7.2-2(73.279mm,34.257mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (8.637mm,122.123mm) on Top Overlay And Pad LCD-Hole 0(8.636mm,122.174mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (8.637mm,72.517mm) on Top Overlay And Pad LCD-Hole 0(8.636mm,72.517mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Arc (85.471mm,36.195mm) on Top Overlay And Pad C4.2-1(85.471mm,38.895mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (85.471mm,36.195mm) on Top Overlay And Pad C4.2-1(85.471mm,38.895mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (85.471mm,36.195mm) on Top Overlay And Pad C4.2-2(85.471mm,33.495mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (85.471mm,36.195mm) on Top Overlay And Pad C4.2-2(85.471mm,33.495mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (85.471mm,45.974mm) on Top Overlay And Pad L2.2-1(85.471mm,49.724mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (85.471mm,45.974mm) on Top Overlay And Pad L2.2-1(85.471mm,49.724mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (85.471mm,45.974mm) on Top Overlay And Pad L2.2-2(85.471mm,42.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (85.471mm,45.974mm) on Top Overlay And Pad L2.2-2(85.471mm,42.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Arc (85.471mm,56.134mm) on Top Overlay And Pad C1.2-1(85.471mm,53.434mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (85.471mm,56.134mm) on Top Overlay And Pad C1.2-1(85.471mm,53.434mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (85.471mm,56.134mm) on Top Overlay And Pad C1.2-2(85.471mm,58.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (85.471mm,56.134mm) on Top Overlay And Pad C1.2-2(85.471mm,58.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (98.553mm,122.072mm) on Top Overlay And Pad LCD-Hole 0(98.552mm,122.047mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (98.706mm,72.517mm) on Top Overlay And Pad LCD-Hole 0(98.679mm,72.517mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Area Fill (64.202mm,21.275mm) (64.502mm,22.775mm) on Top Overlay And Pad D3.3-2(65.152mm,22.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Area Fill (64.273mm,8.639mm) (64.573mm,10.139mm) on Top Overlay And Pad D4.3-2(65.223mm,9.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Area Fill (64.32mm,28.945mm) (64.695mm,30.745mm) on Top Overlay And Pad LD2.3-2(65.448mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Area Fill (64.45mm,16.372mm) (64.825mm,18.172mm) on Top Overlay And Pad LD1.3-2(65.575mm,17.272mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (70.834mm,27.117mm) (71.134mm,27.522mm) on Top Overlay And Pad D2.3-2(72.136mm,27.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (70.905mm,14.481mm) (71.205mm,14.886mm) on Top Overlay And Pad D1.3-2(72.207mm,14.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (73.138mm,27.117mm) (73.439mm,27.522mm) on Top Overlay And Pad D2.3-2(72.136mm,27.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (73.21mm,14.481mm) (73.51mm,14.886mm) on Top Overlay And Pad D1.3-2(72.207mm,14.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (77.819mm,53.914mm) (78.119mm,54.319mm) on Top Overlay And Pad D1.2-2(79.121mm,53.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (78.416mm,39.624mm) (78.716mm,41.224mm) on Top Overlay And Pad C5.2-1(78.566mm,41.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Area Fill (78.416mm,41.274mm) (78.716mm,42.874mm) on Top Overlay And Pad C5.2-1(78.566mm,41.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (80.123mm,53.914mm) (80.424mm,54.319mm) on Top Overlay And Pad D1.2-2(79.121mm,53.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-1(24.638mm,18.245mm) on Top Layer And Track (23.738mm,15.295mm)(23.738mm,18.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-1(24.638mm,18.245mm) on Top Layer And Track (23.738mm,18.995mm)(25.538mm,18.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-1(24.638mm,18.245mm) on Top Layer And Track (25.538mm,15.295mm)(25.538mm,18.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-2(24.638mm,16.045mm) on Top Layer And Track (23.738mm,15.295mm)(23.738mm,18.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-2(24.638mm,16.045mm) on Top Layer And Track (23.738mm,15.295mm)(25.538mm,15.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-2(24.638mm,16.045mm) on Top Layer And Track (25.538mm,15.295mm)(25.538mm,18.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C1.2-1(85.471mm,53.434mm) on Top Layer And Track (83.621mm,52.584mm)(84.638mm,52.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C1.2-1(85.471mm,53.434mm) on Top Layer And Track (84.638mm,52.584mm)(84.638mm,53.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C1.2-1(85.471mm,53.434mm) on Top Layer And Track (86.349mm,52.584mm)(86.349mm,53.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C1.2-1(85.471mm,53.434mm) on Top Layer And Track (86.349mm,52.584mm)(87.321mm,52.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C1.2-2(85.471mm,58.834mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C1.2-2(85.471mm,58.834mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(85.471mm,58.834mm) on Top Layer And Track (82.071mm,59.434mm)(84.621mm,59.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(85.471mm,58.834mm) on Top Layer And Track (82.851mm,57.884mm)(84.621mm,57.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(85.471mm,58.834mm) on Top Layer And Track (84.621mm,57.884mm)(84.621mm,59.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(85.471mm,58.834mm) on Top Layer And Track (86.321mm,57.884mm)(86.321mm,59.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(85.471mm,58.834mm) on Top Layer And Track (86.321mm,57.884mm)(88.091mm,57.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(85.471mm,58.834mm) on Top Layer And Track (86.321mm,59.434mm)(88.871mm,59.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-1(24.638mm,9.949mm) on Top Layer And Track (23.738mm,9.199mm)(23.738mm,12.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-1(24.638mm,9.949mm) on Top Layer And Track (23.738mm,9.199mm)(25.538mm,9.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-1(24.638mm,9.949mm) on Top Layer And Track (25.538mm,9.199mm)(25.538mm,12.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-2(24.638mm,12.149mm) on Top Layer And Track (23.738mm,12.899mm)(25.538mm,12.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-2(24.638mm,12.149mm) on Top Layer And Track (23.738mm,9.199mm)(23.738mm,12.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-2(24.638mm,12.149mm) on Top Layer And Track (25.538mm,9.199mm)(25.538mm,12.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2.2-1(93.515mm,46.863mm) on Top Layer And Text "L1.2" (91.662mm,46.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-1(93.515mm,46.863mm) on Top Layer And Track (92.765mm,45.963mm)(92.765mm,47.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-1(93.515mm,46.863mm) on Top Layer And Track (92.765mm,45.963mm)(96.465mm,45.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-1(93.515mm,46.863mm) on Top Layer And Track (92.765mm,47.763mm)(96.465mm,47.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2.2-2(95.715mm,46.863mm) on Top Layer And Text "L1.2" (91.662mm,46.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-2(95.715mm,46.863mm) on Top Layer And Track (92.765mm,45.963mm)(96.465mm,45.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-2(95.715mm,46.863mm) on Top Layer And Track (92.765mm,47.763mm)(96.465mm,47.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-2(95.715mm,46.863mm) on Top Layer And Track (96.465mm,45.963mm)(96.465mm,47.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-1(62.23mm,51.646mm) on Top Layer And Track (61.33mm,48.696mm)(61.33mm,52.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-1(62.23mm,51.646mm) on Top Layer And Track (61.33mm,52.396mm)(63.13mm,52.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-1(62.23mm,51.646mm) on Top Layer And Track (63.13mm,48.696mm)(63.13mm,52.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-2(62.23mm,49.446mm) on Top Layer And Track (61.33mm,48.696mm)(61.33mm,52.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-2(62.23mm,49.446mm) on Top Layer And Track (61.33mm,48.696mm)(63.13mm,48.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-2(62.23mm,49.446mm) on Top Layer And Track (63.13mm,48.696mm)(63.13mm,52.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C4.2-1(85.471mm,38.895mm) on Top Layer And Track (83.621mm,39.745mm)(84.593mm,39.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C4.2-1(85.471mm,38.895mm) on Top Layer And Track (84.593mm,39.22mm)(84.593mm,39.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C4.2-1(85.471mm,38.895mm) on Top Layer And Track (86.304mm,39.233mm)(86.304mm,39.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C4.2-1(85.471mm,38.895mm) on Top Layer And Track (86.304mm,39.745mm)(87.321mm,39.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C4.2-2(85.471mm,33.495mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C4.2-2(85.471mm,33.495mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(85.471mm,33.495mm) on Top Layer And Track (82.071mm,32.895mm)(84.621mm,32.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(85.471mm,33.495mm) on Top Layer And Track (82.851mm,34.445mm)(84.621mm,34.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(85.471mm,33.495mm) on Top Layer And Track (84.621mm,33.165mm)(84.621mm,34.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(85.471mm,33.495mm) on Top Layer And Track (86.321mm,32.895mm)(88.871mm,32.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(85.471mm,33.495mm) on Top Layer And Track (86.321mm,33.165mm)(86.321mm,34.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(85.471mm,33.495mm) on Top Layer And Track (86.321mm,34.445mm)(88.091mm,34.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5.2-1(78.566mm,41.224mm) on Top Layer And Track (77.766mm,37.324mm)(77.766mm,41.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5.2-1(78.566mm,41.224mm) on Top Layer And Track (77.766mm,41.924mm)(79.366mm,41.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5.2-1(78.566mm,41.224mm) on Top Layer And Track (79.366mm,37.324mm)(79.366mm,41.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5.2-2(78.566mm,38.024mm) on Top Layer And Track (77.766mm,37.324mm)(77.766mm,41.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5.2-2(78.566mm,38.024mm) on Top Layer And Track (77.766mm,37.324mm)(79.366mm,37.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5.2-2(78.566mm,38.024mm) on Top Layer And Track (79.366mm,37.324mm)(79.366mm,41.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6.2-1(78.666mm,44.112mm) on Top Layer And Text "C5.2" (76.816mm,42.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-1(78.666mm,44.112mm) on Top Layer And Track (77.766mm,43.362mm)(77.766mm,47.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-1(78.666mm,44.112mm) on Top Layer And Track (77.766mm,43.362mm)(79.566mm,43.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-1(78.666mm,44.112mm) on Top Layer And Track (79.566mm,43.362mm)(79.566mm,47.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-2(78.666mm,46.312mm) on Top Layer And Track (77.766mm,43.362mm)(77.766mm,47.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-2(78.666mm,46.312mm) on Top Layer And Track (77.766mm,47.062mm)(79.566mm,47.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-2(78.666mm,46.312mm) on Top Layer And Track (79.566mm,43.362mm)(79.566mm,47.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7.2-1(73.279mm,39.657mm) on Top Layer And Track (71.429mm,40.507mm)(72.401mm,40.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7.2-1(73.279mm,39.657mm) on Top Layer And Track (72.401mm,39.982mm)(72.401mm,40.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C7.2-1(73.279mm,39.657mm) on Top Layer And Track (74.112mm,39.995mm)(74.112mm,40.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C7.2-1(73.279mm,39.657mm) on Top Layer And Track (74.112mm,40.507mm)(75.129mm,40.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C7.2-2(73.279mm,34.257mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C7.2-2(73.279mm,34.257mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7.2-2(73.279mm,34.257mm) on Top Layer And Text "R2.3" (69.958mm,31.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-2(73.279mm,34.257mm) on Top Layer And Track (69.879mm,33.657mm)(72.429mm,33.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-2(73.279mm,34.257mm) on Top Layer And Track (70.659mm,35.207mm)(72.429mm,35.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-2(73.279mm,34.257mm) on Top Layer And Track (74.129mm,33.657mm)(76.679mm,33.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-2(73.279mm,34.257mm) on Top Layer And Track (74.129mm,33.927mm)(74.129mm,35.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-2(73.279mm,34.257mm) on Top Layer And Track (74.129mm,35.207mm)(75.899mm,35.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D1.1-1(14.256mm,22.098mm) on Top Layer And Track (14.106mm,20.743mm)(14.106mm,21.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D1.1-1(14.256mm,22.098mm) on Top Layer And Track (14.106mm,23.048mm)(14.106mm,23.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1.1-1(14.256mm,22.098mm) on Top Layer And Track (15.306mm,22.098mm)(15.806mm,22.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1.2-1(79.121mm,49.816mm) on Top Layer And Text "C6.2" (76.816mm,47.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D1.2-1(79.121mm,49.816mm) on Top Layer And Track (77.766mm,49.666mm)(78.171mm,49.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1.2-1(79.121mm,49.816mm) on Top Layer And Track (79.121mm,50.866mm)(79.121mm,51.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D1.2-1(79.121mm,49.816mm) on Top Layer And Track (80.071mm,49.666mm)(80.476mm,49.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D1.2-2(79.121mm,53.816mm) on Top Layer And Track (77.766mm,53.966mm)(78.171mm,53.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1.2-2(79.121mm,53.816mm) on Top Layer And Track (79.121mm,52.266mm)(79.121mm,52.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D1.2-2(79.121mm,53.816mm) on Top Layer And Track (80.071mm,53.966mm)(80.476mm,53.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad D1.3-1(72.207mm,10.383mm) on Top Layer And Text "D1.3" (70.176mm,8.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D1.3-1(72.207mm,10.383mm) on Top Layer And Track (70.852mm,10.233mm)(71.257mm,10.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1.3-1(72.207mm,10.383mm) on Top Layer And Track (72.207mm,11.433mm)(72.207mm,11.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D1.3-1(72.207mm,10.383mm) on Top Layer And Track (73.157mm,10.233mm)(73.562mm,10.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D1.3-2(72.207mm,14.383mm) on Top Layer And Track (70.852mm,14.533mm)(71.257mm,14.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1.3-2(72.207mm,14.383mm) on Top Layer And Track (72.207mm,12.833mm)(72.207mm,13.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D1.3-2(72.207mm,14.383mm) on Top Layer And Track (73.157mm,14.533mm)(73.562mm,14.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2.3-1(72.136mm,23.019mm) on Top Layer And Text "D2.3" (70.339mm,21.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D2.3-1(72.136mm,23.019mm) on Top Layer And Track (70.781mm,22.869mm)(71.186mm,22.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D2.3-1(72.136mm,23.019mm) on Top Layer And Track (72.136mm,24.069mm)(72.136mm,24.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D2.3-1(72.136mm,23.019mm) on Top Layer And Track (73.086mm,22.869mm)(73.491mm,22.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D2.3-2(72.136mm,27.019mm) on Top Layer And Track (70.781mm,27.169mm)(71.186mm,27.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D2.3-2(72.136mm,27.019mm) on Top Layer And Track (72.136mm,25.469mm)(72.136mm,25.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad D2.3-2(72.136mm,27.019mm) on Top Layer And Track (73.086mm,27.169mm)(73.491mm,27.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3.3-1(68.452mm,22.025mm) on Top Layer And Track (64.502mm,21.275mm)(69.102mm,21.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3.3-1(68.452mm,22.025mm) on Top Layer And Track (64.502mm,22.775mm)(69.102mm,22.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3.3-1(68.452mm,22.025mm) on Top Layer And Track (69.102mm,21.275mm)(69.102mm,22.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3.3-2(65.152mm,22.025mm) on Top Layer And Track (64.502mm,21.275mm)(64.502mm,22.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3.3-2(65.152mm,22.025mm) on Top Layer And Track (64.502mm,21.275mm)(69.102mm,21.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3.3-2(65.152mm,22.025mm) on Top Layer And Track (64.502mm,22.775mm)(69.102mm,22.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4.3-1(68.523mm,9.389mm) on Top Layer And Track (64.573mm,10.139mm)(69.173mm,10.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4.3-1(68.523mm,9.389mm) on Top Layer And Track (64.573mm,8.639mm)(69.173mm,8.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4.3-1(68.523mm,9.389mm) on Top Layer And Track (69.173mm,8.639mm)(69.173mm,10.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4.3-2(65.223mm,9.389mm) on Top Layer And Track (64.573mm,10.139mm)(69.173mm,10.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4.3-2(65.223mm,9.389mm) on Top Layer And Track (64.573mm,8.639mm)(64.573mm,10.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4.3-2(65.223mm,9.389mm) on Top Layer And Track (64.573mm,8.639mm)(69.173mm,8.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-16(56.515mm,18.034mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-17(56.515mm,20.574mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-18(56.515mm,23.114mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad ESP1.1-19(56.515mm,25.654mm) on Multi-Layer And Text "R9.3" (59.224mm,24.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-19(56.515mm,25.654mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad ESP1.1-20(56.515mm,28.194mm) on Multi-Layer And Text "R9.3" (59.224mm,24.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-20(56.515mm,28.194mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-21(56.515mm,30.734mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-22(56.515mm,33.274mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-23(56.515mm,35.814mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-24(56.515mm,38.354mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-25(56.515mm,40.894mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-26(56.515mm,43.434mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-27(56.515mm,45.974mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-28(56.515mm,48.514mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-29(56.515mm,51.054mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad ESP1.1-30(56.515mm,53.594mm) on Multi-Layer And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.2-1(67.278mm,38.608mm) on Top Layer And Track (62.328mm,36.608mm)(68.228mm,36.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.2-1(67.278mm,38.608mm) on Top Layer And Track (62.328mm,40.608mm)(68.228mm,40.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.2-1(67.278mm,38.608mm) on Top Layer And Track (68.228mm,36.608mm)(68.228mm,40.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.2-2(63.278mm,38.608mm) on Top Layer And Track (62.328mm,36.608mm)(62.328mm,40.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.2-2(63.278mm,38.608mm) on Top Layer And Track (62.328mm,36.608mm)(68.228mm,36.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.2-2(63.278mm,38.608mm) on Top Layer And Track (62.328mm,40.608mm)(68.228mm,40.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC1.2-3(95.718mm,57.759mm) on Multi-Layer And Track (92.518mm,57.459mm)(106.718mm,57.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1.3-1(76.779mm,11.366mm) on Multi-Layer And Track (75.729mm,10.116mm)(75.729mm,17.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1.3-1(76.779mm,11.366mm) on Multi-Layer And Track (75.729mm,10.116mm)(96.229mm,10.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1.3-2(88.279mm,11.366mm) on Multi-Layer And Track (75.729mm,10.116mm)(96.229mm,10.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1.3-4(76.779mm,16.066mm) on Multi-Layer And Track (75.729mm,10.116mm)(75.729mm,17.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1.3-4(76.779mm,16.066mm) on Multi-Layer And Track (75.729mm,17.316mm)(96.229mm,17.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2.3-1(76.708mm,23.621mm) on Multi-Layer And Track (75.658mm,22.371mm)(75.658mm,29.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2.3-1(76.708mm,23.621mm) on Multi-Layer And Track (75.658mm,22.371mm)(96.158mm,22.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2.3-2(88.208mm,23.621mm) on Multi-Layer And Track (75.658mm,22.371mm)(96.158mm,22.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2.3-3(95.208mm,23.621mm) on Multi-Layer And Track (75.658mm,22.371mm)(96.158mm,22.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2.3-3(95.208mm,23.621mm) on Multi-Layer And Track (96.158mm,22.371mm)(96.158mm,29.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2.3-4(76.708mm,28.321mm) on Multi-Layer And Track (75.658mm,22.371mm)(75.658mm,29.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2.3-4(76.708mm,28.321mm) on Multi-Layer And Track (75.658mm,29.571mm)(96.158mm,29.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad L1.2-1(104.13mm,43.779mm) on Multi-Layer And Track (91.51mm,45.339mm)(106.75mm,45.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad L1.2-2(94.13mm,43.779mm) on Multi-Layer And Track (91.51mm,45.339mm)(106.75mm,45.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad L1.2-3(94.13mm,39.279mm) on Multi-Layer And Track (91.51mm,37.719mm)(106.75mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad L1.2-4(104.13mm,39.279mm) on Multi-Layer And Track (91.51mm,37.719mm)(106.75mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L2.2-1(85.471mm,49.724mm) on Top Layer And Track (83.721mm,50.124mm)(83.871mm,50.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L2.2-1(85.471mm,49.724mm) on Top Layer And Track (83.871mm,49.532mm)(83.871mm,50.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L2.2-1(85.471mm,49.724mm) on Top Layer And Track (87.071mm,49.532mm)(87.071mm,50.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L2.2-1(85.471mm,49.724mm) on Top Layer And Track (87.071mm,50.124mm)(87.221mm,50.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L2.2-2(85.471mm,42.224mm) on Top Layer And Track (83.721mm,41.824mm)(83.871mm,41.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L2.2-2(85.471mm,42.224mm) on Top Layer And Track (83.871mm,41.824mm)(83.871mm,42.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L2.2-2(85.471mm,42.224mm) on Top Layer And Track (87.071mm,41.824mm)(87.221mm,41.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L2.2-2(85.471mm,42.224mm) on Top Layer And Track (87.074mm,41.827mm)(87.074mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-1(93.091mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-10(70.231mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-11(67.691mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-12(65.151mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-13(62.611mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-14(60.071mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-15(57.531mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-16(54.991mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-2(90.551mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-3(88.011mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-4(85.471mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-5(82.931mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-6(80.391mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-7(77.851mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-8(75.311mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-9(72.771mm,69.723mm) on Multi-Layer And Track (4.572mm,68.453mm)(102.616mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad LD1.3-1(67.775mm,17.272mm) on Top Layer And Text "Q1.3" (65.858mm,15.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD1.3-1(67.775mm,17.272mm) on Top Layer And Track (64.825mm,16.372mm)(68.525mm,16.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD1.3-1(67.775mm,17.272mm) on Top Layer And Track (64.825mm,18.172mm)(68.525mm,18.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD1.3-1(67.775mm,17.272mm) on Top Layer And Track (68.525mm,16.372mm)(68.525mm,18.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad LD1.3-2(65.575mm,17.272mm) on Top Layer And Text "Q1.3" (65.858mm,15.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD1.3-2(65.575mm,17.272mm) on Top Layer And Track (64.825mm,16.372mm)(64.825mm,18.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD1.3-2(65.575mm,17.272mm) on Top Layer And Track (64.825mm,16.372mm)(68.525mm,16.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD1.3-2(65.575mm,17.272mm) on Top Layer And Track (64.825mm,18.172mm)(68.525mm,18.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD2.3-1(67.648mm,29.845mm) on Top Layer And Track (64.698mm,28.945mm)(68.398mm,28.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD2.3-1(67.648mm,29.845mm) on Top Layer And Track (64.698mm,30.745mm)(68.398mm,30.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD2.3-1(67.648mm,29.845mm) on Top Layer And Track (68.398mm,28.945mm)(68.398mm,30.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD2.3-2(65.448mm,29.845mm) on Top Layer And Track (64.698mm,28.945mm)(64.698mm,30.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD2.3-2(65.448mm,29.845mm) on Top Layer And Track (64.698mm,28.945mm)(68.398mm,28.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LD2.3-2(65.448mm,29.845mm) on Top Layer And Track (64.698mm,30.745mm)(68.398mm,30.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1.3-1(98.75mm,11.367mm) on Multi-Layer And Track (97.55mm,8.872mm)(97.55mm,17.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1.3-2(98.75mm,15.177mm) on Multi-Layer And Track (97.55mm,8.872mm)(97.55mm,17.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2.3-1(98.75mm,23.622mm) on Multi-Layer And Track (97.55mm,21.127mm)(97.55mm,29.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2.3-2(98.75mm,27.432mm) on Multi-Layer And Track (97.55mm,21.127mm)(97.55mm,29.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1.1-1(9.264mm,23.175mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q1.1-1(9.264mm,23.175mm) on Top Layer And Track (9.864mm,20.725mm)(9.864mm,23.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1.1-1(9.264mm,23.175mm) on Top Layer And Track (9.864mm,23.725mm)(10.964mm,23.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1.1-2(9.264mm,21.275mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1.1-2(9.264mm,21.275mm) on Top Layer And Track (9.864mm,20.725mm)(10.964mm,20.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q1.1-2(9.264mm,21.275mm) on Top Layer And Track (9.864mm,20.725mm)(9.864mm,23.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1.1-3(11.564mm,22.225mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q1.1-3(11.564mm,22.225mm) on Top Layer And Track (10.964mm,20.725mm)(10.964mm,23.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1.3-1(67.374mm,14.222mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q1.3-1(67.374mm,14.222mm) on Top Layer And Track (67.974mm,11.772mm)(67.974mm,14.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1.3-1(67.374mm,14.222mm) on Top Layer And Track (67.974mm,14.772mm)(69.074mm,14.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1.3-2(67.374mm,12.322mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q1.3-2(67.374mm,12.322mm) on Top Layer And Track (67.974mm,11.772mm)(67.974mm,14.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1.3-2(67.374mm,12.322mm) on Top Layer And Track (67.974mm,11.772mm)(69.074mm,11.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1.3-3(69.674mm,13.272mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q1.3-3(69.674mm,13.272mm) on Top Layer And Track (69.074mm,11.772mm)(69.074mm,14.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2.3-1(67.303mm,26.604mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q2.3-1(67.303mm,26.604mm) on Top Layer And Track (67.903mm,24.154mm)(67.903mm,27.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2.3-1(67.303mm,26.604mm) on Top Layer And Track (67.903mm,27.154mm)(69.003mm,27.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2.3-2(67.303mm,24.704mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q2.3-2(67.303mm,24.704mm) on Top Layer And Text "D3.3" (64.751mm,23.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q2.3-2(67.303mm,24.704mm) on Top Layer And Track (67.903mm,24.154mm)(67.903mm,27.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2.3-2(67.303mm,24.704mm) on Top Layer And Track (67.903mm,24.154mm)(69.003mm,24.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2.3-3(69.603mm,25.654mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q2.3-3(69.603mm,25.654mm) on Top Layer And Track (69.003mm,24.154mm)(69.003mm,27.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-1(23.071mm,22.225mm) on Top Layer And Track (20.121mm,21.325mm)(23.821mm,21.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-1(23.071mm,22.225mm) on Top Layer And Track (20.121mm,23.125mm)(23.821mm,23.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-1(23.071mm,22.225mm) on Top Layer And Track (23.821mm,21.325mm)(23.821mm,23.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-2(20.871mm,22.225mm) on Top Layer And Track (20.121mm,21.325mm)(20.121mm,23.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-2(20.871mm,22.225mm) on Top Layer And Track (20.121mm,21.325mm)(23.821mm,21.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-2(20.871mm,22.225mm) on Top Layer And Track (20.121mm,23.125mm)(23.821mm,23.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-1(72.474mm,17.272mm) on Top Layer And Track (69.524mm,16.372mm)(73.224mm,16.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-1(72.474mm,17.272mm) on Top Layer And Track (69.524mm,18.172mm)(73.224mm,18.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-1(72.474mm,17.272mm) on Top Layer And Track (73.224mm,16.372mm)(73.224mm,18.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-2(70.274mm,17.272mm) on Top Layer And Track (69.524mm,16.372mm)(69.524mm,18.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-2(70.274mm,17.272mm) on Top Layer And Track (69.524mm,16.372mm)(73.224mm,16.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-2(70.274mm,17.272mm) on Top Layer And Track (69.524mm,18.172mm)(73.224mm,18.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-1(60.452mm,12.87mm) on Top Layer And Track (59.552mm,12.12mm)(59.552mm,15.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-1(60.452mm,12.87mm) on Top Layer And Track (59.552mm,12.12mm)(61.352mm,12.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-1(60.452mm,12.87mm) on Top Layer And Track (61.352mm,12.12mm)(61.352mm,15.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-2(60.452mm,15.07mm) on Top Layer And Track (59.552mm,12.12mm)(59.552mm,15.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-2(60.452mm,15.07mm) on Top Layer And Track (59.552mm,15.82mm)(61.352mm,15.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-2(60.452mm,15.07mm) on Top Layer And Track (61.352mm,12.12mm)(61.352mm,15.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-1(5.588mm,21.125mm) on Top Layer And Track (4.688mm,20.375mm)(4.688mm,24.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-1(5.588mm,21.125mm) on Top Layer And Track (4.688mm,20.375mm)(6.488mm,20.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-1(5.588mm,21.125mm) on Top Layer And Track (6.488mm,20.375mm)(6.488mm,24.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-2(5.588mm,23.325mm) on Top Layer And Track (4.688mm,20.375mm)(4.688mm,24.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-2(5.588mm,23.325mm) on Top Layer And Track (4.688mm,24.075mm)(6.488mm,24.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-2(5.588mm,23.325mm) on Top Layer And Track (6.488mm,20.375mm)(6.488mm,24.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-1(72.347mm,29.845mm) on Top Layer And Track (69.397mm,28.945mm)(73.097mm,28.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-1(72.347mm,29.845mm) on Top Layer And Track (69.397mm,30.745mm)(73.097mm,30.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-1(72.347mm,29.845mm) on Top Layer And Track (73.097mm,28.945mm)(73.097mm,30.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-2(70.147mm,29.845mm) on Top Layer And Track (69.397mm,28.945mm)(69.397mm,30.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-2(70.147mm,29.845mm) on Top Layer And Track (69.397mm,28.945mm)(73.097mm,28.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-2(70.147mm,29.845mm) on Top Layer And Track (69.397mm,30.745mm)(73.097mm,30.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-1(60.368mm,17.399mm) on Top Layer And Track (59.618mm,16.499mm)(59.618mm,18.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-1(60.368mm,17.399mm) on Top Layer And Track (59.618mm,16.499mm)(63.318mm,16.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-1(60.368mm,17.399mm) on Top Layer And Track (59.618mm,18.299mm)(63.318mm,18.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-2(62.568mm,17.399mm) on Top Layer And Track (59.618mm,16.499mm)(63.318mm,16.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-2(62.568mm,17.399mm) on Top Layer And Track (59.618mm,18.299mm)(63.318mm,18.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-2(62.568mm,17.399mm) on Top Layer And Track (63.318mm,16.499mm)(63.318mm,18.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-1(60.495mm,29.972mm) on Top Layer And Track (59.745mm,29.072mm)(59.745mm,30.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-1(60.495mm,29.972mm) on Top Layer And Track (59.745mm,29.072mm)(63.445mm,29.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-1(60.495mm,29.972mm) on Top Layer And Track (59.745mm,30.872mm)(63.445mm,30.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-2(62.695mm,29.972mm) on Top Layer And Track (59.745mm,29.072mm)(63.445mm,29.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-2(62.695mm,29.972mm) on Top Layer And Track (59.745mm,30.872mm)(63.445mm,30.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-2(62.695mm,29.972mm) on Top Layer And Track (63.445mm,29.072mm)(63.445mm,30.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-1(62.695mm,9.589mm) on Top Layer And Track (59.745mm,10.489mm)(63.445mm,10.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-1(62.695mm,9.589mm) on Top Layer And Track (59.745mm,8.689mm)(63.445mm,8.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-1(62.695mm,9.589mm) on Top Layer And Track (63.445mm,8.689mm)(63.445mm,10.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-2(60.495mm,9.589mm) on Top Layer And Track (59.745mm,10.489mm)(63.445mm,10.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-2(60.495mm,9.589mm) on Top Layer And Track (59.745mm,8.689mm)(59.745mm,10.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-2(60.495mm,9.589mm) on Top Layer And Track (59.745mm,8.689mm)(63.445mm,8.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-1(62.624mm,22.225mm) on Top Layer And Track (59.674mm,21.325mm)(63.374mm,21.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-1(62.624mm,22.225mm) on Top Layer And Track (59.674mm,23.125mm)(63.374mm,23.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-1(62.624mm,22.225mm) on Top Layer And Track (63.374mm,21.325mm)(63.374mm,23.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-2(60.424mm,22.225mm) on Top Layer And Track (59.674mm,21.325mm)(59.674mm,23.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-2(60.424mm,22.225mm) on Top Layer And Track (59.674mm,21.325mm)(63.374mm,21.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-2(60.424mm,22.225mm) on Top Layer And Track (59.674mm,23.125mm)(63.374mm,23.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-1(64.389mm,25.443mm) on Top Layer And Track (63.489mm,24.693mm)(63.489mm,28.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-1(64.389mm,25.443mm) on Top Layer And Track (63.489mm,24.693mm)(65.289mm,24.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-1(64.389mm,25.443mm) on Top Layer And Track (65.289mm,24.693mm)(65.289mm,28.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-2(64.389mm,27.643mm) on Top Layer And Track (63.489mm,24.693mm)(63.489mm,28.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-2(64.389mm,27.643mm) on Top Layer And Track (63.489mm,28.393mm)(65.289mm,28.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-2(64.389mm,27.643mm) on Top Layer And Track (65.289mm,24.693mm)(65.289mm,28.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-1(63.881mm,12.87mm) on Top Layer And Track (62.981mm,12.12mm)(62.981mm,15.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-1(63.881mm,12.87mm) on Top Layer And Track (62.981mm,12.12mm)(64.781mm,12.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-1(63.881mm,12.87mm) on Top Layer And Track (64.781mm,12.12mm)(64.781mm,15.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-2(63.881mm,15.07mm) on Top Layer And Track (62.981mm,12.12mm)(62.981mm,15.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-2(63.881mm,15.07mm) on Top Layer And Track (62.981mm,15.82mm)(64.781mm,15.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-2(63.881mm,15.07mm) on Top Layer And Track (64.781mm,12.12mm)(64.781mm,15.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-1(60.579mm,25.443mm) on Top Layer And Track (59.679mm,24.693mm)(59.679mm,28.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-1(60.579mm,25.443mm) on Top Layer And Track (59.679mm,24.693mm)(61.479mm,24.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-1(60.579mm,25.443mm) on Top Layer And Track (61.479mm,24.693mm)(61.479mm,28.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-2(60.579mm,27.643mm) on Top Layer And Track (59.679mm,24.693mm)(59.679mm,28.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-2(60.579mm,27.643mm) on Top Layer And Track (59.679mm,28.393mm)(61.479mm,28.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-2(60.579mm,27.643mm) on Top Layer And Track (61.479mm,24.693mm)(61.479mm,28.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U1.2-1(67.72mm,43.835mm) on Top Layer And Track (65.62mm,41.86mm)(76.62mm,41.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U1.2-2(69.42mm,43.835mm) on Top Layer And Track (65.62mm,41.86mm)(76.62mm,41.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U1.2-3(71.12mm,43.835mm) on Top Layer And Track (65.62mm,41.86mm)(76.62mm,41.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U1.2-4(72.82mm,43.835mm) on Top Layer And Track (65.62mm,41.86mm)(76.62mm,41.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1.2-6(71.12mm,57.86mm) on Top Layer And Track (65.62mm,41.86mm)(65.62mm,59.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1.2-6(71.12mm,57.86mm) on Top Layer And Track (65.62mm,59.36mm)(76.62mm,59.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1.2-6(71.12mm,57.86mm) on Top Layer And Track (76.62mm,41.86mm)(76.62mm,59.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad V1.2-1(62.23mm,43.985mm) on Top Layer And Track (61.33mm,43.235mm)(61.33mm,46.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad V1.2-1(62.23mm,43.985mm) on Top Layer And Track (61.33mm,43.235mm)(63.13mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad V1.2-1(62.23mm,43.985mm) on Top Layer And Track (63.13mm,43.235mm)(63.13mm,46.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad V1.2-2(62.23mm,46.185mm) on Top Layer And Track (61.33mm,43.235mm)(61.33mm,46.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad V1.2-2(62.23mm,46.185mm) on Top Layer And Track (61.33mm,46.935mm)(63.13mm,46.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad V1.2-2(62.23mm,46.185mm) on Top Layer And Track (63.13mm,43.235mm)(63.13mm,46.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
Rule Violations :367

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Area Fill (78.416mm,41.274mm) (78.716mm,42.874mm) on Top Overlay And Text "C5.2" (76.816mm,42.503mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "D3.3" (64.751mm,23.199mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.048mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "D4.3" (65.005mm,10.499mm) on Top Overlay Silk Text to Silk Clearance [0.048mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "Q2.3" (66.021mm,27.39mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.254mm) Between Text "+12V" (18.665mm,38.985mm) on Top Overlay And Text "J1.1" (17.23mm,40.13mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "+12V" (18.665mm,38.985mm) on Top Overlay And Track (21.743mm,26.603mm)(21.743mm,41.723mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "+5V" (1.52mm,31.873mm) on Top Overlay And Track (3.634mm,30.245mm)(3.634mm,40.145mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "+5V" (10.41mm,31.619mm) on Top Overlay And Track (12.651mm,30.15mm)(12.651mm,40.05mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AOUT" (18.792mm,52.193mm) on Top Overlay And Track (21.414mm,44.818mm)(21.414mm,54.718mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2.2" (92.913mm,48.616mm) on Top Overlay And Track (92.518mm,48.459mm)(106.718mm,48.459mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C2.2" (92.913mm,48.616mm) on Top Overlay And Track (92.518mm,48.459mm)(92.518mm,57.459mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5.2" (76.816mm,42.503mm) on Top Overlay And Track (76.62mm,41.86mm)(76.62mm,59.36mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5.2" (76.816mm,42.503mm) on Top Overlay And Track (77.766mm,43.362mm)(77.766mm,47.062mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5.2" (76.816mm,42.503mm) on Top Overlay And Track (77.766mm,43.362mm)(79.566mm,43.362mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C5.2" (76.816mm,42.503mm) on Top Overlay And Track (79.566mm,43.362mm)(79.566mm,47.062mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6.2" (76.816mm,47.837mm) on Top Overlay And Track (76.62mm,41.86mm)(76.62mm,59.36mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "C7.2" (68.434mm,40.598mm) on Top Overlay And Track (62.328mm,40.608mm)(68.228mm,40.608mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7.2" (68.434mm,40.598mm) on Top Overlay And Track (65.62mm,41.86mm)(76.62mm,41.86mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "C7.2" (68.434mm,40.598mm) on Top Overlay And Track (68.228mm,36.608mm)(68.228mm,40.608mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7.2" (68.434mm,40.598mm) on Top Overlay And Track (69.879mm,38.957mm)(71.429mm,40.507mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7.2" (68.434mm,40.598mm) on Top Overlay And Track (71.429mm,40.507mm)(72.401mm,40.507mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7.2" (68.434mm,40.598mm) on Top Overlay And Track (72.401mm,39.982mm)(72.401mm,40.507mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "D2.3" (70.339mm,21.294mm) on Top Overlay And Track (70.781mm,22.869mm)(70.781mm,27.169mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "D2.3" (70.339mm,21.294mm) on Top Overlay And Track (70.781mm,22.869mm)(71.186mm,22.869mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "D3.3" (64.751mm,23.199mm) on Top Overlay And Track (63.489mm,24.693mm)(65.289mm,24.693mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "D3.3" (64.751mm,23.199mm) on Top Overlay And Track (64.502mm,22.775mm)(69.102mm,22.775mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "D3.3" (64.751mm,23.199mm) on Top Overlay And Track (65.289mm,24.693mm)(65.289mm,28.393mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D3.3" (64.751mm,23.199mm) on Top Overlay And Track (67.903mm,24.154mm)(67.903mm,27.154mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D3.3" (64.751mm,23.199mm) on Top Overlay And Track (67.903mm,24.154mm)(69.003mm,24.154mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "D3.3" (64.751mm,23.199mm) on Top Overlay And Track (69.003mm,24.154mm)(69.003mm,27.154mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "D4.3" (65.005mm,10.499mm) on Top Overlay And Track (64.573mm,10.139mm)(69.173mm,10.139mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "D4.3" (65.005mm,10.499mm) on Top Overlay And Track (67.974mm,11.772mm)(67.974mm,14.772mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D4.3" (65.005mm,10.499mm) on Top Overlay And Track (67.974mm,11.772mm)(69.074mm,11.772mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "D4.3" (65.005mm,10.499mm) on Top Overlay And Track (69.074mm,11.772mm)(69.074mm,14.772mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "DOUT" (18.792mm,50.415mm) on Top Overlay And Text "J3.1" (17.23mm,54.573mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DOUT" (18.792mm,50.415mm) on Top Overlay And Track (21.414mm,44.818mm)(21.414mm,54.718mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "GND" (1.52mm,33.778mm) on Top Overlay And Track (3.634mm,30.245mm)(3.634mm,40.145mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "GND" (10.283mm,48.637mm) on Top Overlay And Track (12.524mm,44.882mm)(12.524mm,54.782mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "GND" (10.41mm,33.778mm) on Top Overlay And Track (12.651mm,30.15mm)(12.651mm,40.05mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "H1.1" (28.075mm,41.251mm) on Top Overlay And Track (27.463mm,26.603mm)(27.463mm,41.723mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "H1.1" (28.075mm,41.251mm) on Top Overlay And Track (29.464mm,58.928mm)(29.464mm,7.874mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J1.1" (17.23mm,40.13mm) on Top Overlay And Track (12.651mm,40.05mm)(17.151mm,40.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J1.1" (17.23mm,40.13mm) on Top Overlay And Track (17.151mm,30.15mm)(17.151mm,40.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "J2.1" (8.467mm,40.095mm) on Top Overlay And Track (3.634mm,40.145mm)(8.134mm,40.145mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.145mm < 0.254mm) Between Text "J2.1" (8.467mm,40.095mm) on Top Overlay And Track (8.134mm,30.245mm)(8.134mm,40.145mm) on Top Overlay Silk Text to Silk Clearance [0.145mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "J3.1" (17.23mm,54.573mm) on Top Overlay And Track (12.524mm,54.782mm)(17.024mm,54.782mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.018mm < 0.254mm) Between Text "J3.1" (17.23mm,54.573mm) on Top Overlay And Track (17.024mm,44.882mm)(17.024mm,54.782mm) on Top Overlay Silk Text to Silk Clearance [0.018mm]
   Violation between Silk To Silk Clearance Constraint: (0.145mm < 0.254mm) Between Text "J4.1" (26.247mm,54.573mm) on Top Overlay And Track (25.914mm,44.818mm)(25.914mm,54.718mm) on Top Overlay Silk Text to Silk Clearance [0.145mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.254mm) Between Text "J5.1" (8.644mm,54.669mm) on Top Overlay And Track (8.388mm,44.977mm)(8.388mm,54.877mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "L1.2" (91.662mm,46.203mm) on Top Overlay And Text "L2.2" (90.099mm,50.311mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L1.2" (91.662mm,46.203mm) on Top Overlay And Track (92.765mm,45.963mm)(92.765mm,47.763mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.254mm) Between Text "L1.2" (91.662mm,46.203mm) on Top Overlay And Track (92.765mm,45.963mm)(96.465mm,45.963mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "L1.2" (91.662mm,46.203mm) on Top Overlay And Track (92.765mm,47.763mm)(96.465mm,47.763mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q1.3" (65.858mm,15.198mm) on Top Overlay And Track (64.825mm,16.372mm)(68.525mm,16.372mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "Q1.3" (65.858mm,15.198mm) on Top Overlay And Track (67.974mm,11.772mm)(67.974mm,14.772mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "Q1.3" (65.858mm,15.198mm) on Top Overlay And Track (67.974mm,14.772mm)(69.074mm,14.772mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.145mm < 0.254mm) Between Text "Q1.3" (65.858mm,15.198mm) on Top Overlay And Track (68.525mm,16.372mm)(68.525mm,18.172mm) on Top Overlay Silk Text to Silk Clearance [0.145mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "Q1.3" (65.858mm,15.198mm) on Top Overlay And Track (69.074mm,11.772mm)(69.074mm,14.772mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q1.3" (65.858mm,15.198mm) on Top Overlay And Track (69.524mm,16.372mm)(69.524mm,18.172mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q1.3" (65.858mm,15.198mm) on Top Overlay And Track (69.524mm,16.372mm)(73.224mm,16.372mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "Q2.3" (66.021mm,27.39mm) on Top Overlay And Track (64.698mm,28.945mm)(68.398mm,28.945mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "Q2.3" (66.021mm,27.39mm) on Top Overlay And Track (67.903mm,24.154mm)(67.903mm,27.154mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "Q2.3" (66.021mm,27.39mm) on Top Overlay And Track (67.903mm,27.154mm)(69.003mm,27.154mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "Q2.3" (66.021mm,27.39mm) on Top Overlay And Track (69.003mm,24.154mm)(69.003mm,27.154mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "Q2.3" (66.021mm,27.39mm) on Top Overlay And Track (69.397mm,28.945mm)(69.397mm,30.745mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "Q2.3" (66.021mm,27.39mm) on Top Overlay And Track (69.397mm,28.945mm)(73.097mm,28.945mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R1.3" (69.795mm,18.627mm) on Top Overlay And Track (69.524mm,18.172mm)(73.224mm,18.172mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R1.3" (69.795mm,18.627mm) on Top Overlay And Track (73.224mm,16.372mm)(73.224mm,18.172mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10.3" (59.351mm,11.714mm) on Top Overlay And Text "R5.3" (59.544mm,10.626mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10.3" (59.351mm,11.714mm) on Top Overlay And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10.3" (59.351mm,11.714mm) on Top Overlay And Track (59.552mm,12.12mm)(59.552mm,15.82mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "R10.3" (59.351mm,11.714mm) on Top Overlay And Track (59.552mm,12.12mm)(61.352mm,12.12mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.004mm < 0.254mm) Between Text "R10.3" (59.351mm,11.714mm) on Top Overlay And Track (59.552mm,15.82mm)(61.352mm,15.82mm) on Top Overlay Silk Text to Silk Clearance [0.004mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "R10.3" (59.351mm,11.714mm) on Top Overlay And Track (59.618mm,16.499mm)(59.618mm,18.299mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "R10.3" (59.351mm,11.714mm) on Top Overlay And Track (59.618mm,16.499mm)(63.318mm,16.499mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R3.3" (59.417mm,18.754mm) on Top Overlay And Track (59.618mm,18.299mm)(63.318mm,18.299mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "R5.3" (59.544mm,10.626mm) on Top Overlay And Text "R8.3" (62.653mm,12.046mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R5.3" (59.544mm,10.626mm) on Top Overlay And Track (59.552mm,12.12mm)(59.552mm,15.82mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R5.3" (59.544mm,10.626mm) on Top Overlay And Track (59.552mm,12.12mm)(61.352mm,12.12mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5.3" (59.544mm,10.626mm) on Top Overlay And Track (59.745mm,10.489mm)(63.445mm,10.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.254mm) Between Text "R5.3" (59.544mm,10.626mm) on Top Overlay And Track (59.745mm,8.689mm)(59.745mm,10.489mm) on Top Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R5.3" (59.544mm,10.626mm) on Top Overlay And Track (61.352mm,12.12mm)(61.352mm,15.82mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R5.3" (59.544mm,10.626mm) on Top Overlay And Track (62.981mm,12.12mm)(62.981mm,15.82mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R5.3" (59.544mm,10.626mm) on Top Overlay And Track (62.981mm,12.12mm)(64.781mm,12.12mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.039mm < 0.254mm) Between Text "R5.3" (59.544mm,10.626mm) on Top Overlay And Track (63.445mm,8.689mm)(63.445mm,10.489mm) on Top Overlay Silk Text to Silk Clearance [0.039mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6.3" (59.671mm,23.453mm) on Top Overlay And Text "R7.3" (63.034mm,24.746mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "R6.3" (59.671mm,23.453mm) on Top Overlay And Text "R9.3" (59.224mm,24.492mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "R6.3" (59.671mm,23.453mm) on Top Overlay And Track (59.674mm,21.325mm)(59.674mm,23.125mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "R6.3" (59.671mm,23.453mm) on Top Overlay And Track (59.674mm,23.125mm)(63.374mm,23.125mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6.3" (59.671mm,23.453mm) on Top Overlay And Track (59.679mm,24.693mm)(59.679mm,28.393mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6.3" (59.671mm,23.453mm) on Top Overlay And Track (59.679mm,24.693mm)(61.479mm,24.693mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6.3" (59.671mm,23.453mm) on Top Overlay And Track (61.479mm,24.693mm)(61.479mm,28.393mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.254mm) Between Text "R6.3" (59.671mm,23.453mm) on Top Overlay And Track (63.374mm,21.325mm)(63.374mm,23.125mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6.3" (59.671mm,23.453mm) on Top Overlay And Track (63.489mm,24.693mm)(63.489mm,28.393mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6.3" (59.671mm,23.453mm) on Top Overlay And Track (63.489mm,24.693mm)(65.289mm,24.693mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "R7.3" (63.034mm,24.746mm) on Top Overlay And Track (59.679mm,24.693mm)(61.479mm,24.693mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R7.3" (63.034mm,24.746mm) on Top Overlay And Track (59.679mm,28.393mm)(61.479mm,28.393mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "R7.3" (63.034mm,24.746mm) on Top Overlay And Track (59.745mm,29.072mm)(63.445mm,29.072mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R7.3" (63.034mm,24.746mm) on Top Overlay And Track (61.479mm,24.693mm)(61.479mm,28.393mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R7.3" (63.034mm,24.746mm) on Top Overlay And Track (63.489mm,24.693mm)(63.489mm,28.393mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "R7.3" (63.034mm,24.746mm) on Top Overlay And Track (63.489mm,24.693mm)(65.289mm,24.693mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R7.3" (63.034mm,24.746mm) on Top Overlay And Track (63.489mm,28.393mm)(65.289mm,28.393mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8.3" (62.653mm,12.046mm) on Top Overlay And Track (59.552mm,12.12mm)(61.352mm,12.12mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.004mm < 0.254mm) Between Text "R8.3" (62.653mm,12.046mm) on Top Overlay And Track (59.552mm,15.82mm)(61.352mm,15.82mm) on Top Overlay Silk Text to Silk Clearance [0.004mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8.3" (62.653mm,12.046mm) on Top Overlay And Track (61.352mm,12.12mm)(61.352mm,15.82mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "R8.3" (62.653mm,12.046mm) on Top Overlay And Track (62.981mm,12.12mm)(62.981mm,15.82mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "R8.3" (62.653mm,12.046mm) on Top Overlay And Track (62.981mm,12.12mm)(64.781mm,12.12mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "R8.3" (62.653mm,12.046mm) on Top Overlay And Track (62.981mm,15.82mm)(64.781mm,15.82mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9.3" (59.224mm,24.492mm) on Top Overlay And Track (58.039mm,58.928mm)(58.039mm,7.874mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R9.3" (59.224mm,24.492mm) on Top Overlay And Track (59.679mm,24.693mm)(59.679mm,28.393mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "SCL" (1.52mm,37.715mm) on Top Overlay And Track (3.634mm,30.245mm)(3.634mm,40.145mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "SCL" (10.41mm,52.447mm) on Top Overlay And Track (12.524mm,44.882mm)(12.524mm,54.782mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SCL" (10.664mm,37.715mm) on Top Overlay And Track (12.651mm,30.15mm)(12.651mm,40.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "SDA" (1.52mm,35.81mm) on Top Overlay And Track (3.634mm,30.245mm)(3.634mm,40.145mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "SDA" (10.283mm,50.542mm) on Top Overlay And Track (12.524mm,44.882mm)(12.524mm,54.782mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "SDA" (10.41mm,35.81mm) on Top Overlay And Track (12.651mm,30.15mm)(12.651mm,40.05mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.032mm < 0.254mm) Between Text "V1.2" (60.27mm,47.456mm) on Top Overlay And Track (61.33mm,48.696mm)(61.33mm,52.396mm) on Top Overlay Silk Text to Silk Clearance [0.032mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "V1.2" (60.27mm,47.456mm) on Top Overlay And Track (61.33mm,48.696mm)(63.13mm,48.696mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "V1.2" (60.27mm,47.456mm) on Top Overlay And Track (63.13mm,48.696mm)(63.13mm,52.396mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
Rule Violations :119

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (16.518mm,27.305mm)(22.225mm,27.305mm) on Top Layer 
   Violation between Net Antennae: Track (22.225mm,24.006mm)(22.225mm,27.305mm) on Bottom Layer 
   Violation between Net Antennae: Track (23.071mm,24.468mm)(29.337mm,30.734mm) on Top Layer 
Rule Violations :3

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02