
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidparse_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019b0 <.init>:
  4019b0:	stp	x29, x30, [sp, #-16]!
  4019b4:	mov	x29, sp
  4019b8:	bl	401ef0 <ferror@plt+0x60>
  4019bc:	ldp	x29, x30, [sp], #16
  4019c0:	ret

Disassembly of section .plt:

00000000004019d0 <memcpy@plt-0x20>:
  4019d0:	stp	x16, x30, [sp, #-16]!
  4019d4:	adrp	x16, 418000 <ferror@plt+0x16170>
  4019d8:	ldr	x17, [x16, #4088]
  4019dc:	add	x16, x16, #0xff8
  4019e0:	br	x17
  4019e4:	nop
  4019e8:	nop
  4019ec:	nop

00000000004019f0 <memcpy@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x17170>
  4019f4:	ldr	x17, [x16]
  4019f8:	add	x16, x16, #0x0
  4019fc:	br	x17

0000000000401a00 <_exit@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x17170>
  401a04:	ldr	x17, [x16, #8]
  401a08:	add	x16, x16, #0x8
  401a0c:	br	x17

0000000000401a10 <strtoul@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x17170>
  401a14:	ldr	x17, [x16, #16]
  401a18:	add	x16, x16, #0x10
  401a1c:	br	x17

0000000000401a20 <strlen@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x17170>
  401a24:	ldr	x17, [x16, #24]
  401a28:	add	x16, x16, #0x18
  401a2c:	br	x17

0000000000401a30 <fputs@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x17170>
  401a34:	ldr	x17, [x16, #32]
  401a38:	add	x16, x16, #0x20
  401a3c:	br	x17

0000000000401a40 <exit@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x17170>
  401a44:	ldr	x17, [x16, #40]
  401a48:	add	x16, x16, #0x28
  401a4c:	br	x17

0000000000401a50 <dup@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x17170>
  401a54:	ldr	x17, [x16, #48]
  401a58:	add	x16, x16, #0x30
  401a5c:	br	x17

0000000000401a60 <scols_line_refer_data@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x17170>
  401a64:	ldr	x17, [x16, #56]
  401a68:	add	x16, x16, #0x38
  401a6c:	br	x17

0000000000401a70 <strtoimax@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x17170>
  401a74:	ldr	x17, [x16, #64]
  401a78:	add	x16, x16, #0x40
  401a7c:	br	x17

0000000000401a80 <strtoll@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x17170>
  401a84:	ldr	x17, [x16, #72]
  401a88:	add	x16, x16, #0x48
  401a8c:	br	x17

0000000000401a90 <scols_table_set_name@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x17170>
  401a94:	ldr	x17, [x16, #80]
  401a98:	add	x16, x16, #0x50
  401a9c:	br	x17

0000000000401aa0 <strtod@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401aa4:	ldr	x17, [x16, #88]
  401aa8:	add	x16, x16, #0x58
  401aac:	br	x17

0000000000401ab0 <scols_table_enable_noheadings@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401ab4:	ldr	x17, [x16, #96]
  401ab8:	add	x16, x16, #0x60
  401abc:	br	x17

0000000000401ac0 <scols_table_new_column@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401ac4:	ldr	x17, [x16, #104]
  401ac8:	add	x16, x16, #0x68
  401acc:	br	x17

0000000000401ad0 <localtime_r@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401ad4:	ldr	x17, [x16, #112]
  401ad8:	add	x16, x16, #0x70
  401adc:	br	x17

0000000000401ae0 <strftime@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401ae4:	ldr	x17, [x16, #120]
  401ae8:	add	x16, x16, #0x78
  401aec:	br	x17

0000000000401af0 <__cxa_atexit@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401af4:	ldr	x17, [x16, #128]
  401af8:	add	x16, x16, #0x80
  401afc:	br	x17

0000000000401b00 <fputc@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x17170>
  401b04:	ldr	x17, [x16, #136]
  401b08:	add	x16, x16, #0x88
  401b0c:	br	x17

0000000000401b10 <scols_table_enable_raw@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x17170>
  401b14:	ldr	x17, [x16, #144]
  401b18:	add	x16, x16, #0x90
  401b1c:	br	x17

0000000000401b20 <strptime@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x17170>
  401b24:	ldr	x17, [x16, #152]
  401b28:	add	x16, x16, #0x98
  401b2c:	br	x17

0000000000401b30 <snprintf@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x17170>
  401b34:	ldr	x17, [x16, #160]
  401b38:	add	x16, x16, #0xa0
  401b3c:	br	x17

0000000000401b40 <localeconv@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x17170>
  401b44:	ldr	x17, [x16, #168]
  401b48:	add	x16, x16, #0xa8
  401b4c:	br	x17

0000000000401b50 <fileno@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x17170>
  401b54:	ldr	x17, [x16, #176]
  401b58:	add	x16, x16, #0xb0
  401b5c:	br	x17

0000000000401b60 <time@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x17170>
  401b64:	ldr	x17, [x16, #184]
  401b68:	add	x16, x16, #0xb8
  401b6c:	br	x17

0000000000401b70 <malloc@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x17170>
  401b74:	ldr	x17, [x16, #192]
  401b78:	add	x16, x16, #0xc0
  401b7c:	br	x17

0000000000401b80 <strncmp@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x17170>
  401b84:	ldr	x17, [x16, #200]
  401b88:	add	x16, x16, #0xc8
  401b8c:	br	x17

0000000000401b90 <bindtextdomain@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x17170>
  401b94:	ldr	x17, [x16, #208]
  401b98:	add	x16, x16, #0xd0
  401b9c:	br	x17

0000000000401ba0 <__libc_start_main@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401ba4:	ldr	x17, [x16, #216]
  401ba8:	add	x16, x16, #0xd8
  401bac:	br	x17

0000000000401bb0 <fgetc@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401bb4:	ldr	x17, [x16, #224]
  401bb8:	add	x16, x16, #0xe0
  401bbc:	br	x17

0000000000401bc0 <gettimeofday@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401bc4:	ldr	x17, [x16, #232]
  401bc8:	add	x16, x16, #0xe8
  401bcc:	br	x17

0000000000401bd0 <gmtime_r@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401bd4:	ldr	x17, [x16, #240]
  401bd8:	add	x16, x16, #0xf0
  401bdc:	br	x17

0000000000401be0 <scols_new_table@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401be4:	ldr	x17, [x16, #248]
  401be8:	add	x16, x16, #0xf8
  401bec:	br	x17

0000000000401bf0 <uuid_variant@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401bf4:	ldr	x17, [x16, #256]
  401bf8:	add	x16, x16, #0x100
  401bfc:	br	x17

0000000000401c00 <strdup@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x17170>
  401c04:	ldr	x17, [x16, #264]
  401c08:	add	x16, x16, #0x108
  401c0c:	br	x17

0000000000401c10 <scols_table_new_line@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x17170>
  401c14:	ldr	x17, [x16, #272]
  401c18:	add	x16, x16, #0x110
  401c1c:	br	x17

0000000000401c20 <scols_unref_table@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x17170>
  401c24:	ldr	x17, [x16, #280]
  401c28:	add	x16, x16, #0x118
  401c2c:	br	x17

0000000000401c30 <close@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x17170>
  401c34:	ldr	x17, [x16, #288]
  401c38:	add	x16, x16, #0x120
  401c3c:	br	x17

0000000000401c40 <__gmon_start__@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x17170>
  401c44:	ldr	x17, [x16, #296]
  401c48:	add	x16, x16, #0x128
  401c4c:	br	x17

0000000000401c50 <mktime@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x17170>
  401c54:	ldr	x17, [x16, #304]
  401c58:	add	x16, x16, #0x130
  401c5c:	br	x17

0000000000401c60 <strtoumax@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x17170>
  401c64:	ldr	x17, [x16, #312]
  401c68:	add	x16, x16, #0x138
  401c6c:	br	x17

0000000000401c70 <abort@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x17170>
  401c74:	ldr	x17, [x16, #320]
  401c78:	add	x16, x16, #0x140
  401c7c:	br	x17

0000000000401c80 <feof@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x17170>
  401c84:	ldr	x17, [x16, #328]
  401c88:	add	x16, x16, #0x148
  401c8c:	br	x17

0000000000401c90 <puts@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x17170>
  401c94:	ldr	x17, [x16, #336]
  401c98:	add	x16, x16, #0x150
  401c9c:	br	x17

0000000000401ca0 <memcmp@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401ca4:	ldr	x17, [x16, #344]
  401ca8:	add	x16, x16, #0x158
  401cac:	br	x17

0000000000401cb0 <textdomain@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401cb4:	ldr	x17, [x16, #352]
  401cb8:	add	x16, x16, #0x160
  401cbc:	br	x17

0000000000401cc0 <getopt_long@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401cc4:	ldr	x17, [x16, #360]
  401cc8:	add	x16, x16, #0x168
  401ccc:	br	x17

0000000000401cd0 <strcmp@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401cd4:	ldr	x17, [x16, #368]
  401cd8:	add	x16, x16, #0x170
  401cdc:	br	x17

0000000000401ce0 <warn@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401ce4:	ldr	x17, [x16, #376]
  401ce8:	add	x16, x16, #0x178
  401cec:	br	x17

0000000000401cf0 <__ctype_b_loc@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401cf4:	ldr	x17, [x16, #384]
  401cf8:	add	x16, x16, #0x180
  401cfc:	br	x17

0000000000401d00 <strtol@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x17170>
  401d04:	ldr	x17, [x16, #392]
  401d08:	add	x16, x16, #0x188
  401d0c:	br	x17

0000000000401d10 <free@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x17170>
  401d14:	ldr	x17, [x16, #400]
  401d18:	add	x16, x16, #0x190
  401d1c:	br	x17

0000000000401d20 <scols_table_enable_json@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x17170>
  401d24:	ldr	x17, [x16, #408]
  401d28:	add	x16, x16, #0x198
  401d2c:	br	x17

0000000000401d30 <strncasecmp@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x17170>
  401d34:	ldr	x17, [x16, #416]
  401d38:	add	x16, x16, #0x1a0
  401d3c:	br	x17

0000000000401d40 <vasprintf@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x17170>
  401d44:	ldr	x17, [x16, #424]
  401d48:	add	x16, x16, #0x1a8
  401d4c:	br	x17

0000000000401d50 <strndup@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x17170>
  401d54:	ldr	x17, [x16, #432]
  401d58:	add	x16, x16, #0x1b0
  401d5c:	br	x17

0000000000401d60 <strspn@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x17170>
  401d64:	ldr	x17, [x16, #440]
  401d68:	add	x16, x16, #0x1b8
  401d6c:	br	x17

0000000000401d70 <strchr@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x17170>
  401d74:	ldr	x17, [x16, #448]
  401d78:	add	x16, x16, #0x1c0
  401d7c:	br	x17

0000000000401d80 <uuid_time@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x17170>
  401d84:	ldr	x17, [x16, #456]
  401d88:	add	x16, x16, #0x1c8
  401d8c:	br	x17

0000000000401d90 <uuid_type@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x17170>
  401d94:	ldr	x17, [x16, #464]
  401d98:	add	x16, x16, #0x1d0
  401d9c:	br	x17

0000000000401da0 <__isoc99_scanf@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401da4:	ldr	x17, [x16, #472]
  401da8:	add	x16, x16, #0x1d8
  401dac:	br	x17

0000000000401db0 <fflush@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401db4:	ldr	x17, [x16, #480]
  401db8:	add	x16, x16, #0x1e0
  401dbc:	br	x17

0000000000401dc0 <scols_print_table@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401dc4:	ldr	x17, [x16, #488]
  401dc8:	add	x16, x16, #0x1e8
  401dcc:	br	x17

0000000000401dd0 <warnx@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401dd4:	ldr	x17, [x16, #496]
  401dd8:	add	x16, x16, #0x1f0
  401ddc:	br	x17

0000000000401de0 <uuid_parse@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401de4:	ldr	x17, [x16, #504]
  401de8:	add	x16, x16, #0x1f8
  401dec:	br	x17

0000000000401df0 <errx@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x17170>
  401df4:	ldr	x17, [x16, #512]
  401df8:	add	x16, x16, #0x200
  401dfc:	br	x17

0000000000401e00 <strcspn@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x17170>
  401e04:	ldr	x17, [x16, #520]
  401e08:	add	x16, x16, #0x208
  401e0c:	br	x17

0000000000401e10 <printf@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x17170>
  401e14:	ldr	x17, [x16, #528]
  401e18:	add	x16, x16, #0x210
  401e1c:	br	x17

0000000000401e20 <__assert_fail@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x17170>
  401e24:	ldr	x17, [x16, #536]
  401e28:	add	x16, x16, #0x218
  401e2c:	br	x17

0000000000401e30 <__errno_location@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x17170>
  401e34:	ldr	x17, [x16, #544]
  401e38:	add	x16, x16, #0x220
  401e3c:	br	x17

0000000000401e40 <gettext@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x17170>
  401e44:	ldr	x17, [x16, #552]
  401e48:	add	x16, x16, #0x228
  401e4c:	br	x17

0000000000401e50 <fprintf@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x17170>
  401e54:	ldr	x17, [x16, #560]
  401e58:	add	x16, x16, #0x230
  401e5c:	br	x17

0000000000401e60 <scols_init_debug@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x17170>
  401e64:	ldr	x17, [x16, #568]
  401e68:	add	x16, x16, #0x238
  401e6c:	br	x17

0000000000401e70 <err@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x17170>
  401e74:	ldr	x17, [x16, #576]
  401e78:	add	x16, x16, #0x240
  401e7c:	br	x17

0000000000401e80 <setlocale@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x17170>
  401e84:	ldr	x17, [x16, #584]
  401e88:	add	x16, x16, #0x248
  401e8c:	br	x17

0000000000401e90 <ferror@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x17170>
  401e94:	ldr	x17, [x16, #592]
  401e98:	add	x16, x16, #0x250
  401e9c:	br	x17

Disassembly of section .text:

0000000000401ea0 <.text>:
  401ea0:	mov	x29, #0x0                   	// #0
  401ea4:	mov	x30, #0x0                   	// #0
  401ea8:	mov	x5, x0
  401eac:	ldr	x1, [sp]
  401eb0:	add	x2, sp, #0x8
  401eb4:	mov	x6, sp
  401eb8:	movz	x0, #0x0, lsl #48
  401ebc:	movk	x0, #0x0, lsl #32
  401ec0:	movk	x0, #0x40, lsl #16
  401ec4:	movk	x0, #0x2f18
  401ec8:	movz	x3, #0x0, lsl #48
  401ecc:	movk	x3, #0x0, lsl #32
  401ed0:	movk	x3, #0x40, lsl #16
  401ed4:	movk	x3, #0x7238
  401ed8:	movz	x4, #0x0, lsl #48
  401edc:	movk	x4, #0x0, lsl #32
  401ee0:	movk	x4, #0x40, lsl #16
  401ee4:	movk	x4, #0x72b8
  401ee8:	bl	401ba0 <__libc_start_main@plt>
  401eec:	bl	401c70 <abort@plt>
  401ef0:	adrp	x0, 418000 <ferror@plt+0x16170>
  401ef4:	ldr	x0, [x0, #4064]
  401ef8:	cbz	x0, 401f00 <ferror@plt+0x70>
  401efc:	b	401c40 <__gmon_start__@plt>
  401f00:	ret
  401f04:	stp	x29, x30, [sp, #-32]!
  401f08:	mov	x29, sp
  401f0c:	adrp	x0, 419000 <ferror@plt+0x17170>
  401f10:	add	x0, x0, #0x280
  401f14:	str	x0, [sp, #24]
  401f18:	ldr	x0, [sp, #24]
  401f1c:	str	x0, [sp, #24]
  401f20:	ldr	x1, [sp, #24]
  401f24:	adrp	x0, 419000 <ferror@plt+0x17170>
  401f28:	add	x0, x0, #0x280
  401f2c:	cmp	x1, x0
  401f30:	b.eq	401f6c <ferror@plt+0xdc>  // b.none
  401f34:	adrp	x0, 407000 <ferror@plt+0x5170>
  401f38:	add	x0, x0, #0x2e8
  401f3c:	ldr	x0, [x0]
  401f40:	str	x0, [sp, #16]
  401f44:	ldr	x0, [sp, #16]
  401f48:	str	x0, [sp, #16]
  401f4c:	ldr	x0, [sp, #16]
  401f50:	cmp	x0, #0x0
  401f54:	b.eq	401f70 <ferror@plt+0xe0>  // b.none
  401f58:	ldr	x1, [sp, #16]
  401f5c:	adrp	x0, 419000 <ferror@plt+0x17170>
  401f60:	add	x0, x0, #0x280
  401f64:	blr	x1
  401f68:	b	401f70 <ferror@plt+0xe0>
  401f6c:	nop
  401f70:	ldp	x29, x30, [sp], #32
  401f74:	ret
  401f78:	stp	x29, x30, [sp, #-48]!
  401f7c:	mov	x29, sp
  401f80:	adrp	x0, 419000 <ferror@plt+0x17170>
  401f84:	add	x0, x0, #0x280
  401f88:	str	x0, [sp, #40]
  401f8c:	ldr	x0, [sp, #40]
  401f90:	str	x0, [sp, #40]
  401f94:	ldr	x1, [sp, #40]
  401f98:	adrp	x0, 419000 <ferror@plt+0x17170>
  401f9c:	add	x0, x0, #0x280
  401fa0:	sub	x0, x1, x0
  401fa4:	asr	x0, x0, #3
  401fa8:	lsr	x1, x0, #63
  401fac:	add	x0, x1, x0
  401fb0:	asr	x0, x0, #1
  401fb4:	str	x0, [sp, #32]
  401fb8:	ldr	x0, [sp, #32]
  401fbc:	cmp	x0, #0x0
  401fc0:	b.eq	402000 <ferror@plt+0x170>  // b.none
  401fc4:	adrp	x0, 407000 <ferror@plt+0x5170>
  401fc8:	add	x0, x0, #0x2f0
  401fcc:	ldr	x0, [x0]
  401fd0:	str	x0, [sp, #24]
  401fd4:	ldr	x0, [sp, #24]
  401fd8:	str	x0, [sp, #24]
  401fdc:	ldr	x0, [sp, #24]
  401fe0:	cmp	x0, #0x0
  401fe4:	b.eq	402004 <ferror@plt+0x174>  // b.none
  401fe8:	ldr	x2, [sp, #24]
  401fec:	ldr	x1, [sp, #32]
  401ff0:	adrp	x0, 419000 <ferror@plt+0x17170>
  401ff4:	add	x0, x0, #0x280
  401ff8:	blr	x2
  401ffc:	b	402004 <ferror@plt+0x174>
  402000:	nop
  402004:	ldp	x29, x30, [sp], #48
  402008:	ret
  40200c:	stp	x29, x30, [sp, #-16]!
  402010:	mov	x29, sp
  402014:	adrp	x0, 419000 <ferror@plt+0x17170>
  402018:	add	x0, x0, #0x2b0
  40201c:	ldrb	w0, [x0]
  402020:	and	x0, x0, #0xff
  402024:	cmp	x0, #0x0
  402028:	b.ne	402044 <ferror@plt+0x1b4>  // b.any
  40202c:	bl	401f04 <ferror@plt+0x74>
  402030:	adrp	x0, 419000 <ferror@plt+0x17170>
  402034:	add	x0, x0, #0x2b0
  402038:	mov	w1, #0x1                   	// #1
  40203c:	strb	w1, [x0]
  402040:	b	402048 <ferror@plt+0x1b8>
  402044:	nop
  402048:	ldp	x29, x30, [sp], #16
  40204c:	ret
  402050:	stp	x29, x30, [sp, #-16]!
  402054:	mov	x29, sp
  402058:	bl	401f78 <ferror@plt+0xe8>
  40205c:	nop
  402060:	ldp	x29, x30, [sp], #16
  402064:	ret
  402068:	stp	x29, x30, [sp, #-48]!
  40206c:	mov	x29, sp
  402070:	str	x0, [sp, #24]
  402074:	bl	401e30 <__errno_location@plt>
  402078:	str	wzr, [x0]
  40207c:	ldr	x0, [sp, #24]
  402080:	bl	401e90 <ferror@plt>
  402084:	cmp	w0, #0x0
  402088:	b.ne	4020e4 <ferror@plt+0x254>  // b.any
  40208c:	ldr	x0, [sp, #24]
  402090:	bl	401db0 <fflush@plt>
  402094:	cmp	w0, #0x0
  402098:	b.ne	4020e4 <ferror@plt+0x254>  // b.any
  40209c:	ldr	x0, [sp, #24]
  4020a0:	bl	401b50 <fileno@plt>
  4020a4:	str	w0, [sp, #44]
  4020a8:	ldr	w0, [sp, #44]
  4020ac:	cmp	w0, #0x0
  4020b0:	b.lt	4020ec <ferror@plt+0x25c>  // b.tstop
  4020b4:	ldr	w0, [sp, #44]
  4020b8:	bl	401a50 <dup@plt>
  4020bc:	str	w0, [sp, #44]
  4020c0:	ldr	w0, [sp, #44]
  4020c4:	cmp	w0, #0x0
  4020c8:	b.lt	4020ec <ferror@plt+0x25c>  // b.tstop
  4020cc:	ldr	w0, [sp, #44]
  4020d0:	bl	401c30 <close@plt>
  4020d4:	cmp	w0, #0x0
  4020d8:	b.ne	4020ec <ferror@plt+0x25c>  // b.any
  4020dc:	mov	w0, #0x0                   	// #0
  4020e0:	b	40210c <ferror@plt+0x27c>
  4020e4:	nop
  4020e8:	b	4020f0 <ferror@plt+0x260>
  4020ec:	nop
  4020f0:	bl	401e30 <__errno_location@plt>
  4020f4:	ldr	w0, [x0]
  4020f8:	cmp	w0, #0x9
  4020fc:	b.ne	402108 <ferror@plt+0x278>  // b.any
  402100:	mov	w0, #0x0                   	// #0
  402104:	b	40210c <ferror@plt+0x27c>
  402108:	mov	w0, #0xffffffff            	// #-1
  40210c:	ldp	x29, x30, [sp], #48
  402110:	ret
  402114:	stp	x29, x30, [sp, #-16]!
  402118:	mov	x29, sp
  40211c:	adrp	x0, 419000 <ferror@plt+0x17170>
  402120:	add	x0, x0, #0x298
  402124:	ldr	x0, [x0]
  402128:	bl	402068 <ferror@plt+0x1d8>
  40212c:	cmp	w0, #0x0
  402130:	b.eq	402180 <ferror@plt+0x2f0>  // b.none
  402134:	bl	401e30 <__errno_location@plt>
  402138:	ldr	w0, [x0]
  40213c:	cmp	w0, #0x20
  402140:	b.eq	402180 <ferror@plt+0x2f0>  // b.none
  402144:	bl	401e30 <__errno_location@plt>
  402148:	ldr	w0, [x0]
  40214c:	cmp	w0, #0x0
  402150:	b.eq	402168 <ferror@plt+0x2d8>  // b.none
  402154:	adrp	x0, 407000 <ferror@plt+0x5170>
  402158:	add	x0, x0, #0x2f8
  40215c:	bl	401e40 <gettext@plt>
  402160:	bl	401ce0 <warn@plt>
  402164:	b	402178 <ferror@plt+0x2e8>
  402168:	adrp	x0, 407000 <ferror@plt+0x5170>
  40216c:	add	x0, x0, #0x2f8
  402170:	bl	401e40 <gettext@plt>
  402174:	bl	401dd0 <warnx@plt>
  402178:	mov	w0, #0x1                   	// #1
  40217c:	bl	401a00 <_exit@plt>
  402180:	adrp	x0, 419000 <ferror@plt+0x17170>
  402184:	add	x0, x0, #0x280
  402188:	ldr	x0, [x0]
  40218c:	bl	402068 <ferror@plt+0x1d8>
  402190:	cmp	w0, #0x0
  402194:	b.eq	4021a0 <ferror@plt+0x310>  // b.none
  402198:	mov	w0, #0x1                   	// #1
  40219c:	bl	401a00 <_exit@plt>
  4021a0:	nop
  4021a4:	ldp	x29, x30, [sp], #16
  4021a8:	ret
  4021ac:	stp	x29, x30, [sp, #-16]!
  4021b0:	mov	x29, sp
  4021b4:	adrp	x0, 402000 <ferror@plt+0x170>
  4021b8:	add	x0, x0, #0x114
  4021bc:	bl	4072c0 <ferror@plt+0x5430>
  4021c0:	nop
  4021c4:	ldp	x29, x30, [sp], #16
  4021c8:	ret
  4021cc:	sub	sp, sp, #0x10
  4021d0:	str	w0, [sp, #12]
  4021d4:	ldr	w0, [sp, #12]
  4021d8:	sub	w0, w0, #0x21
  4021dc:	cmp	w0, #0x5d
  4021e0:	b.hi	4021ec <ferror@plt+0x35c>  // b.pmore
  4021e4:	mov	w0, #0x1                   	// #1
  4021e8:	b	4021f0 <ferror@plt+0x360>
  4021ec:	mov	w0, #0x0                   	// #0
  4021f0:	add	sp, sp, #0x10
  4021f4:	ret
  4021f8:	stp	x29, x30, [sp, #-48]!
  4021fc:	mov	x29, sp
  402200:	str	w0, [sp, #28]
  402204:	str	x1, [sp, #16]
  402208:	ldr	x0, [sp, #16]
  40220c:	cmp	x0, #0x0
  402210:	b.ne	402234 <ferror@plt+0x3a4>  // b.any
  402214:	adrp	x0, 407000 <ferror@plt+0x5170>
  402218:	add	x3, x0, #0xa58
  40221c:	mov	w2, #0xe                   	// #14
  402220:	adrp	x0, 407000 <ferror@plt+0x5170>
  402224:	add	x1, x0, #0x308
  402228:	adrp	x0, 407000 <ferror@plt+0x5170>
  40222c:	add	x0, x0, #0x320
  402230:	bl	401e20 <__assert_fail@plt>
  402234:	ldr	x0, [sp, #16]
  402238:	str	x0, [sp, #40]
  40223c:	b	40226c <ferror@plt+0x3dc>
  402240:	ldr	x0, [sp, #40]
  402244:	ldr	w0, [x0, #24]
  402248:	ldr	w1, [sp, #28]
  40224c:	cmp	w1, w0
  402250:	b.ne	402260 <ferror@plt+0x3d0>  // b.any
  402254:	ldr	x0, [sp, #40]
  402258:	ldr	x0, [x0]
  40225c:	b	402280 <ferror@plt+0x3f0>
  402260:	ldr	x0, [sp, #40]
  402264:	add	x0, x0, #0x20
  402268:	str	x0, [sp, #40]
  40226c:	ldr	x0, [sp, #40]
  402270:	ldr	x0, [x0]
  402274:	cmp	x0, #0x0
  402278:	b.ne	402240 <ferror@plt+0x3b0>  // b.any
  40227c:	mov	x0, #0x0                   	// #0
  402280:	ldp	x29, x30, [sp], #48
  402284:	ret
  402288:	stp	x29, x30, [sp, #-96]!
  40228c:	mov	x29, sp
  402290:	str	x19, [sp, #16]
  402294:	str	w0, [sp, #60]
  402298:	str	x1, [sp, #48]
  40229c:	str	x2, [sp, #40]
  4022a0:	str	x3, [sp, #32]
  4022a4:	str	wzr, [sp, #92]
  4022a8:	b	4024a0 <ferror@plt+0x610>
  4022ac:	ldrsw	x0, [sp, #92]
  4022b0:	lsl	x0, x0, #6
  4022b4:	ldr	x1, [sp, #40]
  4022b8:	add	x0, x1, x0
  4022bc:	str	x0, [sp, #80]
  4022c0:	b	402468 <ferror@plt+0x5d8>
  4022c4:	ldr	x0, [sp, #80]
  4022c8:	ldr	w0, [x0]
  4022cc:	ldr	w1, [sp, #60]
  4022d0:	cmp	w1, w0
  4022d4:	b.eq	4022e8 <ferror@plt+0x458>  // b.none
  4022d8:	ldr	x0, [sp, #80]
  4022dc:	add	x0, x0, #0x4
  4022e0:	str	x0, [sp, #80]
  4022e4:	b	402468 <ferror@plt+0x5d8>
  4022e8:	ldrsw	x0, [sp, #92]
  4022ec:	lsl	x0, x0, #2
  4022f0:	ldr	x1, [sp, #32]
  4022f4:	add	x0, x1, x0
  4022f8:	ldr	w0, [x0]
  4022fc:	cmp	w0, #0x0
  402300:	b.ne	402320 <ferror@plt+0x490>  // b.any
  402304:	ldrsw	x0, [sp, #92]
  402308:	lsl	x0, x0, #2
  40230c:	ldr	x1, [sp, #32]
  402310:	add	x0, x1, x0
  402314:	ldr	w1, [sp, #60]
  402318:	str	w1, [x0]
  40231c:	b	402490 <ferror@plt+0x600>
  402320:	ldrsw	x0, [sp, #92]
  402324:	lsl	x0, x0, #2
  402328:	ldr	x1, [sp, #32]
  40232c:	add	x0, x1, x0
  402330:	ldr	w0, [x0]
  402334:	ldr	w1, [sp, #60]
  402338:	cmp	w1, w0
  40233c:	b.eq	402490 <ferror@plt+0x600>  // b.none
  402340:	str	xzr, [sp, #72]
  402344:	adrp	x0, 419000 <ferror@plt+0x17170>
  402348:	add	x0, x0, #0x280
  40234c:	ldr	x19, [x0]
  402350:	adrp	x0, 407000 <ferror@plt+0x5170>
  402354:	add	x0, x0, #0x330
  402358:	bl	401e40 <gettext@plt>
  40235c:	mov	x1, x0
  402360:	adrp	x0, 419000 <ferror@plt+0x17170>
  402364:	add	x0, x0, #0x2a8
  402368:	ldr	x0, [x0]
  40236c:	mov	x2, x0
  402370:	mov	x0, x19
  402374:	bl	401e50 <fprintf@plt>
  402378:	ldrsw	x0, [sp, #92]
  40237c:	lsl	x0, x0, #6
  402380:	ldr	x1, [sp, #40]
  402384:	add	x0, x1, x0
  402388:	str	x0, [sp, #80]
  40238c:	b	402428 <ferror@plt+0x598>
  402390:	ldr	x0, [sp, #80]
  402394:	ldr	w0, [x0]
  402398:	ldr	x1, [sp, #48]
  40239c:	bl	4021f8 <ferror@plt+0x368>
  4023a0:	str	x0, [sp, #64]
  4023a4:	ldr	x0, [sp, #64]
  4023a8:	cmp	x0, #0x0
  4023ac:	b.eq	4023d4 <ferror@plt+0x544>  // b.none
  4023b0:	adrp	x0, 419000 <ferror@plt+0x17170>
  4023b4:	add	x0, x0, #0x280
  4023b8:	ldr	x3, [x0]
  4023bc:	ldr	x2, [sp, #64]
  4023c0:	adrp	x0, 407000 <ferror@plt+0x5170>
  4023c4:	add	x1, x0, #0x358
  4023c8:	mov	x0, x3
  4023cc:	bl	401e50 <fprintf@plt>
  4023d0:	b	402410 <ferror@plt+0x580>
  4023d4:	ldr	x0, [sp, #80]
  4023d8:	ldr	w0, [x0]
  4023dc:	bl	4021cc <ferror@plt+0x33c>
  4023e0:	cmp	w0, #0x0
  4023e4:	b.eq	402410 <ferror@plt+0x580>  // b.none
  4023e8:	adrp	x0, 419000 <ferror@plt+0x17170>
  4023ec:	add	x0, x0, #0x280
  4023f0:	ldr	x3, [x0]
  4023f4:	ldr	x0, [sp, #80]
  4023f8:	ldr	w0, [x0]
  4023fc:	mov	w2, w0
  402400:	adrp	x0, 407000 <ferror@plt+0x5170>
  402404:	add	x1, x0, #0x360
  402408:	mov	x0, x3
  40240c:	bl	401e50 <fprintf@plt>
  402410:	ldr	x0, [sp, #80]
  402414:	add	x0, x0, #0x4
  402418:	str	x0, [sp, #80]
  40241c:	ldr	x0, [sp, #72]
  402420:	add	x0, x0, #0x1
  402424:	str	x0, [sp, #72]
  402428:	ldr	x0, [sp, #72]
  40242c:	add	x0, x0, #0x1
  402430:	cmp	x0, #0xf
  402434:	b.hi	402448 <ferror@plt+0x5b8>  // b.pmore
  402438:	ldr	x0, [sp, #80]
  40243c:	ldr	w0, [x0]
  402440:	cmp	w0, #0x0
  402444:	b.ne	402390 <ferror@plt+0x500>  // b.any
  402448:	adrp	x0, 419000 <ferror@plt+0x17170>
  40244c:	add	x0, x0, #0x280
  402450:	ldr	x0, [x0]
  402454:	mov	x1, x0
  402458:	mov	w0, #0xa                   	// #10
  40245c:	bl	401b00 <fputc@plt>
  402460:	mov	w0, #0x1                   	// #1
  402464:	bl	401a40 <exit@plt>
  402468:	ldr	x0, [sp, #80]
  40246c:	ldr	w0, [x0]
  402470:	cmp	w0, #0x0
  402474:	b.eq	402494 <ferror@plt+0x604>  // b.none
  402478:	ldr	x0, [sp, #80]
  40247c:	ldr	w0, [x0]
  402480:	ldr	w1, [sp, #60]
  402484:	cmp	w1, w0
  402488:	b.ge	4022c4 <ferror@plt+0x434>  // b.tcont
  40248c:	b	402494 <ferror@plt+0x604>
  402490:	nop
  402494:	ldr	w0, [sp, #92]
  402498:	add	w0, w0, #0x1
  40249c:	str	w0, [sp, #92]
  4024a0:	ldrsw	x0, [sp, #92]
  4024a4:	lsl	x0, x0, #6
  4024a8:	ldr	x1, [sp, #40]
  4024ac:	add	x0, x1, x0
  4024b0:	ldr	w0, [x0]
  4024b4:	cmp	w0, #0x0
  4024b8:	b.eq	4024dc <ferror@plt+0x64c>  // b.none
  4024bc:	ldrsw	x0, [sp, #92]
  4024c0:	lsl	x0, x0, #6
  4024c4:	ldr	x1, [sp, #40]
  4024c8:	add	x0, x1, x0
  4024cc:	ldr	w0, [x0]
  4024d0:	ldr	w1, [sp, #60]
  4024d4:	cmp	w1, w0
  4024d8:	b.ge	4022ac <ferror@plt+0x41c>  // b.tcont
  4024dc:	nop
  4024e0:	ldr	x19, [sp, #16]
  4024e4:	ldp	x29, x30, [sp], #96
  4024e8:	ret
  4024ec:	stp	x29, x30, [sp, #-48]!
  4024f0:	mov	x29, sp
  4024f4:	str	x0, [sp, #24]
  4024f8:	ldr	x0, [sp, #24]
  4024fc:	cmp	x0, #0x0
  402500:	b.ne	402524 <ferror@plt+0x694>  // b.any
  402504:	adrp	x0, 407000 <ferror@plt+0x5170>
  402508:	add	x3, x0, #0x8b8
  40250c:	mov	w2, #0x4a                  	// #74
  402510:	adrp	x0, 407000 <ferror@plt+0x5170>
  402514:	add	x1, x0, #0x368
  402518:	adrp	x0, 407000 <ferror@plt+0x5170>
  40251c:	add	x0, x0, #0x380
  402520:	bl	401e20 <__assert_fail@plt>
  402524:	ldr	x0, [sp, #24]
  402528:	bl	401c00 <strdup@plt>
  40252c:	str	x0, [sp, #40]
  402530:	ldr	x0, [sp, #40]
  402534:	cmp	x0, #0x0
  402538:	b.ne	40254c <ferror@plt+0x6bc>  // b.any
  40253c:	adrp	x0, 407000 <ferror@plt+0x5170>
  402540:	add	x1, x0, #0x388
  402544:	mov	w0, #0x1                   	// #1
  402548:	bl	401e70 <err@plt>
  40254c:	ldr	x0, [sp, #40]
  402550:	ldp	x29, x30, [sp], #48
  402554:	ret
  402558:	stp	x29, x30, [sp, #-48]!
  40255c:	mov	x29, sp
  402560:	stp	x19, x20, [sp, #16]
  402564:	adrp	x0, 407000 <ferror@plt+0x5170>
  402568:	add	x0, x0, #0x488
  40256c:	bl	401e40 <gettext@plt>
  402570:	mov	x2, x0
  402574:	adrp	x0, 419000 <ferror@plt+0x17170>
  402578:	add	x0, x0, #0x298
  40257c:	ldr	x0, [x0]
  402580:	mov	x1, x0
  402584:	mov	x0, x2
  402588:	bl	401a30 <fputs@plt>
  40258c:	adrp	x0, 419000 <ferror@plt+0x17170>
  402590:	add	x0, x0, #0x298
  402594:	ldr	x19, [x0]
  402598:	adrp	x0, 407000 <ferror@plt+0x5170>
  40259c:	add	x0, x0, #0x498
  4025a0:	bl	401e40 <gettext@plt>
  4025a4:	mov	x1, x0
  4025a8:	adrp	x0, 419000 <ferror@plt+0x17170>
  4025ac:	add	x0, x0, #0x2a8
  4025b0:	ldr	x0, [x0]
  4025b4:	mov	x2, x0
  4025b8:	mov	x0, x19
  4025bc:	bl	401e50 <fprintf@plt>
  4025c0:	adrp	x0, 407000 <ferror@plt+0x5170>
  4025c4:	add	x0, x0, #0x4b8
  4025c8:	bl	401e40 <gettext@plt>
  4025cc:	mov	x2, x0
  4025d0:	adrp	x0, 419000 <ferror@plt+0x17170>
  4025d4:	add	x0, x0, #0x298
  4025d8:	ldr	x0, [x0]
  4025dc:	mov	x1, x0
  4025e0:	mov	x0, x2
  4025e4:	bl	401a30 <fputs@plt>
  4025e8:	adrp	x0, 407000 <ferror@plt+0x5170>
  4025ec:	add	x0, x0, #0x4c8
  4025f0:	bl	401e40 <gettext@plt>
  4025f4:	bl	401c90 <puts@plt>
  4025f8:	adrp	x0, 407000 <ferror@plt+0x5170>
  4025fc:	add	x0, x0, #0x4f8
  402600:	bl	401e40 <gettext@plt>
  402604:	bl	401c90 <puts@plt>
  402608:	adrp	x0, 407000 <ferror@plt+0x5170>
  40260c:	add	x0, x0, #0x528
  402610:	bl	401e40 <gettext@plt>
  402614:	bl	401c90 <puts@plt>
  402618:	adrp	x0, 407000 <ferror@plt+0x5170>
  40261c:	add	x0, x0, #0x560
  402620:	bl	401e40 <gettext@plt>
  402624:	bl	401c90 <puts@plt>
  402628:	adrp	x0, 407000 <ferror@plt+0x5170>
  40262c:	add	x0, x0, #0x598
  402630:	bl	401e40 <gettext@plt>
  402634:	mov	x19, x0
  402638:	adrp	x0, 407000 <ferror@plt+0x5170>
  40263c:	add	x0, x0, #0x5b0
  402640:	bl	401e40 <gettext@plt>
  402644:	mov	x4, x0
  402648:	adrp	x0, 407000 <ferror@plt+0x5170>
  40264c:	add	x3, x0, #0x5c0
  402650:	mov	x2, x19
  402654:	adrp	x0, 407000 <ferror@plt+0x5170>
  402658:	add	x1, x0, #0x5d0
  40265c:	adrp	x0, 407000 <ferror@plt+0x5170>
  402660:	add	x0, x0, #0x5e0
  402664:	bl	401e10 <printf@plt>
  402668:	adrp	x0, 407000 <ferror@plt+0x5170>
  40266c:	add	x0, x0, #0x5f8
  402670:	bl	401e40 <gettext@plt>
  402674:	mov	x2, x0
  402678:	adrp	x0, 419000 <ferror@plt+0x17170>
  40267c:	add	x0, x0, #0x298
  402680:	ldr	x0, [x0]
  402684:	mov	x1, x0
  402688:	mov	x0, x2
  40268c:	bl	401a30 <fputs@plt>
  402690:	str	xzr, [sp, #40]
  402694:	b	4026fc <ferror@plt+0x86c>
  402698:	adrp	x0, 419000 <ferror@plt+0x17170>
  40269c:	add	x0, x0, #0x298
  4026a0:	ldr	x19, [x0]
  4026a4:	adrp	x0, 407000 <ferror@plt+0x5170>
  4026a8:	add	x1, x0, #0x408
  4026ac:	ldr	x0, [sp, #40]
  4026b0:	lsl	x0, x0, #5
  4026b4:	add	x0, x1, x0
  4026b8:	ldr	x20, [x0]
  4026bc:	adrp	x0, 407000 <ferror@plt+0x5170>
  4026c0:	add	x1, x0, #0x408
  4026c4:	ldr	x0, [sp, #40]
  4026c8:	lsl	x0, x0, #5
  4026cc:	add	x0, x1, x0
  4026d0:	ldr	x0, [x0, #24]
  4026d4:	bl	401e40 <gettext@plt>
  4026d8:	mov	x3, x0
  4026dc:	mov	x2, x20
  4026e0:	adrp	x0, 407000 <ferror@plt+0x5170>
  4026e4:	add	x1, x0, #0x618
  4026e8:	mov	x0, x19
  4026ec:	bl	401e50 <fprintf@plt>
  4026f0:	ldr	x0, [sp, #40]
  4026f4:	add	x0, x0, #0x1
  4026f8:	str	x0, [sp, #40]
  4026fc:	ldr	x0, [sp, #40]
  402700:	cmp	x0, #0x3
  402704:	b.ls	402698 <ferror@plt+0x808>  // b.plast
  402708:	adrp	x0, 407000 <ferror@plt+0x5170>
  40270c:	add	x0, x0, #0x628
  402710:	bl	401e40 <gettext@plt>
  402714:	mov	x2, x0
  402718:	adrp	x0, 407000 <ferror@plt+0x5170>
  40271c:	add	x1, x0, #0x648
  402720:	mov	x0, x2
  402724:	bl	401e10 <printf@plt>
  402728:	mov	w0, #0x0                   	// #0
  40272c:	bl	401a40 <exit@plt>
  402730:	stp	x29, x30, [sp, #-48]!
  402734:	mov	x29, sp
  402738:	str	x0, [sp, #24]
  40273c:	str	x1, [sp, #16]
  402740:	ldr	x0, [sp, #24]
  402744:	cmp	x0, #0x0
  402748:	b.ne	40276c <ferror@plt+0x8dc>  // b.any
  40274c:	adrp	x0, 407000 <ferror@plt+0x5170>
  402750:	add	x3, x0, #0x880
  402754:	mov	w2, #0x76                  	// #118
  402758:	adrp	x0, 407000 <ferror@plt+0x5170>
  40275c:	add	x1, x0, #0x658
  402760:	adrp	x0, 407000 <ferror@plt+0x5170>
  402764:	add	x0, x0, #0x670
  402768:	bl	401e20 <__assert_fail@plt>
  40276c:	str	xzr, [sp, #40]
  402770:	b	4027d4 <ferror@plt+0x944>
  402774:	adrp	x0, 407000 <ferror@plt+0x5170>
  402778:	add	x1, x0, #0x408
  40277c:	ldr	x0, [sp, #40]
  402780:	lsl	x0, x0, #5
  402784:	add	x0, x1, x0
  402788:	ldr	x0, [x0]
  40278c:	str	x0, [sp, #32]
  402790:	ldr	x2, [sp, #16]
  402794:	ldr	x1, [sp, #32]
  402798:	ldr	x0, [sp, #24]
  40279c:	bl	401d30 <strncasecmp@plt>
  4027a0:	cmp	w0, #0x0
  4027a4:	b.ne	4027c8 <ferror@plt+0x938>  // b.any
  4027a8:	ldr	x1, [sp, #32]
  4027ac:	ldr	x0, [sp, #16]
  4027b0:	add	x0, x1, x0
  4027b4:	ldrsb	w0, [x0]
  4027b8:	cmp	w0, #0x0
  4027bc:	b.ne	4027c8 <ferror@plt+0x938>  // b.any
  4027c0:	ldr	x0, [sp, #40]
  4027c4:	b	4027f8 <ferror@plt+0x968>
  4027c8:	ldr	x0, [sp, #40]
  4027cc:	add	x0, x0, #0x1
  4027d0:	str	x0, [sp, #40]
  4027d4:	ldr	x0, [sp, #40]
  4027d8:	cmp	x0, #0x3
  4027dc:	b.ls	402774 <ferror@plt+0x8e4>  // b.plast
  4027e0:	adrp	x0, 407000 <ferror@plt+0x5170>
  4027e4:	add	x0, x0, #0x678
  4027e8:	bl	401e40 <gettext@plt>
  4027ec:	ldr	x1, [sp, #24]
  4027f0:	bl	401dd0 <warnx@plt>
  4027f4:	mov	w0, #0xffffffff            	// #-1
  4027f8:	ldp	x29, x30, [sp], #48
  4027fc:	ret
  402800:	stp	x29, x30, [sp, #-32]!
  402804:	mov	x29, sp
  402808:	str	x0, [sp, #24]
  40280c:	adrp	x0, 419000 <ferror@plt+0x17170>
  402810:	add	x0, x0, #0x2d8
  402814:	ldr	x0, [x0]
  402818:	ldr	x1, [sp, #24]
  40281c:	cmp	x1, x0
  402820:	b.cc	402844 <ferror@plt+0x9b4>  // b.lo, b.ul, b.last
  402824:	adrp	x0, 407000 <ferror@plt+0x5170>
  402828:	add	x3, x0, #0x898
  40282c:	mov	w2, #0x83                  	// #131
  402830:	adrp	x0, 407000 <ferror@plt+0x5170>
  402834:	add	x1, x0, #0x658
  402838:	adrp	x0, 407000 <ferror@plt+0x5170>
  40283c:	add	x0, x0, #0x690
  402840:	bl	401e20 <__assert_fail@plt>
  402844:	adrp	x0, 419000 <ferror@plt+0x17170>
  402848:	add	x0, x0, #0x2b8
  40284c:	ldr	x1, [sp, #24]
  402850:	ldr	w0, [x0, x1, lsl #2]
  402854:	cmp	w0, #0x3
  402858:	b.le	40287c <ferror@plt+0x9ec>
  40285c:	adrp	x0, 407000 <ferror@plt+0x5170>
  402860:	add	x3, x0, #0x898
  402864:	mov	w2, #0x84                  	// #132
  402868:	adrp	x0, 407000 <ferror@plt+0x5170>
  40286c:	add	x1, x0, #0x658
  402870:	adrp	x0, 407000 <ferror@plt+0x5170>
  402874:	add	x0, x0, #0x6a0
  402878:	bl	401e20 <__assert_fail@plt>
  40287c:	adrp	x0, 419000 <ferror@plt+0x17170>
  402880:	add	x0, x0, #0x2b8
  402884:	ldr	x1, [sp, #24]
  402888:	ldr	w0, [x0, x1, lsl #2]
  40288c:	ldp	x29, x30, [sp], #32
  402890:	ret
  402894:	stp	x29, x30, [sp, #-32]!
  402898:	mov	x29, sp
  40289c:	str	w0, [sp, #28]
  4028a0:	ldrsw	x0, [sp, #28]
  4028a4:	bl	402800 <ferror@plt+0x970>
  4028a8:	sxtw	x0, w0
  4028ac:	lsl	x1, x0, #5
  4028b0:	adrp	x0, 407000 <ferror@plt+0x5170>
  4028b4:	add	x0, x0, #0x408
  4028b8:	add	x0, x1, x0
  4028bc:	ldp	x29, x30, [sp], #32
  4028c0:	ret
  4028c4:	stp	x29, x30, [sp, #-144]!
  4028c8:	mov	x29, sp
  4028cc:	str	x0, [sp, #24]
  4028d0:	str	x1, [sp, #16]
  4028d4:	str	wzr, [sp, #132]
  4028d8:	mov	w0, #0xffffffff            	// #-1
  4028dc:	str	w0, [sp, #128]
  4028e0:	mov	w0, #0xffffffff            	// #-1
  4028e4:	str	w0, [sp, #124]
  4028e8:	ldr	x0, [sp, #24]
  4028ec:	cmp	x0, #0x0
  4028f0:	b.ne	402914 <ferror@plt+0xa84>  // b.any
  4028f4:	adrp	x0, 407000 <ferror@plt+0x5170>
  4028f8:	add	x3, x0, #0x8a8
  4028fc:	mov	w2, #0x95                  	// #149
  402900:	adrp	x0, 407000 <ferror@plt+0x5170>
  402904:	add	x1, x0, #0x658
  402908:	adrp	x0, 407000 <ferror@plt+0x5170>
  40290c:	add	x0, x0, #0x6c8
  402910:	bl	401e20 <__assert_fail@plt>
  402914:	ldr	x0, [sp, #16]
  402918:	cmp	x0, #0x0
  40291c:	b.ne	402940 <ferror@plt+0xab0>  // b.any
  402920:	adrp	x0, 407000 <ferror@plt+0x5170>
  402924:	add	x3, x0, #0x8a8
  402928:	mov	w2, #0x96                  	// #150
  40292c:	adrp	x0, 407000 <ferror@plt+0x5170>
  402930:	add	x1, x0, #0x658
  402934:	adrp	x0, 407000 <ferror@plt+0x5170>
  402938:	add	x0, x0, #0x6d0
  40293c:	bl	401e20 <__assert_fail@plt>
  402940:	mov	x1, #0x0                   	// #0
  402944:	ldr	x0, [sp, #24]
  402948:	bl	401c10 <scols_table_new_line@plt>
  40294c:	mov	x1, x0
  402950:	adrp	x0, 419000 <ferror@plt+0x17170>
  402954:	add	x0, x0, #0x2e0
  402958:	str	x1, [x0]
  40295c:	adrp	x0, 419000 <ferror@plt+0x17170>
  402960:	add	x0, x0, #0x2e0
  402964:	ldr	x0, [x0]
  402968:	cmp	x0, #0x0
  40296c:	b.ne	402988 <ferror@plt+0xaf8>  // b.any
  402970:	adrp	x0, 407000 <ferror@plt+0x5170>
  402974:	add	x0, x0, #0x6d8
  402978:	bl	401e40 <gettext@plt>
  40297c:	mov	x1, x0
  402980:	mov	w0, #0x1                   	// #1
  402984:	bl	401df0 <errx@plt>
  402988:	add	x0, sp, #0x60
  40298c:	mov	x1, x0
  402990:	ldr	x0, [sp, #16]
  402994:	bl	401de0 <uuid_parse@plt>
  402998:	cmp	w0, #0x0
  40299c:	b.eq	4029ac <ferror@plt+0xb1c>  // b.none
  4029a0:	mov	w0, #0x1                   	// #1
  4029a4:	str	w0, [sp, #132]
  4029a8:	b	4029c4 <ferror@plt+0xb34>
  4029ac:	add	x0, sp, #0x60
  4029b0:	bl	401bf0 <uuid_variant@plt>
  4029b4:	str	w0, [sp, #128]
  4029b8:	add	x0, sp, #0x60
  4029bc:	bl	401d90 <uuid_type@plt>
  4029c0:	str	w0, [sp, #124]
  4029c4:	str	xzr, [sp, #136]
  4029c8:	b	402d0c <ferror@plt+0xe7c>
  4029cc:	str	xzr, [sp, #112]
  4029d0:	ldr	x0, [sp, #136]
  4029d4:	bl	402800 <ferror@plt+0x970>
  4029d8:	cmp	w0, #0x3
  4029dc:	b.eq	402c44 <ferror@plt+0xdb4>  // b.none
  4029e0:	cmp	w0, #0x3
  4029e4:	b.gt	402cb4 <ferror@plt+0xe24>
  4029e8:	cmp	w0, #0x2
  4029ec:	b.eq	402acc <ferror@plt+0xc3c>  // b.none
  4029f0:	cmp	w0, #0x2
  4029f4:	b.gt	402cb4 <ferror@plt+0xe24>
  4029f8:	cmp	w0, #0x0
  4029fc:	b.eq	402a0c <ferror@plt+0xb7c>  // b.none
  402a00:	cmp	w0, #0x1
  402a04:	b.eq	402a1c <ferror@plt+0xb8c>  // b.none
  402a08:	b	402cb4 <ferror@plt+0xe24>
  402a0c:	ldr	x0, [sp, #16]
  402a10:	bl	4024ec <ferror@plt+0x65c>
  402a14:	str	x0, [sp, #112]
  402a18:	b	402cbc <ferror@plt+0xe2c>
  402a1c:	ldr	w0, [sp, #132]
  402a20:	cmp	w0, #0x0
  402a24:	b.eq	402a40 <ferror@plt+0xbb0>  // b.none
  402a28:	adrp	x0, 407000 <ferror@plt+0x5170>
  402a2c:	add	x0, x0, #0x6f8
  402a30:	bl	401e40 <gettext@plt>
  402a34:	bl	4024ec <ferror@plt+0x65c>
  402a38:	str	x0, [sp, #112]
  402a3c:	b	402cbc <ferror@plt+0xe2c>
  402a40:	ldr	w0, [sp, #128]
  402a44:	cmp	w0, #0x2
  402a48:	b.eq	402a9c <ferror@plt+0xc0c>  // b.none
  402a4c:	ldr	w0, [sp, #128]
  402a50:	cmp	w0, #0x2
  402a54:	b.gt	402ab0 <ferror@plt+0xc20>
  402a58:	ldr	w0, [sp, #128]
  402a5c:	cmp	w0, #0x0
  402a60:	b.eq	402a74 <ferror@plt+0xbe4>  // b.none
  402a64:	ldr	w0, [sp, #128]
  402a68:	cmp	w0, #0x1
  402a6c:	b.eq	402a88 <ferror@plt+0xbf8>  // b.none
  402a70:	b	402ab0 <ferror@plt+0xc20>
  402a74:	adrp	x0, 407000 <ferror@plt+0x5170>
  402a78:	add	x0, x0, #0x700
  402a7c:	bl	4024ec <ferror@plt+0x65c>
  402a80:	str	x0, [sp, #112]
  402a84:	b	402ac8 <ferror@plt+0xc38>
  402a88:	adrp	x0, 407000 <ferror@plt+0x5170>
  402a8c:	add	x0, x0, #0x708
  402a90:	bl	4024ec <ferror@plt+0x65c>
  402a94:	str	x0, [sp, #112]
  402a98:	b	402ac8 <ferror@plt+0xc38>
  402a9c:	adrp	x0, 407000 <ferror@plt+0x5170>
  402aa0:	add	x0, x0, #0x710
  402aa4:	bl	4024ec <ferror@plt+0x65c>
  402aa8:	str	x0, [sp, #112]
  402aac:	b	402ac8 <ferror@plt+0xc38>
  402ab0:	adrp	x0, 407000 <ferror@plt+0x5170>
  402ab4:	add	x0, x0, #0x720
  402ab8:	bl	401e40 <gettext@plt>
  402abc:	bl	4024ec <ferror@plt+0x65c>
  402ac0:	str	x0, [sp, #112]
  402ac4:	b	402cbc <ferror@plt+0xe2c>
  402ac8:	b	402cbc <ferror@plt+0xe2c>
  402acc:	ldr	w0, [sp, #132]
  402ad0:	cmp	w0, #0x0
  402ad4:	b.eq	402af0 <ferror@plt+0xc60>  // b.none
  402ad8:	adrp	x0, 407000 <ferror@plt+0x5170>
  402adc:	add	x0, x0, #0x6f8
  402ae0:	bl	401e40 <gettext@plt>
  402ae4:	bl	4024ec <ferror@plt+0x65c>
  402ae8:	str	x0, [sp, #112]
  402aec:	b	402cbc <ferror@plt+0xe2c>
  402af0:	ldr	w0, [sp, #124]
  402af4:	cmp	w0, #0x5
  402af8:	b.eq	402c10 <ferror@plt+0xd80>  // b.none
  402afc:	ldr	w0, [sp, #124]
  402b00:	cmp	w0, #0x5
  402b04:	b.gt	402c28 <ferror@plt+0xd98>
  402b08:	ldr	w0, [sp, #124]
  402b0c:	cmp	w0, #0x4
  402b10:	b.eq	402bf8 <ferror@plt+0xd68>  // b.none
  402b14:	ldr	w0, [sp, #124]
  402b18:	cmp	w0, #0x4
  402b1c:	b.gt	402c28 <ferror@plt+0xd98>
  402b20:	ldr	w0, [sp, #124]
  402b24:	cmp	w0, #0x3
  402b28:	b.eq	402be0 <ferror@plt+0xd50>  // b.none
  402b2c:	ldr	w0, [sp, #124]
  402b30:	cmp	w0, #0x3
  402b34:	b.gt	402c28 <ferror@plt+0xd98>
  402b38:	ldr	w0, [sp, #124]
  402b3c:	cmp	w0, #0x2
  402b40:	b.eq	402bcc <ferror@plt+0xd3c>  // b.none
  402b44:	ldr	w0, [sp, #124]
  402b48:	cmp	w0, #0x2
  402b4c:	b.gt	402c28 <ferror@plt+0xd98>
  402b50:	ldr	w0, [sp, #124]
  402b54:	cmp	w0, #0x0
  402b58:	b.eq	402b6c <ferror@plt+0xcdc>  // b.none
  402b5c:	ldr	w0, [sp, #124]
  402b60:	cmp	w0, #0x1
  402b64:	b.eq	402bb4 <ferror@plt+0xd24>  // b.none
  402b68:	b	402c28 <ferror@plt+0xd98>
  402b6c:	adrp	x0, 407000 <ferror@plt+0x5170>
  402b70:	add	x1, x0, #0x728
  402b74:	ldr	x0, [sp, #16]
  402b78:	bl	401d60 <strspn@plt>
  402b7c:	cmp	x0, #0x24
  402b80:	b.ne	402b9c <ferror@plt+0xd0c>  // b.any
  402b84:	adrp	x0, 407000 <ferror@plt+0x5170>
  402b88:	add	x0, x0, #0x730
  402b8c:	bl	401e40 <gettext@plt>
  402b90:	bl	4024ec <ferror@plt+0x65c>
  402b94:	str	x0, [sp, #112]
  402b98:	b	402c40 <ferror@plt+0xdb0>
  402b9c:	adrp	x0, 407000 <ferror@plt+0x5170>
  402ba0:	add	x0, x0, #0x738
  402ba4:	bl	401e40 <gettext@plt>
  402ba8:	bl	4024ec <ferror@plt+0x65c>
  402bac:	str	x0, [sp, #112]
  402bb0:	b	402c40 <ferror@plt+0xdb0>
  402bb4:	adrp	x0, 407000 <ferror@plt+0x5170>
  402bb8:	add	x0, x0, #0x740
  402bbc:	bl	401e40 <gettext@plt>
  402bc0:	bl	4024ec <ferror@plt+0x65c>
  402bc4:	str	x0, [sp, #112]
  402bc8:	b	402c40 <ferror@plt+0xdb0>
  402bcc:	adrp	x0, 407000 <ferror@plt+0x5170>
  402bd0:	add	x0, x0, #0x708
  402bd4:	bl	4024ec <ferror@plt+0x65c>
  402bd8:	str	x0, [sp, #112]
  402bdc:	b	402c40 <ferror@plt+0xdb0>
  402be0:	adrp	x0, 407000 <ferror@plt+0x5170>
  402be4:	add	x0, x0, #0x750
  402be8:	bl	401e40 <gettext@plt>
  402bec:	bl	4024ec <ferror@plt+0x65c>
  402bf0:	str	x0, [sp, #112]
  402bf4:	b	402c40 <ferror@plt+0xdb0>
  402bf8:	adrp	x0, 407000 <ferror@plt+0x5170>
  402bfc:	add	x0, x0, #0x760
  402c00:	bl	401e40 <gettext@plt>
  402c04:	bl	4024ec <ferror@plt+0x65c>
  402c08:	str	x0, [sp, #112]
  402c0c:	b	402c40 <ferror@plt+0xdb0>
  402c10:	adrp	x0, 407000 <ferror@plt+0x5170>
  402c14:	add	x0, x0, #0x768
  402c18:	bl	401e40 <gettext@plt>
  402c1c:	bl	4024ec <ferror@plt+0x65c>
  402c20:	str	x0, [sp, #112]
  402c24:	b	402c40 <ferror@plt+0xdb0>
  402c28:	adrp	x0, 407000 <ferror@plt+0x5170>
  402c2c:	add	x0, x0, #0x738
  402c30:	bl	401e40 <gettext@plt>
  402c34:	bl	4024ec <ferror@plt+0x65c>
  402c38:	str	x0, [sp, #112]
  402c3c:	b	402cbc <ferror@plt+0xe2c>
  402c40:	b	402cbc <ferror@plt+0xe2c>
  402c44:	ldr	w0, [sp, #132]
  402c48:	cmp	w0, #0x0
  402c4c:	b.eq	402c68 <ferror@plt+0xdd8>  // b.none
  402c50:	adrp	x0, 407000 <ferror@plt+0x5170>
  402c54:	add	x0, x0, #0x6f8
  402c58:	bl	401e40 <gettext@plt>
  402c5c:	bl	4024ec <ferror@plt+0x65c>
  402c60:	str	x0, [sp, #112]
  402c64:	b	402cbc <ferror@plt+0xe2c>
  402c68:	ldr	w0, [sp, #128]
  402c6c:	cmp	w0, #0x1
  402c70:	b.ne	402cb8 <ferror@plt+0xe28>  // b.any
  402c74:	ldr	w0, [sp, #124]
  402c78:	cmp	w0, #0x1
  402c7c:	b.ne	402cb8 <ferror@plt+0xe28>  // b.any
  402c80:	add	x1, sp, #0x50
  402c84:	add	x0, sp, #0x60
  402c88:	bl	401d80 <uuid_time@plt>
  402c8c:	add	x1, sp, #0x20
  402c90:	add	x0, sp, #0x50
  402c94:	mov	x3, #0x2a                  	// #42
  402c98:	mov	x2, x1
  402c9c:	mov	w1, #0x17                  	// #23
  402ca0:	bl	406ec0 <ferror@plt+0x5030>
  402ca4:	add	x0, sp, #0x20
  402ca8:	bl	4024ec <ferror@plt+0x65c>
  402cac:	str	x0, [sp, #112]
  402cb0:	b	402cb8 <ferror@plt+0xe28>
  402cb4:	bl	401c70 <abort@plt>
  402cb8:	nop
  402cbc:	ldr	x0, [sp, #112]
  402cc0:	cmp	x0, #0x0
  402cc4:	b.eq	402d00 <ferror@plt+0xe70>  // b.none
  402cc8:	adrp	x0, 419000 <ferror@plt+0x17170>
  402ccc:	add	x0, x0, #0x2e0
  402cd0:	ldr	x0, [x0]
  402cd4:	ldr	x2, [sp, #112]
  402cd8:	ldr	x1, [sp, #136]
  402cdc:	bl	401a60 <scols_line_refer_data@plt>
  402ce0:	cmp	w0, #0x0
  402ce4:	b.eq	402d00 <ferror@plt+0xe70>  // b.none
  402ce8:	adrp	x0, 407000 <ferror@plt+0x5170>
  402cec:	add	x0, x0, #0x778
  402cf0:	bl	401e40 <gettext@plt>
  402cf4:	mov	x1, x0
  402cf8:	mov	w0, #0x1                   	// #1
  402cfc:	bl	401df0 <errx@plt>
  402d00:	ldr	x0, [sp, #136]
  402d04:	add	x0, x0, #0x1
  402d08:	str	x0, [sp, #136]
  402d0c:	adrp	x0, 419000 <ferror@plt+0x17170>
  402d10:	add	x0, x0, #0x2d8
  402d14:	ldr	x0, [x0]
  402d18:	ldr	x1, [sp, #136]
  402d1c:	cmp	x1, x0
  402d20:	b.cc	4029cc <ferror@plt+0xb3c>  // b.lo, b.ul, b.last
  402d24:	nop
  402d28:	nop
  402d2c:	ldp	x29, x30, [sp], #144
  402d30:	ret
  402d34:	stp	x29, x30, [sp, #-112]!
  402d38:	mov	x29, sp
  402d3c:	str	x0, [sp, #40]
  402d40:	str	w1, [sp, #36]
  402d44:	str	x2, [sp, #24]
  402d48:	mov	w0, #0x0                   	// #0
  402d4c:	bl	401e60 <scols_init_debug@plt>
  402d50:	bl	401be0 <scols_new_table@plt>
  402d54:	str	x0, [sp, #96]
  402d58:	ldr	x0, [sp, #96]
  402d5c:	cmp	x0, #0x0
  402d60:	b.ne	402d7c <ferror@plt+0xeec>  // b.any
  402d64:	adrp	x0, 407000 <ferror@plt+0x5170>
  402d68:	add	x0, x0, #0x798
  402d6c:	bl	401e40 <gettext@plt>
  402d70:	mov	x1, x0
  402d74:	mov	w0, #0x1                   	// #1
  402d78:	bl	401e70 <err@plt>
  402d7c:	ldr	x0, [sp, #40]
  402d80:	ldrb	w0, [x0]
  402d84:	and	w0, w0, #0x1
  402d88:	and	w0, w0, #0xff
  402d8c:	cmp	w0, #0x0
  402d90:	b.eq	402db0 <ferror@plt+0xf20>  // b.none
  402d94:	mov	w1, #0x1                   	// #1
  402d98:	ldr	x0, [sp, #96]
  402d9c:	bl	401d20 <scols_table_enable_json@plt>
  402da0:	adrp	x0, 407000 <ferror@plt+0x5170>
  402da4:	add	x1, x0, #0x7b8
  402da8:	ldr	x0, [sp, #96]
  402dac:	bl	401a90 <scols_table_set_name@plt>
  402db0:	ldr	x0, [sp, #40]
  402db4:	ldrb	w0, [x0]
  402db8:	ubfx	x0, x0, #1, #1
  402dbc:	and	w0, w0, #0xff
  402dc0:	mov	w1, w0
  402dc4:	ldr	x0, [sp, #96]
  402dc8:	bl	401ab0 <scols_table_enable_noheadings@plt>
  402dcc:	ldr	x0, [sp, #40]
  402dd0:	ldrb	w0, [x0]
  402dd4:	ubfx	x0, x0, #2, #1
  402dd8:	and	w0, w0, #0xff
  402ddc:	mov	w1, w0
  402de0:	ldr	x0, [sp, #96]
  402de4:	bl	401b10 <scols_table_enable_raw@plt>
  402de8:	str	xzr, [sp, #104]
  402dec:	b	402e4c <ferror@plt+0xfbc>
  402df0:	ldr	x0, [sp, #104]
  402df4:	bl	402894 <ferror@plt+0xa04>
  402df8:	str	x0, [sp, #88]
  402dfc:	ldr	x0, [sp, #88]
  402e00:	ldr	x1, [x0]
  402e04:	ldr	x0, [sp, #88]
  402e08:	ldr	d0, [x0, #8]
  402e0c:	ldr	x0, [sp, #88]
  402e10:	ldr	w0, [x0, #16]
  402e14:	mov	w2, w0
  402e18:	ldr	x0, [sp, #96]
  402e1c:	bl	401ac0 <scols_table_new_column@plt>
  402e20:	cmp	x0, #0x0
  402e24:	b.ne	402e40 <ferror@plt+0xfb0>  // b.any
  402e28:	adrp	x0, 407000 <ferror@plt+0x5170>
  402e2c:	add	x0, x0, #0x7c0
  402e30:	bl	401e40 <gettext@plt>
  402e34:	mov	x1, x0
  402e38:	mov	w0, #0x1                   	// #1
  402e3c:	bl	401e70 <err@plt>
  402e40:	ldr	x0, [sp, #104]
  402e44:	add	x0, x0, #0x1
  402e48:	str	x0, [sp, #104]
  402e4c:	adrp	x0, 419000 <ferror@plt+0x17170>
  402e50:	add	x0, x0, #0x2d8
  402e54:	ldr	x0, [x0]
  402e58:	ldr	x1, [sp, #104]
  402e5c:	cmp	x1, x0
  402e60:	b.cc	402df0 <ferror@plt+0xf60>  // b.lo, b.ul, b.last
  402e64:	str	xzr, [sp, #104]
  402e68:	b	402e98 <ferror@plt+0x1008>
  402e6c:	ldr	x0, [sp, #104]
  402e70:	lsl	x0, x0, #3
  402e74:	ldr	x1, [sp, #24]
  402e78:	add	x0, x1, x0
  402e7c:	ldr	x0, [x0]
  402e80:	mov	x1, x0
  402e84:	ldr	x0, [sp, #96]
  402e88:	bl	4028c4 <ferror@plt+0xa34>
  402e8c:	ldr	x0, [sp, #104]
  402e90:	add	x0, x0, #0x1
  402e94:	str	x0, [sp, #104]
  402e98:	ldrsw	x0, [sp, #36]
  402e9c:	ldr	x1, [sp, #104]
  402ea0:	cmp	x1, x0
  402ea4:	b.cc	402e6c <ferror@plt+0xfdc>  // b.lo, b.ul, b.last
  402ea8:	ldr	x0, [sp, #104]
  402eac:	cmp	x0, #0x0
  402eb0:	b.ne	402efc <ferror@plt+0x106c>  // b.any
  402eb4:	b	402ec8 <ferror@plt+0x1038>
  402eb8:	add	x0, sp, #0x30
  402ebc:	mov	x1, x0
  402ec0:	ldr	x0, [sp, #96]
  402ec4:	bl	4028c4 <ferror@plt+0xa34>
  402ec8:	add	x0, sp, #0x30
  402ecc:	mov	x1, x0
  402ed0:	adrp	x0, 407000 <ferror@plt+0x5170>
  402ed4:	add	x0, x0, #0x7e8
  402ed8:	bl	401da0 <__isoc99_scanf@plt>
  402edc:	cmp	w0, #0x0
  402ee0:	b.eq	402efc <ferror@plt+0x106c>  // b.none
  402ee4:	adrp	x0, 419000 <ferror@plt+0x17170>
  402ee8:	add	x0, x0, #0x2a0
  402eec:	ldr	x0, [x0]
  402ef0:	bl	401c80 <feof@plt>
  402ef4:	cmp	w0, #0x0
  402ef8:	b.eq	402eb8 <ferror@plt+0x1028>  // b.none
  402efc:	ldr	x0, [sp, #96]
  402f00:	bl	401dc0 <scols_print_table@plt>
  402f04:	ldr	x0, [sp, #96]
  402f08:	bl	401c20 <scols_unref_table@plt>
  402f0c:	nop
  402f10:	ldp	x29, x30, [sp], #112
  402f14:	ret
  402f18:	stp	x29, x30, [sp, #-80]!
  402f1c:	mov	x29, sp
  402f20:	str	x19, [sp, #16]
  402f24:	str	w0, [sp, #44]
  402f28:	str	x1, [sp, #32]
  402f2c:	str	wzr, [sp, #64]
  402f30:	str	xzr, [sp, #72]
  402f34:	str	xzr, [sp, #56]
  402f38:	adrp	x0, 407000 <ferror@plt+0x5170>
  402f3c:	add	x1, x0, #0x7f8
  402f40:	mov	w0, #0x6                   	// #6
  402f44:	bl	401e80 <setlocale@plt>
  402f48:	adrp	x0, 407000 <ferror@plt+0x5170>
  402f4c:	add	x1, x0, #0x800
  402f50:	adrp	x0, 407000 <ferror@plt+0x5170>
  402f54:	add	x0, x0, #0x818
  402f58:	bl	401b90 <bindtextdomain@plt>
  402f5c:	adrp	x0, 407000 <ferror@plt+0x5170>
  402f60:	add	x0, x0, #0x818
  402f64:	bl	401cb0 <textdomain@plt>
  402f68:	bl	4021ac <ferror@plt+0x31c>
  402f6c:	b	4030c4 <ferror@plt+0x1234>
  402f70:	add	x0, sp, #0x38
  402f74:	mov	x3, x0
  402f78:	adrp	x0, 407000 <ferror@plt+0x5170>
  402f7c:	add	x2, x0, #0x9d8
  402f80:	adrp	x0, 407000 <ferror@plt+0x5170>
  402f84:	add	x1, x0, #0x8f8
  402f88:	ldr	w0, [sp, #68]
  402f8c:	bl	402288 <ferror@plt+0x3f8>
  402f90:	ldr	w0, [sp, #68]
  402f94:	cmp	w0, #0x72
  402f98:	b.eq	403040 <ferror@plt+0x11b0>  // b.none
  402f9c:	ldr	w0, [sp, #68]
  402fa0:	cmp	w0, #0x72
  402fa4:	b.gt	403088 <ferror@plt+0x11f8>
  402fa8:	ldr	w0, [sp, #68]
  402fac:	cmp	w0, #0x6f
  402fb0:	b.eq	40302c <ferror@plt+0x119c>  // b.none
  402fb4:	ldr	w0, [sp, #68]
  402fb8:	cmp	w0, #0x6f
  402fbc:	b.gt	403088 <ferror@plt+0x11f8>
  402fc0:	ldr	w0, [sp, #68]
  402fc4:	cmp	w0, #0x6e
  402fc8:	b.eq	40301c <ferror@plt+0x118c>  // b.none
  402fcc:	ldr	w0, [sp, #68]
  402fd0:	cmp	w0, #0x6e
  402fd4:	b.gt	403088 <ferror@plt+0x11f8>
  402fd8:	ldr	w0, [sp, #68]
  402fdc:	cmp	w0, #0x68
  402fe0:	b.eq	403084 <ferror@plt+0x11f4>  // b.none
  402fe4:	ldr	w0, [sp, #68]
  402fe8:	cmp	w0, #0x68
  402fec:	b.gt	403088 <ferror@plt+0x11f8>
  402ff0:	ldr	w0, [sp, #68]
  402ff4:	cmp	w0, #0x4a
  402ff8:	b.eq	40300c <ferror@plt+0x117c>  // b.none
  402ffc:	ldr	w0, [sp, #68]
  403000:	cmp	w0, #0x56
  403004:	b.eq	403050 <ferror@plt+0x11c0>  // b.none
  403008:	b	403088 <ferror@plt+0x11f8>
  40300c:	ldrb	w0, [sp, #64]
  403010:	orr	w0, w0, #0x1
  403014:	strb	w0, [sp, #64]
  403018:	b	4030c4 <ferror@plt+0x1234>
  40301c:	ldrb	w0, [sp, #64]
  403020:	orr	w0, w0, #0x2
  403024:	strb	w0, [sp, #64]
  403028:	b	4030c4 <ferror@plt+0x1234>
  40302c:	adrp	x0, 419000 <ferror@plt+0x17170>
  403030:	add	x0, x0, #0x288
  403034:	ldr	x0, [x0]
  403038:	str	x0, [sp, #72]
  40303c:	b	4030c4 <ferror@plt+0x1234>
  403040:	ldrb	w0, [sp, #64]
  403044:	orr	w0, w0, #0x4
  403048:	strb	w0, [sp, #64]
  40304c:	b	4030c4 <ferror@plt+0x1234>
  403050:	adrp	x0, 407000 <ferror@plt+0x5170>
  403054:	add	x0, x0, #0x828
  403058:	bl	401e40 <gettext@plt>
  40305c:	mov	x3, x0
  403060:	adrp	x0, 419000 <ferror@plt+0x17170>
  403064:	add	x0, x0, #0x2a8
  403068:	ldr	x1, [x0]
  40306c:	adrp	x0, 407000 <ferror@plt+0x5170>
  403070:	add	x2, x0, #0x838
  403074:	mov	x0, x3
  403078:	bl	401e10 <printf@plt>
  40307c:	mov	w0, #0x0                   	// #0
  403080:	bl	401a40 <exit@plt>
  403084:	bl	402558 <ferror@plt+0x6c8>
  403088:	adrp	x0, 419000 <ferror@plt+0x17170>
  40308c:	add	x0, x0, #0x280
  403090:	ldr	x19, [x0]
  403094:	adrp	x0, 407000 <ferror@plt+0x5170>
  403098:	add	x0, x0, #0x850
  40309c:	bl	401e40 <gettext@plt>
  4030a0:	mov	x1, x0
  4030a4:	adrp	x0, 419000 <ferror@plt+0x17170>
  4030a8:	add	x0, x0, #0x2a8
  4030ac:	ldr	x0, [x0]
  4030b0:	mov	x2, x0
  4030b4:	mov	x0, x19
  4030b8:	bl	401e50 <fprintf@plt>
  4030bc:	mov	w0, #0x1                   	// #1
  4030c0:	bl	401a40 <exit@plt>
  4030c4:	mov	x4, #0x0                   	// #0
  4030c8:	adrp	x0, 407000 <ferror@plt+0x5170>
  4030cc:	add	x3, x0, #0x8f8
  4030d0:	adrp	x0, 407000 <ferror@plt+0x5170>
  4030d4:	add	x2, x0, #0x878
  4030d8:	ldr	x1, [sp, #32]
  4030dc:	ldr	w0, [sp, #44]
  4030e0:	bl	401cc0 <getopt_long@plt>
  4030e4:	str	w0, [sp, #68]
  4030e8:	ldr	w0, [sp, #68]
  4030ec:	cmn	w0, #0x1
  4030f0:	b.ne	402f70 <ferror@plt+0x10e0>  // b.any
  4030f4:	adrp	x0, 419000 <ferror@plt+0x17170>
  4030f8:	add	x0, x0, #0x290
  4030fc:	ldr	w0, [x0]
  403100:	ldr	w1, [sp, #44]
  403104:	sub	w0, w1, w0
  403108:	str	w0, [sp, #44]
  40310c:	adrp	x0, 419000 <ferror@plt+0x17170>
  403110:	add	x0, x0, #0x290
  403114:	ldr	w0, [x0]
  403118:	sxtw	x0, w0
  40311c:	lsl	x0, x0, #3
  403120:	ldr	x1, [sp, #32]
  403124:	add	x0, x1, x0
  403128:	str	x0, [sp, #32]
  40312c:	adrp	x0, 419000 <ferror@plt+0x17170>
  403130:	add	x0, x0, #0x2d8
  403134:	ldr	x0, [x0]
  403138:	add	x2, x0, #0x1
  40313c:	adrp	x1, 419000 <ferror@plt+0x17170>
  403140:	add	x1, x1, #0x2d8
  403144:	str	x2, [x1]
  403148:	adrp	x1, 419000 <ferror@plt+0x17170>
  40314c:	add	x1, x1, #0x2b8
  403150:	str	wzr, [x1, x0, lsl #2]
  403154:	adrp	x0, 419000 <ferror@plt+0x17170>
  403158:	add	x0, x0, #0x2d8
  40315c:	ldr	x0, [x0]
  403160:	add	x2, x0, #0x1
  403164:	adrp	x1, 419000 <ferror@plt+0x17170>
  403168:	add	x1, x1, #0x2d8
  40316c:	str	x2, [x1]
  403170:	adrp	x1, 419000 <ferror@plt+0x17170>
  403174:	add	x1, x1, #0x2b8
  403178:	mov	w2, #0x1                   	// #1
  40317c:	str	w2, [x1, x0, lsl #2]
  403180:	adrp	x0, 419000 <ferror@plt+0x17170>
  403184:	add	x0, x0, #0x2d8
  403188:	ldr	x0, [x0]
  40318c:	add	x2, x0, #0x1
  403190:	adrp	x1, 419000 <ferror@plt+0x17170>
  403194:	add	x1, x1, #0x2d8
  403198:	str	x2, [x1]
  40319c:	adrp	x1, 419000 <ferror@plt+0x17170>
  4031a0:	add	x1, x1, #0x2b8
  4031a4:	mov	w2, #0x2                   	// #2
  4031a8:	str	w2, [x1, x0, lsl #2]
  4031ac:	adrp	x0, 419000 <ferror@plt+0x17170>
  4031b0:	add	x0, x0, #0x2d8
  4031b4:	ldr	x0, [x0]
  4031b8:	add	x2, x0, #0x1
  4031bc:	adrp	x1, 419000 <ferror@plt+0x17170>
  4031c0:	add	x1, x1, #0x2d8
  4031c4:	str	x2, [x1]
  4031c8:	adrp	x1, 419000 <ferror@plt+0x17170>
  4031cc:	add	x1, x1, #0x2b8
  4031d0:	mov	w2, #0x3                   	// #3
  4031d4:	str	w2, [x1, x0, lsl #2]
  4031d8:	ldr	x0, [sp, #72]
  4031dc:	cmp	x0, #0x0
  4031e0:	b.eq	403218 <ferror@plt+0x1388>  // b.none
  4031e4:	adrp	x0, 402000 <ferror@plt+0x170>
  4031e8:	add	x4, x0, #0x730
  4031ec:	adrp	x0, 419000 <ferror@plt+0x17170>
  4031f0:	add	x3, x0, #0x2d8
  4031f4:	mov	x2, #0x8                   	// #8
  4031f8:	adrp	x0, 419000 <ferror@plt+0x17170>
  4031fc:	add	x1, x0, #0x2b8
  403200:	ldr	x0, [sp, #72]
  403204:	bl	404f3c <ferror@plt+0x30ac>
  403208:	cmp	w0, #0x0
  40320c:	b.ge	403218 <ferror@plt+0x1388>  // b.tcont
  403210:	mov	w0, #0x1                   	// #1
  403214:	b	40322c <ferror@plt+0x139c>
  403218:	add	x0, sp, #0x40
  40321c:	ldr	x2, [sp, #32]
  403220:	ldr	w1, [sp, #44]
  403224:	bl	402d34 <ferror@plt+0xea4>
  403228:	mov	w0, #0x0                   	// #0
  40322c:	ldr	x19, [sp, #16]
  403230:	ldp	x29, x30, [sp], #80
  403234:	ret
  403238:	sub	sp, sp, #0x10
  40323c:	str	w0, [sp, #12]
  403240:	adrp	x0, 419000 <ferror@plt+0x17170>
  403244:	add	x0, x0, #0x268
  403248:	ldr	w1, [sp, #12]
  40324c:	str	w1, [x0]
  403250:	nop
  403254:	add	sp, sp, #0x10
  403258:	ret
  40325c:	sub	sp, sp, #0x10
  403260:	str	x0, [sp, #8]
  403264:	str	w1, [sp, #4]
  403268:	str	w2, [sp]
  40326c:	b	4032bc <ferror@plt+0x142c>
  403270:	ldr	x0, [sp, #8]
  403274:	ldr	x1, [x0]
  403278:	ldrsw	x0, [sp, #4]
  40327c:	mov	x2, #0x0                   	// #0
  403280:	umulh	x0, x1, x0
  403284:	cmp	x0, #0x0
  403288:	b.eq	403290 <ferror@plt+0x1400>  // b.none
  40328c:	mov	x2, #0x1                   	// #1
  403290:	mov	x0, x2
  403294:	cmp	x0, #0x0
  403298:	b.eq	4032a4 <ferror@plt+0x1414>  // b.none
  40329c:	mov	w0, #0xffffffde            	// #-34
  4032a0:	b	4032d4 <ferror@plt+0x1444>
  4032a4:	ldr	x0, [sp, #8]
  4032a8:	ldr	x1, [x0]
  4032ac:	ldrsw	x0, [sp, #4]
  4032b0:	mul	x1, x1, x0
  4032b4:	ldr	x0, [sp, #8]
  4032b8:	str	x1, [x0]
  4032bc:	ldr	w0, [sp]
  4032c0:	sub	w1, w0, #0x1
  4032c4:	str	w1, [sp]
  4032c8:	cmp	w0, #0x0
  4032cc:	b.ne	403270 <ferror@plt+0x13e0>  // b.any
  4032d0:	mov	w0, #0x0                   	// #0
  4032d4:	add	sp, sp, #0x10
  4032d8:	ret
  4032dc:	stp	x29, x30, [sp, #-192]!
  4032e0:	mov	x29, sp
  4032e4:	str	x0, [sp, #40]
  4032e8:	str	x1, [sp, #32]
  4032ec:	str	x2, [sp, #24]
  4032f0:	str	xzr, [sp, #176]
  4032f4:	mov	w0, #0x400                 	// #1024
  4032f8:	str	w0, [sp, #172]
  4032fc:	str	wzr, [sp, #168]
  403300:	str	wzr, [sp, #164]
  403304:	str	wzr, [sp, #160]
  403308:	ldr	x0, [sp, #32]
  40330c:	str	xzr, [x0]
  403310:	ldr	x0, [sp, #40]
  403314:	cmp	x0, #0x0
  403318:	b.eq	40332c <ferror@plt+0x149c>  // b.none
  40331c:	ldr	x0, [sp, #40]
  403320:	ldrsb	w0, [x0]
  403324:	cmp	w0, #0x0
  403328:	b.ne	403338 <ferror@plt+0x14a8>  // b.any
  40332c:	mov	w0, #0xffffffea            	// #-22
  403330:	str	w0, [sp, #168]
  403334:	b	403920 <ferror@plt+0x1a90>
  403338:	ldr	x0, [sp, #40]
  40333c:	str	x0, [sp, #184]
  403340:	b	403350 <ferror@plt+0x14c0>
  403344:	ldr	x0, [sp, #184]
  403348:	add	x0, x0, #0x1
  40334c:	str	x0, [sp, #184]
  403350:	bl	401cf0 <__ctype_b_loc@plt>
  403354:	ldr	x1, [x0]
  403358:	ldr	x0, [sp, #184]
  40335c:	ldrsb	w0, [x0]
  403360:	and	w0, w0, #0xff
  403364:	and	x0, x0, #0xff
  403368:	lsl	x0, x0, #1
  40336c:	add	x0, x1, x0
  403370:	ldrh	w0, [x0]
  403374:	and	w0, w0, #0x2000
  403378:	cmp	w0, #0x0
  40337c:	b.ne	403344 <ferror@plt+0x14b4>  // b.any
  403380:	ldr	x0, [sp, #184]
  403384:	ldrsb	w0, [x0]
  403388:	cmp	w0, #0x2d
  40338c:	b.ne	40339c <ferror@plt+0x150c>  // b.any
  403390:	mov	w0, #0xffffffea            	// #-22
  403394:	str	w0, [sp, #168]
  403398:	b	403920 <ferror@plt+0x1a90>
  40339c:	bl	401e30 <__errno_location@plt>
  4033a0:	str	wzr, [x0]
  4033a4:	str	xzr, [sp, #72]
  4033a8:	add	x0, sp, #0x48
  4033ac:	mov	w2, #0x0                   	// #0
  4033b0:	mov	x1, x0
  4033b4:	ldr	x0, [sp, #40]
  4033b8:	bl	401c60 <strtoumax@plt>
  4033bc:	str	x0, [sp, #64]
  4033c0:	ldr	x0, [sp, #72]
  4033c4:	ldr	x1, [sp, #40]
  4033c8:	cmp	x1, x0
  4033cc:	b.eq	4033f8 <ferror@plt+0x1568>  // b.none
  4033d0:	bl	401e30 <__errno_location@plt>
  4033d4:	ldr	w0, [x0]
  4033d8:	cmp	w0, #0x0
  4033dc:	b.eq	403424 <ferror@plt+0x1594>  // b.none
  4033e0:	ldr	x0, [sp, #64]
  4033e4:	cmn	x0, #0x1
  4033e8:	b.eq	4033f8 <ferror@plt+0x1568>  // b.none
  4033ec:	ldr	x0, [sp, #64]
  4033f0:	cmp	x0, #0x0
  4033f4:	b.ne	403424 <ferror@plt+0x1594>  // b.any
  4033f8:	bl	401e30 <__errno_location@plt>
  4033fc:	ldr	w0, [x0]
  403400:	cmp	w0, #0x0
  403404:	b.eq	403418 <ferror@plt+0x1588>  // b.none
  403408:	bl	401e30 <__errno_location@plt>
  40340c:	ldr	w0, [x0]
  403410:	neg	w0, w0
  403414:	b	40341c <ferror@plt+0x158c>
  403418:	mov	w0, #0xffffffea            	// #-22
  40341c:	str	w0, [sp, #168]
  403420:	b	403920 <ferror@plt+0x1a90>
  403424:	ldr	x0, [sp, #72]
  403428:	cmp	x0, #0x0
  40342c:	b.eq	403908 <ferror@plt+0x1a78>  // b.none
  403430:	ldr	x0, [sp, #72]
  403434:	ldrsb	w0, [x0]
  403438:	cmp	w0, #0x0
  40343c:	b.eq	403908 <ferror@plt+0x1a78>  // b.none
  403440:	ldr	x0, [sp, #72]
  403444:	str	x0, [sp, #184]
  403448:	ldr	x0, [sp, #184]
  40344c:	add	x0, x0, #0x1
  403450:	ldrsb	w0, [x0]
  403454:	cmp	w0, #0x69
  403458:	b.ne	4034a4 <ferror@plt+0x1614>  // b.any
  40345c:	ldr	x0, [sp, #184]
  403460:	add	x0, x0, #0x2
  403464:	ldrsb	w0, [x0]
  403468:	cmp	w0, #0x42
  40346c:	b.eq	403484 <ferror@plt+0x15f4>  // b.none
  403470:	ldr	x0, [sp, #184]
  403474:	add	x0, x0, #0x2
  403478:	ldrsb	w0, [x0]
  40347c:	cmp	w0, #0x62
  403480:	b.ne	4034a4 <ferror@plt+0x1614>  // b.any
  403484:	ldr	x0, [sp, #184]
  403488:	add	x0, x0, #0x3
  40348c:	ldrsb	w0, [x0]
  403490:	cmp	w0, #0x0
  403494:	b.ne	4034a4 <ferror@plt+0x1614>  // b.any
  403498:	mov	w0, #0x400                 	// #1024
  40349c:	str	w0, [sp, #172]
  4034a0:	b	4036dc <ferror@plt+0x184c>
  4034a4:	ldr	x0, [sp, #184]
  4034a8:	add	x0, x0, #0x1
  4034ac:	ldrsb	w0, [x0]
  4034b0:	cmp	w0, #0x42
  4034b4:	b.eq	4034cc <ferror@plt+0x163c>  // b.none
  4034b8:	ldr	x0, [sp, #184]
  4034bc:	add	x0, x0, #0x1
  4034c0:	ldrsb	w0, [x0]
  4034c4:	cmp	w0, #0x62
  4034c8:	b.ne	4034ec <ferror@plt+0x165c>  // b.any
  4034cc:	ldr	x0, [sp, #184]
  4034d0:	add	x0, x0, #0x2
  4034d4:	ldrsb	w0, [x0]
  4034d8:	cmp	w0, #0x0
  4034dc:	b.ne	4034ec <ferror@plt+0x165c>  // b.any
  4034e0:	mov	w0, #0x3e8                 	// #1000
  4034e4:	str	w0, [sp, #172]
  4034e8:	b	4036dc <ferror@plt+0x184c>
  4034ec:	ldr	x0, [sp, #184]
  4034f0:	add	x0, x0, #0x1
  4034f4:	ldrsb	w0, [x0]
  4034f8:	cmp	w0, #0x0
  4034fc:	b.eq	4036dc <ferror@plt+0x184c>  // b.none
  403500:	bl	401b40 <localeconv@plt>
  403504:	str	x0, [sp, #128]
  403508:	ldr	x0, [sp, #128]
  40350c:	cmp	x0, #0x0
  403510:	b.eq	403520 <ferror@plt+0x1690>  // b.none
  403514:	ldr	x0, [sp, #128]
  403518:	ldr	x0, [x0]
  40351c:	b	403524 <ferror@plt+0x1694>
  403520:	mov	x0, #0x0                   	// #0
  403524:	str	x0, [sp, #120]
  403528:	ldr	x0, [sp, #120]
  40352c:	cmp	x0, #0x0
  403530:	b.eq	403540 <ferror@plt+0x16b0>  // b.none
  403534:	ldr	x0, [sp, #120]
  403538:	bl	401a20 <strlen@plt>
  40353c:	b	403544 <ferror@plt+0x16b4>
  403540:	mov	x0, #0x0                   	// #0
  403544:	str	x0, [sp, #112]
  403548:	ldr	x0, [sp, #176]
  40354c:	cmp	x0, #0x0
  403550:	b.ne	4036d0 <ferror@plt+0x1840>  // b.any
  403554:	ldr	x0, [sp, #184]
  403558:	ldrsb	w0, [x0]
  40355c:	cmp	w0, #0x0
  403560:	b.eq	4036d0 <ferror@plt+0x1840>  // b.none
  403564:	ldr	x0, [sp, #120]
  403568:	cmp	x0, #0x0
  40356c:	b.eq	4036d0 <ferror@plt+0x1840>  // b.none
  403570:	ldr	x2, [sp, #112]
  403574:	ldr	x1, [sp, #184]
  403578:	ldr	x0, [sp, #120]
  40357c:	bl	401b80 <strncmp@plt>
  403580:	cmp	w0, #0x0
  403584:	b.ne	4036d0 <ferror@plt+0x1840>  // b.any
  403588:	ldr	x1, [sp, #184]
  40358c:	ldr	x0, [sp, #112]
  403590:	add	x0, x1, x0
  403594:	str	x0, [sp, #104]
  403598:	ldr	x0, [sp, #104]
  40359c:	str	x0, [sp, #184]
  4035a0:	b	4035bc <ferror@plt+0x172c>
  4035a4:	ldr	w0, [sp, #160]
  4035a8:	add	w0, w0, #0x1
  4035ac:	str	w0, [sp, #160]
  4035b0:	ldr	x0, [sp, #184]
  4035b4:	add	x0, x0, #0x1
  4035b8:	str	x0, [sp, #184]
  4035bc:	ldr	x0, [sp, #184]
  4035c0:	ldrsb	w0, [x0]
  4035c4:	cmp	w0, #0x30
  4035c8:	b.eq	4035a4 <ferror@plt+0x1714>  // b.none
  4035cc:	ldr	x0, [sp, #184]
  4035d0:	str	x0, [sp, #104]
  4035d4:	bl	401cf0 <__ctype_b_loc@plt>
  4035d8:	ldr	x1, [x0]
  4035dc:	ldr	x0, [sp, #104]
  4035e0:	ldrsb	w0, [x0]
  4035e4:	sxtb	x0, w0
  4035e8:	lsl	x0, x0, #1
  4035ec:	add	x0, x1, x0
  4035f0:	ldrh	w0, [x0]
  4035f4:	and	w0, w0, #0x800
  4035f8:	cmp	w0, #0x0
  4035fc:	b.eq	403688 <ferror@plt+0x17f8>  // b.none
  403600:	bl	401e30 <__errno_location@plt>
  403604:	str	wzr, [x0]
  403608:	str	xzr, [sp, #72]
  40360c:	add	x0, sp, #0x48
  403610:	mov	w2, #0x0                   	// #0
  403614:	mov	x1, x0
  403618:	ldr	x0, [sp, #104]
  40361c:	bl	401c60 <strtoumax@plt>
  403620:	str	x0, [sp, #176]
  403624:	ldr	x0, [sp, #72]
  403628:	ldr	x1, [sp, #104]
  40362c:	cmp	x1, x0
  403630:	b.eq	40365c <ferror@plt+0x17cc>  // b.none
  403634:	bl	401e30 <__errno_location@plt>
  403638:	ldr	w0, [x0]
  40363c:	cmp	w0, #0x0
  403640:	b.eq	403690 <ferror@plt+0x1800>  // b.none
  403644:	ldr	x0, [sp, #176]
  403648:	cmn	x0, #0x1
  40364c:	b.eq	40365c <ferror@plt+0x17cc>  // b.none
  403650:	ldr	x0, [sp, #176]
  403654:	cmp	x0, #0x0
  403658:	b.ne	403690 <ferror@plt+0x1800>  // b.any
  40365c:	bl	401e30 <__errno_location@plt>
  403660:	ldr	w0, [x0]
  403664:	cmp	w0, #0x0
  403668:	b.eq	40367c <ferror@plt+0x17ec>  // b.none
  40366c:	bl	401e30 <__errno_location@plt>
  403670:	ldr	w0, [x0]
  403674:	neg	w0, w0
  403678:	b	403680 <ferror@plt+0x17f0>
  40367c:	mov	w0, #0xffffffea            	// #-22
  403680:	str	w0, [sp, #168]
  403684:	b	403920 <ferror@plt+0x1a90>
  403688:	ldr	x0, [sp, #184]
  40368c:	str	x0, [sp, #72]
  403690:	ldr	x0, [sp, #176]
  403694:	cmp	x0, #0x0
  403698:	b.eq	4036c4 <ferror@plt+0x1834>  // b.none
  40369c:	ldr	x0, [sp, #72]
  4036a0:	cmp	x0, #0x0
  4036a4:	b.eq	4036b8 <ferror@plt+0x1828>  // b.none
  4036a8:	ldr	x0, [sp, #72]
  4036ac:	ldrsb	w0, [x0]
  4036b0:	cmp	w0, #0x0
  4036b4:	b.ne	4036c4 <ferror@plt+0x1834>  // b.any
  4036b8:	mov	w0, #0xffffffea            	// #-22
  4036bc:	str	w0, [sp, #168]
  4036c0:	b	403920 <ferror@plt+0x1a90>
  4036c4:	ldr	x0, [sp, #72]
  4036c8:	str	x0, [sp, #184]
  4036cc:	b	403448 <ferror@plt+0x15b8>
  4036d0:	mov	w0, #0xffffffea            	// #-22
  4036d4:	str	w0, [sp, #168]
  4036d8:	b	403920 <ferror@plt+0x1a90>
  4036dc:	adrp	x0, 419000 <ferror@plt+0x17170>
  4036e0:	add	x0, x0, #0x270
  4036e4:	ldr	x2, [x0]
  4036e8:	ldr	x0, [sp, #184]
  4036ec:	ldrsb	w0, [x0]
  4036f0:	mov	w1, w0
  4036f4:	mov	x0, x2
  4036f8:	bl	401d70 <strchr@plt>
  4036fc:	str	x0, [sp, #96]
  403700:	ldr	x0, [sp, #96]
  403704:	cmp	x0, #0x0
  403708:	b.eq	40372c <ferror@plt+0x189c>  // b.none
  40370c:	adrp	x0, 419000 <ferror@plt+0x17170>
  403710:	add	x0, x0, #0x270
  403714:	ldr	x0, [x0]
  403718:	ldr	x1, [sp, #96]
  40371c:	sub	x0, x1, x0
  403720:	add	w0, w0, #0x1
  403724:	str	w0, [sp, #164]
  403728:	b	403788 <ferror@plt+0x18f8>
  40372c:	adrp	x0, 419000 <ferror@plt+0x17170>
  403730:	add	x0, x0, #0x278
  403734:	ldr	x2, [x0]
  403738:	ldr	x0, [sp, #184]
  40373c:	ldrsb	w0, [x0]
  403740:	mov	w1, w0
  403744:	mov	x0, x2
  403748:	bl	401d70 <strchr@plt>
  40374c:	str	x0, [sp, #96]
  403750:	ldr	x0, [sp, #96]
  403754:	cmp	x0, #0x0
  403758:	b.eq	40377c <ferror@plt+0x18ec>  // b.none
  40375c:	adrp	x0, 419000 <ferror@plt+0x17170>
  403760:	add	x0, x0, #0x278
  403764:	ldr	x0, [x0]
  403768:	ldr	x1, [sp, #96]
  40376c:	sub	x0, x1, x0
  403770:	add	w0, w0, #0x1
  403774:	str	w0, [sp, #164]
  403778:	b	403788 <ferror@plt+0x18f8>
  40377c:	mov	w0, #0xffffffea            	// #-22
  403780:	str	w0, [sp, #168]
  403784:	b	403920 <ferror@plt+0x1a90>
  403788:	add	x0, sp, #0x40
  40378c:	ldr	w2, [sp, #164]
  403790:	ldr	w1, [sp, #172]
  403794:	bl	40325c <ferror@plt+0x13cc>
  403798:	str	w0, [sp, #168]
  40379c:	ldr	x0, [sp, #24]
  4037a0:	cmp	x0, #0x0
  4037a4:	b.eq	4037b4 <ferror@plt+0x1924>  // b.none
  4037a8:	ldr	x0, [sp, #24]
  4037ac:	ldr	w1, [sp, #164]
  4037b0:	str	w1, [x0]
  4037b4:	ldr	x0, [sp, #176]
  4037b8:	cmp	x0, #0x0
  4037bc:	b.eq	403910 <ferror@plt+0x1a80>  // b.none
  4037c0:	ldr	w0, [sp, #164]
  4037c4:	cmp	w0, #0x0
  4037c8:	b.eq	403910 <ferror@plt+0x1a80>  // b.none
  4037cc:	mov	x0, #0xa                   	// #10
  4037d0:	str	x0, [sp, #144]
  4037d4:	mov	x0, #0x1                   	// #1
  4037d8:	str	x0, [sp, #136]
  4037dc:	mov	x0, #0x1                   	// #1
  4037e0:	str	x0, [sp, #56]
  4037e4:	add	x0, sp, #0x38
  4037e8:	ldr	w2, [sp, #164]
  4037ec:	ldr	w1, [sp, #172]
  4037f0:	bl	40325c <ferror@plt+0x13cc>
  4037f4:	b	403810 <ferror@plt+0x1980>
  4037f8:	ldr	x1, [sp, #144]
  4037fc:	mov	x0, x1
  403800:	lsl	x0, x0, #2
  403804:	add	x0, x0, x1
  403808:	lsl	x0, x0, #1
  40380c:	str	x0, [sp, #144]
  403810:	ldr	x1, [sp, #144]
  403814:	ldr	x0, [sp, #176]
  403818:	cmp	x1, x0
  40381c:	b.cc	4037f8 <ferror@plt+0x1968>  // b.lo, b.ul, b.last
  403820:	str	wzr, [sp, #156]
  403824:	b	40384c <ferror@plt+0x19bc>
  403828:	ldr	x1, [sp, #144]
  40382c:	mov	x0, x1
  403830:	lsl	x0, x0, #2
  403834:	add	x0, x0, x1
  403838:	lsl	x0, x0, #1
  40383c:	str	x0, [sp, #144]
  403840:	ldr	w0, [sp, #156]
  403844:	add	w0, w0, #0x1
  403848:	str	w0, [sp, #156]
  40384c:	ldr	w1, [sp, #156]
  403850:	ldr	w0, [sp, #160]
  403854:	cmp	w1, w0
  403858:	b.lt	403828 <ferror@plt+0x1998>  // b.tstop
  40385c:	ldr	x2, [sp, #176]
  403860:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403864:	movk	x0, #0xcccd
  403868:	umulh	x0, x2, x0
  40386c:	lsr	x1, x0, #3
  403870:	mov	x0, x1
  403874:	lsl	x0, x0, #2
  403878:	add	x0, x0, x1
  40387c:	lsl	x0, x0, #1
  403880:	sub	x1, x2, x0
  403884:	mov	w0, w1
  403888:	str	w0, [sp, #92]
  40388c:	ldr	x1, [sp, #144]
  403890:	ldr	x0, [sp, #136]
  403894:	udiv	x0, x1, x0
  403898:	str	x0, [sp, #80]
  40389c:	ldr	x1, [sp, #176]
  4038a0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4038a4:	movk	x0, #0xcccd
  4038a8:	umulh	x0, x1, x0
  4038ac:	lsr	x0, x0, #3
  4038b0:	str	x0, [sp, #176]
  4038b4:	ldr	x1, [sp, #136]
  4038b8:	mov	x0, x1
  4038bc:	lsl	x0, x0, #2
  4038c0:	add	x0, x0, x1
  4038c4:	lsl	x0, x0, #1
  4038c8:	str	x0, [sp, #136]
  4038cc:	ldr	w0, [sp, #92]
  4038d0:	cmp	w0, #0x0
  4038d4:	b.eq	4038f8 <ferror@plt+0x1a68>  // b.none
  4038d8:	ldr	x1, [sp, #56]
  4038dc:	ldr	w0, [sp, #92]
  4038e0:	ldr	x2, [sp, #80]
  4038e4:	udiv	x0, x2, x0
  4038e8:	udiv	x1, x1, x0
  4038ec:	ldr	x0, [sp, #64]
  4038f0:	add	x0, x1, x0
  4038f4:	str	x0, [sp, #64]
  4038f8:	ldr	x0, [sp, #176]
  4038fc:	cmp	x0, #0x0
  403900:	b.ne	40385c <ferror@plt+0x19cc>  // b.any
  403904:	b	403914 <ferror@plt+0x1a84>
  403908:	nop
  40390c:	b	403914 <ferror@plt+0x1a84>
  403910:	nop
  403914:	ldr	x1, [sp, #64]
  403918:	ldr	x0, [sp, #32]
  40391c:	str	x1, [x0]
  403920:	ldr	w0, [sp, #168]
  403924:	cmp	w0, #0x0
  403928:	b.ge	403940 <ferror@plt+0x1ab0>  // b.tcont
  40392c:	bl	401e30 <__errno_location@plt>
  403930:	mov	x1, x0
  403934:	ldr	w0, [sp, #168]
  403938:	neg	w0, w0
  40393c:	str	w0, [x1]
  403940:	ldr	w0, [sp, #168]
  403944:	ldp	x29, x30, [sp], #192
  403948:	ret
  40394c:	stp	x29, x30, [sp, #-32]!
  403950:	mov	x29, sp
  403954:	str	x0, [sp, #24]
  403958:	str	x1, [sp, #16]
  40395c:	mov	x2, #0x0                   	// #0
  403960:	ldr	x1, [sp, #16]
  403964:	ldr	x0, [sp, #24]
  403968:	bl	4032dc <ferror@plt+0x144c>
  40396c:	ldp	x29, x30, [sp], #32
  403970:	ret
  403974:	stp	x29, x30, [sp, #-48]!
  403978:	mov	x29, sp
  40397c:	str	x0, [sp, #24]
  403980:	str	x1, [sp, #16]
  403984:	ldr	x0, [sp, #24]
  403988:	str	x0, [sp, #40]
  40398c:	b	40399c <ferror@plt+0x1b0c>
  403990:	ldr	x0, [sp, #40]
  403994:	add	x0, x0, #0x1
  403998:	str	x0, [sp, #40]
  40399c:	ldr	x0, [sp, #40]
  4039a0:	cmp	x0, #0x0
  4039a4:	b.eq	4039e8 <ferror@plt+0x1b58>  // b.none
  4039a8:	ldr	x0, [sp, #40]
  4039ac:	ldrsb	w0, [x0]
  4039b0:	cmp	w0, #0x0
  4039b4:	b.eq	4039e8 <ferror@plt+0x1b58>  // b.none
  4039b8:	bl	401cf0 <__ctype_b_loc@plt>
  4039bc:	ldr	x1, [x0]
  4039c0:	ldr	x0, [sp, #40]
  4039c4:	ldrsb	w0, [x0]
  4039c8:	and	w0, w0, #0xff
  4039cc:	and	x0, x0, #0xff
  4039d0:	lsl	x0, x0, #1
  4039d4:	add	x0, x1, x0
  4039d8:	ldrh	w0, [x0]
  4039dc:	and	w0, w0, #0x800
  4039e0:	cmp	w0, #0x0
  4039e4:	b.ne	403990 <ferror@plt+0x1b00>  // b.any
  4039e8:	ldr	x0, [sp, #16]
  4039ec:	cmp	x0, #0x0
  4039f0:	b.eq	403a00 <ferror@plt+0x1b70>  // b.none
  4039f4:	ldr	x0, [sp, #16]
  4039f8:	ldr	x1, [sp, #40]
  4039fc:	str	x1, [x0]
  403a00:	ldr	x0, [sp, #40]
  403a04:	cmp	x0, #0x0
  403a08:	b.eq	403a34 <ferror@plt+0x1ba4>  // b.none
  403a0c:	ldr	x1, [sp, #40]
  403a10:	ldr	x0, [sp, #24]
  403a14:	cmp	x1, x0
  403a18:	b.ls	403a34 <ferror@plt+0x1ba4>  // b.plast
  403a1c:	ldr	x0, [sp, #40]
  403a20:	ldrsb	w0, [x0]
  403a24:	cmp	w0, #0x0
  403a28:	b.ne	403a34 <ferror@plt+0x1ba4>  // b.any
  403a2c:	mov	w0, #0x1                   	// #1
  403a30:	b	403a38 <ferror@plt+0x1ba8>
  403a34:	mov	w0, #0x0                   	// #0
  403a38:	ldp	x29, x30, [sp], #48
  403a3c:	ret
  403a40:	stp	x29, x30, [sp, #-48]!
  403a44:	mov	x29, sp
  403a48:	str	x0, [sp, #24]
  403a4c:	str	x1, [sp, #16]
  403a50:	ldr	x0, [sp, #24]
  403a54:	str	x0, [sp, #40]
  403a58:	b	403a68 <ferror@plt+0x1bd8>
  403a5c:	ldr	x0, [sp, #40]
  403a60:	add	x0, x0, #0x1
  403a64:	str	x0, [sp, #40]
  403a68:	ldr	x0, [sp, #40]
  403a6c:	cmp	x0, #0x0
  403a70:	b.eq	403ab4 <ferror@plt+0x1c24>  // b.none
  403a74:	ldr	x0, [sp, #40]
  403a78:	ldrsb	w0, [x0]
  403a7c:	cmp	w0, #0x0
  403a80:	b.eq	403ab4 <ferror@plt+0x1c24>  // b.none
  403a84:	bl	401cf0 <__ctype_b_loc@plt>
  403a88:	ldr	x1, [x0]
  403a8c:	ldr	x0, [sp, #40]
  403a90:	ldrsb	w0, [x0]
  403a94:	and	w0, w0, #0xff
  403a98:	and	x0, x0, #0xff
  403a9c:	lsl	x0, x0, #1
  403aa0:	add	x0, x1, x0
  403aa4:	ldrh	w0, [x0]
  403aa8:	and	w0, w0, #0x1000
  403aac:	cmp	w0, #0x0
  403ab0:	b.ne	403a5c <ferror@plt+0x1bcc>  // b.any
  403ab4:	ldr	x0, [sp, #16]
  403ab8:	cmp	x0, #0x0
  403abc:	b.eq	403acc <ferror@plt+0x1c3c>  // b.none
  403ac0:	ldr	x0, [sp, #16]
  403ac4:	ldr	x1, [sp, #40]
  403ac8:	str	x1, [x0]
  403acc:	ldr	x0, [sp, #40]
  403ad0:	cmp	x0, #0x0
  403ad4:	b.eq	403b00 <ferror@plt+0x1c70>  // b.none
  403ad8:	ldr	x1, [sp, #40]
  403adc:	ldr	x0, [sp, #24]
  403ae0:	cmp	x1, x0
  403ae4:	b.ls	403b00 <ferror@plt+0x1c70>  // b.plast
  403ae8:	ldr	x0, [sp, #40]
  403aec:	ldrsb	w0, [x0]
  403af0:	cmp	w0, #0x0
  403af4:	b.ne	403b00 <ferror@plt+0x1c70>  // b.any
  403af8:	mov	w0, #0x1                   	// #1
  403afc:	b	403b04 <ferror@plt+0x1c74>
  403b00:	mov	w0, #0x0                   	// #0
  403b04:	ldp	x29, x30, [sp], #48
  403b08:	ret
  403b0c:	stp	x29, x30, [sp, #-256]!
  403b10:	mov	x29, sp
  403b14:	str	x0, [sp, #24]
  403b18:	str	x1, [sp, #16]
  403b1c:	str	x2, [sp, #208]
  403b20:	str	x3, [sp, #216]
  403b24:	str	x4, [sp, #224]
  403b28:	str	x5, [sp, #232]
  403b2c:	str	x6, [sp, #240]
  403b30:	str	x7, [sp, #248]
  403b34:	str	q0, [sp, #80]
  403b38:	str	q1, [sp, #96]
  403b3c:	str	q2, [sp, #112]
  403b40:	str	q3, [sp, #128]
  403b44:	str	q4, [sp, #144]
  403b48:	str	q5, [sp, #160]
  403b4c:	str	q6, [sp, #176]
  403b50:	str	q7, [sp, #192]
  403b54:	add	x0, sp, #0x100
  403b58:	str	x0, [sp, #32]
  403b5c:	add	x0, sp, #0x100
  403b60:	str	x0, [sp, #40]
  403b64:	add	x0, sp, #0xd0
  403b68:	str	x0, [sp, #48]
  403b6c:	mov	w0, #0xffffffd0            	// #-48
  403b70:	str	w0, [sp, #56]
  403b74:	mov	w0, #0xffffff80            	// #-128
  403b78:	str	w0, [sp, #60]
  403b7c:	ldr	w1, [sp, #56]
  403b80:	ldr	x0, [sp, #32]
  403b84:	cmp	w1, #0x0
  403b88:	b.lt	403b9c <ferror@plt+0x1d0c>  // b.tstop
  403b8c:	add	x1, x0, #0xf
  403b90:	and	x1, x1, #0xfffffffffffffff8
  403b94:	str	x1, [sp, #32]
  403b98:	b	403bcc <ferror@plt+0x1d3c>
  403b9c:	add	w2, w1, #0x8
  403ba0:	str	w2, [sp, #56]
  403ba4:	ldr	w2, [sp, #56]
  403ba8:	cmp	w2, #0x0
  403bac:	b.le	403bc0 <ferror@plt+0x1d30>
  403bb0:	add	x1, x0, #0xf
  403bb4:	and	x1, x1, #0xfffffffffffffff8
  403bb8:	str	x1, [sp, #32]
  403bbc:	b	403bcc <ferror@plt+0x1d3c>
  403bc0:	ldr	x2, [sp, #40]
  403bc4:	sxtw	x0, w1
  403bc8:	add	x0, x2, x0
  403bcc:	ldr	x0, [x0]
  403bd0:	str	x0, [sp, #72]
  403bd4:	ldr	x0, [sp, #72]
  403bd8:	cmp	x0, #0x0
  403bdc:	b.eq	403c7c <ferror@plt+0x1dec>  // b.none
  403be0:	ldr	w1, [sp, #56]
  403be4:	ldr	x0, [sp, #32]
  403be8:	cmp	w1, #0x0
  403bec:	b.lt	403c00 <ferror@plt+0x1d70>  // b.tstop
  403bf0:	add	x1, x0, #0xf
  403bf4:	and	x1, x1, #0xfffffffffffffff8
  403bf8:	str	x1, [sp, #32]
  403bfc:	b	403c30 <ferror@plt+0x1da0>
  403c00:	add	w2, w1, #0x8
  403c04:	str	w2, [sp, #56]
  403c08:	ldr	w2, [sp, #56]
  403c0c:	cmp	w2, #0x0
  403c10:	b.le	403c24 <ferror@plt+0x1d94>
  403c14:	add	x1, x0, #0xf
  403c18:	and	x1, x1, #0xfffffffffffffff8
  403c1c:	str	x1, [sp, #32]
  403c20:	b	403c30 <ferror@plt+0x1da0>
  403c24:	ldr	x2, [sp, #40]
  403c28:	sxtw	x0, w1
  403c2c:	add	x0, x2, x0
  403c30:	ldr	x0, [x0]
  403c34:	str	x0, [sp, #64]
  403c38:	ldr	x0, [sp, #64]
  403c3c:	cmp	x0, #0x0
  403c40:	b.eq	403c84 <ferror@plt+0x1df4>  // b.none
  403c44:	ldr	x1, [sp, #72]
  403c48:	ldr	x0, [sp, #24]
  403c4c:	bl	401cd0 <strcmp@plt>
  403c50:	cmp	w0, #0x0
  403c54:	b.ne	403c60 <ferror@plt+0x1dd0>  // b.any
  403c58:	mov	w0, #0x1                   	// #1
  403c5c:	b	403cac <ferror@plt+0x1e1c>
  403c60:	ldr	x1, [sp, #64]
  403c64:	ldr	x0, [sp, #24]
  403c68:	bl	401cd0 <strcmp@plt>
  403c6c:	cmp	w0, #0x0
  403c70:	b.ne	403b7c <ferror@plt+0x1cec>  // b.any
  403c74:	mov	w0, #0x0                   	// #0
  403c78:	b	403cac <ferror@plt+0x1e1c>
  403c7c:	nop
  403c80:	b	403c88 <ferror@plt+0x1df8>
  403c84:	nop
  403c88:	adrp	x0, 419000 <ferror@plt+0x17170>
  403c8c:	add	x0, x0, #0x268
  403c90:	ldr	w4, [x0]
  403c94:	ldr	x3, [sp, #24]
  403c98:	ldr	x2, [sp, #16]
  403c9c:	adrp	x0, 407000 <ferror@plt+0x5170>
  403ca0:	add	x1, x0, #0xa70
  403ca4:	mov	w0, w4
  403ca8:	bl	401df0 <errx@plt>
  403cac:	ldp	x29, x30, [sp], #256
  403cb0:	ret
  403cb4:	sub	sp, sp, #0x20
  403cb8:	str	x0, [sp, #24]
  403cbc:	str	x1, [sp, #16]
  403cc0:	str	w2, [sp, #12]
  403cc4:	b	403cf4 <ferror@plt+0x1e64>
  403cc8:	ldr	x0, [sp, #24]
  403ccc:	ldrsb	w1, [x0]
  403cd0:	ldr	w0, [sp, #12]
  403cd4:	sxtb	w0, w0
  403cd8:	cmp	w1, w0
  403cdc:	b.ne	403ce8 <ferror@plt+0x1e58>  // b.any
  403ce0:	ldr	x0, [sp, #24]
  403ce4:	b	403d1c <ferror@plt+0x1e8c>
  403ce8:	ldr	x0, [sp, #24]
  403cec:	add	x0, x0, #0x1
  403cf0:	str	x0, [sp, #24]
  403cf4:	ldr	x0, [sp, #16]
  403cf8:	sub	x1, x0, #0x1
  403cfc:	str	x1, [sp, #16]
  403d00:	cmp	x0, #0x0
  403d04:	b.eq	403d18 <ferror@plt+0x1e88>  // b.none
  403d08:	ldr	x0, [sp, #24]
  403d0c:	ldrsb	w0, [x0]
  403d10:	cmp	w0, #0x0
  403d14:	b.ne	403cc8 <ferror@plt+0x1e38>  // b.any
  403d18:	mov	x0, #0x0                   	// #0
  403d1c:	add	sp, sp, #0x20
  403d20:	ret
  403d24:	stp	x29, x30, [sp, #-48]!
  403d28:	mov	x29, sp
  403d2c:	str	x0, [sp, #24]
  403d30:	str	x1, [sp, #16]
  403d34:	ldr	x1, [sp, #16]
  403d38:	ldr	x0, [sp, #24]
  403d3c:	bl	403e78 <ferror@plt+0x1fe8>
  403d40:	str	w0, [sp, #44]
  403d44:	ldr	w0, [sp, #44]
  403d48:	cmn	w0, #0x8, lsl #12
  403d4c:	b.lt	403d60 <ferror@plt+0x1ed0>  // b.tstop
  403d50:	ldr	w1, [sp, #44]
  403d54:	mov	w0, #0x7fff                	// #32767
  403d58:	cmp	w1, w0
  403d5c:	b.le	403d94 <ferror@plt+0x1f04>
  403d60:	bl	401e30 <__errno_location@plt>
  403d64:	mov	x1, x0
  403d68:	mov	w0, #0x22                  	// #34
  403d6c:	str	w0, [x1]
  403d70:	adrp	x0, 419000 <ferror@plt+0x17170>
  403d74:	add	x0, x0, #0x268
  403d78:	ldr	w4, [x0]
  403d7c:	ldr	x3, [sp, #24]
  403d80:	ldr	x2, [sp, #16]
  403d84:	adrp	x0, 407000 <ferror@plt+0x5170>
  403d88:	add	x1, x0, #0xa70
  403d8c:	mov	w0, w4
  403d90:	bl	401e70 <err@plt>
  403d94:	ldr	w0, [sp, #44]
  403d98:	sxth	w0, w0
  403d9c:	ldp	x29, x30, [sp], #48
  403da0:	ret
  403da4:	stp	x29, x30, [sp, #-64]!
  403da8:	mov	x29, sp
  403dac:	str	x0, [sp, #40]
  403db0:	str	x1, [sp, #32]
  403db4:	str	w2, [sp, #28]
  403db8:	ldr	w2, [sp, #28]
  403dbc:	ldr	x1, [sp, #32]
  403dc0:	ldr	x0, [sp, #40]
  403dc4:	bl	403ef8 <ferror@plt+0x2068>
  403dc8:	str	w0, [sp, #60]
  403dcc:	ldr	w1, [sp, #60]
  403dd0:	mov	w0, #0xffff                	// #65535
  403dd4:	cmp	w1, w0
  403dd8:	b.ls	403e10 <ferror@plt+0x1f80>  // b.plast
  403ddc:	bl	401e30 <__errno_location@plt>
  403de0:	mov	x1, x0
  403de4:	mov	w0, #0x22                  	// #34
  403de8:	str	w0, [x1]
  403dec:	adrp	x0, 419000 <ferror@plt+0x17170>
  403df0:	add	x0, x0, #0x268
  403df4:	ldr	w4, [x0]
  403df8:	ldr	x3, [sp, #40]
  403dfc:	ldr	x2, [sp, #32]
  403e00:	adrp	x0, 407000 <ferror@plt+0x5170>
  403e04:	add	x1, x0, #0xa70
  403e08:	mov	w0, w4
  403e0c:	bl	401e70 <err@plt>
  403e10:	ldr	w0, [sp, #60]
  403e14:	and	w0, w0, #0xffff
  403e18:	ldp	x29, x30, [sp], #64
  403e1c:	ret
  403e20:	stp	x29, x30, [sp, #-32]!
  403e24:	mov	x29, sp
  403e28:	str	x0, [sp, #24]
  403e2c:	str	x1, [sp, #16]
  403e30:	mov	w2, #0xa                   	// #10
  403e34:	ldr	x1, [sp, #16]
  403e38:	ldr	x0, [sp, #24]
  403e3c:	bl	403da4 <ferror@plt+0x1f14>
  403e40:	and	w0, w0, #0xffff
  403e44:	ldp	x29, x30, [sp], #32
  403e48:	ret
  403e4c:	stp	x29, x30, [sp, #-32]!
  403e50:	mov	x29, sp
  403e54:	str	x0, [sp, #24]
  403e58:	str	x1, [sp, #16]
  403e5c:	mov	w2, #0x10                  	// #16
  403e60:	ldr	x1, [sp, #16]
  403e64:	ldr	x0, [sp, #24]
  403e68:	bl	403da4 <ferror@plt+0x1f14>
  403e6c:	and	w0, w0, #0xffff
  403e70:	ldp	x29, x30, [sp], #32
  403e74:	ret
  403e78:	stp	x29, x30, [sp, #-48]!
  403e7c:	mov	x29, sp
  403e80:	str	x0, [sp, #24]
  403e84:	str	x1, [sp, #16]
  403e88:	ldr	x1, [sp, #16]
  403e8c:	ldr	x0, [sp, #24]
  403e90:	bl	403fc0 <ferror@plt+0x2130>
  403e94:	str	x0, [sp, #40]
  403e98:	ldr	x1, [sp, #40]
  403e9c:	mov	x0, #0xffffffff80000000    	// #-2147483648
  403ea0:	cmp	x1, x0
  403ea4:	b.lt	403eb8 <ferror@plt+0x2028>  // b.tstop
  403ea8:	ldr	x1, [sp, #40]
  403eac:	mov	x0, #0x7fffffff            	// #2147483647
  403eb0:	cmp	x1, x0
  403eb4:	b.le	403eec <ferror@plt+0x205c>
  403eb8:	bl	401e30 <__errno_location@plt>
  403ebc:	mov	x1, x0
  403ec0:	mov	w0, #0x22                  	// #34
  403ec4:	str	w0, [x1]
  403ec8:	adrp	x0, 419000 <ferror@plt+0x17170>
  403ecc:	add	x0, x0, #0x268
  403ed0:	ldr	w4, [x0]
  403ed4:	ldr	x3, [sp, #24]
  403ed8:	ldr	x2, [sp, #16]
  403edc:	adrp	x0, 407000 <ferror@plt+0x5170>
  403ee0:	add	x1, x0, #0xa70
  403ee4:	mov	w0, w4
  403ee8:	bl	401e70 <err@plt>
  403eec:	ldr	x0, [sp, #40]
  403ef0:	ldp	x29, x30, [sp], #48
  403ef4:	ret
  403ef8:	stp	x29, x30, [sp, #-64]!
  403efc:	mov	x29, sp
  403f00:	str	x0, [sp, #40]
  403f04:	str	x1, [sp, #32]
  403f08:	str	w2, [sp, #28]
  403f0c:	ldr	w2, [sp, #28]
  403f10:	ldr	x1, [sp, #32]
  403f14:	ldr	x0, [sp, #40]
  403f18:	bl	4040c0 <ferror@plt+0x2230>
  403f1c:	str	x0, [sp, #56]
  403f20:	ldr	x1, [sp, #56]
  403f24:	mov	x0, #0xffffffff            	// #4294967295
  403f28:	cmp	x1, x0
  403f2c:	b.ls	403f64 <ferror@plt+0x20d4>  // b.plast
  403f30:	bl	401e30 <__errno_location@plt>
  403f34:	mov	x1, x0
  403f38:	mov	w0, #0x22                  	// #34
  403f3c:	str	w0, [x1]
  403f40:	adrp	x0, 419000 <ferror@plt+0x17170>
  403f44:	add	x0, x0, #0x268
  403f48:	ldr	w4, [x0]
  403f4c:	ldr	x3, [sp, #40]
  403f50:	ldr	x2, [sp, #32]
  403f54:	adrp	x0, 407000 <ferror@plt+0x5170>
  403f58:	add	x1, x0, #0xa70
  403f5c:	mov	w0, w4
  403f60:	bl	401e70 <err@plt>
  403f64:	ldr	x0, [sp, #56]
  403f68:	ldp	x29, x30, [sp], #64
  403f6c:	ret
  403f70:	stp	x29, x30, [sp, #-32]!
  403f74:	mov	x29, sp
  403f78:	str	x0, [sp, #24]
  403f7c:	str	x1, [sp, #16]
  403f80:	mov	w2, #0xa                   	// #10
  403f84:	ldr	x1, [sp, #16]
  403f88:	ldr	x0, [sp, #24]
  403f8c:	bl	403ef8 <ferror@plt+0x2068>
  403f90:	ldp	x29, x30, [sp], #32
  403f94:	ret
  403f98:	stp	x29, x30, [sp, #-32]!
  403f9c:	mov	x29, sp
  403fa0:	str	x0, [sp, #24]
  403fa4:	str	x1, [sp, #16]
  403fa8:	mov	w2, #0x10                  	// #16
  403fac:	ldr	x1, [sp, #16]
  403fb0:	ldr	x0, [sp, #24]
  403fb4:	bl	403ef8 <ferror@plt+0x2068>
  403fb8:	ldp	x29, x30, [sp], #32
  403fbc:	ret
  403fc0:	stp	x29, x30, [sp, #-48]!
  403fc4:	mov	x29, sp
  403fc8:	str	x0, [sp, #24]
  403fcc:	str	x1, [sp, #16]
  403fd0:	str	xzr, [sp, #32]
  403fd4:	bl	401e30 <__errno_location@plt>
  403fd8:	str	wzr, [x0]
  403fdc:	ldr	x0, [sp, #24]
  403fe0:	cmp	x0, #0x0
  403fe4:	b.eq	404054 <ferror@plt+0x21c4>  // b.none
  403fe8:	ldr	x0, [sp, #24]
  403fec:	ldrsb	w0, [x0]
  403ff0:	cmp	w0, #0x0
  403ff4:	b.eq	404054 <ferror@plt+0x21c4>  // b.none
  403ff8:	add	x0, sp, #0x20
  403ffc:	mov	w2, #0xa                   	// #10
  404000:	mov	x1, x0
  404004:	ldr	x0, [sp, #24]
  404008:	bl	401a70 <strtoimax@plt>
  40400c:	str	x0, [sp, #40]
  404010:	bl	401e30 <__errno_location@plt>
  404014:	ldr	w0, [x0]
  404018:	cmp	w0, #0x0
  40401c:	b.ne	40405c <ferror@plt+0x21cc>  // b.any
  404020:	ldr	x0, [sp, #32]
  404024:	ldr	x1, [sp, #24]
  404028:	cmp	x1, x0
  40402c:	b.eq	40405c <ferror@plt+0x21cc>  // b.none
  404030:	ldr	x0, [sp, #32]
  404034:	cmp	x0, #0x0
  404038:	b.eq	40404c <ferror@plt+0x21bc>  // b.none
  40403c:	ldr	x0, [sp, #32]
  404040:	ldrsb	w0, [x0]
  404044:	cmp	w0, #0x0
  404048:	b.ne	40405c <ferror@plt+0x21cc>  // b.any
  40404c:	ldr	x0, [sp, #40]
  404050:	b	4040b8 <ferror@plt+0x2228>
  404054:	nop
  404058:	b	404060 <ferror@plt+0x21d0>
  40405c:	nop
  404060:	bl	401e30 <__errno_location@plt>
  404064:	ldr	w0, [x0]
  404068:	cmp	w0, #0x22
  40406c:	b.ne	404094 <ferror@plt+0x2204>  // b.any
  404070:	adrp	x0, 419000 <ferror@plt+0x17170>
  404074:	add	x0, x0, #0x268
  404078:	ldr	w4, [x0]
  40407c:	ldr	x3, [sp, #24]
  404080:	ldr	x2, [sp, #16]
  404084:	adrp	x0, 407000 <ferror@plt+0x5170>
  404088:	add	x1, x0, #0xa70
  40408c:	mov	w0, w4
  404090:	bl	401e70 <err@plt>
  404094:	adrp	x0, 419000 <ferror@plt+0x17170>
  404098:	add	x0, x0, #0x268
  40409c:	ldr	w4, [x0]
  4040a0:	ldr	x3, [sp, #24]
  4040a4:	ldr	x2, [sp, #16]
  4040a8:	adrp	x0, 407000 <ferror@plt+0x5170>
  4040ac:	add	x1, x0, #0xa70
  4040b0:	mov	w0, w4
  4040b4:	bl	401df0 <errx@plt>
  4040b8:	ldp	x29, x30, [sp], #48
  4040bc:	ret
  4040c0:	stp	x29, x30, [sp, #-64]!
  4040c4:	mov	x29, sp
  4040c8:	str	x0, [sp, #40]
  4040cc:	str	x1, [sp, #32]
  4040d0:	str	w2, [sp, #28]
  4040d4:	str	xzr, [sp, #48]
  4040d8:	bl	401e30 <__errno_location@plt>
  4040dc:	str	wzr, [x0]
  4040e0:	ldr	x0, [sp, #40]
  4040e4:	cmp	x0, #0x0
  4040e8:	b.eq	404158 <ferror@plt+0x22c8>  // b.none
  4040ec:	ldr	x0, [sp, #40]
  4040f0:	ldrsb	w0, [x0]
  4040f4:	cmp	w0, #0x0
  4040f8:	b.eq	404158 <ferror@plt+0x22c8>  // b.none
  4040fc:	add	x0, sp, #0x30
  404100:	ldr	w2, [sp, #28]
  404104:	mov	x1, x0
  404108:	ldr	x0, [sp, #40]
  40410c:	bl	401c60 <strtoumax@plt>
  404110:	str	x0, [sp, #56]
  404114:	bl	401e30 <__errno_location@plt>
  404118:	ldr	w0, [x0]
  40411c:	cmp	w0, #0x0
  404120:	b.ne	404160 <ferror@plt+0x22d0>  // b.any
  404124:	ldr	x0, [sp, #48]
  404128:	ldr	x1, [sp, #40]
  40412c:	cmp	x1, x0
  404130:	b.eq	404160 <ferror@plt+0x22d0>  // b.none
  404134:	ldr	x0, [sp, #48]
  404138:	cmp	x0, #0x0
  40413c:	b.eq	404150 <ferror@plt+0x22c0>  // b.none
  404140:	ldr	x0, [sp, #48]
  404144:	ldrsb	w0, [x0]
  404148:	cmp	w0, #0x0
  40414c:	b.ne	404160 <ferror@plt+0x22d0>  // b.any
  404150:	ldr	x0, [sp, #56]
  404154:	b	4041bc <ferror@plt+0x232c>
  404158:	nop
  40415c:	b	404164 <ferror@plt+0x22d4>
  404160:	nop
  404164:	bl	401e30 <__errno_location@plt>
  404168:	ldr	w0, [x0]
  40416c:	cmp	w0, #0x22
  404170:	b.ne	404198 <ferror@plt+0x2308>  // b.any
  404174:	adrp	x0, 419000 <ferror@plt+0x17170>
  404178:	add	x0, x0, #0x268
  40417c:	ldr	w4, [x0]
  404180:	ldr	x3, [sp, #40]
  404184:	ldr	x2, [sp, #32]
  404188:	adrp	x0, 407000 <ferror@plt+0x5170>
  40418c:	add	x1, x0, #0xa70
  404190:	mov	w0, w4
  404194:	bl	401e70 <err@plt>
  404198:	adrp	x0, 419000 <ferror@plt+0x17170>
  40419c:	add	x0, x0, #0x268
  4041a0:	ldr	w4, [x0]
  4041a4:	ldr	x3, [sp, #40]
  4041a8:	ldr	x2, [sp, #32]
  4041ac:	adrp	x0, 407000 <ferror@plt+0x5170>
  4041b0:	add	x1, x0, #0xa70
  4041b4:	mov	w0, w4
  4041b8:	bl	401df0 <errx@plt>
  4041bc:	ldp	x29, x30, [sp], #64
  4041c0:	ret
  4041c4:	stp	x29, x30, [sp, #-32]!
  4041c8:	mov	x29, sp
  4041cc:	str	x0, [sp, #24]
  4041d0:	str	x1, [sp, #16]
  4041d4:	mov	w2, #0xa                   	// #10
  4041d8:	ldr	x1, [sp, #16]
  4041dc:	ldr	x0, [sp, #24]
  4041e0:	bl	4040c0 <ferror@plt+0x2230>
  4041e4:	ldp	x29, x30, [sp], #32
  4041e8:	ret
  4041ec:	stp	x29, x30, [sp, #-32]!
  4041f0:	mov	x29, sp
  4041f4:	str	x0, [sp, #24]
  4041f8:	str	x1, [sp, #16]
  4041fc:	mov	w2, #0x10                  	// #16
  404200:	ldr	x1, [sp, #16]
  404204:	ldr	x0, [sp, #24]
  404208:	bl	4040c0 <ferror@plt+0x2230>
  40420c:	ldp	x29, x30, [sp], #32
  404210:	ret
  404214:	stp	x29, x30, [sp, #-48]!
  404218:	mov	x29, sp
  40421c:	str	x0, [sp, #24]
  404220:	str	x1, [sp, #16]
  404224:	str	xzr, [sp, #32]
  404228:	bl	401e30 <__errno_location@plt>
  40422c:	str	wzr, [x0]
  404230:	ldr	x0, [sp, #24]
  404234:	cmp	x0, #0x0
  404238:	b.eq	4042a4 <ferror@plt+0x2414>  // b.none
  40423c:	ldr	x0, [sp, #24]
  404240:	ldrsb	w0, [x0]
  404244:	cmp	w0, #0x0
  404248:	b.eq	4042a4 <ferror@plt+0x2414>  // b.none
  40424c:	add	x0, sp, #0x20
  404250:	mov	x1, x0
  404254:	ldr	x0, [sp, #24]
  404258:	bl	401aa0 <strtod@plt>
  40425c:	str	d0, [sp, #40]
  404260:	bl	401e30 <__errno_location@plt>
  404264:	ldr	w0, [x0]
  404268:	cmp	w0, #0x0
  40426c:	b.ne	4042ac <ferror@plt+0x241c>  // b.any
  404270:	ldr	x0, [sp, #32]
  404274:	ldr	x1, [sp, #24]
  404278:	cmp	x1, x0
  40427c:	b.eq	4042ac <ferror@plt+0x241c>  // b.none
  404280:	ldr	x0, [sp, #32]
  404284:	cmp	x0, #0x0
  404288:	b.eq	40429c <ferror@plt+0x240c>  // b.none
  40428c:	ldr	x0, [sp, #32]
  404290:	ldrsb	w0, [x0]
  404294:	cmp	w0, #0x0
  404298:	b.ne	4042ac <ferror@plt+0x241c>  // b.any
  40429c:	ldr	d0, [sp, #40]
  4042a0:	b	404308 <ferror@plt+0x2478>
  4042a4:	nop
  4042a8:	b	4042b0 <ferror@plt+0x2420>
  4042ac:	nop
  4042b0:	bl	401e30 <__errno_location@plt>
  4042b4:	ldr	w0, [x0]
  4042b8:	cmp	w0, #0x22
  4042bc:	b.ne	4042e4 <ferror@plt+0x2454>  // b.any
  4042c0:	adrp	x0, 419000 <ferror@plt+0x17170>
  4042c4:	add	x0, x0, #0x268
  4042c8:	ldr	w4, [x0]
  4042cc:	ldr	x3, [sp, #24]
  4042d0:	ldr	x2, [sp, #16]
  4042d4:	adrp	x0, 407000 <ferror@plt+0x5170>
  4042d8:	add	x1, x0, #0xa70
  4042dc:	mov	w0, w4
  4042e0:	bl	401e70 <err@plt>
  4042e4:	adrp	x0, 419000 <ferror@plt+0x17170>
  4042e8:	add	x0, x0, #0x268
  4042ec:	ldr	w4, [x0]
  4042f0:	ldr	x3, [sp, #24]
  4042f4:	ldr	x2, [sp, #16]
  4042f8:	adrp	x0, 407000 <ferror@plt+0x5170>
  4042fc:	add	x1, x0, #0xa70
  404300:	mov	w0, w4
  404304:	bl	401df0 <errx@plt>
  404308:	ldp	x29, x30, [sp], #48
  40430c:	ret
  404310:	stp	x29, x30, [sp, #-48]!
  404314:	mov	x29, sp
  404318:	str	x0, [sp, #24]
  40431c:	str	x1, [sp, #16]
  404320:	str	xzr, [sp, #32]
  404324:	bl	401e30 <__errno_location@plt>
  404328:	str	wzr, [x0]
  40432c:	ldr	x0, [sp, #24]
  404330:	cmp	x0, #0x0
  404334:	b.eq	4043a4 <ferror@plt+0x2514>  // b.none
  404338:	ldr	x0, [sp, #24]
  40433c:	ldrsb	w0, [x0]
  404340:	cmp	w0, #0x0
  404344:	b.eq	4043a4 <ferror@plt+0x2514>  // b.none
  404348:	add	x0, sp, #0x20
  40434c:	mov	w2, #0xa                   	// #10
  404350:	mov	x1, x0
  404354:	ldr	x0, [sp, #24]
  404358:	bl	401d00 <strtol@plt>
  40435c:	str	x0, [sp, #40]
  404360:	bl	401e30 <__errno_location@plt>
  404364:	ldr	w0, [x0]
  404368:	cmp	w0, #0x0
  40436c:	b.ne	4043ac <ferror@plt+0x251c>  // b.any
  404370:	ldr	x0, [sp, #32]
  404374:	ldr	x1, [sp, #24]
  404378:	cmp	x1, x0
  40437c:	b.eq	4043ac <ferror@plt+0x251c>  // b.none
  404380:	ldr	x0, [sp, #32]
  404384:	cmp	x0, #0x0
  404388:	b.eq	40439c <ferror@plt+0x250c>  // b.none
  40438c:	ldr	x0, [sp, #32]
  404390:	ldrsb	w0, [x0]
  404394:	cmp	w0, #0x0
  404398:	b.ne	4043ac <ferror@plt+0x251c>  // b.any
  40439c:	ldr	x0, [sp, #40]
  4043a0:	b	404408 <ferror@plt+0x2578>
  4043a4:	nop
  4043a8:	b	4043b0 <ferror@plt+0x2520>
  4043ac:	nop
  4043b0:	bl	401e30 <__errno_location@plt>
  4043b4:	ldr	w0, [x0]
  4043b8:	cmp	w0, #0x22
  4043bc:	b.ne	4043e4 <ferror@plt+0x2554>  // b.any
  4043c0:	adrp	x0, 419000 <ferror@plt+0x17170>
  4043c4:	add	x0, x0, #0x268
  4043c8:	ldr	w4, [x0]
  4043cc:	ldr	x3, [sp, #24]
  4043d0:	ldr	x2, [sp, #16]
  4043d4:	adrp	x0, 407000 <ferror@plt+0x5170>
  4043d8:	add	x1, x0, #0xa70
  4043dc:	mov	w0, w4
  4043e0:	bl	401e70 <err@plt>
  4043e4:	adrp	x0, 419000 <ferror@plt+0x17170>
  4043e8:	add	x0, x0, #0x268
  4043ec:	ldr	w4, [x0]
  4043f0:	ldr	x3, [sp, #24]
  4043f4:	ldr	x2, [sp, #16]
  4043f8:	adrp	x0, 407000 <ferror@plt+0x5170>
  4043fc:	add	x1, x0, #0xa70
  404400:	mov	w0, w4
  404404:	bl	401df0 <errx@plt>
  404408:	ldp	x29, x30, [sp], #48
  40440c:	ret
  404410:	stp	x29, x30, [sp, #-48]!
  404414:	mov	x29, sp
  404418:	str	x0, [sp, #24]
  40441c:	str	x1, [sp, #16]
  404420:	str	xzr, [sp, #32]
  404424:	bl	401e30 <__errno_location@plt>
  404428:	str	wzr, [x0]
  40442c:	ldr	x0, [sp, #24]
  404430:	cmp	x0, #0x0
  404434:	b.eq	4044a4 <ferror@plt+0x2614>  // b.none
  404438:	ldr	x0, [sp, #24]
  40443c:	ldrsb	w0, [x0]
  404440:	cmp	w0, #0x0
  404444:	b.eq	4044a4 <ferror@plt+0x2614>  // b.none
  404448:	add	x0, sp, #0x20
  40444c:	mov	w2, #0xa                   	// #10
  404450:	mov	x1, x0
  404454:	ldr	x0, [sp, #24]
  404458:	bl	401a10 <strtoul@plt>
  40445c:	str	x0, [sp, #40]
  404460:	bl	401e30 <__errno_location@plt>
  404464:	ldr	w0, [x0]
  404468:	cmp	w0, #0x0
  40446c:	b.ne	4044ac <ferror@plt+0x261c>  // b.any
  404470:	ldr	x0, [sp, #32]
  404474:	ldr	x1, [sp, #24]
  404478:	cmp	x1, x0
  40447c:	b.eq	4044ac <ferror@plt+0x261c>  // b.none
  404480:	ldr	x0, [sp, #32]
  404484:	cmp	x0, #0x0
  404488:	b.eq	40449c <ferror@plt+0x260c>  // b.none
  40448c:	ldr	x0, [sp, #32]
  404490:	ldrsb	w0, [x0]
  404494:	cmp	w0, #0x0
  404498:	b.ne	4044ac <ferror@plt+0x261c>  // b.any
  40449c:	ldr	x0, [sp, #40]
  4044a0:	b	404508 <ferror@plt+0x2678>
  4044a4:	nop
  4044a8:	b	4044b0 <ferror@plt+0x2620>
  4044ac:	nop
  4044b0:	bl	401e30 <__errno_location@plt>
  4044b4:	ldr	w0, [x0]
  4044b8:	cmp	w0, #0x22
  4044bc:	b.ne	4044e4 <ferror@plt+0x2654>  // b.any
  4044c0:	adrp	x0, 419000 <ferror@plt+0x17170>
  4044c4:	add	x0, x0, #0x268
  4044c8:	ldr	w4, [x0]
  4044cc:	ldr	x3, [sp, #24]
  4044d0:	ldr	x2, [sp, #16]
  4044d4:	adrp	x0, 407000 <ferror@plt+0x5170>
  4044d8:	add	x1, x0, #0xa70
  4044dc:	mov	w0, w4
  4044e0:	bl	401e70 <err@plt>
  4044e4:	adrp	x0, 419000 <ferror@plt+0x17170>
  4044e8:	add	x0, x0, #0x268
  4044ec:	ldr	w4, [x0]
  4044f0:	ldr	x3, [sp, #24]
  4044f4:	ldr	x2, [sp, #16]
  4044f8:	adrp	x0, 407000 <ferror@plt+0x5170>
  4044fc:	add	x1, x0, #0xa70
  404500:	mov	w0, w4
  404504:	bl	401df0 <errx@plt>
  404508:	ldp	x29, x30, [sp], #48
  40450c:	ret
  404510:	stp	x29, x30, [sp, #-48]!
  404514:	mov	x29, sp
  404518:	str	x0, [sp, #24]
  40451c:	str	x1, [sp, #16]
  404520:	add	x0, sp, #0x28
  404524:	mov	x1, x0
  404528:	ldr	x0, [sp, #24]
  40452c:	bl	40394c <ferror@plt+0x1abc>
  404530:	cmp	w0, #0x0
  404534:	b.ne	404540 <ferror@plt+0x26b0>  // b.any
  404538:	ldr	x0, [sp, #40]
  40453c:	b	404598 <ferror@plt+0x2708>
  404540:	bl	401e30 <__errno_location@plt>
  404544:	ldr	w0, [x0]
  404548:	cmp	w0, #0x0
  40454c:	b.eq	404574 <ferror@plt+0x26e4>  // b.none
  404550:	adrp	x0, 419000 <ferror@plt+0x17170>
  404554:	add	x0, x0, #0x268
  404558:	ldr	w4, [x0]
  40455c:	ldr	x3, [sp, #24]
  404560:	ldr	x2, [sp, #16]
  404564:	adrp	x0, 407000 <ferror@plt+0x5170>
  404568:	add	x1, x0, #0xa70
  40456c:	mov	w0, w4
  404570:	bl	401e70 <err@plt>
  404574:	adrp	x0, 419000 <ferror@plt+0x17170>
  404578:	add	x0, x0, #0x268
  40457c:	ldr	w4, [x0]
  404580:	ldr	x3, [sp, #24]
  404584:	ldr	x2, [sp, #16]
  404588:	adrp	x0, 407000 <ferror@plt+0x5170>
  40458c:	add	x1, x0, #0xa70
  404590:	mov	w0, w4
  404594:	bl	401df0 <errx@plt>
  404598:	ldp	x29, x30, [sp], #48
  40459c:	ret
  4045a0:	stp	x29, x30, [sp, #-64]!
  4045a4:	mov	x29, sp
  4045a8:	str	x0, [sp, #40]
  4045ac:	str	x1, [sp, #32]
  4045b0:	str	x2, [sp, #24]
  4045b4:	ldr	x1, [sp, #24]
  4045b8:	ldr	x0, [sp, #40]
  4045bc:	bl	404214 <ferror@plt+0x2384>
  4045c0:	str	d0, [sp, #56]
  4045c4:	ldr	d0, [sp, #56]
  4045c8:	fcvtzs	d0, d0
  4045cc:	ldr	x0, [sp, #32]
  4045d0:	str	d0, [x0]
  4045d4:	ldr	x0, [sp, #32]
  4045d8:	ldr	d0, [x0]
  4045dc:	scvtf	d0, d0
  4045e0:	ldr	d1, [sp, #56]
  4045e4:	fsub	d0, d1, d0
  4045e8:	mov	x0, #0x848000000000        	// #145685290680320
  4045ec:	movk	x0, #0x412e, lsl #48
  4045f0:	fmov	d1, x0
  4045f4:	fmul	d0, d0, d1
  4045f8:	fcvtzs	d0, d0
  4045fc:	ldr	x0, [sp, #32]
  404600:	str	d0, [x0, #8]
  404604:	nop
  404608:	ldp	x29, x30, [sp], #64
  40460c:	ret
  404610:	sub	sp, sp, #0x20
  404614:	str	w0, [sp, #12]
  404618:	str	x1, [sp]
  40461c:	strh	wzr, [sp, #30]
  404620:	ldr	w0, [sp, #12]
  404624:	and	w0, w0, #0xf000
  404628:	cmp	w0, #0x4, lsl #12
  40462c:	b.ne	404654 <ferror@plt+0x27c4>  // b.any
  404630:	ldrh	w0, [sp, #30]
  404634:	add	w1, w0, #0x1
  404638:	strh	w1, [sp, #30]
  40463c:	and	x0, x0, #0xffff
  404640:	ldr	x1, [sp]
  404644:	add	x0, x1, x0
  404648:	mov	w1, #0x64                  	// #100
  40464c:	strb	w1, [x0]
  404650:	b	404788 <ferror@plt+0x28f8>
  404654:	ldr	w0, [sp, #12]
  404658:	and	w0, w0, #0xf000
  40465c:	cmp	w0, #0xa, lsl #12
  404660:	b.ne	404688 <ferror@plt+0x27f8>  // b.any
  404664:	ldrh	w0, [sp, #30]
  404668:	add	w1, w0, #0x1
  40466c:	strh	w1, [sp, #30]
  404670:	and	x0, x0, #0xffff
  404674:	ldr	x1, [sp]
  404678:	add	x0, x1, x0
  40467c:	mov	w1, #0x6c                  	// #108
  404680:	strb	w1, [x0]
  404684:	b	404788 <ferror@plt+0x28f8>
  404688:	ldr	w0, [sp, #12]
  40468c:	and	w0, w0, #0xf000
  404690:	cmp	w0, #0x2, lsl #12
  404694:	b.ne	4046bc <ferror@plt+0x282c>  // b.any
  404698:	ldrh	w0, [sp, #30]
  40469c:	add	w1, w0, #0x1
  4046a0:	strh	w1, [sp, #30]
  4046a4:	and	x0, x0, #0xffff
  4046a8:	ldr	x1, [sp]
  4046ac:	add	x0, x1, x0
  4046b0:	mov	w1, #0x63                  	// #99
  4046b4:	strb	w1, [x0]
  4046b8:	b	404788 <ferror@plt+0x28f8>
  4046bc:	ldr	w0, [sp, #12]
  4046c0:	and	w0, w0, #0xf000
  4046c4:	cmp	w0, #0x6, lsl #12
  4046c8:	b.ne	4046f0 <ferror@plt+0x2860>  // b.any
  4046cc:	ldrh	w0, [sp, #30]
  4046d0:	add	w1, w0, #0x1
  4046d4:	strh	w1, [sp, #30]
  4046d8:	and	x0, x0, #0xffff
  4046dc:	ldr	x1, [sp]
  4046e0:	add	x0, x1, x0
  4046e4:	mov	w1, #0x62                  	// #98
  4046e8:	strb	w1, [x0]
  4046ec:	b	404788 <ferror@plt+0x28f8>
  4046f0:	ldr	w0, [sp, #12]
  4046f4:	and	w0, w0, #0xf000
  4046f8:	cmp	w0, #0xc, lsl #12
  4046fc:	b.ne	404724 <ferror@plt+0x2894>  // b.any
  404700:	ldrh	w0, [sp, #30]
  404704:	add	w1, w0, #0x1
  404708:	strh	w1, [sp, #30]
  40470c:	and	x0, x0, #0xffff
  404710:	ldr	x1, [sp]
  404714:	add	x0, x1, x0
  404718:	mov	w1, #0x73                  	// #115
  40471c:	strb	w1, [x0]
  404720:	b	404788 <ferror@plt+0x28f8>
  404724:	ldr	w0, [sp, #12]
  404728:	and	w0, w0, #0xf000
  40472c:	cmp	w0, #0x1, lsl #12
  404730:	b.ne	404758 <ferror@plt+0x28c8>  // b.any
  404734:	ldrh	w0, [sp, #30]
  404738:	add	w1, w0, #0x1
  40473c:	strh	w1, [sp, #30]
  404740:	and	x0, x0, #0xffff
  404744:	ldr	x1, [sp]
  404748:	add	x0, x1, x0
  40474c:	mov	w1, #0x70                  	// #112
  404750:	strb	w1, [x0]
  404754:	b	404788 <ferror@plt+0x28f8>
  404758:	ldr	w0, [sp, #12]
  40475c:	and	w0, w0, #0xf000
  404760:	cmp	w0, #0x8, lsl #12
  404764:	b.ne	404788 <ferror@plt+0x28f8>  // b.any
  404768:	ldrh	w0, [sp, #30]
  40476c:	add	w1, w0, #0x1
  404770:	strh	w1, [sp, #30]
  404774:	and	x0, x0, #0xffff
  404778:	ldr	x1, [sp]
  40477c:	add	x0, x1, x0
  404780:	mov	w1, #0x2d                  	// #45
  404784:	strb	w1, [x0]
  404788:	ldr	w0, [sp, #12]
  40478c:	and	w0, w0, #0x100
  404790:	cmp	w0, #0x0
  404794:	b.eq	4047a0 <ferror@plt+0x2910>  // b.none
  404798:	mov	w0, #0x72                  	// #114
  40479c:	b	4047a4 <ferror@plt+0x2914>
  4047a0:	mov	w0, #0x2d                  	// #45
  4047a4:	ldrh	w1, [sp, #30]
  4047a8:	add	w2, w1, #0x1
  4047ac:	strh	w2, [sp, #30]
  4047b0:	and	x1, x1, #0xffff
  4047b4:	ldr	x2, [sp]
  4047b8:	add	x1, x2, x1
  4047bc:	strb	w0, [x1]
  4047c0:	ldr	w0, [sp, #12]
  4047c4:	and	w0, w0, #0x80
  4047c8:	cmp	w0, #0x0
  4047cc:	b.eq	4047d8 <ferror@plt+0x2948>  // b.none
  4047d0:	mov	w0, #0x77                  	// #119
  4047d4:	b	4047dc <ferror@plt+0x294c>
  4047d8:	mov	w0, #0x2d                  	// #45
  4047dc:	ldrh	w1, [sp, #30]
  4047e0:	add	w2, w1, #0x1
  4047e4:	strh	w2, [sp, #30]
  4047e8:	and	x1, x1, #0xffff
  4047ec:	ldr	x2, [sp]
  4047f0:	add	x1, x2, x1
  4047f4:	strb	w0, [x1]
  4047f8:	ldr	w0, [sp, #12]
  4047fc:	and	w0, w0, #0x800
  404800:	cmp	w0, #0x0
  404804:	b.eq	404828 <ferror@plt+0x2998>  // b.none
  404808:	ldr	w0, [sp, #12]
  40480c:	and	w0, w0, #0x40
  404810:	cmp	w0, #0x0
  404814:	b.eq	404820 <ferror@plt+0x2990>  // b.none
  404818:	mov	w0, #0x73                  	// #115
  40481c:	b	404844 <ferror@plt+0x29b4>
  404820:	mov	w0, #0x53                  	// #83
  404824:	b	404844 <ferror@plt+0x29b4>
  404828:	ldr	w0, [sp, #12]
  40482c:	and	w0, w0, #0x40
  404830:	cmp	w0, #0x0
  404834:	b.eq	404840 <ferror@plt+0x29b0>  // b.none
  404838:	mov	w0, #0x78                  	// #120
  40483c:	b	404844 <ferror@plt+0x29b4>
  404840:	mov	w0, #0x2d                  	// #45
  404844:	ldrh	w1, [sp, #30]
  404848:	add	w2, w1, #0x1
  40484c:	strh	w2, [sp, #30]
  404850:	and	x1, x1, #0xffff
  404854:	ldr	x2, [sp]
  404858:	add	x1, x2, x1
  40485c:	strb	w0, [x1]
  404860:	ldr	w0, [sp, #12]
  404864:	and	w0, w0, #0x20
  404868:	cmp	w0, #0x0
  40486c:	b.eq	404878 <ferror@plt+0x29e8>  // b.none
  404870:	mov	w0, #0x72                  	// #114
  404874:	b	40487c <ferror@plt+0x29ec>
  404878:	mov	w0, #0x2d                  	// #45
  40487c:	ldrh	w1, [sp, #30]
  404880:	add	w2, w1, #0x1
  404884:	strh	w2, [sp, #30]
  404888:	and	x1, x1, #0xffff
  40488c:	ldr	x2, [sp]
  404890:	add	x1, x2, x1
  404894:	strb	w0, [x1]
  404898:	ldr	w0, [sp, #12]
  40489c:	and	w0, w0, #0x10
  4048a0:	cmp	w0, #0x0
  4048a4:	b.eq	4048b0 <ferror@plt+0x2a20>  // b.none
  4048a8:	mov	w0, #0x77                  	// #119
  4048ac:	b	4048b4 <ferror@plt+0x2a24>
  4048b0:	mov	w0, #0x2d                  	// #45
  4048b4:	ldrh	w1, [sp, #30]
  4048b8:	add	w2, w1, #0x1
  4048bc:	strh	w2, [sp, #30]
  4048c0:	and	x1, x1, #0xffff
  4048c4:	ldr	x2, [sp]
  4048c8:	add	x1, x2, x1
  4048cc:	strb	w0, [x1]
  4048d0:	ldr	w0, [sp, #12]
  4048d4:	and	w0, w0, #0x400
  4048d8:	cmp	w0, #0x0
  4048dc:	b.eq	404900 <ferror@plt+0x2a70>  // b.none
  4048e0:	ldr	w0, [sp, #12]
  4048e4:	and	w0, w0, #0x8
  4048e8:	cmp	w0, #0x0
  4048ec:	b.eq	4048f8 <ferror@plt+0x2a68>  // b.none
  4048f0:	mov	w0, #0x73                  	// #115
  4048f4:	b	40491c <ferror@plt+0x2a8c>
  4048f8:	mov	w0, #0x53                  	// #83
  4048fc:	b	40491c <ferror@plt+0x2a8c>
  404900:	ldr	w0, [sp, #12]
  404904:	and	w0, w0, #0x8
  404908:	cmp	w0, #0x0
  40490c:	b.eq	404918 <ferror@plt+0x2a88>  // b.none
  404910:	mov	w0, #0x78                  	// #120
  404914:	b	40491c <ferror@plt+0x2a8c>
  404918:	mov	w0, #0x2d                  	// #45
  40491c:	ldrh	w1, [sp, #30]
  404920:	add	w2, w1, #0x1
  404924:	strh	w2, [sp, #30]
  404928:	and	x1, x1, #0xffff
  40492c:	ldr	x2, [sp]
  404930:	add	x1, x2, x1
  404934:	strb	w0, [x1]
  404938:	ldr	w0, [sp, #12]
  40493c:	and	w0, w0, #0x4
  404940:	cmp	w0, #0x0
  404944:	b.eq	404950 <ferror@plt+0x2ac0>  // b.none
  404948:	mov	w0, #0x72                  	// #114
  40494c:	b	404954 <ferror@plt+0x2ac4>
  404950:	mov	w0, #0x2d                  	// #45
  404954:	ldrh	w1, [sp, #30]
  404958:	add	w2, w1, #0x1
  40495c:	strh	w2, [sp, #30]
  404960:	and	x1, x1, #0xffff
  404964:	ldr	x2, [sp]
  404968:	add	x1, x2, x1
  40496c:	strb	w0, [x1]
  404970:	ldr	w0, [sp, #12]
  404974:	and	w0, w0, #0x2
  404978:	cmp	w0, #0x0
  40497c:	b.eq	404988 <ferror@plt+0x2af8>  // b.none
  404980:	mov	w0, #0x77                  	// #119
  404984:	b	40498c <ferror@plt+0x2afc>
  404988:	mov	w0, #0x2d                  	// #45
  40498c:	ldrh	w1, [sp, #30]
  404990:	add	w2, w1, #0x1
  404994:	strh	w2, [sp, #30]
  404998:	and	x1, x1, #0xffff
  40499c:	ldr	x2, [sp]
  4049a0:	add	x1, x2, x1
  4049a4:	strb	w0, [x1]
  4049a8:	ldr	w0, [sp, #12]
  4049ac:	and	w0, w0, #0x200
  4049b0:	cmp	w0, #0x0
  4049b4:	b.eq	4049d8 <ferror@plt+0x2b48>  // b.none
  4049b8:	ldr	w0, [sp, #12]
  4049bc:	and	w0, w0, #0x1
  4049c0:	cmp	w0, #0x0
  4049c4:	b.eq	4049d0 <ferror@plt+0x2b40>  // b.none
  4049c8:	mov	w0, #0x74                  	// #116
  4049cc:	b	4049f4 <ferror@plt+0x2b64>
  4049d0:	mov	w0, #0x54                  	// #84
  4049d4:	b	4049f4 <ferror@plt+0x2b64>
  4049d8:	ldr	w0, [sp, #12]
  4049dc:	and	w0, w0, #0x1
  4049e0:	cmp	w0, #0x0
  4049e4:	b.eq	4049f0 <ferror@plt+0x2b60>  // b.none
  4049e8:	mov	w0, #0x78                  	// #120
  4049ec:	b	4049f4 <ferror@plt+0x2b64>
  4049f0:	mov	w0, #0x2d                  	// #45
  4049f4:	ldrh	w1, [sp, #30]
  4049f8:	add	w2, w1, #0x1
  4049fc:	strh	w2, [sp, #30]
  404a00:	and	x1, x1, #0xffff
  404a04:	ldr	x2, [sp]
  404a08:	add	x1, x2, x1
  404a0c:	strb	w0, [x1]
  404a10:	ldrh	w0, [sp, #30]
  404a14:	ldr	x1, [sp]
  404a18:	add	x0, x1, x0
  404a1c:	strb	wzr, [x0]
  404a20:	ldr	x0, [sp]
  404a24:	add	sp, sp, #0x20
  404a28:	ret
  404a2c:	sub	sp, sp, #0x20
  404a30:	str	x0, [sp, #8]
  404a34:	mov	w0, #0xa                   	// #10
  404a38:	str	w0, [sp, #28]
  404a3c:	b	404a64 <ferror@plt+0x2bd4>
  404a40:	ldr	w0, [sp, #28]
  404a44:	mov	x1, #0x1                   	// #1
  404a48:	lsl	x0, x1, x0
  404a4c:	ldr	x1, [sp, #8]
  404a50:	cmp	x1, x0
  404a54:	b.cc	404a74 <ferror@plt+0x2be4>  // b.lo, b.ul, b.last
  404a58:	ldr	w0, [sp, #28]
  404a5c:	add	w0, w0, #0xa
  404a60:	str	w0, [sp, #28]
  404a64:	ldr	w0, [sp, #28]
  404a68:	cmp	w0, #0x3c
  404a6c:	b.le	404a40 <ferror@plt+0x2bb0>
  404a70:	b	404a78 <ferror@plt+0x2be8>
  404a74:	nop
  404a78:	ldr	w0, [sp, #28]
  404a7c:	sub	w0, w0, #0xa
  404a80:	add	sp, sp, #0x20
  404a84:	ret
  404a88:	stp	x29, x30, [sp, #-128]!
  404a8c:	mov	x29, sp
  404a90:	str	w0, [sp, #28]
  404a94:	str	x1, [sp, #16]
  404a98:	adrp	x0, 407000 <ferror@plt+0x5170>
  404a9c:	add	x0, x0, #0xa80
  404aa0:	str	x0, [sp, #88]
  404aa4:	add	x0, sp, #0x20
  404aa8:	str	x0, [sp, #104]
  404aac:	ldr	w0, [sp, #28]
  404ab0:	and	w0, w0, #0x2
  404ab4:	cmp	w0, #0x0
  404ab8:	b.eq	404ad0 <ferror@plt+0x2c40>  // b.none
  404abc:	ldr	x0, [sp, #104]
  404ac0:	add	x1, x0, #0x1
  404ac4:	str	x1, [sp, #104]
  404ac8:	mov	w1, #0x20                  	// #32
  404acc:	strb	w1, [x0]
  404ad0:	ldr	x0, [sp, #16]
  404ad4:	bl	404a2c <ferror@plt+0x2b9c>
  404ad8:	str	w0, [sp, #84]
  404adc:	ldr	w0, [sp, #84]
  404ae0:	cmp	w0, #0x0
  404ae4:	b.eq	404b10 <ferror@plt+0x2c80>  // b.none
  404ae8:	ldr	w0, [sp, #84]
  404aec:	mov	w1, #0x6667                	// #26215
  404af0:	movk	w1, #0x6666, lsl #16
  404af4:	smull	x1, w0, w1
  404af8:	lsr	x1, x1, #32
  404afc:	asr	w1, w1, #2
  404b00:	asr	w0, w0, #31
  404b04:	sub	w0, w1, w0
  404b08:	sxtw	x0, w0
  404b0c:	b	404b14 <ferror@plt+0x2c84>
  404b10:	mov	x0, #0x0                   	// #0
  404b14:	ldr	x1, [sp, #88]
  404b18:	add	x0, x1, x0
  404b1c:	ldrb	w0, [x0]
  404b20:	strb	w0, [sp, #83]
  404b24:	ldr	w0, [sp, #84]
  404b28:	cmp	w0, #0x0
  404b2c:	b.eq	404b40 <ferror@plt+0x2cb0>  // b.none
  404b30:	ldr	w0, [sp, #84]
  404b34:	ldr	x1, [sp, #16]
  404b38:	lsr	x0, x1, x0
  404b3c:	b	404b44 <ferror@plt+0x2cb4>
  404b40:	ldr	x0, [sp, #16]
  404b44:	str	w0, [sp, #124]
  404b48:	ldr	w0, [sp, #84]
  404b4c:	cmp	w0, #0x0
  404b50:	b.eq	404b70 <ferror@plt+0x2ce0>  // b.none
  404b54:	ldr	w0, [sp, #84]
  404b58:	mov	x1, #0xffffffffffffffff    	// #-1
  404b5c:	lsl	x0, x1, x0
  404b60:	mvn	x1, x0
  404b64:	ldr	x0, [sp, #16]
  404b68:	and	x0, x1, x0
  404b6c:	b	404b74 <ferror@plt+0x2ce4>
  404b70:	mov	x0, #0x0                   	// #0
  404b74:	str	x0, [sp, #112]
  404b78:	ldr	x0, [sp, #104]
  404b7c:	add	x1, x0, #0x1
  404b80:	str	x1, [sp, #104]
  404b84:	ldrb	w1, [sp, #83]
  404b88:	strb	w1, [x0]
  404b8c:	ldr	w0, [sp, #28]
  404b90:	and	w0, w0, #0x1
  404b94:	cmp	w0, #0x0
  404b98:	b.eq	404bd0 <ferror@plt+0x2d40>  // b.none
  404b9c:	ldrsb	w0, [sp, #83]
  404ba0:	cmp	w0, #0x42
  404ba4:	b.eq	404bd0 <ferror@plt+0x2d40>  // b.none
  404ba8:	ldr	x0, [sp, #104]
  404bac:	add	x1, x0, #0x1
  404bb0:	str	x1, [sp, #104]
  404bb4:	mov	w1, #0x69                  	// #105
  404bb8:	strb	w1, [x0]
  404bbc:	ldr	x0, [sp, #104]
  404bc0:	add	x1, x0, #0x1
  404bc4:	str	x1, [sp, #104]
  404bc8:	mov	w1, #0x42                  	// #66
  404bcc:	strb	w1, [x0]
  404bd0:	ldr	x0, [sp, #104]
  404bd4:	strb	wzr, [x0]
  404bd8:	ldr	x0, [sp, #112]
  404bdc:	cmp	x0, #0x0
  404be0:	b.eq	404cb8 <ferror@plt+0x2e28>  // b.none
  404be4:	ldr	w0, [sp, #28]
  404be8:	and	w0, w0, #0x4
  404bec:	cmp	w0, #0x0
  404bf0:	b.eq	404c68 <ferror@plt+0x2dd8>  // b.none
  404bf4:	ldr	w0, [sp, #84]
  404bf8:	sub	w0, w0, #0xa
  404bfc:	ldr	x1, [sp, #112]
  404c00:	lsr	x0, x1, x0
  404c04:	add	x1, x0, #0x5
  404c08:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404c0c:	movk	x0, #0xcccd
  404c10:	umulh	x0, x1, x0
  404c14:	lsr	x0, x0, #3
  404c18:	str	x0, [sp, #112]
  404c1c:	ldr	x2, [sp, #112]
  404c20:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404c24:	movk	x0, #0xcccd
  404c28:	umulh	x0, x2, x0
  404c2c:	lsr	x1, x0, #3
  404c30:	mov	x0, x1
  404c34:	lsl	x0, x0, #2
  404c38:	add	x0, x0, x1
  404c3c:	lsl	x0, x0, #1
  404c40:	sub	x1, x2, x0
  404c44:	cmp	x1, #0x0
  404c48:	b.ne	404cb8 <ferror@plt+0x2e28>  // b.any
  404c4c:	ldr	x1, [sp, #112]
  404c50:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404c54:	movk	x0, #0xcccd
  404c58:	umulh	x0, x1, x0
  404c5c:	lsr	x0, x0, #3
  404c60:	str	x0, [sp, #112]
  404c64:	b	404cb8 <ferror@plt+0x2e28>
  404c68:	ldr	w0, [sp, #84]
  404c6c:	sub	w0, w0, #0xa
  404c70:	ldr	x1, [sp, #112]
  404c74:	lsr	x0, x1, x0
  404c78:	add	x0, x0, #0x32
  404c7c:	lsr	x1, x0, #2
  404c80:	mov	x0, #0xf5c3                	// #62915
  404c84:	movk	x0, #0x5c28, lsl #16
  404c88:	movk	x0, #0xc28f, lsl #32
  404c8c:	movk	x0, #0x28f5, lsl #48
  404c90:	umulh	x0, x1, x0
  404c94:	lsr	x0, x0, #2
  404c98:	str	x0, [sp, #112]
  404c9c:	ldr	x0, [sp, #112]
  404ca0:	cmp	x0, #0xa
  404ca4:	b.ne	404cb8 <ferror@plt+0x2e28>  // b.any
  404ca8:	ldr	w0, [sp, #124]
  404cac:	add	w0, w0, #0x1
  404cb0:	str	w0, [sp, #124]
  404cb4:	str	xzr, [sp, #112]
  404cb8:	ldr	x0, [sp, #112]
  404cbc:	cmp	x0, #0x0
  404cc0:	b.eq	404d44 <ferror@plt+0x2eb4>  // b.none
  404cc4:	bl	401b40 <localeconv@plt>
  404cc8:	str	x0, [sp, #72]
  404ccc:	ldr	x0, [sp, #72]
  404cd0:	cmp	x0, #0x0
  404cd4:	b.eq	404ce4 <ferror@plt+0x2e54>  // b.none
  404cd8:	ldr	x0, [sp, #72]
  404cdc:	ldr	x0, [x0]
  404ce0:	b	404ce8 <ferror@plt+0x2e58>
  404ce4:	mov	x0, #0x0                   	// #0
  404ce8:	str	x0, [sp, #96]
  404cec:	ldr	x0, [sp, #96]
  404cf0:	cmp	x0, #0x0
  404cf4:	b.eq	404d08 <ferror@plt+0x2e78>  // b.none
  404cf8:	ldr	x0, [sp, #96]
  404cfc:	ldrsb	w0, [x0]
  404d00:	cmp	w0, #0x0
  404d04:	b.ne	404d14 <ferror@plt+0x2e84>  // b.any
  404d08:	adrp	x0, 407000 <ferror@plt+0x5170>
  404d0c:	add	x0, x0, #0xa88
  404d10:	str	x0, [sp, #96]
  404d14:	add	x0, sp, #0x20
  404d18:	add	x7, sp, #0x28
  404d1c:	mov	x6, x0
  404d20:	ldr	x5, [sp, #112]
  404d24:	ldr	x4, [sp, #96]
  404d28:	ldr	w3, [sp, #124]
  404d2c:	adrp	x0, 407000 <ferror@plt+0x5170>
  404d30:	add	x2, x0, #0xa90
  404d34:	mov	x1, #0x20                  	// #32
  404d38:	mov	x0, x7
  404d3c:	bl	401b30 <snprintf@plt>
  404d40:	b	404d68 <ferror@plt+0x2ed8>
  404d44:	add	x0, sp, #0x20
  404d48:	add	x5, sp, #0x28
  404d4c:	mov	x4, x0
  404d50:	ldr	w3, [sp, #124]
  404d54:	adrp	x0, 407000 <ferror@plt+0x5170>
  404d58:	add	x2, x0, #0xaa0
  404d5c:	mov	x1, #0x20                  	// #32
  404d60:	mov	x0, x5
  404d64:	bl	401b30 <snprintf@plt>
  404d68:	add	x0, sp, #0x28
  404d6c:	bl	401c00 <strdup@plt>
  404d70:	ldp	x29, x30, [sp], #128
  404d74:	ret
  404d78:	stp	x29, x30, [sp, #-96]!
  404d7c:	mov	x29, sp
  404d80:	str	x0, [sp, #40]
  404d84:	str	x1, [sp, #32]
  404d88:	str	x2, [sp, #24]
  404d8c:	str	x3, [sp, #16]
  404d90:	str	xzr, [sp, #88]
  404d94:	str	xzr, [sp, #72]
  404d98:	ldr	x0, [sp, #40]
  404d9c:	cmp	x0, #0x0
  404da0:	b.eq	404dd8 <ferror@plt+0x2f48>  // b.none
  404da4:	ldr	x0, [sp, #40]
  404da8:	ldrsb	w0, [x0]
  404dac:	cmp	w0, #0x0
  404db0:	b.eq	404dd8 <ferror@plt+0x2f48>  // b.none
  404db4:	ldr	x0, [sp, #32]
  404db8:	cmp	x0, #0x0
  404dbc:	b.eq	404dd8 <ferror@plt+0x2f48>  // b.none
  404dc0:	ldr	x0, [sp, #24]
  404dc4:	cmp	x0, #0x0
  404dc8:	b.eq	404dd8 <ferror@plt+0x2f48>  // b.none
  404dcc:	ldr	x0, [sp, #16]
  404dd0:	cmp	x0, #0x0
  404dd4:	b.ne	404de0 <ferror@plt+0x2f50>  // b.any
  404dd8:	mov	w0, #0xffffffff            	// #-1
  404ddc:	b	404f34 <ferror@plt+0x30a4>
  404de0:	ldr	x0, [sp, #40]
  404de4:	str	x0, [sp, #80]
  404de8:	b	404f0c <ferror@plt+0x307c>
  404dec:	str	xzr, [sp, #64]
  404df0:	ldr	x1, [sp, #72]
  404df4:	ldr	x0, [sp, #24]
  404df8:	cmp	x1, x0
  404dfc:	b.cc	404e08 <ferror@plt+0x2f78>  // b.lo, b.ul, b.last
  404e00:	mov	w0, #0xfffffffe            	// #-2
  404e04:	b	404f34 <ferror@plt+0x30a4>
  404e08:	ldr	x0, [sp, #88]
  404e0c:	cmp	x0, #0x0
  404e10:	b.ne	404e1c <ferror@plt+0x2f8c>  // b.any
  404e14:	ldr	x0, [sp, #80]
  404e18:	str	x0, [sp, #88]
  404e1c:	ldr	x0, [sp, #80]
  404e20:	ldrsb	w0, [x0]
  404e24:	cmp	w0, #0x2c
  404e28:	b.ne	404e34 <ferror@plt+0x2fa4>  // b.any
  404e2c:	ldr	x0, [sp, #80]
  404e30:	str	x0, [sp, #64]
  404e34:	ldr	x0, [sp, #80]
  404e38:	add	x0, x0, #0x1
  404e3c:	ldrsb	w0, [x0]
  404e40:	cmp	w0, #0x0
  404e44:	b.ne	404e54 <ferror@plt+0x2fc4>  // b.any
  404e48:	ldr	x0, [sp, #80]
  404e4c:	add	x0, x0, #0x1
  404e50:	str	x0, [sp, #64]
  404e54:	ldr	x0, [sp, #88]
  404e58:	cmp	x0, #0x0
  404e5c:	b.eq	404efc <ferror@plt+0x306c>  // b.none
  404e60:	ldr	x0, [sp, #64]
  404e64:	cmp	x0, #0x0
  404e68:	b.eq	404efc <ferror@plt+0x306c>  // b.none
  404e6c:	ldr	x1, [sp, #64]
  404e70:	ldr	x0, [sp, #88]
  404e74:	cmp	x1, x0
  404e78:	b.hi	404e84 <ferror@plt+0x2ff4>  // b.pmore
  404e7c:	mov	w0, #0xffffffff            	// #-1
  404e80:	b	404f34 <ferror@plt+0x30a4>
  404e84:	ldr	x1, [sp, #64]
  404e88:	ldr	x0, [sp, #88]
  404e8c:	sub	x0, x1, x0
  404e90:	ldr	x2, [sp, #16]
  404e94:	mov	x1, x0
  404e98:	ldr	x0, [sp, #88]
  404e9c:	blr	x2
  404ea0:	str	w0, [sp, #60]
  404ea4:	ldr	w0, [sp, #60]
  404ea8:	cmn	w0, #0x1
  404eac:	b.ne	404eb8 <ferror@plt+0x3028>  // b.any
  404eb0:	mov	w0, #0xffffffff            	// #-1
  404eb4:	b	404f34 <ferror@plt+0x30a4>
  404eb8:	ldr	x0, [sp, #72]
  404ebc:	add	x1, x0, #0x1
  404ec0:	str	x1, [sp, #72]
  404ec4:	lsl	x0, x0, #2
  404ec8:	ldr	x1, [sp, #32]
  404ecc:	add	x0, x1, x0
  404ed0:	ldr	w1, [sp, #60]
  404ed4:	str	w1, [x0]
  404ed8:	str	xzr, [sp, #88]
  404edc:	ldr	x0, [sp, #64]
  404ee0:	cmp	x0, #0x0
  404ee4:	b.eq	404f00 <ferror@plt+0x3070>  // b.none
  404ee8:	ldr	x0, [sp, #64]
  404eec:	ldrsb	w0, [x0]
  404ef0:	cmp	w0, #0x0
  404ef4:	b.eq	404f2c <ferror@plt+0x309c>  // b.none
  404ef8:	b	404f00 <ferror@plt+0x3070>
  404efc:	nop
  404f00:	ldr	x0, [sp, #80]
  404f04:	add	x0, x0, #0x1
  404f08:	str	x0, [sp, #80]
  404f0c:	ldr	x0, [sp, #80]
  404f10:	cmp	x0, #0x0
  404f14:	b.eq	404f30 <ferror@plt+0x30a0>  // b.none
  404f18:	ldr	x0, [sp, #80]
  404f1c:	ldrsb	w0, [x0]
  404f20:	cmp	w0, #0x0
  404f24:	b.ne	404dec <ferror@plt+0x2f5c>  // b.any
  404f28:	b	404f30 <ferror@plt+0x30a0>
  404f2c:	nop
  404f30:	ldr	x0, [sp, #72]
  404f34:	ldp	x29, x30, [sp], #96
  404f38:	ret
  404f3c:	stp	x29, x30, [sp, #-80]!
  404f40:	mov	x29, sp
  404f44:	str	x0, [sp, #56]
  404f48:	str	x1, [sp, #48]
  404f4c:	str	x2, [sp, #40]
  404f50:	str	x3, [sp, #32]
  404f54:	str	x4, [sp, #24]
  404f58:	ldr	x0, [sp, #56]
  404f5c:	cmp	x0, #0x0
  404f60:	b.eq	404f94 <ferror@plt+0x3104>  // b.none
  404f64:	ldr	x0, [sp, #56]
  404f68:	ldrsb	w0, [x0]
  404f6c:	cmp	w0, #0x0
  404f70:	b.eq	404f94 <ferror@plt+0x3104>  // b.none
  404f74:	ldr	x0, [sp, #32]
  404f78:	cmp	x0, #0x0
  404f7c:	b.eq	404f94 <ferror@plt+0x3104>  // b.none
  404f80:	ldr	x0, [sp, #32]
  404f84:	ldr	x0, [x0]
  404f88:	ldr	x1, [sp, #40]
  404f8c:	cmp	x1, x0
  404f90:	b.cs	404f9c <ferror@plt+0x310c>  // b.hs, b.nlast
  404f94:	mov	w0, #0xffffffff            	// #-1
  404f98:	b	405030 <ferror@plt+0x31a0>
  404f9c:	ldr	x0, [sp, #56]
  404fa0:	ldrsb	w0, [x0]
  404fa4:	cmp	w0, #0x2b
  404fa8:	b.ne	404fbc <ferror@plt+0x312c>  // b.any
  404fac:	ldr	x0, [sp, #56]
  404fb0:	add	x0, x0, #0x1
  404fb4:	str	x0, [sp, #72]
  404fb8:	b	404fcc <ferror@plt+0x313c>
  404fbc:	ldr	x0, [sp, #56]
  404fc0:	str	x0, [sp, #72]
  404fc4:	ldr	x0, [sp, #32]
  404fc8:	str	xzr, [x0]
  404fcc:	ldr	x0, [sp, #32]
  404fd0:	ldr	x0, [x0]
  404fd4:	lsl	x0, x0, #2
  404fd8:	ldr	x1, [sp, #48]
  404fdc:	add	x4, x1, x0
  404fe0:	ldr	x0, [sp, #32]
  404fe4:	ldr	x0, [x0]
  404fe8:	ldr	x1, [sp, #40]
  404fec:	sub	x0, x1, x0
  404ff0:	ldr	x3, [sp, #24]
  404ff4:	mov	x2, x0
  404ff8:	mov	x1, x4
  404ffc:	ldr	x0, [sp, #72]
  405000:	bl	404d78 <ferror@plt+0x2ee8>
  405004:	str	w0, [sp, #68]
  405008:	ldr	w0, [sp, #68]
  40500c:	cmp	w0, #0x0
  405010:	b.le	40502c <ferror@plt+0x319c>
  405014:	ldr	x0, [sp, #32]
  405018:	ldr	x1, [x0]
  40501c:	ldrsw	x0, [sp, #68]
  405020:	add	x1, x1, x0
  405024:	ldr	x0, [sp, #32]
  405028:	str	x1, [x0]
  40502c:	ldr	w0, [sp, #68]
  405030:	ldp	x29, x30, [sp], #80
  405034:	ret
  405038:	stp	x29, x30, [sp, #-80]!
  40503c:	mov	x29, sp
  405040:	str	x0, [sp, #40]
  405044:	str	x1, [sp, #32]
  405048:	str	x2, [sp, #24]
  40504c:	str	xzr, [sp, #72]
  405050:	ldr	x0, [sp, #40]
  405054:	cmp	x0, #0x0
  405058:	b.eq	405074 <ferror@plt+0x31e4>  // b.none
  40505c:	ldr	x0, [sp, #24]
  405060:	cmp	x0, #0x0
  405064:	b.eq	405074 <ferror@plt+0x31e4>  // b.none
  405068:	ldr	x0, [sp, #32]
  40506c:	cmp	x0, #0x0
  405070:	b.ne	40507c <ferror@plt+0x31ec>  // b.any
  405074:	mov	w0, #0xffffffea            	// #-22
  405078:	b	4051f8 <ferror@plt+0x3368>
  40507c:	ldr	x0, [sp, #40]
  405080:	str	x0, [sp, #64]
  405084:	b	4051d0 <ferror@plt+0x3340>
  405088:	str	xzr, [sp, #56]
  40508c:	ldr	x0, [sp, #72]
  405090:	cmp	x0, #0x0
  405094:	b.ne	4050a0 <ferror@plt+0x3210>  // b.any
  405098:	ldr	x0, [sp, #64]
  40509c:	str	x0, [sp, #72]
  4050a0:	ldr	x0, [sp, #64]
  4050a4:	ldrsb	w0, [x0]
  4050a8:	cmp	w0, #0x2c
  4050ac:	b.ne	4050b8 <ferror@plt+0x3228>  // b.any
  4050b0:	ldr	x0, [sp, #64]
  4050b4:	str	x0, [sp, #56]
  4050b8:	ldr	x0, [sp, #64]
  4050bc:	add	x0, x0, #0x1
  4050c0:	ldrsb	w0, [x0]
  4050c4:	cmp	w0, #0x0
  4050c8:	b.ne	4050d8 <ferror@plt+0x3248>  // b.any
  4050cc:	ldr	x0, [sp, #64]
  4050d0:	add	x0, x0, #0x1
  4050d4:	str	x0, [sp, #56]
  4050d8:	ldr	x0, [sp, #72]
  4050dc:	cmp	x0, #0x0
  4050e0:	b.eq	4051c0 <ferror@plt+0x3330>  // b.none
  4050e4:	ldr	x0, [sp, #56]
  4050e8:	cmp	x0, #0x0
  4050ec:	b.eq	4051c0 <ferror@plt+0x3330>  // b.none
  4050f0:	ldr	x1, [sp, #56]
  4050f4:	ldr	x0, [sp, #72]
  4050f8:	cmp	x1, x0
  4050fc:	b.hi	405108 <ferror@plt+0x3278>  // b.pmore
  405100:	mov	w0, #0xffffffff            	// #-1
  405104:	b	4051f8 <ferror@plt+0x3368>
  405108:	ldr	x1, [sp, #56]
  40510c:	ldr	x0, [sp, #72]
  405110:	sub	x0, x1, x0
  405114:	ldr	x2, [sp, #24]
  405118:	mov	x1, x0
  40511c:	ldr	x0, [sp, #72]
  405120:	blr	x2
  405124:	str	w0, [sp, #52]
  405128:	ldr	w0, [sp, #52]
  40512c:	cmp	w0, #0x0
  405130:	b.ge	40513c <ferror@plt+0x32ac>  // b.tcont
  405134:	ldr	w0, [sp, #52]
  405138:	b	4051f8 <ferror@plt+0x3368>
  40513c:	ldr	w0, [sp, #52]
  405140:	add	w1, w0, #0x7
  405144:	cmp	w0, #0x0
  405148:	csel	w0, w1, w0, lt  // lt = tstop
  40514c:	asr	w0, w0, #3
  405150:	mov	w3, w0
  405154:	sxtw	x0, w3
  405158:	ldr	x1, [sp, #32]
  40515c:	add	x0, x1, x0
  405160:	ldrsb	w2, [x0]
  405164:	ldr	w0, [sp, #52]
  405168:	negs	w1, w0
  40516c:	and	w0, w0, #0x7
  405170:	and	w1, w1, #0x7
  405174:	csneg	w0, w0, w1, mi  // mi = first
  405178:	mov	w1, #0x1                   	// #1
  40517c:	lsl	w0, w1, w0
  405180:	sxtb	w1, w0
  405184:	sxtw	x0, w3
  405188:	ldr	x3, [sp, #32]
  40518c:	add	x0, x3, x0
  405190:	orr	w1, w2, w1
  405194:	sxtb	w1, w1
  405198:	strb	w1, [x0]
  40519c:	str	xzr, [sp, #72]
  4051a0:	ldr	x0, [sp, #56]
  4051a4:	cmp	x0, #0x0
  4051a8:	b.eq	4051c4 <ferror@plt+0x3334>  // b.none
  4051ac:	ldr	x0, [sp, #56]
  4051b0:	ldrsb	w0, [x0]
  4051b4:	cmp	w0, #0x0
  4051b8:	b.eq	4051f0 <ferror@plt+0x3360>  // b.none
  4051bc:	b	4051c4 <ferror@plt+0x3334>
  4051c0:	nop
  4051c4:	ldr	x0, [sp, #64]
  4051c8:	add	x0, x0, #0x1
  4051cc:	str	x0, [sp, #64]
  4051d0:	ldr	x0, [sp, #64]
  4051d4:	cmp	x0, #0x0
  4051d8:	b.eq	4051f4 <ferror@plt+0x3364>  // b.none
  4051dc:	ldr	x0, [sp, #64]
  4051e0:	ldrsb	w0, [x0]
  4051e4:	cmp	w0, #0x0
  4051e8:	b.ne	405088 <ferror@plt+0x31f8>  // b.any
  4051ec:	b	4051f4 <ferror@plt+0x3364>
  4051f0:	nop
  4051f4:	mov	w0, #0x0                   	// #0
  4051f8:	ldp	x29, x30, [sp], #80
  4051fc:	ret
  405200:	stp	x29, x30, [sp, #-80]!
  405204:	mov	x29, sp
  405208:	str	x0, [sp, #40]
  40520c:	str	x1, [sp, #32]
  405210:	str	x2, [sp, #24]
  405214:	str	xzr, [sp, #72]
  405218:	ldr	x0, [sp, #40]
  40521c:	cmp	x0, #0x0
  405220:	b.eq	40523c <ferror@plt+0x33ac>  // b.none
  405224:	ldr	x0, [sp, #24]
  405228:	cmp	x0, #0x0
  40522c:	b.eq	40523c <ferror@plt+0x33ac>  // b.none
  405230:	ldr	x0, [sp, #32]
  405234:	cmp	x0, #0x0
  405238:	b.ne	405244 <ferror@plt+0x33b4>  // b.any
  40523c:	mov	w0, #0xffffffea            	// #-22
  405240:	b	405378 <ferror@plt+0x34e8>
  405244:	ldr	x0, [sp, #40]
  405248:	str	x0, [sp, #64]
  40524c:	b	405350 <ferror@plt+0x34c0>
  405250:	str	xzr, [sp, #56]
  405254:	ldr	x0, [sp, #72]
  405258:	cmp	x0, #0x0
  40525c:	b.ne	405268 <ferror@plt+0x33d8>  // b.any
  405260:	ldr	x0, [sp, #64]
  405264:	str	x0, [sp, #72]
  405268:	ldr	x0, [sp, #64]
  40526c:	ldrsb	w0, [x0]
  405270:	cmp	w0, #0x2c
  405274:	b.ne	405280 <ferror@plt+0x33f0>  // b.any
  405278:	ldr	x0, [sp, #64]
  40527c:	str	x0, [sp, #56]
  405280:	ldr	x0, [sp, #64]
  405284:	add	x0, x0, #0x1
  405288:	ldrsb	w0, [x0]
  40528c:	cmp	w0, #0x0
  405290:	b.ne	4052a0 <ferror@plt+0x3410>  // b.any
  405294:	ldr	x0, [sp, #64]
  405298:	add	x0, x0, #0x1
  40529c:	str	x0, [sp, #56]
  4052a0:	ldr	x0, [sp, #72]
  4052a4:	cmp	x0, #0x0
  4052a8:	b.eq	405340 <ferror@plt+0x34b0>  // b.none
  4052ac:	ldr	x0, [sp, #56]
  4052b0:	cmp	x0, #0x0
  4052b4:	b.eq	405340 <ferror@plt+0x34b0>  // b.none
  4052b8:	ldr	x1, [sp, #56]
  4052bc:	ldr	x0, [sp, #72]
  4052c0:	cmp	x1, x0
  4052c4:	b.hi	4052d0 <ferror@plt+0x3440>  // b.pmore
  4052c8:	mov	w0, #0xffffffff            	// #-1
  4052cc:	b	405378 <ferror@plt+0x34e8>
  4052d0:	ldr	x1, [sp, #56]
  4052d4:	ldr	x0, [sp, #72]
  4052d8:	sub	x0, x1, x0
  4052dc:	ldr	x2, [sp, #24]
  4052e0:	mov	x1, x0
  4052e4:	ldr	x0, [sp, #72]
  4052e8:	blr	x2
  4052ec:	str	x0, [sp, #48]
  4052f0:	ldr	x0, [sp, #48]
  4052f4:	cmp	x0, #0x0
  4052f8:	b.ge	405304 <ferror@plt+0x3474>  // b.tcont
  4052fc:	ldr	x0, [sp, #48]
  405300:	b	405378 <ferror@plt+0x34e8>
  405304:	ldr	x0, [sp, #32]
  405308:	ldr	x1, [x0]
  40530c:	ldr	x0, [sp, #48]
  405310:	orr	x1, x1, x0
  405314:	ldr	x0, [sp, #32]
  405318:	str	x1, [x0]
  40531c:	str	xzr, [sp, #72]
  405320:	ldr	x0, [sp, #56]
  405324:	cmp	x0, #0x0
  405328:	b.eq	405344 <ferror@plt+0x34b4>  // b.none
  40532c:	ldr	x0, [sp, #56]
  405330:	ldrsb	w0, [x0]
  405334:	cmp	w0, #0x0
  405338:	b.eq	405370 <ferror@plt+0x34e0>  // b.none
  40533c:	b	405344 <ferror@plt+0x34b4>
  405340:	nop
  405344:	ldr	x0, [sp, #64]
  405348:	add	x0, x0, #0x1
  40534c:	str	x0, [sp, #64]
  405350:	ldr	x0, [sp, #64]
  405354:	cmp	x0, #0x0
  405358:	b.eq	405374 <ferror@plt+0x34e4>  // b.none
  40535c:	ldr	x0, [sp, #64]
  405360:	ldrsb	w0, [x0]
  405364:	cmp	w0, #0x0
  405368:	b.ne	405250 <ferror@plt+0x33c0>  // b.any
  40536c:	b	405374 <ferror@plt+0x34e4>
  405370:	nop
  405374:	mov	w0, #0x0                   	// #0
  405378:	ldp	x29, x30, [sp], #80
  40537c:	ret
  405380:	stp	x29, x30, [sp, #-64]!
  405384:	mov	x29, sp
  405388:	str	x0, [sp, #40]
  40538c:	str	x1, [sp, #32]
  405390:	str	x2, [sp, #24]
  405394:	str	w3, [sp, #20]
  405398:	str	xzr, [sp, #56]
  40539c:	ldr	x0, [sp, #40]
  4053a0:	cmp	x0, #0x0
  4053a4:	b.ne	4053b0 <ferror@plt+0x3520>  // b.any
  4053a8:	mov	w0, #0x0                   	// #0
  4053ac:	b	40558c <ferror@plt+0x36fc>
  4053b0:	ldr	x0, [sp, #32]
  4053b4:	ldr	w1, [sp, #20]
  4053b8:	str	w1, [x0]
  4053bc:	ldr	x0, [sp, #32]
  4053c0:	ldr	w1, [x0]
  4053c4:	ldr	x0, [sp, #24]
  4053c8:	str	w1, [x0]
  4053cc:	bl	401e30 <__errno_location@plt>
  4053d0:	str	wzr, [x0]
  4053d4:	ldr	x0, [sp, #40]
  4053d8:	ldrsb	w0, [x0]
  4053dc:	cmp	w0, #0x3a
  4053e0:	b.ne	405454 <ferror@plt+0x35c4>  // b.any
  4053e4:	ldr	x0, [sp, #40]
  4053e8:	add	x0, x0, #0x1
  4053ec:	str	x0, [sp, #40]
  4053f0:	add	x0, sp, #0x38
  4053f4:	mov	w2, #0xa                   	// #10
  4053f8:	mov	x1, x0
  4053fc:	ldr	x0, [sp, #40]
  405400:	bl	401d00 <strtol@plt>
  405404:	mov	w1, w0
  405408:	ldr	x0, [sp, #24]
  40540c:	str	w1, [x0]
  405410:	bl	401e30 <__errno_location@plt>
  405414:	ldr	w0, [x0]
  405418:	cmp	w0, #0x0
  40541c:	b.ne	40544c <ferror@plt+0x35bc>  // b.any
  405420:	ldr	x0, [sp, #56]
  405424:	cmp	x0, #0x0
  405428:	b.eq	40544c <ferror@plt+0x35bc>  // b.none
  40542c:	ldr	x0, [sp, #56]
  405430:	ldrsb	w0, [x0]
  405434:	cmp	w0, #0x0
  405438:	b.ne	40544c <ferror@plt+0x35bc>  // b.any
  40543c:	ldr	x0, [sp, #56]
  405440:	ldr	x1, [sp, #40]
  405444:	cmp	x1, x0
  405448:	b.ne	405588 <ferror@plt+0x36f8>  // b.any
  40544c:	mov	w0, #0xffffffff            	// #-1
  405450:	b	40558c <ferror@plt+0x36fc>
  405454:	add	x0, sp, #0x38
  405458:	mov	w2, #0xa                   	// #10
  40545c:	mov	x1, x0
  405460:	ldr	x0, [sp, #40]
  405464:	bl	401d00 <strtol@plt>
  405468:	mov	w1, w0
  40546c:	ldr	x0, [sp, #32]
  405470:	str	w1, [x0]
  405474:	ldr	x0, [sp, #32]
  405478:	ldr	w1, [x0]
  40547c:	ldr	x0, [sp, #24]
  405480:	str	w1, [x0]
  405484:	bl	401e30 <__errno_location@plt>
  405488:	ldr	w0, [x0]
  40548c:	cmp	w0, #0x0
  405490:	b.ne	4054b0 <ferror@plt+0x3620>  // b.any
  405494:	ldr	x0, [sp, #56]
  405498:	cmp	x0, #0x0
  40549c:	b.eq	4054b0 <ferror@plt+0x3620>  // b.none
  4054a0:	ldr	x0, [sp, #56]
  4054a4:	ldr	x1, [sp, #40]
  4054a8:	cmp	x1, x0
  4054ac:	b.ne	4054b8 <ferror@plt+0x3628>  // b.any
  4054b0:	mov	w0, #0xffffffff            	// #-1
  4054b4:	b	40558c <ferror@plt+0x36fc>
  4054b8:	ldr	x0, [sp, #56]
  4054bc:	ldrsb	w0, [x0]
  4054c0:	cmp	w0, #0x3a
  4054c4:	b.ne	4054ec <ferror@plt+0x365c>  // b.any
  4054c8:	ldr	x0, [sp, #56]
  4054cc:	add	x0, x0, #0x1
  4054d0:	ldrsb	w0, [x0]
  4054d4:	cmp	w0, #0x0
  4054d8:	b.ne	4054ec <ferror@plt+0x365c>  // b.any
  4054dc:	ldr	x0, [sp, #24]
  4054e0:	ldr	w1, [sp, #20]
  4054e4:	str	w1, [x0]
  4054e8:	b	405588 <ferror@plt+0x36f8>
  4054ec:	ldr	x0, [sp, #56]
  4054f0:	ldrsb	w0, [x0]
  4054f4:	cmp	w0, #0x2d
  4054f8:	b.eq	40550c <ferror@plt+0x367c>  // b.none
  4054fc:	ldr	x0, [sp, #56]
  405500:	ldrsb	w0, [x0]
  405504:	cmp	w0, #0x3a
  405508:	b.ne	405588 <ferror@plt+0x36f8>  // b.any
  40550c:	ldr	x0, [sp, #56]
  405510:	add	x0, x0, #0x1
  405514:	str	x0, [sp, #40]
  405518:	str	xzr, [sp, #56]
  40551c:	bl	401e30 <__errno_location@plt>
  405520:	str	wzr, [x0]
  405524:	add	x0, sp, #0x38
  405528:	mov	w2, #0xa                   	// #10
  40552c:	mov	x1, x0
  405530:	ldr	x0, [sp, #40]
  405534:	bl	401d00 <strtol@plt>
  405538:	mov	w1, w0
  40553c:	ldr	x0, [sp, #24]
  405540:	str	w1, [x0]
  405544:	bl	401e30 <__errno_location@plt>
  405548:	ldr	w0, [x0]
  40554c:	cmp	w0, #0x0
  405550:	b.ne	405580 <ferror@plt+0x36f0>  // b.any
  405554:	ldr	x0, [sp, #56]
  405558:	cmp	x0, #0x0
  40555c:	b.eq	405580 <ferror@plt+0x36f0>  // b.none
  405560:	ldr	x0, [sp, #56]
  405564:	ldrsb	w0, [x0]
  405568:	cmp	w0, #0x0
  40556c:	b.ne	405580 <ferror@plt+0x36f0>  // b.any
  405570:	ldr	x0, [sp, #56]
  405574:	ldr	x1, [sp, #40]
  405578:	cmp	x1, x0
  40557c:	b.ne	405588 <ferror@plt+0x36f8>  // b.any
  405580:	mov	w0, #0xffffffff            	// #-1
  405584:	b	40558c <ferror@plt+0x36fc>
  405588:	mov	w0, #0x0                   	// #0
  40558c:	ldp	x29, x30, [sp], #64
  405590:	ret
  405594:	sub	sp, sp, #0x20
  405598:	str	x0, [sp, #8]
  40559c:	str	x1, [sp]
  4055a0:	ldr	x0, [sp, #8]
  4055a4:	str	x0, [sp, #24]
  4055a8:	ldr	x0, [sp]
  4055ac:	str	xzr, [x0]
  4055b0:	b	4055c0 <ferror@plt+0x3730>
  4055b4:	ldr	x0, [sp, #24]
  4055b8:	add	x0, x0, #0x1
  4055bc:	str	x0, [sp, #24]
  4055c0:	ldr	x0, [sp, #24]
  4055c4:	cmp	x0, #0x0
  4055c8:	b.eq	4055f0 <ferror@plt+0x3760>  // b.none
  4055cc:	ldr	x0, [sp, #24]
  4055d0:	ldrsb	w0, [x0]
  4055d4:	cmp	w0, #0x2f
  4055d8:	b.ne	4055f0 <ferror@plt+0x3760>  // b.any
  4055dc:	ldr	x0, [sp, #24]
  4055e0:	add	x0, x0, #0x1
  4055e4:	ldrsb	w0, [x0]
  4055e8:	cmp	w0, #0x2f
  4055ec:	b.eq	4055b4 <ferror@plt+0x3724>  // b.none
  4055f0:	ldr	x0, [sp, #24]
  4055f4:	cmp	x0, #0x0
  4055f8:	b.eq	40560c <ferror@plt+0x377c>  // b.none
  4055fc:	ldr	x0, [sp, #24]
  405600:	ldrsb	w0, [x0]
  405604:	cmp	w0, #0x0
  405608:	b.ne	405614 <ferror@plt+0x3784>  // b.any
  40560c:	mov	x0, #0x0                   	// #0
  405610:	b	405674 <ferror@plt+0x37e4>
  405614:	ldr	x0, [sp]
  405618:	mov	x1, #0x1                   	// #1
  40561c:	str	x1, [x0]
  405620:	ldr	x0, [sp, #24]
  405624:	add	x0, x0, #0x1
  405628:	str	x0, [sp, #16]
  40562c:	b	405650 <ferror@plt+0x37c0>
  405630:	ldr	x0, [sp]
  405634:	ldr	x0, [x0]
  405638:	add	x1, x0, #0x1
  40563c:	ldr	x0, [sp]
  405640:	str	x1, [x0]
  405644:	ldr	x0, [sp, #16]
  405648:	add	x0, x0, #0x1
  40564c:	str	x0, [sp, #16]
  405650:	ldr	x0, [sp, #16]
  405654:	ldrsb	w0, [x0]
  405658:	cmp	w0, #0x0
  40565c:	b.eq	405670 <ferror@plt+0x37e0>  // b.none
  405660:	ldr	x0, [sp, #16]
  405664:	ldrsb	w0, [x0]
  405668:	cmp	w0, #0x2f
  40566c:	b.ne	405630 <ferror@plt+0x37a0>  // b.any
  405670:	ldr	x0, [sp, #24]
  405674:	add	sp, sp, #0x20
  405678:	ret
  40567c:	stp	x29, x30, [sp, #-64]!
  405680:	mov	x29, sp
  405684:	str	x0, [sp, #24]
  405688:	str	x1, [sp, #16]
  40568c:	b	40578c <ferror@plt+0x38fc>
  405690:	add	x0, sp, #0x28
  405694:	mov	x1, x0
  405698:	ldr	x0, [sp, #24]
  40569c:	bl	405594 <ferror@plt+0x3704>
  4056a0:	str	x0, [sp, #56]
  4056a4:	add	x0, sp, #0x20
  4056a8:	mov	x1, x0
  4056ac:	ldr	x0, [sp, #16]
  4056b0:	bl	405594 <ferror@plt+0x3704>
  4056b4:	str	x0, [sp, #48]
  4056b8:	ldr	x1, [sp, #40]
  4056bc:	ldr	x0, [sp, #32]
  4056c0:	add	x0, x1, x0
  4056c4:	cmp	x0, #0x0
  4056c8:	b.ne	4056d4 <ferror@plt+0x3844>  // b.any
  4056cc:	mov	w0, #0x1                   	// #1
  4056d0:	b	4057a8 <ferror@plt+0x3918>
  4056d4:	ldr	x1, [sp, #40]
  4056d8:	ldr	x0, [sp, #32]
  4056dc:	add	x0, x1, x0
  4056e0:	cmp	x0, #0x1
  4056e4:	b.ne	405728 <ferror@plt+0x3898>  // b.any
  4056e8:	ldr	x0, [sp, #56]
  4056ec:	cmp	x0, #0x0
  4056f0:	b.eq	405704 <ferror@plt+0x3874>  // b.none
  4056f4:	ldr	x0, [sp, #56]
  4056f8:	ldrsb	w0, [x0]
  4056fc:	cmp	w0, #0x2f
  405700:	b.eq	405720 <ferror@plt+0x3890>  // b.none
  405704:	ldr	x0, [sp, #48]
  405708:	cmp	x0, #0x0
  40570c:	b.eq	405728 <ferror@plt+0x3898>  // b.none
  405710:	ldr	x0, [sp, #48]
  405714:	ldrsb	w0, [x0]
  405718:	cmp	w0, #0x2f
  40571c:	b.ne	405728 <ferror@plt+0x3898>  // b.any
  405720:	mov	w0, #0x1                   	// #1
  405724:	b	4057a8 <ferror@plt+0x3918>
  405728:	ldr	x0, [sp, #56]
  40572c:	cmp	x0, #0x0
  405730:	b.eq	4057a4 <ferror@plt+0x3914>  // b.none
  405734:	ldr	x0, [sp, #48]
  405738:	cmp	x0, #0x0
  40573c:	b.eq	4057a4 <ferror@plt+0x3914>  // b.none
  405740:	ldr	x1, [sp, #40]
  405744:	ldr	x0, [sp, #32]
  405748:	cmp	x1, x0
  40574c:	b.ne	4057a4 <ferror@plt+0x3914>  // b.any
  405750:	ldr	x0, [sp, #40]
  405754:	mov	x2, x0
  405758:	ldr	x1, [sp, #48]
  40575c:	ldr	x0, [sp, #56]
  405760:	bl	401b80 <strncmp@plt>
  405764:	cmp	w0, #0x0
  405768:	b.ne	4057a4 <ferror@plt+0x3914>  // b.any
  40576c:	ldr	x0, [sp, #40]
  405770:	ldr	x1, [sp, #56]
  405774:	add	x0, x1, x0
  405778:	str	x0, [sp, #24]
  40577c:	ldr	x0, [sp, #32]
  405780:	ldr	x1, [sp, #48]
  405784:	add	x0, x1, x0
  405788:	str	x0, [sp, #16]
  40578c:	ldr	x0, [sp, #24]
  405790:	cmp	x0, #0x0
  405794:	b.eq	4057a4 <ferror@plt+0x3914>  // b.none
  405798:	ldr	x0, [sp, #16]
  40579c:	cmp	x0, #0x0
  4057a0:	b.ne	405690 <ferror@plt+0x3800>  // b.any
  4057a4:	mov	w0, #0x0                   	// #0
  4057a8:	ldp	x29, x30, [sp], #64
  4057ac:	ret
  4057b0:	stp	x29, x30, [sp, #-64]!
  4057b4:	mov	x29, sp
  4057b8:	str	x0, [sp, #40]
  4057bc:	str	x1, [sp, #32]
  4057c0:	str	x2, [sp, #24]
  4057c4:	ldr	x0, [sp, #40]
  4057c8:	cmp	x0, #0x0
  4057cc:	b.ne	4057ec <ferror@plt+0x395c>  // b.any
  4057d0:	ldr	x0, [sp, #32]
  4057d4:	cmp	x0, #0x0
  4057d8:	b.ne	4057ec <ferror@plt+0x395c>  // b.any
  4057dc:	adrp	x0, 407000 <ferror@plt+0x5170>
  4057e0:	add	x0, x0, #0xaa8
  4057e4:	bl	401c00 <strdup@plt>
  4057e8:	b	405910 <ferror@plt+0x3a80>
  4057ec:	ldr	x0, [sp, #40]
  4057f0:	cmp	x0, #0x0
  4057f4:	b.ne	405808 <ferror@plt+0x3978>  // b.any
  4057f8:	ldr	x1, [sp, #24]
  4057fc:	ldr	x0, [sp, #32]
  405800:	bl	401d50 <strndup@plt>
  405804:	b	405910 <ferror@plt+0x3a80>
  405808:	ldr	x0, [sp, #32]
  40580c:	cmp	x0, #0x0
  405810:	b.ne	405820 <ferror@plt+0x3990>  // b.any
  405814:	ldr	x0, [sp, #40]
  405818:	bl	401c00 <strdup@plt>
  40581c:	b	405910 <ferror@plt+0x3a80>
  405820:	ldr	x0, [sp, #40]
  405824:	cmp	x0, #0x0
  405828:	b.ne	40584c <ferror@plt+0x39bc>  // b.any
  40582c:	adrp	x0, 407000 <ferror@plt+0x5170>
  405830:	add	x3, x0, #0xb08
  405834:	mov	w2, #0x383                 	// #899
  405838:	adrp	x0, 407000 <ferror@plt+0x5170>
  40583c:	add	x1, x0, #0xab0
  405840:	adrp	x0, 407000 <ferror@plt+0x5170>
  405844:	add	x0, x0, #0xac0
  405848:	bl	401e20 <__assert_fail@plt>
  40584c:	ldr	x0, [sp, #32]
  405850:	cmp	x0, #0x0
  405854:	b.ne	405878 <ferror@plt+0x39e8>  // b.any
  405858:	adrp	x0, 407000 <ferror@plt+0x5170>
  40585c:	add	x3, x0, #0xb08
  405860:	mov	w2, #0x384                 	// #900
  405864:	adrp	x0, 407000 <ferror@plt+0x5170>
  405868:	add	x1, x0, #0xab0
  40586c:	adrp	x0, 407000 <ferror@plt+0x5170>
  405870:	add	x0, x0, #0xac8
  405874:	bl	401e20 <__assert_fail@plt>
  405878:	ldr	x0, [sp, #40]
  40587c:	bl	401a20 <strlen@plt>
  405880:	str	x0, [sp, #56]
  405884:	ldr	x0, [sp, #56]
  405888:	mvn	x0, x0
  40588c:	ldr	x1, [sp, #24]
  405890:	cmp	x1, x0
  405894:	b.ls	4058a0 <ferror@plt+0x3a10>  // b.plast
  405898:	mov	x0, #0x0                   	// #0
  40589c:	b	405910 <ferror@plt+0x3a80>
  4058a0:	ldr	x1, [sp, #56]
  4058a4:	ldr	x0, [sp, #24]
  4058a8:	add	x0, x1, x0
  4058ac:	add	x0, x0, #0x1
  4058b0:	bl	401b70 <malloc@plt>
  4058b4:	str	x0, [sp, #48]
  4058b8:	ldr	x0, [sp, #48]
  4058bc:	cmp	x0, #0x0
  4058c0:	b.ne	4058cc <ferror@plt+0x3a3c>  // b.any
  4058c4:	mov	x0, #0x0                   	// #0
  4058c8:	b	405910 <ferror@plt+0x3a80>
  4058cc:	ldr	x2, [sp, #56]
  4058d0:	ldr	x1, [sp, #40]
  4058d4:	ldr	x0, [sp, #48]
  4058d8:	bl	4019f0 <memcpy@plt>
  4058dc:	ldr	x1, [sp, #48]
  4058e0:	ldr	x0, [sp, #56]
  4058e4:	add	x0, x1, x0
  4058e8:	ldr	x2, [sp, #24]
  4058ec:	ldr	x1, [sp, #32]
  4058f0:	bl	4019f0 <memcpy@plt>
  4058f4:	ldr	x1, [sp, #56]
  4058f8:	ldr	x0, [sp, #24]
  4058fc:	add	x0, x1, x0
  405900:	ldr	x1, [sp, #48]
  405904:	add	x0, x1, x0
  405908:	strb	wzr, [x0]
  40590c:	ldr	x0, [sp, #48]
  405910:	ldp	x29, x30, [sp], #64
  405914:	ret
  405918:	stp	x29, x30, [sp, #-32]!
  40591c:	mov	x29, sp
  405920:	str	x0, [sp, #24]
  405924:	str	x1, [sp, #16]
  405928:	ldr	x0, [sp, #16]
  40592c:	cmp	x0, #0x0
  405930:	b.eq	405940 <ferror@plt+0x3ab0>  // b.none
  405934:	ldr	x0, [sp, #16]
  405938:	bl	401a20 <strlen@plt>
  40593c:	b	405944 <ferror@plt+0x3ab4>
  405940:	mov	x0, #0x0                   	// #0
  405944:	mov	x2, x0
  405948:	ldr	x1, [sp, #16]
  40594c:	ldr	x0, [sp, #24]
  405950:	bl	4057b0 <ferror@plt+0x3920>
  405954:	ldp	x29, x30, [sp], #32
  405958:	ret
  40595c:	stp	x29, x30, [sp, #-304]!
  405960:	mov	x29, sp
  405964:	str	x0, [sp, #56]
  405968:	str	x1, [sp, #48]
  40596c:	str	x2, [sp, #256]
  405970:	str	x3, [sp, #264]
  405974:	str	x4, [sp, #272]
  405978:	str	x5, [sp, #280]
  40597c:	str	x6, [sp, #288]
  405980:	str	x7, [sp, #296]
  405984:	str	q0, [sp, #128]
  405988:	str	q1, [sp, #144]
  40598c:	str	q2, [sp, #160]
  405990:	str	q3, [sp, #176]
  405994:	str	q4, [sp, #192]
  405998:	str	q5, [sp, #208]
  40599c:	str	q6, [sp, #224]
  4059a0:	str	q7, [sp, #240]
  4059a4:	add	x0, sp, #0x130
  4059a8:	str	x0, [sp, #80]
  4059ac:	add	x0, sp, #0x130
  4059b0:	str	x0, [sp, #88]
  4059b4:	add	x0, sp, #0x100
  4059b8:	str	x0, [sp, #96]
  4059bc:	mov	w0, #0xffffffd0            	// #-48
  4059c0:	str	w0, [sp, #104]
  4059c4:	mov	w0, #0xffffff80            	// #-128
  4059c8:	str	w0, [sp, #108]
  4059cc:	add	x2, sp, #0x10
  4059d0:	add	x3, sp, #0x50
  4059d4:	ldp	x0, x1, [x3]
  4059d8:	stp	x0, x1, [x2]
  4059dc:	ldp	x0, x1, [x3, #16]
  4059e0:	stp	x0, x1, [x2, #16]
  4059e4:	add	x1, sp, #0x10
  4059e8:	add	x0, sp, #0x48
  4059ec:	mov	x2, x1
  4059f0:	ldr	x1, [sp, #48]
  4059f4:	bl	401d40 <vasprintf@plt>
  4059f8:	str	w0, [sp, #124]
  4059fc:	ldr	w0, [sp, #124]
  405a00:	cmp	w0, #0x0
  405a04:	b.ge	405a10 <ferror@plt+0x3b80>  // b.tcont
  405a08:	mov	x0, #0x0                   	// #0
  405a0c:	b	405a38 <ferror@plt+0x3ba8>
  405a10:	ldr	x0, [sp, #72]
  405a14:	ldrsw	x1, [sp, #124]
  405a18:	mov	x2, x1
  405a1c:	mov	x1, x0
  405a20:	ldr	x0, [sp, #56]
  405a24:	bl	4057b0 <ferror@plt+0x3920>
  405a28:	str	x0, [sp, #112]
  405a2c:	ldr	x0, [sp, #72]
  405a30:	bl	401d10 <free@plt>
  405a34:	ldr	x0, [sp, #112]
  405a38:	ldp	x29, x30, [sp], #304
  405a3c:	ret
  405a40:	stp	x29, x30, [sp, #-48]!
  405a44:	mov	x29, sp
  405a48:	str	x0, [sp, #24]
  405a4c:	str	x1, [sp, #16]
  405a50:	str	wzr, [sp, #44]
  405a54:	str	wzr, [sp, #40]
  405a58:	b	405ac4 <ferror@plt+0x3c34>
  405a5c:	ldr	w0, [sp, #44]
  405a60:	cmp	w0, #0x0
  405a64:	b.eq	405a70 <ferror@plt+0x3be0>  // b.none
  405a68:	str	wzr, [sp, #44]
  405a6c:	b	405ab8 <ferror@plt+0x3c28>
  405a70:	ldrsw	x0, [sp, #40]
  405a74:	ldr	x1, [sp, #24]
  405a78:	add	x0, x1, x0
  405a7c:	ldrsb	w0, [x0]
  405a80:	cmp	w0, #0x5c
  405a84:	b.ne	405a94 <ferror@plt+0x3c04>  // b.any
  405a88:	mov	w0, #0x1                   	// #1
  405a8c:	str	w0, [sp, #44]
  405a90:	b	405ab8 <ferror@plt+0x3c28>
  405a94:	ldrsw	x0, [sp, #40]
  405a98:	ldr	x1, [sp, #24]
  405a9c:	add	x0, x1, x0
  405aa0:	ldrsb	w0, [x0]
  405aa4:	mov	w1, w0
  405aa8:	ldr	x0, [sp, #16]
  405aac:	bl	401d70 <strchr@plt>
  405ab0:	cmp	x0, #0x0
  405ab4:	b.ne	405ae0 <ferror@plt+0x3c50>  // b.any
  405ab8:	ldr	w0, [sp, #40]
  405abc:	add	w0, w0, #0x1
  405ac0:	str	w0, [sp, #40]
  405ac4:	ldrsw	x0, [sp, #40]
  405ac8:	ldr	x1, [sp, #24]
  405acc:	add	x0, x1, x0
  405ad0:	ldrsb	w0, [x0]
  405ad4:	cmp	w0, #0x0
  405ad8:	b.ne	405a5c <ferror@plt+0x3bcc>  // b.any
  405adc:	b	405ae4 <ferror@plt+0x3c54>
  405ae0:	nop
  405ae4:	ldr	w1, [sp, #40]
  405ae8:	ldr	w0, [sp, #44]
  405aec:	sub	w0, w1, w0
  405af0:	sxtw	x0, w0
  405af4:	ldp	x29, x30, [sp], #48
  405af8:	ret
  405afc:	stp	x29, x30, [sp, #-64]!
  405b00:	mov	x29, sp
  405b04:	str	x0, [sp, #40]
  405b08:	str	x1, [sp, #32]
  405b0c:	str	x2, [sp, #24]
  405b10:	str	w3, [sp, #20]
  405b14:	ldr	x0, [sp, #40]
  405b18:	ldr	x0, [x0]
  405b1c:	str	x0, [sp, #56]
  405b20:	ldr	x0, [sp, #56]
  405b24:	ldrsb	w0, [x0]
  405b28:	cmp	w0, #0x0
  405b2c:	b.ne	405b6c <ferror@plt+0x3cdc>  // b.any
  405b30:	ldr	x0, [sp, #40]
  405b34:	ldr	x0, [x0]
  405b38:	ldrsb	w0, [x0]
  405b3c:	cmp	w0, #0x0
  405b40:	b.eq	405b64 <ferror@plt+0x3cd4>  // b.none
  405b44:	adrp	x0, 407000 <ferror@plt+0x5170>
  405b48:	add	x3, x0, #0xb18
  405b4c:	mov	w2, #0x3c6                 	// #966
  405b50:	adrp	x0, 407000 <ferror@plt+0x5170>
  405b54:	add	x1, x0, #0xab0
  405b58:	adrp	x0, 407000 <ferror@plt+0x5170>
  405b5c:	add	x0, x0, #0xad0
  405b60:	bl	401e20 <__assert_fail@plt>
  405b64:	mov	x0, #0x0                   	// #0
  405b68:	b	405d9c <ferror@plt+0x3f0c>
  405b6c:	ldr	x1, [sp, #24]
  405b70:	ldr	x0, [sp, #56]
  405b74:	bl	401d60 <strspn@plt>
  405b78:	mov	x1, x0
  405b7c:	ldr	x0, [sp, #56]
  405b80:	add	x0, x0, x1
  405b84:	str	x0, [sp, #56]
  405b88:	ldr	x0, [sp, #56]
  405b8c:	ldrsb	w0, [x0]
  405b90:	cmp	w0, #0x0
  405b94:	b.ne	405bac <ferror@plt+0x3d1c>  // b.any
  405b98:	ldr	x0, [sp, #40]
  405b9c:	ldr	x1, [sp, #56]
  405ba0:	str	x1, [x0]
  405ba4:	mov	x0, #0x0                   	// #0
  405ba8:	b	405d9c <ferror@plt+0x3f0c>
  405bac:	ldr	w0, [sp, #20]
  405bb0:	cmp	w0, #0x0
  405bb4:	b.eq	405cd0 <ferror@plt+0x3e40>  // b.none
  405bb8:	ldr	x0, [sp, #56]
  405bbc:	ldrsb	w0, [x0]
  405bc0:	mov	w1, w0
  405bc4:	adrp	x0, 407000 <ferror@plt+0x5170>
  405bc8:	add	x0, x0, #0xae0
  405bcc:	bl	401d70 <strchr@plt>
  405bd0:	cmp	x0, #0x0
  405bd4:	b.eq	405cd0 <ferror@plt+0x3e40>  // b.none
  405bd8:	ldr	x0, [sp, #56]
  405bdc:	ldrsb	w0, [x0]
  405be0:	strb	w0, [sp, #48]
  405be4:	strb	wzr, [sp, #49]
  405be8:	ldr	x0, [sp, #56]
  405bec:	add	x0, x0, #0x1
  405bf0:	add	x1, sp, #0x30
  405bf4:	bl	405a40 <ferror@plt+0x3bb0>
  405bf8:	mov	x1, x0
  405bfc:	ldr	x0, [sp, #32]
  405c00:	str	x1, [x0]
  405c04:	ldr	x0, [sp, #32]
  405c08:	ldr	x0, [x0]
  405c0c:	add	x0, x0, #0x1
  405c10:	ldr	x1, [sp, #56]
  405c14:	add	x0, x1, x0
  405c18:	ldrsb	w0, [x0]
  405c1c:	cmp	w0, #0x0
  405c20:	b.eq	405c94 <ferror@plt+0x3e04>  // b.none
  405c24:	ldr	x0, [sp, #32]
  405c28:	ldr	x0, [x0]
  405c2c:	add	x0, x0, #0x1
  405c30:	ldr	x1, [sp, #56]
  405c34:	add	x0, x1, x0
  405c38:	ldrsb	w1, [x0]
  405c3c:	ldrsb	w0, [sp, #48]
  405c40:	cmp	w1, w0
  405c44:	b.ne	405c94 <ferror@plt+0x3e04>  // b.any
  405c48:	ldr	x0, [sp, #32]
  405c4c:	ldr	x0, [x0]
  405c50:	add	x0, x0, #0x2
  405c54:	ldr	x1, [sp, #56]
  405c58:	add	x0, x1, x0
  405c5c:	ldrsb	w0, [x0]
  405c60:	cmp	w0, #0x0
  405c64:	b.eq	405ca8 <ferror@plt+0x3e18>  // b.none
  405c68:	ldr	x0, [sp, #32]
  405c6c:	ldr	x0, [x0]
  405c70:	add	x0, x0, #0x2
  405c74:	ldr	x1, [sp, #56]
  405c78:	add	x0, x1, x0
  405c7c:	ldrsb	w0, [x0]
  405c80:	mov	w1, w0
  405c84:	ldr	x0, [sp, #24]
  405c88:	bl	401d70 <strchr@plt>
  405c8c:	cmp	x0, #0x0
  405c90:	b.ne	405ca8 <ferror@plt+0x3e18>  // b.any
  405c94:	ldr	x0, [sp, #40]
  405c98:	ldr	x1, [sp, #56]
  405c9c:	str	x1, [x0]
  405ca0:	mov	x0, #0x0                   	// #0
  405ca4:	b	405d9c <ferror@plt+0x3f0c>
  405ca8:	ldr	x0, [sp, #56]
  405cac:	add	x1, x0, #0x1
  405cb0:	str	x1, [sp, #56]
  405cb4:	ldr	x1, [sp, #32]
  405cb8:	ldr	x1, [x1]
  405cbc:	add	x1, x1, #0x2
  405cc0:	add	x1, x0, x1
  405cc4:	ldr	x0, [sp, #40]
  405cc8:	str	x1, [x0]
  405ccc:	b	405d98 <ferror@plt+0x3f08>
  405cd0:	ldr	w0, [sp, #20]
  405cd4:	cmp	w0, #0x0
  405cd8:	b.eq	405d68 <ferror@plt+0x3ed8>  // b.none
  405cdc:	ldr	x1, [sp, #24]
  405ce0:	ldr	x0, [sp, #56]
  405ce4:	bl	405a40 <ferror@plt+0x3bb0>
  405ce8:	mov	x1, x0
  405cec:	ldr	x0, [sp, #32]
  405cf0:	str	x1, [x0]
  405cf4:	ldr	x0, [sp, #32]
  405cf8:	ldr	x0, [x0]
  405cfc:	ldr	x1, [sp, #56]
  405d00:	add	x0, x1, x0
  405d04:	ldrsb	w0, [x0]
  405d08:	cmp	w0, #0x0
  405d0c:	b.eq	405d4c <ferror@plt+0x3ebc>  // b.none
  405d10:	ldr	x0, [sp, #32]
  405d14:	ldr	x0, [x0]
  405d18:	ldr	x1, [sp, #56]
  405d1c:	add	x0, x1, x0
  405d20:	ldrsb	w0, [x0]
  405d24:	mov	w1, w0
  405d28:	ldr	x0, [sp, #24]
  405d2c:	bl	401d70 <strchr@plt>
  405d30:	cmp	x0, #0x0
  405d34:	b.ne	405d4c <ferror@plt+0x3ebc>  // b.any
  405d38:	ldr	x0, [sp, #40]
  405d3c:	ldr	x1, [sp, #56]
  405d40:	str	x1, [x0]
  405d44:	mov	x0, #0x0                   	// #0
  405d48:	b	405d9c <ferror@plt+0x3f0c>
  405d4c:	ldr	x0, [sp, #32]
  405d50:	ldr	x0, [x0]
  405d54:	ldr	x1, [sp, #56]
  405d58:	add	x1, x1, x0
  405d5c:	ldr	x0, [sp, #40]
  405d60:	str	x1, [x0]
  405d64:	b	405d98 <ferror@plt+0x3f08>
  405d68:	ldr	x1, [sp, #24]
  405d6c:	ldr	x0, [sp, #56]
  405d70:	bl	401e00 <strcspn@plt>
  405d74:	mov	x1, x0
  405d78:	ldr	x0, [sp, #32]
  405d7c:	str	x1, [x0]
  405d80:	ldr	x0, [sp, #32]
  405d84:	ldr	x0, [x0]
  405d88:	ldr	x1, [sp, #56]
  405d8c:	add	x1, x1, x0
  405d90:	ldr	x0, [sp, #40]
  405d94:	str	x1, [x0]
  405d98:	ldr	x0, [sp, #56]
  405d9c:	ldp	x29, x30, [sp], #64
  405da0:	ret
  405da4:	stp	x29, x30, [sp, #-48]!
  405da8:	mov	x29, sp
  405dac:	str	x0, [sp, #24]
  405db0:	ldr	x0, [sp, #24]
  405db4:	bl	401bb0 <fgetc@plt>
  405db8:	str	w0, [sp, #44]
  405dbc:	ldr	w0, [sp, #44]
  405dc0:	cmn	w0, #0x1
  405dc4:	b.ne	405dd0 <ferror@plt+0x3f40>  // b.any
  405dc8:	mov	w0, #0x1                   	// #1
  405dcc:	b	405de0 <ferror@plt+0x3f50>
  405dd0:	ldr	w0, [sp, #44]
  405dd4:	cmp	w0, #0xa
  405dd8:	b.ne	405db0 <ferror@plt+0x3f20>  // b.any
  405ddc:	mov	w0, #0x0                   	// #0
  405de0:	ldp	x29, x30, [sp], #48
  405de4:	ret
  405de8:	stp	x29, x30, [sp, #-48]!
  405dec:	mov	x29, sp
  405df0:	str	x0, [sp, #24]
  405df4:	str	x1, [sp, #16]
  405df8:	ldr	x0, [sp, #16]
  405dfc:	cmp	x0, #0x0
  405e00:	b.eq	405e10 <ferror@plt+0x3f80>  // b.none
  405e04:	ldr	x0, [sp, #16]
  405e08:	bl	401a20 <strlen@plt>
  405e0c:	b	405e14 <ferror@plt+0x3f84>
  405e10:	mov	x0, #0x0                   	// #0
  405e14:	str	x0, [sp, #40]
  405e18:	ldr	x0, [sp, #24]
  405e1c:	cmp	x0, #0x0
  405e20:	b.eq	405e58 <ferror@plt+0x3fc8>  // b.none
  405e24:	ldr	x0, [sp, #40]
  405e28:	cmp	x0, #0x0
  405e2c:	b.eq	405e58 <ferror@plt+0x3fc8>  // b.none
  405e30:	ldr	x2, [sp, #40]
  405e34:	ldr	x1, [sp, #16]
  405e38:	ldr	x0, [sp, #24]
  405e3c:	bl	401b80 <strncmp@plt>
  405e40:	cmp	w0, #0x0
  405e44:	b.ne	405e58 <ferror@plt+0x3fc8>  // b.any
  405e48:	ldr	x1, [sp, #24]
  405e4c:	ldr	x0, [sp, #40]
  405e50:	add	x0, x1, x0
  405e54:	b	405e5c <ferror@plt+0x3fcc>
  405e58:	mov	x0, #0x0                   	// #0
  405e5c:	ldp	x29, x30, [sp], #48
  405e60:	ret
  405e64:	stp	x29, x30, [sp, #-48]!
  405e68:	mov	x29, sp
  405e6c:	str	x0, [sp, #24]
  405e70:	str	x1, [sp, #16]
  405e74:	ldr	x0, [sp, #16]
  405e78:	cmp	x0, #0x0
  405e7c:	b.eq	405e8c <ferror@plt+0x3ffc>  // b.none
  405e80:	ldr	x0, [sp, #16]
  405e84:	bl	401a20 <strlen@plt>
  405e88:	b	405e90 <ferror@plt+0x4000>
  405e8c:	mov	x0, #0x0                   	// #0
  405e90:	str	x0, [sp, #40]
  405e94:	ldr	x0, [sp, #24]
  405e98:	cmp	x0, #0x0
  405e9c:	b.eq	405ed4 <ferror@plt+0x4044>  // b.none
  405ea0:	ldr	x0, [sp, #40]
  405ea4:	cmp	x0, #0x0
  405ea8:	b.eq	405ed4 <ferror@plt+0x4044>  // b.none
  405eac:	ldr	x2, [sp, #40]
  405eb0:	ldr	x1, [sp, #16]
  405eb4:	ldr	x0, [sp, #24]
  405eb8:	bl	401d30 <strncasecmp@plt>
  405ebc:	cmp	w0, #0x0
  405ec0:	b.ne	405ed4 <ferror@plt+0x4044>  // b.any
  405ec4:	ldr	x1, [sp, #24]
  405ec8:	ldr	x0, [sp, #40]
  405ecc:	add	x0, x1, x0
  405ed0:	b	405ed8 <ferror@plt+0x4048>
  405ed4:	mov	x0, #0x0                   	// #0
  405ed8:	ldp	x29, x30, [sp], #48
  405edc:	ret
  405ee0:	stp	x29, x30, [sp, #-48]!
  405ee4:	mov	x29, sp
  405ee8:	str	x0, [sp, #24]
  405eec:	str	x1, [sp, #16]
  405ef0:	ldr	x0, [sp, #24]
  405ef4:	cmp	x0, #0x0
  405ef8:	b.eq	405f08 <ferror@plt+0x4078>  // b.none
  405efc:	ldr	x0, [sp, #24]
  405f00:	bl	401a20 <strlen@plt>
  405f04:	b	405f0c <ferror@plt+0x407c>
  405f08:	mov	x0, #0x0                   	// #0
  405f0c:	str	x0, [sp, #40]
  405f10:	ldr	x0, [sp, #16]
  405f14:	cmp	x0, #0x0
  405f18:	b.eq	405f28 <ferror@plt+0x4098>  // b.none
  405f1c:	ldr	x0, [sp, #16]
  405f20:	bl	401a20 <strlen@plt>
  405f24:	b	405f2c <ferror@plt+0x409c>
  405f28:	mov	x0, #0x0                   	// #0
  405f2c:	str	x0, [sp, #32]
  405f30:	ldr	x0, [sp, #32]
  405f34:	cmp	x0, #0x0
  405f38:	b.ne	405f4c <ferror@plt+0x40bc>  // b.any
  405f3c:	ldr	x1, [sp, #24]
  405f40:	ldr	x0, [sp, #40]
  405f44:	add	x0, x1, x0
  405f48:	b	405fa8 <ferror@plt+0x4118>
  405f4c:	ldr	x1, [sp, #40]
  405f50:	ldr	x0, [sp, #32]
  405f54:	cmp	x1, x0
  405f58:	b.cs	405f64 <ferror@plt+0x40d4>  // b.hs, b.nlast
  405f5c:	mov	x0, #0x0                   	// #0
  405f60:	b	405fa8 <ferror@plt+0x4118>
  405f64:	ldr	x1, [sp, #40]
  405f68:	ldr	x0, [sp, #32]
  405f6c:	sub	x0, x1, x0
  405f70:	ldr	x1, [sp, #24]
  405f74:	add	x0, x1, x0
  405f78:	ldr	x2, [sp, #32]
  405f7c:	ldr	x1, [sp, #16]
  405f80:	bl	401ca0 <memcmp@plt>
  405f84:	cmp	w0, #0x0
  405f88:	b.eq	405f94 <ferror@plt+0x4104>  // b.none
  405f8c:	mov	x0, #0x0                   	// #0
  405f90:	b	405fa8 <ferror@plt+0x4118>
  405f94:	ldr	x1, [sp, #40]
  405f98:	ldr	x0, [sp, #32]
  405f9c:	sub	x0, x1, x0
  405fa0:	ldr	x1, [sp, #24]
  405fa4:	add	x0, x1, x0
  405fa8:	ldp	x29, x30, [sp], #48
  405fac:	ret
  405fb0:	stp	x29, x30, [sp, #-128]!
  405fb4:	mov	x29, sp
  405fb8:	str	x19, [sp, #16]
  405fbc:	str	x0, [sp, #40]
  405fc0:	str	x1, [sp, #32]
  405fc4:	str	xzr, [sp, #112]
  405fc8:	str	wzr, [sp, #108]
  405fcc:	ldr	x0, [sp, #40]
  405fd0:	cmp	x0, #0x0
  405fd4:	b.ne	405ff8 <ferror@plt+0x4168>  // b.any
  405fd8:	adrp	x0, 407000 <ferror@plt+0x5170>
  405fdc:	add	x3, x0, #0xce8
  405fe0:	mov	w2, #0x4d                  	// #77
  405fe4:	adrp	x0, 407000 <ferror@plt+0x5170>
  405fe8:	add	x1, x0, #0xb20
  405fec:	adrp	x0, 407000 <ferror@plt+0x5170>
  405ff0:	add	x0, x0, #0xb30
  405ff4:	bl	401e20 <__assert_fail@plt>
  405ff8:	ldr	x0, [sp, #32]
  405ffc:	cmp	x0, #0x0
  406000:	b.ne	406024 <ferror@plt+0x4194>  // b.any
  406004:	adrp	x0, 407000 <ferror@plt+0x5170>
  406008:	add	x3, x0, #0xce8
  40600c:	mov	w2, #0x4e                  	// #78
  406010:	adrp	x0, 407000 <ferror@plt+0x5170>
  406014:	add	x1, x0, #0xb20
  406018:	adrp	x0, 407000 <ferror@plt+0x5170>
  40601c:	add	x0, x0, #0xb38
  406020:	bl	401e20 <__assert_fail@plt>
  406024:	ldr	x0, [sp, #40]
  406028:	str	x0, [sp, #120]
  40602c:	str	xzr, [sp, #96]
  406030:	str	wzr, [sp, #88]
  406034:	adrp	x0, 407000 <ferror@plt+0x5170>
  406038:	add	x1, x0, #0xb40
  40603c:	ldr	x0, [sp, #120]
  406040:	bl	401d60 <strspn@plt>
  406044:	mov	x1, x0
  406048:	ldr	x0, [sp, #120]
  40604c:	add	x0, x0, x1
  406050:	str	x0, [sp, #120]
  406054:	ldr	x0, [sp, #120]
  406058:	ldrsb	w0, [x0]
  40605c:	cmp	w0, #0x0
  406060:	b.ne	40608c <ferror@plt+0x41fc>  // b.any
  406064:	ldr	w0, [sp, #108]
  406068:	cmp	w0, #0x0
  40606c:	b.ne	406078 <ferror@plt+0x41e8>  // b.any
  406070:	mov	w0, #0xffffffea            	// #-22
  406074:	b	4062d4 <ferror@plt+0x4444>
  406078:	ldr	x0, [sp, #32]
  40607c:	ldr	x1, [sp, #112]
  406080:	str	x1, [x0]
  406084:	mov	w0, #0x0                   	// #0
  406088:	b	4062d4 <ferror@plt+0x4444>
  40608c:	bl	401e30 <__errno_location@plt>
  406090:	str	wzr, [x0]
  406094:	add	x0, sp, #0x38
  406098:	mov	w2, #0xa                   	// #10
  40609c:	mov	x1, x0
  4060a0:	ldr	x0, [sp, #120]
  4060a4:	bl	401a80 <strtoll@plt>
  4060a8:	str	x0, [sp, #72]
  4060ac:	bl	401e30 <__errno_location@plt>
  4060b0:	ldr	w0, [x0]
  4060b4:	cmp	w0, #0x0
  4060b8:	b.le	4060cc <ferror@plt+0x423c>
  4060bc:	bl	401e30 <__errno_location@plt>
  4060c0:	ldr	w0, [x0]
  4060c4:	neg	w0, w0
  4060c8:	b	4062d4 <ferror@plt+0x4444>
  4060cc:	ldr	x0, [sp, #72]
  4060d0:	cmp	x0, #0x0
  4060d4:	b.ge	4060e0 <ferror@plt+0x4250>  // b.tcont
  4060d8:	mov	w0, #0xffffffde            	// #-34
  4060dc:	b	4062d4 <ferror@plt+0x4444>
  4060e0:	ldr	x0, [sp, #56]
  4060e4:	ldrsb	w0, [x0]
  4060e8:	cmp	w0, #0x2e
  4060ec:	b.ne	40617c <ferror@plt+0x42ec>  // b.any
  4060f0:	ldr	x0, [sp, #56]
  4060f4:	add	x0, x0, #0x1
  4060f8:	str	x0, [sp, #64]
  4060fc:	bl	401e30 <__errno_location@plt>
  406100:	str	wzr, [x0]
  406104:	add	x0, sp, #0x38
  406108:	mov	w2, #0xa                   	// #10
  40610c:	mov	x1, x0
  406110:	ldr	x0, [sp, #64]
  406114:	bl	401a80 <strtoll@plt>
  406118:	str	x0, [sp, #96]
  40611c:	bl	401e30 <__errno_location@plt>
  406120:	ldr	w0, [x0]
  406124:	cmp	w0, #0x0
  406128:	b.le	40613c <ferror@plt+0x42ac>
  40612c:	bl	401e30 <__errno_location@plt>
  406130:	ldr	w0, [x0]
  406134:	neg	w0, w0
  406138:	b	4062d4 <ferror@plt+0x4444>
  40613c:	ldr	x0, [sp, #96]
  406140:	cmp	x0, #0x0
  406144:	b.ge	406150 <ferror@plt+0x42c0>  // b.tcont
  406148:	mov	w0, #0xffffffde            	// #-34
  40614c:	b	4062d4 <ferror@plt+0x4444>
  406150:	ldr	x0, [sp, #56]
  406154:	ldr	x1, [sp, #64]
  406158:	cmp	x1, x0
  40615c:	b.ne	406168 <ferror@plt+0x42d8>  // b.any
  406160:	mov	w0, #0xffffffea            	// #-22
  406164:	b	4062d4 <ferror@plt+0x4444>
  406168:	ldr	x1, [sp, #56]
  40616c:	ldr	x0, [sp, #64]
  406170:	sub	x0, x1, x0
  406174:	str	w0, [sp, #88]
  406178:	b	406194 <ferror@plt+0x4304>
  40617c:	ldr	x0, [sp, #56]
  406180:	ldr	x1, [sp, #120]
  406184:	cmp	x1, x0
  406188:	b.ne	406194 <ferror@plt+0x4304>  // b.any
  40618c:	mov	w0, #0xffffffea            	// #-22
  406190:	b	4062d4 <ferror@plt+0x4444>
  406194:	ldr	x19, [sp, #56]
  406198:	ldr	x2, [sp, #56]
  40619c:	adrp	x0, 407000 <ferror@plt+0x5170>
  4061a0:	add	x1, x0, #0xb40
  4061a4:	mov	x0, x2
  4061a8:	bl	401d60 <strspn@plt>
  4061ac:	add	x0, x19, x0
  4061b0:	str	x0, [sp, #56]
  4061b4:	str	wzr, [sp, #92]
  4061b8:	b	4062b8 <ferror@plt+0x4428>
  4061bc:	ldr	x2, [sp, #56]
  4061c0:	adrp	x0, 418000 <ferror@plt+0x16170>
  4061c4:	add	x1, x0, #0xb38
  4061c8:	ldr	w0, [sp, #92]
  4061cc:	lsl	x0, x0, #4
  4061d0:	add	x0, x1, x0
  4061d4:	ldr	x0, [x0]
  4061d8:	mov	x1, x0
  4061dc:	mov	x0, x2
  4061e0:	bl	405de8 <ferror@plt+0x3f58>
  4061e4:	cmp	x0, #0x0
  4061e8:	b.eq	4062ac <ferror@plt+0x441c>  // b.none
  4061ec:	adrp	x0, 418000 <ferror@plt+0x16170>
  4061f0:	add	x1, x0, #0xb38
  4061f4:	ldr	w0, [sp, #92]
  4061f8:	lsl	x0, x0, #4
  4061fc:	add	x0, x1, x0
  406200:	ldr	x1, [x0, #8]
  406204:	ldr	x0, [sp, #96]
  406208:	mul	x0, x1, x0
  40620c:	str	x0, [sp, #80]
  406210:	b	406238 <ferror@plt+0x43a8>
  406214:	ldr	x1, [sp, #80]
  406218:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40621c:	movk	x0, #0xcccd
  406220:	umulh	x0, x1, x0
  406224:	lsr	x0, x0, #3
  406228:	str	x0, [sp, #80]
  40622c:	ldr	w0, [sp, #88]
  406230:	sub	w0, w0, #0x1
  406234:	str	w0, [sp, #88]
  406238:	ldr	w0, [sp, #88]
  40623c:	cmp	w0, #0x0
  406240:	b.ne	406214 <ferror@plt+0x4384>  // b.any
  406244:	adrp	x0, 418000 <ferror@plt+0x16170>
  406248:	add	x1, x0, #0xb38
  40624c:	ldr	w0, [sp, #92]
  406250:	lsl	x0, x0, #4
  406254:	add	x0, x1, x0
  406258:	ldr	x1, [x0, #8]
  40625c:	ldr	x0, [sp, #72]
  406260:	mul	x1, x1, x0
  406264:	ldr	x0, [sp, #80]
  406268:	add	x0, x1, x0
  40626c:	ldr	x1, [sp, #112]
  406270:	add	x0, x1, x0
  406274:	str	x0, [sp, #112]
  406278:	ldr	x19, [sp, #56]
  40627c:	adrp	x0, 418000 <ferror@plt+0x16170>
  406280:	add	x1, x0, #0xb38
  406284:	ldr	w0, [sp, #92]
  406288:	lsl	x0, x0, #4
  40628c:	add	x0, x1, x0
  406290:	ldr	x0, [x0]
  406294:	bl	401a20 <strlen@plt>
  406298:	add	x0, x19, x0
  40629c:	str	x0, [sp, #120]
  4062a0:	mov	w0, #0x1                   	// #1
  4062a4:	str	w0, [sp, #108]
  4062a8:	b	4062c4 <ferror@plt+0x4434>
  4062ac:	ldr	w0, [sp, #92]
  4062b0:	add	w0, w0, #0x1
  4062b4:	str	w0, [sp, #92]
  4062b8:	ldr	w0, [sp, #92]
  4062bc:	cmp	w0, #0x1b
  4062c0:	b.ls	4061bc <ferror@plt+0x432c>  // b.plast
  4062c4:	ldr	w0, [sp, #92]
  4062c8:	cmp	w0, #0x1b
  4062cc:	b.ls	40602c <ferror@plt+0x419c>  // b.plast
  4062d0:	mov	w0, #0xffffffea            	// #-22
  4062d4:	ldr	x19, [sp, #16]
  4062d8:	ldp	x29, x30, [sp], #128
  4062dc:	ret
  4062e0:	stp	x29, x30, [sp, #-224]!
  4062e4:	mov	x29, sp
  4062e8:	str	x0, [sp, #24]
  4062ec:	str	x1, [sp, #16]
  4062f0:	str	xzr, [sp, #48]
  4062f4:	str	xzr, [sp, #40]
  4062f8:	mov	w0, #0xffffffff            	// #-1
  4062fc:	str	w0, [sp, #212]
  406300:	ldr	x0, [sp, #24]
  406304:	cmp	x0, #0x0
  406308:	b.ne	40632c <ferror@plt+0x449c>  // b.any
  40630c:	adrp	x0, 407000 <ferror@plt+0x5170>
  406310:	add	x3, x0, #0xdd0
  406314:	mov	w2, #0xc4                  	// #196
  406318:	adrp	x0, 407000 <ferror@plt+0x5170>
  40631c:	add	x1, x0, #0xb20
  406320:	adrp	x0, 407000 <ferror@plt+0x5170>
  406324:	add	x0, x0, #0xb30
  406328:	bl	401e20 <__assert_fail@plt>
  40632c:	ldr	x0, [sp, #16]
  406330:	cmp	x0, #0x0
  406334:	b.ne	406358 <ferror@plt+0x44c8>  // b.any
  406338:	adrp	x0, 407000 <ferror@plt+0x5170>
  40633c:	add	x3, x0, #0xdd0
  406340:	mov	w2, #0xc5                  	// #197
  406344:	adrp	x0, 407000 <ferror@plt+0x5170>
  406348:	add	x1, x0, #0xb20
  40634c:	adrp	x0, 407000 <ferror@plt+0x5170>
  406350:	add	x0, x0, #0xb38
  406354:	bl	401e20 <__assert_fail@plt>
  406358:	mov	x0, #0x0                   	// #0
  40635c:	bl	401b60 <time@plt>
  406360:	str	x0, [sp, #56]
  406364:	add	x1, sp, #0x78
  406368:	add	x0, sp, #0x38
  40636c:	bl	401ad0 <localtime_r@plt>
  406370:	mov	w0, #0xffffffff            	// #-1
  406374:	str	w0, [sp, #152]
  406378:	adrp	x0, 407000 <ferror@plt+0x5170>
  40637c:	add	x1, x0, #0xb48
  406380:	ldr	x0, [sp, #24]
  406384:	bl	401cd0 <strcmp@plt>
  406388:	cmp	w0, #0x0
  40638c:	b.eq	4069fc <ferror@plt+0x4b6c>  // b.none
  406390:	adrp	x0, 407000 <ferror@plt+0x5170>
  406394:	add	x1, x0, #0xb50
  406398:	ldr	x0, [sp, #24]
  40639c:	bl	401cd0 <strcmp@plt>
  4063a0:	cmp	w0, #0x0
  4063a4:	b.ne	4063c0 <ferror@plt+0x4530>  // b.any
  4063a8:	str	wzr, [sp, #128]
  4063ac:	ldr	w0, [sp, #128]
  4063b0:	str	w0, [sp, #124]
  4063b4:	ldr	w0, [sp, #124]
  4063b8:	str	w0, [sp, #120]
  4063bc:	b	406a38 <ferror@plt+0x4ba8>
  4063c0:	adrp	x0, 407000 <ferror@plt+0x5170>
  4063c4:	add	x1, x0, #0xb58
  4063c8:	ldr	x0, [sp, #24]
  4063cc:	bl	401cd0 <strcmp@plt>
  4063d0:	cmp	w0, #0x0
  4063d4:	b.ne	4063fc <ferror@plt+0x456c>  // b.any
  4063d8:	ldr	w0, [sp, #132]
  4063dc:	sub	w0, w0, #0x1
  4063e0:	str	w0, [sp, #132]
  4063e4:	str	wzr, [sp, #128]
  4063e8:	ldr	w0, [sp, #128]
  4063ec:	str	w0, [sp, #124]
  4063f0:	ldr	w0, [sp, #124]
  4063f4:	str	w0, [sp, #120]
  4063f8:	b	406a38 <ferror@plt+0x4ba8>
  4063fc:	adrp	x0, 407000 <ferror@plt+0x5170>
  406400:	add	x1, x0, #0xb68
  406404:	ldr	x0, [sp, #24]
  406408:	bl	401cd0 <strcmp@plt>
  40640c:	cmp	w0, #0x0
  406410:	b.ne	406438 <ferror@plt+0x45a8>  // b.any
  406414:	ldr	w0, [sp, #132]
  406418:	add	w0, w0, #0x1
  40641c:	str	w0, [sp, #132]
  406420:	str	wzr, [sp, #128]
  406424:	ldr	w0, [sp, #128]
  406428:	str	w0, [sp, #124]
  40642c:	ldr	w0, [sp, #124]
  406430:	str	w0, [sp, #120]
  406434:	b	406a38 <ferror@plt+0x4ba8>
  406438:	ldr	x0, [sp, #24]
  40643c:	ldrsb	w0, [x0]
  406440:	cmp	w0, #0x2b
  406444:	b.ne	406470 <ferror@plt+0x45e0>  // b.any
  406448:	ldr	x0, [sp, #24]
  40644c:	add	x0, x0, #0x1
  406450:	add	x1, sp, #0x30
  406454:	bl	405fb0 <ferror@plt+0x4120>
  406458:	str	w0, [sp, #180]
  40645c:	ldr	w0, [sp, #180]
  406460:	cmp	w0, #0x0
  406464:	b.ge	406a04 <ferror@plt+0x4b74>  // b.tcont
  406468:	ldr	w0, [sp, #180]
  40646c:	b	406adc <ferror@plt+0x4c4c>
  406470:	ldr	x0, [sp, #24]
  406474:	ldrsb	w0, [x0]
  406478:	cmp	w0, #0x2d
  40647c:	b.ne	4064a8 <ferror@plt+0x4618>  // b.any
  406480:	ldr	x0, [sp, #24]
  406484:	add	x0, x0, #0x1
  406488:	add	x1, sp, #0x28
  40648c:	bl	405fb0 <ferror@plt+0x4120>
  406490:	str	w0, [sp, #180]
  406494:	ldr	w0, [sp, #180]
  406498:	cmp	w0, #0x0
  40649c:	b.ge	406a0c <ferror@plt+0x4b7c>  // b.tcont
  4064a0:	ldr	w0, [sp, #180]
  4064a4:	b	406adc <ferror@plt+0x4c4c>
  4064a8:	adrp	x0, 407000 <ferror@plt+0x5170>
  4064ac:	add	x1, x0, #0xb78
  4064b0:	ldr	x0, [sp, #24]
  4064b4:	bl	405ee0 <ferror@plt+0x4050>
  4064b8:	cmp	x0, #0x0
  4064bc:	b.eq	406520 <ferror@plt+0x4690>  // b.none
  4064c0:	ldr	x0, [sp, #24]
  4064c4:	bl	401a20 <strlen@plt>
  4064c8:	sub	x0, x0, #0x4
  4064cc:	mov	x1, x0
  4064d0:	ldr	x0, [sp, #24]
  4064d4:	bl	401d50 <strndup@plt>
  4064d8:	str	x0, [sp, #184]
  4064dc:	ldr	x0, [sp, #184]
  4064e0:	cmp	x0, #0x0
  4064e4:	b.ne	4064f0 <ferror@plt+0x4660>  // b.any
  4064e8:	mov	w0, #0xfffffff4            	// #-12
  4064ec:	b	406adc <ferror@plt+0x4c4c>
  4064f0:	add	x0, sp, #0x28
  4064f4:	mov	x1, x0
  4064f8:	ldr	x0, [sp, #184]
  4064fc:	bl	405fb0 <ferror@plt+0x4120>
  406500:	str	w0, [sp, #180]
  406504:	ldr	x0, [sp, #184]
  406508:	bl	401d10 <free@plt>
  40650c:	ldr	w0, [sp, #180]
  406510:	cmp	w0, #0x0
  406514:	b.ge	406a14 <ferror@plt+0x4b84>  // b.tcont
  406518:	ldr	w0, [sp, #180]
  40651c:	b	406adc <ferror@plt+0x4c4c>
  406520:	str	wzr, [sp, #208]
  406524:	b	4065d8 <ferror@plt+0x4748>
  406528:	adrp	x0, 418000 <ferror@plt+0x16170>
  40652c:	add	x1, x0, #0xcf8
  406530:	ldr	w0, [sp, #208]
  406534:	lsl	x0, x0, #4
  406538:	add	x0, x1, x0
  40653c:	ldr	x0, [x0]
  406540:	mov	x1, x0
  406544:	ldr	x0, [sp, #24]
  406548:	bl	405e64 <ferror@plt+0x3fd4>
  40654c:	cmp	x0, #0x0
  406550:	b.eq	4065c0 <ferror@plt+0x4730>  // b.none
  406554:	adrp	x0, 418000 <ferror@plt+0x16170>
  406558:	add	x1, x0, #0xcf8
  40655c:	ldr	w0, [sp, #208]
  406560:	lsl	x0, x0, #4
  406564:	add	x0, x1, x0
  406568:	ldr	x0, [x0]
  40656c:	bl	401a20 <strlen@plt>
  406570:	str	x0, [sp, #200]
  406574:	ldr	x1, [sp, #24]
  406578:	ldr	x0, [sp, #200]
  40657c:	add	x0, x1, x0
  406580:	ldrsb	w0, [x0]
  406584:	cmp	w0, #0x20
  406588:	b.ne	4065c8 <ferror@plt+0x4738>  // b.any
  40658c:	adrp	x0, 418000 <ferror@plt+0x16170>
  406590:	add	x1, x0, #0xcf8
  406594:	ldr	w0, [sp, #208]
  406598:	lsl	x0, x0, #4
  40659c:	add	x0, x1, x0
  4065a0:	ldr	w0, [x0, #8]
  4065a4:	str	w0, [sp, #212]
  4065a8:	ldr	x0, [sp, #200]
  4065ac:	add	x0, x0, #0x1
  4065b0:	ldr	x1, [sp, #24]
  4065b4:	add	x0, x1, x0
  4065b8:	str	x0, [sp, #24]
  4065bc:	b	4065e4 <ferror@plt+0x4754>
  4065c0:	nop
  4065c4:	b	4065cc <ferror@plt+0x473c>
  4065c8:	nop
  4065cc:	ldr	w0, [sp, #208]
  4065d0:	add	w0, w0, #0x1
  4065d4:	str	w0, [sp, #208]
  4065d8:	ldr	w0, [sp, #208]
  4065dc:	cmp	w0, #0xd
  4065e0:	b.ls	406528 <ferror@plt+0x4698>  // b.plast
  4065e4:	add	x0, sp, #0x40
  4065e8:	add	x1, sp, #0x78
  4065ec:	ldp	x2, x3, [x1]
  4065f0:	stp	x2, x3, [x0]
  4065f4:	ldp	x2, x3, [x1, #16]
  4065f8:	stp	x2, x3, [x0, #16]
  4065fc:	ldp	x2, x3, [x1, #32]
  406600:	stp	x2, x3, [x0, #32]
  406604:	ldr	x1, [x1, #48]
  406608:	str	x1, [x0, #48]
  40660c:	add	x0, sp, #0x78
  406610:	mov	x2, x0
  406614:	adrp	x0, 407000 <ferror@plt+0x5170>
  406618:	add	x1, x0, #0xb80
  40661c:	ldr	x0, [sp, #24]
  406620:	bl	401b20 <strptime@plt>
  406624:	str	x0, [sp, #192]
  406628:	ldr	x0, [sp, #192]
  40662c:	cmp	x0, #0x0
  406630:	b.eq	406644 <ferror@plt+0x47b4>  // b.none
  406634:	ldr	x0, [sp, #192]
  406638:	ldrsb	w0, [x0]
  40663c:	cmp	w0, #0x0
  406640:	b.eq	406a1c <ferror@plt+0x4b8c>  // b.none
  406644:	add	x0, sp, #0x78
  406648:	add	x1, sp, #0x40
  40664c:	ldp	x2, x3, [x1]
  406650:	stp	x2, x3, [x0]
  406654:	ldp	x2, x3, [x1, #16]
  406658:	stp	x2, x3, [x0, #16]
  40665c:	ldp	x2, x3, [x1, #32]
  406660:	stp	x2, x3, [x0, #32]
  406664:	ldr	x1, [x1, #48]
  406668:	str	x1, [x0, #48]
  40666c:	add	x0, sp, #0x78
  406670:	mov	x2, x0
  406674:	adrp	x0, 407000 <ferror@plt+0x5170>
  406678:	add	x1, x0, #0xb98
  40667c:	ldr	x0, [sp, #24]
  406680:	bl	401b20 <strptime@plt>
  406684:	str	x0, [sp, #192]
  406688:	ldr	x0, [sp, #192]
  40668c:	cmp	x0, #0x0
  406690:	b.eq	4066a4 <ferror@plt+0x4814>  // b.none
  406694:	ldr	x0, [sp, #192]
  406698:	ldrsb	w0, [x0]
  40669c:	cmp	w0, #0x0
  4066a0:	b.eq	406a24 <ferror@plt+0x4b94>  // b.none
  4066a4:	add	x0, sp, #0x78
  4066a8:	add	x1, sp, #0x40
  4066ac:	ldp	x2, x3, [x1]
  4066b0:	stp	x2, x3, [x0]
  4066b4:	ldp	x2, x3, [x1, #16]
  4066b8:	stp	x2, x3, [x0, #16]
  4066bc:	ldp	x2, x3, [x1, #32]
  4066c0:	stp	x2, x3, [x0, #32]
  4066c4:	ldr	x1, [x1, #48]
  4066c8:	str	x1, [x0, #48]
  4066cc:	add	x0, sp, #0x78
  4066d0:	mov	x2, x0
  4066d4:	adrp	x0, 407000 <ferror@plt+0x5170>
  4066d8:	add	x1, x0, #0xbb0
  4066dc:	ldr	x0, [sp, #24]
  4066e0:	bl	401b20 <strptime@plt>
  4066e4:	str	x0, [sp, #192]
  4066e8:	ldr	x0, [sp, #192]
  4066ec:	cmp	x0, #0x0
  4066f0:	b.eq	406704 <ferror@plt+0x4874>  // b.none
  4066f4:	ldr	x0, [sp, #192]
  4066f8:	ldrsb	w0, [x0]
  4066fc:	cmp	w0, #0x0
  406700:	b.eq	406a2c <ferror@plt+0x4b9c>  // b.none
  406704:	add	x0, sp, #0x78
  406708:	add	x1, sp, #0x40
  40670c:	ldp	x2, x3, [x1]
  406710:	stp	x2, x3, [x0]
  406714:	ldp	x2, x3, [x1, #16]
  406718:	stp	x2, x3, [x0, #16]
  40671c:	ldp	x2, x3, [x1, #32]
  406720:	stp	x2, x3, [x0, #32]
  406724:	ldr	x1, [x1, #48]
  406728:	str	x1, [x0, #48]
  40672c:	add	x0, sp, #0x78
  406730:	mov	x2, x0
  406734:	adrp	x0, 407000 <ferror@plt+0x5170>
  406738:	add	x1, x0, #0xbc8
  40673c:	ldr	x0, [sp, #24]
  406740:	bl	401b20 <strptime@plt>
  406744:	str	x0, [sp, #192]
  406748:	ldr	x0, [sp, #192]
  40674c:	cmp	x0, #0x0
  406750:	b.eq	40676c <ferror@plt+0x48dc>  // b.none
  406754:	ldr	x0, [sp, #192]
  406758:	ldrsb	w0, [x0]
  40675c:	cmp	w0, #0x0
  406760:	b.ne	40676c <ferror@plt+0x48dc>  // b.any
  406764:	str	wzr, [sp, #120]
  406768:	b	406a38 <ferror@plt+0x4ba8>
  40676c:	add	x0, sp, #0x78
  406770:	add	x1, sp, #0x40
  406774:	ldp	x2, x3, [x1]
  406778:	stp	x2, x3, [x0]
  40677c:	ldp	x2, x3, [x1, #16]
  406780:	stp	x2, x3, [x0, #16]
  406784:	ldp	x2, x3, [x1, #32]
  406788:	stp	x2, x3, [x0, #32]
  40678c:	ldr	x1, [x1, #48]
  406790:	str	x1, [x0, #48]
  406794:	add	x0, sp, #0x78
  406798:	mov	x2, x0
  40679c:	adrp	x0, 407000 <ferror@plt+0x5170>
  4067a0:	add	x1, x0, #0xbd8
  4067a4:	ldr	x0, [sp, #24]
  4067a8:	bl	401b20 <strptime@plt>
  4067ac:	str	x0, [sp, #192]
  4067b0:	ldr	x0, [sp, #192]
  4067b4:	cmp	x0, #0x0
  4067b8:	b.eq	4067d4 <ferror@plt+0x4944>  // b.none
  4067bc:	ldr	x0, [sp, #192]
  4067c0:	ldrsb	w0, [x0]
  4067c4:	cmp	w0, #0x0
  4067c8:	b.ne	4067d4 <ferror@plt+0x4944>  // b.any
  4067cc:	str	wzr, [sp, #120]
  4067d0:	b	406a38 <ferror@plt+0x4ba8>
  4067d4:	add	x0, sp, #0x78
  4067d8:	add	x1, sp, #0x40
  4067dc:	ldp	x2, x3, [x1]
  4067e0:	stp	x2, x3, [x0]
  4067e4:	ldp	x2, x3, [x1, #16]
  4067e8:	stp	x2, x3, [x0, #16]
  4067ec:	ldp	x2, x3, [x1, #32]
  4067f0:	stp	x2, x3, [x0, #32]
  4067f4:	ldr	x1, [x1, #48]
  4067f8:	str	x1, [x0, #48]
  4067fc:	add	x0, sp, #0x78
  406800:	mov	x2, x0
  406804:	adrp	x0, 407000 <ferror@plt+0x5170>
  406808:	add	x1, x0, #0xbe8
  40680c:	ldr	x0, [sp, #24]
  406810:	bl	401b20 <strptime@plt>
  406814:	str	x0, [sp, #192]
  406818:	ldr	x0, [sp, #192]
  40681c:	cmp	x0, #0x0
  406820:	b.eq	40684c <ferror@plt+0x49bc>  // b.none
  406824:	ldr	x0, [sp, #192]
  406828:	ldrsb	w0, [x0]
  40682c:	cmp	w0, #0x0
  406830:	b.ne	40684c <ferror@plt+0x49bc>  // b.any
  406834:	str	wzr, [sp, #128]
  406838:	ldr	w0, [sp, #128]
  40683c:	str	w0, [sp, #124]
  406840:	ldr	w0, [sp, #124]
  406844:	str	w0, [sp, #120]
  406848:	b	406a38 <ferror@plt+0x4ba8>
  40684c:	add	x0, sp, #0x78
  406850:	add	x1, sp, #0x40
  406854:	ldp	x2, x3, [x1]
  406858:	stp	x2, x3, [x0]
  40685c:	ldp	x2, x3, [x1, #16]
  406860:	stp	x2, x3, [x0, #16]
  406864:	ldp	x2, x3, [x1, #32]
  406868:	stp	x2, x3, [x0, #32]
  40686c:	ldr	x1, [x1, #48]
  406870:	str	x1, [x0, #48]
  406874:	add	x0, sp, #0x78
  406878:	mov	x2, x0
  40687c:	adrp	x0, 407000 <ferror@plt+0x5170>
  406880:	add	x1, x0, #0xbf8
  406884:	ldr	x0, [sp, #24]
  406888:	bl	401b20 <strptime@plt>
  40688c:	str	x0, [sp, #192]
  406890:	ldr	x0, [sp, #192]
  406894:	cmp	x0, #0x0
  406898:	b.eq	4068c4 <ferror@plt+0x4a34>  // b.none
  40689c:	ldr	x0, [sp, #192]
  4068a0:	ldrsb	w0, [x0]
  4068a4:	cmp	w0, #0x0
  4068a8:	b.ne	4068c4 <ferror@plt+0x4a34>  // b.any
  4068ac:	str	wzr, [sp, #128]
  4068b0:	ldr	w0, [sp, #128]
  4068b4:	str	w0, [sp, #124]
  4068b8:	ldr	w0, [sp, #124]
  4068bc:	str	w0, [sp, #120]
  4068c0:	b	406a38 <ferror@plt+0x4ba8>
  4068c4:	add	x0, sp, #0x78
  4068c8:	add	x1, sp, #0x40
  4068cc:	ldp	x2, x3, [x1]
  4068d0:	stp	x2, x3, [x0]
  4068d4:	ldp	x2, x3, [x1, #16]
  4068d8:	stp	x2, x3, [x0, #16]
  4068dc:	ldp	x2, x3, [x1, #32]
  4068e0:	stp	x2, x3, [x0, #32]
  4068e4:	ldr	x1, [x1, #48]
  4068e8:	str	x1, [x0, #48]
  4068ec:	add	x0, sp, #0x78
  4068f0:	mov	x2, x0
  4068f4:	adrp	x0, 407000 <ferror@plt+0x5170>
  4068f8:	add	x1, x0, #0xc08
  4068fc:	ldr	x0, [sp, #24]
  406900:	bl	401b20 <strptime@plt>
  406904:	str	x0, [sp, #192]
  406908:	ldr	x0, [sp, #192]
  40690c:	cmp	x0, #0x0
  406910:	b.eq	406924 <ferror@plt+0x4a94>  // b.none
  406914:	ldr	x0, [sp, #192]
  406918:	ldrsb	w0, [x0]
  40691c:	cmp	w0, #0x0
  406920:	b.eq	406a34 <ferror@plt+0x4ba4>  // b.none
  406924:	add	x0, sp, #0x78
  406928:	add	x1, sp, #0x40
  40692c:	ldp	x2, x3, [x1]
  406930:	stp	x2, x3, [x0]
  406934:	ldp	x2, x3, [x1, #16]
  406938:	stp	x2, x3, [x0, #16]
  40693c:	ldp	x2, x3, [x1, #32]
  406940:	stp	x2, x3, [x0, #32]
  406944:	ldr	x1, [x1, #48]
  406948:	str	x1, [x0, #48]
  40694c:	add	x0, sp, #0x78
  406950:	mov	x2, x0
  406954:	adrp	x0, 407000 <ferror@plt+0x5170>
  406958:	add	x1, x0, #0xc18
  40695c:	ldr	x0, [sp, #24]
  406960:	bl	401b20 <strptime@plt>
  406964:	str	x0, [sp, #192]
  406968:	ldr	x0, [sp, #192]
  40696c:	cmp	x0, #0x0
  406970:	b.eq	40698c <ferror@plt+0x4afc>  // b.none
  406974:	ldr	x0, [sp, #192]
  406978:	ldrsb	w0, [x0]
  40697c:	cmp	w0, #0x0
  406980:	b.ne	40698c <ferror@plt+0x4afc>  // b.any
  406984:	str	wzr, [sp, #120]
  406988:	b	406a38 <ferror@plt+0x4ba8>
  40698c:	add	x0, sp, #0x78
  406990:	add	x1, sp, #0x40
  406994:	ldp	x2, x3, [x1]
  406998:	stp	x2, x3, [x0]
  40699c:	ldp	x2, x3, [x1, #16]
  4069a0:	stp	x2, x3, [x0, #16]
  4069a4:	ldp	x2, x3, [x1, #32]
  4069a8:	stp	x2, x3, [x0, #32]
  4069ac:	ldr	x1, [x1, #48]
  4069b0:	str	x1, [x0, #48]
  4069b4:	add	x0, sp, #0x78
  4069b8:	mov	x2, x0
  4069bc:	adrp	x0, 407000 <ferror@plt+0x5170>
  4069c0:	add	x1, x0, #0xc20
  4069c4:	ldr	x0, [sp, #24]
  4069c8:	bl	401b20 <strptime@plt>
  4069cc:	str	x0, [sp, #192]
  4069d0:	ldr	x0, [sp, #192]
  4069d4:	cmp	x0, #0x0
  4069d8:	b.eq	4069f4 <ferror@plt+0x4b64>  // b.none
  4069dc:	ldr	x0, [sp, #192]
  4069e0:	ldrsb	w0, [x0]
  4069e4:	cmp	w0, #0x0
  4069e8:	b.ne	4069f4 <ferror@plt+0x4b64>  // b.any
  4069ec:	str	wzr, [sp, #120]
  4069f0:	b	406a38 <ferror@plt+0x4ba8>
  4069f4:	mov	w0, #0xffffffea            	// #-22
  4069f8:	b	406adc <ferror@plt+0x4c4c>
  4069fc:	nop
  406a00:	b	406a38 <ferror@plt+0x4ba8>
  406a04:	nop
  406a08:	b	406a38 <ferror@plt+0x4ba8>
  406a0c:	nop
  406a10:	b	406a38 <ferror@plt+0x4ba8>
  406a14:	nop
  406a18:	b	406a38 <ferror@plt+0x4ba8>
  406a1c:	nop
  406a20:	b	406a38 <ferror@plt+0x4ba8>
  406a24:	nop
  406a28:	b	406a38 <ferror@plt+0x4ba8>
  406a2c:	nop
  406a30:	b	406a38 <ferror@plt+0x4ba8>
  406a34:	nop
  406a38:	add	x0, sp, #0x78
  406a3c:	bl	401c50 <mktime@plt>
  406a40:	str	x0, [sp, #56]
  406a44:	ldr	x0, [sp, #56]
  406a48:	cmn	x0, #0x1
  406a4c:	b.ne	406a58 <ferror@plt+0x4bc8>  // b.any
  406a50:	mov	w0, #0xffffffea            	// #-22
  406a54:	b	406adc <ferror@plt+0x4c4c>
  406a58:	ldr	w0, [sp, #212]
  406a5c:	cmp	w0, #0x0
  406a60:	b.lt	406a7c <ferror@plt+0x4bec>  // b.tstop
  406a64:	ldr	w0, [sp, #144]
  406a68:	ldr	w1, [sp, #212]
  406a6c:	cmp	w1, w0
  406a70:	b.eq	406a7c <ferror@plt+0x4bec>  // b.none
  406a74:	mov	w0, #0xffffffea            	// #-22
  406a78:	b	406adc <ferror@plt+0x4c4c>
  406a7c:	ldr	x0, [sp, #56]
  406a80:	mov	x1, x0
  406a84:	mov	x0, #0x4240                	// #16960
  406a88:	movk	x0, #0xf, lsl #16
  406a8c:	mul	x0, x1, x0
  406a90:	str	x0, [sp, #216]
  406a94:	ldr	x0, [sp, #48]
  406a98:	ldr	x1, [sp, #216]
  406a9c:	add	x0, x1, x0
  406aa0:	str	x0, [sp, #216]
  406aa4:	ldr	x0, [sp, #40]
  406aa8:	ldr	x1, [sp, #216]
  406aac:	cmp	x1, x0
  406ab0:	b.ls	406ac8 <ferror@plt+0x4c38>  // b.plast
  406ab4:	ldr	x0, [sp, #40]
  406ab8:	ldr	x1, [sp, #216]
  406abc:	sub	x0, x1, x0
  406ac0:	str	x0, [sp, #216]
  406ac4:	b	406acc <ferror@plt+0x4c3c>
  406ac8:	str	xzr, [sp, #216]
  406acc:	ldr	x0, [sp, #16]
  406ad0:	ldr	x1, [sp, #216]
  406ad4:	str	x1, [x0]
  406ad8:	mov	w0, #0x0                   	// #0
  406adc:	ldp	x29, x30, [sp], #224
  406ae0:	ret
  406ae4:	sub	sp, sp, #0x10
  406ae8:	str	x0, [sp, #8]
  406aec:	ldr	x0, [sp, #8]
  406af0:	ldr	w0, [x0, #32]
  406af4:	cmp	w0, #0x0
  406af8:	b.ge	406b04 <ferror@plt+0x4c74>  // b.tcont
  406afc:	mov	w0, #0x0                   	// #0
  406b00:	b	406b0c <ferror@plt+0x4c7c>
  406b04:	ldr	x0, [sp, #8]
  406b08:	ldr	x0, [x0, #40]
  406b0c:	add	sp, sp, #0x10
  406b10:	ret
  406b14:	stp	x29, x30, [sp, #-96]!
  406b18:	mov	x29, sp
  406b1c:	str	x0, [sp, #56]
  406b20:	str	x1, [sp, #48]
  406b24:	str	w2, [sp, #44]
  406b28:	str	x3, [sp, #32]
  406b2c:	str	x4, [sp, #24]
  406b30:	ldr	x0, [sp, #32]
  406b34:	str	x0, [sp, #88]
  406b38:	ldr	w0, [sp, #44]
  406b3c:	and	w0, w0, #0x1
  406b40:	cmp	w0, #0x0
  406b44:	b.eq	406bcc <ferror@plt+0x4d3c>  // b.none
  406b48:	ldr	x0, [sp, #56]
  406b4c:	ldr	w0, [x0, #20]
  406b50:	sxtw	x0, w0
  406b54:	add	x1, x0, #0x76c
  406b58:	ldr	x0, [sp, #56]
  406b5c:	ldr	w0, [x0, #16]
  406b60:	add	w2, w0, #0x1
  406b64:	ldr	x0, [sp, #56]
  406b68:	ldr	w0, [x0, #12]
  406b6c:	mov	w5, w0
  406b70:	mov	w4, w2
  406b74:	mov	x3, x1
  406b78:	adrp	x0, 407000 <ferror@plt+0x5170>
  406b7c:	add	x2, x0, #0xc30
  406b80:	ldr	x1, [sp, #24]
  406b84:	ldr	x0, [sp, #88]
  406b88:	bl	401b30 <snprintf@plt>
  406b8c:	str	w0, [sp, #84]
  406b90:	ldr	w0, [sp, #84]
  406b94:	cmp	w0, #0x0
  406b98:	b.lt	406e78 <ferror@plt+0x4fe8>  // b.tstop
  406b9c:	ldrsw	x0, [sp, #84]
  406ba0:	ldr	x1, [sp, #24]
  406ba4:	cmp	x1, x0
  406ba8:	b.cc	406e78 <ferror@plt+0x4fe8>  // b.lo, b.ul, b.last
  406bac:	ldrsw	x0, [sp, #84]
  406bb0:	ldr	x1, [sp, #24]
  406bb4:	sub	x0, x1, x0
  406bb8:	str	x0, [sp, #24]
  406bbc:	ldrsw	x0, [sp, #84]
  406bc0:	ldr	x1, [sp, #88]
  406bc4:	add	x0, x1, x0
  406bc8:	str	x0, [sp, #88]
  406bcc:	ldr	w0, [sp, #44]
  406bd0:	and	w0, w0, #0x1
  406bd4:	cmp	w0, #0x0
  406bd8:	b.eq	406c30 <ferror@plt+0x4da0>  // b.none
  406bdc:	ldr	w0, [sp, #44]
  406be0:	and	w0, w0, #0x2
  406be4:	cmp	w0, #0x0
  406be8:	b.eq	406c30 <ferror@plt+0x4da0>  // b.none
  406bec:	ldr	x0, [sp, #24]
  406bf0:	cmp	x0, #0x0
  406bf4:	b.eq	406e80 <ferror@plt+0x4ff0>  // b.none
  406bf8:	ldr	w0, [sp, #44]
  406bfc:	and	w0, w0, #0x20
  406c00:	cmp	w0, #0x0
  406c04:	b.eq	406c10 <ferror@plt+0x4d80>  // b.none
  406c08:	mov	w1, #0x54                  	// #84
  406c0c:	b	406c14 <ferror@plt+0x4d84>
  406c10:	mov	w1, #0x20                  	// #32
  406c14:	ldr	x0, [sp, #88]
  406c18:	add	x2, x0, #0x1
  406c1c:	str	x2, [sp, #88]
  406c20:	strb	w1, [x0]
  406c24:	ldr	x0, [sp, #24]
  406c28:	sub	x0, x0, #0x1
  406c2c:	str	x0, [sp, #24]
  406c30:	ldr	w0, [sp, #44]
  406c34:	and	w0, w0, #0x2
  406c38:	cmp	w0, #0x0
  406c3c:	b.eq	406cb8 <ferror@plt+0x4e28>  // b.none
  406c40:	ldr	x0, [sp, #56]
  406c44:	ldr	w1, [x0, #8]
  406c48:	ldr	x0, [sp, #56]
  406c4c:	ldr	w2, [x0, #4]
  406c50:	ldr	x0, [sp, #56]
  406c54:	ldr	w0, [x0]
  406c58:	mov	w5, w0
  406c5c:	mov	w4, w2
  406c60:	mov	w3, w1
  406c64:	adrp	x0, 407000 <ferror@plt+0x5170>
  406c68:	add	x2, x0, #0xc40
  406c6c:	ldr	x1, [sp, #24]
  406c70:	ldr	x0, [sp, #88]
  406c74:	bl	401b30 <snprintf@plt>
  406c78:	str	w0, [sp, #84]
  406c7c:	ldr	w0, [sp, #84]
  406c80:	cmp	w0, #0x0
  406c84:	b.lt	406e88 <ferror@plt+0x4ff8>  // b.tstop
  406c88:	ldrsw	x0, [sp, #84]
  406c8c:	ldr	x1, [sp, #24]
  406c90:	cmp	x1, x0
  406c94:	b.cc	406e88 <ferror@plt+0x4ff8>  // b.lo, b.ul, b.last
  406c98:	ldrsw	x0, [sp, #84]
  406c9c:	ldr	x1, [sp, #24]
  406ca0:	sub	x0, x1, x0
  406ca4:	str	x0, [sp, #24]
  406ca8:	ldrsw	x0, [sp, #84]
  406cac:	ldr	x1, [sp, #88]
  406cb0:	add	x0, x1, x0
  406cb4:	str	x0, [sp, #88]
  406cb8:	ldr	w0, [sp, #44]
  406cbc:	and	w0, w0, #0x8
  406cc0:	cmp	w0, #0x0
  406cc4:	b.eq	406d24 <ferror@plt+0x4e94>  // b.none
  406cc8:	ldr	x3, [sp, #48]
  406ccc:	adrp	x0, 407000 <ferror@plt+0x5170>
  406cd0:	add	x2, x0, #0xc50
  406cd4:	ldr	x1, [sp, #24]
  406cd8:	ldr	x0, [sp, #88]
  406cdc:	bl	401b30 <snprintf@plt>
  406ce0:	str	w0, [sp, #84]
  406ce4:	ldr	w0, [sp, #84]
  406ce8:	cmp	w0, #0x0
  406cec:	b.lt	406e90 <ferror@plt+0x5000>  // b.tstop
  406cf0:	ldrsw	x0, [sp, #84]
  406cf4:	ldr	x1, [sp, #24]
  406cf8:	cmp	x1, x0
  406cfc:	b.cc	406e90 <ferror@plt+0x5000>  // b.lo, b.ul, b.last
  406d00:	ldrsw	x0, [sp, #84]
  406d04:	ldr	x1, [sp, #24]
  406d08:	sub	x0, x1, x0
  406d0c:	str	x0, [sp, #24]
  406d10:	ldrsw	x0, [sp, #84]
  406d14:	ldr	x1, [sp, #88]
  406d18:	add	x0, x1, x0
  406d1c:	str	x0, [sp, #88]
  406d20:	b	406d8c <ferror@plt+0x4efc>
  406d24:	ldr	w0, [sp, #44]
  406d28:	and	w0, w0, #0x10
  406d2c:	cmp	w0, #0x0
  406d30:	b.eq	406d8c <ferror@plt+0x4efc>  // b.none
  406d34:	ldr	x3, [sp, #48]
  406d38:	adrp	x0, 407000 <ferror@plt+0x5170>
  406d3c:	add	x2, x0, #0xc58
  406d40:	ldr	x1, [sp, #24]
  406d44:	ldr	x0, [sp, #88]
  406d48:	bl	401b30 <snprintf@plt>
  406d4c:	str	w0, [sp, #84]
  406d50:	ldr	w0, [sp, #84]
  406d54:	cmp	w0, #0x0
  406d58:	b.lt	406e98 <ferror@plt+0x5008>  // b.tstop
  406d5c:	ldrsw	x0, [sp, #84]
  406d60:	ldr	x1, [sp, #24]
  406d64:	cmp	x1, x0
  406d68:	b.cc	406e98 <ferror@plt+0x5008>  // b.lo, b.ul, b.last
  406d6c:	ldrsw	x0, [sp, #84]
  406d70:	ldr	x1, [sp, #24]
  406d74:	sub	x0, x1, x0
  406d78:	str	x0, [sp, #24]
  406d7c:	ldrsw	x0, [sp, #84]
  406d80:	ldr	x1, [sp, #88]
  406d84:	add	x0, x1, x0
  406d88:	str	x0, [sp, #88]
  406d8c:	ldr	w0, [sp, #44]
  406d90:	and	w0, w0, #0x4
  406d94:	cmp	w0, #0x0
  406d98:	b.eq	406e70 <ferror@plt+0x4fe0>  // b.none
  406d9c:	ldr	x0, [sp, #56]
  406da0:	bl	406ae4 <ferror@plt+0x4c54>
  406da4:	mov	w1, #0x8889                	// #34953
  406da8:	movk	w1, #0x8888, lsl #16
  406dac:	smull	x1, w0, w1
  406db0:	lsr	x1, x1, #32
  406db4:	add	w1, w0, w1
  406db8:	asr	w1, w1, #5
  406dbc:	asr	w0, w0, #31
  406dc0:	sub	w0, w1, w0
  406dc4:	str	w0, [sp, #80]
  406dc8:	ldr	w0, [sp, #80]
  406dcc:	mov	w1, #0x8889                	// #34953
  406dd0:	movk	w1, #0x8888, lsl #16
  406dd4:	smull	x1, w0, w1
  406dd8:	lsr	x1, x1, #32
  406ddc:	add	w1, w0, w1
  406de0:	asr	w1, w1, #5
  406de4:	asr	w0, w0, #31
  406de8:	sub	w0, w1, w0
  406dec:	str	w0, [sp, #76]
  406df0:	ldr	w2, [sp, #80]
  406df4:	mov	w0, #0x8889                	// #34953
  406df8:	movk	w0, #0x8888, lsl #16
  406dfc:	smull	x0, w2, w0
  406e00:	lsr	x0, x0, #32
  406e04:	add	w0, w2, w0
  406e08:	asr	w1, w0, #5
  406e0c:	asr	w0, w2, #31
  406e10:	sub	w1, w1, w0
  406e14:	mov	w0, w1
  406e18:	lsl	w0, w0, #4
  406e1c:	sub	w0, w0, w1
  406e20:	lsl	w0, w0, #2
  406e24:	sub	w1, w2, w0
  406e28:	cmp	w1, #0x0
  406e2c:	cneg	w0, w1, lt  // lt = tstop
  406e30:	str	w0, [sp, #72]
  406e34:	ldr	w4, [sp, #72]
  406e38:	ldr	w3, [sp, #76]
  406e3c:	adrp	x0, 407000 <ferror@plt+0x5170>
  406e40:	add	x2, x0, #0xc60
  406e44:	ldr	x1, [sp, #24]
  406e48:	ldr	x0, [sp, #88]
  406e4c:	bl	401b30 <snprintf@plt>
  406e50:	str	w0, [sp, #84]
  406e54:	ldr	w0, [sp, #84]
  406e58:	cmp	w0, #0x0
  406e5c:	b.lt	406ea0 <ferror@plt+0x5010>  // b.tstop
  406e60:	ldrsw	x0, [sp, #84]
  406e64:	ldr	x1, [sp, #24]
  406e68:	cmp	x1, x0
  406e6c:	b.cc	406ea0 <ferror@plt+0x5010>  // b.lo, b.ul, b.last
  406e70:	mov	w0, #0x0                   	// #0
  406e74:	b	406eb8 <ferror@plt+0x5028>
  406e78:	nop
  406e7c:	b	406ea4 <ferror@plt+0x5014>
  406e80:	nop
  406e84:	b	406ea4 <ferror@plt+0x5014>
  406e88:	nop
  406e8c:	b	406ea4 <ferror@plt+0x5014>
  406e90:	nop
  406e94:	b	406ea4 <ferror@plt+0x5014>
  406e98:	nop
  406e9c:	b	406ea4 <ferror@plt+0x5014>
  406ea0:	nop
  406ea4:	adrp	x0, 407000 <ferror@plt+0x5170>
  406ea8:	add	x0, x0, #0xc70
  406eac:	bl	401e40 <gettext@plt>
  406eb0:	bl	401dd0 <warnx@plt>
  406eb4:	mov	w0, #0xffffffff            	// #-1
  406eb8:	ldp	x29, x30, [sp], #96
  406ebc:	ret
  406ec0:	stp	x29, x30, [sp, #-112]!
  406ec4:	mov	x29, sp
  406ec8:	str	x0, [sp, #40]
  406ecc:	str	w1, [sp, #36]
  406ed0:	str	x2, [sp, #24]
  406ed4:	str	x3, [sp, #16]
  406ed8:	ldr	w0, [sp, #36]
  406edc:	and	w0, w0, #0x40
  406ee0:	cmp	w0, #0x0
  406ee4:	b.eq	406efc <ferror@plt+0x506c>  // b.none
  406ee8:	ldr	x0, [sp, #40]
  406eec:	add	x1, sp, #0x30
  406ef0:	bl	401bd0 <gmtime_r@plt>
  406ef4:	str	x0, [sp, #104]
  406ef8:	b	406f0c <ferror@plt+0x507c>
  406efc:	ldr	x0, [sp, #40]
  406f00:	add	x1, sp, #0x30
  406f04:	bl	401ad0 <localtime_r@plt>
  406f08:	str	x0, [sp, #104]
  406f0c:	ldr	x0, [sp, #104]
  406f10:	cmp	x0, #0x0
  406f14:	b.eq	406f38 <ferror@plt+0x50a8>  // b.none
  406f18:	ldr	x0, [sp, #40]
  406f1c:	ldr	x1, [x0, #8]
  406f20:	add	x0, sp, #0x30
  406f24:	ldr	x4, [sp, #16]
  406f28:	ldr	x3, [sp, #24]
  406f2c:	ldr	w2, [sp, #36]
  406f30:	bl	406b14 <ferror@plt+0x4c84>
  406f34:	b	406f60 <ferror@plt+0x50d0>
  406f38:	adrp	x0, 407000 <ferror@plt+0x5170>
  406f3c:	add	x0, x0, #0xc98
  406f40:	bl	401e40 <gettext@plt>
  406f44:	mov	x2, x0
  406f48:	ldr	x0, [sp, #40]
  406f4c:	ldr	x0, [x0]
  406f50:	mov	x1, x0
  406f54:	mov	x0, x2
  406f58:	bl	401dd0 <warnx@plt>
  406f5c:	mov	w0, #0xffffffff            	// #-1
  406f60:	ldp	x29, x30, [sp], #112
  406f64:	ret
  406f68:	stp	x29, x30, [sp, #-48]!
  406f6c:	mov	x29, sp
  406f70:	str	x0, [sp, #40]
  406f74:	str	w1, [sp, #36]
  406f78:	str	x2, [sp, #24]
  406f7c:	str	x3, [sp, #16]
  406f80:	ldr	x4, [sp, #16]
  406f84:	ldr	x3, [sp, #24]
  406f88:	ldr	w2, [sp, #36]
  406f8c:	mov	x1, #0x0                   	// #0
  406f90:	ldr	x0, [sp, #40]
  406f94:	bl	406b14 <ferror@plt+0x4c84>
  406f98:	ldp	x29, x30, [sp], #48
  406f9c:	ret
  406fa0:	stp	x29, x30, [sp, #-112]!
  406fa4:	mov	x29, sp
  406fa8:	str	x0, [sp, #40]
  406fac:	str	w1, [sp, #36]
  406fb0:	str	x2, [sp, #24]
  406fb4:	str	x3, [sp, #16]
  406fb8:	ldr	w0, [sp, #36]
  406fbc:	and	w0, w0, #0x40
  406fc0:	cmp	w0, #0x0
  406fc4:	b.eq	406fe0 <ferror@plt+0x5150>  // b.none
  406fc8:	add	x0, sp, #0x30
  406fcc:	mov	x1, x0
  406fd0:	ldr	x0, [sp, #40]
  406fd4:	bl	401bd0 <gmtime_r@plt>
  406fd8:	str	x0, [sp, #104]
  406fdc:	b	406ff4 <ferror@plt+0x5164>
  406fe0:	add	x0, sp, #0x30
  406fe4:	mov	x1, x0
  406fe8:	ldr	x0, [sp, #40]
  406fec:	bl	401ad0 <localtime_r@plt>
  406ff0:	str	x0, [sp, #104]
  406ff4:	ldr	x0, [sp, #104]
  406ff8:	cmp	x0, #0x0
  406ffc:	b.eq	40701c <ferror@plt+0x518c>  // b.none
  407000:	add	x0, sp, #0x30
  407004:	ldr	x4, [sp, #16]
  407008:	ldr	x3, [sp, #24]
  40700c:	ldr	w2, [sp, #36]
  407010:	mov	x1, #0x0                   	// #0
  407014:	bl	406b14 <ferror@plt+0x4c84>
  407018:	b	407040 <ferror@plt+0x51b0>
  40701c:	adrp	x0, 407000 <ferror@plt+0x5170>
  407020:	add	x0, x0, #0xc98
  407024:	bl	401e40 <gettext@plt>
  407028:	mov	x2, x0
  40702c:	ldr	x0, [sp, #40]
  407030:	mov	x1, x0
  407034:	mov	x0, x2
  407038:	bl	401dd0 <warnx@plt>
  40703c:	mov	w0, #0xffffffff            	// #-1
  407040:	ldp	x29, x30, [sp], #112
  407044:	ret
  407048:	sub	sp, sp, #0x10
  40704c:	str	x0, [sp, #8]
  407050:	str	x1, [sp]
  407054:	ldr	x0, [sp, #8]
  407058:	ldr	w1, [x0, #20]
  40705c:	ldr	x0, [sp]
  407060:	ldr	w0, [x0, #20]
  407064:	cmp	w1, w0
  407068:	cset	w0, eq  // eq = none
  40706c:	and	w0, w0, #0xff
  407070:	add	sp, sp, #0x10
  407074:	ret
  407078:	stp	x29, x30, [sp, #-32]!
  40707c:	mov	x29, sp
  407080:	str	x0, [sp, #24]
  407084:	str	x1, [sp, #16]
  407088:	ldr	x0, [sp, #24]
  40708c:	ldr	w1, [x0, #28]
  407090:	ldr	x0, [sp, #16]
  407094:	ldr	w0, [x0, #28]
  407098:	cmp	w1, w0
  40709c:	b.ne	4070bc <ferror@plt+0x522c>  // b.any
  4070a0:	ldr	x1, [sp, #16]
  4070a4:	ldr	x0, [sp, #24]
  4070a8:	bl	407048 <ferror@plt+0x51b8>
  4070ac:	cmp	w0, #0x0
  4070b0:	b.eq	4070bc <ferror@plt+0x522c>  // b.none
  4070b4:	mov	w0, #0x1                   	// #1
  4070b8:	b	4070c0 <ferror@plt+0x5230>
  4070bc:	mov	w0, #0x0                   	// #0
  4070c0:	ldp	x29, x30, [sp], #32
  4070c4:	ret
  4070c8:	stp	x29, x30, [sp, #-192]!
  4070cc:	mov	x29, sp
  4070d0:	str	x0, [sp, #56]
  4070d4:	str	x1, [sp, #48]
  4070d8:	str	w2, [sp, #44]
  4070dc:	str	x3, [sp, #32]
  4070e0:	str	x4, [sp, #24]
  4070e4:	str	wzr, [sp, #188]
  4070e8:	ldr	x0, [sp, #48]
  4070ec:	ldr	x0, [x0]
  4070f0:	cmp	x0, #0x0
  4070f4:	b.ne	407104 <ferror@plt+0x5274>  // b.any
  4070f8:	mov	x1, #0x0                   	// #0
  4070fc:	ldr	x0, [sp, #48]
  407100:	bl	401bc0 <gettimeofday@plt>
  407104:	add	x0, sp, #0x80
  407108:	mov	x1, x0
  40710c:	ldr	x0, [sp, #56]
  407110:	bl	401ad0 <localtime_r@plt>
  407114:	ldr	x0, [sp, #48]
  407118:	add	x1, sp, #0x48
  40711c:	bl	401ad0 <localtime_r@plt>
  407120:	add	x1, sp, #0x48
  407124:	add	x0, sp, #0x80
  407128:	bl	407078 <ferror@plt+0x51e8>
  40712c:	cmp	w0, #0x0
  407130:	b.eq	40718c <ferror@plt+0x52fc>  // b.none
  407134:	ldr	w0, [sp, #136]
  407138:	ldr	w1, [sp, #132]
  40713c:	mov	w4, w1
  407140:	mov	w3, w0
  407144:	adrp	x0, 407000 <ferror@plt+0x5170>
  407148:	add	x2, x0, #0xcb8
  40714c:	ldr	x1, [sp, #24]
  407150:	ldr	x0, [sp, #32]
  407154:	bl	401b30 <snprintf@plt>
  407158:	str	w0, [sp, #188]
  40715c:	ldr	w0, [sp, #188]
  407160:	cmp	w0, #0x0
  407164:	b.lt	407178 <ferror@plt+0x52e8>  // b.tstop
  407168:	ldrsw	x0, [sp, #188]
  40716c:	ldr	x1, [sp, #24]
  407170:	cmp	x1, x0
  407174:	b.cs	407180 <ferror@plt+0x52f0>  // b.hs, b.nlast
  407178:	mov	w0, #0xffffffff            	// #-1
  40717c:	b	407230 <ferror@plt+0x53a0>
  407180:	mov	w0, #0x1                   	// #1
  407184:	str	w0, [sp, #188]
  407188:	b	407218 <ferror@plt+0x5388>
  40718c:	add	x1, sp, #0x48
  407190:	add	x0, sp, #0x80
  407194:	bl	407048 <ferror@plt+0x51b8>
  407198:	cmp	w0, #0x0
  40719c:	b.eq	4071f8 <ferror@plt+0x5368>  // b.none
  4071a0:	ldr	w0, [sp, #44]
  4071a4:	and	w0, w0, #0x2
  4071a8:	cmp	w0, #0x0
  4071ac:	b.eq	4071d4 <ferror@plt+0x5344>  // b.none
  4071b0:	add	x0, sp, #0x80
  4071b4:	mov	x3, x0
  4071b8:	adrp	x0, 407000 <ferror@plt+0x5170>
  4071bc:	add	x2, x0, #0xcc8
  4071c0:	ldr	x1, [sp, #24]
  4071c4:	ldr	x0, [sp, #32]
  4071c8:	bl	401ae0 <strftime@plt>
  4071cc:	str	w0, [sp, #188]
  4071d0:	b	407218 <ferror@plt+0x5388>
  4071d4:	add	x0, sp, #0x80
  4071d8:	mov	x3, x0
  4071dc:	adrp	x0, 407000 <ferror@plt+0x5170>
  4071e0:	add	x2, x0, #0xcd8
  4071e4:	ldr	x1, [sp, #24]
  4071e8:	ldr	x0, [sp, #32]
  4071ec:	bl	401ae0 <strftime@plt>
  4071f0:	str	w0, [sp, #188]
  4071f4:	b	407218 <ferror@plt+0x5388>
  4071f8:	add	x0, sp, #0x80
  4071fc:	mov	x3, x0
  407200:	adrp	x0, 407000 <ferror@plt+0x5170>
  407204:	add	x2, x0, #0xce0
  407208:	ldr	x1, [sp, #24]
  40720c:	ldr	x0, [sp, #32]
  407210:	bl	401ae0 <strftime@plt>
  407214:	str	w0, [sp, #188]
  407218:	ldr	w0, [sp, #188]
  40721c:	cmp	w0, #0x0
  407220:	b.gt	40722c <ferror@plt+0x539c>
  407224:	mov	w0, #0xffffffff            	// #-1
  407228:	b	407230 <ferror@plt+0x53a0>
  40722c:	mov	w0, #0x0                   	// #0
  407230:	ldp	x29, x30, [sp], #192
  407234:	ret
  407238:	stp	x29, x30, [sp, #-64]!
  40723c:	mov	x29, sp
  407240:	stp	x19, x20, [sp, #16]
  407244:	adrp	x20, 418000 <ferror@plt+0x16170>
  407248:	add	x20, x20, #0xb30
  40724c:	stp	x21, x22, [sp, #32]
  407250:	adrp	x21, 418000 <ferror@plt+0x16170>
  407254:	add	x21, x21, #0xb28
  407258:	sub	x20, x20, x21
  40725c:	mov	w22, w0
  407260:	stp	x23, x24, [sp, #48]
  407264:	mov	x23, x1
  407268:	mov	x24, x2
  40726c:	bl	4019b0 <memcpy@plt-0x40>
  407270:	cmp	xzr, x20, asr #3
  407274:	b.eq	4072a0 <ferror@plt+0x5410>  // b.none
  407278:	asr	x20, x20, #3
  40727c:	mov	x19, #0x0                   	// #0
  407280:	ldr	x3, [x21, x19, lsl #3]
  407284:	mov	x2, x24
  407288:	add	x19, x19, #0x1
  40728c:	mov	x1, x23
  407290:	mov	w0, w22
  407294:	blr	x3
  407298:	cmp	x20, x19
  40729c:	b.ne	407280 <ferror@plt+0x53f0>  // b.any
  4072a0:	ldp	x19, x20, [sp, #16]
  4072a4:	ldp	x21, x22, [sp, #32]
  4072a8:	ldp	x23, x24, [sp, #48]
  4072ac:	ldp	x29, x30, [sp], #64
  4072b0:	ret
  4072b4:	nop
  4072b8:	ret
  4072bc:	nop
  4072c0:	adrp	x2, 419000 <ferror@plt+0x17170>
  4072c4:	mov	x1, #0x0                   	// #0
  4072c8:	ldr	x2, [x2, #608]
  4072cc:	b	401af0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004072d0 <.fini>:
  4072d0:	stp	x29, x30, [sp, #-16]!
  4072d4:	mov	x29, sp
  4072d8:	ldp	x29, x30, [sp], #16
  4072dc:	ret
