--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml circuit_mem_reg.twx circuit_mem_reg.ncd -o
circuit_mem_reg.twr circuit_mem_reg.pcf -ucf ucf.ucf

Design file:              circuit_mem_reg.ncd
Physical constraint file: circuit_mem_reg.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140 paths analyzed, 56 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.748ns.
--------------------------------------------------------------------------------

Paths for end point afisare_numere/numar_15 (SLICE_X15Y86.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afisare_numere/numar_1 (FF)
  Destination:          afisare_numere/numar_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.692ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afisare_numere/numar_1 to afisare_numere/numar_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BQ      Tcko                  0.341   afisare_numere/numar<3>
                                                       afisare_numere/numar_1
    SLICE_X15Y83.B2      net (fanout=1)        0.486   afisare_numere/numar<1>
    SLICE_X15Y83.COUT    Topcyb                0.509   afisare_numere/numar<3>
                                                       afisare_numere/numar<1>_rt
                                                       afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.COUT    Tbyp                  0.089   afisare_numere/numar<7>
                                                       afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.COUT    Tbyp                  0.089   afisare_numere/numar<11>
                                                       afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CLK     Tcinck                0.178   afisare_numere/numar<15>
                                                       afisare_numere/Mcount_numar_xor<15>
                                                       afisare_numere/numar_15
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (1.206ns logic, 0.486ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afisare_numere/numar_5 (FF)
  Destination:          afisare_numere/numar_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.603ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afisare_numere/numar_5 to afisare_numere/numar_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.BQ      Tcko                  0.341   afisare_numere/numar<7>
                                                       afisare_numere/numar_5
    SLICE_X15Y84.B2      net (fanout=1)        0.486   afisare_numere/numar<5>
    SLICE_X15Y84.COUT    Topcyb                0.509   afisare_numere/numar<7>
                                                       afisare_numere/numar<5>_rt
                                                       afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.COUT    Tbyp                  0.089   afisare_numere/numar<11>
                                                       afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CLK     Tcinck                0.178   afisare_numere/numar<15>
                                                       afisare_numere/Mcount_numar_xor<15>
                                                       afisare_numere/numar_15
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (1.117ns logic, 0.486ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afisare_numere/numar_2 (FF)
  Destination:          afisare_numere/numar_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.582ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afisare_numere/numar_2 to afisare_numere/numar_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.CQ      Tcko                  0.341   afisare_numere/numar<3>
                                                       afisare_numere/numar_2
    SLICE_X15Y83.C2      net (fanout=1)        0.487   afisare_numere/numar<2>
    SLICE_X15Y83.COUT    Topcyc                0.398   afisare_numere/numar<3>
                                                       afisare_numere/numar<2>_rt
                                                       afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.COUT    Tbyp                  0.089   afisare_numere/numar<7>
                                                       afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.COUT    Tbyp                  0.089   afisare_numere/numar<11>
                                                       afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CLK     Tcinck                0.178   afisare_numere/numar<15>
                                                       afisare_numere/Mcount_numar_xor<15>
                                                       afisare_numere/numar_15
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (1.095ns logic, 0.487ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------

Paths for end point afisare_numere/numar_13 (SLICE_X15Y86.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afisare_numere/numar_1 (FF)
  Destination:          afisare_numere/numar_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afisare_numere/numar_1 to afisare_numere/numar_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BQ      Tcko                  0.341   afisare_numere/numar<3>
                                                       afisare_numere/numar_1
    SLICE_X15Y83.B2      net (fanout=1)        0.486   afisare_numere/numar<1>
    SLICE_X15Y83.COUT    Topcyb                0.509   afisare_numere/numar<3>
                                                       afisare_numere/numar<1>_rt
                                                       afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.COUT    Tbyp                  0.089   afisare_numere/numar<7>
                                                       afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.COUT    Tbyp                  0.089   afisare_numere/numar<11>
                                                       afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CLK     Tcinck                0.174   afisare_numere/numar<15>
                                                       afisare_numere/Mcount_numar_xor<15>
                                                       afisare_numere/numar_13
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (1.202ns logic, 0.486ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afisare_numere/numar_5 (FF)
  Destination:          afisare_numere/numar_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afisare_numere/numar_5 to afisare_numere/numar_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.BQ      Tcko                  0.341   afisare_numere/numar<7>
                                                       afisare_numere/numar_5
    SLICE_X15Y84.B2      net (fanout=1)        0.486   afisare_numere/numar<5>
    SLICE_X15Y84.COUT    Topcyb                0.509   afisare_numere/numar<7>
                                                       afisare_numere/numar<5>_rt
                                                       afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.COUT    Tbyp                  0.089   afisare_numere/numar<11>
                                                       afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CLK     Tcinck                0.174   afisare_numere/numar<15>
                                                       afisare_numere/Mcount_numar_xor<15>
                                                       afisare_numere/numar_13
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (1.113ns logic, 0.486ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afisare_numere/numar_2 (FF)
  Destination:          afisare_numere/numar_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.578ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afisare_numere/numar_2 to afisare_numere/numar_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.CQ      Tcko                  0.341   afisare_numere/numar<3>
                                                       afisare_numere/numar_2
    SLICE_X15Y83.C2      net (fanout=1)        0.487   afisare_numere/numar<2>
    SLICE_X15Y83.COUT    Topcyc                0.398   afisare_numere/numar<3>
                                                       afisare_numere/numar<2>_rt
                                                       afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.COUT    Tbyp                  0.089   afisare_numere/numar<7>
                                                       afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.COUT    Tbyp                  0.089   afisare_numere/numar<11>
                                                       afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CLK     Tcinck                0.174   afisare_numere/numar<15>
                                                       afisare_numere/Mcount_numar_xor<15>
                                                       afisare_numere/numar_13
    -------------------------------------------------  ---------------------------
    Total                                      1.578ns (1.091ns logic, 0.487ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Paths for end point afisare_numere/numar_14 (SLICE_X15Y86.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afisare_numere/numar_1 (FF)
  Destination:          afisare_numere/numar_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afisare_numere/numar_1 to afisare_numere/numar_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BQ      Tcko                  0.341   afisare_numere/numar<3>
                                                       afisare_numere/numar_1
    SLICE_X15Y83.B2      net (fanout=1)        0.486   afisare_numere/numar<1>
    SLICE_X15Y83.COUT    Topcyb                0.509   afisare_numere/numar<3>
                                                       afisare_numere/numar<1>_rt
                                                       afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.COUT    Tbyp                  0.089   afisare_numere/numar<7>
                                                       afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.COUT    Tbyp                  0.089   afisare_numere/numar<11>
                                                       afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CLK     Tcinck                0.124   afisare_numere/numar<15>
                                                       afisare_numere/Mcount_numar_xor<15>
                                                       afisare_numere/numar_14
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (1.152ns logic, 0.486ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afisare_numere/numar_5 (FF)
  Destination:          afisare_numere/numar_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afisare_numere/numar_5 to afisare_numere/numar_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.BQ      Tcko                  0.341   afisare_numere/numar<7>
                                                       afisare_numere/numar_5
    SLICE_X15Y84.B2      net (fanout=1)        0.486   afisare_numere/numar<5>
    SLICE_X15Y84.COUT    Topcyb                0.509   afisare_numere/numar<7>
                                                       afisare_numere/numar<5>_rt
                                                       afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.COUT    Tbyp                  0.089   afisare_numere/numar<11>
                                                       afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CLK     Tcinck                0.124   afisare_numere/numar<15>
                                                       afisare_numere/Mcount_numar_xor<15>
                                                       afisare_numere/numar_14
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (1.063ns logic, 0.486ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afisare_numere/numar_2 (FF)
  Destination:          afisare_numere/numar_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.528ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.108 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afisare_numere/numar_2 to afisare_numere/numar_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.CQ      Tcko                  0.341   afisare_numere/numar<3>
                                                       afisare_numere/numar_2
    SLICE_X15Y83.C2      net (fanout=1)        0.487   afisare_numere/numar<2>
    SLICE_X15Y83.COUT    Topcyc                0.398   afisare_numere/numar<3>
                                                       afisare_numere/numar<2>_rt
                                                       afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<3>
    SLICE_X15Y84.COUT    Tbyp                  0.089   afisare_numere/numar<7>
                                                       afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<7>
    SLICE_X15Y85.COUT    Tbyp                  0.089   afisare_numere/numar<11>
                                                       afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CIN     net (fanout=1)        0.000   afisare_numere/Mcount_numar_cy<11>
    SLICE_X15Y86.CLK     Tcinck                0.124   afisare_numere/numar<15>
                                                       afisare_numere/Mcount_numar_xor<15>
                                                       afisare_numere/numar_14
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (1.041ns logic, 0.487ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point luam_codul/DEBOUNCE/Q3 (SLICE_X69Y106.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               luam_codul/DEBOUNCE/Q2 (FF)
  Destination:          luam_codul/DEBOUNCE/Q3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: luam_codul/DEBOUNCE/Q2 to luam_codul/DEBOUNCE/Q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y106.BQ     Tcko                  0.141   luam_codul/DEBOUNCE/Q3
                                                       luam_codul/DEBOUNCE/Q2
    SLICE_X69Y106.CX     net (fanout=2)        0.172   luam_codul/DEBOUNCE/Q2
    SLICE_X69Y106.CLK    Tckdi       (-Th)     0.070   luam_codul/DEBOUNCE/Q3
                                                       luam_codul/DEBOUNCE/Q3
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.071ns logic, 0.172ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point luam_codul/DEBOUNCE1/Q3 (SLICE_X61Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               luam_codul/DEBOUNCE1/Q2 (FF)
  Destination:          luam_codul/DEBOUNCE1/Q3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: luam_codul/DEBOUNCE1/Q2 to luam_codul/DEBOUNCE1/Q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y101.CQ     Tcko                  0.141   luam_codul/DEBOUNCE1/Q3
                                                       luam_codul/DEBOUNCE1/Q2
    SLICE_X61Y101.DX     net (fanout=3)        0.176   luam_codul/DEBOUNCE1/Q2
    SLICE_X61Y101.CLK    Tckdi       (-Th)     0.072   luam_codul/DEBOUNCE1/Q3
                                                       luam_codul/DEBOUNCE1/Q3
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.069ns logic, 0.176ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point luam_codul/DEBOUNCE1/Q2 (SLICE_X61Y101.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               luam_codul/DEBOUNCE1/Q1 (FF)
  Destination:          luam_codul/DEBOUNCE1/Q2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: luam_codul/DEBOUNCE1/Q1 to luam_codul/DEBOUNCE1/Q2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y101.BQ     Tcko                  0.141   luam_codul/DEBOUNCE1/Q3
                                                       luam_codul/DEBOUNCE1/Q1
    SLICE_X61Y101.CX     net (fanout=3)        0.176   luam_codul/DEBOUNCE1/Q1
    SLICE_X61Y101.CLK    Tckdi       (-Th)     0.070   luam_codul/DEBOUNCE1/Q3
                                                       luam_codul/DEBOUNCE1/Q2
    -------------------------------------------------  ---------------------------
    Total                                      0.247ns (0.071ns logic, 0.176ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: afisare_numere/numar<3>/CLK
  Logical resource: afisare_numere/numar_0/CK
  Location pin: SLICE_X15Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: afisare_numere/numar<3>/CLK
  Logical resource: afisare_numere/numar_0/CK
  Location pin: SLICE_X15Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.748|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 140 paths, 0 nets, and 30 connections

Design statistics:
   Minimum period:   1.748ns{1}   (Maximum frequency: 572.082MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 12 19:44:36 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5000 MB



