$date
	Sun Oct 23 06:12:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#363478
b1010 &
b1010 %
1$
b1010 !
1"
#363479
0"
#363482
b101 &
b101 %
#363486
b10000 &
b10000 %
#363490
b1000 &
b1000 %
#363494
b100 &
b100 %
#363498
b10 &
b10 %
#363502
b1 &
1#
b1 %
#363506
b0 &
b0 %
0#
0$
#1377155
b11110 !
1"
#1377158
b11110 &
b11110 %
1$
#1377159
0"
#1377162
b1111 &
b1111 %
#1377166
b101110 &
b101110 %
#1377170
b10111 &
b10111 %
#1377174
b1000110 &
b1000110 %
#1377178
b100011 &
b100011 %
#1377182
b1101010 &
b1101010 %
#1377186
b110101 &
b110101 %
#1377190
b10100000 &
b10100000 %
#1377194
b1010000 &
b1010000 %
#1377198
b101000 &
b101000 %
#1377202
b10100 &
b10100 %
#1377206
b1010 &
b1010 %
#1377210
b101 &
b101 %
#1377214
b10000 &
b10000 %
#1377218
b1000 &
b1000 %
#1377222
b100 &
b100 %
#1377226
b10 &
b10 %
#1377230
b1 &
1#
b1 %
#1377234
b0 &
b0 %
0#
0$
#2382919
b100 !
1"
#2382922
b100 &
b100 %
1$
#2382923
0"
#2382926
b10 &
b10 %
#2382930
b1 &
b1 %
1#
#2382934
b0 &
0#
b0 %
0$
#4500012
