# do sim.do
# vsim -c work.tb_cpu 
# Start time: 23:43:23 on May 04,2025
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.all_pkgs
# Loading work.cpu_single_cycle_sv_unit
# Loading work.cpu_single_cycle
# Loading work.pc_register_sv_unit
# Loading work.pc_register
# Loading work.instr_mem_sv_unit
# Loading work.instr_mem
# Loading work.decoder_sv_unit
# Loading work.decoder
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.alu_ctrl_sv_unit
# Loading work.alu_ctrl
# Loading work.data_mem_sv_unit
# Loading work.data_mem
# Loading work.writeback_mux_sv_unit
# Loading work.writeback_mux
# Loading work.control_unit_sv_unit
# Loading work.control_unit
# ---------------------------------------------
# R-TYPE:
# -------
# T = 35 | x5 = 30
# T = 35 | x6 = 37
# I-TYPE:
# -------
# T = 65 | x1 = 42
# T = 65 | x2 = 47
# S-TYPE:
# -------
# T = 95 | x1 = 42
# T = 95 | x3 = 7
# MEM[x1+8] <- x3 = 7
# ---------------------------------------------
# ** Note: $finish    : D:/RTL100Challange/risc-v/tb_cpu.sv(66)
#    Time: 95 ps  Iteration: 1  Instance: /tb_cpu
# End time: 23:43:23 on May 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
