# COSC 215 Spring 2025 - Password Cracker Project

This project implements a multi-layer hardware-based password cracking system in Verilog. It communicates with a provided C-based guard program using a serial communication protocol with handshaking.

> **Goal**: Crack the hidden password as fast as possible using optimized circuit design, parallelism, and smart password generation strategies.

---

## ðŸ§© Layers Overview

### ðŸ”¹ Layer 1: Bit Transmission (Provided)
- Sends 1 bit using `D`, `rq`, `ak` handshaking
- Waits for ack before de-asserting request

### ðŸ”¸ Layer 2: 16-Bit Passcode Sender
- Sends 16-bit passcodes in big-endian order
- Uses Layer 1 for each bit
- Only transmits when `rd` is high

### ðŸ”º Layer 3: Sequence Sender
- Sends sequence of passcodes
- Waits for `rd` to re-assert after each
- Stops if `rd` is not high within 1 ms (indicates success)

---

## ðŸ“‚ Project Structure
'''cosc215-password-cracker-spring25/ â”‚ â”œâ”€â”€ README.md # Project overview and documentation â”œâ”€â”€ LICENSE # License file (optional) â”œâ”€â”€ .gitignore # Git ignored files (optional) â”‚ â”œâ”€â”€ layer1/ # Provided Layer 1 Verilog module â”‚ â””â”€â”€ layer1.v â”‚ â”œâ”€â”€ layer2/ # Layer 2: 16-bit passcode sender â”‚ â””â”€â”€ layer2.v â”‚ â”œâ”€â”€ layer3/ # Layer 3: sequence transmitter â”‚ â””â”€â”€ layer3.v â”‚ â”œâ”€â”€ generator/ # Passcode generator circuit â”‚ â””â”€â”€ generator.v â”‚ â”œâ”€â”€ sim/ # Testbenches and simulation files â”‚ â”œâ”€â”€ test_layer2.v â”‚ â”œâ”€â”€ test_layer3.v â”‚ â””â”€â”€ test_generator.v â”‚ â”œâ”€â”€ guard_interface/ # Guard program in C â”‚ â””â”€â”€ guard.c â”‚ â””â”€â”€ docs/ # Design notes and timing results â”œâ”€â”€ design_notes.md â”œâ”€â”€ timing_analysis.txt â””â”€â”€ results.png

