// Seed: 2539868024
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output tri0 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  wire id_6;
  assign id_5 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  ;
  logic [id_4 : 1 'b0] id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
  wire id_7;
endmodule
