

================================================================
== Vitis HLS Report for 'histogram_Pipeline_LOOP_I'
================================================================
* Date:           Wed Mar  8 22:54:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        test_histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.456 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I  |        ?|        ?|        17|          8|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 20 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 21 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 22 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %feature, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 25 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln17_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln17_1"   --->   Operation 26 'read' 'or_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %i_1"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond3"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = load i64 %i_1" [test_histogram/histogram.cpp:19]   --->   Operation 31 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i64 %i" [test_histogram/histogram.cpp:17]   --->   Operation 32 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [5/5] (4.45ns)   --->   "%conv = sitofp i32 %trunc_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 33 'sitofp' 'conv' <Predicate = true> <Delay = 4.45> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.45>
ST_3 : Operation 34 [4/5] (4.45ns)   --->   "%conv = sitofp i32 %trunc_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 34 'sitofp' 'conv' <Predicate = true> <Delay = 4.45> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.45>
ST_4 : Operation 35 [3/5] (4.45ns)   --->   "%conv = sitofp i32 %trunc_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 35 'sitofp' 'conv' <Predicate = true> <Delay = 4.45> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.45>
ST_5 : Operation 36 [2/5] (4.45ns)   --->   "%conv = sitofp i32 %trunc_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 36 'sitofp' 'conv' <Predicate = true> <Delay = 4.45> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.45>
ST_6 : Operation 37 [1/5] (4.45ns)   --->   "%conv = sitofp i32 %trunc_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 37 'sitofp' 'conv' <Predicate = true> <Delay = 4.45> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %conv" [test_histogram/histogram.cpp:17]   --->   Operation 38 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln17, i32 23, i32 30" [test_histogram/histogram.cpp:17]   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i32 %bitcast_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 40 'trunc' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.84ns)   --->   "%icmp_ln17 = icmp_ne  i8 %tmp, i8 255" [test_histogram/histogram.cpp:17]   --->   Operation 41 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (1.05ns)   --->   "%icmp_ln17_1 = icmp_eq  i23 %trunc_ln17_1, i23 0" [test_histogram/histogram.cpp:17]   --->   Operation 42 'icmp' 'icmp_ln17_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %conv, i32 %n_read" [test_histogram/histogram.cpp:17]   --->   Operation 43 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.49>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%or_ln17 = or i1 %icmp_ln17_1, i1 %icmp_ln17" [test_histogram/histogram.cpp:17]   --->   Operation 45 'or' 'or_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 46 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %conv, i32 %n_read" [test_histogram/histogram.cpp:17]   --->   Operation 46 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%and_ln17 = and i1 %or_ln17, i1 %or_ln17_1_read" [test_histogram/histogram.cpp:17]   --->   Operation 47 'and' 'and_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln17_1 = and i1 %and_ln17, i1 %tmp_2" [test_histogram/histogram.cpp:17]   --->   Operation 48 'and' 'and_ln17_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (1.08ns)   --->   "%add_ln17 = add i64 %i, i64 1" [test_histogram/histogram.cpp:17]   --->   Operation 49 'add' 'add_ln17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %and_ln17_1, void %for.inc24.preheader.exitStub, void %for.inc14" [test_histogram/histogram.cpp:17]   --->   Operation 50 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %i" [test_histogram/histogram.cpp:19]   --->   Operation 51 'trunc' 'trunc_ln19' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %trunc_ln19" [test_histogram/histogram.cpp:19]   --->   Operation 52 'zext' 'zext_ln19' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%feature_addr = getelementptr i32 %feature, i64 0, i64 %zext_ln19" [test_histogram/histogram.cpp:19]   --->   Operation 53 'getelementptr' 'feature_addr' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (1.23ns)   --->   "%m = load i7 %feature_addr" [test_histogram/histogram.cpp:19]   --->   Operation 54 'load' 'm' <Predicate = (and_ln17_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr i32 %weight, i64 0, i64 %zext_ln19" [test_histogram/histogram.cpp:20]   --->   Operation 55 'getelementptr' 'weight_addr' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_8 : Operation 56 [2/2] (1.23ns)   --->   "%weight_load = load i7 %weight_addr" [test_histogram/histogram.cpp:20]   --->   Operation 56 'load' 'weight_load' <Predicate = (and_ln17_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln17 = store i64 %add_ln17, i64 %i_1" [test_histogram/histogram.cpp:17]   --->   Operation 57 'store' 'store_ln17' <Predicate = (and_ln17_1)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 58 [1/2] (1.23ns)   --->   "%m = load i7 %feature_addr" [test_histogram/histogram.cpp:19]   --->   Operation 58 'load' 'm' <Predicate = (and_ln17_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 59 [1/2] (1.23ns)   --->   "%weight_load = load i7 %weight_addr" [test_histogram/histogram.cpp:20]   --->   Operation 59 'load' 'weight_load' <Predicate = (and_ln17_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i32 %m" [test_histogram/histogram.cpp:21]   --->   Operation 60 'zext' 'zext_ln21' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%hist_local_addr = getelementptr i32 %hist_local, i64 0, i64 %zext_ln21" [test_histogram/histogram.cpp:21]   --->   Operation 61 'getelementptr' 'hist_local_addr' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 62 'load' 'reuse_addr_reg_load' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_9 : Operation 63 [2/2] (1.23ns)   --->   "%hist_local_load = load i7 %hist_local_addr" [test_histogram/histogram.cpp:21]   --->   Operation 63 'load' 'hist_local_load' <Predicate = (and_ln17_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 64 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln21" [test_histogram/histogram.cpp:21]   --->   Operation 64 'icmp' 'addr_cmp' <Predicate = (and_ln17_1)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln21 = store i64 %zext_ln21, i64 %reuse_addr_reg" [test_histogram/histogram.cpp:21]   --->   Operation 65 'store' 'store_ln21' <Predicate = (and_ln17_1)> <Delay = 0.42>

State 10 <SV = 9> <Delay = 1.68>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 66 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_10 : Operation 67 [1/2] (1.23ns)   --->   "%hist_local_load = load i7 %hist_local_addr" [test_histogram/histogram.cpp:21]   --->   Operation 67 'load' 'hist_local_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 68 [1/1] (0.44ns)   --->   "%x = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %hist_local_load" [test_histogram/histogram.cpp:21]   --->   Operation 68 'select' 'x' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (!and_ln17_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.08>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%wt = bitcast i32 %weight_load" [test_histogram/histogram.cpp:20]   --->   Operation 69 'bitcast' 'wt' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [7/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.08>
ST_12 : Operation 71 [6/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 71 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.08>
ST_13 : Operation 72 [5/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 72 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.08>
ST_14 : Operation 73 [4/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 73 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.08>
ST_15 : Operation 74 [3/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 74 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.08>
ST_16 : Operation 75 [2/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 75 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.08>
ST_17 : Operation 76 [1/7] (4.08ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:22]   --->   Operation 76 'fadd' 'add' <Predicate = true> <Delay = 4.08> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [test_histogram/histogram.cpp:19]   --->   Operation 77 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln22 = store i32 %add, i7 %hist_local_addr" [test_histogram/histogram.cpp:22]   --->   Operation 78 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 %add, i32 %reuse_reg" [test_histogram/histogram.cpp:22]   --->   Operation 79 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.cond3" [test_histogram/histogram.cpp:17]   --->   Operation 80 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.5ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [13]  (0.427 ns)

 <State 2>: 4.46ns
The critical path consists of the following:
	'load' operation ('i', test_histogram/histogram.cpp:19) on local variable 'i' [18]  (0 ns)
	'sitofp' operation ('conv', test_histogram/histogram.cpp:17) [21]  (4.46 ns)

 <State 3>: 4.46ns
The critical path consists of the following:
	'sitofp' operation ('conv', test_histogram/histogram.cpp:17) [21]  (4.46 ns)

 <State 4>: 4.46ns
The critical path consists of the following:
	'sitofp' operation ('conv', test_histogram/histogram.cpp:17) [21]  (4.46 ns)

 <State 5>: 4.46ns
The critical path consists of the following:
	'sitofp' operation ('conv', test_histogram/histogram.cpp:17) [21]  (4.46 ns)

 <State 6>: 4.46ns
The critical path consists of the following:
	'sitofp' operation ('conv', test_histogram/histogram.cpp:17) [21]  (4.46 ns)

 <State 7>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', test_histogram/histogram.cpp:17) [28]  (2.78 ns)

 <State 8>: 3.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', test_histogram/histogram.cpp:17) [28]  (2.78 ns)
	'and' operation ('and_ln17_1', test_histogram/histogram.cpp:17) [30]  (0.287 ns)
	blocking operation 0.427 ns on control path)

 <State 9>: 2.47ns
The critical path consists of the following:
	'load' operation ('m', test_histogram/histogram.cpp:19) on array 'feature' [38]  (1.24 ns)
	'getelementptr' operation ('hist_local_addr', test_histogram/histogram.cpp:21) [43]  (0 ns)
	'load' operation ('hist_local_load', test_histogram/histogram.cpp:21) on array 'hist_local' [46]  (1.24 ns)

 <State 10>: 1.69ns
The critical path consists of the following:
	'load' operation ('hist_local_load', test_histogram/histogram.cpp:21) on array 'hist_local' [46]  (1.24 ns)
	'select' operation ('x', test_histogram/histogram.cpp:21) [48]  (0.449 ns)

 <State 11>: 4.09ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:22) [49]  (4.09 ns)

 <State 12>: 4.09ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:22) [49]  (4.09 ns)

 <State 13>: 4.09ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:22) [49]  (4.09 ns)

 <State 14>: 4.09ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:22) [49]  (4.09 ns)

 <State 15>: 4.09ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:22) [49]  (4.09 ns)

 <State 16>: 4.09ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:22) [49]  (4.09 ns)

 <State 17>: 4.09ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:22) [49]  (4.09 ns)

 <State 18>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln22', test_histogram/histogram.cpp:22) of variable 'add', test_histogram/histogram.cpp:22 on array 'hist_local' [50]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
