// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fdot_3d_HH_
#define _fdot_3d_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ebnn_compute_faddcud.h"
#include "fdot_3d_l_conv_pobkb.h"
#include "fdot_3d_bits.h"

namespace ap_rtl {

struct fdot_3d : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<32> > A_q0;
    sc_in< sc_lv<5> > B_offset;
    sc_in< sc_lv<32> > x;
    sc_in< sc_lv<32> > y;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    fdot_3d(sc_module_name name);
    SC_HAS_PROCESS(fdot_3d);

    ~fdot_3d();

    sc_trace_file* mVcdFile;

    fdot_3d_l_conv_pobkb* l_conv_pool_bn_bst0_6_U;
    fdot_3d_bits* bits_U;
    ebnn_compute_faddcud<1,5,32,32,32>* ebnn_compute_faddcud_U1;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > l_conv_pool_bn_bst0_6_address0;
    sc_signal< sc_logic > l_conv_pool_bn_bst0_6_ce0;
    sc_signal< sc_lv<8> > l_conv_pool_bn_bst0_6_q0;
    sc_signal< sc_lv<3> > bits_address0;
    sc_signal< sc_logic > bits_ce0;
    sc_signal< sc_lv<8> > bits_q0;
    sc_signal< sc_lv<32> > x_kw_fu_164_p2;
    sc_signal< sc_lv<32> > x_kw_reg_419;
    sc_signal< sc_lv<32> > y_kh_fu_170_p2;
    sc_signal< sc_lv<32> > y_kh_reg_424;
    sc_signal< sc_lv<6> > B_offset_cast_fu_176_p1;
    sc_signal< sc_lv<6> > B_offset_cast_reg_429;
    sc_signal< sc_lv<32> > tmp_1_fu_190_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_437;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_s_fu_185_p2;
    sc_signal< sc_lv<32> > tmp_i1_fu_208_p2;
    sc_signal< sc_lv<32> > tmp_i1_reg_442;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_4_fu_214_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_229_p3;
    sc_signal< sc_lv<1> > tmp_10_reg_455;
    sc_signal< sc_lv<6> > sum_i_fu_277_p2;
    sc_signal< sc_lv<6> > sum_i_reg_460;
    sc_signal< sc_lv<3> > tmp_11_fu_282_p1;
    sc_signal< sc_lv<3> > tmp_11_reg_465;
    sc_signal< sc_lv<3> > tmp_12_fu_286_p1;
    sc_signal< sc_lv<3> > tmp_12_reg_470;
    sc_signal< sc_lv<32> > tmp_3_fu_290_p2;
    sc_signal< sc_lv<32> > tmp_3_reg_475;
    sc_signal< sc_lv<32> > j_1_fu_296_p2;
    sc_signal< sc_lv<32> > a1_fu_316_p3;
    sc_signal< sc_lv<32> > a1_reg_485;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > k_1_fu_360_p2;
    sc_signal< sc_lv<32> > k_1_reg_501;
    sc_signal< sc_lv<32> > tmp_9_fu_391_p3;
    sc_signal< sc_lv<32> > tmp_9_reg_506;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > grp_fu_156_p2;
    sc_signal< sc_lv<32> > res_3_reg_516;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > i_assign_reg_114;
    sc_signal< sc_lv<32> > b_idx_1_reg_124;
    sc_signal< sc_lv<32> > j_assign_reg_136;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > n_assign_reg_146;
    sc_signal< sc_lv<64> > tmp_7_fu_224_p1;
    sc_signal< sc_lv<64> > sum_i_cast_fu_324_p1;
    sc_signal< sc_lv<64> > tmp_4_i_fu_355_p1;
    sc_signal< sc_lv<32> > res_1_fu_56;
    sc_signal< sc_lv<32> > tmp_2_fu_196_p2;
    sc_signal< sc_lv<32> > tmp_5_fu_202_p2;
    sc_signal< sc_lv<32> > tmp_i2_fu_219_p2;
    sc_signal< sc_lv<32> > p_neg_i_fu_237_p2;
    sc_signal< sc_lv<6> > p_lshr_i_cast_fu_243_p4;
    sc_signal< sc_lv<6> > p_neg_t_i_fu_253_p2;
    sc_signal< sc_lv<6> > p_lshr_f_i_cast_fu_259_p4;
    sc_signal< sc_lv<6> > tmp_i_fu_269_p3;
    sc_signal< sc_lv<32> > tmp_fu_302_p2;
    sc_signal< sc_lv<1> > tmp_6_fu_308_p3;
    sc_signal< sc_lv<32> > p_and_t_fu_335_p3;
    sc_signal< sc_lv<32> > p_neg_t_fu_342_p2;
    sc_signal< sc_lv<32> > p_and_f_fu_328_p3;
    sc_signal< sc_lv<32> > tmp_3_i_fu_348_p3;
    sc_signal< sc_lv<8> > tmp_5_i_fu_366_p2;
    sc_signal< sc_lv<32> > tmp_37_to_int_fu_378_p1;
    sc_signal< sc_lv<32> > tmp_37_neg_fu_381_p2;
    sc_signal< sc_lv<1> > tmp_6_i_fu_372_p2;
    sc_signal< sc_lv<32> > tmp_8_fu_387_p1;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<29> ap_const_lv29_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_B_offset_cast_fu_176_p1();
    void thread_a1_fu_316_p3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_bits_address0();
    void thread_bits_ce0();
    void thread_j_1_fu_296_p2();
    void thread_k_1_fu_360_p2();
    void thread_l_conv_pool_bn_bst0_6_address0();
    void thread_l_conv_pool_bn_bst0_6_ce0();
    void thread_p_and_f_fu_328_p3();
    void thread_p_and_t_fu_335_p3();
    void thread_p_lshr_f_i_cast_fu_259_p4();
    void thread_p_lshr_i_cast_fu_243_p4();
    void thread_p_neg_i_fu_237_p2();
    void thread_p_neg_t_fu_342_p2();
    void thread_p_neg_t_i_fu_253_p2();
    void thread_sum_i_cast_fu_324_p1();
    void thread_sum_i_fu_277_p2();
    void thread_tmp_10_fu_229_p3();
    void thread_tmp_11_fu_282_p1();
    void thread_tmp_12_fu_286_p1();
    void thread_tmp_1_fu_190_p2();
    void thread_tmp_2_fu_196_p2();
    void thread_tmp_37_neg_fu_381_p2();
    void thread_tmp_37_to_int_fu_378_p1();
    void thread_tmp_3_fu_290_p2();
    void thread_tmp_3_i_fu_348_p3();
    void thread_tmp_4_fu_214_p2();
    void thread_tmp_4_i_fu_355_p1();
    void thread_tmp_5_fu_202_p2();
    void thread_tmp_5_i_fu_366_p2();
    void thread_tmp_6_fu_308_p3();
    void thread_tmp_6_i_fu_372_p2();
    void thread_tmp_7_fu_224_p1();
    void thread_tmp_8_fu_387_p1();
    void thread_tmp_9_fu_391_p3();
    void thread_tmp_fu_302_p2();
    void thread_tmp_i1_fu_208_p2();
    void thread_tmp_i2_fu_219_p2();
    void thread_tmp_i_fu_269_p3();
    void thread_tmp_s_fu_185_p2();
    void thread_x_kw_fu_164_p2();
    void thread_y_kh_fu_170_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
