{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563018257342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563018257342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 15:44:17 2019 " "Processing started: Sat Jul 13 15:44:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563018257342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1563018257342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta riscv_cpu -c riscv_cpu " "Command: quartus_sta riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1563018257342 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1563018257403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1563018257556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1563018257556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018257638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018257638 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1104 " "The Timing Analyzer is analyzing 1104 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1563018257975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "riscv_cpu.sdc " "Synopsys Design Constraints File file not found: 'riscv_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1563018258062 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018258063 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563018258096 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name load load " "create_clock -period 1.000 -name load load" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563018258096 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name socorcpu socorcpu " "create_clock -period 1.000 -name socorcpu socorcpu" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563018258096 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563018258096 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "socload~0\|combout " "Node \"socload~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563018258102 ""} { "Warning" "WSTA_SCC_NODE" "socload~0\|datab " "Node \"socload~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563018258102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1563018258102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "wr_enable~0\|combout " "Node \"wr_enable~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563018258102 ""} { "Warning" "WSTA_SCC_NODE" "wr_enable~0\|dataa " "Node \"wr_enable~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563018258102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1563018258102 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "load load " "Clock target load of clock load is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1563018258107 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: socload~0  from: datad  to: combout " "Cell: socload~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563018258119 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: wr_enable~0  from: datac  to: combout " "Cell: wr_enable~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563018258119 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1563018258119 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1563018258126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563018258127 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1563018258136 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1563018258143 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1563018265178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1563018265178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.742 " "Worst-case setup slack is -22.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018265179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018265179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.742          -21009.301 socorcpu  " "  -22.742          -21009.301 socorcpu " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018265179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.386          -20601.067 load  " "  -22.386          -20601.067 load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018265179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.700            -372.753 clk  " "   -7.700            -372.753 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018265179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018265179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.709 " "Worst-case hold slack is -1.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018266113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018266113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.709             -86.484 socorcpu  " "   -1.709             -86.484 socorcpu " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018266113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264             -23.356 load  " "   -1.264             -23.356 load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018266113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.154              -7.608 clk  " "   -1.154              -7.608 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018266113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018266113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1563018266114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1563018266115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018266120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018266120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -270.827 clk  " "   -3.201            -270.827 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018266120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.186              -8.684 load  " "   -2.186              -8.684 load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018266120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 socorcpu  " "    0.054               0.000 socorcpu " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018266120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018266120 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1563018269027 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563018269027 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1563018269033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1563018269072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1563018270409 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "load load " "Clock target load of clock load is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1563018270657 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: socload~0  from: datad  to: combout " "Cell: socload~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563018270667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: wr_enable~0  from: datac  to: combout " "Cell: wr_enable~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563018270667 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1563018270667 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563018270669 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1563018272990 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1563018272990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.452 " "Worst-case setup slack is -21.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018272992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018272992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.452          -19798.303 socorcpu  " "  -21.452          -19798.303 socorcpu " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018272992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.112          -19408.460 load  " "  -21.112          -19408.460 load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018272992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.235            -341.409 clk  " "   -7.235            -341.409 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018272992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018272992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.540 " "Worst-case hold slack is -1.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018273904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018273904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.540             -72.209 socorcpu  " "   -1.540             -72.209 socorcpu " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018273904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.148             -20.121 load  " "   -1.148             -20.121 load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018273904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075              -7.129 clk  " "   -1.075              -7.129 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018273904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018273904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1563018273906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1563018273908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018273915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018273915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -274.302 clk  " "   -3.201            -274.302 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018273915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.062             -27.192 load  " "   -2.062             -27.192 load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018273915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280             -82.211 socorcpu  " "   -0.280             -82.211 socorcpu " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018273915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018273915 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1563018276831 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563018276831 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1563018276837 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "load load " "Clock target load of clock load is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1563018277058 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: socload~0  from: datad  to: combout " "Cell: socload~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563018277069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: wr_enable~0  from: datac  to: combout " "Cell: wr_enable~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563018277069 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1563018277069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563018277070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1563018278087 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1563018278087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.924 " "Worst-case setup slack is -9.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018278091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018278091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.924           -9091.374 socorcpu  " "   -9.924           -9091.374 socorcpu " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018278091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.788           -8935.815 load  " "   -9.788           -8935.815 load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018278091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.121            -120.923 clk  " "   -3.121            -120.923 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018278091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018278091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.678 " "Worst-case hold slack is -0.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018279000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018279000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678             -15.650 socorcpu  " "   -0.678             -15.650 socorcpu " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018279000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640              -5.298 clk  " "   -0.640              -5.298 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018279000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.480              -3.306 load  " "   -0.480              -3.306 load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018279000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018279000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1563018279004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1563018279008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018279017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018279017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.192 clk  " "   -3.000             -93.192 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018279017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667              -2.458 load  " "   -0.667              -2.458 load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018279017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 socorcpu  " "    0.062               0.000 socorcpu " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563018279017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563018279017 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1563018281969 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563018281969 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1563018282419 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1563018282419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "851 " "Peak virtual memory: 851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563018282500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 15:44:42 2019 " "Processing ended: Sat Jul 13 15:44:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563018282500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563018282500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563018282500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1563018282500 ""}
