14:56


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name TOP
Ignore unconnected port:clk, when loading IO constraint.
Ignore unconnected port:BUTTON2, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
running edif parserStored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132740K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name TOP
Ignore unconnected port:clk, when loading IO constraint.
Ignore unconnected port:BUTTON2, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 14:58:13 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:58:13 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:58:13 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:58:13 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 14:58:14 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:58:14 2023

multi_srs_gen completed
# Fri Dec 22 14:58:14 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:58:14 2023

premap completed
# Fri Dec 22 14:58:14 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:58:14 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:58:14 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 14:58:15 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 14:58:13 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:7:35:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Removing register 'NCO_clk' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning unused register f_correct[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning unused register counter[15:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:14:3:16|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:14:4:23|Input div_enable is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:10:37:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":38:10:38:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:58:13 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:58:13 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:58:13 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:58:14 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 14:58:14 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:58:14 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 14:58:14 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[3] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 14:58:15 2023
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:58:15 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 14:59:24 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:59:24 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:59:24 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:59:24 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 14:59:25 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:59:25 2023

multi_srs_gen completed
# Fri Dec 22 14:59:26 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:59:26 2023

premap completed
# Fri Dec 22 14:59:26 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:59:26 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 14:59:26 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 14:59:26 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 14:59:24 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:7:35:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Removing register 'NCO_clk' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning unused register f_correct[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning unused register counter[15:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:14:3:16|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:14:4:23|Input div_enable is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:10:37:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":38:10:38:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:59:24 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:59:24 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:59:24 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 14:59:25 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 14:59:26 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:59:26 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 14:59:26 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Sequential instance NCO1.VCO1.U1.q[3] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 14:59:26 2023
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 14:59:26 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name TOP
Ignore unconnected port:clk, when loading IO constraint.
Ignore unconnected port:BUTTON2, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:01:34 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:01:34 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:01:34 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:01:34 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 15:01:35 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:01:35 2023

multi_srs_gen completed
# Fri Dec 22 15:01:35 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:01:35 2023

premap completed with warnings
# Fri Dec 22 15:01:36 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:01:36 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:01:36 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 15:01:36 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:01:34 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
	init_val=10'b1111111111
   Generated name = shift_reg_10s_1023

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":15:18:15:18|Port-width mismatch for port t0. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":16:18:16:18|Port-width mismatch for port t1. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Removing wire BNC1, as there is no assignment to it.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|*Output BNC1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:01:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:01:34 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:01:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:01:35 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 15:01:35 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Removing sequential instance q[0] (in view: work.shift_reg_10s_1023_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:01:36 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 15:01:36 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Removing sequential instance G2.q[9:0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  27 /        15


@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
10 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               15         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.52ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 15:01:36 2023
#


Top view:               TOP
Requested Frequency:    181.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.974

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            181.2 MHz     154.0 MHz     5.519         6.493         -0.974     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.519       -0.974  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.974
CA1.stevec[1]       TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.902
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.871
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       -0.778
CA1.G1.q[0]         TOP|clk       SB_DFFES     Q       q_G1[0]         0.796       0.800 
CA1.G1.q[1]         TOP|clk       SB_DFFES     Q       q_G1[1]         0.796       0.800 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       0.800 
CA1.G1.q[3]         TOP|clk       SB_DFFES     Q       q_G1[3]         0.796       0.800 
CA1.G1.q[4]         TOP|clk       SB_DFFES     Q       q_G1[4]         0.796       0.800 
CA1.G1.q[5]         TOP|clk       SB_DFFES     Q       q_G1[5]         0.796       0.800 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                 Required           
Instance        Reference     Type         Pin     Net                   Time         Slack 
                Clock                                                                       
--------------------------------------------------------------------------------------------
CA1.G1.q[0]     TOP|clk       SB_DFFES     E       stevec_RNIKG7L[3]     5.519        -0.974
CA1.G1.q[1]     TOP|clk       SB_DFFES     E       stevec_RNIKG7L[3]     5.519        -0.974
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       stevec_RNIKG7L[3]     5.519        -0.974
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       stevec_RNIKG7L[3]     5.519        -0.974
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       stevec_RNIKG7L[3]     5.519        -0.974
CA1.G1.q[5]     TOP|clk       SB_DFFES     E       stevec_RNIKG7L[3]     5.519        -0.974
CA1.G1.q[6]     TOP|clk       SB_DFFES     E       stevec_RNIKG7L[3]     5.519        -0.974
CA1.G1.q[7]     TOP|clk       SB_DFFES     E       stevec_RNIKG7L[3]     5.519        -0.974
CA1.G1.q[8]     TOP|clk       SB_DFFES     E       stevec_RNIKG7L[3]     5.519        -0.974
CA1.G1.q[9]     TOP|clk       SB_DFFES     E       stevec_RNIKG7L[3]     5.519        -0.974
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.519
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.519

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.974

    Number of logic level(s):                2
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
CA1.stevec[0]             SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]                 Net          -        -       1.599     -           5         
CA1.stevec_RNIV4CB[2]     SB_LUT4      I0       In      -         2.395       -         
CA1.stevec_RNIV4CB[2]     SB_LUT4      O        Out     0.661     3.056       -         
stevec_RNIV4CB[2]         Net          -        -       1.371     -           2         
CA1.stevec_RNIKG7L[3]     SB_LUT4      I2       In      -         4.427       -         
CA1.stevec_RNIKG7L[3]     SB_LUT4      O        Out     0.558     4.986       -         
stevec_RNIKG7L[3]         Net          -        -       1.507     -           10        
CA1.G1.q[0]               SB_DFFES     E        In      -         6.493       -         
========================================================================================
Total path delay (propagation time + setup) of 6.493 is 2.016(31.0%) logic and 4.477(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.519
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.519

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.974

    Number of logic level(s):                2
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[8] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
CA1.stevec[0]             SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]                 Net          -        -       1.599     -           5         
CA1.stevec_RNIV4CB[2]     SB_LUT4      I0       In      -         2.395       -         
CA1.stevec_RNIV4CB[2]     SB_LUT4      O        Out     0.661     3.056       -         
stevec_RNIV4CB[2]         Net          -        -       1.371     -           2         
CA1.stevec_RNIKG7L[3]     SB_LUT4      I2       In      -         4.427       -         
CA1.stevec_RNIKG7L[3]     SB_LUT4      O        Out     0.558     4.986       -         
stevec_RNIKG7L[3]         Net          -        -       1.507     -           10        
CA1.G1.q[8]               SB_DFFES     E        In      -         6.493       -         
========================================================================================
Total path delay (propagation time + setup) of 6.493 is 2.016(31.0%) logic and 4.477(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.519
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.519

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.974

    Number of logic level(s):                2
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[7] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
CA1.stevec[0]             SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]                 Net          -        -       1.599     -           5         
CA1.stevec_RNIV4CB[2]     SB_LUT4      I0       In      -         2.395       -         
CA1.stevec_RNIV4CB[2]     SB_LUT4      O        Out     0.661     3.056       -         
stevec_RNIV4CB[2]         Net          -        -       1.371     -           2         
CA1.stevec_RNIKG7L[3]     SB_LUT4      I2       In      -         4.427       -         
CA1.stevec_RNIKG7L[3]     SB_LUT4      O        Out     0.558     4.986       -         
stevec_RNIKG7L[3]         Net          -        -       1.507     -           10        
CA1.G1.q[7]               SB_DFFES     E        In      -         6.493       -         
========================================================================================
Total path delay (propagation time + setup) of 6.493 is 2.016(31.0%) logic and 4.477(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.519
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.519

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.974

    Number of logic level(s):                2
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[6] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
CA1.stevec[0]             SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]                 Net          -        -       1.599     -           5         
CA1.stevec_RNIV4CB[2]     SB_LUT4      I0       In      -         2.395       -         
CA1.stevec_RNIV4CB[2]     SB_LUT4      O        Out     0.661     3.056       -         
stevec_RNIV4CB[2]         Net          -        -       1.371     -           2         
CA1.stevec_RNIKG7L[3]     SB_LUT4      I2       In      -         4.427       -         
CA1.stevec_RNIKG7L[3]     SB_LUT4      O        Out     0.558     4.986       -         
stevec_RNIKG7L[3]         Net          -        -       1.507     -           10        
CA1.G1.q[6]               SB_DFFES     E        In      -         6.493       -         
========================================================================================
Total path delay (propagation time + setup) of 6.493 is 2.016(31.0%) logic and 4.477(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.519
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.519

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.974

    Number of logic level(s):                2
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
CA1.stevec[0]             SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]                 Net          -        -       1.599     -           5         
CA1.stevec_RNIV4CB[2]     SB_LUT4      I0       In      -         2.395       -         
CA1.stevec_RNIV4CB[2]     SB_LUT4      O        Out     0.661     3.056       -         
stevec_RNIV4CB[2]         Net          -        -       1.371     -           2         
CA1.stevec_RNIKG7L[3]     SB_LUT4      I2       In      -         4.427       -         
CA1.stevec_RNIKG7L[3]     SB_LUT4      O        Out     0.558     4.986       -         
stevec_RNIKG7L[3]         Net          -        -       1.507     -           10        
CA1.G1.q[5]               SB_DFFES     E        In      -         6.493       -         
========================================================================================
Total path delay (propagation time + setup) of 6.493 is 2.016(31.0%) logic and 4.477(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        10 uses
VCC             2 uses
SB_LUT4         27 uses

I/O ports: 16
I/O primitives: 15
SB_GB_IO       1 use
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   15 (3%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 27 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:01:36 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal BNC2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name TOP
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:02:49 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:02:49 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:02:49 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:02:49 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 15:02:50 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:02:50 2023

multi_srs_gen completed
# Fri Dec 22 15:02:50 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:02:50 2023

premap completed with warnings
# Fri Dec 22 15:02:51 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:02:51 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:02:51 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 15:02:51 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:02:49 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:7:35:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit f_correct[0] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[15] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 15 of counter[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 0 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[14] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 14 of counter[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:10:37:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":38:10:38:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:02:49 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:02:49 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:02:49 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:02:50 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 15:02:50 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     182.5 MHz      5.479         inferred     Autoconstr_clkgroup_0     16   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Found inferred clock TOP|clk which controls 16 sequential elements including NCO1.counter[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:02:50 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 15:02:51 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.counter[13:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.f_correct[1] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Removing sequential instance NCO1.counter[0] (in view: work.TOP(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  64 /        19
   2		0h:00m:00s		    -2.28ns		  63 /        19
   3		0h:00m:00s		    -0.88ns		  64 /        19
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  65 /        19


   5		0h:00m:00s		    -0.02ns		  65 /        19
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               19         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 9.04ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 15:02:51 2023
#


Top view:               TOP
Requested Frequency:    110.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.596

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            110.6 MHz     94.0 MHz      9.044         10.640        -1.596     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  9.044       -1.596  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[1]      TOP|clk       SB_DFF     Q       counter[1]      0.796       -1.596
NCO1.counter[2]      TOP|clk       SB_DFF     Q       counter[2]      0.796       -1.524
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -1.493
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -1.410
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -1.400
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -1.400
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -1.389
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -1.348
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -1.255
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -1.162
========================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                              Required           
Instance              Reference     Type         Pin     Net                Time         Slack 
                      Clock                                                                    
-----------------------------------------------------------------------------------------------
NCO1.NCO_clk          TOP|clk       SB_DFF       D       NCO_clkor_rep1     8.889        -1.596
NCO1.VCO1.U1.q[0]     TOP|clk       SB_DFFES     E       NCO_clkor          9.044        -1.441
NCO1.VCO1.U1.q[1]     TOP|clk       SB_DFFES     E       NCO_clkor          9.044        -1.441
NCO1.VCO1.U1.q[2]     TOP|clk       SB_DFFER     E       NCO_clkor          9.044        -1.441
NCO1.VCO1.U1.q[3]     TOP|clk       SB_DFFER     E       NCO_clkor          9.044        -1.441
NCO1.counter[2]       TOP|clk       SB_DFF       D       counter_RNO[2]     8.889        -1.410
NCO1.counter[3]       TOP|clk       SB_DFF       D       counter_RNO[3]     8.889        -1.379
NCO1.counter[4]       TOP|clk       SB_DFF       D       counter_RNO[4]     8.889        -1.379
NCO1.counter[5]       TOP|clk       SB_DFF       D       counter_RNO[5]     8.889        -1.286
NCO1.counter[6]       TOP|clk       SB_DFF       D       counter_RNO[6]     8.889        -1.286
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.044
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.889

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.596

    Number of logic level(s):                4
    Starting point:                          NCO1.counter[1] / Q
    Ending point:                            NCO1.NCO_clk / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.counter[1]               SB_DFF      Q        Out     0.796     0.796       -         
counter[1]                    Net         -        -       1.599     -           3         
NCO1.counter_RNI6VBC1[1]      SB_LUT4     I0       In      -         2.395       -         
NCO1.counter_RNI6VBC1[1]      SB_LUT4     O        Out     0.661     3.056       -         
counter_RNI6VBC1[1]           Net         -        -       1.371     -           1         
NCO1.counter_RNI4GRH3[5]      SB_LUT4     I0       In      -         4.427       -         
NCO1.counter_RNI4GRH3[5]      SB_LUT4     O        Out     0.661     5.089       -         
counter_RNI4GRH3[5]           Net         -        -       1.371     -           1         
NCO1.counter_RNIN8RD4[11]     SB_LUT4     I2       In      -         6.460       -         
NCO1.counter_RNIN8RD4[11]     SB_LUT4     O        Out     0.558     7.018       -         
NCO_clkor_1                   Net         -        -       1.371     -           2         
NCO1.NCO_clk_RNO              SB_LUT4     I1       In      -         8.389       -         
NCO1.NCO_clk_RNO              SB_LUT4     O        Out     0.589     8.978       -         
NCO_clkor_rep1                Net         -        -       1.507     -           1         
NCO1.NCO_clk                  SB_DFF      D        In      -         10.485      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.640 is 3.421(32.2%) logic and 7.219(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.044
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.889

    - Propagation time:                      10.413
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.524

    Number of logic level(s):                4
    Starting point:                          NCO1.counter[2] / Q
    Ending point:                            NCO1.NCO_clk / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.counter[2]               SB_DFF      Q        Out     0.796     0.796       -         
counter[2]                    Net         -        -       1.599     -           4         
NCO1.counter_RNI6VBC1[1]      SB_LUT4     I1       In      -         2.395       -         
NCO1.counter_RNI6VBC1[1]      SB_LUT4     O        Out     0.589     2.984       -         
counter_RNI6VBC1[1]           Net         -        -       1.371     -           1         
NCO1.counter_RNI4GRH3[5]      SB_LUT4     I0       In      -         4.355       -         
NCO1.counter_RNI4GRH3[5]      SB_LUT4     O        Out     0.661     5.017       -         
counter_RNI4GRH3[5]           Net         -        -       1.371     -           1         
NCO1.counter_RNIN8RD4[11]     SB_LUT4     I2       In      -         6.388       -         
NCO1.counter_RNIN8RD4[11]     SB_LUT4     O        Out     0.558     6.946       -         
NCO_clkor_1                   Net         -        -       1.371     -           2         
NCO1.NCO_clk_RNO              SB_LUT4     I1       In      -         8.317       -         
NCO1.NCO_clk_RNO              SB_LUT4     O        Out     0.589     8.906       -         
NCO_clkor_rep1                Net         -        -       1.507     -           1         
NCO1.NCO_clk                  SB_DFF      D        In      -         10.413      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.568 is 3.349(31.7%) logic and 7.219(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.044
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.889

    - Propagation time:                      10.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.493

    Number of logic level(s):                4
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.NCO_clk / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.counter[3]               SB_DFF      Q        Out     0.796     0.796       -         
counter[3]                    Net         -        -       1.599     -           4         
NCO1.counter_RNI6VBC1[1]      SB_LUT4     I2       In      -         2.395       -         
NCO1.counter_RNI6VBC1[1]      SB_LUT4     O        Out     0.558     2.953       -         
counter_RNI6VBC1[1]           Net         -        -       1.371     -           1         
NCO1.counter_RNI4GRH3[5]      SB_LUT4     I0       In      -         4.324       -         
NCO1.counter_RNI4GRH3[5]      SB_LUT4     O        Out     0.661     4.986       -         
counter_RNI4GRH3[5]           Net         -        -       1.371     -           1         
NCO1.counter_RNIN8RD4[11]     SB_LUT4     I2       In      -         6.357       -         
NCO1.counter_RNIN8RD4[11]     SB_LUT4     O        Out     0.558     6.915       -         
NCO_clkor_1                   Net         -        -       1.371     -           2         
NCO1.NCO_clk_RNO              SB_LUT4     I1       In      -         8.286       -         
NCO1.NCO_clk_RNO              SB_LUT4     O        Out     0.589     8.875       -         
NCO_clkor_rep1                Net         -        -       1.507     -           1         
NCO1.NCO_clk                  SB_DFF      D        In      -         10.382      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.537 is 3.318(31.5%) logic and 7.219(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.044
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.044

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.441

    Number of logic level(s):                4
    Starting point:                          NCO1.counter[1] / Q
    Ending point:                            NCO1.VCO1.U1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
NCO1.counter[1]               SB_DFF       Q        Out     0.796     0.796       -         
counter[1]                    Net          -        -       1.599     -           3         
NCO1.counter_RNI6VBC1[1]      SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI6VBC1[1]      SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI6VBC1[1]           Net          -        -       1.371     -           1         
NCO1.counter_RNI4GRH3[5]      SB_LUT4      I0       In      -         4.427       -         
NCO1.counter_RNI4GRH3[5]      SB_LUT4      O        Out     0.661     5.089       -         
counter_RNI4GRH3[5]           Net          -        -       1.371     -           1         
NCO1.counter_RNIN8RD4[11]     SB_LUT4      I2       In      -         6.460       -         
NCO1.counter_RNIN8RD4[11]     SB_LUT4      O        Out     0.558     7.018       -         
NCO_clkor_1                   Net          -        -       1.371     -           2         
NCO1.counter_RNIK3NO9[13]     SB_LUT4      I1       In      -         8.389       -         
NCO1.counter_RNIK3NO9[13]     SB_LUT4      O        Out     0.589     8.978       -         
NCO_clkor                     Net          -        -       1.507     -           4         
NCO1.VCO1.U1.q[0]             SB_DFFES     E        In      -         10.485      -         
============================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.044
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.044

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.441

    Number of logic level(s):                4
    Starting point:                          NCO1.counter[1] / Q
    Ending point:                            NCO1.VCO1.U1.q[3] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
NCO1.counter[1]               SB_DFF       Q        Out     0.796     0.796       -         
counter[1]                    Net          -        -       1.599     -           3         
NCO1.counter_RNI6VBC1[1]      SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI6VBC1[1]      SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI6VBC1[1]           Net          -        -       1.371     -           1         
NCO1.counter_RNI4GRH3[5]      SB_LUT4      I0       In      -         4.427       -         
NCO1.counter_RNI4GRH3[5]      SB_LUT4      O        Out     0.661     5.089       -         
counter_RNI4GRH3[5]           Net          -        -       1.371     -           1         
NCO1.counter_RNIN8RD4[11]     SB_LUT4      I2       In      -         6.460       -         
NCO1.counter_RNIN8RD4[11]     SB_LUT4      O        Out     0.558     7.018       -         
NCO_clkor_1                   Net          -        -       1.371     -           2         
NCO1.counter_RNIK3NO9[13]     SB_LUT4      I1       In      -         8.389       -         
NCO1.counter_RNIK3NO9[13]     SB_LUT4      O        Out     0.589     8.978       -         
NCO_clkor                     Net          -        -       1.507     -           4         
NCO1.VCO1.U1.q[3]             SB_DFFER     E        In      -         10.485      -         
============================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        32 uses
SB_DFF          15 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         41 uses

I/O ports: 16
I/O primitives: 15
SB_GB_IO       1 use
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (4%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 41 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 41 = 41 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:02:51 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name TOP
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:05:24 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:05:24 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:05:24 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:05:24 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 15:05:26 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:05:26 2023

multi_srs_gen completed
# Fri Dec 22 15:05:26 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:05:26 2023

premap completed with warnings
# Fri Dec 22 15:05:26 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:05:26 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:05:26 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 15:05:27 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:05:24 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":35:7:35:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":33:8:33:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[15] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 15 of counter[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[14] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 14 of counter[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":37:10:37:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":38:10:38:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:05:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:05:25 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:05:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:05:26 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 15:05:26 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     182.5 MHz      5.479         inferred     Autoconstr_clkgroup_0     16   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Found inferred clock TOP|clk which controls 16 sequential elements including NCO1.counter[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:05:26 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 15:05:26 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.counter[13:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.33ns		  29 /        20
   2		0h:00m:00s		    -2.33ns		  29 /        20
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:00s		    -2.33ns		  33 /        20


   4		0h:00m:00s		    -2.33ns		  33 /        20
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               20         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 10.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 15:05:27 2023
#


Top view:               TOP
Requested Frequency:    91.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.930

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            91.4 MHz      77.7 MHz      10.936        12.866        -1.930     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  10.936      -1.930  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -1.930
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -1.858
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -1.827
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -1.734
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -0.187
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -0.135
NCO1.counter[2]      TOP|clk       SB_DFF     Q       counter[2]      0.796       -0.094
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -0.094
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -0.042
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -0.001
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_s_13         10.781       -1.930
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     10.781       -1.730
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     10.781       -1.530
NCO1.counter[10]     TOP|clk       SB_DFF     D       z_cry_10_s     10.781       -1.355
NCO1.counter[9]      TOP|clk       SB_DFF     D       z_cry_9_s      10.781       -0.748
NCO1.counter[8]      TOP|clk       SB_DFF     D       z_cry_8_s      10.781       -0.548
NCO1.counter[7]      TOP|clk       SB_DFF     D       z_cry_7_s      10.781       -0.348
NCO1.counter[6]      TOP|clk       SB_DFF     D       z_cry_6_s      10.781       -0.148
NCO1.counter[5]      TOP|clk       SB_DFF     D       z_cry_5_s      10.781       0.052 
NCO1.counter[4]      TOP|clk       SB_DFF     D       z_cry_4_s      10.781       0.252 
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.936
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.781

    - Propagation time:                      12.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                8
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[13] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[4]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                        Net          -        -       1.599     -           6         
NCO1.counter_RNIIBCC1[6]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIIBCC1[6]          SB_LUT4      O        Out     0.661     3.056       -         
g0_0_1                            Net          -        -       1.371     -           1         
NCO1.counter_RNIHDLD2[2]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIHDLD2[2]          SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt11_0_0               Net          -        -       1.371     -           1         
NCO1.counter_RNIMARR4[12]         SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIMARR4[12]         SB_LUT4      O        Out     0.465     6.729       -         
un1_counter_0                     Net          -        -       1.371     -           16        
NCO1.counter_RNIMARR4_0[12]       SB_LUT4      I0       In      -         8.100       -         
NCO1.counter_RNIMARR4_0[12]       SB_LUT4      O        Out     0.569     8.668       -         
un1_counter_0_i                   Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_10_c     SB_CARRY     I0       In      -         9.573       -         
NCO1.un1_counter_4.z_cry_10_c     SB_CARRY     CO       Out     0.380     9.953       -         
z_cry_10                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c     SB_CARRY     CI       In      -         9.967       -         
NCO1.un1_counter_4.z_cry_11_c     SB_CARRY     CO       Out     0.186     10.153      -         
z_cry_11                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c     SB_CARRY     CI       In      -         10.167      -         
NCO1.un1_counter_4.z_cry_12_c     SB_CARRY     CO       Out     0.186     10.353      -         
z_cry_12                          Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_13         SB_LUT4      I3       In      -         10.739      -         
NCO1.un1_counter_4.z_s_13         SB_LUT4      O        Out     0.465     11.204      -         
z_s_13                            Net          -        -       1.507     -           1         
NCO1.counter[13]                  SB_DFF       D        In      -         12.711      -         
================================================================================================
Total path delay (propagation time + setup) of 12.866 is 4.328(33.6%) logic and 8.538(66.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.936
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.781

    - Propagation time:                      12.638
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.858

    Number of logic level(s):                8
    Starting point:                          NCO1.counter[5] / Q
    Ending point:                            NCO1.counter[13] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[5]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[5]                        Net          -        -       1.599     -           7         
NCO1.counter_RNIIBCC1[6]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNIIBCC1[6]          SB_LUT4      O        Out     0.589     2.984       -         
g0_0_1                            Net          -        -       1.371     -           1         
NCO1.counter_RNIHDLD2[2]          SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNIHDLD2[2]          SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlt11_0_0               Net          -        -       1.371     -           1         
NCO1.counter_RNIMARR4[12]         SB_LUT4      I3       In      -         6.191       -         
NCO1.counter_RNIMARR4[12]         SB_LUT4      O        Out     0.465     6.656       -         
un1_counter_0                     Net          -        -       1.371     -           16        
NCO1.counter_RNIMARR4_0[12]       SB_LUT4      I0       In      -         8.027       -         
NCO1.counter_RNIMARR4_0[12]       SB_LUT4      O        Out     0.569     8.596       -         
un1_counter_0_i                   Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_10_c     SB_CARRY     I0       In      -         9.501       -         
NCO1.un1_counter_4.z_cry_10_c     SB_CARRY     CO       Out     0.380     9.880       -         
z_cry_10                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c     SB_CARRY     CI       In      -         9.894       -         
NCO1.un1_counter_4.z_cry_11_c     SB_CARRY     CO       Out     0.186     10.080      -         
z_cry_11                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c     SB_CARRY     CI       In      -         10.094      -         
NCO1.un1_counter_4.z_cry_12_c     SB_CARRY     CO       Out     0.186     10.280      -         
z_cry_12                          Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_13         SB_LUT4      I3       In      -         10.666      -         
NCO1.un1_counter_4.z_s_13         SB_LUT4      O        Out     0.465     11.131      -         
z_s_13                            Net          -        -       1.507     -           1         
NCO1.counter[13]                  SB_DFF       D        In      -         12.638      -         
================================================================================================
Total path delay (propagation time + setup) of 12.793 is 4.255(33.3%) logic and 8.538(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.936
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.781

    - Propagation time:                      12.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.826

    Number of logic level(s):                8
    Starting point:                          NCO1.counter[6] / Q
    Ending point:                            NCO1.counter[13] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[6]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[6]                        Net          -        -       1.599     -           5         
NCO1.counter_RNIIBCC1[6]          SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNIIBCC1[6]          SB_LUT4      O        Out     0.558     2.953       -         
g0_0_1                            Net          -        -       1.371     -           1         
NCO1.counter_RNIHDLD2[2]          SB_LUT4      I3       In      -         4.324       -         
NCO1.counter_RNIHDLD2[2]          SB_LUT4      O        Out     0.465     4.789       -         
un1_counterlt11_0_0               Net          -        -       1.371     -           1         
NCO1.counter_RNIMARR4[12]         SB_LUT4      I3       In      -         6.160       -         
NCO1.counter_RNIMARR4[12]         SB_LUT4      O        Out     0.465     6.625       -         
un1_counter_0                     Net          -        -       1.371     -           16        
NCO1.counter_RNIMARR4_0[12]       SB_LUT4      I0       In      -         7.996       -         
NCO1.counter_RNIMARR4_0[12]       SB_LUT4      O        Out     0.569     8.565       -         
un1_counter_0_i                   Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_10_c     SB_CARRY     I0       In      -         9.470       -         
NCO1.un1_counter_4.z_cry_10_c     SB_CARRY     CO       Out     0.380     9.849       -         
z_cry_10                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c     SB_CARRY     CI       In      -         9.863       -         
NCO1.un1_counter_4.z_cry_11_c     SB_CARRY     CO       Out     0.186     10.049      -         
z_cry_11                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c     SB_CARRY     CI       In      -         10.063      -         
NCO1.un1_counter_4.z_cry_12_c     SB_CARRY     CO       Out     0.186     10.249      -         
z_cry_12                          Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_13         SB_LUT4      I3       In      -         10.635      -         
NCO1.un1_counter_4.z_s_13         SB_LUT4      O        Out     0.465     11.100      -         
z_s_13                            Net          -        -       1.507     -           1         
NCO1.counter[13]                  SB_DFF       D        In      -         12.607      -         
================================================================================================
Total path delay (propagation time + setup) of 12.762 is 4.224(33.1%) logic and 8.538(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.936
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.781

    - Propagation time:                      12.514
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.733

    Number of logic level(s):                8
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[13] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[7]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                        Net          -        -       1.599     -           5         
NCO1.counter_RNIIBCC1[6]          SB_LUT4      I3       In      -         2.395       -         
NCO1.counter_RNIIBCC1[6]          SB_LUT4      O        Out     0.465     2.860       -         
g0_0_1                            Net          -        -       1.371     -           1         
NCO1.counter_RNIHDLD2[2]          SB_LUT4      I3       In      -         4.231       -         
NCO1.counter_RNIHDLD2[2]          SB_LUT4      O        Out     0.465     4.696       -         
un1_counterlt11_0_0               Net          -        -       1.371     -           1         
NCO1.counter_RNIMARR4[12]         SB_LUT4      I3       In      -         6.067       -         
NCO1.counter_RNIMARR4[12]         SB_LUT4      O        Out     0.465     6.532       -         
un1_counter_0                     Net          -        -       1.371     -           16        
NCO1.counter_RNIMARR4_0[12]       SB_LUT4      I0       In      -         7.903       -         
NCO1.counter_RNIMARR4_0[12]       SB_LUT4      O        Out     0.569     8.472       -         
un1_counter_0_i                   Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_10_c     SB_CARRY     I0       In      -         9.377       -         
NCO1.un1_counter_4.z_cry_10_c     SB_CARRY     CO       Out     0.380     9.756       -         
z_cry_10                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c     SB_CARRY     CI       In      -         9.770       -         
NCO1.un1_counter_4.z_cry_11_c     SB_CARRY     CO       Out     0.186     9.956       -         
z_cry_11                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c     SB_CARRY     CI       In      -         9.970       -         
NCO1.un1_counter_4.z_cry_12_c     SB_CARRY     CO       Out     0.186     10.156      -         
z_cry_12                          Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_13         SB_LUT4      I3       In      -         10.542      -         
NCO1.un1_counter_4.z_s_13         SB_LUT4      O        Out     0.465     11.007      -         
z_s_13                            Net          -        -       1.507     -           1         
NCO1.counter[13]                  SB_DFF       D        In      -         12.514      -         
================================================================================================
Total path delay (propagation time + setup) of 12.669 is 4.131(32.6%) logic and 8.538(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.936
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.781

    - Propagation time:                      12.511
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.730

    Number of logic level(s):                7
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[12] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.counter[4]                   SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                        Net          -        -       1.599     -           6         
NCO1.counter_RNIIBCC1[6]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNIIBCC1[6]          SB_LUT4      O        Out     0.661     3.056       -         
g0_0_1                            Net          -        -       1.371     -           1         
NCO1.counter_RNIHDLD2[2]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNIHDLD2[2]          SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlt11_0_0               Net          -        -       1.371     -           1         
NCO1.counter_RNIMARR4[12]         SB_LUT4      I3       In      -         6.264       -         
NCO1.counter_RNIMARR4[12]         SB_LUT4      O        Out     0.465     6.729       -         
un1_counter_0                     Net          -        -       1.371     -           16        
NCO1.counter_RNIMARR4_0[12]       SB_LUT4      I0       In      -         8.100       -         
NCO1.counter_RNIMARR4_0[12]       SB_LUT4      O        Out     0.569     8.668       -         
un1_counter_0_i                   Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_10_c     SB_CARRY     I0       In      -         9.573       -         
NCO1.un1_counter_4.z_cry_10_c     SB_CARRY     CO       Out     0.380     9.953       -         
z_cry_10                          Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c     SB_CARRY     CI       In      -         9.967       -         
NCO1.un1_counter_4.z_cry_11_c     SB_CARRY     CO       Out     0.186     10.153      -         
z_cry_11                          Net          -        -       0.386     -           2         
NCO1.un1_counter_4.z_cry_12_s     SB_LUT4      I3       In      -         10.539      -         
NCO1.un1_counter_4.z_cry_12_s     SB_LUT4      O        Out     0.465     11.004      -         
z_cry_12_s                        Net          -        -       1.507     -           1         
NCO1.counter[12]                  SB_DFF       D        In      -         12.511      -         
================================================================================================
Total path delay (propagation time + setup) of 12.666 is 4.142(32.7%) logic and 8.524(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        13 uses
SB_DFF          16 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         36 uses

I/O ports: 16
I/O primitives: 15
SB_GB_IO       1 use
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (5%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 36 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:05:27 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	37
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	37/384
    PLBs                        :	6/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	15/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.0 (sec)

Final Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	37/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	15/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 129.07 MHz | Target: 91.41 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 64
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 64
used logic cells: 37
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133348K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:08:47 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:08:47 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:08:47 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:08:47 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 15:08:48 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:08:48 2023

multi_srs_gen completed
# Fri Dec 22 15:08:48 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:08:48 2023

premap completed with warnings
# Fri Dec 22 15:08:49 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:08:49 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:08:49 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 15:08:49 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:08:47 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:7:36:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":34:8:34:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":34:8:34:11|Input phase on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Register bit counter[21] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Pruning register bit 21 of counter[21:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":38:10:38:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":39:10:39:14|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:08:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:08:47 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:08:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:08:48 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 15:08:48 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           4    
TOP|clk     150.2 MHz      6.657         inferred     Autoconstr_clkgroup_0     23   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 4 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Found inferred clock TOP|clk which controls 23 sequential elements including NCO1.counter[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:08:49 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 15:08:49 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.counter[20:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.68ns		  41 /        27
   2		0h:00m:00s		    -2.68ns		  41 /        27
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":14:4:14:9|Replicating instance NCO1.NCO_clkor (in view: work.TOP(verilog)) with 5 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:00s		    -2.68ns		  47 /        27


   4		0h:00m:00s		    -2.68ns		  48 /        27
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               27         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.52ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 15:08:49 2023
#


Top view:               TOP
Requested Frequency:    74.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.385

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            74.0 MHz      62.9 MHz      13.518        15.904        -2.385     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.518      -2.385  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -2.385
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.365
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.313
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.292
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.282
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.261
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.189
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.065
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -0.529
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.498
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[20]     TOP|clk       SB_DFF     D       z_s_20         13.363       -2.385
NCO1.counter[19]     TOP|clk       SB_DFF     D       z_cry_19_s     13.363       -2.186
NCO1.counter[18]     TOP|clk       SB_DFF     D       z_cry_18_s     13.363       -1.986
NCO1.counter[17]     TOP|clk       SB_DFF     D       z_cry_17_s     13.363       -1.786
NCO1.counter[16]     TOP|clk       SB_DFF     D       z_cry_16_s     13.363       -1.586
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_cry_15_s     13.363       -1.386
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     13.363       -1.185
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     13.363       -0.986
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     13.363       -0.786
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     13.363       -0.586
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.748
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.385

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[7]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.357       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.946       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           18        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.317       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.906       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.811       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.190      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.204      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.390      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.404      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.590      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.604      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.790      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.804      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.990      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         11.004      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.190      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.204      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.390      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.404      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.590      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.604      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.790      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.804      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.990      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         12.004      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.190      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.204      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.390      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.404      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.590      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.604      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.790      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.804      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.990      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         13.004      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.190      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.204      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.390      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.776      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.242      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.748      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.903 is 7.169(45.1%) logic and 8.734(54.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.365

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.264       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.925       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           18        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.296       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.885       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.790       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.170      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.184      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.370      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.384      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.570      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.584      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.770      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.784      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.970      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.984      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.170      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.184      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.370      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.384      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.570      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.584      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.770      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.784      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.970      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.984      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.170      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.184      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.370      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.384      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.570      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.584      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.770      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.784      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.970      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.984      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.170      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.184      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.370      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.756      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.221      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.728      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.883 is 7.149(45.0%) logic and 8.734(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.313

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[8]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.589     2.984       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.284       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.873       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           18        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.244       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.834       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.739       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.118      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.132      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.318      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.332      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.518      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.532      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.718      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.732      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.918      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.932      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.118      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.132      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.318      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.332      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.518      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.532      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.718      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.732      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.918      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.932      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.118      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.132      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.318      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.332      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.518      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.532      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.718      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.732      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.918      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.932      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.118      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.132      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.318      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.704      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.169      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.676      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.831 is 7.097(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.655
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.292

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.191       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.853       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           18        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.224       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.813       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.718       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.097      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.111      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.297      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.311      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.497      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.511      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.697      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.711      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.897      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.911      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.097      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.111      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.297      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.311      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.497      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.511      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.697      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.711      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.897      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.911      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.097      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.111      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.297      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.311      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.497      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.511      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.697      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.711      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.897      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.911      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.097      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.111      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.297      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.683      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.149      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.655      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.810 is 7.076(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.645
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.282

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.253       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.842       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           18        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.213       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.803       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.708       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.087      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.101      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.287      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.301      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.487      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.501      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.687      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.701      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.887      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.901      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.087      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.101      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.287      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.301      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.487      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.501      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.687      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.701      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.887      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.901      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.087      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.101      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.287      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.301      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.487      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.501      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.687      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.701      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.887      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.901      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.087      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.101      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.287      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.673      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.138      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.800 is 7.066(44.7%) logic and 8.734(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFF          23 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         55 uses

I/O ports: 16
I/O primitives: 15
SB_GB_IO       1 use
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 55 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 55 = 55 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:08:49 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	56
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	56/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	15/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.4 (sec)

Final Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	56/384
    PLBs                        :	10/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	15/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 89.81 MHz | Target: 73.96 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 56
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 56
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 80 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133536K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:18:44 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:18:44 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:18:44 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:18:44 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 15:18:45 2023

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:18:44 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG357 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":57:14:57:18|Illegal reference to array phase
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":82:0:82:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:18:45 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:18:45 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:20:09 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:20:09 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:20:09 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:20:09 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 15:20:10 2023

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:20:09 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG357 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":57:14:57:18|Illegal reference to array phase
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":82:0:82:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:20:10 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:20:10 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:21:38 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:21:38 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:21:38 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:21:38 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 15:21:39 2023

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:21:38 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG357 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":57:14:57:18|Illegal reference to array phase
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":82:0:82:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:21:38 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:21:38 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:22:26 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:22:26 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:22:26 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:22:26 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 15:22:27 2023

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:22:26 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG357 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":57:14:57:18|Illegal reference to array phase
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":82:0:82:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:22:27 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:22:27 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:22:53 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:22:53 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:22:53 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:22:53 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 15:22:53 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:22:53 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG357 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":56:26:56:30|Illegal reference to array phase
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":82:0:82:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:22:53 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:22:53 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:24:18 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:24:18 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:24:18 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:24:18 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 15:24:18 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:24:18 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG357 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":60:26:60:30|Illegal reference to array phase
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":86:0:86:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:24:18 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:24:18 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:25:37 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:25:37 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:25:37 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:25:37 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 15:25:37 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:25:37 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG357 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":60:26:60:30|Illegal reference to array phase
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":91:0:91:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:25:37 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:25:37 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:25:53 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:25:53 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:25:53 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:25:53 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 15:25:53 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:25:53 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG357 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":85:12:85:16|Illegal reference to array phase
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":91:0:91:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:25:53 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:25:53 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:26:58 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:26:58 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:26:58 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:26:58 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 15:26:58 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:26:58 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":86:12:86:19|Assignment target sin_data must be of type reg or genvar
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":87:12:87:19|Assignment target cos_data must be of type reg or genvar
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:26:58 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:26:58 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:27:12 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:27:12 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:27:12 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:27:12 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 15:27:13 2023

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:27:12 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":39:7:39:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:8:36:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@E: CS168 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":22:17:22:17|Port out does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:27:12 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:27:13 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:27:38 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:27:38 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:27:38 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:27:38 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 15:27:40 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:27:40 2023

multi_srs_gen completed
# Fri Dec 22 15:27:40 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:27:40 2023

premap completed with warnings
# Fri Dec 22 15:27:40 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:27:40 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:27:40 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 15:27:41 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:27:38 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":39:7:39:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:8:36:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[21] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 21 of counter[21:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":41:10:41:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:27:38 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:27:39 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:27:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:27:40 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 15:27:40 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":60:4:60:9|Removing sequential instance cos_data (in view: work.vco(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
System      1327.1 MHz     0.754         system       system_clkgroup           5    
TOP|clk     150.2 MHz      6.657         inferred     Autoconstr_clkgroup_0     23   
=====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 5 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Found inferred clock TOP|clk which controls 23 sequential elements including NCO1.counter[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:27:40 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 15:27:40 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.counter[20:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.68ns		  42 /        28
   2		0h:00m:00s		    -2.68ns		  42 /        28

   3		0h:00m:00s		    -2.68ns		  47 /        28


   4		0h:00m:00s		    -2.68ns		  48 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
5 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.52ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 15:27:41 2023
#


Top view:               TOP
Requested Frequency:    74.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.385

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            74.0 MHz      62.9 MHz      13.518        15.904        -2.385     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.518      -2.385  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -2.385
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.365
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.313
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.292
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.282
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.261
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.189
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.065
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -0.529
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.498
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[20]     TOP|clk       SB_DFF     D       z_s_20         13.363       -2.385
NCO1.counter[19]     TOP|clk       SB_DFF     D       z_cry_19_s     13.363       -2.186
NCO1.counter[18]     TOP|clk       SB_DFF     D       z_cry_18_s     13.363       -1.986
NCO1.counter[17]     TOP|clk       SB_DFF     D       z_cry_17_s     13.363       -1.786
NCO1.counter[16]     TOP|clk       SB_DFF     D       z_cry_16_s     13.363       -1.586
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_cry_15_s     13.363       -1.386
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     13.363       -1.185
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     13.363       -0.986
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     13.363       -0.786
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     13.363       -0.586
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.748
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.385

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[7]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.357       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.946       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.317       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.906       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.811       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.190      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.204      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.390      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.404      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.590      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.604      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.790      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.804      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.990      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         11.004      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.190      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.204      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.390      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.404      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.590      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.604      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.790      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.804      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.990      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         12.004      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.190      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.204      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.390      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.404      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.590      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.604      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.790      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.804      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.990      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         13.004      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.190      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.204      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.390      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.776      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.242      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.748      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.903 is 7.169(45.1%) logic and 8.734(54.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.365

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.264       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.925       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.296       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.885       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.790       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.170      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.184      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.370      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.384      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.570      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.584      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.770      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.784      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.970      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.984      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.170      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.184      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.370      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.384      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.570      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.584      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.770      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.784      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.970      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.984      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.170      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.184      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.370      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.384      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.570      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.584      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.770      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.784      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.970      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.984      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.170      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.184      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.370      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.756      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.221      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.728      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.883 is 7.149(45.0%) logic and 8.734(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.313

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[8]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.589     2.984       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.284       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.873       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.244       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.834       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.739       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.118      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.132      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.318      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.332      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.518      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.532      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.718      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.732      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.918      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.932      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.118      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.132      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.318      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.332      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.518      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.532      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.718      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.732      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.918      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.932      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.118      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.132      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.318      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.332      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.518      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.532      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.718      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.732      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.918      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.932      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.118      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.132      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.318      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.704      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.169      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.676      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.831 is 7.097(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.655
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.292

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.191       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.853       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.224       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.813       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.718       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.097      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.111      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.297      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.311      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.497      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.511      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.697      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.711      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.897      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.911      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.097      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.111      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.297      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.311      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.497      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.511      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.697      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.711      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.897      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.911      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.097      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.111      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.297      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.311      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.497      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.511      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.697      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.711      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.897      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.911      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.097      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.111      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.297      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.683      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.149      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.655      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.810 is 7.076(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.645
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.282

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.253       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.842       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.213       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.803       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.708       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.087      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.101      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.287      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.301      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.487      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.501      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.687      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.701      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.887      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.901      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.087      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.101      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.287      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.301      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.487      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.501      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.687      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.701      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.887      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.901      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.087      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.101      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.287      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.301      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.487      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.501      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.687      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.701      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.887      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.901      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.087      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.101      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.287      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.673      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.138      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.800 is 7.066(44.7%) logic and 8.734(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFF          23 uses
SB_DFFE         1 use
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         55 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 55 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 55 = 55 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:27:41 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:28:11 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:28:11 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:28:11 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:28:11 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Dec 22 15:28:12 2023

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:28:11 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":63:16:63:22|Assignment target out_sin must be of type reg or genvar
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":64:16:64:22|Assignment target out_cos must be of type reg or genvar
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":67:16:67:22|Assignment target out_sin must be of type reg or genvar
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":68:16:68:22|Assignment target out_cos must be of type reg or genvar
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":71:16:71:22|Assignment target out_sin must be of type reg or genvar
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":72:16:72:22|Assignment target out_cos must be of type reg or genvar
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":75:16:75:22|Assignment target out_sin must be of type reg or genvar
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":76:16:76:22|Assignment target out_cos must be of type reg or genvar
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
8 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:28:11 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:28:11 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:28:40 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:28:40 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:28:40 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:28:40 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 15:28:41 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:28:41 2023

multi_srs_gen completed
# Fri Dec 22 15:28:41 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:28:41 2023

premap completed with warnings
# Fri Dec 22 15:28:42 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:28:42 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:28:42 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 15:28:42 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:28:40 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":39:7:39:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:8:36:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[21] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 21 of counter[21:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":41:10:41:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:28:40 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:28:40 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:28:40 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:28:41 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 15:28:42 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":60:4:60:9|Removing sequential instance cos_data (in view: work.vco(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
System      728.5 MHz     1.373         system       system_clkgroup           5    
TOP|clk     150.2 MHz     6.657         inferred     Autoconstr_clkgroup_0     23   
====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 5 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Found inferred clock TOP|clk which controls 23 sequential elements including NCO1.counter[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:28:42 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 15:28:42 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":24:18:24:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.counter[20:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.68ns		  43 /        28
   2		0h:00m:00s		    -2.68ns		  43 /        28

   3		0h:00m:00s		    -2.68ns		  48 /        28


   4		0h:00m:00s		    -2.68ns		  49 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
5 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.52ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 15:28:42 2023
#


Top view:               TOP
Requested Frequency:    74.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.385

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            74.0 MHz      62.9 MHz      13.518        15.904        -2.385     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.518      -2.385  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -2.385
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.365
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.313
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.292
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.282
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.261
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.189
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.065
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -0.529
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.498
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[20]     TOP|clk       SB_DFF     D       z_s_20         13.363       -2.385
NCO1.counter[19]     TOP|clk       SB_DFF     D       z_cry_19_s     13.363       -2.186
NCO1.counter[18]     TOP|clk       SB_DFF     D       z_cry_18_s     13.363       -1.986
NCO1.counter[17]     TOP|clk       SB_DFF     D       z_cry_17_s     13.363       -1.786
NCO1.counter[16]     TOP|clk       SB_DFF     D       z_cry_16_s     13.363       -1.586
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_cry_15_s     13.363       -1.386
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     13.363       -1.185
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     13.363       -0.986
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     13.363       -0.786
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     13.363       -0.586
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.748
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.385

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[7]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.357       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.946       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.317       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.906       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.811       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.190      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.204      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.390      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.404      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.590      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.604      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.790      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.804      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.990      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         11.004      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.190      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.204      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.390      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.404      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.590      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.604      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.790      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.804      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.990      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         12.004      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.190      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.204      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.390      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.404      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.590      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.604      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.790      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.804      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.990      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         13.004      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.190      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.204      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.390      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.776      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.242      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.748      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.903 is 7.169(45.1%) logic and 8.734(54.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.365

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.264       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.925       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.296       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.885       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.790       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.170      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.184      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.370      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.384      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.570      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.584      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.770      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.784      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.970      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.984      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.170      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.184      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.370      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.384      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.570      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.584      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.770      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.784      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.970      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.984      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.170      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.184      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.370      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.384      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.570      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.584      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.770      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.784      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.970      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.984      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.170      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.184      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.370      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.756      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.221      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.728      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.883 is 7.149(45.0%) logic and 8.734(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.313

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[8]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.589     2.984       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.284       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.873       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.244       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.834       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.739       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.118      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.132      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.318      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.332      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.518      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.532      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.718      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.732      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.918      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.932      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.118      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.132      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.318      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.332      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.518      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.532      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.718      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.732      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.918      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.932      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.118      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.132      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.318      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.332      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.518      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.532      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.718      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.732      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.918      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.932      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.118      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.132      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.318      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.704      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.169      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.676      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.831 is 7.097(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.655
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.292

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.191       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.853       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.224       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.813       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.718       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.097      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.111      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.297      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.311      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.497      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.511      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.697      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.711      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.897      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.911      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.097      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.111      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.297      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.311      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.497      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.511      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.697      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.711      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.897      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.911      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.097      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.111      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.297      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.311      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.497      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.511      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.697      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.711      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.897      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.911      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.097      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.111      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.297      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.683      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.149      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.655      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.810 is 7.076(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.645
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.282

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.253       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.842       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.213       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.803       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.708       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.087      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.101      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.287      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.301      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.487      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.501      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.687      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.701      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.887      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.901      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.087      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.101      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.287      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.301      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.487      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.501      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.687      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.701      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.887      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.901      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.087      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.101      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.287      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.301      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.487      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.501      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.687      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.701      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.887      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.901      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.087      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.101      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.287      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.673      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.138      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.800 is 7.066(44.7%) logic and 8.734(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFF          23 uses
SB_DFFE         1 use
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         56 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 56 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 56 = 56 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:28:42 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:29:15 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:29:15 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:29:15 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:29:15 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 15:29:16 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:29:16 2023

multi_srs_gen completed
# Fri Dec 22 15:29:16 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:29:16 2023

premap completed with warnings
# Fri Dec 22 15:29:17 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:29:17 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:29:17 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 15:29:17 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:29:15 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":39:7:39:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:8:36:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[21] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 21 of counter[21:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":41:10:41:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:29:15 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:29:15 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:29:15 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:29:16 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 15:29:16 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
System      709.9 MHz     1.409         system       system_clkgroup           6    
TOP|clk     150.2 MHz     6.657         inferred     Autoconstr_clkgroup_0     23   
====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 6 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Found inferred clock TOP|clk which controls 23 sequential elements including NCO1.counter[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:29:17 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 15:29:17 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.counter[20:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.68ns		  45 /        29
   2		0h:00m:00s		    -2.68ns		  45 /        29

   3		0h:00m:00s		    -2.68ns		  50 /        29


   4		0h:00m:00s		    -2.68ns		  51 /        29
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
6 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.52ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 15:29:17 2023
#


Top view:               TOP
Requested Frequency:    74.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.385

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            74.0 MHz      62.9 MHz      13.518        15.904        -2.385     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.518      -2.385  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -2.385
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.365
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.313
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.292
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.282
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.261
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.189
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.065
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -0.529
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.498
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[20]     TOP|clk       SB_DFF     D       z_s_20         13.363       -2.385
NCO1.counter[19]     TOP|clk       SB_DFF     D       z_cry_19_s     13.363       -2.186
NCO1.counter[18]     TOP|clk       SB_DFF     D       z_cry_18_s     13.363       -1.986
NCO1.counter[17]     TOP|clk       SB_DFF     D       z_cry_17_s     13.363       -1.786
NCO1.counter[16]     TOP|clk       SB_DFF     D       z_cry_16_s     13.363       -1.586
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_cry_15_s     13.363       -1.386
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     13.363       -1.185
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     13.363       -0.986
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     13.363       -0.786
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     13.363       -0.586
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.748
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.385

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[7]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.357       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.946       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.317       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.906       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.811       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.190      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.204      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.390      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.404      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.590      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.604      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.790      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.804      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.990      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         11.004      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.190      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.204      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.390      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.404      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.590      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.604      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.790      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.804      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.990      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         12.004      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.190      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.204      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.390      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.404      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.590      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.604      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.790      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.804      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.990      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         13.004      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.190      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.204      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.390      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.776      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.242      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.748      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.903 is 7.169(45.1%) logic and 8.734(54.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.365

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.264       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.925       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.296       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.885       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.790       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.170      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.184      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.370      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.384      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.570      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.584      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.770      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.784      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.970      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.984      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.170      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.184      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.370      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.384      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.570      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.584      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.770      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.784      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.970      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.984      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.170      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.184      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.370      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.384      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.570      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.584      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.770      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.784      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.970      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.984      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.170      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.184      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.370      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.756      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.221      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.728      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.883 is 7.149(45.0%) logic and 8.734(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.313

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[8]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.589     2.984       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.284       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.873       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.244       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.834       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.739       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.118      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.132      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.318      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.332      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.518      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.532      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.718      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.732      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.918      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.932      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.118      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.132      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.318      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.332      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.518      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.532      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.718      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.732      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.918      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.932      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.118      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.132      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.318      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.332      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.518      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.532      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.718      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.732      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.918      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.932      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.118      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.132      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.318      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.704      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.169      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.676      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.831 is 7.097(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.655
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.292

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.191       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.853       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.224       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.813       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.718       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.097      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.111      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.297      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.311      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.497      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.511      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.697      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.711      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.897      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.911      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.097      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.111      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.297      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.311      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.497      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.511      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.697      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.711      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.897      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.911      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.097      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.111      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.297      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.311      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.497      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.511      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.697      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.711      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.897      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.911      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.097      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.111      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.297      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.683      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.149      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.655      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.810 is 7.076(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.645
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.282

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.253       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.842       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.213       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.803       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.708       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.087      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.101      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.287      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.301      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.487      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.501      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.687      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.701      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.887      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.901      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.087      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.101      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.287      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.301      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.487      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.501      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.687      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.701      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.887      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.901      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.087      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.101      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.287      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.301      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.487      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.501      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.687      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.701      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.887      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.901      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.087      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.101      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.287      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.673      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.138      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.800 is 7.066(44.7%) logic and 8.734(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFF          23 uses
SB_DFFE         2 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         58 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 58 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 58 = 58 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:29:17 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	58
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	60
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	60/384
    PLBs                        :	10/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	16/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.7 (sec)

Final Design Statistics
    Number of LUTs      	:	60
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	60/384
    PLBs                        :	12/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	16/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 90.82 MHz | Target: 73.96 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 115
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 115
used logic cells: 60
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 87 
I1212: Iteration  1 :    18 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133600K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name TOP
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:32:08 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:32:08 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:32:08 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:32:08 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 15:32:09 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:32:09 2023

multi_srs_gen completed
# Fri Dec 22 15:32:10 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:32:10 2023

premap completed with warnings
# Fri Dec 22 15:32:10 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:32:10 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:32:10 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 15:32:11 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:32:08 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":39:7:39:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:8:36:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[21] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 21 of counter[21:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":41:10:41:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:32:08 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:32:08 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:32:08 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:32:09 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 15:32:10 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
System      709.9 MHz     1.409         system       system_clkgroup           6    
TOP|clk     150.2 MHz     6.657         inferred     Autoconstr_clkgroup_0     23   
====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 6 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Found inferred clock TOP|clk which controls 23 sequential elements including NCO1.counter[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:32:10 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 15:32:10 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.counter[20:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.68ns		  45 /        29
   2		0h:00m:00s		    -2.68ns		  45 /        29

   3		0h:00m:00s		    -2.68ns		  50 /        29


   4		0h:00m:00s		    -2.68ns		  51 /        29
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
6 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.52ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 15:32:10 2023
#


Top view:               TOP
Requested Frequency:    74.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.385

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            74.0 MHz      62.9 MHz      13.518        15.904        -2.385     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.518      -2.385  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -2.385
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.365
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.313
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.292
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.282
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.261
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.189
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.065
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -0.529
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.498
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[20]     TOP|clk       SB_DFF     D       z_s_20         13.363       -2.385
NCO1.counter[19]     TOP|clk       SB_DFF     D       z_cry_19_s     13.363       -2.186
NCO1.counter[18]     TOP|clk       SB_DFF     D       z_cry_18_s     13.363       -1.986
NCO1.counter[17]     TOP|clk       SB_DFF     D       z_cry_17_s     13.363       -1.786
NCO1.counter[16]     TOP|clk       SB_DFF     D       z_cry_16_s     13.363       -1.586
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_cry_15_s     13.363       -1.386
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     13.363       -1.185
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     13.363       -0.986
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     13.363       -0.786
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     13.363       -0.586
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.748
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.385

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[7]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.357       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.946       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.317       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.906       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.811       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.190      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.204      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.390      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.404      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.590      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.604      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.790      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.804      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.990      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         11.004      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.190      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.204      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.390      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.404      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.590      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.604      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.790      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.804      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.990      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         12.004      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.190      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.204      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.390      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.404      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.590      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.604      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.790      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.804      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.990      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         13.004      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.190      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.204      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.390      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.776      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.242      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.748      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.903 is 7.169(45.1%) logic and 8.734(54.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.365

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.264       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.925       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.296       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.885       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.790       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.170      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.184      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.370      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.384      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.570      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.584      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.770      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.784      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.970      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.984      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.170      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.184      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.370      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.384      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.570      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.584      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.770      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.784      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.970      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.984      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.170      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.184      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.370      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.384      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.570      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.584      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.770      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.784      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.970      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.984      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.170      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.184      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.370      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.756      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.221      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.728      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.883 is 7.149(45.0%) logic and 8.734(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.313

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[8]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.589     2.984       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.284       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.873       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.244       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.834       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.739       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.118      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.132      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.318      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.332      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.518      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.532      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.718      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.732      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.918      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.932      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.118      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.132      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.318      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.332      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.518      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.532      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.718      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.732      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.918      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.932      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.118      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.132      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.318      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.332      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.518      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.532      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.718      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.732      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.918      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.932      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.118      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.132      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.318      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.704      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.169      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.676      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.831 is 7.097(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.655
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.292

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.191       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.853       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.224       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.813       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.718       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.097      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.111      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.297      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.311      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.497      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.511      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.697      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.711      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.897      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.911      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.097      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.111      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.297      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.311      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.497      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.511      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.697      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.711      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.897      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.911      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.097      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.111      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.297      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.311      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.497      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.511      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.697      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.711      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.897      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.911      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.097      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.111      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.297      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.683      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.149      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.655      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.810 is 7.076(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.645
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.282

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.253       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.842       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.213       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.803       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.708       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.087      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.101      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.287      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.301      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.487      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.501      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.687      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.701      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.887      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.901      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.087      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.101      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.287      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.301      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.487      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.501      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.687      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.701      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.887      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.901      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.087      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.101      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.287      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.301      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.487      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.501      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.687      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.701      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.887      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.901      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.087      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.101      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.287      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.673      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.138      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.800 is 7.066(44.7%) logic and 8.734(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFF          23 uses
SB_DFFE         2 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         58 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 58 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 58 = 58 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:32:10 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	58
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	60
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	60/384
    PLBs                        :	10/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	16/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.0 (sec)

Final Design Statistics
    Number of LUTs      	:	60
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	60/384
    PLBs                        :	13/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	16/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 90.99 MHz | Target: 73.96 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 60
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 87 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133600K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name TOP
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:35:31 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:35:31 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:35:31 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:35:31 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 15:35:33 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:35:33 2023

multi_srs_gen completed
# Fri Dec 22 15:35:33 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:35:33 2023

premap completed with warnings
# Fri Dec 22 15:35:33 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:35:33 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:35:33 2023
fpga_mapper exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "fpga_mapper" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_fpga_mapper.srr"
# Fri Dec 22 15:35:33 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:35:31 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":39:7:39:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:8:36:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Removing wire BNC2, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|*Output BNC2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[21] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 21 of counter[21:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":41:10:41:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:35:31 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:35:31 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:35:31 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:35:33 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 15:35:33 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
System      709.9 MHz     1.409         system       system_clkgroup           6    
TOP|clk     150.2 MHz     6.657         inferred     Autoconstr_clkgroup_0     23   
====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 6 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Found inferred clock TOP|clk which controls 23 sequential elements including NCO1.counter[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:35:33 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 15:35:33 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:11:8:14|Tristate driver BNC2 (in view: work.TOP(verilog)) on net BNC2 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@A: BN321 |Found multiple drivers on net BNC1 (in view: work.TOP(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net BNC1 (in view: work.TOP(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:Q[0] inst:NCO1.VCO1.sin_data of PrimLib.dff(prim)
Connection 2: Direction is (Output ) pin:Q[0] inst:NCO1.VCO1.cos_data of PrimLib.dff(prim)
@E: BN314 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Net BNC1 (in view: work.TOP(verilog)) has multiple drivers 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:35:33 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 22 15:36:22 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:36:22 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:36:22 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:36:22 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 22 15:36:24 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:36:24 2023

multi_srs_gen completed
# Fri Dec 22 15:36:24 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:36:24 2023

premap completed with warnings
# Fri Dec 22 15:36:24 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:36:24 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 22 15:36:24 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 22 15:36:25 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 22 15:36:22 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":39:7:39:9|Synthesizing module vco in library work.

@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":60:4:60:9|Pruning unused register cos_data. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:7:2:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":36:8:36:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Register bit counter[21] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Pruning register bit 21 of counter[21:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":41:10:41:12|Input div is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:36:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:36:22 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:36:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 22 15:36:24 2023

###########################################################]
Pre-mapping Report

# Fri Dec 22 15:36:24 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
System      728.5 MHz     1.373         system       system_clkgroup           5    
TOP|clk     150.2 MHz     6.657         inferred     Autoconstr_clkgroup_0     23   
====================================================================================

@W: MT531 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":44:4:44:9|Found signal identified as System clock which controls 5 sequential elements including NCO1.VCO1.U1.q[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Found inferred clock TOP|clk which controls 23 sequential elements including NCO1.counter[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:36:24 2023

###########################################################]
Map & Optimize Report

# Fri Dec 22 15:36:24 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":25:18:25:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|Net NCO1.NCO_clk appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.counter[20:0] is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.NCO_clk is being ignored. 
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:4:16:9|User-specified initial value defined for instance NCO1.f_correct[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.68ns		  43 /        28
   2		0h:00m:00s		    -2.68ns		  43 /        28

   3		0h:00m:00s		    -2.68ns		  48 /        28


   4		0h:00m:00s		    -2.68ns		  49 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
5 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.NCO_clk   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 13.52ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 22 15:36:24 2023
#


Top view:               TOP
Requested Frequency:    74.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.385

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            74.0 MHz      62.9 MHz      13.518        15.904        -2.385     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  13.518      -2.385  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                         Arrival           
Instance             Reference     Type       Pin     Net             Time        Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[7]      TOP|clk       SB_DFF     Q       counter[7]      0.796       -2.385
NCO1.counter[3]      TOP|clk       SB_DFF     Q       counter[3]      0.796       -2.365
NCO1.counter[8]      TOP|clk       SB_DFF     Q       counter[8]      0.796       -2.313
NCO1.counter[4]      TOP|clk       SB_DFF     Q       counter[4]      0.796       -2.292
NCO1.counter[9]      TOP|clk       SB_DFF     Q       counter[9]      0.796       -2.282
NCO1.counter[5]      TOP|clk       SB_DFF     Q       counter[5]      0.796       -2.261
NCO1.counter[10]     TOP|clk       SB_DFF     Q       counter[10]     0.796       -2.189
NCO1.counter[11]     TOP|clk       SB_DFF     Q       counter[11]     0.796       -2.065
NCO1.counter[6]      TOP|clk       SB_DFF     Q       counter[6]      0.796       -0.529
NCO1.counter[17]     TOP|clk       SB_DFF     Q       counter[17]     0.796       -0.498
========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                        Required           
Instance             Reference     Type       Pin     Net            Time         Slack 
                     Clock                                                              
----------------------------------------------------------------------------------------
NCO1.counter[20]     TOP|clk       SB_DFF     D       z_s_20         13.363       -2.385
NCO1.counter[19]     TOP|clk       SB_DFF     D       z_cry_19_s     13.363       -2.186
NCO1.counter[18]     TOP|clk       SB_DFF     D       z_cry_18_s     13.363       -1.986
NCO1.counter[17]     TOP|clk       SB_DFF     D       z_cry_17_s     13.363       -1.786
NCO1.counter[16]     TOP|clk       SB_DFF     D       z_cry_16_s     13.363       -1.586
NCO1.counter[15]     TOP|clk       SB_DFF     D       z_cry_15_s     13.363       -1.386
NCO1.counter[14]     TOP|clk       SB_DFF     D       z_cry_14_s     13.363       -1.185
NCO1.counter[13]     TOP|clk       SB_DFF     D       z_cry_13_s     13.363       -0.986
NCO1.counter[12]     TOP|clk       SB_DFF     D       z_cry_12_s     13.363       -0.786
NCO1.counter[11]     TOP|clk       SB_DFF     D       z_cry_11_s     13.363       -0.586
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.748
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.385

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[7] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[7]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[7]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.661     3.056       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.427       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.986       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.357       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.946       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.317       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.906       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.811       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.190      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.204      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.390      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.404      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.590      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.604      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.790      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.804      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.990      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         11.004      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.190      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.204      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.390      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.404      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.590      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.604      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.790      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.804      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.990      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         12.004      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.190      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.204      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.390      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.404      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.590      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.604      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.790      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.804      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.990      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         13.004      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.190      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.204      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.390      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.776      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.242      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.748      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.903 is 7.169(45.1%) logic and 8.734(54.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.365

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[3] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[3]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I0       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.661     3.056       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.427       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.893       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.264       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.925       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.296       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.885       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.790       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.170      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.184      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.370      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.384      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.570      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.584      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.770      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.784      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.970      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.984      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.170      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.184      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.370      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.384      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.570      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.584      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.770      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.784      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.970      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.984      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.170      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.184      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.370      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.384      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.570      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.584      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.770      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.784      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.970      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.984      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.170      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.184      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.370      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.756      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.221      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.728      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.883 is 7.149(45.0%) logic and 8.734(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.313

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[8] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[8]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[8]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.589     2.984       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.355       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.913       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.284       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.873       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.244       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.834       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.739       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.118      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.132      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.318      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.332      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.518      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.532      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.718      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.732      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.918      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.932      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.118      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.132      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.318      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.332      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.518      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.532      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.718      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.732      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.918      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.932      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.118      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.132      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.318      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.332      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.518      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.532      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.718      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.732      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.918      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.932      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.118      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.132      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.318      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.704      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.169      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.676      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.831 is 7.097(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.655
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.292

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[4] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[4]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[4]                          Net          -        -       1.599     -           4         
NCO1.counter_RNI14911_0[3]          SB_LUT4      I1       In      -         2.395       -         
NCO1.counter_RNI14911_0[3]          SB_LUT4      O        Out     0.589     2.984       -         
un1_counterlt6                      Net          -        -       1.371     -           1         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      I3       In      -         4.355       -         
NCO1.counter_RNI10C82_0[6]          SB_LUT4      O        Out     0.465     4.820       -         
un1_counterlto11_0_0                Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I0       In      -         6.191       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.661     6.853       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.224       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.813       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.718       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.097      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.111      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.297      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.311      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.497      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.511      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.697      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.711      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.897      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.911      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.097      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.111      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.297      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.311      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.497      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.511      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.697      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.711      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.897      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.911      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.097      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.111      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.297      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.311      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.497      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.511      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.697      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.711      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.897      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.911      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.097      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.111      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.297      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.683      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.149      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.655      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.810 is 7.076(44.8%) logic and 8.734(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.518
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.363

    - Propagation time:                      15.645
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.282

    Number of logic level(s):                22
    Starting point:                          NCO1.counter[9] / Q
    Ending point:                            NCO1.counter[20] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
NCO1.counter[9]                     SB_DFF       Q        Out     0.796     0.796       -         
counter[9]                          Net          -        -       1.599     -           5         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      I2       In      -         2.395       -         
NCO1.counter_RNI5B9F1[7]            SB_LUT4      O        Out     0.558     2.953       -         
counter_RNI5B9F1[7]                 Net          -        -       1.371     -           1         
NCO1.counter_RNIU69T1[11]           SB_LUT4      I2       In      -         4.324       -         
NCO1.counter_RNIU69T1[11]           SB_LUT4      O        Out     0.558     4.882       -         
un1_counterlto11_c                  Net          -        -       1.371     -           1         
NCO1.counter_RNIAAML7[6]            SB_LUT4      I1       In      -         6.253       -         
NCO1.counter_RNIAAML7[6]            SB_LUT4      O        Out     0.589     6.842       -         
counter_RNIAAML7[6]                 Net          -        -       1.371     -           17        
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      I1       In      -         8.213       -         
NCO1.un1_counter_4.z_axb_3_l_fx     SB_LUT4      O        Out     0.589     8.803       -         
z_axb_3_l_fx                        Net          -        -       0.905     -           2         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     I0       In      -         9.708       -         
NCO1.un1_counter_4.z_cry_3_c        SB_CARRY     CO       Out     0.380     10.087      -         
z_cry_3                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CI       In      -         10.101      -         
NCO1.un1_counter_4.z_cry_4_c        SB_CARRY     CO       Out     0.186     10.287      -         
z_cry_4                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CI       In      -         10.301      -         
NCO1.un1_counter_4.z_cry_5_c        SB_CARRY     CO       Out     0.186     10.487      -         
z_cry_5                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CI       In      -         10.501      -         
NCO1.un1_counter_4.z_cry_6_c        SB_CARRY     CO       Out     0.186     10.687      -         
z_cry_6                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CI       In      -         10.701      -         
NCO1.un1_counter_4.z_cry_7_c        SB_CARRY     CO       Out     0.186     10.887      -         
z_cry_7                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CI       In      -         10.901      -         
NCO1.un1_counter_4.z_cry_8_c        SB_CARRY     CO       Out     0.186     11.087      -         
z_cry_8                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CI       In      -         11.101      -         
NCO1.un1_counter_4.z_cry_9_c        SB_CARRY     CO       Out     0.186     11.287      -         
z_cry_9                             Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CI       In      -         11.301      -         
NCO1.un1_counter_4.z_cry_10_c       SB_CARRY     CO       Out     0.186     11.487      -         
z_cry_10                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CI       In      -         11.501      -         
NCO1.un1_counter_4.z_cry_11_c       SB_CARRY     CO       Out     0.186     11.687      -         
z_cry_11                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CI       In      -         11.701      -         
NCO1.un1_counter_4.z_cry_12_c       SB_CARRY     CO       Out     0.186     11.887      -         
z_cry_12                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CI       In      -         11.901      -         
NCO1.un1_counter_4.z_cry_13_c       SB_CARRY     CO       Out     0.186     12.087      -         
z_cry_13                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CI       In      -         12.101      -         
NCO1.un1_counter_4.z_cry_14_c       SB_CARRY     CO       Out     0.186     12.287      -         
z_cry_14                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CI       In      -         12.301      -         
NCO1.un1_counter_4.z_cry_15_c       SB_CARRY     CO       Out     0.186     12.487      -         
z_cry_15                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CI       In      -         12.501      -         
NCO1.un1_counter_4.z_cry_16_c       SB_CARRY     CO       Out     0.186     12.687      -         
z_cry_16                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CI       In      -         12.701      -         
NCO1.un1_counter_4.z_cry_17_c       SB_CARRY     CO       Out     0.186     12.887      -         
z_cry_17                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CI       In      -         12.901      -         
NCO1.un1_counter_4.z_cry_18_c       SB_CARRY     CO       Out     0.186     13.087      -         
z_cry_18                            Net          -        -       0.014     -           2         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CI       In      -         13.101      -         
NCO1.un1_counter_4.z_cry_19_c       SB_CARRY     CO       Out     0.186     13.287      -         
z_cry_19                            Net          -        -       0.386     -           1         
NCO1.un1_counter_4.z_s_20           SB_LUT4      I3       In      -         13.673      -         
NCO1.un1_counter_4.z_s_20           SB_LUT4      O        Out     0.465     14.138      -         
z_s_20                              Net          -        -       1.507     -           1         
NCO1.counter[20]                    SB_DFF       D        In      -         15.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 15.800 is 7.066(44.7%) logic and 8.734(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFF          23 uses
SB_DFFE         1 use
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             3 uses
SB_LUT4         56 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 56 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 56 = 56 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 22 15:36:24 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	58
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	30
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	58/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	16/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.3 (sec)

Final Design Statistics
    Number of LUTs      	:	58
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	58/384
    PLBs                        :	13/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	16/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 90.82 MHz | Target: 73.96 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 107
used logic cells: 58
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 107
used logic cells: 58
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 86 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133560K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
