// Seed: 2713154360
module module_0 #(
    parameter id_10 = 32'd82,
    parameter id_3  = 32'd11,
    parameter id_5  = 32'd85
) (
    id_1,
    id_2
);
  output wand id_2;
  input wire id_1;
  wire _id_3;
  assign id_2 = -1 == 1;
  tri0 [1 'b0 : 1] id_4;
  wire [-1 : 1 'b0] _id_5;
  logic [7:0] id_6;
  assign id_4 = -1;
  logic [7:0] id_7;
  logic id_8;
  ;
  assign id_6[1] = -1 == id_4;
  logic id_9;
  ;
  wire _id_10;
  wire id_11;
  wire [!  id_10 : id_5  -  1 'b0] id_12;
  assign id_8[1] = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd47
) (
    id_1,
    _id_2,
    id_3
);
  inout wor id_3;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  inout wire _id_2;
  output wire id_1;
  logic [id_2 : -1] id_4;
  ;
  wire id_5;
  wire id_6;
  parameter id_7 = 1 < -1'b0;
  logic id_8, id_9;
  assign id_3 = -1;
  timeunit 1ps;
endmodule
