// Seed: 1547252326
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_19 = 32'd56,
    parameter id_2  = 32'd73,
    parameter id_3  = 32'd62,
    parameter id_7  = 32'd70
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  input logic [7:0] id_15;
  inout logic [7:0] id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_5,
      id_13,
      id_4
  );
  output wire id_9;
  output wire id_8;
  inout wire _id_7;
  input wire id_6;
  inout wire id_5;
  inout supply0 id_4;
  inout wire _id_3;
  output wire _id_2;
  inout wire id_1;
  parameter id_18 = 1;
  assign id_4 = 1 ^ id_1;
  logic [id_3 : 1  <  id_2] _id_19;
  ;
  assign id_14[-1'b0] = id_15[-1 : id_19&1'h0];
  wire [1 'b0 : id_7] id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27;
endmodule
