// Seed: 2452491667
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  final $signed(64);
  ;
endmodule
module module_1 #(
    parameter id_15 = 32'd11,
    parameter id_21 = 32'd42,
    parameter id_25 = 32'd29,
    parameter id_29 = 32'd73,
    parameter id_30 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    _id_25
);
  inout wire _id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  output wire _id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire _id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_26 = 1;
  logic [7:0][-1 : id_15] id_27, id_28, _id_29, _id_30, id_31, id_32;
  assign id_28 = id_32[id_29];
  wire id_33;
  module_0 modCall_1 (
      id_8,
      id_26,
      id_8,
      id_10,
      id_27
  );
  logic [id_30 : id_21] id_34;
  ;
  tri0 [1  -  id_29 : id_25] id_35;
  assign id_35 = 1;
endmodule
