
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035106                       # Number of seconds simulated
sim_ticks                                 35106265896                       # Number of ticks simulated
final_tick                               561410315904                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140363                       # Simulator instruction rate (inst/s)
host_op_rate                                   177013                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2245697                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890280                       # Number of bytes of host memory used
host_seconds                                 15632.68                       # Real time elapsed on the host
sim_insts                                  2194246832                       # Number of instructions simulated
sim_ops                                    2767187554                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       754816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1597568                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2356224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1478656                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1478656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12481                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18408                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11552                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11552                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21500891                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45506634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                67116907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58337                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51045                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             109382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42119433                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42119433                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42119433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21500891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45506634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              109236340                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84187689                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31516536                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25712961                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2101895                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13452197                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12438630                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260319                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92693                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32659924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171233449                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31516536                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15698949                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37129833                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10965980                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5269835                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15899579                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83906316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.523716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46776483     55.75%     55.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3028565      3.61%     59.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4573144      5.45%     64.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166295      3.77%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219567      2.65%     71.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2172382      2.59%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1310432      1.56%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2796355      3.33%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17863093     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83906316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.374360                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.033949                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33593007                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5498285                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35450810                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517743                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8846463                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309166                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205062966                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8846463                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35458205                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         489577                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2303523                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34065296                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2743246                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198987859                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1152539                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929487                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279054203                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926287774                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926287774                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107063771                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35882                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17150                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8147013                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18244932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9342571                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112947                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2904547                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185516277                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148235278                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294470                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61785599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189082993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83906316                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766676                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.916033                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30236547     36.04%     36.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16672130     19.87%     55.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12145476     14.48%     70.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8016065      9.55%     79.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8059088      9.60%     89.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3897796      4.65%     94.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3443090      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       648863      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       787261      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83906316                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808359     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160073     14.09%     85.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       167610     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    123997052     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872361      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14565080      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7783698      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148235278                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.760771                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1136042                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007664                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381807376                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247336502                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144142839                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149371320                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467243                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7069122                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6302                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2235548                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8846463                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         252765                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48501                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185550521                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       639117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18244932                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9342571                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17150                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          391                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2424823                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145516563                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13615808                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2718707                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21210265                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20689879                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7594457                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.728478                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144204891                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144142839                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93401023                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265352124                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.712161                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351989                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62286548                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118831                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75059853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.642211                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172927                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28931335     38.54%     38.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21390404     28.50%     67.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8082338     10.77%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4529483      6.03%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3837003      5.11%     88.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713735      2.28%     91.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1640324      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119856      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3815375      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75059853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3815375                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256795178                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379953592                       # The number of ROB writes
system.switch_cpus0.timesIdled                  16924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 281373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841877                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841877                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.187822                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.187822                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653548906                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200482145                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188514010                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84187689                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30252320                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24606850                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2023077                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12942162                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11927403                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3108142                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89404                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33473450                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             165271518                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30252320                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15035545                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34715163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10378612                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5694367                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16355990                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       801642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82203895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.476784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47488732     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1863935      2.27%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2423777      2.95%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3681909      4.48%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3572522      4.35%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2720628      3.31%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1617530      1.97%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2433242      2.96%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16401620     19.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82203895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359344                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.963132                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34588633                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5580948                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33452160                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       261484                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8320669                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5133033                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     197686215                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8320669                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36407352                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1019231                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1897908                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31852056                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2706672                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     191944350                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          973                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1169443                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       850444                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          170                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    267414691                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    893924462                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    893924462                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166295720                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101118971                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40884                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23114                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7662101                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17782934                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9436708                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       182177                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3042927                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178410311                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38787                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143739602                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       269384                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58017800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    176330701                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6319                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82203895                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896889                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28832257     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17973382     21.86%     56.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11602243     14.11%     71.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7916685      9.63%     80.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7419752      9.03%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3950062      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2910861      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       872029      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       726624      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82203895                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         706402     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        145619     14.25%     83.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169939     16.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119605222     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2030438      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16234      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14184407      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7903301      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143739602                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707371                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1021969                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007110                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    370974452                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    236467704                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139692341                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144761571                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       486298                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6808615                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2192                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          847                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2402281                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          253                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8320669                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         607785                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96251                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178449098                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1161202                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17782934                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9436708                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22553                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          847                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1240510                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1138853                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2379363                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140971014                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13352309                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2768588                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21073438                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19742303                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7721129                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.674485                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139729590                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139692341                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89738615                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        252008903                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.659297                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356093                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97392652                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119699548                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58749807                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2056628                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73883226                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620118                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28732653     38.89%     38.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21112283     28.58%     67.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7782274     10.53%     78.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4454094      6.03%     84.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3714582      5.03%     89.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1825671      2.47%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1820408      2.46%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       778784      1.05%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3662477      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73883226                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97392652                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119699548                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18008746                       # Number of memory references committed
system.switch_cpus1.commit.loads             10974319                       # Number of loads committed
system.switch_cpus1.commit.membars              16234                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17167386                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107893235                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2442378                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3662477                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           248670104                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365223696                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1983794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97392652                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119699548                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97392652                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864415                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864415                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.156851                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.156851                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       634382982                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192932676                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      182624022                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32468                       # number of misc regfile writes
system.l20.replacements                          5913                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          269014                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10009                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.877211                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.735125                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2185.543953                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1791.720922                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001644                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.533580                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.437432                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        27165                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  27165                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8829                       # number of Writeback hits
system.l20.Writeback_hits::total                 8829                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        27165                       # number of demand (read+write) hits
system.l20.demand_hits::total                   27165                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        27165                       # number of overall hits
system.l20.overall_hits::total                  27165                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5897                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5913                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5897                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5913                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5897                       # number of overall misses
system.l20.overall_misses::total                 5913                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1669311                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    562001659                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      563670970                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1669311                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    562001659                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       563670970                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1669311                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    562001659                       # number of overall miss cycles
system.l20.overall_miss_latency::total      563670970                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        33062                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              33078                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8829                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8829                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        33062                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               33078                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        33062                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              33078                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.178362                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.178759                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.178362                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.178759                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.178362                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.178759                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 104331.937500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 95302.977616                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 95327.409099                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 104331.937500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 95302.977616                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 95327.409099                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 104331.937500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 95302.977616                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 95327.409099                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3547                       # number of writebacks
system.l20.writebacks::total                     3547                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5897                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5913                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5897                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5913                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5897                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5913                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1551237                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    518014011                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    519565248                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1551237                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    518014011                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    519565248                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1551237                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    518014011                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    519565248                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.178362                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.178759                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.178362                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.178759                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.178362                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.178759                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96952.312500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87843.651179                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 87868.298326                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 96952.312500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 87843.651179                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 87868.298326                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 96952.312500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 87843.651179                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 87868.298326                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12498                       # number of replacements
system.l21.tagsinuse                      4095.981034                       # Cycle average of tags in use
system.l21.total_refs                          388501                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16594                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.412137                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           88.360527                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.564109                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2761.025653                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1243.030744                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021572                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000870                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.674079                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.303474                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38534                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38534                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22756                       # number of Writeback hits
system.l21.Writeback_hits::total                22756                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38534                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38534                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38534                       # number of overall hits
system.l21.overall_hits::total                  38534                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12475                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12489                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12481                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12495                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12481                       # number of overall misses
system.l21.overall_misses::total                12495                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1138892                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1143052915                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1144191807                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       372395                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       372395                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1138892                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1143425310                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1144564202                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1138892                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1143425310                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1144564202                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51009                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51023                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22756                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22756                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51015                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51029                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51015                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51029                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244565                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244772                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244654                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244861                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244654                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244861                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 81349.428571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91627.488176                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91615.966611                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 62065.833333                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 62065.833333                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 81349.428571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91613.276981                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91601.776871                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 81349.428571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91613.276981                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91601.776871                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8005                       # number of writebacks
system.l21.writebacks::total                     8005                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12475                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12489                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12481                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12495                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12481                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12495                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1031022                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1046157423                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1047188445                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       325923                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       325923                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1031022                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1046483346                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1047514368                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1031022                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1046483346                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1047514368                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244565                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244772                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244654                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244861                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244654                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244861                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73644.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83860.314469                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83848.862599                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 54320.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 54320.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 73644.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83846.113773                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 83834.683313                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 73644.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83846.113773                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 83834.683313                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996140                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015907210                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198933.354978                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996140                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15899558                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15899558                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15899558                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15899558                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15899558                       # number of overall hits
system.cpu0.icache.overall_hits::total       15899558                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2014958                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2014958                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2014958                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2014958                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2014958                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2014958                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15899579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15899579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15899579                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15899579                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15899579                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15899579                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 95950.380952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95950.380952                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 95950.380952                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95950.380952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 95950.380952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95950.380952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1701352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1701352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1701352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1701352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1701352                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1701352                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 106334.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 106334.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 106334.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 106334.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 106334.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 106334.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33062                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163641962                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33318                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4911.518158                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.413325                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.586675                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903958                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096042                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10361352                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10361352                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17434201                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17434201                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17434201                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17434201                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66611                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66611                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66611                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66611                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66611                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66611                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2286245801                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2286245801                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2286245801                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2286245801                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2286245801                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2286245801                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10427963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10427963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17500812                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17500812                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17500812                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17500812                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006388                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006388                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003806                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003806                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003806                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003806                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34322.346174                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34322.346174                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34322.346174                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34322.346174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34322.346174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34322.346174                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8829                       # number of writebacks
system.cpu0.dcache.writebacks::total             8829                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33549                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33549                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33549                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33549                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33549                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33549                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33062                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33062                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33062                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33062                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    772380050                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    772380050                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    772380050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    772380050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    772380050                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    772380050                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23361.564636                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23361.564636                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23361.564636                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23361.564636                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23361.564636                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23361.564636                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.997144                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013217766                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2038667.537223                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997144                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16355971                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16355971                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16355971                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16355971                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16355971                       # number of overall hits
system.cpu1.icache.overall_hits::total       16355971                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1532963                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1532963                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1532963                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1532963                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1532963                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1532963                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16355990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16355990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16355990                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16355990                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16355990                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16355990                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 80682.263158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80682.263158                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 80682.263158                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80682.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 80682.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80682.263158                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1153608                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1153608                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1153608                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1153608                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1153608                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1153608                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 82400.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82400.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 82400.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82400.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 82400.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82400.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51015                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172678398                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51271                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3367.954555                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.263468                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.736532                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911185                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088815                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10159513                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10159513                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6997668                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6997668                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17175                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17175                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16234                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16234                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17157181                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17157181                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17157181                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17157181                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       128924                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       128924                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3288                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3288                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       132212                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        132212                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       132212                       # number of overall misses
system.cpu1.dcache.overall_misses::total       132212                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6456229601                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6456229601                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    299127142                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    299127142                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6755356743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6755356743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6755356743                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6755356743                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10288437                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10288437                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7000956                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7000956                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17289393                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17289393                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17289393                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17289393                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012531                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000470                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000470                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007647                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007647                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007647                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007647                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50077.794677                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50077.794677                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 90975.408151                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90975.408151                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 51094.883543                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 51094.883543                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 51094.883543                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 51094.883543                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1093730                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 64337.058824                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22756                       # number of writebacks
system.cpu1.dcache.writebacks::total            22756                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77915                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77915                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3282                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81197                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81197                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81197                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81197                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51009                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51015                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51015                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1469462884                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1469462884                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       378395                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       378395                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1469841279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1469841279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1469841279                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1469841279                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002951                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002951                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002951                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002951                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28807.913976                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28807.913976                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 63065.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63065.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28811.943134                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28811.943134                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28811.943134                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28811.943134                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
