Source Block: hdl/library/axi_ad7616/axi_ad7616_pif.v@112:122@HdlIdDef

  // internal registers

  reg     [ 2:0]                  transfer_state = 3'h0;
  reg     [ 2:0]                  transfer_state_next = 3'h0;
  reg     [ 1:0]                  counter = 2'h0;
  reg     [ 4:0]                  burst_counter = 5'h0;

  reg                             wr_req_d = 1'h0;
  reg                             rd_req_d = 1'h0;
  reg                             rd_conv_d = 1'h0;

Diff Content:
- 117   reg     [ 1:0]                  counter = 2'h0;
+ 117   reg     [ 1:0]                  width_counter = 2'h0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad7616/axi_ad7616_pif.v@113:123
  // internal registers

  reg     [ 2:0]                  transfer_state = 3'h0;
  reg     [ 2:0]                  transfer_state_next = 3'h0;
  reg     [ 1:0]                  counter = 2'h0;
  reg     [ 4:0]                  burst_counter = 5'h0;

  reg                             wr_req_d = 1'h0;
  reg                             rd_req_d = 1'h0;
  reg                             rd_conv_d = 1'h0;


Clone Blocks 2:
hdl/library/axi_ad7616/axi_ad7616_pif.v@115:125
  reg     [ 2:0]                  transfer_state = 3'h0;
  reg     [ 2:0]                  transfer_state_next = 3'h0;
  reg     [ 1:0]                  counter = 2'h0;
  reg     [ 4:0]                  burst_counter = 5'h0;

  reg                             wr_req_d = 1'h0;
  reg                             rd_req_d = 1'h0;
  reg                             rd_conv_d = 1'h0;

  reg                             xfer_req_d = 1'h0;


Clone Blocks 3:
hdl/library/axi_ad7616/axi_ad7616_pif.v@111:121
                        CS_HIGH = 3'h6;

  // internal registers

  reg     [ 2:0]                  transfer_state = 3'h0;
  reg     [ 2:0]                  transfer_state_next = 3'h0;
  reg     [ 1:0]                  counter = 2'h0;
  reg     [ 4:0]                  burst_counter = 5'h0;

  reg                             wr_req_d = 1'h0;
  reg                             rd_req_d = 1'h0;

Clone Blocks 4:
hdl/library/axi_ad7616/axi_ad7616_pif.v@110:120
                        CNTRL1_HIGH = 3'h5,
                        CS_HIGH = 3'h6;

  // internal registers

  reg     [ 2:0]                  transfer_state = 3'h0;
  reg     [ 2:0]                  transfer_state_next = 3'h0;
  reg     [ 1:0]                  counter = 2'h0;
  reg     [ 4:0]                  burst_counter = 5'h0;

  reg                             wr_req_d = 1'h0;

Clone Blocks 5:
hdl/library/axi_ad7616/axi_ad7616_pif.v@116:126
  reg     [ 2:0]                  transfer_state_next = 3'h0;
  reg     [ 1:0]                  counter = 2'h0;
  reg     [ 4:0]                  burst_counter = 5'h0;

  reg                             wr_req_d = 1'h0;
  reg                             rd_req_d = 1'h0;
  reg                             rd_conv_d = 1'h0;

  reg                             xfer_req_d = 1'h0;

  reg     [15:0]                  data_out_a = 16'h0;

Clone Blocks 6:
hdl/library/axi_ad7616/axi_ad7616_pif.v@117:127
  reg     [ 1:0]                  counter = 2'h0;
  reg     [ 4:0]                  burst_counter = 5'h0;

  reg                             wr_req_d = 1'h0;
  reg                             rd_req_d = 1'h0;
  reg                             rd_conv_d = 1'h0;

  reg                             xfer_req_d = 1'h0;

  reg     [15:0]                  data_out_a = 16'h0;
  reg     [15:0]                  data_out_b = 16'h0;

