Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov 21 21:50:58 2021
| Host         : 969E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DIO_timing_summary_routed.rpt -pb DIO_timing_summary_routed.pb -rpx DIO_timing_summary_routed.rpx -warn_on_violation
| Design       : DIO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.255        0.000                      0                  610        0.080        0.000                      0                  610        3.750        0.000                       0                   315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.255        0.000                      0                  610        0.080        0.000                      0                  610        3.750        0.000                       0                   315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 c8/a3/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q4/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.405ns (31.822%)  route 3.010ns (68.178%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.716     5.319    c8/a3/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  c8/a3/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     5.797 f  c8/a3/dd_reg/Q
                         net (fo=2, routed)           0.699     6.495    c8/a3/v_1
    SLICE_X2Y67          LUT4 (Prop_lut4_I0_O)        0.301     6.796 r  c8/a3/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.593     7.390    c3/a1/FSM_sequential_state[2]_i_2_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.150     7.540 r  c3/a1/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.736     8.276    c13/a3/FSM_sequential_state_reg[0]
    SLICE_X5Y70          LUT5 (Prop_lut5_I1_O)        0.326     8.602 r  c13/a3/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.594     9.196    q4/FSM_sequential_state_reg[0]_1
    SLICE_X5Y69          LUT5 (Prop_lut5_I1_O)        0.150     9.346 r  q4/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.388     9.734    q4/FSM_sequential_state[0]_i_1_n_0
    SLICE_X4Y69          FDCE                                         r  q4/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.592    15.015    q4/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  q4/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y69          FDCE (Setup_fdce_C_D)       -0.249    14.989    q4/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 q2/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q2/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.601ns (39.374%)  route 2.465ns (60.626%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.236    q2/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  q2/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  q2/cnt_reg[9]/Q
                         net (fo=4, routed)           1.000     6.692    q2/cnt_reg[9]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.816 r  q2/cnt1_carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.816    q2/cnt1_carry_i_5__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.349 r  q2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    q2/cnt1_carry_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.466 r  q2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.466    q2/cnt1_carry__0_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.583 r  q2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.592    q2/cnt1_carry__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.846 r  q2/cnt1_carry__2/CO[0]
                         net (fo=32, routed)          1.456     9.302    q2/cnt0
    SLICE_X9Y68          FDRE                                         r  q2/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.514    14.937    q2/clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  q2/cnt_reg[0]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X9Y68          FDRE (Setup_fdre_C_CE)      -0.448    14.730    q2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 q2/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q2/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.601ns (39.374%)  route 2.465ns (60.626%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.236    q2/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  q2/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  q2/cnt_reg[9]/Q
                         net (fo=4, routed)           1.000     6.692    q2/cnt_reg[9]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.816 r  q2/cnt1_carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.816    q2/cnt1_carry_i_5__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.349 r  q2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    q2/cnt1_carry_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.466 r  q2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.466    q2/cnt1_carry__0_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.583 r  q2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.592    q2/cnt1_carry__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.846 r  q2/cnt1_carry__2/CO[0]
                         net (fo=32, routed)          1.456     9.302    q2/cnt0
    SLICE_X9Y68          FDRE                                         r  q2/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.514    14.937    q2/clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  q2/cnt_reg[1]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X9Y68          FDRE (Setup_fdre_C_CE)      -0.448    14.730    q2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 q2/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q2/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.601ns (39.374%)  route 2.465ns (60.626%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.236    q2/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  q2/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  q2/cnt_reg[9]/Q
                         net (fo=4, routed)           1.000     6.692    q2/cnt_reg[9]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.816 r  q2/cnt1_carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.816    q2/cnt1_carry_i_5__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.349 r  q2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    q2/cnt1_carry_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.466 r  q2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.466    q2/cnt1_carry__0_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.583 r  q2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.592    q2/cnt1_carry__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.846 r  q2/cnt1_carry__2/CO[0]
                         net (fo=32, routed)          1.456     9.302    q2/cnt0
    SLICE_X9Y68          FDRE                                         r  q2/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.514    14.937    q2/clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  q2/cnt_reg[2]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X9Y68          FDRE (Setup_fdre_C_CE)      -0.448    14.730    q2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 q2/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q2/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.601ns (39.374%)  route 2.465ns (60.626%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.236    q2/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  q2/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  q2/cnt_reg[9]/Q
                         net (fo=4, routed)           1.000     6.692    q2/cnt_reg[9]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.816 r  q2/cnt1_carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.816    q2/cnt1_carry_i_5__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.349 r  q2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    q2/cnt1_carry_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.466 r  q2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.466    q2/cnt1_carry__0_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.583 r  q2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.592    q2/cnt1_carry__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.846 r  q2/cnt1_carry__2/CO[0]
                         net (fo=32, routed)          1.456     9.302    q2/cnt0
    SLICE_X9Y68          FDRE                                         r  q2/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.514    14.937    q2/clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  q2/cnt_reg[3]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X9Y68          FDRE (Setup_fdre_C_CE)      -0.448    14.730    q2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 q2/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q2/cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.601ns (40.787%)  route 2.324ns (59.213%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.236    q2/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  q2/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  q2/cnt_reg[9]/Q
                         net (fo=4, routed)           1.000     6.692    q2/cnt_reg[9]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.816 r  q2/cnt1_carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.816    q2/cnt1_carry_i_5__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.349 r  q2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    q2/cnt1_carry_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.466 r  q2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.466    q2/cnt1_carry__0_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.583 r  q2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.592    q2/cnt1_carry__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.846 r  q2/cnt1_carry__2/CO[0]
                         net (fo=32, routed)          1.315     9.161    q2/cnt0
    SLICE_X9Y69          FDRE                                         r  q2/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.513    14.936    q2/clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  q2/cnt_reg[4]/C
                         clock pessimism              0.277    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y69          FDRE (Setup_fdre_C_CE)      -0.448    14.729    q2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 q2/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q2/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.601ns (40.787%)  route 2.324ns (59.213%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.236    q2/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  q2/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  q2/cnt_reg[9]/Q
                         net (fo=4, routed)           1.000     6.692    q2/cnt_reg[9]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.816 r  q2/cnt1_carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.816    q2/cnt1_carry_i_5__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.349 r  q2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    q2/cnt1_carry_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.466 r  q2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.466    q2/cnt1_carry__0_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.583 r  q2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.592    q2/cnt1_carry__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.846 r  q2/cnt1_carry__2/CO[0]
                         net (fo=32, routed)          1.315     9.161    q2/cnt0
    SLICE_X9Y69          FDRE                                         r  q2/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.513    14.936    q2/clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  q2/cnt_reg[5]/C
                         clock pessimism              0.277    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y69          FDRE (Setup_fdre_C_CE)      -0.448    14.729    q2/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 q2/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q2/cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.601ns (40.787%)  route 2.324ns (59.213%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.236    q2/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  q2/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  q2/cnt_reg[9]/Q
                         net (fo=4, routed)           1.000     6.692    q2/cnt_reg[9]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.816 r  q2/cnt1_carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.816    q2/cnt1_carry_i_5__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.349 r  q2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    q2/cnt1_carry_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.466 r  q2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.466    q2/cnt1_carry__0_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.583 r  q2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.592    q2/cnt1_carry__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.846 r  q2/cnt1_carry__2/CO[0]
                         net (fo=32, routed)          1.315     9.161    q2/cnt0
    SLICE_X9Y69          FDRE                                         r  q2/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.513    14.936    q2/clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  q2/cnt_reg[6]/C
                         clock pessimism              0.277    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y69          FDRE (Setup_fdre_C_CE)      -0.448    14.729    q2/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 q2/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q2/cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.601ns (40.787%)  route 2.324ns (59.213%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.236    q2/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  q2/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  q2/cnt_reg[9]/Q
                         net (fo=4, routed)           1.000     6.692    q2/cnt_reg[9]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.816 r  q2/cnt1_carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.816    q2/cnt1_carry_i_5__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.349 r  q2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    q2/cnt1_carry_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.466 r  q2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.466    q2/cnt1_carry__0_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.583 r  q2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.592    q2/cnt1_carry__1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.846 r  q2/cnt1_carry__2/CO[0]
                         net (fo=32, routed)          1.315     9.161    q2/cnt0
    SLICE_X9Y69          FDRE                                         r  q2/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.513    14.936    q2/clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  q2/cnt_reg[7]/C
                         clock pessimism              0.277    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y69          FDRE (Setup_fdre_C_CE)      -0.448    14.729    q2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 q0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q0/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.629ns (42.252%)  route 2.226ns (57.748%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.707     5.310    q0/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  q0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  q0/cnt_reg[8]/Q
                         net (fo=4, routed)           0.970     6.736    q0/cnt_reg[8]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     6.860 r  q0/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.860    q0/cnt1_carry_i_5_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.410 r  q0/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.410    q0/cnt1_carry_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  q0/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.524    q0/cnt1_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  q0/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    q0/cnt1_carry__1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.909 r  q0/cnt1_carry__2/CO[0]
                         net (fo=32, routed)          1.256     9.165    q0/cnt0
    SLICE_X1Y74          FDRE                                         r  q0/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.588    15.011    q0/clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  q0/cnt_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y74          FDRE (Setup_fdre_C_CE)      -0.454    14.780    q0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 q6/ra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg_0_31_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.594     1.513    q6/clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  q6/ra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  q6/ra_reg[3]/Q
                         net (fo=19, routed)          0.217     1.872    q7/rf_reg_0_31_0_0/A3
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.866     2.031    q7/rf_reg_0_31_0_0/WCLK
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y70          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.791    q7/rf_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 q6/ra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg_0_31_10_10/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.594     1.513    q6/clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  q6/ra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  q6/ra_reg[3]/Q
                         net (fo=19, routed)          0.217     1.872    q7/rf_reg_0_31_10_10/A3
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_10_10/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.866     2.031    q7/rf_reg_0_31_10_10/WCLK
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y70          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.791    q7/rf_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 q6/ra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg_0_31_11_11/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.594     1.513    q6/clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  q6/ra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  q6/ra_reg[3]/Q
                         net (fo=19, routed)          0.217     1.872    q7/rf_reg_0_31_11_11/A3
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_11_11/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.866     2.031    q7/rf_reg_0_31_11_11/WCLK
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_11_11/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y70          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.791    q7/rf_reg_0_31_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 q6/ra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg_0_31_12_12/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.594     1.513    q6/clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  q6/ra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  q6/ra_reg[3]/Q
                         net (fo=19, routed)          0.217     1.872    q7/rf_reg_0_31_12_12/A3
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_12_12/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.866     2.031    q7/rf_reg_0_31_12_12/WCLK
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_12_12/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y70          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.791    q7/rf_reg_0_31_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 q5/dr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg_0_31_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.597     1.516    q5/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  q5/dr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  q5/dr_reg[9]/Q
                         net (fo=4, routed)           0.140     1.798    q7/rf_reg_0_31_9_9/D
    SLICE_X2Y68          RAMS32                                       r  q7/rf_reg_0_31_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.868     2.033    q7/rf_reg_0_31_9_9/WCLK
    SLICE_X2Y68          RAMS32                                       r  q7/rf_reg_0_31_9_9/SP/CLK
                         clock pessimism             -0.503     1.529    
    SLICE_X2Y68          RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.643    q7/rf_reg_0_31_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 q5/dr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg_0_31_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.596     1.515    q5/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  q5/dr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  q5/dr_reg[5]/Q
                         net (fo=4, routed)           0.140     1.797    q7/rf_reg_0_31_5_5/D
    SLICE_X2Y69          RAMS32                                       r  q7/rf_reg_0_31_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.867     2.032    q7/rf_reg_0_31_5_5/WCLK
    SLICE_X2Y69          RAMS32                                       r  q7/rf_reg_0_31_5_5/SP/CLK
                         clock pessimism             -0.503     1.528    
    SLICE_X2Y69          RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.642    q7/rf_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 q5/dr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.597     1.516    q5/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  q5/dr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  q5/dr_reg[6]/Q
                         net (fo=4, routed)           0.154     1.811    q7/rf_reg_0_31_6_6/D
    SLICE_X2Y68          RAMS32                                       r  q7/rf_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.868     2.033    q7/rf_reg_0_31_6_6/WCLK
    SLICE_X2Y68          RAMS32                                       r  q7/rf_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.503     1.529    
    SLICE_X2Y68          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.650    q7/rf_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 q6/ra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg_0_31_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.538%)  route 0.371ns (72.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.594     1.513    q6/clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  q6/ra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  q6/ra_reg[1]/Q
                         net (fo=21, routed)          0.371     2.025    q7/rf_reg_0_31_0_0/A1
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.866     2.031    q7/rf_reg_0_31_0_0/WCLK
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y70          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.860    q7/rf_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 q6/ra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg_0_31_10_10/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.538%)  route 0.371ns (72.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.594     1.513    q6/clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  q6/ra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  q6/ra_reg[1]/Q
                         net (fo=21, routed)          0.371     2.025    q7/rf_reg_0_31_10_10/A1
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_10_10/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.866     2.031    q7/rf_reg_0_31_10_10/WCLK
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y70          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.860    q7/rf_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 q6/ra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg_0_31_11_11/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.538%)  route 0.371ns (72.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.594     1.513    q6/clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  q6/ra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  q6/ra_reg[1]/Q
                         net (fo=21, routed)          0.371     2.025    q7/rf_reg_0_31_11_11/A1
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_11_11/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.866     2.031    q7/rf_reg_0_31_11_11/WCLK
    SLICE_X2Y70          RAMS32                                       r  q7/rf_reg_0_31_11_11/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y70          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.860    q7/rf_reg_0_31_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y77     a0/a0/dd_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y72     a0/a1/dd_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y69     a0/a2/dd_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y72     a1/a0/dd_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y72     a1/a1/dd_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y72     a1/a2/dd_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y73     a2/a0/dd_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y72     a2/a1/dd_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y72     a2/a2/dd_reg/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     q7/rf_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     q7/rf_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     q7/rf_reg_0_31_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     q7/rf_reg_0_31_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     q7/rf_reg_0_31_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     q7/rf_reg_0_31_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     q7/rf_reg_0_31_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     q7/rf_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68     q7/rf_reg_0_31_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y68     q7/rf_reg_0_31_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     q7/rf_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     q7/rf_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     q7/rf_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     q7/rf_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     q7/rf_reg_0_31_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     q7/rf_reg_0_31_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     q7/rf_reg_0_31_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     q7/rf_reg_0_31_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     q7/rf_reg_0_31_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     q7/rf_reg_0_31_13_13/SP/CLK



