// Seed: 2522028473
module module_0 (
    input tri sample,
    output supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 module_0,
    input supply0 id_7,
    output tri1 id_8,
    output wor id_9,
    input wor id_10,
    output supply1 id_11,
    input tri id_12
);
  logic id_14;
  ;
  specify
    (posedge id_15 => (id_16 +: -1)) = (-1, 1  : -1  : id_16);
  endspecify
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input wire id_2,
    output tri id_3,
    output supply1 id_4,
    output uwire id_5,
    output uwire id_6,
    output supply0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output supply1 id_11,
    output wor id_12,
    output tri1 id_13,
    input tri1 id_14,
    input wand id_15,
    output tri id_16,
    input wand id_17,
    output tri1 id_18
);
  assign id_7 = id_14;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_1,
      id_9,
      id_1,
      id_8,
      id_17,
      id_9,
      id_18,
      id_3,
      id_14,
      id_13,
      id_10
  );
endmodule
