|fetch_decode_control
ir_write <= control_unit:inst5.ir_write
clock => control_unit:inst5.clk
clock => alu:inst15.clk
clock => OP1:inst2.clk
clock => instruction_register:inst6.clock
clock => memory:inst3.clk
clock => OP2:inst4.clk
clock => program_counter:inst.clock
clock => present_register:inst19.clk
clock => regfile:inst1.clk
clock => registers:inst7.clk
reset => control_unit:inst5.reset_in
reset => alu:inst15.reset
reset => OP1:inst2.op1_reset
reset => instruction_register:inst6.reset
reset => OP2:inst4.op2_reset
reset => program_counter:inst.reset
reset => present_register:inst19.present_reset
reset => regfile:inst1.init
reset => registers:inst7.reset
z_flag <= alu:inst15.z_flag
clr_z_flag <= control_unit:inst5.clr_z_flag
alu_operation[0] <= control_unit:inst5.alu_operation[0]
alu_operation[1] <= control_unit:inst5.alu_operation[1]
alu_operation[2] <= control_unit:inst5.alu_operation[2]
Op1_out[0] <= OP1:inst2.Op1_out[0]
Op1_out[1] <= OP1:inst2.Op1_out[1]
Op1_out[2] <= OP1:inst2.Op1_out[2]
Op1_out[3] <= OP1:inst2.Op1_out[3]
Op1_out[4] <= OP1:inst2.Op1_out[4]
Op1_out[5] <= OP1:inst2.Op1_out[5]
Op1_out[6] <= OP1:inst2.Op1_out[6]
Op1_out[7] <= OP1:inst2.Op1_out[7]
Op1_out[8] <= OP1:inst2.Op1_out[8]
Op1_out[9] <= OP1:inst2.Op1_out[9]
Op1_out[10] <= OP1:inst2.Op1_out[10]
Op1_out[11] <= OP1:inst2.Op1_out[11]
Op1_out[12] <= OP1:inst2.Op1_out[12]
Op1_out[13] <= OP1:inst2.Op1_out[13]
Op1_out[14] <= OP1:inst2.Op1_out[14]
Op1_out[15] <= OP1:inst2.Op1_out[15]
Op1_write <= control_unit:inst5.Op1_write
op1_mux_select[0] <= control_unit:inst5.Op1_mux_select[0]
op1_mux_select[1] <= control_unit:inst5.Op1_mux_select[1]
op[0] <= instruction_register:inst6.op[0]
op[1] <= instruction_register:inst6.op[1]
op[2] <= instruction_register:inst6.op[2]
op[3] <= instruction_register:inst6.op[3]
op[4] <= instruction_register:inst6.op[4]
op[5] <= instruction_register:inst6.op[5]
op[6] <= instruction_register:inst6.op[6]
op[7] <= instruction_register:inst6.op[7]
op[8] <= instruction_register:inst6.op[8]
op[9] <= instruction_register:inst6.op[9]
op[10] <= instruction_register:inst6.op[10]
op[11] <= instruction_register:inst6.op[11]
op[12] <= instruction_register:inst6.op[12]
op[13] <= instruction_register:inst6.op[13]
op[14] <= instruction_register:inst6.op[14]
op[15] <= instruction_register:inst6.op[15]
check_AM <= control_unit:inst5.check_AM
wr_en <= control_unit:inst5.wr_en
Op2_out[0] <= OP2:inst4.Op2_out[0]
Op2_out[1] <= OP2:inst4.Op2_out[1]
Op2_out[2] <= OP2:inst4.Op2_out[2]
Op2_out[3] <= OP2:inst4.Op2_out[3]
Op2_out[4] <= OP2:inst4.Op2_out[4]
Op2_out[5] <= OP2:inst4.Op2_out[5]
Op2_out[6] <= OP2:inst4.Op2_out[6]
Op2_out[7] <= OP2:inst4.Op2_out[7]
Op2_out[8] <= OP2:inst4.Op2_out[8]
Op2_out[9] <= OP2:inst4.Op2_out[9]
Op2_out[10] <= OP2:inst4.Op2_out[10]
Op2_out[11] <= OP2:inst4.Op2_out[11]
Op2_out[12] <= OP2:inst4.Op2_out[12]
Op2_out[13] <= OP2:inst4.Op2_out[13]
Op2_out[14] <= OP2:inst4.Op2_out[14]
Op2_out[15] <= OP2:inst4.Op2_out[15]
Op2_write <= control_unit:inst5.Op2_write
op2_mux_select[0] <= control_unit:inst5.Op2_mux_select[0]
op2_mux_select[1] <= control_unit:inst5.Op2_mux_select[1]
pc_write <= control_unit:inst5.pc_write
pc_mux_sel[0] <= control_unit:inst5.pc_mux_sel[0]
pc_mux_sel[1] <= control_unit:inst5.pc_mux_sel[1]
present_out[0] <= present_register:inst19.present_out[0]
present_out[1] <= present_register:inst19.present_out[1]
present_out[2] <= present_register:inst19.present_out[2]
present_out[3] <= present_register:inst19.present_out[3]
present_out[4] <= present_register:inst19.present_out[4]
present_out[5] <= present_register:inst19.present_out[5]
present_out[6] <= present_register:inst19.present_out[6]
present_out[7] <= present_register:inst19.present_out[7]
present_out[8] <= present_register:inst19.present_out[8]
present_out[9] <= present_register:inst19.present_out[9]
present_out[10] <= present_register:inst19.present_out[10]
present_out[11] <= present_register:inst19.present_out[11]
present_out[12] <= present_register:inst19.present_out[12]
present_out[13] <= present_register:inst19.present_out[13]
present_out[14] <= present_register:inst19.present_out[14]
present_out[15] <= present_register:inst19.present_out[15]
present_wr <= control_unit:inst5.present_wr
ld_r <= control_unit:inst5.ld_r
ALU_out[0] <= alu:inst15.alu_result[0]
ALU_out[1] <= alu:inst15.alu_result[1]
ALU_out[2] <= alu:inst15.alu_result[2]
ALU_out[3] <= alu:inst15.alu_result[3]
ALU_out[4] <= alu:inst15.alu_result[4]
ALU_out[5] <= alu:inst15.alu_result[5]
ALU_out[6] <= alu:inst15.alu_result[6]
ALU_out[7] <= alu:inst15.alu_result[7]
ALU_out[8] <= alu:inst15.alu_result[8]
ALU_out[9] <= alu:inst15.alu_result[9]
ALU_out[10] <= alu:inst15.alu_result[10]
ALU_out[11] <= alu:inst15.alu_result[11]
ALU_out[12] <= alu:inst15.alu_result[12]
ALU_out[13] <= alu:inst15.alu_result[13]
ALU_out[14] <= alu:inst15.alu_result[14]
ALU_out[15] <= alu:inst15.alu_result[15]
dm_out[0] <= memory:inst3.dm_outdata[0]
dm_out[1] <= memory:inst3.dm_outdata[1]
dm_out[2] <= memory:inst3.dm_outdata[2]
dm_out[3] <= memory:inst3.dm_outdata[3]
dm_out[4] <= memory:inst3.dm_outdata[4]
dm_out[5] <= memory:inst3.dm_outdata[5]
dm_out[6] <= memory:inst3.dm_outdata[6]
dm_out[7] <= memory:inst3.dm_outdata[7]
dm_out[8] <= memory:inst3.dm_outdata[8]
dm_out[9] <= memory:inst3.dm_outdata[9]
dm_out[10] <= memory:inst3.dm_outdata[10]
dm_out[11] <= memory:inst3.dm_outdata[11]
dm_out[12] <= memory:inst3.dm_outdata[12]
dm_out[13] <= memory:inst3.dm_outdata[13]
dm_out[14] <= memory:inst3.dm_outdata[14]
dm_out[15] <= memory:inst3.dm_outdata[15]
dpcr_lsb_sel <= control_unit:inst5.dpcr_lsb_sel
dpcr_wr <= control_unit:inst5.dpcr_wr
sop_wr <= control_unit:inst5.sop_wr
Sip_in[0] => registers:inst7.sip[0]
Sip_in[1] => registers:inst7.sip[1]
Sip_in[2] => registers:inst7.sip[2]
Sip_in[3] => registers:inst7.sip[3]
Sip_in[4] => registers:inst7.sip[4]
Sip_in[5] => registers:inst7.sip[5]
Sip_in[6] => registers:inst7.sip[6]
Sip_in[7] => registers:inst7.sip[7]
Sip_in[8] => registers:inst7.sip[8]
Sip_in[9] => registers:inst7.sip[9]
Sip_in[10] => registers:inst7.sip[10]
Sip_in[11] => registers:inst7.sip[11]
Sip_in[12] => registers:inst7.sip[12]
Sip_in[13] => registers:inst7.sip[13]
Sip_in[14] => registers:inst7.sip[14]
Sip_in[15] => registers:inst7.sip[15]
AM[0] <= instruction_register:inst6.AM[0]
AM[1] <= instruction_register:inst6.AM[1]
opcode[0] <= instruction_register:inst6.opcode[0]
opcode[1] <= instruction_register:inst6.opcode[1]
opcode[2] <= instruction_register:inst6.opcode[2]
opcode[3] <= instruction_register:inst6.opcode[3]
opcode[4] <= instruction_register:inst6.opcode[4]
opcode[5] <= instruction_register:inst6.opcode[5]
alu_result_prev[0] <= alu:inst15.alu_result_prev[0]
alu_result_prev[1] <= alu:inst15.alu_result_prev[1]
alu_result_prev[2] <= alu:inst15.alu_result_prev[2]
alu_result_prev[3] <= alu:inst15.alu_result_prev[3]
alu_result_prev[4] <= alu:inst15.alu_result_prev[4]
alu_result_prev[5] <= alu:inst15.alu_result_prev[5]
alu_result_prev[6] <= alu:inst15.alu_result_prev[6]
alu_result_prev[7] <= alu:inst15.alu_result_prev[7]
alu_result_prev[8] <= alu:inst15.alu_result_prev[8]
alu_result_prev[9] <= alu:inst15.alu_result_prev[9]
alu_result_prev[10] <= alu:inst15.alu_result_prev[10]
alu_result_prev[11] <= alu:inst15.alu_result_prev[11]
alu_result_prev[12] <= alu:inst15.alu_result_prev[12]
alu_result_prev[13] <= alu:inst15.alu_result_prev[13]
alu_result_prev[14] <= alu:inst15.alu_result_prev[14]
alu_result_prev[15] <= alu:inst15.alu_result_prev[15]
dpcr[0] <= registers:inst7.dpcr[0]
dpcr[1] <= registers:inst7.dpcr[1]
dpcr[2] <= registers:inst7.dpcr[2]
dpcr[3] <= registers:inst7.dpcr[3]
dpcr[4] <= registers:inst7.dpcr[4]
dpcr[5] <= registers:inst7.dpcr[5]
dpcr[6] <= registers:inst7.dpcr[6]
dpcr[7] <= registers:inst7.dpcr[7]
dpcr[8] <= registers:inst7.dpcr[8]
dpcr[9] <= registers:inst7.dpcr[9]
dpcr[10] <= registers:inst7.dpcr[10]
dpcr[11] <= registers:inst7.dpcr[11]
dpcr[12] <= registers:inst7.dpcr[12]
dpcr[13] <= registers:inst7.dpcr[13]
dpcr[14] <= registers:inst7.dpcr[14]
dpcr[15] <= registers:inst7.dpcr[15]
dpcr[16] <= registers:inst7.dpcr[16]
dpcr[17] <= registers:inst7.dpcr[17]
dpcr[18] <= registers:inst7.dpcr[18]
dpcr[19] <= registers:inst7.dpcr[19]
dpcr[20] <= registers:inst7.dpcr[20]
dpcr[21] <= registers:inst7.dpcr[21]
dpcr[22] <= registers:inst7.dpcr[22]
dpcr[23] <= registers:inst7.dpcr[23]
dpcr[24] <= registers:inst7.dpcr[24]
dpcr[25] <= registers:inst7.dpcr[25]
dpcr[26] <= registers:inst7.dpcr[26]
dpcr[27] <= registers:inst7.dpcr[27]
dpcr[28] <= registers:inst7.dpcr[28]
dpcr[29] <= registers:inst7.dpcr[29]
dpcr[30] <= registers:inst7.dpcr[30]
dpcr[31] <= registers:inst7.dpcr[31]
PC_out[0] <= PC_addr[0].DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_addr[1].DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_addr[2].DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_addr[3].DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_addr[4].DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_addr[5].DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_addr[6].DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_addr[7].DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_addr[8].DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_addr[9].DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_addr[10].DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_addr[11].DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_addr[12].DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_addr[13].DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_addr[14].DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_addr[15].DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[0] <= memory:inst3.pm_outdata[0]
pm_outdata[1] <= memory:inst3.pm_outdata[1]
pm_outdata[2] <= memory:inst3.pm_outdata[2]
pm_outdata[3] <= memory:inst3.pm_outdata[3]
pm_outdata[4] <= memory:inst3.pm_outdata[4]
pm_outdata[5] <= memory:inst3.pm_outdata[5]
pm_outdata[6] <= memory:inst3.pm_outdata[6]
pm_outdata[7] <= memory:inst3.pm_outdata[7]
pm_outdata[8] <= memory:inst3.pm_outdata[8]
pm_outdata[9] <= memory:inst3.pm_outdata[9]
pm_outdata[10] <= memory:inst3.pm_outdata[10]
pm_outdata[11] <= memory:inst3.pm_outdata[11]
pm_outdata[12] <= memory:inst3.pm_outdata[12]
pm_outdata[13] <= memory:inst3.pm_outdata[13]
pm_outdata[14] <= memory:inst3.pm_outdata[14]
pm_outdata[15] <= memory:inst3.pm_outdata[15]
rf_mux[0] <= rf_input_sel[0].DB_MAX_OUTPUT_PORT_TYPE
rf_mux[1] <= rf_input_sel[1].DB_MAX_OUTPUT_PORT_TYPE
rf_mux[2] <= rf_input_sel[2].DB_MAX_OUTPUT_PORT_TYPE
Rx[0] <= regfile:inst1.rx[0]
Rx[1] <= regfile:inst1.rx[1]
Rx[2] <= regfile:inst1.rx[2]
Rx[3] <= regfile:inst1.rx[3]
Rx[4] <= regfile:inst1.rx[4]
Rx[5] <= regfile:inst1.rx[5]
Rx[6] <= regfile:inst1.rx[6]
Rx[7] <= regfile:inst1.rx[7]
Rx[8] <= regfile:inst1.rx[8]
Rx[9] <= regfile:inst1.rx[9]
Rx[10] <= regfile:inst1.rx[10]
Rx[11] <= regfile:inst1.rx[11]
Rx[12] <= regfile:inst1.rx[12]
Rx[13] <= regfile:inst1.rx[13]
Rx[14] <= regfile:inst1.rx[14]
Rx[15] <= regfile:inst1.rx[15]
Rx_out[0] <= sel_x[0].DB_MAX_OUTPUT_PORT_TYPE
Rx_out[1] <= sel_x[1].DB_MAX_OUTPUT_PORT_TYPE
Rx_out[2] <= sel_x[2].DB_MAX_OUTPUT_PORT_TYPE
Rx_out[3] <= sel_x[3].DB_MAX_OUTPUT_PORT_TYPE
Rz[0] <= regfile:inst1.rz[0]
Rz[1] <= regfile:inst1.rz[1]
Rz[2] <= regfile:inst1.rz[2]
Rz[3] <= regfile:inst1.rz[3]
Rz[4] <= regfile:inst1.rz[4]
Rz[5] <= regfile:inst1.rz[5]
Rz[6] <= regfile:inst1.rz[6]
Rz[7] <= regfile:inst1.rz[7]
Rz[8] <= regfile:inst1.rz[8]
Rz[9] <= regfile:inst1.rz[9]
Rz[10] <= regfile:inst1.rz[10]
Rz[11] <= regfile:inst1.rz[11]
Rz[12] <= regfile:inst1.rz[12]
Rz[13] <= regfile:inst1.rz[13]
Rz[14] <= regfile:inst1.rz[14]
Rz[15] <= regfile:inst1.rz[15]
Rz_out[0] <= sel_z[0].DB_MAX_OUTPUT_PORT_TYPE
Rz_out[1] <= sel_z[1].DB_MAX_OUTPUT_PORT_TYPE
Rz_out[2] <= sel_z[2].DB_MAX_OUTPUT_PORT_TYPE
Rz_out[3] <= sel_z[3].DB_MAX_OUTPUT_PORT_TYPE
sop[0] <= registers:inst7.sop[0]
sop[1] <= registers:inst7.sop[1]
sop[2] <= registers:inst7.sop[2]
sop[3] <= registers:inst7.sop[3]
sop[4] <= registers:inst7.sop[4]
sop[5] <= registers:inst7.sop[5]
sop[6] <= registers:inst7.sop[6]
sop[7] <= registers:inst7.sop[7]
sop[8] <= registers:inst7.sop[8]
sop[9] <= registers:inst7.sop[9]
sop[10] <= registers:inst7.sop[10]
sop[11] <= registers:inst7.sop[11]
sop[12] <= registers:inst7.sop[12]
sop[13] <= registers:inst7.sop[13]
sop[14] <= registers:inst7.sop[14]
sop[15] <= registers:inst7.sop[15]
state_is[0] <= control_unit:inst5.state_is[0]
state_is[1] <= control_unit:inst5.state_is[1]
state_is[2] <= control_unit:inst5.state_is[2]


|fetch_decode_control|control_unit:inst5
clk => state~1.DATAIN
reset_in => state~3.DATAIN
addressing_mode[0] => Equal0.IN3
addressing_mode[0] => Equal1.IN3
addressing_mode[0] => Mux0.IN5
addressing_mode[0] => Mux1.IN59
addressing_mode[0] => Mux1.IN60
addressing_mode[0] => Mux1.IN61
addressing_mode[0] => Mux1.IN62
addressing_mode[0] => Mux1.IN63
addressing_mode[0] => Mux2.IN60
addressing_mode[0] => Mux2.IN61
addressing_mode[0] => Mux2.IN62
addressing_mode[0] => Mux2.IN63
addressing_mode[0] => Mux3.IN63
addressing_mode[0] => Mux4.IN60
addressing_mode[0] => Mux4.IN61
addressing_mode[0] => Mux4.IN62
addressing_mode[0] => Mux4.IN63
addressing_mode[0] => Mux5.IN61
addressing_mode[0] => Mux5.IN62
addressing_mode[0] => Mux5.IN63
addressing_mode[0] => Mux6.IN63
addressing_mode[0] => Mux7.IN5
addressing_mode[0] => Mux8.IN5
addressing_mode[0] => Mux9.IN5
addressing_mode[0] => Mux10.IN5
addressing_mode[0] => Mux11.IN5
addressing_mode[0] => Mux21.IN63
addressing_mode[0] => Mux25.IN4
addressing_mode[0] => Mux26.IN63
addressing_mode[1] => Equal0.IN2
addressing_mode[1] => Equal1.IN2
addressing_mode[1] => Mux0.IN4
addressing_mode[1] => Mux7.IN4
addressing_mode[1] => Mux8.IN4
addressing_mode[1] => Mux9.IN4
addressing_mode[1] => Mux10.IN4
addressing_mode[1] => Mux11.IN4
addressing_mode[1] => Mux16.IN63
addressing_mode[1] => Mux17.IN63
addressing_mode[1] => Mux18.IN63
addressing_mode[1] => Mux25.IN3
Opcode[0] => Mux1.IN69
Opcode[0] => Mux2.IN69
Opcode[0] => Mux3.IN69
Opcode[0] => Mux4.IN69
Opcode[0] => Mux5.IN69
Opcode[0] => Mux6.IN69
Opcode[0] => Mux12.IN69
Opcode[0] => Mux13.IN36
Opcode[0] => Mux14.IN69
Opcode[0] => Mux15.IN69
Opcode[0] => Mux16.IN69
Opcode[0] => Mux17.IN69
Opcode[0] => Mux18.IN69
Opcode[0] => Mux19.IN69
Opcode[0] => Mux20.IN69
Opcode[0] => Mux21.IN69
Opcode[0] => Mux22.IN69
Opcode[0] => Mux23.IN69
Opcode[0] => Mux24.IN69
Opcode[0] => Mux26.IN69
Opcode[1] => Mux1.IN68
Opcode[1] => Mux2.IN68
Opcode[1] => Mux3.IN68
Opcode[1] => Mux4.IN68
Opcode[1] => Mux5.IN68
Opcode[1] => Mux6.IN68
Opcode[1] => Mux12.IN68
Opcode[1] => Mux13.IN35
Opcode[1] => Mux14.IN68
Opcode[1] => Mux15.IN68
Opcode[1] => Mux16.IN68
Opcode[1] => Mux17.IN68
Opcode[1] => Mux18.IN68
Opcode[1] => Mux19.IN68
Opcode[1] => Mux20.IN68
Opcode[1] => Mux21.IN68
Opcode[1] => Mux22.IN68
Opcode[1] => Mux23.IN68
Opcode[1] => Mux24.IN68
Opcode[1] => Mux26.IN68
Opcode[2] => Mux1.IN67
Opcode[2] => Mux2.IN67
Opcode[2] => Mux3.IN67
Opcode[2] => Mux4.IN67
Opcode[2] => Mux5.IN67
Opcode[2] => Mux6.IN67
Opcode[2] => Mux12.IN67
Opcode[2] => Mux14.IN67
Opcode[2] => Mux15.IN67
Opcode[2] => Mux16.IN67
Opcode[2] => Mux17.IN67
Opcode[2] => Mux18.IN67
Opcode[2] => Mux19.IN67
Opcode[2] => Mux20.IN67
Opcode[2] => Mux21.IN67
Opcode[2] => Mux22.IN67
Opcode[2] => Mux23.IN67
Opcode[2] => Mux24.IN67
Opcode[2] => Mux26.IN67
Opcode[3] => Mux1.IN66
Opcode[3] => Mux2.IN66
Opcode[3] => Mux3.IN66
Opcode[3] => Mux4.IN66
Opcode[3] => Mux5.IN66
Opcode[3] => Mux6.IN66
Opcode[3] => Mux12.IN66
Opcode[3] => Mux13.IN34
Opcode[3] => Mux14.IN66
Opcode[3] => Mux15.IN66
Opcode[3] => Mux16.IN66
Opcode[3] => Mux17.IN66
Opcode[3] => Mux18.IN66
Opcode[3] => Mux19.IN66
Opcode[3] => Mux20.IN66
Opcode[3] => Mux21.IN66
Opcode[3] => Mux22.IN66
Opcode[3] => Mux23.IN66
Opcode[3] => Mux24.IN66
Opcode[3] => Mux26.IN66
Opcode[4] => Mux1.IN65
Opcode[4] => Mux2.IN65
Opcode[4] => Mux3.IN65
Opcode[4] => Mux4.IN65
Opcode[4] => Mux5.IN65
Opcode[4] => Mux6.IN65
Opcode[4] => Mux12.IN65
Opcode[4] => Mux13.IN33
Opcode[4] => Mux14.IN65
Opcode[4] => Mux15.IN65
Opcode[4] => Mux16.IN65
Opcode[4] => Mux17.IN65
Opcode[4] => Mux18.IN65
Opcode[4] => Mux19.IN65
Opcode[4] => Mux20.IN65
Opcode[4] => Mux21.IN65
Opcode[4] => Mux22.IN65
Opcode[4] => Mux23.IN65
Opcode[4] => Mux24.IN65
Opcode[4] => Mux26.IN65
Opcode[5] => Mux1.IN64
Opcode[5] => Mux2.IN64
Opcode[5] => Mux3.IN64
Opcode[5] => Mux4.IN64
Opcode[5] => Mux5.IN64
Opcode[5] => Mux6.IN64
Opcode[5] => Mux12.IN64
Opcode[5] => Mux13.IN32
Opcode[5] => Mux14.IN64
Opcode[5] => Mux15.IN64
Opcode[5] => Mux16.IN64
Opcode[5] => Mux17.IN64
Opcode[5] => Mux18.IN64
Opcode[5] => Mux19.IN64
Opcode[5] => Mux20.IN64
Opcode[5] => Mux21.IN64
Opcode[5] => Mux22.IN64
Opcode[5] => Mux23.IN64
Opcode[5] => Mux24.IN64
Opcode[5] => Mux26.IN64
z_flag => Mux25.IN5
pc_write <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
pc_mux_sel[0] <= pc_mux_sel.DB_MAX_OUTPUT_PORT_TYPE
pc_mux_sel[1] <= <GND>
ir_write <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
check_AM <= check_AM.DB_MAX_OUTPUT_PORT_TYPE
rf_input_sel[0] <= rf_input_sel.DB_MAX_OUTPUT_PORT_TYPE
rf_input_sel[1] <= rf_input_sel.DB_MAX_OUTPUT_PORT_TYPE
rf_input_sel[2] <= rf_input_sel.DB_MAX_OUTPUT_PORT_TYPE
ld_r <= ld_r.DB_MAX_OUTPUT_PORT_TYPE
dprr_res <= <GND>
dprr_res_reg <= <GND>
dprr_wren <= <GND>
alu_operation[0] <= alu_operation.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[1] <= alu_operation.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[2] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
clr_z_flag <= clr_z_flag.DB_MAX_OUTPUT_PORT_TYPE
dpcr_lsb_sel <= dpcr_lsb_sel.DB_MAX_OUTPUT_PORT_TYPE
dpcr_wr <= dpcr_wr.DB_MAX_OUTPUT_PORT_TYPE
sop_wr <= sop_wr.DB_MAX_OUTPUT_PORT_TYPE
irq_wr <= <GND>
irq_clr <= <GND>
result_wren <= <GND>
present_wr <= present_wr.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
Op1_write <= Op1_write.DB_MAX_OUTPUT_PORT_TYPE
Op2_write <= Op2_write.DB_MAX_OUTPUT_PORT_TYPE
Op1_mux_select[0] <= Op1_mux_select.DB_MAX_OUTPUT_PORT_TYPE
Op1_mux_select[1] <= Op1_mux_select.DB_MAX_OUTPUT_PORT_TYPE
Op2_mux_select[0] <= Op2_mux_select.DB_MAX_OUTPUT_PORT_TYPE
Op2_mux_select[1] <= Op2_mux_select.DB_MAX_OUTPUT_PORT_TYPE
state_is[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
state_is[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
state_is[2] <= state_is.DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_control|alu:inst15
clk => z_flag~reg0.CLK
z_flag <= z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[0] => Mux0.IN9
alu_operation[0] => Mux1.IN9
alu_operation[0] => Mux2.IN9
alu_operation[0] => Mux3.IN9
alu_operation[0] => Mux4.IN9
alu_operation[0] => Mux5.IN9
alu_operation[0] => Mux6.IN9
alu_operation[0] => Mux7.IN9
alu_operation[0] => Mux8.IN9
alu_operation[0] => Mux9.IN9
alu_operation[0] => Mux10.IN9
alu_operation[0] => Mux11.IN9
alu_operation[0] => Mux12.IN9
alu_operation[0] => Mux13.IN9
alu_operation[0] => Mux14.IN9
alu_operation[0] => Mux15.IN9
alu_operation[1] => Mux0.IN8
alu_operation[1] => Mux1.IN8
alu_operation[1] => Mux2.IN8
alu_operation[1] => Mux3.IN8
alu_operation[1] => Mux4.IN8
alu_operation[1] => Mux5.IN8
alu_operation[1] => Mux6.IN8
alu_operation[1] => Mux7.IN8
alu_operation[1] => Mux8.IN8
alu_operation[1] => Mux9.IN8
alu_operation[1] => Mux10.IN8
alu_operation[1] => Mux11.IN8
alu_operation[1] => Mux12.IN8
alu_operation[1] => Mux13.IN8
alu_operation[1] => Mux14.IN8
alu_operation[1] => Mux15.IN8
alu_operation[2] => Mux0.IN7
alu_operation[2] => Mux1.IN7
alu_operation[2] => Mux2.IN7
alu_operation[2] => Mux3.IN7
alu_operation[2] => Mux4.IN7
alu_operation[2] => Mux5.IN7
alu_operation[2] => Mux6.IN7
alu_operation[2] => Mux7.IN7
alu_operation[2] => Mux8.IN7
alu_operation[2] => Mux9.IN7
alu_operation[2] => Mux10.IN7
alu_operation[2] => Mux11.IN7
alu_operation[2] => Mux12.IN7
alu_operation[2] => Mux13.IN7
alu_operation[2] => Mux14.IN7
alu_operation[2] => Mux15.IN7
alu_operation[2] => z_flag.OUTPUTSELECT
operand_1[0] => Add0.IN16
operand_1[0] => result.IN0
operand_1[0] => result.IN0
operand_1[0] => Add1.IN16
operand_1[1] => Add0.IN15
operand_1[1] => result.IN0
operand_1[1] => result.IN0
operand_1[1] => Add1.IN15
operand_1[2] => Add0.IN14
operand_1[2] => result.IN0
operand_1[2] => result.IN0
operand_1[2] => Add1.IN14
operand_1[3] => Add0.IN13
operand_1[3] => result.IN0
operand_1[3] => result.IN0
operand_1[3] => Add1.IN13
operand_1[4] => Add0.IN12
operand_1[4] => result.IN0
operand_1[4] => result.IN0
operand_1[4] => Add1.IN12
operand_1[5] => Add0.IN11
operand_1[5] => result.IN0
operand_1[5] => result.IN0
operand_1[5] => Add1.IN11
operand_1[6] => Add0.IN10
operand_1[6] => result.IN0
operand_1[6] => result.IN0
operand_1[6] => Add1.IN10
operand_1[7] => Add0.IN9
operand_1[7] => result.IN0
operand_1[7] => result.IN0
operand_1[7] => Add1.IN9
operand_1[8] => Add0.IN8
operand_1[8] => result.IN0
operand_1[8] => result.IN0
operand_1[8] => Add1.IN8
operand_1[9] => Add0.IN7
operand_1[9] => result.IN0
operand_1[9] => result.IN0
operand_1[9] => Add1.IN7
operand_1[10] => Add0.IN6
operand_1[10] => result.IN0
operand_1[10] => result.IN0
operand_1[10] => Add1.IN6
operand_1[11] => Add0.IN5
operand_1[11] => result.IN0
operand_1[11] => result.IN0
operand_1[11] => Add1.IN5
operand_1[12] => Add0.IN4
operand_1[12] => result.IN0
operand_1[12] => result.IN0
operand_1[12] => Add1.IN4
operand_1[13] => Add0.IN3
operand_1[13] => result.IN0
operand_1[13] => result.IN0
operand_1[13] => Add1.IN3
operand_1[14] => Add0.IN2
operand_1[14] => result.IN0
operand_1[14] => result.IN0
operand_1[14] => Add1.IN2
operand_1[15] => Add0.IN1
operand_1[15] => result.IN0
operand_1[15] => result.IN0
operand_1[15] => Add1.IN1
operand_2[0] => Add0.IN32
operand_2[0] => Add1.IN32
operand_2[0] => result.IN1
operand_2[0] => result.IN1
operand_2[1] => Add0.IN31
operand_2[1] => Add1.IN31
operand_2[1] => result.IN1
operand_2[1] => result.IN1
operand_2[2] => Add0.IN30
operand_2[2] => Add1.IN30
operand_2[2] => result.IN1
operand_2[2] => result.IN1
operand_2[3] => Add0.IN29
operand_2[3] => Add1.IN29
operand_2[3] => result.IN1
operand_2[3] => result.IN1
operand_2[4] => Add0.IN28
operand_2[4] => Add1.IN28
operand_2[4] => result.IN1
operand_2[4] => result.IN1
operand_2[5] => Add0.IN27
operand_2[5] => Add1.IN27
operand_2[5] => result.IN1
operand_2[5] => result.IN1
operand_2[6] => Add0.IN26
operand_2[6] => Add1.IN26
operand_2[6] => result.IN1
operand_2[6] => result.IN1
operand_2[7] => Add0.IN25
operand_2[7] => Add1.IN25
operand_2[7] => result.IN1
operand_2[7] => result.IN1
operand_2[8] => Add0.IN24
operand_2[8] => Add1.IN24
operand_2[8] => result.IN1
operand_2[8] => result.IN1
operand_2[9] => Add0.IN23
operand_2[9] => Add1.IN23
operand_2[9] => result.IN1
operand_2[9] => result.IN1
operand_2[10] => Add0.IN22
operand_2[10] => Add1.IN22
operand_2[10] => result.IN1
operand_2[10] => result.IN1
operand_2[11] => Add0.IN21
operand_2[11] => Add1.IN21
operand_2[11] => result.IN1
operand_2[11] => result.IN1
operand_2[12] => Add0.IN20
operand_2[12] => Add1.IN20
operand_2[12] => result.IN1
operand_2[12] => result.IN1
operand_2[13] => Add0.IN19
operand_2[13] => Add1.IN19
operand_2[13] => result.IN1
operand_2[13] => result.IN1
operand_2[14] => Add0.IN18
operand_2[14] => Add1.IN18
operand_2[14] => result.IN1
operand_2[14] => result.IN1
operand_2[15] => Add0.IN17
operand_2[15] => Add1.IN17
operand_2[15] => result.IN1
operand_2[15] => result.IN1
alu_result[0] <= alu_result[0].DB_MAX_OUTPUT_PORT_TYPE
alu_result[1] <= alu_result[1].DB_MAX_OUTPUT_PORT_TYPE
alu_result[2] <= alu_result[2].DB_MAX_OUTPUT_PORT_TYPE
alu_result[3] <= alu_result[3].DB_MAX_OUTPUT_PORT_TYPE
alu_result[4] <= alu_result[4].DB_MAX_OUTPUT_PORT_TYPE
alu_result[5] <= alu_result[5].DB_MAX_OUTPUT_PORT_TYPE
alu_result[6] <= alu_result[6].DB_MAX_OUTPUT_PORT_TYPE
alu_result[7] <= alu_result[7].DB_MAX_OUTPUT_PORT_TYPE
alu_result[8] <= alu_result[8].DB_MAX_OUTPUT_PORT_TYPE
alu_result[9] <= alu_result[9].DB_MAX_OUTPUT_PORT_TYPE
alu_result[10] <= alu_result[10].DB_MAX_OUTPUT_PORT_TYPE
alu_result[11] <= alu_result[11].DB_MAX_OUTPUT_PORT_TYPE
alu_result[12] <= alu_result[12].DB_MAX_OUTPUT_PORT_TYPE
alu_result[13] <= alu_result[13].DB_MAX_OUTPUT_PORT_TYPE
alu_result[14] <= alu_result[14].DB_MAX_OUTPUT_PORT_TYPE
alu_result[15] <= alu_result[15].DB_MAX_OUTPUT_PORT_TYPE
alu_result_prev[0] <= <GND>
alu_result_prev[1] <= <GND>
alu_result_prev[2] <= <GND>
alu_result_prev[3] <= <GND>
alu_result_prev[4] <= <GND>
alu_result_prev[5] <= <GND>
alu_result_prev[6] <= <GND>
alu_result_prev[7] <= <GND>
alu_result_prev[8] <= <GND>
alu_result_prev[9] <= <GND>
alu_result_prev[10] <= <GND>
alu_result_prev[11] <= <GND>
alu_result_prev[12] <= <GND>
alu_result_prev[13] <= <GND>
alu_result_prev[14] <= <GND>
alu_result_prev[15] <= <GND>
clr_z_flag => z_flag.OUTPUTSELECT
reset => z_flag~reg0.ACLR


|fetch_decode_control|OP1:inst2
clk => temp_op1_out[0].CLK
clk => temp_op1_out[1].CLK
clk => temp_op1_out[2].CLK
clk => temp_op1_out[3].CLK
clk => temp_op1_out[4].CLK
clk => temp_op1_out[5].CLK
clk => temp_op1_out[6].CLK
clk => temp_op1_out[7].CLK
clk => temp_op1_out[8].CLK
clk => temp_op1_out[9].CLK
clk => temp_op1_out[10].CLK
clk => temp_op1_out[11].CLK
clk => temp_op1_out[12].CLK
clk => temp_op1_out[13].CLK
clk => temp_op1_out[14].CLK
clk => temp_op1_out[15].CLK
Reg1_write => temp_op1_out[0].ENA
Reg1_write => temp_op1_out[15].ENA
Reg1_write => temp_op1_out[14].ENA
Reg1_write => temp_op1_out[13].ENA
Reg1_write => temp_op1_out[12].ENA
Reg1_write => temp_op1_out[11].ENA
Reg1_write => temp_op1_out[10].ENA
Reg1_write => temp_op1_out[9].ENA
Reg1_write => temp_op1_out[8].ENA
Reg1_write => temp_op1_out[7].ENA
Reg1_write => temp_op1_out[6].ENA
Reg1_write => temp_op1_out[5].ENA
Reg1_write => temp_op1_out[4].ENA
Reg1_write => temp_op1_out[3].ENA
Reg1_write => temp_op1_out[2].ENA
Reg1_write => temp_op1_out[1].ENA
op1_mux_select[0] => Mux4_16:OP1_Mux.mux4_sel[0]
op1_mux_select[1] => Mux4_16:OP1_Mux.mux4_sel[1]
PC[0] => Mux4_16:OP1_Mux.a[0]
PC[1] => Mux4_16:OP1_Mux.a[1]
PC[2] => Mux4_16:OP1_Mux.a[2]
PC[3] => Mux4_16:OP1_Mux.a[3]
PC[4] => Mux4_16:OP1_Mux.a[4]
PC[5] => Mux4_16:OP1_Mux.a[5]
PC[6] => Mux4_16:OP1_Mux.a[6]
PC[7] => Mux4_16:OP1_Mux.a[7]
PC[8] => Mux4_16:OP1_Mux.a[8]
PC[9] => Mux4_16:OP1_Mux.a[9]
PC[10] => Mux4_16:OP1_Mux.a[10]
PC[11] => Mux4_16:OP1_Mux.a[11]
PC[12] => Mux4_16:OP1_Mux.a[12]
PC[13] => Mux4_16:OP1_Mux.a[13]
PC[14] => Mux4_16:OP1_Mux.a[14]
PC[15] => Mux4_16:OP1_Mux.a[15]
Rx[0] => Mux4_16:OP1_Mux.b[0]
Rx[1] => Mux4_16:OP1_Mux.b[1]
Rx[2] => Mux4_16:OP1_Mux.b[2]
Rx[3] => Mux4_16:OP1_Mux.b[3]
Rx[4] => Mux4_16:OP1_Mux.b[4]
Rx[5] => Mux4_16:OP1_Mux.b[5]
Rx[6] => Mux4_16:OP1_Mux.b[6]
Rx[7] => Mux4_16:OP1_Mux.b[7]
Rx[8] => Mux4_16:OP1_Mux.b[8]
Rx[9] => Mux4_16:OP1_Mux.b[9]
Rx[10] => Mux4_16:OP1_Mux.b[10]
Rx[11] => Mux4_16:OP1_Mux.b[11]
Rx[12] => Mux4_16:OP1_Mux.b[12]
Rx[13] => Mux4_16:OP1_Mux.b[13]
Rx[14] => Mux4_16:OP1_Mux.b[14]
Rx[15] => Mux4_16:OP1_Mux.b[15]
Rz[0] => Mux4_16:OP1_Mux.c[0]
Rz[1] => Mux4_16:OP1_Mux.c[1]
Rz[2] => Mux4_16:OP1_Mux.c[2]
Rz[3] => Mux4_16:OP1_Mux.c[3]
Rz[4] => Mux4_16:OP1_Mux.c[4]
Rz[5] => Mux4_16:OP1_Mux.c[5]
Rz[6] => Mux4_16:OP1_Mux.c[6]
Rz[7] => Mux4_16:OP1_Mux.c[7]
Rz[8] => Mux4_16:OP1_Mux.c[8]
Rz[9] => Mux4_16:OP1_Mux.c[9]
Rz[10] => Mux4_16:OP1_Mux.c[10]
Rz[11] => Mux4_16:OP1_Mux.c[11]
Rz[12] => Mux4_16:OP1_Mux.c[12]
Rz[13] => Mux4_16:OP1_Mux.c[13]
Rz[14] => Mux4_16:OP1_Mux.c[14]
Rz[15] => Mux4_16:OP1_Mux.c[15]
Operand[0] => Mux4_16:OP1_Mux.d[0]
Operand[1] => Mux4_16:OP1_Mux.d[1]
Operand[2] => Mux4_16:OP1_Mux.d[2]
Operand[3] => Mux4_16:OP1_Mux.d[3]
Operand[4] => Mux4_16:OP1_Mux.d[4]
Operand[5] => Mux4_16:OP1_Mux.d[5]
Operand[6] => Mux4_16:OP1_Mux.d[6]
Operand[7] => Mux4_16:OP1_Mux.d[7]
Operand[8] => Mux4_16:OP1_Mux.d[8]
Operand[9] => Mux4_16:OP1_Mux.d[9]
Operand[10] => Mux4_16:OP1_Mux.d[10]
Operand[11] => Mux4_16:OP1_Mux.d[11]
Operand[12] => Mux4_16:OP1_Mux.d[12]
Operand[13] => Mux4_16:OP1_Mux.d[13]
Operand[14] => Mux4_16:OP1_Mux.d[14]
Operand[15] => Mux4_16:OP1_Mux.d[15]
op1_reset => temp_op1_out[0].ACLR
op1_reset => temp_op1_out[1].ACLR
op1_reset => temp_op1_out[2].ACLR
op1_reset => temp_op1_out[3].ACLR
op1_reset => temp_op1_out[4].ACLR
op1_reset => temp_op1_out[5].ACLR
op1_reset => temp_op1_out[6].ACLR
op1_reset => temp_op1_out[7].ACLR
op1_reset => temp_op1_out[8].ACLR
op1_reset => temp_op1_out[9].ACLR
op1_reset => temp_op1_out[10].ACLR
op1_reset => temp_op1_out[11].ACLR
op1_reset => temp_op1_out[12].ACLR
op1_reset => temp_op1_out[13].ACLR
op1_reset => temp_op1_out[14].ACLR
op1_reset => temp_op1_out[15].ACLR
Op1_out[0] <= temp_op1_out[0].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[1] <= temp_op1_out[1].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[2] <= temp_op1_out[2].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[3] <= temp_op1_out[3].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[4] <= temp_op1_out[4].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[5] <= temp_op1_out[5].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[6] <= temp_op1_out[6].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[7] <= temp_op1_out[7].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[8] <= temp_op1_out[8].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[9] <= temp_op1_out[9].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[10] <= temp_op1_out[10].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[11] <= temp_op1_out[11].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[12] <= temp_op1_out[12].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[13] <= temp_op1_out[13].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[14] <= temp_op1_out[14].DB_MAX_OUTPUT_PORT_TYPE
Op1_out[15] <= temp_op1_out[15].DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_control|OP1:inst2|Mux4_16:OP1_Mux
a[0] => Mux15.IN0
a[1] => Mux14.IN0
a[2] => Mux13.IN0
a[3] => Mux12.IN0
a[4] => Mux11.IN0
a[5] => Mux10.IN0
a[6] => Mux9.IN0
a[7] => Mux8.IN0
a[8] => Mux7.IN0
a[9] => Mux6.IN0
a[10] => Mux5.IN0
a[11] => Mux4.IN0
a[12] => Mux3.IN0
a[13] => Mux2.IN0
a[14] => Mux1.IN0
a[15] => Mux0.IN0
b[0] => Mux15.IN1
b[1] => Mux14.IN1
b[2] => Mux13.IN1
b[3] => Mux12.IN1
b[4] => Mux11.IN1
b[5] => Mux10.IN1
b[6] => Mux9.IN1
b[7] => Mux8.IN1
b[8] => Mux7.IN1
b[9] => Mux6.IN1
b[10] => Mux5.IN1
b[11] => Mux4.IN1
b[12] => Mux3.IN1
b[13] => Mux2.IN1
b[14] => Mux1.IN1
b[15] => Mux0.IN1
c[0] => Mux15.IN2
c[1] => Mux14.IN2
c[2] => Mux13.IN2
c[3] => Mux12.IN2
c[4] => Mux11.IN2
c[5] => Mux10.IN2
c[6] => Mux9.IN2
c[7] => Mux8.IN2
c[8] => Mux7.IN2
c[9] => Mux6.IN2
c[10] => Mux5.IN2
c[11] => Mux4.IN2
c[12] => Mux3.IN2
c[13] => Mux2.IN2
c[14] => Mux1.IN2
c[15] => Mux0.IN2
d[0] => Mux15.IN3
d[1] => Mux14.IN3
d[2] => Mux13.IN3
d[3] => Mux12.IN3
d[4] => Mux11.IN3
d[5] => Mux10.IN3
d[6] => Mux9.IN3
d[7] => Mux8.IN3
d[8] => Mux7.IN3
d[9] => Mux6.IN3
d[10] => Mux5.IN3
d[11] => Mux4.IN3
d[12] => Mux3.IN3
d[13] => Mux2.IN3
d[14] => Mux1.IN3
d[15] => Mux0.IN3
mux4_sel[0] => Mux0.IN5
mux4_sel[0] => Mux1.IN5
mux4_sel[0] => Mux2.IN5
mux4_sel[0] => Mux3.IN5
mux4_sel[0] => Mux4.IN5
mux4_sel[0] => Mux5.IN5
mux4_sel[0] => Mux6.IN5
mux4_sel[0] => Mux7.IN5
mux4_sel[0] => Mux8.IN5
mux4_sel[0] => Mux9.IN5
mux4_sel[0] => Mux10.IN5
mux4_sel[0] => Mux11.IN5
mux4_sel[0] => Mux12.IN5
mux4_sel[0] => Mux13.IN5
mux4_sel[0] => Mux14.IN5
mux4_sel[0] => Mux15.IN5
mux4_sel[1] => Mux0.IN4
mux4_sel[1] => Mux1.IN4
mux4_sel[1] => Mux2.IN4
mux4_sel[1] => Mux3.IN4
mux4_sel[1] => Mux4.IN4
mux4_sel[1] => Mux5.IN4
mux4_sel[1] => Mux6.IN4
mux4_sel[1] => Mux7.IN4
mux4_sel[1] => Mux8.IN4
mux4_sel[1] => Mux9.IN4
mux4_sel[1] => Mux10.IN4
mux4_sel[1] => Mux11.IN4
mux4_sel[1] => Mux12.IN4
mux4_sel[1] => Mux13.IN4
mux4_sel[1] => Mux14.IN4
mux4_sel[1] => Mux15.IN4
mux4_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_control|instruction_register:inst6
instr[0] => temp_rx.DATAB
instr[0] => temp_op.DATAA
instr[1] => temp_rx.DATAB
instr[1] => temp_op.DATAA
instr[2] => temp_rx.DATAB
instr[2] => temp_op.DATAA
instr[3] => temp_rx.DATAB
instr[3] => temp_op.DATAA
instr[4] => temp_rz.DATAB
instr[4] => temp_op.DATAA
instr[5] => temp_rz.DATAB
instr[5] => temp_op.DATAA
instr[6] => temp_rz.DATAB
instr[6] => temp_op.DATAA
instr[7] => temp_rz.DATAB
instr[7] => temp_op.DATAA
instr[8] => temp_opcode.DATAB
instr[8] => temp_op.DATAA
instr[9] => temp_opcode.DATAB
instr[9] => temp_op.DATAA
instr[10] => temp_opcode.DATAB
instr[10] => temp_op.DATAA
instr[11] => temp_opcode.DATAB
instr[11] => temp_op.DATAA
instr[12] => temp_opcode.DATAB
instr[12] => temp_op.DATAA
instr[13] => temp_opcode.DATAB
instr[13] => temp_op.DATAA
instr[14] => temp_AM.DATAB
instr[14] => temp_op.DATAA
instr[15] => temp_AM.DATAB
instr[15] => temp_op.DATAA
ir_write => temp_op[0].ENA
ir_write => temp_AM[1].ENA
ir_write => temp_AM[0].ENA
ir_write => temp_opcode[5].ENA
ir_write => temp_opcode[4].ENA
ir_write => temp_opcode[3].ENA
ir_write => temp_opcode[2].ENA
ir_write => temp_opcode[1].ENA
ir_write => temp_opcode[0].ENA
ir_write => temp_rz[3].ENA
ir_write => temp_rz[2].ENA
ir_write => temp_rz[1].ENA
ir_write => temp_rz[0].ENA
ir_write => temp_rx[3].ENA
ir_write => temp_rx[2].ENA
ir_write => temp_rx[1].ENA
ir_write => temp_rx[0].ENA
ir_write => temp_op[15].ENA
ir_write => temp_op[14].ENA
ir_write => temp_op[13].ENA
ir_write => temp_op[12].ENA
ir_write => temp_op[11].ENA
ir_write => temp_op[10].ENA
ir_write => temp_op[9].ENA
ir_write => temp_op[8].ENA
ir_write => temp_op[7].ENA
ir_write => temp_op[6].ENA
ir_write => temp_op[5].ENA
ir_write => temp_op[4].ENA
ir_write => temp_op[3].ENA
ir_write => temp_op[2].ENA
ir_write => temp_op[1].ENA
check_AM => temp_AM.OUTPUTSELECT
check_AM => temp_AM.OUTPUTSELECT
check_AM => temp_opcode.OUTPUTSELECT
check_AM => temp_opcode.OUTPUTSELECT
check_AM => temp_opcode.OUTPUTSELECT
check_AM => temp_opcode.OUTPUTSELECT
check_AM => temp_opcode.OUTPUTSELECT
check_AM => temp_opcode.OUTPUTSELECT
check_AM => temp_rz.OUTPUTSELECT
check_AM => temp_rz.OUTPUTSELECT
check_AM => temp_rz.OUTPUTSELECT
check_AM => temp_rz.OUTPUTSELECT
check_AM => temp_rx.OUTPUTSELECT
check_AM => temp_rx.OUTPUTSELECT
check_AM => temp_rx.OUTPUTSELECT
check_AM => temp_rx.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
check_AM => temp_op.OUTPUTSELECT
reset => temp_op[0].ACLR
reset => temp_op[1].ACLR
reset => temp_op[2].ACLR
reset => temp_op[3].ACLR
reset => temp_op[4].ACLR
reset => temp_op[5].ACLR
reset => temp_op[6].ACLR
reset => temp_op[7].ACLR
reset => temp_op[8].ACLR
reset => temp_op[9].ACLR
reset => temp_op[10].ACLR
reset => temp_op[11].ACLR
reset => temp_op[12].ACLR
reset => temp_op[13].ACLR
reset => temp_op[14].ACLR
reset => temp_op[15].ACLR
reset => temp_rx[0].ACLR
reset => temp_rx[1].ACLR
reset => temp_rx[2].ACLR
reset => temp_rx[3].ACLR
reset => temp_rz[0].ACLR
reset => temp_rz[1].ACLR
reset => temp_rz[2].ACLR
reset => temp_rz[3].ACLR
reset => temp_opcode[0].ACLR
reset => temp_opcode[1].ACLR
reset => temp_opcode[2].ACLR
reset => temp_opcode[3].ACLR
reset => temp_opcode[4].ACLR
reset => temp_opcode[5].ACLR
reset => temp_AM[0].ACLR
reset => temp_AM[1].ACLR
clock => temp_op[0].CLK
clock => temp_op[1].CLK
clock => temp_op[2].CLK
clock => temp_op[3].CLK
clock => temp_op[4].CLK
clock => temp_op[5].CLK
clock => temp_op[6].CLK
clock => temp_op[7].CLK
clock => temp_op[8].CLK
clock => temp_op[9].CLK
clock => temp_op[10].CLK
clock => temp_op[11].CLK
clock => temp_op[12].CLK
clock => temp_op[13].CLK
clock => temp_op[14].CLK
clock => temp_op[15].CLK
clock => temp_rx[0].CLK
clock => temp_rx[1].CLK
clock => temp_rx[2].CLK
clock => temp_rx[3].CLK
clock => temp_rz[0].CLK
clock => temp_rz[1].CLK
clock => temp_rz[2].CLK
clock => temp_rz[3].CLK
clock => temp_opcode[0].CLK
clock => temp_opcode[1].CLK
clock => temp_opcode[2].CLK
clock => temp_opcode[3].CLK
clock => temp_opcode[4].CLK
clock => temp_opcode[5].CLK
clock => temp_AM[0].CLK
clock => temp_AM[1].CLK
AM[0] <= temp_AM[0].DB_MAX_OUTPUT_PORT_TYPE
AM[1] <= temp_AM[1].DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= temp_opcode[0].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= temp_opcode[1].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= temp_opcode[2].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= temp_opcode[3].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= temp_opcode[4].DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= temp_opcode[5].DB_MAX_OUTPUT_PORT_TYPE
Rz[0] <= temp_rz[0].DB_MAX_OUTPUT_PORT_TYPE
Rz[1] <= temp_rz[1].DB_MAX_OUTPUT_PORT_TYPE
Rz[2] <= temp_rz[2].DB_MAX_OUTPUT_PORT_TYPE
Rz[3] <= temp_rz[3].DB_MAX_OUTPUT_PORT_TYPE
Rx[0] <= temp_rx[0].DB_MAX_OUTPUT_PORT_TYPE
Rx[1] <= temp_rx[1].DB_MAX_OUTPUT_PORT_TYPE
Rx[2] <= temp_rx[2].DB_MAX_OUTPUT_PORT_TYPE
Rx[3] <= temp_rx[3].DB_MAX_OUTPUT_PORT_TYPE
op[0] <= temp_op[0].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= temp_op[1].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= temp_op[2].DB_MAX_OUTPUT_PORT_TYPE
op[3] <= temp_op[3].DB_MAX_OUTPUT_PORT_TYPE
op[4] <= temp_op[4].DB_MAX_OUTPUT_PORT_TYPE
op[5] <= temp_op[5].DB_MAX_OUTPUT_PORT_TYPE
op[6] <= temp_op[6].DB_MAX_OUTPUT_PORT_TYPE
op[7] <= temp_op[7].DB_MAX_OUTPUT_PORT_TYPE
op[8] <= temp_op[8].DB_MAX_OUTPUT_PORT_TYPE
op[9] <= temp_op[9].DB_MAX_OUTPUT_PORT_TYPE
op[10] <= temp_op[10].DB_MAX_OUTPUT_PORT_TYPE
op[11] <= temp_op[11].DB_MAX_OUTPUT_PORT_TYPE
op[12] <= temp_op[12].DB_MAX_OUTPUT_PORT_TYPE
op[13] <= temp_op[13].DB_MAX_OUTPUT_PORT_TYPE
op[14] <= temp_op[14].DB_MAX_OUTPUT_PORT_TYPE
op[15] <= temp_op[15].DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_control|memory:inst3
clk => dm_outdata[0]~reg0.CLK
clk => dm_outdata[1]~reg0.CLK
clk => dm_outdata[2]~reg0.CLK
clk => dm_outdata[3]~reg0.CLK
clk => dm_outdata[4]~reg0.CLK
clk => dm_outdata[5]~reg0.CLK
clk => dm_outdata[6]~reg0.CLK
clk => dm_outdata[7]~reg0.CLK
clk => dm_outdata[8]~reg0.CLK
clk => dm_outdata[9]~reg0.CLK
clk => dm_outdata[10]~reg0.CLK
clk => dm_outdata[11]~reg0.CLK
clk => dm_outdata[12]~reg0.CLK
clk => dm_outdata[13]~reg0.CLK
clk => dm_outdata[14]~reg0.CLK
clk => dm_outdata[15]~reg0.CLK
clk => pm_outdata[0]~reg0.CLK
clk => pm_outdata[1]~reg0.CLK
clk => pm_outdata[2]~reg0.CLK
clk => pm_outdata[3]~reg0.CLK
clk => pm_outdata[4]~reg0.CLK
clk => pm_outdata[5]~reg0.CLK
clk => pm_outdata[6]~reg0.CLK
clk => pm_outdata[7]~reg0.CLK
clk => pm_outdata[8]~reg0.CLK
clk => pm_outdata[9]~reg0.CLK
clk => pm_outdata[10]~reg0.CLK
clk => pm_outdata[11]~reg0.CLK
clk => pm_outdata[12]~reg0.CLK
clk => pm_outdata[13]~reg0.CLK
clk => pm_outdata[14]~reg0.CLK
clk => pm_outdata[15]~reg0.CLK
clk => memory~21.CLK
clk => memory~0.CLK
clk => memory~1.CLK
clk => memory~2.CLK
clk => memory~3.CLK
clk => memory~4.CLK
clk => memory~5.CLK
clk => memory~6.CLK
clk => memory~7.CLK
clk => memory~8.CLK
clk => memory~9.CLK
clk => memory~10.CLK
clk => memory~11.CLK
clk => memory~12.CLK
clk => memory~13.CLK
clk => memory~14.CLK
clk => memory~15.CLK
clk => memory~16.CLK
clk => memory~17.CLK
clk => memory~18.CLK
clk => memory~19.CLK
clk => memory~20.CLK
clk => memory.CLK0
pm_address[0] => memory.RADDR
pm_address[1] => memory.RADDR1
pm_address[2] => memory.RADDR2
pm_address[3] => memory.RADDR3
pm_address[4] => memory.RADDR4
pm_address[5] => ~NO_FANOUT~
pm_address[6] => ~NO_FANOUT~
pm_address[7] => ~NO_FANOUT~
pm_address[8] => ~NO_FANOUT~
pm_address[9] => ~NO_FANOUT~
pm_address[10] => ~NO_FANOUT~
pm_address[11] => ~NO_FANOUT~
pm_address[12] => ~NO_FANOUT~
pm_address[13] => ~NO_FANOUT~
pm_address[14] => ~NO_FANOUT~
pm_address[15] => ~NO_FANOUT~
pm_outdata[0] <= pm_outdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[1] <= pm_outdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[2] <= pm_outdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[3] <= pm_outdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[4] <= pm_outdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[5] <= pm_outdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[6] <= pm_outdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[7] <= pm_outdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[8] <= pm_outdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[9] <= pm_outdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[10] <= pm_outdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[11] <= pm_outdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[12] <= pm_outdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[13] <= pm_outdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[14] <= pm_outdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[15] <= pm_outdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_address[0] => memory~4.DATAIN
dm_address[0] => memory.WADDR
dm_address[0] => memory.PORTBRADDR
dm_address[1] => memory~3.DATAIN
dm_address[1] => memory.WADDR1
dm_address[1] => memory.PORTBRADDR1
dm_address[2] => memory~2.DATAIN
dm_address[2] => memory.WADDR2
dm_address[2] => memory.PORTBRADDR2
dm_address[3] => memory~1.DATAIN
dm_address[3] => memory.WADDR3
dm_address[3] => memory.PORTBRADDR3
dm_address[4] => memory~0.DATAIN
dm_address[4] => memory.WADDR4
dm_address[4] => memory.PORTBRADDR4
dm_address[5] => ~NO_FANOUT~
dm_address[6] => ~NO_FANOUT~
dm_address[7] => ~NO_FANOUT~
dm_address[8] => ~NO_FANOUT~
dm_address[9] => ~NO_FANOUT~
dm_address[10] => ~NO_FANOUT~
dm_address[11] => ~NO_FANOUT~
dm_address[12] => ~NO_FANOUT~
dm_address[13] => ~NO_FANOUT~
dm_address[14] => ~NO_FANOUT~
dm_address[15] => ~NO_FANOUT~
dm_outdata[0] <= dm_outdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[1] <= dm_outdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[2] <= dm_outdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[3] <= dm_outdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[4] <= dm_outdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[5] <= dm_outdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[6] <= dm_outdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[7] <= dm_outdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[8] <= dm_outdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[9] <= dm_outdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[10] <= dm_outdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[11] <= dm_outdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[12] <= dm_outdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[13] <= dm_outdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[14] <= dm_outdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[15] <= dm_outdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_wr => memory~21.DATAIN
dm_wr => memory.WE
dm_indata[0] => memory~20.DATAIN
dm_indata[0] => memory.DATAIN
dm_indata[1] => memory~19.DATAIN
dm_indata[1] => memory.DATAIN1
dm_indata[2] => memory~18.DATAIN
dm_indata[2] => memory.DATAIN2
dm_indata[3] => memory~17.DATAIN
dm_indata[3] => memory.DATAIN3
dm_indata[4] => memory~16.DATAIN
dm_indata[4] => memory.DATAIN4
dm_indata[5] => memory~15.DATAIN
dm_indata[5] => memory.DATAIN5
dm_indata[6] => memory~14.DATAIN
dm_indata[6] => memory.DATAIN6
dm_indata[7] => memory~13.DATAIN
dm_indata[7] => memory.DATAIN7
dm_indata[8] => memory~12.DATAIN
dm_indata[8] => memory.DATAIN8
dm_indata[9] => memory~11.DATAIN
dm_indata[9] => memory.DATAIN9
dm_indata[10] => memory~10.DATAIN
dm_indata[10] => memory.DATAIN10
dm_indata[11] => memory~9.DATAIN
dm_indata[11] => memory.DATAIN11
dm_indata[12] => memory~8.DATAIN
dm_indata[12] => memory.DATAIN12
dm_indata[13] => memory~7.DATAIN
dm_indata[13] => memory.DATAIN13
dm_indata[14] => memory~6.DATAIN
dm_indata[14] => memory.DATAIN14
dm_indata[15] => memory~5.DATAIN
dm_indata[15] => memory.DATAIN15


|fetch_decode_control|OP2:inst4
clk => temp_op2_out[0].CLK
clk => temp_op2_out[1].CLK
clk => temp_op2_out[2].CLK
clk => temp_op2_out[3].CLK
clk => temp_op2_out[4].CLK
clk => temp_op2_out[5].CLK
clk => temp_op2_out[6].CLK
clk => temp_op2_out[7].CLK
clk => temp_op2_out[8].CLK
clk => temp_op2_out[9].CLK
clk => temp_op2_out[10].CLK
clk => temp_op2_out[11].CLK
clk => temp_op2_out[12].CLK
clk => temp_op2_out[13].CLK
clk => temp_op2_out[14].CLK
clk => temp_op2_out[15].CLK
Reg2_write => temp_op2_out[0].ENA
Reg2_write => temp_op2_out[15].ENA
Reg2_write => temp_op2_out[14].ENA
Reg2_write => temp_op2_out[13].ENA
Reg2_write => temp_op2_out[12].ENA
Reg2_write => temp_op2_out[11].ENA
Reg2_write => temp_op2_out[10].ENA
Reg2_write => temp_op2_out[9].ENA
Reg2_write => temp_op2_out[8].ENA
Reg2_write => temp_op2_out[7].ENA
Reg2_write => temp_op2_out[6].ENA
Reg2_write => temp_op2_out[5].ENA
Reg2_write => temp_op2_out[4].ENA
Reg2_write => temp_op2_out[3].ENA
Reg2_write => temp_op2_out[2].ENA
Reg2_write => temp_op2_out[1].ENA
op2_mux_select[0] => Mux4_16:OP2_Mux.mux4_sel[0]
op2_mux_select[1] => Mux4_16:OP2_Mux.mux4_sel[1]
PC[0] => Mux4_16:OP2_Mux.a[0]
PC[1] => Mux4_16:OP2_Mux.a[1]
PC[2] => Mux4_16:OP2_Mux.a[2]
PC[3] => Mux4_16:OP2_Mux.a[3]
PC[4] => Mux4_16:OP2_Mux.a[4]
PC[5] => Mux4_16:OP2_Mux.a[5]
PC[6] => Mux4_16:OP2_Mux.a[6]
PC[7] => Mux4_16:OP2_Mux.a[7]
PC[8] => Mux4_16:OP2_Mux.a[8]
PC[9] => Mux4_16:OP2_Mux.a[9]
PC[10] => Mux4_16:OP2_Mux.a[10]
PC[11] => Mux4_16:OP2_Mux.a[11]
PC[12] => Mux4_16:OP2_Mux.a[12]
PC[13] => Mux4_16:OP2_Mux.a[13]
PC[14] => Mux4_16:OP2_Mux.a[14]
PC[15] => Mux4_16:OP2_Mux.a[15]
Rx[0] => Mux4_16:OP2_Mux.b[0]
Rx[1] => Mux4_16:OP2_Mux.b[1]
Rx[2] => Mux4_16:OP2_Mux.b[2]
Rx[3] => Mux4_16:OP2_Mux.b[3]
Rx[4] => Mux4_16:OP2_Mux.b[4]
Rx[5] => Mux4_16:OP2_Mux.b[5]
Rx[6] => Mux4_16:OP2_Mux.b[6]
Rx[7] => Mux4_16:OP2_Mux.b[7]
Rx[8] => Mux4_16:OP2_Mux.b[8]
Rx[9] => Mux4_16:OP2_Mux.b[9]
Rx[10] => Mux4_16:OP2_Mux.b[10]
Rx[11] => Mux4_16:OP2_Mux.b[11]
Rx[12] => Mux4_16:OP2_Mux.b[12]
Rx[13] => Mux4_16:OP2_Mux.b[13]
Rx[14] => Mux4_16:OP2_Mux.b[14]
Rx[15] => Mux4_16:OP2_Mux.b[15]
Rz[0] => Mux4_16:OP2_Mux.c[0]
Rz[1] => Mux4_16:OP2_Mux.c[1]
Rz[2] => Mux4_16:OP2_Mux.c[2]
Rz[3] => Mux4_16:OP2_Mux.c[3]
Rz[4] => Mux4_16:OP2_Mux.c[4]
Rz[5] => Mux4_16:OP2_Mux.c[5]
Rz[6] => Mux4_16:OP2_Mux.c[6]
Rz[7] => Mux4_16:OP2_Mux.c[7]
Rz[8] => Mux4_16:OP2_Mux.c[8]
Rz[9] => Mux4_16:OP2_Mux.c[9]
Rz[10] => Mux4_16:OP2_Mux.c[10]
Rz[11] => Mux4_16:OP2_Mux.c[11]
Rz[12] => Mux4_16:OP2_Mux.c[12]
Rz[13] => Mux4_16:OP2_Mux.c[13]
Rz[14] => Mux4_16:OP2_Mux.c[14]
Rz[15] => Mux4_16:OP2_Mux.c[15]
Operand[0] => Mux4_16:OP2_Mux.d[0]
Operand[1] => Mux4_16:OP2_Mux.d[1]
Operand[2] => Mux4_16:OP2_Mux.d[2]
Operand[3] => Mux4_16:OP2_Mux.d[3]
Operand[4] => Mux4_16:OP2_Mux.d[4]
Operand[5] => Mux4_16:OP2_Mux.d[5]
Operand[6] => Mux4_16:OP2_Mux.d[6]
Operand[7] => Mux4_16:OP2_Mux.d[7]
Operand[8] => Mux4_16:OP2_Mux.d[8]
Operand[9] => Mux4_16:OP2_Mux.d[9]
Operand[10] => Mux4_16:OP2_Mux.d[10]
Operand[11] => Mux4_16:OP2_Mux.d[11]
Operand[12] => Mux4_16:OP2_Mux.d[12]
Operand[13] => Mux4_16:OP2_Mux.d[13]
Operand[14] => Mux4_16:OP2_Mux.d[14]
Operand[15] => Mux4_16:OP2_Mux.d[15]
op2_reset => temp_op2_out[0].ACLR
op2_reset => temp_op2_out[1].ACLR
op2_reset => temp_op2_out[2].ACLR
op2_reset => temp_op2_out[3].ACLR
op2_reset => temp_op2_out[4].ACLR
op2_reset => temp_op2_out[5].ACLR
op2_reset => temp_op2_out[6].ACLR
op2_reset => temp_op2_out[7].ACLR
op2_reset => temp_op2_out[8].ACLR
op2_reset => temp_op2_out[9].ACLR
op2_reset => temp_op2_out[10].ACLR
op2_reset => temp_op2_out[11].ACLR
op2_reset => temp_op2_out[12].ACLR
op2_reset => temp_op2_out[13].ACLR
op2_reset => temp_op2_out[14].ACLR
op2_reset => temp_op2_out[15].ACLR
Op2_out[0] <= temp_op2_out[0].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[1] <= temp_op2_out[1].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[2] <= temp_op2_out[2].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[3] <= temp_op2_out[3].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[4] <= temp_op2_out[4].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[5] <= temp_op2_out[5].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[6] <= temp_op2_out[6].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[7] <= temp_op2_out[7].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[8] <= temp_op2_out[8].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[9] <= temp_op2_out[9].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[10] <= temp_op2_out[10].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[11] <= temp_op2_out[11].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[12] <= temp_op2_out[12].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[13] <= temp_op2_out[13].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[14] <= temp_op2_out[14].DB_MAX_OUTPUT_PORT_TYPE
Op2_out[15] <= temp_op2_out[15].DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_control|OP2:inst4|Mux4_16:OP2_Mux
a[0] => Mux15.IN0
a[1] => Mux14.IN0
a[2] => Mux13.IN0
a[3] => Mux12.IN0
a[4] => Mux11.IN0
a[5] => Mux10.IN0
a[6] => Mux9.IN0
a[7] => Mux8.IN0
a[8] => Mux7.IN0
a[9] => Mux6.IN0
a[10] => Mux5.IN0
a[11] => Mux4.IN0
a[12] => Mux3.IN0
a[13] => Mux2.IN0
a[14] => Mux1.IN0
a[15] => Mux0.IN0
b[0] => Mux15.IN1
b[1] => Mux14.IN1
b[2] => Mux13.IN1
b[3] => Mux12.IN1
b[4] => Mux11.IN1
b[5] => Mux10.IN1
b[6] => Mux9.IN1
b[7] => Mux8.IN1
b[8] => Mux7.IN1
b[9] => Mux6.IN1
b[10] => Mux5.IN1
b[11] => Mux4.IN1
b[12] => Mux3.IN1
b[13] => Mux2.IN1
b[14] => Mux1.IN1
b[15] => Mux0.IN1
c[0] => Mux15.IN2
c[1] => Mux14.IN2
c[2] => Mux13.IN2
c[3] => Mux12.IN2
c[4] => Mux11.IN2
c[5] => Mux10.IN2
c[6] => Mux9.IN2
c[7] => Mux8.IN2
c[8] => Mux7.IN2
c[9] => Mux6.IN2
c[10] => Mux5.IN2
c[11] => Mux4.IN2
c[12] => Mux3.IN2
c[13] => Mux2.IN2
c[14] => Mux1.IN2
c[15] => Mux0.IN2
d[0] => Mux15.IN3
d[1] => Mux14.IN3
d[2] => Mux13.IN3
d[3] => Mux12.IN3
d[4] => Mux11.IN3
d[5] => Mux10.IN3
d[6] => Mux9.IN3
d[7] => Mux8.IN3
d[8] => Mux7.IN3
d[9] => Mux6.IN3
d[10] => Mux5.IN3
d[11] => Mux4.IN3
d[12] => Mux3.IN3
d[13] => Mux2.IN3
d[14] => Mux1.IN3
d[15] => Mux0.IN3
mux4_sel[0] => Mux0.IN5
mux4_sel[0] => Mux1.IN5
mux4_sel[0] => Mux2.IN5
mux4_sel[0] => Mux3.IN5
mux4_sel[0] => Mux4.IN5
mux4_sel[0] => Mux5.IN5
mux4_sel[0] => Mux6.IN5
mux4_sel[0] => Mux7.IN5
mux4_sel[0] => Mux8.IN5
mux4_sel[0] => Mux9.IN5
mux4_sel[0] => Mux10.IN5
mux4_sel[0] => Mux11.IN5
mux4_sel[0] => Mux12.IN5
mux4_sel[0] => Mux13.IN5
mux4_sel[0] => Mux14.IN5
mux4_sel[0] => Mux15.IN5
mux4_sel[1] => Mux0.IN4
mux4_sel[1] => Mux1.IN4
mux4_sel[1] => Mux2.IN4
mux4_sel[1] => Mux3.IN4
mux4_sel[1] => Mux4.IN4
mux4_sel[1] => Mux5.IN4
mux4_sel[1] => Mux6.IN4
mux4_sel[1] => Mux7.IN4
mux4_sel[1] => Mux8.IN4
mux4_sel[1] => Mux9.IN4
mux4_sel[1] => Mux10.IN4
mux4_sel[1] => Mux11.IN4
mux4_sel[1] => Mux12.IN4
mux4_sel[1] => Mux13.IN4
mux4_sel[1] => Mux14.IN4
mux4_sel[1] => Mux15.IN4
mux4_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_control|program_counter:inst
clock => pc_counter[0].CLK
clock => pc_counter[1].CLK
clock => pc_counter[2].CLK
clock => pc_counter[3].CLK
clock => pc_counter[4].CLK
clock => pc_counter[5].CLK
clock => pc_counter[6].CLK
clock => pc_counter[7].CLK
clock => pc_counter[8].CLK
clock => pc_counter[9].CLK
clock => pc_counter[10].CLK
clock => pc_counter[11].CLK
clock => pc_counter[12].CLK
clock => pc_counter[13].CLK
clock => pc_counter[14].CLK
clock => pc_counter[15].CLK
reset => pc_counter[0].ACLR
reset => pc_counter[1].ACLR
reset => pc_counter[2].ACLR
reset => pc_counter[3].ACLR
reset => pc_counter[4].ACLR
reset => pc_counter[5].ACLR
reset => pc_counter[6].ACLR
reset => pc_counter[7].ACLR
reset => pc_counter[8].ACLR
reset => pc_counter[9].ACLR
reset => pc_counter[10].ACLR
reset => pc_counter[11].ACLR
reset => pc_counter[12].ACLR
reset => pc_counter[13].ACLR
reset => pc_counter[14].ACLR
reset => pc_counter[15].ACLR
PC_out[0] <= pc_counter[0].DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= pc_counter[1].DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= pc_counter[2].DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= pc_counter[3].DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= pc_counter[4].DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= pc_counter[5].DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= pc_counter[6].DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= pc_counter[7].DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= pc_counter[8].DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= pc_counter[9].DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= pc_counter[10].DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= pc_counter[11].DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= pc_counter[12].DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= pc_counter[13].DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= pc_counter[14].DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= pc_counter[15].DB_MAX_OUTPUT_PORT_TYPE
mux_sel[0] => Mux3_16:PC_Mux_16.mux3_sel[0]
mux_sel[1] => Mux3_16:PC_Mux_16.mux3_sel[1]
Op1_out[0] => Mux3_16:PC_Mux_16.b[0]
Op1_out[1] => Mux3_16:PC_Mux_16.b[1]
Op1_out[2] => Mux3_16:PC_Mux_16.b[2]
Op1_out[3] => Mux3_16:PC_Mux_16.b[3]
Op1_out[4] => Mux3_16:PC_Mux_16.b[4]
Op1_out[5] => Mux3_16:PC_Mux_16.b[5]
Op1_out[6] => Mux3_16:PC_Mux_16.b[6]
Op1_out[7] => Mux3_16:PC_Mux_16.b[7]
Op1_out[8] => Mux3_16:PC_Mux_16.b[8]
Op1_out[9] => Mux3_16:PC_Mux_16.b[9]
Op1_out[10] => Mux3_16:PC_Mux_16.b[10]
Op1_out[11] => Mux3_16:PC_Mux_16.b[11]
Op1_out[12] => Mux3_16:PC_Mux_16.b[12]
Op1_out[13] => Mux3_16:PC_Mux_16.b[13]
Op1_out[14] => Mux3_16:PC_Mux_16.b[14]
Op1_out[15] => Mux3_16:PC_Mux_16.b[15]
pc_write => pc_counter[15].ENA
pc_write => pc_counter[14].ENA
pc_write => pc_counter[13].ENA
pc_write => pc_counter[12].ENA
pc_write => pc_counter[11].ENA
pc_write => pc_counter[10].ENA
pc_write => pc_counter[9].ENA
pc_write => pc_counter[8].ENA
pc_write => pc_counter[7].ENA
pc_write => pc_counter[6].ENA
pc_write => pc_counter[5].ENA
pc_write => pc_counter[4].ENA
pc_write => pc_counter[3].ENA
pc_write => pc_counter[2].ENA
pc_write => pc_counter[1].ENA
pc_write => pc_counter[0].ENA
present_out[0] => Mux3_16:PC_Mux_16.c[0]
present_out[1] => Mux3_16:PC_Mux_16.c[1]
present_out[2] => Mux3_16:PC_Mux_16.c[2]
present_out[3] => Mux3_16:PC_Mux_16.c[3]
present_out[4] => Mux3_16:PC_Mux_16.c[4]
present_out[5] => Mux3_16:PC_Mux_16.c[5]
present_out[6] => Mux3_16:PC_Mux_16.c[6]
present_out[7] => Mux3_16:PC_Mux_16.c[7]
present_out[8] => Mux3_16:PC_Mux_16.c[8]
present_out[9] => Mux3_16:PC_Mux_16.c[9]
present_out[10] => Mux3_16:PC_Mux_16.c[10]
present_out[11] => Mux3_16:PC_Mux_16.c[11]
present_out[12] => Mux3_16:PC_Mux_16.c[12]
present_out[13] => Mux3_16:PC_Mux_16.c[13]
present_out[14] => Mux3_16:PC_Mux_16.c[14]
present_out[15] => Mux3_16:PC_Mux_16.c[15]


|fetch_decode_control|program_counter:inst|Mux3_16:PC_Mux_16
a[0] => Mux15.IN1
a[1] => Mux14.IN1
a[2] => Mux13.IN1
a[3] => Mux12.IN1
a[4] => Mux11.IN1
a[5] => Mux10.IN1
a[6] => Mux9.IN1
a[7] => Mux8.IN1
a[8] => Mux7.IN1
a[9] => Mux6.IN1
a[10] => Mux5.IN1
a[11] => Mux4.IN1
a[12] => Mux3.IN1
a[13] => Mux2.IN1
a[14] => Mux1.IN1
a[15] => Mux0.IN1
b[0] => Mux15.IN2
b[1] => Mux14.IN2
b[2] => Mux13.IN2
b[3] => Mux12.IN2
b[4] => Mux11.IN2
b[5] => Mux10.IN2
b[6] => Mux9.IN2
b[7] => Mux8.IN2
b[8] => Mux7.IN2
b[9] => Mux6.IN2
b[10] => Mux5.IN2
b[11] => Mux4.IN2
b[12] => Mux3.IN2
b[13] => Mux2.IN2
b[14] => Mux1.IN2
b[15] => Mux0.IN2
c[0] => Mux15.IN3
c[1] => Mux14.IN3
c[2] => Mux13.IN3
c[3] => Mux12.IN3
c[4] => Mux11.IN3
c[5] => Mux10.IN3
c[6] => Mux9.IN3
c[7] => Mux8.IN3
c[8] => Mux7.IN3
c[9] => Mux6.IN3
c[10] => Mux5.IN3
c[11] => Mux4.IN3
c[12] => Mux3.IN3
c[13] => Mux2.IN3
c[14] => Mux1.IN3
c[15] => Mux0.IN3
mux3_sel[0] => Mux0.IN5
mux3_sel[0] => Mux1.IN5
mux3_sel[0] => Mux2.IN5
mux3_sel[0] => Mux3.IN5
mux3_sel[0] => Mux4.IN5
mux3_sel[0] => Mux5.IN5
mux3_sel[0] => Mux6.IN5
mux3_sel[0] => Mux7.IN5
mux3_sel[0] => Mux8.IN5
mux3_sel[0] => Mux9.IN5
mux3_sel[0] => Mux10.IN5
mux3_sel[0] => Mux11.IN5
mux3_sel[0] => Mux12.IN5
mux3_sel[0] => Mux13.IN5
mux3_sel[0] => Mux14.IN5
mux3_sel[0] => Mux15.IN5
mux3_sel[1] => Mux0.IN4
mux3_sel[1] => Mux1.IN4
mux3_sel[1] => Mux2.IN4
mux3_sel[1] => Mux3.IN4
mux3_sel[1] => Mux4.IN4
mux3_sel[1] => Mux5.IN4
mux3_sel[1] => Mux6.IN4
mux3_sel[1] => Mux7.IN4
mux3_sel[1] => Mux8.IN4
mux3_sel[1] => Mux9.IN4
mux3_sel[1] => Mux10.IN4
mux3_sel[1] => Mux11.IN4
mux3_sel[1] => Mux12.IN4
mux3_sel[1] => Mux13.IN4
mux3_sel[1] => Mux14.IN4
mux3_sel[1] => Mux15.IN4
mux3_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux3_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_control|present_register:inst19
operand[0] => store.DATAB
operand[1] => store.DATAB
operand[2] => store.DATAB
operand[3] => store.DATAB
operand[4] => store.DATAB
operand[5] => store.DATAB
operand[6] => store.DATAB
operand[7] => store.DATAB
operand[8] => store.DATAB
operand[9] => store.DATAB
operand[10] => store.DATAB
operand[11] => store.DATAB
operand[12] => store.DATAB
operand[13] => store.DATAB
operand[14] => store.DATAB
operand[15] => store.DATAB
rz[0] => Equal0.IN31
rz[1] => Equal0.IN30
rz[2] => Equal0.IN29
rz[3] => Equal0.IN28
rz[4] => Equal0.IN27
rz[5] => Equal0.IN26
rz[6] => Equal0.IN25
rz[7] => Equal0.IN24
rz[8] => Equal0.IN23
rz[9] => Equal0.IN22
rz[10] => Equal0.IN21
rz[11] => Equal0.IN20
rz[12] => Equal0.IN19
rz[13] => Equal0.IN18
rz[14] => Equal0.IN17
rz[15] => Equal0.IN16
clk => store[0].CLK
clk => store[1].CLK
clk => store[2].CLK
clk => store[3].CLK
clk => store[4].CLK
clk => store[5].CLK
clk => store[6].CLK
clk => store[7].CLK
clk => store[8].CLK
clk => store[9].CLK
clk => store[10].CLK
clk => store[11].CLK
clk => store[12].CLK
clk => store[13].CLK
clk => store[14].CLK
clk => store[15].CLK
present_wr => store[0].ENA
present_wr => store[15].ENA
present_wr => store[14].ENA
present_wr => store[13].ENA
present_wr => store[12].ENA
present_wr => store[11].ENA
present_wr => store[10].ENA
present_wr => store[9].ENA
present_wr => store[8].ENA
present_wr => store[7].ENA
present_wr => store[6].ENA
present_wr => store[5].ENA
present_wr => store[4].ENA
present_wr => store[3].ENA
present_wr => store[2].ENA
present_wr => store[1].ENA
present_reset => store[0].ACLR
present_reset => store[1].ACLR
present_reset => store[2].ACLR
present_reset => store[3].ACLR
present_reset => store[4].ACLR
present_reset => store[5].ACLR
present_reset => store[6].ACLR
present_reset => store[7].ACLR
present_reset => store[8].ACLR
present_reset => store[9].ACLR
present_reset => store[10].ACLR
present_reset => store[11].ACLR
present_reset => store[12].ACLR
present_reset => store[13].ACLR
present_reset => store[14].ACLR
present_reset => store[15].ACLR
present_out[0] <= store[0].DB_MAX_OUTPUT_PORT_TYPE
present_out[1] <= store[1].DB_MAX_OUTPUT_PORT_TYPE
present_out[2] <= store[2].DB_MAX_OUTPUT_PORT_TYPE
present_out[3] <= store[3].DB_MAX_OUTPUT_PORT_TYPE
present_out[4] <= store[4].DB_MAX_OUTPUT_PORT_TYPE
present_out[5] <= store[5].DB_MAX_OUTPUT_PORT_TYPE
present_out[6] <= store[6].DB_MAX_OUTPUT_PORT_TYPE
present_out[7] <= store[7].DB_MAX_OUTPUT_PORT_TYPE
present_out[8] <= store[8].DB_MAX_OUTPUT_PORT_TYPE
present_out[9] <= store[9].DB_MAX_OUTPUT_PORT_TYPE
present_out[10] <= store[10].DB_MAX_OUTPUT_PORT_TYPE
present_out[11] <= store[11].DB_MAX_OUTPUT_PORT_TYPE
present_out[12] <= store[12].DB_MAX_OUTPUT_PORT_TYPE
present_out[13] <= store[13].DB_MAX_OUTPUT_PORT_TYPE
present_out[14] <= store[14].DB_MAX_OUTPUT_PORT_TYPE
present_out[15] <= store[15].DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_control|regfile:inst1
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK
init => regs[0][0].ACLR
init => regs[0][1].ACLR
init => regs[0][2].ACLR
init => regs[0][3].ACLR
init => regs[0][4].ACLR
init => regs[0][5].ACLR
init => regs[0][6].ACLR
init => regs[0][7].ACLR
init => regs[0][8].ACLR
init => regs[0][9].ACLR
init => regs[0][10].ACLR
init => regs[0][11].ACLR
init => regs[0][12].ACLR
init => regs[0][13].ACLR
init => regs[0][14].ACLR
init => regs[0][15].ACLR
init => regs[1][0].ACLR
init => regs[1][1].ACLR
init => regs[1][2].ACLR
init => regs[1][3].ACLR
init => regs[1][4].ACLR
init => regs[1][5].ACLR
init => regs[1][6].ACLR
init => regs[1][7].ACLR
init => regs[1][8].ACLR
init => regs[1][9].ACLR
init => regs[1][10].ACLR
init => regs[1][11].ACLR
init => regs[1][12].ACLR
init => regs[1][13].ACLR
init => regs[1][14].ACLR
init => regs[1][15].ACLR
init => regs[2][0].ACLR
init => regs[2][1].ACLR
init => regs[2][2].ACLR
init => regs[2][3].ACLR
init => regs[2][4].ACLR
init => regs[2][5].ACLR
init => regs[2][6].ACLR
init => regs[2][7].ACLR
init => regs[2][8].ACLR
init => regs[2][9].ACLR
init => regs[2][10].ACLR
init => regs[2][11].ACLR
init => regs[2][12].ACLR
init => regs[2][13].ACLR
init => regs[2][14].ACLR
init => regs[2][15].ACLR
init => regs[3][0].ACLR
init => regs[3][1].ACLR
init => regs[3][2].ACLR
init => regs[3][3].ACLR
init => regs[3][4].ACLR
init => regs[3][5].ACLR
init => regs[3][6].ACLR
init => regs[3][7].ACLR
init => regs[3][8].ACLR
init => regs[3][9].ACLR
init => regs[3][10].ACLR
init => regs[3][11].ACLR
init => regs[3][12].ACLR
init => regs[3][13].ACLR
init => regs[3][14].ACLR
init => regs[3][15].ACLR
init => regs[4][0].ACLR
init => regs[4][1].ACLR
init => regs[4][2].ACLR
init => regs[4][3].ACLR
init => regs[4][4].ACLR
init => regs[4][5].ACLR
init => regs[4][6].ACLR
init => regs[4][7].ACLR
init => regs[4][8].ACLR
init => regs[4][9].ACLR
init => regs[4][10].ACLR
init => regs[4][11].ACLR
init => regs[4][12].ACLR
init => regs[4][13].ACLR
init => regs[4][14].ACLR
init => regs[4][15].ACLR
init => regs[5][0].ACLR
init => regs[5][1].ACLR
init => regs[5][2].ACLR
init => regs[5][3].ACLR
init => regs[5][4].ACLR
init => regs[5][5].ACLR
init => regs[5][6].ACLR
init => regs[5][7].ACLR
init => regs[5][8].ACLR
init => regs[5][9].ACLR
init => regs[5][10].ACLR
init => regs[5][11].ACLR
init => regs[5][12].ACLR
init => regs[5][13].ACLR
init => regs[5][14].ACLR
init => regs[5][15].ACLR
init => regs[6][0].ACLR
init => regs[6][1].ACLR
init => regs[6][2].ACLR
init => regs[6][3].ACLR
init => regs[6][4].ACLR
init => regs[6][5].ACLR
init => regs[6][6].ACLR
init => regs[6][7].ACLR
init => regs[6][8].ACLR
init => regs[6][9].ACLR
init => regs[6][10].ACLR
init => regs[6][11].ACLR
init => regs[6][12].ACLR
init => regs[6][13].ACLR
init => regs[6][14].ACLR
init => regs[6][15].ACLR
init => regs[7][0].ACLR
init => regs[7][1].ACLR
init => regs[7][2].ACLR
init => regs[7][3].ACLR
init => regs[7][4].ACLR
init => regs[7][5].ACLR
init => regs[7][6].ACLR
init => regs[7][7].ACLR
init => regs[7][8].ACLR
init => regs[7][9].ACLR
init => regs[7][10].ACLR
init => regs[7][11].ACLR
init => regs[7][12].ACLR
init => regs[7][13].ACLR
init => regs[7][14].ACLR
init => regs[7][15].ACLR
init => regs[8][0].ACLR
init => regs[8][1].ACLR
init => regs[8][2].ACLR
init => regs[8][3].ACLR
init => regs[8][4].ACLR
init => regs[8][5].ACLR
init => regs[8][6].ACLR
init => regs[8][7].ACLR
init => regs[8][8].ACLR
init => regs[8][9].ACLR
init => regs[8][10].ACLR
init => regs[8][11].ACLR
init => regs[8][12].ACLR
init => regs[8][13].ACLR
init => regs[8][14].ACLR
init => regs[8][15].ACLR
init => regs[9][0].ACLR
init => regs[9][1].ACLR
init => regs[9][2].ACLR
init => regs[9][3].ACLR
init => regs[9][4].ACLR
init => regs[9][5].ACLR
init => regs[9][6].ACLR
init => regs[9][7].ACLR
init => regs[9][8].ACLR
init => regs[9][9].ACLR
init => regs[9][10].ACLR
init => regs[9][11].ACLR
init => regs[9][12].ACLR
init => regs[9][13].ACLR
init => regs[9][14].ACLR
init => regs[9][15].ACLR
init => regs[10][0].ACLR
init => regs[10][1].ACLR
init => regs[10][2].ACLR
init => regs[10][3].ACLR
init => regs[10][4].ACLR
init => regs[10][5].ACLR
init => regs[10][6].ACLR
init => regs[10][7].ACLR
init => regs[10][8].ACLR
init => regs[10][9].ACLR
init => regs[10][10].ACLR
init => regs[10][11].ACLR
init => regs[10][12].ACLR
init => regs[10][13].ACLR
init => regs[10][14].ACLR
init => regs[10][15].ACLR
init => regs[11][0].ACLR
init => regs[11][1].ACLR
init => regs[11][2].ACLR
init => regs[11][3].ACLR
init => regs[11][4].ACLR
init => regs[11][5].ACLR
init => regs[11][6].ACLR
init => regs[11][7].ACLR
init => regs[11][8].ACLR
init => regs[11][9].ACLR
init => regs[11][10].ACLR
init => regs[11][11].ACLR
init => regs[11][12].ACLR
init => regs[11][13].ACLR
init => regs[11][14].ACLR
init => regs[11][15].ACLR
init => regs[12][0].ACLR
init => regs[12][1].ACLR
init => regs[12][2].ACLR
init => regs[12][3].ACLR
init => regs[12][4].ACLR
init => regs[12][5].ACLR
init => regs[12][6].ACLR
init => regs[12][7].ACLR
init => regs[12][8].ACLR
init => regs[12][9].ACLR
init => regs[12][10].ACLR
init => regs[12][11].ACLR
init => regs[12][12].ACLR
init => regs[12][13].ACLR
init => regs[12][14].ACLR
init => regs[12][15].ACLR
init => regs[13][0].ACLR
init => regs[13][1].ACLR
init => regs[13][2].ACLR
init => regs[13][3].ACLR
init => regs[13][4].ACLR
init => regs[13][5].ACLR
init => regs[13][6].ACLR
init => regs[13][7].ACLR
init => regs[13][8].ACLR
init => regs[13][9].ACLR
init => regs[13][10].ACLR
init => regs[13][11].ACLR
init => regs[13][12].ACLR
init => regs[13][13].ACLR
init => regs[13][14].ACLR
init => regs[13][15].ACLR
init => regs[14][0].ACLR
init => regs[14][1].ACLR
init => regs[14][2].ACLR
init => regs[14][3].ACLR
init => regs[14][4].ACLR
init => regs[14][5].ACLR
init => regs[14][6].ACLR
init => regs[14][7].ACLR
init => regs[14][8].ACLR
init => regs[14][9].ACLR
init => regs[14][10].ACLR
init => regs[14][11].ACLR
init => regs[14][12].ACLR
init => regs[14][13].ACLR
init => regs[14][14].ACLR
init => regs[14][15].ACLR
init => regs[15][0].ACLR
init => regs[15][1].ACLR
init => regs[15][2].ACLR
init => regs[15][3].ACLR
init => regs[15][4].ACLR
init => regs[15][5].ACLR
init => regs[15][6].ACLR
init => regs[15][7].ACLR
init => regs[15][8].ACLR
init => regs[15][9].ACLR
init => regs[15][10].ACLR
init => regs[15][11].ACLR
init => regs[15][12].ACLR
init => regs[15][13].ACLR
init => regs[15][14].ACLR
init => regs[15][15].ACLR
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs[15][15].ENA
ld_r => regs[15][14].ENA
ld_r => regs[15][13].ENA
ld_r => regs[15][12].ENA
ld_r => regs[15][11].ENA
ld_r => regs[15][10].ENA
ld_r => regs[15][9].ENA
ld_r => regs[15][8].ENA
ld_r => regs[15][7].ENA
ld_r => regs[15][6].ENA
ld_r => regs[15][5].ENA
ld_r => regs[15][4].ENA
ld_r => regs[15][3].ENA
ld_r => regs[15][2].ENA
ld_r => regs[15][1].ENA
ld_r => regs[15][0].ENA
ld_r => regs[14][15].ENA
ld_r => regs[14][14].ENA
ld_r => regs[14][13].ENA
ld_r => regs[14][12].ENA
ld_r => regs[14][11].ENA
ld_r => regs[14][10].ENA
ld_r => regs[14][9].ENA
ld_r => regs[14][8].ENA
ld_r => regs[14][7].ENA
ld_r => regs[14][6].ENA
ld_r => regs[14][5].ENA
ld_r => regs[14][4].ENA
ld_r => regs[14][3].ENA
ld_r => regs[14][2].ENA
ld_r => regs[14][1].ENA
ld_r => regs[14][0].ENA
ld_r => regs[13][15].ENA
ld_r => regs[13][14].ENA
ld_r => regs[13][13].ENA
ld_r => regs[13][12].ENA
ld_r => regs[13][11].ENA
ld_r => regs[13][10].ENA
ld_r => regs[13][9].ENA
ld_r => regs[13][8].ENA
ld_r => regs[13][7].ENA
ld_r => regs[13][6].ENA
ld_r => regs[13][5].ENA
ld_r => regs[13][4].ENA
ld_r => regs[13][3].ENA
ld_r => regs[13][2].ENA
ld_r => regs[13][1].ENA
ld_r => regs[13][0].ENA
ld_r => regs[12][15].ENA
ld_r => regs[12][14].ENA
ld_r => regs[12][13].ENA
ld_r => regs[12][12].ENA
ld_r => regs[12][11].ENA
ld_r => regs[12][10].ENA
ld_r => regs[12][9].ENA
ld_r => regs[12][8].ENA
ld_r => regs[12][7].ENA
ld_r => regs[12][6].ENA
ld_r => regs[12][5].ENA
ld_r => regs[12][4].ENA
ld_r => regs[12][3].ENA
ld_r => regs[12][2].ENA
ld_r => regs[12][1].ENA
ld_r => regs[12][0].ENA
ld_r => regs[11][15].ENA
ld_r => regs[11][14].ENA
ld_r => regs[11][13].ENA
ld_r => regs[11][12].ENA
ld_r => regs[11][11].ENA
ld_r => regs[11][10].ENA
ld_r => regs[11][9].ENA
ld_r => regs[11][8].ENA
ld_r => regs[11][7].ENA
ld_r => regs[11][6].ENA
ld_r => regs[11][5].ENA
ld_r => regs[11][4].ENA
ld_r => regs[11][3].ENA
ld_r => regs[11][2].ENA
ld_r => regs[11][1].ENA
ld_r => regs[11][0].ENA
ld_r => regs[10][15].ENA
ld_r => regs[10][14].ENA
ld_r => regs[10][13].ENA
ld_r => regs[10][12].ENA
ld_r => regs[10][11].ENA
ld_r => regs[10][10].ENA
ld_r => regs[10][9].ENA
ld_r => regs[10][8].ENA
ld_r => regs[10][7].ENA
ld_r => regs[10][6].ENA
ld_r => regs[10][5].ENA
ld_r => regs[10][4].ENA
ld_r => regs[10][3].ENA
ld_r => regs[10][2].ENA
ld_r => regs[10][1].ENA
ld_r => regs[10][0].ENA
ld_r => regs[9][15].ENA
ld_r => regs[9][14].ENA
ld_r => regs[9][13].ENA
ld_r => regs[9][12].ENA
ld_r => regs[9][11].ENA
ld_r => regs[9][10].ENA
ld_r => regs[9][9].ENA
ld_r => regs[9][8].ENA
ld_r => regs[9][7].ENA
ld_r => regs[9][6].ENA
ld_r => regs[9][5].ENA
ld_r => regs[9][4].ENA
ld_r => regs[9][3].ENA
ld_r => regs[9][2].ENA
ld_r => regs[9][1].ENA
ld_r => regs[9][0].ENA
ld_r => regs[8][15].ENA
ld_r => regs[8][14].ENA
ld_r => regs[8][13].ENA
ld_r => regs[8][12].ENA
ld_r => regs[8][11].ENA
ld_r => regs[8][10].ENA
ld_r => regs[8][9].ENA
ld_r => regs[8][8].ENA
ld_r => regs[8][7].ENA
ld_r => regs[8][6].ENA
ld_r => regs[8][5].ENA
ld_r => regs[8][4].ENA
ld_r => regs[8][3].ENA
ld_r => regs[8][2].ENA
ld_r => regs[8][1].ENA
ld_r => regs[8][0].ENA
ld_r => regs[7][15].ENA
ld_r => regs[7][14].ENA
ld_r => regs[7][13].ENA
ld_r => regs[7][12].ENA
ld_r => regs[7][11].ENA
ld_r => regs[7][10].ENA
ld_r => regs[7][9].ENA
ld_r => regs[7][8].ENA
ld_r => regs[7][7].ENA
ld_r => regs[7][6].ENA
ld_r => regs[7][5].ENA
ld_r => regs[7][4].ENA
ld_r => regs[7][3].ENA
ld_r => regs[7][2].ENA
ld_r => regs[7][1].ENA
ld_r => regs[7][0].ENA
ld_r => regs[6][15].ENA
ld_r => regs[6][14].ENA
ld_r => regs[6][13].ENA
ld_r => regs[6][12].ENA
ld_r => regs[6][11].ENA
ld_r => regs[6][10].ENA
ld_r => regs[6][9].ENA
ld_r => regs[6][8].ENA
ld_r => regs[6][7].ENA
ld_r => regs[6][6].ENA
ld_r => regs[6][5].ENA
ld_r => regs[6][4].ENA
ld_r => regs[6][3].ENA
ld_r => regs[6][2].ENA
ld_r => regs[6][1].ENA
ld_r => regs[6][0].ENA
ld_r => regs[5][15].ENA
ld_r => regs[5][14].ENA
ld_r => regs[5][13].ENA
ld_r => regs[5][12].ENA
ld_r => regs[5][11].ENA
ld_r => regs[5][10].ENA
ld_r => regs[5][9].ENA
ld_r => regs[5][8].ENA
ld_r => regs[5][7].ENA
ld_r => regs[5][6].ENA
ld_r => regs[5][5].ENA
ld_r => regs[5][4].ENA
ld_r => regs[5][3].ENA
ld_r => regs[5][2].ENA
ld_r => regs[5][1].ENA
ld_r => regs[5][0].ENA
ld_r => regs[4][15].ENA
ld_r => regs[4][14].ENA
ld_r => regs[4][13].ENA
ld_r => regs[4][12].ENA
ld_r => regs[4][11].ENA
ld_r => regs[4][10].ENA
ld_r => regs[4][9].ENA
ld_r => regs[4][8].ENA
ld_r => regs[4][7].ENA
ld_r => regs[4][6].ENA
ld_r => regs[4][5].ENA
ld_r => regs[4][4].ENA
ld_r => regs[4][3].ENA
ld_r => regs[4][2].ENA
ld_r => regs[4][1].ENA
ld_r => regs[4][0].ENA
ld_r => regs[3][15].ENA
ld_r => regs[3][14].ENA
ld_r => regs[3][13].ENA
ld_r => regs[3][12].ENA
ld_r => regs[3][11].ENA
ld_r => regs[3][10].ENA
ld_r => regs[3][9].ENA
ld_r => regs[3][8].ENA
ld_r => regs[3][7].ENA
ld_r => regs[3][6].ENA
ld_r => regs[3][5].ENA
ld_r => regs[3][4].ENA
ld_r => regs[3][3].ENA
ld_r => regs[3][2].ENA
ld_r => regs[3][1].ENA
ld_r => regs[3][0].ENA
ld_r => regs[2][15].ENA
ld_r => regs[2][14].ENA
ld_r => regs[2][13].ENA
ld_r => regs[2][12].ENA
ld_r => regs[2][11].ENA
ld_r => regs[2][10].ENA
ld_r => regs[2][9].ENA
ld_r => regs[2][8].ENA
ld_r => regs[2][7].ENA
ld_r => regs[2][6].ENA
ld_r => regs[2][5].ENA
ld_r => regs[2][4].ENA
ld_r => regs[2][3].ENA
ld_r => regs[2][2].ENA
ld_r => regs[2][1].ENA
ld_r => regs[2][0].ENA
ld_r => regs[1][15].ENA
ld_r => regs[1][14].ENA
ld_r => regs[1][13].ENA
ld_r => regs[1][12].ENA
ld_r => regs[1][11].ENA
ld_r => regs[1][10].ENA
ld_r => regs[1][9].ENA
ld_r => regs[1][8].ENA
ld_r => regs[1][7].ENA
ld_r => regs[1][6].ENA
ld_r => regs[1][5].ENA
ld_r => regs[1][4].ENA
ld_r => regs[1][3].ENA
ld_r => regs[1][2].ENA
ld_r => regs[1][1].ENA
ld_r => regs[1][0].ENA
sel_z[0] => Decoder0.IN3
sel_z[0] => Mux32.IN3
sel_z[0] => Mux33.IN3
sel_z[0] => Mux34.IN3
sel_z[0] => Mux35.IN3
sel_z[0] => Mux36.IN3
sel_z[0] => Mux37.IN3
sel_z[0] => Mux38.IN3
sel_z[0] => Mux39.IN3
sel_z[0] => Mux40.IN3
sel_z[0] => Mux41.IN3
sel_z[0] => Mux42.IN3
sel_z[0] => Mux43.IN3
sel_z[0] => Mux44.IN3
sel_z[0] => Mux45.IN3
sel_z[0] => Mux46.IN3
sel_z[0] => Mux47.IN3
sel_z[1] => Decoder0.IN2
sel_z[1] => Mux32.IN2
sel_z[1] => Mux33.IN2
sel_z[1] => Mux34.IN2
sel_z[1] => Mux35.IN2
sel_z[1] => Mux36.IN2
sel_z[1] => Mux37.IN2
sel_z[1] => Mux38.IN2
sel_z[1] => Mux39.IN2
sel_z[1] => Mux40.IN2
sel_z[1] => Mux41.IN2
sel_z[1] => Mux42.IN2
sel_z[1] => Mux43.IN2
sel_z[1] => Mux44.IN2
sel_z[1] => Mux45.IN2
sel_z[1] => Mux46.IN2
sel_z[1] => Mux47.IN2
sel_z[2] => Decoder0.IN1
sel_z[2] => Mux32.IN1
sel_z[2] => Mux33.IN1
sel_z[2] => Mux34.IN1
sel_z[2] => Mux35.IN1
sel_z[2] => Mux36.IN1
sel_z[2] => Mux37.IN1
sel_z[2] => Mux38.IN1
sel_z[2] => Mux39.IN1
sel_z[2] => Mux40.IN1
sel_z[2] => Mux41.IN1
sel_z[2] => Mux42.IN1
sel_z[2] => Mux43.IN1
sel_z[2] => Mux44.IN1
sel_z[2] => Mux45.IN1
sel_z[2] => Mux46.IN1
sel_z[2] => Mux47.IN1
sel_z[3] => Decoder0.IN0
sel_z[3] => Mux32.IN0
sel_z[3] => Mux33.IN0
sel_z[3] => Mux34.IN0
sel_z[3] => Mux35.IN0
sel_z[3] => Mux36.IN0
sel_z[3] => Mux37.IN0
sel_z[3] => Mux38.IN0
sel_z[3] => Mux39.IN0
sel_z[3] => Mux40.IN0
sel_z[3] => Mux41.IN0
sel_z[3] => Mux42.IN0
sel_z[3] => Mux43.IN0
sel_z[3] => Mux44.IN0
sel_z[3] => Mux45.IN0
sel_z[3] => Mux46.IN0
sel_z[3] => Mux47.IN0
sel_x[0] => Mux16.IN3
sel_x[0] => Mux17.IN3
sel_x[0] => Mux18.IN3
sel_x[0] => Mux19.IN3
sel_x[0] => Mux20.IN3
sel_x[0] => Mux21.IN3
sel_x[0] => Mux22.IN3
sel_x[0] => Mux23.IN3
sel_x[0] => Mux24.IN3
sel_x[0] => Mux25.IN3
sel_x[0] => Mux26.IN3
sel_x[0] => Mux27.IN3
sel_x[0] => Mux28.IN3
sel_x[0] => Mux29.IN3
sel_x[0] => Mux30.IN3
sel_x[0] => Mux31.IN3
sel_x[1] => Mux16.IN2
sel_x[1] => Mux17.IN2
sel_x[1] => Mux18.IN2
sel_x[1] => Mux19.IN2
sel_x[1] => Mux20.IN2
sel_x[1] => Mux21.IN2
sel_x[1] => Mux22.IN2
sel_x[1] => Mux23.IN2
sel_x[1] => Mux24.IN2
sel_x[1] => Mux25.IN2
sel_x[1] => Mux26.IN2
sel_x[1] => Mux27.IN2
sel_x[1] => Mux28.IN2
sel_x[1] => Mux29.IN2
sel_x[1] => Mux30.IN2
sel_x[1] => Mux31.IN2
sel_x[2] => Mux16.IN1
sel_x[2] => Mux17.IN1
sel_x[2] => Mux18.IN1
sel_x[2] => Mux19.IN1
sel_x[2] => Mux20.IN1
sel_x[2] => Mux21.IN1
sel_x[2] => Mux22.IN1
sel_x[2] => Mux23.IN1
sel_x[2] => Mux24.IN1
sel_x[2] => Mux25.IN1
sel_x[2] => Mux26.IN1
sel_x[2] => Mux27.IN1
sel_x[2] => Mux28.IN1
sel_x[2] => Mux29.IN1
sel_x[2] => Mux30.IN1
sel_x[2] => Mux31.IN1
sel_x[3] => Mux16.IN0
sel_x[3] => Mux17.IN0
sel_x[3] => Mux18.IN0
sel_x[3] => Mux19.IN0
sel_x[3] => Mux20.IN0
sel_x[3] => Mux21.IN0
sel_x[3] => Mux22.IN0
sel_x[3] => Mux23.IN0
sel_x[3] => Mux24.IN0
sel_x[3] => Mux25.IN0
sel_x[3] => Mux26.IN0
sel_x[3] => Mux27.IN0
sel_x[3] => Mux28.IN0
sel_x[3] => Mux29.IN0
sel_x[3] => Mux30.IN0
sel_x[3] => Mux31.IN0
rx[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rx[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rx[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rx[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rx[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rx[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rx[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rx[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rx[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rx[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rx[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rx[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rx[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rx[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rx[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rx[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rz[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rz[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rz[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rz[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rz[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rz[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rz[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rz[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rz[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rz[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rz[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rz[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rz[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rz[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rz[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rz[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
rf_input_sel[0] => Mux0.IN5
rf_input_sel[0] => Mux1.IN5
rf_input_sel[0] => Mux2.IN5
rf_input_sel[0] => Mux3.IN5
rf_input_sel[0] => Mux4.IN5
rf_input_sel[0] => Mux5.IN5
rf_input_sel[0] => Mux6.IN5
rf_input_sel[0] => Mux7.IN5
rf_input_sel[0] => Mux8.IN5
rf_input_sel[0] => Mux9.IN5
rf_input_sel[0] => Mux10.IN5
rf_input_sel[0] => Mux11.IN5
rf_input_sel[0] => Mux12.IN5
rf_input_sel[0] => Mux13.IN5
rf_input_sel[0] => Mux14.IN5
rf_input_sel[0] => Mux15.IN3
rf_input_sel[1] => Mux0.IN4
rf_input_sel[1] => Mux1.IN4
rf_input_sel[1] => Mux2.IN4
rf_input_sel[1] => Mux3.IN4
rf_input_sel[1] => Mux4.IN4
rf_input_sel[1] => Mux5.IN4
rf_input_sel[1] => Mux6.IN4
rf_input_sel[1] => Mux7.IN4
rf_input_sel[1] => Mux8.IN4
rf_input_sel[1] => Mux9.IN4
rf_input_sel[1] => Mux10.IN4
rf_input_sel[1] => Mux11.IN4
rf_input_sel[1] => Mux12.IN4
rf_input_sel[1] => Mux13.IN4
rf_input_sel[1] => Mux14.IN4
rf_input_sel[1] => Mux15.IN2
rf_input_sel[2] => Mux0.IN3
rf_input_sel[2] => Mux1.IN3
rf_input_sel[2] => Mux2.IN3
rf_input_sel[2] => Mux3.IN3
rf_input_sel[2] => Mux4.IN3
rf_input_sel[2] => Mux5.IN3
rf_input_sel[2] => Mux6.IN3
rf_input_sel[2] => Mux7.IN3
rf_input_sel[2] => Mux8.IN3
rf_input_sel[2] => Mux9.IN3
rf_input_sel[2] => Mux10.IN3
rf_input_sel[2] => Mux11.IN3
rf_input_sel[2] => Mux12.IN3
rf_input_sel[2] => Mux13.IN3
rf_input_sel[2] => Mux14.IN3
rf_input_sel[2] => Mux15.IN1
ir_operand[0] => Mux15.IN4
ir_operand[1] => Mux14.IN6
ir_operand[2] => Mux13.IN6
ir_operand[3] => Mux12.IN6
ir_operand[4] => Mux11.IN6
ir_operand[5] => Mux10.IN6
ir_operand[6] => Mux9.IN6
ir_operand[7] => Mux8.IN6
ir_operand[8] => Mux7.IN6
ir_operand[9] => Mux6.IN6
ir_operand[10] => Mux5.IN6
ir_operand[11] => Mux4.IN6
ir_operand[12] => Mux3.IN6
ir_operand[13] => Mux2.IN6
ir_operand[14] => Mux1.IN6
ir_operand[15] => Mux0.IN6
dm_out[0] => Mux15.IN5
dm_out[1] => Mux14.IN7
dm_out[2] => Mux13.IN7
dm_out[3] => Mux12.IN7
dm_out[4] => Mux11.IN7
dm_out[5] => Mux10.IN7
dm_out[6] => Mux9.IN7
dm_out[7] => Mux8.IN7
dm_out[8] => Mux7.IN7
dm_out[9] => Mux6.IN7
dm_out[10] => Mux5.IN7
dm_out[11] => Mux4.IN7
dm_out[12] => Mux3.IN7
dm_out[13] => Mux2.IN7
dm_out[14] => Mux1.IN7
dm_out[15] => Mux0.IN7
aluout[0] => Mux15.IN6
aluout[1] => Mux14.IN8
aluout[2] => Mux13.IN8
aluout[3] => Mux12.IN8
aluout[4] => Mux11.IN8
aluout[5] => Mux10.IN8
aluout[6] => Mux9.IN8
aluout[7] => Mux8.IN8
aluout[8] => Mux7.IN8
aluout[9] => Mux6.IN8
aluout[10] => Mux5.IN8
aluout[11] => Mux4.IN8
aluout[12] => Mux3.IN8
aluout[13] => Mux2.IN8
aluout[14] => Mux1.IN8
aluout[15] => Mux0.IN8
rz_max[0] => Mux15.IN7
rz_max[1] => Mux14.IN9
rz_max[2] => Mux13.IN9
rz_max[3] => Mux12.IN9
rz_max[4] => Mux11.IN9
rz_max[5] => Mux10.IN9
rz_max[6] => Mux9.IN9
rz_max[7] => Mux8.IN9
rz_max[8] => Mux7.IN9
rz_max[9] => Mux6.IN9
rz_max[10] => Mux5.IN9
rz_max[11] => Mux4.IN9
rz_max[12] => Mux3.IN9
rz_max[13] => Mux2.IN9
rz_max[14] => Mux1.IN9
rz_max[15] => Mux0.IN9
sip_hold[0] => Mux15.IN8
sip_hold[1] => Mux14.IN10
sip_hold[2] => Mux13.IN10
sip_hold[3] => Mux12.IN10
sip_hold[4] => Mux11.IN10
sip_hold[5] => Mux10.IN10
sip_hold[6] => Mux9.IN10
sip_hold[7] => Mux8.IN10
sip_hold[8] => Mux7.IN10
sip_hold[9] => Mux6.IN10
sip_hold[10] => Mux5.IN10
sip_hold[11] => Mux4.IN10
sip_hold[12] => Mux3.IN10
sip_hold[13] => Mux2.IN10
sip_hold[14] => Mux1.IN10
sip_hold[15] => Mux0.IN10
er_temp => Mux15.IN9
r7[0] <= regs[7][0].DB_MAX_OUTPUT_PORT_TYPE
r7[1] <= regs[7][1].DB_MAX_OUTPUT_PORT_TYPE
r7[2] <= regs[7][2].DB_MAX_OUTPUT_PORT_TYPE
r7[3] <= regs[7][3].DB_MAX_OUTPUT_PORT_TYPE
r7[4] <= regs[7][4].DB_MAX_OUTPUT_PORT_TYPE
r7[5] <= regs[7][5].DB_MAX_OUTPUT_PORT_TYPE
r7[6] <= regs[7][6].DB_MAX_OUTPUT_PORT_TYPE
r7[7] <= regs[7][7].DB_MAX_OUTPUT_PORT_TYPE
r7[8] <= regs[7][8].DB_MAX_OUTPUT_PORT_TYPE
r7[9] <= regs[7][9].DB_MAX_OUTPUT_PORT_TYPE
r7[10] <= regs[7][10].DB_MAX_OUTPUT_PORT_TYPE
r7[11] <= regs[7][11].DB_MAX_OUTPUT_PORT_TYPE
r7[12] <= regs[7][12].DB_MAX_OUTPUT_PORT_TYPE
r7[13] <= regs[7][13].DB_MAX_OUTPUT_PORT_TYPE
r7[14] <= regs[7][14].DB_MAX_OUTPUT_PORT_TYPE
r7[15] <= regs[7][15].DB_MAX_OUTPUT_PORT_TYPE
dprr_res => regs.DATAB
dprr_res_reg => Mux15.IN10
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT


|fetch_decode_control|registers:inst7
clk => dprr[1]~reg0.CLK
clk => dprr[0]~reg0.CLK
clk => sop[0]~reg0.CLK
clk => sop[1]~reg0.CLK
clk => sop[2]~reg0.CLK
clk => sop[3]~reg0.CLK
clk => sop[4]~reg0.CLK
clk => sop[5]~reg0.CLK
clk => sop[6]~reg0.CLK
clk => sop[7]~reg0.CLK
clk => sop[8]~reg0.CLK
clk => sop[9]~reg0.CLK
clk => sop[10]~reg0.CLK
clk => sop[11]~reg0.CLK
clk => sop[12]~reg0.CLK
clk => sop[13]~reg0.CLK
clk => sop[14]~reg0.CLK
clk => sop[15]~reg0.CLK
clk => sip_r[0]~reg0.CLK
clk => sip_r[1]~reg0.CLK
clk => sip_r[2]~reg0.CLK
clk => sip_r[3]~reg0.CLK
clk => sip_r[4]~reg0.CLK
clk => sip_r[5]~reg0.CLK
clk => sip_r[6]~reg0.CLK
clk => sip_r[7]~reg0.CLK
clk => sip_r[8]~reg0.CLK
clk => sip_r[9]~reg0.CLK
clk => sip_r[10]~reg0.CLK
clk => sip_r[11]~reg0.CLK
clk => sip_r[12]~reg0.CLK
clk => sip_r[13]~reg0.CLK
clk => sip_r[14]~reg0.CLK
clk => sip_r[15]~reg0.CLK
clk => svop[0]~reg0.CLK
clk => svop[1]~reg0.CLK
clk => svop[2]~reg0.CLK
clk => svop[3]~reg0.CLK
clk => svop[4]~reg0.CLK
clk => svop[5]~reg0.CLK
clk => svop[6]~reg0.CLK
clk => svop[7]~reg0.CLK
clk => svop[8]~reg0.CLK
clk => svop[9]~reg0.CLK
clk => svop[10]~reg0.CLK
clk => svop[11]~reg0.CLK
clk => svop[12]~reg0.CLK
clk => svop[13]~reg0.CLK
clk => svop[14]~reg0.CLK
clk => svop[15]~reg0.CLK
clk => eot~reg0.CLK
clk => er~reg0.CLK
clk => dpcr[0]~reg0.CLK
clk => dpcr[1]~reg0.CLK
clk => dpcr[2]~reg0.CLK
clk => dpcr[3]~reg0.CLK
clk => dpcr[4]~reg0.CLK
clk => dpcr[5]~reg0.CLK
clk => dpcr[6]~reg0.CLK
clk => dpcr[7]~reg0.CLK
clk => dpcr[8]~reg0.CLK
clk => dpcr[9]~reg0.CLK
clk => dpcr[10]~reg0.CLK
clk => dpcr[11]~reg0.CLK
clk => dpcr[12]~reg0.CLK
clk => dpcr[13]~reg0.CLK
clk => dpcr[14]~reg0.CLK
clk => dpcr[15]~reg0.CLK
clk => dpcr[16]~reg0.CLK
clk => dpcr[17]~reg0.CLK
clk => dpcr[18]~reg0.CLK
clk => dpcr[19]~reg0.CLK
clk => dpcr[20]~reg0.CLK
clk => dpcr[21]~reg0.CLK
clk => dpcr[22]~reg0.CLK
clk => dpcr[23]~reg0.CLK
clk => dpcr[24]~reg0.CLK
clk => dpcr[25]~reg0.CLK
clk => dpcr[26]~reg0.CLK
clk => dpcr[27]~reg0.CLK
clk => dpcr[28]~reg0.CLK
clk => dpcr[29]~reg0.CLK
clk => dpcr[30]~reg0.CLK
clk => dpcr[31]~reg0.CLK
reset => dprr[1]~reg0.PRESET
reset => dprr[0]~reg0.ACLR
reset => sop[0]~reg0.ACLR
reset => sop[1]~reg0.ACLR
reset => sop[2]~reg0.ACLR
reset => sop[3]~reg0.ACLR
reset => sop[4]~reg0.ACLR
reset => sop[5]~reg0.ACLR
reset => sop[6]~reg0.ACLR
reset => sop[7]~reg0.ACLR
reset => sop[8]~reg0.ACLR
reset => sop[9]~reg0.ACLR
reset => sop[10]~reg0.ACLR
reset => sop[11]~reg0.ACLR
reset => sop[12]~reg0.ACLR
reset => sop[13]~reg0.ACLR
reset => sop[14]~reg0.ACLR
reset => sop[15]~reg0.ACLR
reset => sip_r[0]~reg0.ACLR
reset => sip_r[1]~reg0.ACLR
reset => sip_r[2]~reg0.ACLR
reset => sip_r[3]~reg0.ACLR
reset => sip_r[4]~reg0.ACLR
reset => sip_r[5]~reg0.ACLR
reset => sip_r[6]~reg0.ACLR
reset => sip_r[7]~reg0.ACLR
reset => sip_r[8]~reg0.ACLR
reset => sip_r[9]~reg0.ACLR
reset => sip_r[10]~reg0.ACLR
reset => sip_r[11]~reg0.ACLR
reset => sip_r[12]~reg0.ACLR
reset => sip_r[13]~reg0.ACLR
reset => sip_r[14]~reg0.ACLR
reset => sip_r[15]~reg0.ACLR
reset => svop[0]~reg0.ACLR
reset => svop[1]~reg0.ACLR
reset => svop[2]~reg0.ACLR
reset => svop[3]~reg0.ACLR
reset => svop[4]~reg0.ACLR
reset => svop[5]~reg0.ACLR
reset => svop[6]~reg0.ACLR
reset => svop[7]~reg0.ACLR
reset => svop[8]~reg0.ACLR
reset => svop[9]~reg0.ACLR
reset => svop[10]~reg0.ACLR
reset => svop[11]~reg0.ACLR
reset => svop[12]~reg0.ACLR
reset => svop[13]~reg0.ACLR
reset => svop[14]~reg0.ACLR
reset => svop[15]~reg0.ACLR
reset => eot~reg0.ACLR
reset => er~reg0.ACLR
reset => dpcr[0]~reg0.ACLR
reset => dpcr[1]~reg0.ACLR
reset => dpcr[2]~reg0.ACLR
reset => dpcr[3]~reg0.ACLR
reset => dpcr[4]~reg0.ACLR
reset => dpcr[5]~reg0.ACLR
reset => dpcr[6]~reg0.ACLR
reset => dpcr[7]~reg0.ACLR
reset => dpcr[8]~reg0.ACLR
reset => dpcr[9]~reg0.ACLR
reset => dpcr[10]~reg0.ACLR
reset => dpcr[11]~reg0.ACLR
reset => dpcr[12]~reg0.ACLR
reset => dpcr[13]~reg0.ACLR
reset => dpcr[14]~reg0.ACLR
reset => dpcr[15]~reg0.ACLR
reset => dpcr[16]~reg0.ACLR
reset => dpcr[17]~reg0.ACLR
reset => dpcr[18]~reg0.ACLR
reset => dpcr[19]~reg0.ACLR
reset => dpcr[20]~reg0.ACLR
reset => dpcr[21]~reg0.ACLR
reset => dpcr[22]~reg0.ACLR
reset => dpcr[23]~reg0.ACLR
reset => dpcr[24]~reg0.ACLR
reset => dpcr[25]~reg0.ACLR
reset => dpcr[26]~reg0.ACLR
reset => dpcr[27]~reg0.ACLR
reset => dpcr[28]~reg0.ACLR
reset => dpcr[29]~reg0.ACLR
reset => dpcr[30]~reg0.ACLR
reset => dpcr[31]~reg0.ACLR
dpcr[0] <= dpcr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[1] <= dpcr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[2] <= dpcr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[3] <= dpcr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[4] <= dpcr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[5] <= dpcr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[6] <= dpcr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[7] <= dpcr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[8] <= dpcr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[9] <= dpcr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[10] <= dpcr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[11] <= dpcr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[12] <= dpcr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[13] <= dpcr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[14] <= dpcr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[15] <= dpcr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[16] <= dpcr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[17] <= dpcr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[18] <= dpcr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[19] <= dpcr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[20] <= dpcr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[21] <= dpcr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[22] <= dpcr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[23] <= dpcr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[24] <= dpcr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[25] <= dpcr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[26] <= dpcr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[27] <= dpcr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[28] <= dpcr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[29] <= dpcr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[30] <= dpcr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[31] <= dpcr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r7[0] => dpcr.DATAB
r7[1] => dpcr.DATAB
r7[2] => dpcr.DATAB
r7[3] => dpcr.DATAB
r7[4] => dpcr.DATAB
r7[5] => dpcr.DATAB
r7[6] => dpcr.DATAB
r7[7] => dpcr.DATAB
r7[8] => dpcr.DATAB
r7[9] => dpcr.DATAB
r7[10] => dpcr.DATAB
r7[11] => dpcr.DATAB
r7[12] => dpcr.DATAB
r7[13] => dpcr.DATAB
r7[14] => dpcr.DATAB
r7[15] => dpcr.DATAB
rx[0] => dpcr.DATAA
rx[0] => dpcr.DATAB
rx[0] => svop[0]~reg0.DATAIN
rx[0] => sop[0]~reg0.DATAIN
rx[1] => dpcr.DATAA
rx[1] => dpcr.DATAB
rx[1] => svop[1]~reg0.DATAIN
rx[1] => sop[1]~reg0.DATAIN
rx[2] => dpcr.DATAA
rx[2] => dpcr.DATAB
rx[2] => svop[2]~reg0.DATAIN
rx[2] => sop[2]~reg0.DATAIN
rx[3] => dpcr.DATAA
rx[3] => dpcr.DATAB
rx[3] => svop[3]~reg0.DATAIN
rx[3] => sop[3]~reg0.DATAIN
rx[4] => dpcr.DATAA
rx[4] => dpcr.DATAB
rx[4] => svop[4]~reg0.DATAIN
rx[4] => sop[4]~reg0.DATAIN
rx[5] => dpcr.DATAA
rx[5] => dpcr.DATAB
rx[5] => svop[5]~reg0.DATAIN
rx[5] => sop[5]~reg0.DATAIN
rx[6] => dpcr.DATAA
rx[6] => dpcr.DATAB
rx[6] => svop[6]~reg0.DATAIN
rx[6] => sop[6]~reg0.DATAIN
rx[7] => dpcr.DATAA
rx[7] => dpcr.DATAB
rx[7] => svop[7]~reg0.DATAIN
rx[7] => sop[7]~reg0.DATAIN
rx[8] => dpcr.DATAA
rx[8] => dpcr.DATAB
rx[8] => svop[8]~reg0.DATAIN
rx[8] => sop[8]~reg0.DATAIN
rx[9] => dpcr.DATAA
rx[9] => dpcr.DATAB
rx[9] => svop[9]~reg0.DATAIN
rx[9] => sop[9]~reg0.DATAIN
rx[10] => dpcr.DATAA
rx[10] => dpcr.DATAB
rx[10] => svop[10]~reg0.DATAIN
rx[10] => sop[10]~reg0.DATAIN
rx[11] => dpcr.DATAA
rx[11] => dpcr.DATAB
rx[11] => svop[11]~reg0.DATAIN
rx[11] => sop[11]~reg0.DATAIN
rx[12] => dpcr.DATAA
rx[12] => dpcr.DATAB
rx[12] => svop[12]~reg0.DATAIN
rx[12] => sop[12]~reg0.DATAIN
rx[13] => dpcr.DATAA
rx[13] => dpcr.DATAB
rx[13] => svop[13]~reg0.DATAIN
rx[13] => sop[13]~reg0.DATAIN
rx[14] => dpcr.DATAA
rx[14] => dpcr.DATAB
rx[14] => svop[14]~reg0.DATAIN
rx[14] => sop[14]~reg0.DATAIN
rx[15] => dpcr.DATAA
rx[15] => dpcr.DATAB
rx[15] => svop[15]~reg0.DATAIN
rx[15] => sop[15]~reg0.DATAIN
ir_operand[0] => dpcr.DATAA
ir_operand[1] => dpcr.DATAA
ir_operand[2] => dpcr.DATAA
ir_operand[3] => dpcr.DATAA
ir_operand[4] => dpcr.DATAA
ir_operand[5] => dpcr.DATAA
ir_operand[6] => dpcr.DATAA
ir_operand[7] => dpcr.DATAA
ir_operand[8] => dpcr.DATAA
ir_operand[9] => dpcr.DATAA
ir_operand[10] => dpcr.DATAA
ir_operand[11] => dpcr.DATAA
ir_operand[12] => dpcr.DATAA
ir_operand[13] => dpcr.DATAA
ir_operand[14] => dpcr.DATAA
ir_operand[15] => dpcr.DATAA
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_wr => dpcr[31]~reg0.ENA
dpcr_wr => dpcr[30]~reg0.ENA
dpcr_wr => dpcr[29]~reg0.ENA
dpcr_wr => dpcr[28]~reg0.ENA
dpcr_wr => dpcr[27]~reg0.ENA
dpcr_wr => dpcr[26]~reg0.ENA
dpcr_wr => dpcr[25]~reg0.ENA
dpcr_wr => dpcr[24]~reg0.ENA
dpcr_wr => dpcr[23]~reg0.ENA
dpcr_wr => dpcr[22]~reg0.ENA
dpcr_wr => dpcr[21]~reg0.ENA
dpcr_wr => dpcr[20]~reg0.ENA
dpcr_wr => dpcr[19]~reg0.ENA
dpcr_wr => dpcr[18]~reg0.ENA
dpcr_wr => dpcr[17]~reg0.ENA
dpcr_wr => dpcr[16]~reg0.ENA
dpcr_wr => dpcr[15]~reg0.ENA
dpcr_wr => dpcr[14]~reg0.ENA
dpcr_wr => dpcr[13]~reg0.ENA
dpcr_wr => dpcr[12]~reg0.ENA
dpcr_wr => dpcr[11]~reg0.ENA
dpcr_wr => dpcr[10]~reg0.ENA
dpcr_wr => dpcr[9]~reg0.ENA
dpcr_wr => dpcr[8]~reg0.ENA
dpcr_wr => dpcr[7]~reg0.ENA
dpcr_wr => dpcr[6]~reg0.ENA
dpcr_wr => dpcr[5]~reg0.ENA
dpcr_wr => dpcr[4]~reg0.ENA
dpcr_wr => dpcr[3]~reg0.ENA
dpcr_wr => dpcr[2]~reg0.ENA
dpcr_wr => dpcr[1]~reg0.ENA
dpcr_wr => dpcr[0]~reg0.ENA
er <= er~reg0.DB_MAX_OUTPUT_PORT_TYPE
er_wr => er.OUTPUTSELECT
er_clr => er.OUTPUTSELECT
eot <= eot~reg0.DB_MAX_OUTPUT_PORT_TYPE
eot_wr => eot.OUTPUTSELECT
eot_clr => eot.OUTPUTSELECT
svop[0] <= svop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[1] <= svop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[2] <= svop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[3] <= svop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[4] <= svop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[5] <= svop[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[6] <= svop[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[7] <= svop[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[8] <= svop[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[9] <= svop[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[10] <= svop[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[11] <= svop[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[12] <= svop[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[13] <= svop[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[14] <= svop[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[15] <= svop[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop_wr => svop[15]~reg0.ENA
svop_wr => svop[14]~reg0.ENA
svop_wr => svop[13]~reg0.ENA
svop_wr => svop[12]~reg0.ENA
svop_wr => svop[11]~reg0.ENA
svop_wr => svop[10]~reg0.ENA
svop_wr => svop[9]~reg0.ENA
svop_wr => svop[8]~reg0.ENA
svop_wr => svop[7]~reg0.ENA
svop_wr => svop[6]~reg0.ENA
svop_wr => svop[5]~reg0.ENA
svop_wr => svop[4]~reg0.ENA
svop_wr => svop[3]~reg0.ENA
svop_wr => svop[2]~reg0.ENA
svop_wr => svop[1]~reg0.ENA
svop_wr => svop[0]~reg0.ENA
sip_r[0] <= sip_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[1] <= sip_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[2] <= sip_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[3] <= sip_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[4] <= sip_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[5] <= sip_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[6] <= sip_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[7] <= sip_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[8] <= sip_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[9] <= sip_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[10] <= sip_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[11] <= sip_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[12] <= sip_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[13] <= sip_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[14] <= sip_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[15] <= sip_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip[0] => sip_r[0]~reg0.DATAIN
sip[1] => sip_r[1]~reg0.DATAIN
sip[2] => sip_r[2]~reg0.DATAIN
sip[3] => sip_r[3]~reg0.DATAIN
sip[4] => sip_r[4]~reg0.DATAIN
sip[5] => sip_r[5]~reg0.DATAIN
sip[6] => sip_r[6]~reg0.DATAIN
sip[7] => sip_r[7]~reg0.DATAIN
sip[8] => sip_r[8]~reg0.DATAIN
sip[9] => sip_r[9]~reg0.DATAIN
sip[10] => sip_r[10]~reg0.DATAIN
sip[11] => sip_r[11]~reg0.DATAIN
sip[12] => sip_r[12]~reg0.DATAIN
sip[13] => sip_r[13]~reg0.DATAIN
sip[14] => sip_r[14]~reg0.DATAIN
sip[15] => sip_r[15]~reg0.DATAIN
sop[0] <= sop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[1] <= sop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[2] <= sop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[3] <= sop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[4] <= sop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[5] <= sop[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[6] <= sop[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[7] <= sop[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[8] <= sop[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[9] <= sop[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[10] <= sop[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[11] <= sop[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[12] <= sop[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[13] <= sop[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[14] <= sop[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[15] <= sop[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop_wr => sop[15]~reg0.ENA
sop_wr => sop[14]~reg0.ENA
sop_wr => sop[13]~reg0.ENA
sop_wr => sop[12]~reg0.ENA
sop_wr => sop[11]~reg0.ENA
sop_wr => sop[10]~reg0.ENA
sop_wr => sop[9]~reg0.ENA
sop_wr => sop[8]~reg0.ENA
sop_wr => sop[7]~reg0.ENA
sop_wr => sop[6]~reg0.ENA
sop_wr => sop[5]~reg0.ENA
sop_wr => sop[4]~reg0.ENA
sop_wr => sop[3]~reg0.ENA
sop_wr => sop[2]~reg0.ENA
sop_wr => sop[1]~reg0.ENA
sop_wr => sop[0]~reg0.ENA
dprr[0] <= dprr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprr[1] <= dprr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq_wr => dprr.OUTPUTSELECT
irq_clr => dprr.OUTPUTSELECT
result_wen => dprr[0]~reg0.ENA
result => dprr[0]~reg0.DATAIN


