\subsection{S\+P\+I\+Tiva\+D\+M\+A.\+h File Reference}
\label{_s_p_i_tiva_d_m_a_8h}\index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}


\subsubsection{Detailed Description}
S\+P\+I driver implementation for a Tiva\+S\+P\+Icontroller using the micro D\+M\+A controller. 

============================================================================

The S\+P\+I header file should be included in an application as follows\+: 
\begin{DoxyCode}
\textcolor{preprocessor}{#include <ti/drivers/SPI.h>}
\textcolor{preprocessor}{#include <ti/drivers/spi/SPITivaDMA.h>}
\end{DoxyCode}


This S\+P\+I driver implementation is designed to operate on a Tiva S\+P\+I controller using a micro D\+M\+A controller.

\paragraph*{S\+P\+I Chip Select}

This S\+P\+I controller supports a hardware chip select pin. Refer to the device\textquotesingle{}s user manual on how this hardware chip select pin behaves in regards to the S\+P\+I frame format.

\begin{TabularC}{3}
\hline
\rowcolor{lightgray}{\bf Chip select type }&{\bf S\+P\+I\+\_\+\+M\+A\+S\+T\+E\+R mode }&{\bf S\+P\+I\+\_\+\+S\+L\+A\+V\+E mode  }\\\cline{1-3}
Hardware chip select &No action is needed by the application to select the peripheral. &See the device documentation on it\textquotesingle{}s chip select requirements.  \\\cline{1-3}
Software chip select &The application is responsible to ensure that correct S\+P\+I slave is selected before performing a \hyperlink{_s_p_i_8h_a989e17f96b54fcc3dc2cac5f8ac6bdb2}{S\+P\+I\+\_\+transfer()}. &See the device documentation on it\textquotesingle{}s chip select requirements.  \\\cline{1-3}
\end{TabularC}


\paragraph*{D\+M\+A Interrupts}

This driver is designed to operation on a micro D\+M\+A. The micro D\+M\+A generates I\+R\+Q on the perpheral\textquotesingle{}s interrupt vector. This implementation automatically installs a D\+M\+A aware Hwi (interrupt) to service the assigned micro D\+M\+A channels.

\paragraph*{Scratch Buffers}

A uint32\+\_\+t scratch buffer is used to allow S\+P\+I\+\_\+transfers where tx\+Buf or rx\+Buf are N\+U\+L\+L. Rather than requiring tx\+Buf or rx\+Buf to have a dummy buffer of size of the transfer count, a single D\+M\+A accessible uint32\+\_\+t scratch buffer is used. When rx\+Buf is N\+U\+L\+L, the u\+D\+M\+A will transfer all the S\+P\+I data receives into the scratch buffer as a \char`\"{}bit-\/bucket\char`\"{}. When rx\+Buf is N\+U\+L\+L, the scratch buffer is initialized to default\+Tx\+Buf\+Value so the u\+D\+M\+A will send some known value. Each S\+P\+I driver instance should uses its own scratch buffer.

\paragraph*{S\+P\+I data frames}

S\+P\+I data frames can be any size from 4-\/bits to 16-\/bits. If the data\+Size in \hyperlink{struct_s_p_i___params}{S\+P\+I\+\_\+\+Params} is greater that 8-\/bits, then the S\+P\+I\+Tiva\+D\+M\+A driver implementation will assume that the \hyperlink{struct_s_p_i___transaction}{S\+P\+I\+\_\+\+Transaction} tx\+Buf and rx\+Buf point to an array of 16-\/bit uint16\+\_\+t elements.

\begin{TabularC}{2}
\hline
\rowcolor{lightgray}{\bf data\+Size }&{\bf buffer element size  }\\\cline{1-2}
4-\/8 bits &uint8\+\_\+t \\\cline{1-2}
9-\/16 bits &uint16\+\_\+t \\\cline{1-2}
\end{TabularC}
\paragraph*{D\+M\+A transfer size limit}

The Tiva micro D\+M\+A contoller only supports data transfers of upto 1024 data frames. A data frame can be 4 to 16 bits in length.

\paragraph*{D\+M\+A accessible memory}

As this driver uses u\+D\+M\+A to transfer data/from data buffers, it is the responsibility of the application to ensure that theses buffers reside in memory that is accessible by the D\+M\+A.

For example, on Concerto devices local S\+R\+A\+M C0 and C1 are N\+O\+T accessible the D\+M\+A. 

{\ttfamily \#include $<$stdint.\+h$>$}\\*
{\ttfamily \#include $<$ti/drivers/\+S\+P\+I.\+h$>$}\\*
{\ttfamily \#include $<$ti/sysbios/knl/\+Semaphore.\+h$>$}\\*
{\ttfamily \#include $<$ti/sysbios/family/arm/m3/\+Hwi.\+h$>$}\\*
Include dependency graph for S\+P\+I\+Tiva\+D\+M\+A.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_s_p_i_tiva_d_m_a_8h__incl}
\end{center}
\end{figure}
\subsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_s_p_i_tiva_d_m_a___h_w_attrs}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+Tiva\+D\+M\+A Hardware attributes. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_p_i_tiva_d_m_a___object}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+Tiva\+D\+M\+A Object. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_s_p_i_tiva_d_m_a_8h_aaa17ecf48f5762e2e1bdb0bab8aacf0c}{ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames}
\end{DoxyCompactItemize}
\subsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned long \hyperlink{_s_p_i_tiva_d_m_a_8h_a4b7e9f3739f6196bed13f9c3c549c96d}{S\+P\+I\+Base\+Addr\+Type}
\item 
typedef unsigned long \hyperlink{_s_p_i_tiva_d_m_a_8h_ac69c2f2d8cda29733c058bf8e0233af7}{S\+P\+I\+Data\+Type}
\item 
typedef enum \hyperlink{_s_p_i_tiva_d_m_a_8h_a65cb55b42cf383ece69876f50ba2d0a4}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size} \hyperlink{_s_p_i_tiva_d_m_a_8h_ae24d181062a7ee8b005ec1718f52a46e}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+Tiva\+D\+M\+A data frame size is used to determine how to configure the D\+M\+A data transfers. This field is to be only used internally. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct_s_p_i_tiva_d_m_a___h_w_attrs}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs} \hyperlink{_s_p_i_tiva_d_m_a_8h_ab2566f4cb348d144220085b8fad1dee6}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+Tiva\+D\+M\+A Hardware attributes. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct_s_p_i_tiva_d_m_a___object}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object} \hyperlink{_s_p_i_tiva_d_m_a_8h_aa431693a87cbc8cced0555e211d34c2b}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+Tiva\+D\+M\+A Object. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct_s_p_i_tiva_d_m_a___object}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object} $\ast$ \hyperlink{_s_p_i_tiva_d_m_a_8h_a4848d0474d4445327fb598373df1a8e3}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Handle}
\end{DoxyCompactItemize}
\subsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{_s_p_i_tiva_d_m_a_8h_a65cb55b42cf383ece69876f50ba2d0a4}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size} \{ \\*
\hyperlink{_s_p_i_tiva_d_m_a_8h_a65cb55b42cf383ece69876f50ba2d0a4aa58606ada645870d2aaef1405aa44544}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+8bit} = 0, 
\\*
\hyperlink{_s_p_i_tiva_d_m_a_8h_a65cb55b42cf383ece69876f50ba2d0a4a4db41d561526d534aa9a0d806a49d42a}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+16bit} = 1
 \}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+Tiva\+D\+M\+A data frame size is used to determine how to configure the D\+M\+A data transfers. This field is to be only used internally. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
const \hyperlink{struct_s_p_i___fxn_table}{S\+P\+I\+\_\+\+Fxn\+Table} \hyperlink{_s_p_i_tiva_d_m_a_8h_a9802f6bf37a0ffb9e685352a7334aa91}{S\+P\+I\+Tiva\+D\+M\+A\+\_\+fxn\+Table}
\end{DoxyCompactItemize}


\subsubsection{Macro Definition Documentation}
\index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}!ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames@{ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames}}
\index{ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames@{ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames}!S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}
\paragraph[{ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames}]{\setlength{\rightskip}{0pt plus 5cm}\#define ti\+\_\+sysbios\+\_\+family\+\_\+arm\+\_\+m3\+\_\+\+Hwi\+\_\+\+\_\+nolocalnames}\label{_s_p_i_tiva_d_m_a_8h_aaa17ecf48f5762e2e1bdb0bab8aacf0c}


\subsubsection{Typedef Documentation}
\index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}!S\+P\+I\+Base\+Addr\+Type@{S\+P\+I\+Base\+Addr\+Type}}
\index{S\+P\+I\+Base\+Addr\+Type@{S\+P\+I\+Base\+Addr\+Type}!S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+Base\+Addr\+Type}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned long {\bf S\+P\+I\+Base\+Addr\+Type}}\label{_s_p_i_tiva_d_m_a_8h_a4b7e9f3739f6196bed13f9c3c549c96d}
\index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}!S\+P\+I\+Data\+Type@{S\+P\+I\+Data\+Type}}
\index{S\+P\+I\+Data\+Type@{S\+P\+I\+Data\+Type}!S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+Data\+Type}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned long {\bf S\+P\+I\+Data\+Type}}\label{_s_p_i_tiva_d_m_a_8h_ac69c2f2d8cda29733c058bf8e0233af7}
\index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}!S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size}}
\index{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size}!S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size}  {\bf S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size}}\label{_s_p_i_tiva_d_m_a_8h_ae24d181062a7ee8b005ec1718f52a46e}


S\+P\+I\+Tiva\+D\+M\+A data frame size is used to determine how to configure the D\+M\+A data transfers. This field is to be only used internally. 

S\+P\+I\+Tiva\+D\+M\+A\+\_\+8bit\+: tx\+Buf and rx\+Buf are arrays of uint8\+\_\+t elements S\+P\+I\+Tiva\+D\+M\+A\+\_\+16bit\+: tx\+Buf and rx\+Buf are arrays of uint16\+\_\+t elements \index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}!S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}}
\index{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}!S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}  {\bf S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+H\+W\+Attrs}}\label{_s_p_i_tiva_d_m_a_8h_ab2566f4cb348d144220085b8fad1dee6}


S\+P\+I\+Tiva\+D\+M\+A Hardware attributes. 

These fields are used by driverlib A\+P\+Is and therefore must be populated by driverlib macro definitions. For Tiva\+Ware these definitions are found in\+:
\begin{DoxyItemize}
\item inc/hw\+\_\+memmap.\+h
\item inc/hw\+\_\+ints.\+h
\item driverlib/udma.\+h
\end{DoxyItemize}

A sample structure is shown below\+: 
\begin{DoxyCode}
1 const SPITivaDMA\_HWAttrs spiTivaDMAobjects[] = \{
2     \{   // Used by TivaWare (Tiva devices!!!)
3         SSI0\_BASE,
4         INT\_SSI0,
5         ~0,         // Interrupt priority
6         &scratchBuffer[0],
7         0,
8         UDMA\_CHANNEL\_SSI0RX,
9         UDMA\_CHANNEL\_SSI0TX,
10         uDMAChannelAssign,
11         UDMA\_CH10\_SSI0RX,
12         UDMA\_CH11\_SSI0TX
13     \},
14     \{   // Used by MWare (Concerto devices!!!)
15         SSI1\_BASE,
16         INT\_SSI1,
17         ~0,         // Interrupt priority
18         &scratchBuffer[1],
19         0,
20         UDMA\_CHANNEL\_SSI1RX,
21         UDMA\_CHANNEL\_SSI1TX,
22         uDMAChannel24\_31SelectDefault,
23         UDMA\_CHAN24\_DEF\_SSI1RX\_M,
24         UDMA\_CHAN25\_DEF\_SSI1TX\_M
25     \},
26 \};
\end{DoxyCode}
 \index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}!S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object}}
\index{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object}!S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object}  {\bf S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object}}\label{_s_p_i_tiva_d_m_a_8h_aa431693a87cbc8cced0555e211d34c2b}


S\+P\+I\+Tiva\+D\+M\+A Object. 

The application must not access any member variables of this structure! \index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}!S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Handle@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Handle}}
\index{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Handle@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Handle}!S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Handle}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Object} $\ast$ {\bf S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Handle}}\label{_s_p_i_tiva_d_m_a_8h_a4848d0474d4445327fb598373df1a8e3}


\subsubsection{Enumeration Type Documentation}
\index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}!S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size}}
\index{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size}!S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf S\+P\+I\+Tiva\+D\+M\+A\+\_\+\+Frame\+Size}}\label{_s_p_i_tiva_d_m_a_8h_a65cb55b42cf383ece69876f50ba2d0a4}


S\+P\+I\+Tiva\+D\+M\+A data frame size is used to determine how to configure the D\+M\+A data transfers. This field is to be only used internally. 

S\+P\+I\+Tiva\+D\+M\+A\+\_\+8bit\+: tx\+Buf and rx\+Buf are arrays of uint8\+\_\+t elements S\+P\+I\+Tiva\+D\+M\+A\+\_\+16bit\+: tx\+Buf and rx\+Buf are arrays of uint16\+\_\+t elements \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+P\+I\+Tiva\+D\+M\+A\+\_\+8bit@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+8bit}!S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}\index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}!S\+P\+I\+Tiva\+D\+M\+A\+\_\+8bit@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+8bit}}\item[{\em 
S\+P\+I\+Tiva\+D\+M\+A\+\_\+8bit\label{_s_p_i_tiva_d_m_a_8h_a65cb55b42cf383ece69876f50ba2d0a4aa58606ada645870d2aaef1405aa44544}
}]\index{S\+P\+I\+Tiva\+D\+M\+A\+\_\+16bit@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+16bit}!S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}\index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}!S\+P\+I\+Tiva\+D\+M\+A\+\_\+16bit@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+16bit}}\item[{\em 
S\+P\+I\+Tiva\+D\+M\+A\+\_\+16bit\label{_s_p_i_tiva_d_m_a_8h_a65cb55b42cf383ece69876f50ba2d0a4a4db41d561526d534aa9a0d806a49d42a}
}]\end{description}
\end{Desc}


\subsubsection{Variable Documentation}
\index{S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}!S\+P\+I\+Tiva\+D\+M\+A\+\_\+fxn\+Table@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+fxn\+Table}}
\index{S\+P\+I\+Tiva\+D\+M\+A\+\_\+fxn\+Table@{S\+P\+I\+Tiva\+D\+M\+A\+\_\+fxn\+Table}!S\+P\+I\+Tiva\+D\+M\+A.\+h@{S\+P\+I\+Tiva\+D\+M\+A.\+h}}
\paragraph[{S\+P\+I\+Tiva\+D\+M\+A\+\_\+fxn\+Table}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf S\+P\+I\+\_\+\+Fxn\+Table} S\+P\+I\+Tiva\+D\+M\+A\+\_\+fxn\+Table}\label{_s_p_i_tiva_d_m_a_8h_a9802f6bf37a0ffb9e685352a7334aa91}
