# RISC-V CPU
For Computer Architecture here at the University of Virginia, I am designing a RISC-V microprocessor implementing the RISC-V ISA featuring a 5-stage pipeline.