Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 54da5b87e4e542ceb418c73297904447 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot local_coincidence_tb_behav xil_defaultlib.local_coincidence_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'n0' [D:/icecube/mdommb_rev1_fw/hdl/local_coincidence/local_coincidence.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot(P_N_WIDTH=16)
Compiling module xil_defaultlib.local_coincidence_default
Compiling module xil_defaultlib.local_coincidence_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot local_coincidence_tb_behav
