{
    "name": "Wide Memory Read/Write (CL)", 
    "description": [
        "This is simple example of vector addition to demonstrate Wide Memory Access using uint16 data type. Based on input argument type, V++ compiler will figure our the memory datawidth between Global Memory and Kernel. For this example, uint16 datatype is used, so Memory datawidth will be 16 x (integer bit size) = 16 x 32 = 512 bit."
    ],
    "keywords": [
        "uint16", 
        "xcl_pipeline_loop"
    ], 
    "key_concepts": [
        "Kernel to DDR", 
        "wide memory access", 
        "burst read and write"
    ], 
    "ndevice": [
	"zc702",
	"zc706"
    ],
    "os": [
        "Linux"
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "host": {
        "host_exe": "host", 
        "compiler": {
            "sources": [
                "REPO_DIR/common/includes/xcl2"
            ], 
            "includepaths": [
                "REPO_DIR/common/includes/xcl2"
            ]
        }
    }, 
    "containers": [
        {
            "accelerators": [
                {
                    "name": "vadd", 
                    "location": "src/vadd.cl"
                }
            ], 
            "name": "vadd"
        }
    ], 
    "launch": [
        {
            "cmd_args": "BUILD/vadd.xclbin", 
            "name": "generic launch for all flows"
        }
    ], 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ] 
}
