// Seed: 2392042603
module module_0 ();
  tri id_1;
  assign id_1 = id_1;
  tri0 id_2;
  id_3(
      .id_0(1), .id_1($display(1 == id_2) > id_1)
  );
  wire id_4;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input supply0 id_2,
    input supply1 id_3
);
  reg id_5;
  module_0();
  initial
    #(1)
      if (id_0)
        if (1) id_5 <= 1;
        else begin
          id_5 <= ~(id_0) | id_0;
          id_1 <= id_5;
        end
endmodule
