

================================================================
== Vitis HLS Report for 'ConvertShiftAbs'
================================================================
* Date:           Tue Jun 24 19:15:41 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   483001|   483001|  4.830 ms|  4.830 ms|  483001|  483001|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ConvertShiftAbs_Pipeline_loop_width_fu_38  |ConvertShiftAbs_Pipeline_loop_width  |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |   483000|   483000|       805|          -|          -|   600|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      23|    121|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      38|    205|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |grp_ConvertShiftAbs_Pipeline_loop_width_fu_38  |ConvertShiftAbs_Pipeline_loop_width  |        0|   0|  23|  121|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |Total                                          |                                     |        0|   0|  23|  121|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |i_15_fu_60_p2      |         +|   0|  0|  13|          10|           1|
    |icmp_ln9_fu_54_p2  |      icmp|   0|  0|  13|          10|          10|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  28|          21|          12|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |i_07_fu_34             |   9|          2|   10|         20|
    |img_disp16u_data_read  |   9|          2|    1|          2|
    |img_disp8u_data_write  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  56|         12|   14|         30|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |   3|   0|    3|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |grp_ConvertShiftAbs_Pipeline_loop_width_fu_38_ap_start_reg  |   1|   0|    1|          0|
    |i_07_fu_34                                                  |  10|   0|   10|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |  15|   0|   15|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|img_disp16u_data_dout            |   in|   16|     ap_fifo|  img_disp16u_data|       pointer|
|img_disp16u_data_num_data_valid  |   in|    2|     ap_fifo|  img_disp16u_data|       pointer|
|img_disp16u_data_fifo_cap        |   in|    2|     ap_fifo|  img_disp16u_data|       pointer|
|img_disp16u_data_empty_n         |   in|    1|     ap_fifo|  img_disp16u_data|       pointer|
|img_disp16u_data_read            |  out|    1|     ap_fifo|  img_disp16u_data|       pointer|
|img_disp8u_data_din              |  out|    8|     ap_fifo|   img_disp8u_data|       pointer|
|img_disp8u_data_num_data_valid   |   in|    2|     ap_fifo|   img_disp8u_data|       pointer|
|img_disp8u_data_fifo_cap         |   in|    2|     ap_fifo|   img_disp8u_data|       pointer|
|img_disp8u_data_full_n           |   in|    1|     ap_fifo|   img_disp8u_data|       pointer|
|img_disp8u_data_write            |  out|    1|     ap_fifo|   img_disp8u_data|       pointer|
+---------------------------------+-----+-----+------------+------------------+--------------+

