\t (00:00:00) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:00)     Journal start - Tue Jul 01 12:27:05 2014
\t (00:00:00)         Host=INTERN2014-04 User=ma Pid=10152 CPUs=8
\t (00:00:00) 
\t (00:00:03) Opening existing design...
\d (00:00:03) Database opened: C:/USERS/MA/DROPBOX/DESIGN/ALLEGROPROJECT/DESIGNONGIT/MODIFICATIONFORLC4500/STANDARD/allegro/STANDARD.brd
\i (00:00:03) trapsize 11268
\i (00:00:03) trapsize 11062
\i (00:00:03) trapsize 11303
\i (00:00:03) trapsize 11198
\i (00:00:03) trapsize 11683
\i (00:00:03) generaledit 
\i (00:00:04) trapsize 14384
\i (00:00:04) trapsize 11683
\i (00:00:05) zoom in 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom in -137.7376 -34.2501
\i (00:00:05) trapsize 5842
\i (00:00:05) zoom in 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom in -138.6723 -33.5491
\i (00:00:05) trapsize 2921
\i (00:00:05) zoom in 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom in -139.0227 -33.3154
\i (00:00:05) trapsize 1460
\i (00:00:05) zoom in 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom in -139.1395 -33.2277
\i (00:00:05) trapsize 730
\i (00:00:06) zoom out 1 
\i (00:00:06) setwindow pcb
\i (00:00:06) zoom out -138.7744 -33.1693
\i (00:00:06) trapsize 1460
\i (00:00:06) zoom out 1 
\i (00:00:06) setwindow pcb
\i (00:00:06) zoom out -138.7452 -33.1693
\i (00:00:06) trapsize 2921
\i (00:00:06) zoom out 1 
\i (00:00:06) setwindow pcb
\i (00:00:06) zoom out -138.0441 -33.8120
\i (00:00:06) trapsize 5842
\i (00:00:08) setwindow form.vf_vis
\i (00:00:08) FORM vf_vis all_all_visible YES 
\i (00:00:10) FORM vf_vis all_all_visible_pln YES 
\i (00:00:13) FORM vf_vis all_all_visible_pln NO 
\i (00:00:15) FORM vf_vis 2 all_colorvisible YES 
\i (00:00:19) FORM vf_vis 2 all_colorvisible NO 
\i (00:00:20) FORM vf_vis 5 all_colorvisible YES 
\i (00:00:29) setwindow pcb
\i (00:00:29) pick grid -127.2956 -41.5228
\t (00:00:29) last pick:  -127.3048  -41.5290
\i (00:00:31) zoom in 1 
\i (00:00:31) setwindow pcb
\i (00:00:31) zoom in -94.6996 -5.7723
\i (00:00:31) trapsize 2921
\i (00:00:32) zoom out 1 
\i (00:00:32) setwindow pcb
\i (00:00:32) zoom out -95.1669 -6.7069
\i (00:00:32) trapsize 5842
\i (00:00:34) pick grid -51.4718 17.2435
\t (00:00:34) last pick:  -51.4604  17.2466
\i (00:00:35) shape select 
\i (00:00:42) setwindow form.vf_vis
\i (00:00:42) FORM vf_vis 1 all_colorvisible NO 
\i (00:00:44) FORM vf_vis 8 all_colorvisible NO 
\i (00:00:47) FORM vf_vis 1 all_colorvisible YES 
\i (00:00:48) FORM vf_vis 1 all_colorvisible NO 
\i (00:00:48) FORM vf_vis all_all_visible NO 
\i (00:00:59) FORM vf_vis 5 drc_colorvisible 0 
\i (00:01:01) FORM vf_vis 5 all_colorvisible YES 
\i (00:01:02) FORM vf_vis 5 all_colorvisible NO 
\i (00:01:03) FORM vf_vis 5 all_colorvisible YES 
\i (00:01:04) FORM vf_vis 5 all_colorvisible NO 
\i (00:01:05) FORM vf_vis 5 all_colorvisible YES 
\i (00:01:05) FORM vf_vis 5 drc_colorvisible 0 
\i (00:01:06) FORM vf_vis 5 pin_colorvisible 0 
\i (00:01:07) FORM vf_vis 5 via_colorvisible 0 
\i (00:01:08) FORM vf_vis 5 etch_colorvisible 0 
\i (00:01:09) FORM vf_vis 5 etch_colorvisible 1 
\i (00:01:09) FORM vf_vis 5 via_colorvisible 1 
\i (00:01:10) FORM vf_vis 5 pin_colorvisible 1 
\i (00:01:11) FORM vf_vis 5 drc_colorvisible 1 
\i (00:01:11) FORM vf_vis 5 all_colorvisible NO 
\i (00:01:11) FORM vf_vis 5 all_colorvisible YES 
\i (00:01:13) setwindow pcb
\i (00:01:13) pick grid -149.7272 -27.3861
\t (00:01:13) last pick:  -149.7330  -27.3812
\i (00:01:14) color192 
\i (00:01:14) setwindow cvf.dialog
\i (00:01:14) cvf layer_mode
\i (00:01:18) cvf layer_tree_item 'Package Geometry'
\i (00:01:21) cvf layers_visible package_geometry/silkscreen_top FALSE
\i (00:01:22) cvf apply
\i (00:01:33) cvf layers_visible package_geometry/silkscreen_top TRUE
\i (00:01:34) cvf apply
\i (00:01:48) cvf okay
\i (00:01:50) setwindow form.vf_vis
\i (00:01:50) FORM vf_vis 1 all_colorvisible YES 
\i (00:01:51) FORM vf_vis 1 all_colorvisible NO 
\i (00:01:52) FORM vf_vis 1 all_colorvisible YES 
\i (00:01:53) FORM vf_vis 1 all_colorvisible NO 
\i (00:01:54) FORM vf_vis 1 all_colorvisible YES 
\i (00:01:56) FORM vf_vis all_all_visible YES 
\i (00:01:58) FORM vf_vis all_all_visible NO 
\i (00:01:58) FORM vf_vis all_all_visible YES 
\i (00:02:00) FORM vf_vis all_all_visible NO 
\i (00:02:02) FORM vf_vis all_all_visible YES 
\i (00:02:03) FORM vf_vis all_all_visible NO 
\i (00:02:04) FORM vf_vis all_all_visible YES 
\i (00:02:04) FORM vf_vis all_all_visible NO 
\i (00:02:05) FORM vf_vis all_all_visible YES 
\i (00:02:05) FORM vf_vis all_all_visible NO 
\i (00:02:06) FORM vf_vis all_all_visible YES 
\i (00:02:26) FORM vf_vis all_all_visible NO 
\i (00:02:28) FORM vf_vis 5 all_colorvisible NO 
\i (00:02:31) FORM vf_vis 7 all_colorvisible YES 
\i (00:02:51) setwindow pcb
\i (00:02:51) pick grid 8.4628 -67.5762
\t (00:02:51) last pick:  8.4582  -67.5640
\i (00:02:55) setwindow form.vf_vis
\i (00:02:55) FORM vf_vis all_all_visible YES 
\i (00:02:56) FORM vf_vis all_all_visible NO 
\i (00:03:02) setwindow form.find
\i (00:03:02) FORM find all_off  
\i (00:03:02) FORM find shapes YES 
\i (00:03:31) setwindow pcb
\i (00:03:31) pick grid -130.9173 -21.5446
\t (00:03:31) last pick:  -130.9116  -21.5392
\i (00:03:36) zoom in 1 
\i (00:03:36) setwindow pcb
\i (00:03:36) zoom in -116.6639 -20.9604
\i (00:03:36) trapsize 2921
\i (00:03:36) zoom in 1 
\i (00:03:36) setwindow pcb
\i (00:03:36) zoom in -116.6639 -20.9604
\i (00:03:36) trapsize 1460
\i (00:03:37) zoom out 1 
\i (00:03:37) setwindow pcb
\i (00:03:37) zoom out -116.6638 -20.9603
\i (00:03:37) trapsize 2921
\i (00:03:41) zoom out 1 
\i (00:03:41) setwindow pcb
\i (00:03:41) zoom out -98.2629 -21.1356
\i (00:03:41) trapsize 5842
\i (00:03:58) pick grid -86.1124 -42.8663
\t (00:03:58) last pick:  -86.1060  -42.8752
\i (00:04:00) setwindow form.vf_vis
\i (00:04:00) FORM vf_vis all_all_visible YES 
\i (00:04:01) setwindow pcb
\i (00:04:01) pick grid -140.7896 -57.7039
\t (00:04:01) last pick:  -140.7922  -57.7088
\w (00:04:01) WARNING(SPMHGE-604): No editable vertex was found.
\i (00:04:03) zoom in 1 
\i (00:04:03) setwindow pcb
\i (00:04:03) zoom in -78.4015 -46.7217
\i (00:04:03) trapsize 2921
\i (00:04:03) zoom in 1 
\i (00:04:03) setwindow pcb
\i (00:04:03) zoom in -79.3362 -46.6048
\i (00:04:03) trapsize 1460
\i (00:04:04) zoom out 1 
\i (00:04:04) setwindow pcb
\i (00:04:04) zoom out -79.6866 -46.2251
\i (00:04:04) trapsize 2921
\i (00:04:08) zoom out 1 
\i (00:04:08) setwindow pcb
\i (00:04:08) zoom out -79.6867 -45.9329
\i (00:04:08) trapsize 5842
\i (00:04:10) setwindow form.vf_vis
\i (00:04:10) FORM vf_vis 6 all_colorvisible NO 
\i (00:04:11) FORM vf_vis 6 all_colorvisible YES 
\i (00:04:12) FORM vf_vis all_all_visible_pln YES 
\i (00:04:14) setwindow pcb
\i (00:04:14) pick grid -136.3500 -53.6439
\t (00:04:14) last pick:  -136.3472  -53.6448
\w (00:04:14) WARNING(SPMHGE-604): No editable vertex was found.
\i (00:04:15) prepopup -138.9203 -50.4894
\i (00:04:16) cancel 
\i (00:04:16) generaledit 
\i (00:04:17) zoom in 1 
\i (00:04:17) setwindow pcb
\i (00:04:17) zoom in -80.1540 -50.4894
\i (00:04:17) trapsize 2921
\i (00:04:19) zoom out 1 
\i (00:04:19) setwindow pcb
\i (00:04:19) zoom out -80.4460 -50.3141
\i (00:04:19) trapsize 5842
\i (00:04:22) setwindow form.vf_vis
\i (00:04:22) FORM vf_vis all_all_visible_pln NO 
\i (00:04:25) FORM vf_vis 7 all_colorvisible YES 
\i (00:04:27) setwindow pcb
\i (00:04:27) zoom in 1 
\i (00:04:27) setwindow pcb
\i (00:04:27) zoom in -75.6559 -47.7438
\i (00:04:27) trapsize 2921
\i (00:04:31) setwindow form.find
\i (00:04:31) FORM find all_off  
\i (00:04:31) FORM find shapes YES 
\i (00:04:33) setwindow pcb
\i (00:04:33) pick grid -75.4222 -47.6854
\t (00:04:33) last pick:  -75.4126  -47.6758
\i (00:04:34) prepopup -75.4222 -47.6854
\i (00:04:36) pop dyn_option_select @:@Delete 
\i (00:04:36) delete 
\i (00:04:36) generaledit 
\i (00:04:38) drc update 
\t (00:04:38) Performing DRC...
\t (00:04:38) Multithreaded DRC update (8 threads).
\t (00:04:38) No DRC errors detected.
\i (00:04:38) generaledit 
\i (00:04:40) save 
\i (00:04:41) fillin yes 
\i (00:04:41) generaledit 
\i (00:04:42) zoom out 1 
\i (00:04:42) setwindow pcb
\i (00:04:42) zoom out -77.9341 -47.7438
\i (00:04:42) trapsize 5842
\i (00:05:34) pick grid -138.2192 -28.1160
\t (00:05:34) last pick:  -138.2268  -28.1178
\i (00:05:35) zoom in 1 
\i (00:05:35) setwindow pcb
\i (00:05:35) zoom in -136.3499 -27.4150
\i (00:05:35) trapsize 2921
\i (00:05:35) zoom out 1 
\i (00:05:35) setwindow pcb
\i (00:05:35) zoom out -136.2915 -27.3566
\i (00:05:35) trapsize 5842
\i (00:05:51) pick grid -124.7251 -48.5031
\t (00:05:51) last pick:  -124.7140  -48.5140
\i (00:05:54) setwindow form.vf_vis
\i (00:05:54) FORM vf_vis 5 all_colorvisible YES 
\i (00:05:56) FORM vf_vis 7 all_colorvisible NO 
\i (00:06:10) FORM vf_vis 5 all_colorvisible NO 
\i (00:06:11) FORM vf_vis 7 all_colorvisible YES 
\i (00:06:35) FORM vf_vis 7 all_colorvisible NO 
\i (00:06:36) FORM vf_vis 5 all_colorvisible YES 
\i (00:06:46) setwindow pcb
\i (00:06:46) zoom in 1 
\i (00:06:46) setwindow pcb
\i (00:06:46) zoom in -124.1409 -37.6378
\i (00:06:46) trapsize 2921
\i (00:06:47) zoom out 1 
\i (00:06:47) setwindow pcb
\i (00:06:47) zoom out -124.2578 -37.6378
\i (00:06:47) trapsize 5842
\i (00:06:54) setwindow form.vf_vis
\i (00:06:54) FORM vf_vis 5 all_colorvisible NO 
\i (00:06:55) setwindow pcb
\i (00:06:55) zoom in 1 
\i (00:06:55) setwindow pcb
\i (00:06:55) zoom in -122.9726 -46.7507
\i (00:06:55) trapsize 2921
\i (00:06:56) zoom out 1 
\i (00:06:56) setwindow pcb
\i (00:06:56) zoom out -123.2062 -46.5170
\i (00:06:56) trapsize 5842
\i (00:06:56) zoom in 1 
\i (00:06:56) setwindow pcb
\i (00:06:56) zoom in -123.6736 -46.0496
\i (00:06:56) trapsize 2921
\i (00:07:01) zoom in 1 
\i (00:07:01) setwindow pcb
\i (00:07:01) zoom in -114.7944 -42.8951
\i (00:07:01) trapsize 1460
\i (00:07:01) zoom in 1 
\i (00:07:01) setwindow pcb
\i (00:07:01) zoom in -114.7944 -42.8951
\i (00:07:01) trapsize 730
\i (00:07:02) zoom out 1 
\i (00:07:02) setwindow pcb
\i (00:07:02) zoom out -113.8159 -42.7928
\i (00:07:02) trapsize 1460
\i (00:07:02) zoom out 1 
\i (00:07:02) setwindow pcb
\i (00:07:02) zoom out -113.8160 -42.7928
\i (00:07:02) trapsize 2921
\i (00:07:07) pick grid -124.3308 -44.4285
\t (00:07:07) last pick:  -124.3330  -44.4246
\i (00:07:08) zoom in 1 
\i (00:07:08) setwindow pcb
\i (00:07:08) zoom in -124.3308 -44.4285
\i (00:07:08) trapsize 1460
\i (00:07:10) roam start
\i (00:07:10) roam x 48
\i (00:07:10) roam y -32
\i (00:07:10) roam x 64
\i (00:07:10) roam y -48
\i (00:07:10) roam x 48
\i (00:07:10) roam y -16
\i (00:07:10) roam x 16
\i (00:07:10) roam y -16
\i (00:07:11) roam end
\i (00:07:12) pick grid -122.2874 -42.1486
\t (00:07:12) last pick:  -122.2756  -42.1386
\i (00:07:14) zoom out 1 
\i (00:07:14) setwindow pcb
\i (00:07:14) zoom out -122.1706 -42.1194
\i (00:07:14) trapsize 2921
\i (00:07:17) pick grid -127.0191 -47.8441
\t (00:07:17) last pick:  -127.0254  -47.8536
\i (00:07:25) zoom in 1 
\i (00:07:25) setwindow pcb
\i (00:07:25) zoom in -124.2152 -47.5521
\i (00:07:25) trapsize 1460
\i (00:07:26) zoom out 1 
\i (00:07:26) setwindow pcb
\i (00:07:26) zoom out -124.2152 -47.5520
\i (00:07:26) trapsize 2921
\i (00:07:31) zoom in 1 
\i (00:07:31) setwindow pcb
\i (00:07:31) zoom in -88.4063 -29.6184
\i (00:07:31) trapsize 1460
\i (00:07:31) zoom in 1 
\i (00:07:31) setwindow pcb
\i (00:07:31) zoom in -87.6176 -29.7060
\i (00:07:31) trapsize 730
\i (00:07:32) zoom out 1 
\i (00:07:32) setwindow pcb
\i (00:07:32) zoom out -87.6176 -29.7352
\i (00:07:32) trapsize 1460
\i (00:07:36) setwindow form.find
\i (00:07:36) FORM find clines YES 
\i (00:07:49) FORM find lines YES 
\i (00:07:50) FORM find clines NO 
\i (00:07:52) FORM find clines YES 
\i (00:07:53) FORM find lines NO 
\i (00:07:54) FORM find lines YES 
\i (00:07:57) FORM find lines NO 
\i (00:08:14) setwindow pcb
\i (00:08:14) zoom out 1 
\i (00:08:14) setwindow pcb
\i (00:08:14) zoom out -87.4423 -38.2932
\i (00:08:14) trapsize 2921
\i (00:08:14) zoom out 1 
\i (00:08:14) setwindow pcb
\i (00:08:14) zoom out -87.4422 -38.2931
\i (00:08:14) trapsize 5842
\i (00:08:15) zoom in 1 
\i (00:08:15) setwindow pcb
\i (00:08:15) zoom in -86.3908 -46.4713
\i (00:08:15) trapsize 2921
\i (00:08:15) zoom in 1 
\i (00:08:15) setwindow pcb
\i (00:08:15) zoom in -86.2740 -46.5882
\i (00:08:15) trapsize 1460
\i (00:08:15) zoom out 1 
\i (00:08:15) setwindow pcb
\i (00:08:15) zoom out -89.1948 -47.9609
\i (00:08:15) trapsize 2921
\i (00:08:18) zoom in 1 
\i (00:08:18) setwindow pcb
\i (00:08:18) zoom in -87.0918 -33.0649
\i (00:08:18) trapsize 1460
\i (00:08:22) roam start
\i (00:08:22) roam y -32
\i (00:08:22) roam y -32
\i (00:08:22) roam y -32
\i (00:08:22) roam y -32
\i (00:08:22) roam x 16
\i (00:08:22) roam y -32
\i (00:08:22) roam x 16
\i (00:08:22) roam y -16
\i (00:08:22) roam y -32
\i (00:08:23) roam y -16
\i (00:08:23) roam x -32
\i (00:08:23) roam y -32
\i (00:08:23) roam y -32
\i (00:08:23) roam x -16
\i (00:08:23) roam y -16
\i (00:08:23) roam end
\i (00:08:43) zoom in 1 
\i (00:08:43) setwindow pcb
\i (00:08:43) zoom in -93.0795 -21.4109
\i (00:08:43) trapsize 730
\i (00:08:48) zoom out 1 
\i (00:08:48) setwindow pcb
\i (00:08:48) zoom out -91.4438 -23.8059
\i (00:08:48) trapsize 1460
\i (00:08:49) zoom out 1 
\i (00:08:49) setwindow pcb
\i (00:08:49) zoom out -91.5607 -18.3440
\i (00:08:49) trapsize 2921
\i (00:08:50) zoom in 1 
\i (00:08:50) setwindow pcb
\i (00:08:50) zoom in -90.0419 -8.7055
\i (00:08:50) trapsize 1460
\i (00:08:50) zoom in 1 
\i (00:08:50) setwindow pcb
\i (00:08:50) zoom in -90.1880 -8.8223
\i (00:08:50) trapsize 730
\i (00:08:50) zoom out 1 
\i (00:08:50) setwindow pcb
\i (00:08:50) zoom out -90.7721 -10.5017
\i (00:08:50) trapsize 1460
\i (00:08:50) zoom out 1 
\i (00:08:50) setwindow pcb
\i (00:08:50) zoom out -90.7722 -10.6477
\i (00:08:50) trapsize 2921
\i (00:08:52) zoom in 1 
\i (00:08:52) setwindow pcb
\i (00:08:52) zoom in -93.6930 -33.7804
\i (00:08:52) trapsize 1460
\i (00:08:56) zoom in 1 
\i (00:08:56) setwindow pcb
\i (00:08:56) zoom in -96.4677 -25.2809
\i (00:08:56) trapsize 730
\i (00:08:56) zoom in 1 
\i (00:08:56) setwindow pcb
\i (00:08:56) zoom in -96.4677 -25.2808
\i (00:08:56) trapsize 365
\i (00:08:57) zoom out 1 
\i (00:08:57) setwindow pcb
\i (00:08:57) zoom out -96.4677 -25.2808
\i (00:08:57) trapsize 730
\i (00:08:57) zoom out 1 
\i (00:08:57) setwindow pcb
\i (00:08:57) zoom out -96.4677 -25.2808
\i (00:08:57) trapsize 1460
\i (00:08:57) zoom out 1 
\i (00:08:57) setwindow pcb
\i (00:08:57) zoom out -96.4969 -25.2809
\i (00:08:57) trapsize 2921
\i (00:08:59) setwindow form.vf_vis
\i (00:08:59) FORM vf_vis all_drc_visible NO 
\i (00:09:00) FORM vf_vis all_all_visible YES 
\i (00:09:01) setwindow pcb
\i (00:09:01) zoom in 1 
\i (00:09:01) setwindow pcb
\i (00:09:01) zoom in -96.2633 -15.9927
\i (00:09:01) trapsize 1460
\i (00:09:01) zoom in 1 
\i (00:09:01) setwindow pcb
\i (00:09:01) zoom in -96.2633 -15.9927
\i (00:09:01) trapsize 730
\i (00:09:01) zoom in 1 
\i (00:09:01) setwindow pcb
\i (00:09:01) zoom in -96.2633 -15.9927
\i (00:09:01) trapsize 365
\i (00:09:02) zoom out 1 
\i (00:09:02) setwindow pcb
\i (00:09:02) zoom out -96.2633 -15.9927
\i (00:09:02) trapsize 730
\i (00:09:02) zoom out 1 
\i (00:09:02) setwindow pcb
\i (00:09:02) zoom out -96.2633 -15.9927
\i (00:09:02) trapsize 1460
\i (00:09:11) zoom out 1 
\i (00:09:11) setwindow pcb
\i (00:09:11) zoom out -92.0574 -34.8026
\i (00:09:11) trapsize 2921
\i (00:09:11) zoom in 1 
\i (00:09:11) setwindow pcb
\i (00:09:11) zoom in -92.0573 -35.3283
\i (00:09:11) trapsize 1460
\i (00:09:11) zoom in 1 
\i (00:09:11) setwindow pcb
\i (00:09:11) zoom in -92.0573 -35.3283
\i (00:09:12) trapsize 730
\i (00:09:15) zoom out 1 
\i (00:09:15) setwindow pcb
\i (00:09:15) zoom out -92.5100 -33.5758
\i (00:09:15) trapsize 1460
\i (00:09:16) roam start
\i (00:09:16) roam x 64
\i (00:09:16) roam y 48
\i (00:09:16) roam y 16
\i (00:09:17) roam x 16
\i (00:09:17) roam y 32
\i (00:09:17) roam x 16
\i (00:09:17) roam y 32
\i (00:09:17) roam x 16
\i (00:09:17) roam y 16
\i (00:09:17) roam end
\i (00:09:25) zoom out 1 
\i (00:09:25) setwindow pcb
\i (00:09:25) zoom out -102.1632 -33.8243
\i (00:09:25) trapsize 2921
\i (00:09:28) zoom in 1 
\i (00:09:28) setwindow pcb
\i (00:09:28) zoom in -100.6444 -12.7947
\i (00:09:28) trapsize 1460
\i (00:09:28) zoom in 1 
\i (00:09:28) setwindow pcb
\i (00:09:28) zoom in -101.1701 -12.6487
\i (00:09:28) trapsize 730
\i (00:09:32) zoom out 1 
\i (00:09:32) setwindow pcb
\i (00:09:32) zoom out -92.9480 -11.5533
\i (00:09:32) trapsize 1460
\i (00:09:32) zoom out 1 
\i (00:09:32) setwindow pcb
\i (00:09:32) zoom out -92.9481 -11.5534
\i (00:09:32) trapsize 2921
\i (00:09:39) zoom in 1 
\i (00:09:39) setwindow pcb
\i (00:09:39) zoom in -96.5699 -20.0820
\i (00:09:39) trapsize 1460
\i (00:09:51) zoom out 1 
\i (00:09:51) setwindow pcb
\i (00:09:51) zoom out -96.5407 -26.0988
\i (00:09:51) trapsize 2921
\i (00:09:51) zoom in 1 
\i (00:09:51) setwindow pcb
\i (00:09:51) zoom in -88.4793 -41.5791
\i (00:09:51) trapsize 1460
\i (00:09:52) zoom in 1 
\i (00:09:52) setwindow pcb
\i (00:09:52) zoom in -88.4793 -41.5790
\i (00:09:52) trapsize 730
\i (00:09:53) roam start
\i (00:09:53) roam x -128
\i (00:09:53) roam x -112
\i (00:09:53) roam x -64
\i (00:09:53) roam x -80
\i (00:09:53) roam x -64
\i (00:09:54) roam x -96
\i (00:09:54) roam x -80
\i (00:09:54) roam x -64
\i (00:09:54) roam end
\i (00:10:03) zoom out 1 
\i (00:10:03) setwindow pcb
\i (00:10:03) zoom out -95.1240 -37.3292
\i (00:10:03) trapsize 1460
\i (00:10:05) zoom out 1 
\i (00:10:05) setwindow pcb
\i (00:10:05) zoom out -102.5136 -36.8327
\i (00:10:05) trapsize 2921
\i (00:10:05) zoom out 1 
\i (00:10:05) setwindow pcb
\i (00:10:05) zoom out -102.5137 -36.8327
\i (00:10:05) trapsize 5842
\i (00:10:06) zoom in 1 
\i (00:10:06) setwindow pcb
\i (00:10:06) zoom in -102.7473 -37.0664
\i (00:10:06) trapsize 2921
\i (00:10:06) zoom in 1 
\i (00:10:06) setwindow pcb
\i (00:10:06) zoom in -102.7473 -37.0663
\i (00:10:06) trapsize 1460
\i (00:10:06) zoom in 1 
\i (00:10:06) setwindow pcb
\i (00:10:06) zoom in -102.7473 -37.0663
\i (00:10:06) trapsize 730
\i (00:10:07) zoom out 1 
\i (00:10:07) setwindow pcb
\i (00:10:07) zoom out -99.8995 -36.2922
\i (00:10:07) trapsize 1460
\i (00:10:08) roam start
\i (00:10:08) roam x 80
\i (00:10:08) roam y -16
\i (00:10:08) roam x 144
\i (00:10:08) roam y -48
\i (00:10:08) roam x 224
\i (00:10:08) roam y -64
\i (00:10:09) roam x 432
\i (00:10:09) roam y -80
\i (00:10:09) roam x 160
\i (00:10:09) roam y -32
\i (00:10:09) roam x 128
\i (00:10:09) roam y -16
\i (00:10:09) roam x 16
\i (00:10:09) roam x -128
\i (00:10:09) roam x -224
\i (00:10:09) roam y 32
\i (00:10:09) roam x -96
\i (00:10:09) roam y 32
\i (00:10:09) roam x -32
\i (00:10:09) roam y 16
\i (00:10:09) roam x -80
\i (00:10:09) roam y 16
\i (00:10:09) roam x -48
\i (00:10:09) roam y 16
\i (00:10:09) roam end
\i (00:10:13) xhilite 
\i (00:10:13) xNet Ledb_En 
\i (00:10:13) xname_flush 
\i (00:10:13) trapsize 1702
\t (00:10:13) Net "Ledb_En" highlighted.
\i (00:10:13) done 
\i (00:10:13) generaledit 
\i (00:10:15) pick grid -80.2906 -17.9563
\t (00:10:15) last pick:  -80.2894  -17.9578
\i (00:10:17) xdehilite 
\i (00:10:17) xNet Ledb_En 
\i (00:10:17) xname_flush 
\t (00:10:17) Net "Ledb_En" dehighlighted.
\i (00:10:17) done 
\i (00:10:17) generaledit 
\i (00:10:20) pick grid -70.3875 -14.6212
\t (00:10:20) last pick:  -70.3834  -14.6304
\i (00:10:25) zoom out 1 
\i (00:10:25) setwindow pcb
\i (00:10:25) zoom out -70.8640 -13.6003
\i (00:10:25) trapsize 3403
\i (00:10:26) zoom in 1 
\i (00:10:26) setwindow pcb
\i (00:10:26) zoom in -76.5813 -12.7835
\i (00:10:26) trapsize 1702
\i (00:10:26) zoom in 1 
\i (00:10:26) setwindow pcb
\i (00:10:26) zoom in -76.5813 -12.7835
\i (00:10:26) trapsize 851
\i (00:10:27) zoom out 1 
\i (00:10:27) setwindow pcb
\i (00:10:27) zoom out -79.4399 -13.0046
\i (00:10:27) trapsize 1702
\i (00:10:30) zoom out 1 
\i (00:10:30) setwindow pcb
\i (00:10:30) zoom out -80.1206 -14.1277
\i (00:10:30) trapsize 3403
\i (00:10:31) zoom in 1 
\i (00:10:31) setwindow pcb
\i (00:10:31) zoom in -80.1206 -14.1276
\i (00:10:31) trapsize 1702
\i (00:10:33) zoom out 1 
\i (00:10:33) setwindow pcb
\i (00:10:33) zoom out -80.1206 -14.1276
\i (00:10:33) trapsize 3403
\i (00:10:37) pick grid -79.5081 -42.5097
\t (00:10:37) last pick:  -79.5020  -42.5196
\i (00:58:29) prepopup -8.9270 -44.0751
\i (00:58:36) pick grid -14.0317 -10.8605
\t (00:58:36) last pick:  -14.0208  -10.8712
\i (00:58:39) drc update 
\t (00:58:39) Performing DRC...
\t (00:58:39) Multithreaded DRC update (8 threads).
\t (00:58:39) No DRC errors detected.
\i (00:58:39) generaledit 
\i (00:58:41) save 
\i (00:58:42) fillin yes 
\i (00:58:42) generaledit 
\i (00:58:43) zoom out 1 
\i (00:58:43) setwindow pcb
\i (00:58:43) zoom out -37.3772 -17.0542
\i (00:58:43) trapsize 6806
\i (00:58:43) zoom out 1 
\i (00:58:43) setwindow pcb
\i (00:58:43) zoom out -38.4663 -17.7349
\i (00:58:43) trapsize 13613
\i (00:58:43) zoom out 1 
\i (00:58:43) setwindow pcb
\i (00:58:43) zoom out 5.1053 -18.0071
\i (00:58:43) trapsize 22396
\i (00:58:43) zoom out 1 
\i (00:58:43) setwindow pcb
\i (00:58:43) zoom out 190.0205 2.7745
\i (00:58:43) trapsize 22396
\i (00:58:43) zoom in 1 
\i (00:58:43) setwindow pcb
\i (00:58:43) zoom in -38.8694 -60.8309
\i (00:58:43) trapsize 11198
\i (00:58:43) zoom in 1 
\i (00:58:43) setwindow pcb
\i (00:58:43) zoom in -40.2132 -60.6069
\i (00:58:43) trapsize 5599
\i (00:58:43) zoom in 1 
\i (00:58:43) setwindow pcb
\i (00:58:43) zoom in -40.5491 -60.2709
\i (00:58:43) trapsize 2800
\i (00:58:43) zoom in 1 
\i (00:58:43) setwindow pcb
\i (00:58:43) zoom in -41.4449 -60.0470
\i (00:58:43) trapsize 1400
\i (00:58:44) zoom out 1 
\i (00:58:44) setwindow pcb
\i (00:58:44) zoom out -49.9275 -58.0593
\i (00:58:44) trapsize 2800
\i (00:58:44) zoom out 1 
\i (00:58:44) setwindow pcb
\i (00:58:44) zoom out -42.2567 -61.1947
\i (00:58:44) trapsize 5599
\i (00:58:46) roam start
\i (00:58:46) roam x -80
\i (00:58:46) roam x -400
\i (00:58:46) roam x -224
\i (00:58:46) roam x -192
\i (00:58:46) roam x -192
\i (00:58:46) roam x -48
\i (00:58:46) roam x 112
\i (00:58:46) roam y -48
\i (00:58:46) roam x 192
\i (00:58:46) roam y -80
\i (00:58:46) roam x 16
\i (00:58:46) roam y -32
\i (00:58:47) roam y -16
\i (00:58:47) roam x 48
\i (00:58:47) roam y -16
\i (00:58:47) roam end
\i (00:58:47) zoom in 1 
\i (00:58:47) setwindow pcb
\i (00:58:47) zoom in -63.6173 -9.2075
\i (00:58:47) trapsize 2800
\i (00:58:48) zoom in 1 
\i (00:58:48) setwindow pcb
\i (00:58:48) zoom in -87.8052 -16.2063
\i (00:58:48) trapsize 1400
\i (00:58:48) zoom in 1 
\i (00:58:48) setwindow pcb
\i (00:58:48) zoom in -87.8052 -16.2063
\i (00:58:48) trapsize 700
\i (00:58:48) zoom out 1 
\i (00:58:48) setwindow pcb
\i (00:58:48) zoom out -89.8069 -16.8642
\i (00:58:48) trapsize 1400
\i (00:58:49) zoom out 1 
\i (00:58:49) setwindow pcb
\i (00:58:49) zoom out -89.8068 -16.8642
\i (00:58:49) trapsize 2800
\i (00:58:49) zoom out 1 
\i (00:58:49) setwindow pcb
\i (00:58:49) zoom out -89.8068 -16.8641
\i (00:58:49) trapsize 5599
\i (00:58:51) roam start
\i (00:58:51) roam x 64
\i (00:58:51) roam x 64
\i (00:58:51) roam x 32
\i (00:58:51) roam x 32
\i (00:58:51) roam x 48
\i (00:58:51) roam x 80
\i (00:58:51) roam y -16
\i (00:58:51) roam x 32
\i (00:58:51) roam x -112
\i (00:58:51) roam y 16
\i (00:58:51) roam x -176
\i (00:58:51) roam y 32
\i (00:58:51) roam x -16
\i (00:58:51) roam x -48
\i (00:58:51) roam x -16
\i (00:58:52) roam x -32
\i (00:58:52) roam y 16
\i (00:58:52) roam x -32
\i (00:58:52) roam end
\i (00:58:54) zoom in 1 
\i (00:58:54) setwindow pcb
\i (00:58:54) zoom in -123.5272 -30.9318
\i (00:58:54) trapsize 2800
\i (00:58:55) roam start
\i (00:58:55) roam y -64
\i (00:58:55) roam x 16
\i (00:58:55) roam y -16
\i (00:58:55) roam y -16
\i (00:58:55) roam x 16
\i (00:58:55) roam y -48
\i (00:58:56) roam y 16
\i (00:58:56) roam y 16
\i (00:58:56) roam end
\i (00:59:06) zoom in 1 
\i (00:59:06) setwindow pcb
\i (00:59:06) zoom in -66.9767 -9.5994
\i (00:59:06) trapsize 1400
\i (00:59:06) zoom in 1 
\i (00:59:06) setwindow pcb
\i (00:59:06) zoom in -66.9767 -9.5994
\i (00:59:06) trapsize 700
\i (00:59:09) zoom out 1 
\i (00:59:09) setwindow pcb
\i (00:59:09) zoom out -68.5304 -9.5713
\i (00:59:09) trapsize 1400
\i (00:59:23) zoom out 1 
\i (00:59:23) setwindow pcb
\i (00:59:23) zoom out -56.4644 -11.5311
\i (00:59:23) trapsize 2800
\i (00:59:25) roam start
\i (00:59:25) roam x 80
\i (00:59:25) roam x 80
\i (00:59:25) roam x 16
\i (00:59:26) roam x 16
\i (00:59:26) roam x 48
\i (00:59:26) roam x 32
\i (00:59:26) roam x 48
\i (00:59:26) roam end
\i (00:59:31) zoom out 1 
\i (00:59:31) setwindow pcb
\i (00:59:31) zoom out -75.4312 -38.4065
\i (00:59:31) trapsize 5599
\i (00:59:31) zoom in 1 
\i (00:59:31) setwindow pcb
\i (00:59:31) zoom in -82.8220 -42.5498
\i (00:59:31) trapsize 2800
\i (00:59:32) zoom in 1 
\i (00:59:32) setwindow pcb
\i (00:59:32) zoom in -82.8220 -42.5498
\i (00:59:32) trapsize 1400
\i (00:59:32) zoom out 1 
\i (00:59:32) setwindow pcb
\i (00:59:32) zoom out -82.8220 -42.5497
\i (00:59:32) trapsize 2800
\i (00:59:33) roam start
\i (00:59:33) roam x -48
\i (00:59:33) roam y 32
\i (00:59:33) roam x -16
\i (00:59:33) roam x -16
\i (00:59:33) roam y 32
\i (00:59:33) roam y 32
\i (00:59:33) roam end
\i (01:00:11) pick grid -82.6541 -44.0896
\t (01:00:11) last pick:  -82.6516  -44.0944
\i (01:09:14) roam start
\i (01:09:14) roam x -64
\i (01:09:14) roam y 32
\i (01:09:14) roam x -80
\i (01:09:14) roam y 16
\i (01:09:15) roam x -144
\i (01:09:15) roam y 16
\i (01:09:15) roam x -224
\i (01:09:15) roam x -80
\i (01:09:15) roam x -32
\i (01:09:15) roam x -32
\i (01:09:15) roam x -16
\i (01:09:15) roam x 32
\i (01:09:15) roam y -16
\i (01:09:15) roam x 32
\i (01:09:15) roam y -16
\i (01:09:15) roam x 32
\i (01:09:15) roam x 128
\i (01:09:15) roam y -16
\i (01:09:15) roam x 112
\i (01:09:15) roam x 128
\i (01:09:15) roam x 32
\i (01:09:15) roam y -16
\i (01:09:15) roam end
\i (01:09:16) zoom out 1 
\i (01:09:16) setwindow pcb
\i (01:09:16) zoom out -87.3572 -44.2016
\i (01:09:16) trapsize 5599
\i (01:09:16) zoom in 1 
\i (01:09:16) setwindow pcb
\i (01:09:16) zoom in -87.8052 -37.9306
\i (01:09:16) trapsize 2800
\i (01:09:16) zoom in 1 
\i (01:09:16) setwindow pcb
\i (01:09:16) zoom in -88.6451 -37.8186
\i (01:09:16) trapsize 1400
\i (01:09:16) zoom in 1 
\i (01:09:16) setwindow pcb
\i (01:09:16) zoom in -92.5924 -37.7906
\i (01:09:16) trapsize 700
\i (01:09:17) zoom in 1 
\i (01:09:17) setwindow pcb
\i (01:09:17) zoom in -92.8164 -37.7486
\i (01:09:17) trapsize 350
\i (01:09:17) zoom out 1 
\i (01:09:17) setwindow pcb
\i (01:09:17) zoom out -92.7954 -37.7415
\i (01:09:17) trapsize 700
\i (01:09:17) zoom out 1 
\i (01:09:17) setwindow pcb
\i (01:09:17) zoom out -92.7255 -37.7275
\i (01:09:17) trapsize 1400
\i (01:09:23) zoom out 1 
\i (01:09:23) setwindow pcb
\i (01:09:23) zoom out -81.7791 -40.6671
\i (01:09:23) trapsize 2800
\i (01:09:41) roam start
\i (01:09:41) roam x -16
\i (01:09:41) roam y 48
\i (01:09:41) roam x -16
\i (01:09:41) roam y 32
\i (01:09:41) roam x -16
\i (01:09:41) roam y 32
\i (01:09:41) roam y 16
\i (01:09:41) roam end
\i (01:09:43) pick grid -127.3885 -45.4306
\t (01:09:43) last pick:  -127.3810  -45.4406
\i (01:09:44) zoom in 1 
\i (01:09:44) setwindow pcb
\i (01:09:44) zoom in -71.4531 -10.4360
\i (01:09:44) trapsize 1400
\i (01:09:44) zoom in 1 
\i (01:09:44) setwindow pcb
\i (01:09:44) zoom in -71.5091 -10.4080
\i (01:09:45) trapsize 700
\i (01:09:45) zoom in 1 
\i (01:09:45) setwindow pcb
\i (01:09:45) zoom in -72.8809 -10.5899
\i (01:09:45) trapsize 350
\i (01:09:45) zoom in 1 
\i (01:09:45) setwindow pcb
\i (01:09:45) zoom in -73.2028 -10.6459
\i (01:09:45) trapsize 175
\i (01:09:46) zoom out 1 
\i (01:09:46) setwindow pcb
\i (01:09:46) zoom out -73.2028 -10.6458
\i (01:09:46) trapsize 350
\i (01:09:46) zoom out 1 
\i (01:09:46) setwindow pcb
\i (01:09:46) zoom out -73.2028 -10.6458
\i (01:09:46) trapsize 700
\i (01:09:47) zoom in 1 
\i (01:09:47) setwindow pcb
\i (01:09:47) zoom in -71.3830 -13.0815
\i (01:09:47) trapsize 350
\i (01:09:49) roam start
\i (01:09:49) roam x -16
\i (01:09:49) roam y -64
\i (01:09:49) roam y -32
\i (01:09:49) roam y -32
\i (01:09:49) roam y -48
\i (01:09:50) roam y 32
\i (01:09:50) roam x -16
\i (01:09:50) roam y 16
\i (01:09:50) roam y 32
\i (01:09:50) roam x -16
\i (01:09:50) roam y 48
\i (01:09:50) roam y 32
\i (01:09:50) roam x -16
\i (01:09:50) roam y 48
\i (01:09:50) roam x -16
\i (01:09:50) roam y 32
\i (01:09:51) roam x -16
\i (01:09:51) roam y 64
\i (01:09:51) roam x -64
\i (01:09:51) roam y 64
\i (01:09:51) roam x -80
\i (01:09:51) roam y 48
\i (01:09:51) roam x -64
\i (01:09:51) roam y 32
\i (01:09:51) roam end
\i (01:09:51) zoom out 1 
\i (01:09:51) setwindow pcb
\i (01:09:51) zoom out -73.5221 -14.9825
\i (01:09:51) trapsize 700
\i (01:09:51) zoom out 1 
\i (01:09:51) setwindow pcb
\i (01:09:51) zoom out -73.5221 -14.9824
\i (01:09:51) trapsize 1400
\i (01:09:51) zoom out 1 
\i (01:09:51) setwindow pcb
\i (01:09:51) zoom out -73.5222 -14.9824
\i (01:09:51) trapsize 2800
\i (01:09:54) zoom in 1 
\i (01:09:54) setwindow pcb
\i (01:09:54) zoom in -81.5850 -46.1700
\i (01:09:54) trapsize 1400
\i (01:09:54) zoom in 1 
\i (01:09:54) setwindow pcb
\i (01:09:54) zoom in -81.5850 -46.1700
\i (01:09:54) trapsize 700
\i (01:09:54) zoom out 1 
\i (01:09:54) setwindow pcb
\i (01:09:54) zoom out -82.5508 -45.5961
\i (01:09:54) trapsize 1400
\i (01:09:54) zoom out 1 
\i (01:09:54) setwindow pcb
\i (01:09:54) zoom out -82.5788 -45.5961
\i (01:09:54) trapsize 2800
\i (01:09:55) roam start
\i (01:09:55) roam x -32
\i (01:09:55) roam y -32
\i (01:09:55) roam x -16
\i (01:09:55) roam end
\i (01:10:22) zoom in 1 
\i (01:10:22) setwindow pcb
\i (01:10:22) zoom in -122.4032 -31.0382
\i (01:10:22) trapsize 1400
\i (01:10:23) zoom out 1 
\i (01:10:23) setwindow pcb
\i (01:10:23) zoom out -122.4032 -31.0382
\i (01:10:23) trapsize 2800
\i (01:11:00) pick grid -81.5290 -39.9409
\t (01:11:00) last pick:  -81.5340  -39.9288
\i (01:11:02) setwindow form.find
\i (01:11:02) FORM find symbols YES 
\i (01:11:03) setwindow pcb
\i (01:11:03) pick grid -79.3453 -39.6609
\t (01:11:03) last pick:  -79.3496  -39.6494
\i (01:11:51) pick grid -79.9052 -41.5646
\t (01:11:51) last pick:  -79.9084  -41.5544
\i (01:11:57) roam start
\i (01:11:57) roam y 32
\i (01:11:57) roam x -32
\i (01:11:57) roam y 32
\i (01:11:57) roam y 16
\i (01:11:58) roam y 32
\i (01:11:58) roam x -16
\i (01:11:58) roam y 32
\i (01:11:58) roam y 16
\i (01:11:58) roam y -32
\i (01:11:58) roam y -32
\i (01:11:58) roam y -48
\i (01:11:58) roam x 16
\i (01:11:58) roam y -16
\i (01:11:58) roam x 16
\i (01:11:58) roam y -16
\i (01:11:58) roam x 32
\i (01:11:58) roam y -48
\i (01:11:59) roam x 16
\i (01:11:59) roam y -16
\i (01:11:59) roam y 16
\i (01:11:59) roam y 16
\i (01:11:59) roam y 32
\i (01:11:59) roam y 16
\i (01:11:59) roam x -16
\i (01:11:59) roam y 16
\i (01:12:00) roam x -16
\i (01:12:00) roam y 32
\i (01:12:00) roam y 16
\i (01:12:00) roam x -16
\i (01:12:00) roam y 16
\i (01:12:00) roam x -16
\i (01:12:00) roam y 16
\i (01:12:00) roam x -16
\i (01:12:00) roam x -16
\i (01:12:00) roam y 16
\i (01:12:00) roam end
\i (01:12:05) zoom in 1 
\i (01:12:05) setwindow pcb
\i (01:12:05) zoom in -127.5545 -50.3554
\i (01:12:05) trapsize 1400
\i (01:12:05) zoom in 1 
\i (01:12:05) setwindow pcb
\i (01:12:05) zoom in -127.5545 -50.3554
\i (01:12:05) trapsize 700
\i (01:12:06) zoom out 1 
\i (01:12:06) setwindow pcb
\i (01:12:06) zoom out -127.4845 -50.3133
\i (01:12:06) trapsize 1400
\i (01:12:06) zoom out 1 
\i (01:12:06) setwindow pcb
\i (01:12:06) zoom out -127.4844 -50.3134
\i (01:12:06) trapsize 2800
\i (01:12:07) zoom out 1 
\i (01:12:07) setwindow pcb
\i (01:12:07) zoom out -81.1790 -49.1375
\i (01:12:07) trapsize 5599
\i (01:12:07) zoom in 1 
\i (01:12:07) setwindow pcb
\i (01:12:07) zoom in -107.0472 -56.6405
\i (01:12:07) trapsize 2800
\i (01:12:07) zoom in 1 
\i (01:12:07) setwindow pcb
\i (01:12:07) zoom in -107.0472 -56.6405
\i (01:12:07) trapsize 1400
\i (01:12:07) zoom in 1 
\i (01:12:07) setwindow pcb
\i (01:12:07) zoom in -107.0472 -56.6125
\i (01:12:07) trapsize 700
\i (01:12:08) zoom in 1 
\i (01:12:08) setwindow pcb
\i (01:12:08) zoom in -107.0471 -56.5985
\i (01:12:08) trapsize 350
\i (01:12:08) zoom out 1 
\i (01:12:08) setwindow pcb
\i (01:12:08) zoom out -107.2431 -56.5214
\i (01:12:08) trapsize 700
\i (01:12:08) zoom out 1 
\i (01:12:08) setwindow pcb
\i (01:12:08) zoom out -107.2431 -56.5215
\i (01:12:08) trapsize 1400
\i (01:12:09) roam start
\i (01:12:09) roam y 64
\i (01:12:09) roam y 16
\i (01:12:09) roam y 16
\i (01:12:09) roam y 16
\i (01:12:09) roam x -16
\i (01:12:09) roam y 32
\i (01:12:09) roam x -16
\i (01:12:09) roam y 48
\i (01:12:09) roam y 48
\i (01:12:10) roam end
\i (01:12:11) pick grid -107.3414 -63.1497
\t (01:12:11) last pick:  -107.3404  -63.1444
\i (01:12:18) zoom out 1 
\i (01:12:18) setwindow pcb
\i (01:12:18) zoom out -106.4735 -63.4856
\i (01:12:18) trapsize 2800
\i (01:12:19) zoom in 1 
\i (01:12:19) setwindow pcb
\i (01:12:19) zoom in -106.4735 -63.4856
\i (01:12:19) trapsize 1400
\i (01:12:19) zoom in 1 
\i (01:12:19) setwindow pcb
\i (01:12:19) zoom in -106.4455 -63.4576
\i (01:12:19) trapsize 700
\i (01:12:20) zoom in 1 
\i (01:12:20) setwindow pcb
\i (01:12:20) zoom in -108.6852 -61.2459
\i (01:12:20) trapsize 350
\i (01:12:20) zoom in 1 
\i (01:12:20) setwindow pcb
\i (01:12:20) zoom in -108.6992 -61.2249
\i (01:12:20) trapsize 175
\i (01:12:22) zoom out 1 
\i (01:12:22) setwindow pcb
\i (01:12:22) zoom out -108.5802 -61.0044
\i (01:12:22) trapsize 350
\i (01:12:22) zoom out 1 
\i (01:12:22) setwindow pcb
\i (01:12:22) zoom out -108.5801 -61.0044
\i (01:12:22) trapsize 700
\i (01:12:22) zoom out 1 
\i (01:12:22) setwindow pcb
\i (01:12:22) zoom out -108.5801 -61.0043
\i (01:12:22) trapsize 1400
\i (01:12:40) roam start
\i (01:12:40) roam x 16
\i (01:12:40) roam x 464
\i (01:12:40) roam y -64
\i (01:12:40) roam x 192
\i (01:12:40) roam y -32
\i (01:12:40) roam x 112
\i (01:12:40) roam y -32
\i (01:12:40) roam x 16
\i (01:12:40) roam y -64
\i (01:12:40) roam y -48
\i (01:12:40) roam x -16
\i (01:12:40) roam y -48
\i (01:12:40) roam x -64
\i (01:12:40) roam y -32
\i (01:12:40) roam x -112
\i (01:12:40) roam y -16
\i (01:12:40) roam x -80
\i (01:12:40) roam x -32
\i (01:12:40) roam x 64
\i (01:12:40) roam y -16
\i (01:12:41) roam x 96
\i (01:12:41) roam y -48
\i (01:12:41) roam x 224
\i (01:12:41) roam y -48
\i (01:12:41) roam x 80
\i (01:12:41) roam y -16
\i (01:12:41) roam x 16
\i (01:12:41) roam y -16
\i (01:12:41) roam x 16
\i (01:12:41) roam y -16
\i (01:12:41) roam y -48
\i (01:12:41) roam y -64
\i (01:12:41) roam x -32
\i (01:12:41) roam y -32
\i (01:12:41) roam x -96
\i (01:12:41) roam y -16
\i (01:12:41) roam x -64
\i (01:12:41) roam x -32
\i (01:12:41) roam x -16
\i (01:12:41) roam x -16
\i (01:12:41) roam y 48
\i (01:12:41) roam x -64
\i (01:12:41) roam y 80
\i (01:12:41) roam x -32
\i (01:12:41) roam y 96
\i (01:12:41) roam x -16
\i (01:12:41) roam y 64
\i (01:12:42) roam x -16
\i (01:12:42) roam y 32
\i (01:12:42) roam y 16
\i (01:12:42) roam x -32
\i (01:12:42) roam y 32
\i (01:12:42) roam x -64
\i (01:12:42) roam y 32
\i (01:12:42) roam x -64
\i (01:12:42) roam y 32
\i (01:12:42) roam x -32
\i (01:12:42) roam y 16
\i (01:12:42) roam x -32
\i (01:12:42) roam y 16
\i (01:12:42) roam x -32
\i (01:12:42) roam y 16
\i (01:12:42) roam x -32
\i (01:12:42) roam y 16
\i (01:12:42) roam x -16
\i (01:12:42) roam y 16
\i (01:12:42) roam x -16
\i (01:12:42) roam x 32
\i (01:12:42) roam x 48
\i (01:12:42) roam x 80
\i (01:12:42) roam x 48
\i (01:12:43) roam x -16
\i (01:12:43) roam x -80
\i (01:12:43) roam y 32
\i (01:12:43) roam x -32
\i (01:12:43) roam y 32
\i (01:12:43) roam x -16
\i (01:12:43) roam x 32
\i (01:12:43) roam y -16
\i (01:12:43) roam x 48
\i (01:12:43) roam y -16
\i (01:12:43) roam x 32
\i (01:12:43) roam y -16
\i (01:12:43) roam x 16
\i (01:12:43) roam y -16
\i (01:12:43) roam x 16
\i (01:12:43) roam x 32
\i (01:12:43) roam x 48
\i (01:12:43) roam y -16
\i (01:12:43) roam x 16
\i (01:12:43) roam y -16
\i (01:12:44) roam x 32
\i (01:12:44) roam y -16
\i (01:12:44) roam x 48
\i (01:12:44) roam y -32
\i (01:12:44) roam x 32
\i (01:12:44) roam y -16
\i (01:12:44) roam x 16
\i (01:12:44) roam y -16
\i (01:12:44) roam x 16
\i (01:12:44) roam y -32
\i (01:12:44) roam x 16
\i (01:12:44) roam y -80
\i (01:12:44) roam x 16
\i (01:12:44) roam y -80
\i (01:12:44) roam x 16
\i (01:12:44) roam y -96
\i (01:12:44) roam y -80
\i (01:12:44) roam x 16
\i (01:12:44) roam y -64
\i (01:12:44) roam y -64
\i (01:12:44) roam x 16
\i (01:12:44) roam y -80
\i (01:12:44) roam x 32
\i (01:12:44) roam y -80
\i (01:12:44) roam x 32
\i (01:12:44) roam y -64
\i (01:12:44) roam x 48
\i (01:12:44) roam y -80
\i (01:12:44) roam x 64
\i (01:12:44) roam y -48
\i (01:12:44) roam x 96
\i (01:12:44) roam y -48
\i (01:12:44) roam x 64
\i (01:12:44) roam y -32
\i (01:12:44) roam x 32
\i (01:12:44) roam y -16
\i (01:12:44) roam x 16
\i (01:12:44) roam y -16
\i (01:12:44) roam x 16
\i (01:12:44) roam y -16
\i (01:12:44) roam x 16
\i (01:12:44) roam y -16
\i (01:12:44) roam x 32
\i (01:12:44) roam y -32
\i (01:12:45) roam x 16
\i (01:12:45) roam y -32
\i (01:12:45) roam y -16
\i (01:12:45) roam x 16
\i (01:12:45) roam y -16
\i (01:12:45) roam x -16
\i (01:12:45) roam x -64
\i (01:12:45) roam y 32
\i (01:12:45) zoom in 1 
\i (01:12:45) setwindow pcb
\i (01:12:45) zoom in -76.5177 -29.0225
\i (01:12:45) trapsize 700
\i (01:12:45) roam x -16
\i (01:12:45) roam end
\i (01:12:46) zoom out 1 
\i (01:12:46) setwindow pcb
\i (01:12:46) zoom out -73.6341 -23.7452
\i (01:12:46) trapsize 1400
\i (01:12:46) zoom out 1 
\i (01:12:46) setwindow pcb
\i (01:12:46) zoom out -73.6342 -23.7452
\i (01:12:46) trapsize 2800
\i (01:12:54) xhilite 
\i (01:12:54) xNet Ledr_En 
\i (01:12:54) xname_flush 
\i (01:12:54) trapsize 2068
\t (01:12:54) Net "Ledr_En" highlighted.
\i (01:12:54) done 
\i (01:12:54) generaledit 
\i (01:12:57) roam start
\i (01:12:57) roam x -48
\i (01:12:57) roam y 16
\i (01:12:57) roam x -64
\i (01:12:57) roam y 32
\i (01:12:57) roam x -64
\i (01:12:57) roam y 32
\i (01:12:57) roam x -48
\i (01:12:57) roam y 32
\i (01:12:57) roam end
\i (01:12:57) zoom out 1 
\i (01:12:57) setwindow pcb
\i (01:12:57) zoom out -86.5380 -44.4174
\i (01:12:57) trapsize 4135
\i (01:12:57) zoom out 1 
\i (01:12:57) setwindow pcb
\i (01:12:57) zoom out -86.5379 -44.3348
\i (01:12:57) trapsize 8271
\i (01:12:59) zoom fit 
\i (01:12:59) trapsize 4646
\i (01:13:00) pick grid 12.3474 -32.4006
\t (01:13:00) last pick:  12.3444  -32.4104
\i (01:13:03) xdehilite 
\i (01:13:03) xNet Ledr_En 
\i (01:13:03) xname_flush 
\t (01:13:03) Net "Ledr_En" dehighlighted.
\i (01:13:03) done 
\i (01:13:04) generaledit 
\i (01:13:06) xhilite 
\i (01:13:06) xNet Ledr_En 
\i (01:13:06) xname_flush 
\i (01:13:06) trapsize 2068
\t (01:13:06) Net "Ledr_En" highlighted.
\i (01:13:06) done 
\i (01:13:06) generaledit 
\i (01:13:10) xdehilite 
\i (01:13:11) xNet Ledr_En 
\i (01:13:11) xname_flush 
\t (01:13:11) Net "Ledr_En" dehighlighted.
\i (01:13:11) done 
\i (01:13:11) xhilite 
\i (01:13:11) xNet Ledr_Pwm 
\i (01:13:11) xname_flush 
\i (01:13:11) trapsize 2063
\t (01:13:11) Net "Ledr_Pwm" highlighted.
\i (01:13:11) done 
\i (01:13:11) generaledit 
\i (01:13:16) pick grid -75.2443 -25.0423
\t (01:13:16) last pick:  -75.2348  -25.0444
\i (01:13:16) zoom in 1 
\i (01:13:16) setwindow pcb
\i (01:13:16) zoom in -75.4506 -25.0423
\i (01:13:16) trapsize 1032
\i (01:13:16) zoom in 1 
\i (01:13:16) setwindow pcb
\i (01:13:16) zoom in -75.4506 -25.0423
\i (01:13:16) trapsize 516
\i (01:13:17) zoom out 1 
\i (01:13:17) setwindow pcb
\i (01:13:17) zoom out -75.4507 -25.0423
\i (01:13:17) trapsize 1032
\i (01:13:17) zoom out 1 
\i (01:13:17) setwindow pcb
\i (01:13:17) zoom out -75.4506 -25.0422
\i (01:13:17) trapsize 2063
\i (01:13:20) pick grid -84.8589 -39.9385
\t (01:13:20) last pick:  -84.8614  -39.9288
\i (01:13:23) pick grid -76.5648 -15.0151
\t (01:13:23) last pick:  -76.5556  -15.0114
\i (01:13:26) prepopup -76.4410 -15.1389
\i (01:13:27) pick grid -76.4823 -15.1389
\t (01:13:27) last pick:  -76.4794  -15.1384
\i (01:13:27) pick grid -76.7299 -14.9738
\t (01:13:27) last pick:  -76.7334  -14.9860
\i (01:13:28) prepopup -76.7299 -14.9738
\i (01:13:29) pop dyn_option_select @:@Delete 
\i (01:13:29) delete 
\i (01:13:29) generaledit 
\i (01:13:32) xdehilite 
\i (01:13:32) xNet Ledr_Pwm 
\i (01:13:32) xname_flush 
\t (01:13:32) Net "Ledr_Pwm" dehighlighted.
\i (01:13:32) done 
\i (01:13:32) generaledit 
\i (01:13:36) xhilite 
\i (01:13:36) xNet Ledr_En 
\i (01:13:36) xname_flush 
\i (01:13:36) trapsize 2068
\t (01:13:36) Net "Ledr_En" highlighted.
\i (01:13:36) done 
\i (01:13:36) generaledit 
\i (01:13:43) pick grid -80.1318 -41.5593
\t (01:13:43) last pick:  -80.1370  -41.5544
\i (01:13:45) setwindow form.find
\i (01:13:45) FORM find other_segs YES 
\i (01:13:45) FORM find other_segs NO 
\i (01:13:46) FORM find cline_segs YES 
\i (01:14:03) setwindow pcb
\i (01:14:03) pick grid -80.3799 -44.9090
\t (01:14:03) last pick:  -80.3910  -44.9072
\i (01:14:05) zoom in 1 
\i (01:14:05) setwindow pcb
\i (01:14:05) zoom in -105.3575 -48.0518
\i (01:14:05) trapsize 1034
\i (01:14:05) zoom in 1 
\i (01:14:05) setwindow pcb
\i (01:14:05) zoom in -105.3575 -48.0518
\i (01:14:05) trapsize 517
\i (01:14:07) pick grid -89.9223 -45.2191
\t (01:14:07) last pick:  -89.9160  -45.2120
\i (01:14:08) xdehilite 
\i (01:14:08) xNet Ledr_En 
\i (01:14:08) xname_flush 
\t (01:14:08) Net "Ledr_En" dehighlighted.
\i (01:14:08) done 
\i (01:14:08) generaledit 
\i (01:14:13) setwindow form.find
\i (01:14:13) FORM find clines NO 
\i (01:14:14) FORM find clines YES 
\i (01:14:15) setwindow pcb
\i (01:14:15) pick grid -89.5501 -44.6918
\t (01:14:15) last pick:  -89.5604  -44.7040
\i (01:14:17) pick grid -102.3077 -47.6279
\t (01:14:17) last pick:  -102.3112  -47.6250
\i (01:14:17) prepopup -102.3077 -47.6279
\i (01:14:18) pop dyn_option_select @:@Delete 
\i (01:14:18) delete 
\i (01:14:18) generaledit 
\i (01:14:23) pick grid -100.6639 -46.8009
\t (01:14:23) last pick:  -100.6602  -46.8122
\i (01:14:23) prepopup -100.6535 -46.8009
\i (01:14:24) pop dyn_option_select @:@Delete 
\i (01:14:24) delete 
\i (01:14:24) generaledit 
\i (01:14:25) pick grid -97.1695 -43.4616
\t (01:14:25) last pick:  -97.1804  -43.4594
\i (01:14:26) prepopup -97.1695 -43.4616
\i (01:14:26) pop dyn_option_select @:@Delete 
\i (01:14:26) delete 
\i (01:14:27) generaledit 
\i (01:14:27) zoom out 1 
\i (01:14:27) setwindow pcb
\i (01:14:27) zoom out -97.1488 -43.4409
\i (01:14:27) trapsize 1034
\i (01:14:27) zoom out 1 
\i (01:14:27) setwindow pcb
\i (01:14:27) zoom out -97.1488 -43.4409
\i (01:14:27) trapsize 2068
\i (01:14:27) zoom out 1 
\i (01:14:27) setwindow pcb
\i (01:14:27) zoom out -97.1489 -43.4409
\i (01:14:27) trapsize 4135
\i (01:14:27) zoom out 1 
\i (01:14:27) setwindow pcb
\i (01:14:27) zoom out -97.1488 -43.4408
\i (01:14:27) trapsize 8271
\i (01:14:28) zoom in 1 
\i (01:14:28) setwindow pcb
\i (01:14:28) zoom in -76.8029 -20.4483
\i (01:14:28) trapsize 4135
\i (01:14:28) zoom in 1 
\i (01:14:28) setwindow pcb
\i (01:14:28) zoom in -76.8029 -20.4482
\i (01:14:28) trapsize 2068
\i (01:14:29) zoom in 1 
\i (01:14:29) setwindow pcb
\i (01:14:29) zoom in -81.7239 -31.6964
\i (01:14:29) trapsize 1034
\i (01:14:29) zoom in 1 
\i (01:14:29) setwindow pcb
\i (01:14:29) zoom in -81.8687 -32.2133
\i (01:14:29) trapsize 517
\i (01:14:29) zoom in 1 
\i (01:14:29) setwindow pcb
\i (01:14:29) zoom in -81.9100 -32.2443
\i (01:14:29) trapsize 258
\i (01:14:29) zoom in 1 
\i (01:14:29) setwindow pcb
\i (01:14:29) zoom in -81.9307 -32.2546
\i (01:14:29) trapsize 129
\i (01:14:29) zoom out 1 
\i (01:14:29) setwindow pcb
\i (01:14:29) zoom out -82.1711 -32.1667
\i (01:14:29) trapsize 258
\i (01:14:29) zoom out 1 
\i (01:14:29) setwindow pcb
\i (01:14:29) zoom out -82.1866 -32.1511
\i (01:14:29) trapsize 517
\i (01:14:31) pick grid -83.8200 -31.6032
\t (01:14:31) last pick:  -83.8200  -31.5976
\i (01:14:31) pick grid -83.8407 -31.5619
\t (01:14:31) last pick:  -83.8454  -31.5722
\i (01:14:31) prepopup -83.8407 -31.5619
\i (01:14:32) pop dyn_option_select @:@Delete 
\i (01:14:32) delete 
\i (01:14:32) generaledit 
\i (01:14:32) pick grid -83.6029 -31.4792
\t (01:14:32) last pick:  -83.5914  -31.4706
\i (01:14:33) prepopup -83.5409 -31.5102
\i (01:14:35) pop dyn_option_select '@:@Delete vertex' 
\i (01:14:35) delete vertex 
\i (01:14:35) generaledit 
\i (01:14:35) zoom out 1 
\i (01:14:35) setwindow pcb
\i (01:14:35) zoom out -82.4037 -30.3730
\i (01:14:35) trapsize 1034
\i (01:14:35) zoom out 1 
\i (01:14:35) setwindow pcb
\i (01:14:35) zoom out -82.4037 -30.3730
\i (01:14:35) trapsize 2068
\i (01:14:35) zoom out 1 
\i (01:14:35) setwindow pcb
\i (01:14:35) zoom out -82.2797 -29.7939
\i (01:14:35) trapsize 4135
\i (01:14:36) zoom in 1 
\i (01:14:36) setwindow pcb
\i (01:14:36) zoom in -74.7534 -13.5834
\i (01:14:36) trapsize 2068
\i (01:14:36) zoom in 1 
\i (01:14:36) setwindow pcb
\i (01:14:36) zoom in -74.7534 -13.5834
\i (01:14:36) trapsize 1034
\i (01:14:37) zoom in 1 
\i (01:14:37) setwindow pcb
\i (01:14:37) zoom in -75.4977 -20.6754
\i (01:14:37) trapsize 517
\i (01:14:37) zoom in 1 
\i (01:14:37) setwindow pcb
\i (01:14:37) zoom in -75.5080 -20.7374
\i (01:14:37) trapsize 258
\i (01:14:37) zoom out 1 
\i (01:14:37) setwindow pcb
\i (01:14:37) zoom out -75.5390 -20.7994
\i (01:14:37) trapsize 517
\i (01:14:38) pick grid -75.6631 -20.7270
\t (01:14:38) last pick:  -75.6666  -20.7264
\i (01:14:38) prepopup -75.6631 -20.7270
\i (01:14:39) pop dyn_option_select @:@Delete 
\i (01:14:39) delete 
\i (01:14:39) generaledit 
\i (01:14:44) zoom out 1 
\i (01:14:44) setwindow pcb
\i (01:14:44) zoom out -75.7561 -20.6753
\i (01:14:44) trapsize 1034
\i (01:14:44) zoom out 1 
\i (01:14:44) setwindow pcb
\i (01:14:44) zoom out -75.6942 -20.6546
\i (01:14:44) trapsize 2068
\i (01:14:45) zoom in 1 
\i (01:14:45) setwindow pcb
\i (01:14:45) zoom in -74.0814 -15.0306
\i (01:14:45) trapsize 1034
\i (01:14:45) zoom in 1 
\i (01:14:45) setwindow pcb
\i (01:14:45) zoom in -74.0607 -15.0099
\i (01:14:45) trapsize 517
\i (01:14:46) pick grid -74.4639 -14.2345
\t (01:14:46) last pick:  -74.4728  -14.2240
\i (01:14:46) prepopup -74.4639 -14.2345
\i (01:14:47) pop dyn_option_select @:@Delete 
\i (01:14:47) delete 
\i (01:14:47) generaledit 
\i (01:14:48) pick grid -71.1350 -12.6011
\t (01:14:48) last pick:  -71.1454  -12.5984
\i (01:14:48) prepopup -71.1350 -12.6011
\i (01:14:49) pop dyn_option_select @:@Delete 
\i (01:14:49) delete 
\i (01:14:50) generaledit 
\i (01:14:50) zoom out 1 
\i (01:14:50) setwindow pcb
\i (01:14:50) zoom out -71.2797 -12.6011
\i (01:14:50) trapsize 1034
\i (01:14:50) zoom out 1 
\i (01:14:50) setwindow pcb
\i (01:14:50) zoom out -71.3004 -12.6011
\i (01:14:50) trapsize 2068
\i (01:14:51) zoom in 1 
\i (01:14:51) setwindow pcb
\i (01:14:51) zoom in -69.7290 -11.8567
\i (01:14:51) trapsize 1034
\i (01:14:52) zoom in 1 
\i (01:14:52) setwindow pcb
\i (01:14:52) zoom in -69.7083 -11.8567
\i (01:14:52) trapsize 517
\i (01:14:53) zoom out 1 
\i (01:14:53) setwindow pcb
\i (01:14:53) zoom out -69.7082 -11.8567
\i (01:14:53) trapsize 1034
\i (01:14:55) pick grid -69.2120 -12.8492
\t (01:14:55) last pick:  -69.2150  -12.8524
\i (01:14:56) prepopup -69.2120 -12.8492
\i (01:14:57) pop dyn_option_select @:@Delete 
\i (01:14:57) delete 
\i (01:14:57) generaledit 
\i (01:14:58) zoom in 1 
\i (01:14:58) setwindow pcb
\i (01:14:58) zoom in -65.5316 -13.2627
\i (01:14:58) trapsize 517
\i (01:14:58) zoom in 1 
\i (01:14:58) setwindow pcb
\i (01:14:58) zoom in -65.5523 -13.2730
\i (01:14:58) trapsize 258
\i (01:14:59) pick grid -68.1369 -13.6142
\t (01:14:59) last pick:  -68.1482  -13.6144
\i (01:15:00) prepopup -68.1369 -13.6142
\i (01:15:00) pop dyn_option_select @:@Delete 
\i (01:15:00) delete 
\i (01:15:01) generaledit 
\i (01:15:01) pick grid -67.8164 -13.7589
\t (01:15:01) last pick:  -67.8180  -13.7668
\i (01:15:01) prepopup -67.8164 -13.7589
\i (01:15:02) pop dyn_option_select @:@Delete 
\i (01:15:03) delete 
\i (01:15:03) generaledit 
\i (01:15:03) zoom out 1 
\i (01:15:03) setwindow pcb
\i (01:15:03) zoom out -65.3249 -13.8055
\i (01:15:03) trapsize 517
\i (01:15:04) zoom out 1 
\i (01:15:04) setwindow pcb
\i (01:15:04) zoom out -64.6529 -14.0018
\i (01:15:04) trapsize 1034
\i (01:15:04) roam start
\i (01:15:04) roam x 112
\i (01:15:04) roam x 96
\i (01:15:04) roam x 16
\i (01:15:05) roam x 64
\i (01:15:05) roam x 32
\i (01:15:05) roam x 32
\i (01:15:05) roam end
\i (01:15:06) pick grid -63.6302 -13.9191
\t (01:15:06) last pick:  -63.6270  -13.9192
\i (01:15:06) prepopup -63.6302 -13.9191
\i (01:15:07) pop dyn_option_select @:@Delete 
\i (01:15:07) delete 
\i (01:15:07) generaledit 
\i (01:15:08) zoom out 1 
\i (01:15:08) setwindow pcb
\i (01:15:08) zoom out -70.2053 -18.6954
\i (01:15:08) trapsize 2068
\i (01:15:08) zoom out 1 
\i (01:15:08) setwindow pcb
\i (01:15:08) zoom out -71.8595 -18.7781
\i (01:15:08) trapsize 4135
\i (01:15:09) roam start
\i (01:15:09) roam x -64
\i (01:15:09) roam y 32
\i (01:15:09) roam x -80
\i (01:15:09) roam y 32
\i (01:15:09) roam x -48
\i (01:15:09) roam y 16
\i (01:15:09) roam x -64
\i (01:15:09) roam y 16
\i (01:15:09) roam x -48
\i (01:15:09) roam y 16
\i (01:15:09) roam end
\i (01:15:10) zoom in 1 
\i (01:15:10) setwindow pcb
\i (01:15:10) zoom in -101.9227 -44.5842
\i (01:15:10) trapsize 2068
\i (01:15:10) zoom in 1 
\i (01:15:10) setwindow pcb
\i (01:15:10) zoom in -101.9227 -44.5842
\i (01:15:10) trapsize 1034
\i (01:15:10) zoom in 1 
\i (01:15:10) setwindow pcb
\i (01:15:10) zoom in -101.9227 -44.5842
\i (01:15:10) trapsize 517
\i (01:15:10) zoom out 1 
\i (01:15:10) setwindow pcb
\i (01:15:10) zoom out -101.9433 -44.7185
\i (01:15:10) trapsize 1034
\i (01:15:10) zoom out 1 
\i (01:15:10) setwindow pcb
\i (01:15:10) zoom out -101.9433 -44.7186
\i (01:15:10) trapsize 2068
\i (01:15:13) xhilite 
\i (01:15:13) xNet Ledr_Pwm 
\i (01:15:13) xname_flush 
\i (01:15:13) trapsize 2063
\t (01:15:13) Net "Ledr_Pwm" highlighted.
\i (01:15:13) done 
\i (01:15:13) generaledit 
\i (01:15:14) xdehilite 
\i (01:15:14) xNet Ledr_Pwm 
\i (01:15:14) xname_flush 
\t (01:15:14) Net "Ledr_Pwm" dehighlighted.
\i (01:15:14) done 
\i (01:15:14) xhilite 
\i (01:15:14) xNet Ledr_En 
\i (01:15:14) xname_flush 
\i (01:15:14) trapsize 2029
\t (01:15:14) Net "Ledr_En" highlighted.
\i (01:15:14) done 
\i (01:15:14) generaledit 
\i (01:15:17) xdehilite 
\i (01:15:17) xNet Ledr_En 
\i (01:15:17) xname_flush 
\t (01:15:17) Net "Ledr_En" dehighlighted.
\i (01:15:17) done 
\i (01:15:17) xhilite 
\i (01:15:17) xNet Ledr_Pwm 
\i (01:15:17) xname_flush 
\i (01:15:17) trapsize 2063
\t (01:15:17) Net "Ledr_Pwm" highlighted.
\i (01:15:17) done 
\i (01:15:17) generaledit 
\i (01:15:20) pick grid -83.3319 -42.0842
\t (01:15:20) last pick:  -83.3374  -42.0878
\i (01:15:21) roam start
\i (01:15:21) roam x -96
\i (01:15:21) roam x -112
\i (01:15:21) roam x -16
\i (01:15:21) roam x -16
\i (01:15:22) roam end
\i (01:15:22) zoom in 1 
\i (01:15:22) setwindow pcb
\i (01:15:22) zoom in -103.9746 -36.7612
\i (01:15:22) trapsize 1032
\i (01:15:22) zoom in 1 
\i (01:15:22) setwindow pcb
\i (01:15:22) zoom in -104.0159 -36.7405
\i (01:15:22) trapsize 516
\i (01:15:22) zoom in 1 
\i (01:15:22) setwindow pcb
\i (01:15:22) zoom in -104.0159 -36.7405
\i (01:15:22) trapsize 258
\i (01:15:23) zoom out 1 
\i (01:15:23) setwindow pcb
\i (01:15:23) zoom out -103.9540 -36.7508
\i (01:15:23) trapsize 516
\i (01:15:23) zoom out 1 
\i (01:15:23) setwindow pcb
\i (01:15:23) zoom out -103.6549 -37.2768
\i (01:15:23) trapsize 1032
\i (01:15:24) zoom out 1 
\i (01:15:24) setwindow pcb
\i (01:15:24) zoom out -83.3323 -37.7927
\i (01:15:24) trapsize 2063
\i (01:15:25) roam start
\i (01:15:26) roam x -32
\i (01:15:26) roam y 32
\i (01:15:26) roam x -16
\i (01:15:26) roam x -16
\i (01:15:26) roam y 48
\i (01:15:26) roam x -16
\i (01:15:26) roam y 16
\i (01:15:26) roam y 32
\i (01:15:26) roam x -16
\i (01:15:26) roam y 16
\i (01:15:26) roam x -16
\i (01:15:26) roam y 48
\i (01:15:26) roam y 16
\i (01:15:26) roam y 16
\i (01:15:26) roam end
\i (01:15:29) pick grid -86.8897 -43.5055
\t (01:15:29) last pick:  -86.8934  -43.5102
\i (01:15:31) zoom out 1 
\i (01:15:31) setwindow pcb
\i (01:15:31) zoom out -118.9105 -46.2289
\i (01:15:31) trapsize 4126
\i (01:15:33) roam start
\i (01:15:33) roam y 80
\i (01:15:33) roam y 32
\i (01:15:33) roam y 32
\i (01:15:33) roam y 32
\i (01:15:33) roam y 32
\i (01:15:33) roam end
\i (01:15:35) zoom in 1 
\i (01:15:35) setwindow pcb
\i (01:15:35) zoom in -120.2310 -51.4694
\i (01:15:35) trapsize 2063
\i (01:15:35) zoom in 1 
\i (01:15:35) setwindow pcb
\i (01:15:35) zoom in -119.7770 -51.4281
\i (01:15:35) trapsize 1032
\i (01:15:35) zoom out 1 
\i (01:15:35) setwindow pcb
\i (01:15:35) zoom out -119.7151 -51.4281
\i (01:15:35) trapsize 2063
\i (01:15:38) zoom out 1 
\i (01:15:38) setwindow pcb
\i (01:15:38) zoom out -119.3849 -52.7485
\i (01:15:38) trapsize 4126
\i (01:15:41) xdehilite 
\i (01:15:41) xNet Ledr_Pwm 
\i (01:15:41) xname_flush 
\t (01:15:41) Net "Ledr_Pwm" dehighlighted.
\i (01:15:42) done 
\i (01:15:42) generaledit 
\i (01:17:07) pick grid -128.2980 -49.5298
\t (01:17:07) last pick:  -128.2954  -49.5300
\i (01:17:10) move 
\t (01:17:10) Select element(s) to move.
\i (01:17:11) prepopup -135.1478 -24.3588
\i (01:17:17) group 
\i (01:17:28) prepopup -127.6378 -47.5491
\i (01:17:35) pick grid -133.2497 -54.9767
\t (01:17:35) last pick:  -133.2484  -54.9656
\i (01:17:36) prepopup -137.3761 -50.7677
\i (01:17:37) pick grid -136.7159 -46.9715
\t (01:17:37) last pick:  -136.7282  -46.9646
\i (01:17:37) prepopup -136.2207 -46.7239
\i (01:17:38) cancel 
\i (01:17:38) generaledit 
\i (01:17:38) pick grid -136.3032 -46.8064
\t (01:17:38) last pick:  -136.2964  -46.8122
\i (01:17:53) pick grid -130.1136 -56.6272
\t (01:17:53) last pick:  -130.1242  -56.6166
\i (01:17:59) move 
\t (01:17:59) Select element(s) to move.
\i (01:17:59) prepopup -146.0415 -28.8153
\i (01:18:00) reject 
\i (01:18:01) prepopup -146.2891 -28.6502
\i (01:18:02) cancel 
\i (01:18:02) generaledit 
\i (01:18:03) move 
\t (01:18:03) Select element(s) to move.
\i (01:18:04) prepopup -140.6772 -35.9952
\i (01:18:05) group 
\i (01:18:09) setwindow form.find
\i (01:18:09) FORM find find_name u45 
\t (01:18:09) Cannot edit Symbol "U45". Component Instance "U45" has the FIXED property.
\i (01:18:12) setwindow pcb
\i (01:18:12) zoom in 1 
\i (01:18:12) setwindow pcb
\i (01:18:12) zoom in -102.7969 -44.0830
\i (01:18:12) trapsize 2063
\i (01:18:12) zoom in 1 
\i (01:18:12) setwindow pcb
\i (01:18:12) zoom in -102.7969 -44.0829
\i (01:18:12) trapsize 1032
\i (01:18:12) zoom in 1 
\i (01:18:12) setwindow pcb
\i (01:18:12) zoom in -102.7969 -44.0829
\i (01:18:12) trapsize 516
\i (01:18:12) zoom out 1 
\i (01:18:12) setwindow pcb
\i (01:18:12) zoom out -102.8278 -44.0932
\i (01:18:12) trapsize 1032
\i (01:18:14) roam start
\i (01:18:14) roam x -64
\i (01:18:14) roam y 48
\i (01:18:14) roam x -64
\i (01:18:14) roam y 64
\i (01:18:14) roam x -48
\i (01:18:14) roam y 64
\i (01:18:14) roam x -48
\i (01:18:14) roam y 64
\i (01:18:14) roam x -16
\i (01:18:14) roam y 32
\i (01:18:14) roam x -32
\i (01:18:14) roam y 48
\i (01:18:14) roam y 48
\i (01:18:14) roam x -16
\i (01:18:14) roam y 48
\i (01:18:14) roam y 32
\i (01:18:14) roam y 64
\i (01:18:14) roam y 48
\i (01:18:14) roam x 32
\i (01:18:14) roam y 16
\i (01:18:14) roam x 48
\i (01:18:14) roam y 16
\i (01:18:14) roam x 64
\i (01:18:14) roam x 16
\i (01:18:15) roam x 16
\i (01:18:15) roam x 16
\i (01:18:15) roam y -16
\i (01:18:15) roam x 16
\i (01:18:15) roam x 32
\i (01:18:15) roam x 32
\i (01:18:15) roam y -16
\i (01:18:15) roam x 16
\i (01:18:16) roam y -16
\i (01:18:16) roam x 16
\i (01:18:16) roam x 16
\i (01:18:16) roam x 80
\i (01:18:16) roam y -32
\i (01:18:16) roam x 128
\i (01:18:16) roam y -32
\i (01:18:16) roam x 64
\i (01:18:16) roam y -16
\i (01:18:16) roam x 16
\i (01:18:16) roam x 16
\i (01:18:16) roam y -16
\i (01:18:16) roam x 16
\i (01:18:16) roam y -16
\i (01:18:17) roam x 16
\i (01:18:17) roam y -16
\i (01:18:17) roam y -96
\i (01:18:17) roam x -16
\i (01:18:17) roam y -192
\i (01:18:17) roam x -32
\i (01:18:17) roam y -192
\i (01:18:17) roam x -32
\i (01:18:17) roam y -112
\i (01:18:17) roam x -32
\i (01:18:17) roam y -64
\i (01:18:17) roam x -48
\i (01:18:17) roam y -48
\i (01:18:17) roam x -48
\i (01:18:17) roam y -32
\i (01:18:17) roam x -48
\i (01:18:17) roam y -16
\i (01:18:17) roam x -16
\i (01:18:17) roam y -32
\i (01:18:17) roam x -32
\i (01:18:17) roam y -32
\i (01:18:17) roam y -32
\i (01:18:17) roam x -16
\i (01:18:17) roam y -16
\i (01:18:17) roam y -16
\i (01:18:17) roam y -16
\i (01:18:17) roam y -16
\i (01:18:17) roam y -32
\i (01:18:18) roam y -48
\i (01:18:18) roam y -32
\i (01:18:18) roam y -32
\i (01:18:18) roam x -16
\i (01:18:18) roam y -16
\i (01:18:18) roam y -16
\i (01:18:18) roam y -16
\i (01:18:18) roam y -16
\i (01:18:21) roam x -16
\i (01:18:21) roam y 16
\i (01:18:21) roam x -32
\i (01:18:21) roam y 16
\i (01:18:21) roam x -48
\i (01:18:21) roam y 48
\i (01:18:21) roam x -16
\i (01:18:21) roam y 16
\i (01:18:21) roam y 16
\i (01:18:21) roam x 32
\i (01:18:21) roam x 48
\i (01:18:21) roam y -32
\i (01:18:22) roam x 64
\i (01:18:22) roam y -48
\i (01:18:22) roam x 32
\i (01:18:22) roam y -64
\i (01:18:22) roam x 48
\i (01:18:22) roam y -80
\i (01:18:22) roam x 16
\i (01:18:22) roam y -64
\i (01:18:22) roam x 16
\i (01:18:22) roam y -16
\i (01:18:22) roam x -16
\i (01:18:22) roam x -64
\i (01:18:22) roam x -48
\i (01:18:22) roam y 16
\i (01:18:22) roam x -64
\i (01:18:22) roam x -64
\i (01:18:22) roam y 16
\i (01:18:22) roam x -32
\i (01:18:22) roam x -32
\i (01:18:22) roam y 16
\i (01:18:22) roam end
\i (01:18:26) setwindow form.find
\i (01:18:26) FORM find clines YES 
\i (01:18:31) FORM find all_off  
\i (01:18:31) FORM find symbols YES 
\i (01:18:33) setwindow pcb
\i (01:18:33) prepopup -118.4772 -23.5338
\i (01:18:34) cancel 
\i (01:18:34) generaledit 
\i (01:18:34) prepopup -120.0453 -23.6163
\i (01:18:35) pick grid -119.5707 -22.6672
\t (01:18:35) last pick:  -119.5832  -22.6568
\i (01:18:40) pick grid -105.6854 -23.5338
\t (01:18:40) last pick:  -105.6894  -23.5458
\i (01:18:41) pick grid -105.7473 -23.1005
\t (01:18:41) last pick:  -105.7402  -23.0886
\i (01:18:42) dehilight 
\t (01:18:42) Symbol "R216" dehighlighted.
\i (01:18:42) generaledit 
\i (01:18:43) pick grid -105.6648 -23.2449
\t (01:18:43) last pick:  -105.6640  -23.2410
\i (01:18:43) prepopup -105.6441 -23.4925
\i (01:18:44) pick grid -105.7060 -23.4925
\t (01:18:44) last pick:  -105.7148  -23.4950
\i (01:18:46) zoom in 1 
\i (01:18:46) setwindow pcb
\i (01:18:46) zoom in -105.7060 -23.2862
\i (01:18:46) trapsize 516
\i (01:18:46) zoom in 1 
\i (01:18:46) setwindow pcb
\i (01:18:46) zoom in -105.7060 -23.2861
\i (01:18:46) trapsize 258
\i (01:18:47) zoom out 1 
\i (01:18:47) setwindow pcb
\i (01:18:47) zoom out -105.7060 -23.2861
\i (01:18:47) trapsize 516
\i (01:18:50) zoom out 1 
\i (01:18:50) setwindow pcb
\i (01:18:50) zoom out -105.4377 -24.4519
\i (01:18:50) trapsize 1032
\i (01:18:50) zoom out 1 
\i (01:18:50) setwindow pcb
\i (01:18:50) zoom out -105.4378 -24.4518
\i (01:18:50) trapsize 2063
\i (01:18:50) zoom out 1 
\i (01:18:50) setwindow pcb
\i (01:18:50) zoom out -105.9742 -29.3210
\i (01:18:50) trapsize 4126
\i (01:18:50) zoom out 1 
\i (01:18:50) setwindow pcb
\i (01:18:50) zoom out -105.9742 -29.3210
\i (01:18:50) trapsize 8253
\i (01:18:51) zoom in 1 
\i (01:18:51) setwindow pcb
\i (01:18:51) zoom in -136.8397 -38.7291
\i (01:18:51) trapsize 4126
\i (01:18:51) zoom in 1 
\i (01:18:51) setwindow pcb
\i (01:18:51) zoom in -136.8397 -38.7291
\i (01:18:51) trapsize 2063
\i (01:18:51) zoom in 1 
\i (01:18:51) setwindow pcb
\i (01:18:51) zoom in -136.8397 -38.7290
\i (01:18:51) trapsize 1032
\i (01:18:53) zoom fit 
\i (01:18:53) trapsize 4646
\i (01:18:55) move 
\t (01:18:55) Select element(s) to move.
\i (01:18:56) prepopup 13.3695 -29.8917
\i (01:18:57) group 
\i (01:18:58) xrefdes U45 
\t (01:18:58) Cannot edit Symbol "U45". Component Instance "U45" has the FIXED property.
\i (01:18:58) xname_flush 
\i (01:19:08) xrefdes R202 
\t (01:19:08) Cannot edit Symbol "R202". Component Instance "R202" has the FIXED property.
\i (01:19:08) xname_flush 
\i (01:19:21) setwindow form.find
\i (01:19:21) FORM find find_by_name  
\i (01:19:25) setwindow form.findname
\i (01:19:25) FORM findname objlist U45 
\i (01:21:22) FORM findname objlist C253 
\i (01:21:25) FORM findname objlist C254 
\i (01:21:27) FORM findname objlist C256 
\i (01:21:30) FORM findname objlist C255 
\i (01:22:02) FORM findname objlist D11 
\i (01:22:09) FORM findname objlist Fb7 
\i (01:22:22) FORM findname objlist C258 
\i (01:22:30) FORM findname objlist C259 
\i (01:22:46) FORM findname objlist C261 
\i (01:22:47) FORM findname objlist C262 
\i (01:22:56) FORM findname objlist C263 
\i (01:23:04) FORM findname objlist C264 
\i (01:23:05) FORM findname objlist C265 
\i (01:23:14) FORM findname objlist C257 
\i (01:23:20) FORM findname objlist C260 
\i (01:23:32) FORM findname objlist C251 
\i (01:23:33) FORM findname objlist C252 
\i (01:23:48) FORM findname objlist D12 
\i (01:24:05) FORM findname objlist L11 
\i (01:24:19) FORM findname objlist Q16 
\i (01:24:39) FORM findname objlist R200 
\i (01:24:46) FORM findname objlist R202 
\i (01:25:01) FORM findname objlist R203 
\i (01:25:02) FORM findname objlist R204 
\i (01:25:10) FORM findname objlist R205 
\i (01:25:11) FORM findname objlist R206 
\i (01:25:18) FORM findname objlist R207 
\i (01:25:23) FORM findname objlist R208 
\i (01:25:24) FORM findname objlist R209 
\i (01:25:34) FORM findname objlist R210 
\i (01:25:43) FORM findname objlist R201 
\i (01:26:41) FORM findname objlist J31 
\i (01:27:02) FORM findname objlist U44 
\i (01:29:26) FORM findname destlist R208 
\i (01:29:28) FORM findname objlist R208 
\i (01:29:35) setwindow pcb
\i (01:29:35) cmgr 
\w (01:29:35) Can not launch Constraint Manager while a command is active.
\i (01:29:40) fillin confirm
\i (01:29:41) setwindow form.findname
\i (01:29:41) FORM findname cancel  
\i (01:29:43) setwindow pcb
\i (01:29:43) cmgr 
\w (01:29:43) Can not launch Constraint Manager while a command is active.
\i (01:29:44) fillin confirm
\i (01:29:45) prepopup 13.7412 -41.7858
\i (01:29:46) cancel 
\i (01:29:46) generaledit 
\i (01:29:46) pick grid 13.7412 -41.7858
\t (01:29:46) last pick:  13.7414  -41.7830
\i (01:29:47) cmgr 
\i (01:29:48) setwindow cmgr
\i (01:29:48) cm newView ( worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" )
\i (01:29:48) cm newView ( worksheet 144:Properties 14:Net "219:Ratsnest Bundle Properties" "220:Ratsnest Bundle Properties" )
\i (01:29:48) cm newView ( worksheet 144:Properties 38:Component "39:Component Properties" 40:General )
\i (01:29:48) cm newView ( worksheet 53:Electrical 66:Net 25:Routing "30:Relative Propagation Delay" )
\i (01:29:49) setwindow pcb
\i (01:29:49) generaledit 
\i (01:29:53) setwindow cmgr
\i (01:29:53) cm select ( worksheet 53:Electrical 66:Net 25:Routing "30:Relative Propagation Delay" )
\i (01:29:53) cm select ( worksheet 53:Electrical 66:Net 25:Routing "30:Relative Propagation Delay" )
\i (01:29:53) cm select ( worksheet 53:Electrical 66:Net 25:Routing "30:Relative Propagation Delay" )
\i (01:29:55) cm select ( frame ( workbook 144:Properties 38:Component "39:Component Properties" ) )
\i (01:29:55) cm select tab 154:Thermal
\i (01:29:56) cm select tab 40:General
\i (01:30:01) setwindow pcb
\i (01:30:01) xhilite 
\i (01:30:02) xrefdes U45 
\i (01:30:02) xname_flush 
\i (01:30:02) trapsize 562
\i (01:30:02) setwindow cmgr
\i (01:30:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:02) cm scope Design "STANDARD"
\i (01:30:02) cm expand ( row ( "Part Definition" "TPS54620RGY_RGY_TPS54620RGY:RGY:TPS54620RGY:" ) )
\t (01:30:02) Symbol "U45" highlighted.
\i (01:30:02) setwindow pcb
\i (01:30:02) done 
\i (01:30:02) generaledit 
\i (01:30:09) setwindow cmgr
\i (01:30:09) cm putValue ( "Part Instance" "U45" ) FIXED (Clear) 0
\i (01:30:09) cm endUndoBlock
\i (01:30:10) setwindow pcb
\i (01:30:10) xdehilite 
\i (01:30:10) xrefdes U45 
\i (01:30:10) xname_flush 
\t (01:30:10) Symbol "U45" dehighlighted.
\i (01:30:10) done 
\i (01:30:10) generaledit 
\i (01:30:11) xhilite 
\i (01:30:11) xrefdes R200 
\i (01:30:11) xname_flush 
\i (01:30:11) trapsize 597
\i (01:30:11) setwindow cmgr
\i (01:30:11) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:11) cm expand ( row ( "Part Definition" "RESISTOR_H_TOL_1_RES_0603_56.2K:RES_0603:56.2k:" ) )
\t (01:30:11) Symbol "R200" highlighted.
\i (01:30:11) setwindow pcb
\i (01:30:11) done 
\i (01:30:11) generaledit 
\i (01:30:15) setwindow cmgr
\i (01:30:15) cm putValue ( "Part Instance" "R200" ) FIXED (Clear) 0
\i (01:30:15) cm endUndoBlock
\i (01:30:16) setwindow pcb
\i (01:30:16) xdehilite 
\i (01:30:16) xrefdes R200 
\i (01:30:16) xname_flush 
\t (01:30:16) Symbol "R200" dehighlighted.
\i (01:30:16) done 
\i (01:30:16) generaledit 
\i (01:30:17) xhilite 
\i (01:30:17) xrefdes C258.1 
\i (01:30:17) xname_flush 
\i (01:30:17) trapsize 238
\t (01:30:17) Pin "C258.1" highlighted.
\i (01:30:17) done 
\i (01:30:17) generaledit 
\i (01:30:18) xdehilite 
\i (01:30:18) xrefdes C258.1 
\i (01:30:18) xname_flush 
\t (01:30:18) Pin "C258.1" dehighlighted.
\i (01:30:18) done 
\i (01:30:18) generaledit 
\i (01:30:19) xhilite 
\i (01:30:19) xrefdes C258 
\i (01:30:19) xname_flush 
\i (01:30:19) trapsize 528
\i (01:30:19) setwindow cmgr
\i (01:30:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:19) cm expand ( row ( "Part Definition" "CAP NP_CAP_1206_10UF:CAP_1206:10uF:" ) )
\t (01:30:19) Symbol "C258" highlighted.
\i (01:30:19) setwindow pcb
\i (01:30:19) done 
\i (01:30:19) generaledit 
\i (01:30:23) setwindow cmgr
\i (01:30:23) cm putValue ( "Part Instance" "C258" ) FIXED (Clear) 0
\i (01:30:23) cm endUndoBlock
\i (01:30:23) setwindow pcb
\i (01:30:23) xdehilite 
\i (01:30:24) xrefdes C258 
\i (01:30:24) xname_flush 
\t (01:30:24) Symbol "C258" dehighlighted.
\i (01:30:24) done 
\i (01:30:24) generaledit 
\i (01:30:25) xhilite 
\i (01:30:25) xrefdes C259.1 
\i (01:30:25) xname_flush 
\i (01:30:25) trapsize 156
\t (01:30:25) Pin "C259.1" highlighted.
\i (01:30:25) done 
\i (01:30:25) generaledit 
\i (01:30:25) xdehilite 
\i (01:30:25) xrefdes C259.1 
\i (01:30:25) xname_flush 
\t (01:30:25) Pin "C259.1" dehighlighted.
\i (01:30:25) done 
\i (01:30:25) xhilite 
\i (01:30:25) xrefdes C259 
\i (01:30:25) xname_flush 
\i (01:30:25) trapsize 606
\i (01:30:25) setwindow cmgr
\i (01:30:25) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:25) cm expand ( row ( "Part Definition" "CAP NP_CAP_0805_4.7UF:CAP_0805:4.7uF:" ) )
\t (01:30:25) Symbol "C259" highlighted.
\i (01:30:25) setwindow pcb
\i (01:30:25) done 
\i (01:30:26) generaledit 
\i (01:30:28) setwindow cmgr
\i (01:30:28) cm putValue ( "Part Instance" "C259" ) FIXED (Clear) 0
\i (01:30:29) cm endUndoBlock
\i (01:30:29) setwindow pcb
\i (01:30:29) xdehilite 
\i (01:30:29) xrefdes C259 
\i (01:30:29) xname_flush 
\t (01:30:29) Symbol "C259" dehighlighted.
\i (01:30:29) done 
\i (01:30:29) generaledit 
\i (01:30:30) xhilite 
\i (01:30:30) xrefdes R202 
\i (01:30:30) xname_flush 
\i (01:30:30) trapsize 3214
\i (01:30:30) setwindow cmgr
\i (01:30:30) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:30) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_NC_9.:RES_0603:NC_9.09k:" ) )
\t (01:30:30) Symbol "R202" highlighted.
\i (01:30:30) setwindow pcb
\i (01:30:30) done 
\i (01:30:31) generaledit 
\i (01:30:34) setwindow cmgr
\i (01:30:34) cm putValue ( "Part Instance" "R202" ) FIXED (Clear) 0
\i (01:30:34) cm endUndoBlock
\i (01:30:35) setwindow pcb
\i (01:30:35) xdehilite 
\i (01:30:35) xrefdes R202 
\i (01:30:35) xname_flush 
\t (01:30:35) Symbol "R202" dehighlighted.
\i (01:30:35) done 
\i (01:30:35) generaledit 
\i (01:30:35) xhilite 
\i (01:30:36) xrefdes R204 
\i (01:30:36) xname_flush 
\i (01:30:36) trapsize 3214
\i (01:30:36) setwindow cmgr
\i (01:30:36) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:36) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_NC_ 1:RES_0603:NC_ 1k:" ) )
\t (01:30:36) Symbol "R204" highlighted.
\i (01:30:36) setwindow pcb
\i (01:30:36) done 
\i (01:30:36) generaledit 
\i (01:30:39) setwindow cmgr
\i (01:30:39) cm putValue ( "Part Instance" "R204" ) FIXED (Clear) 0
\i (01:30:39) cm endUndoBlock
\i (01:30:39) setwindow pcb
\i (01:30:39) xdehilite 
\i (01:30:40) xrefdes R204 
\i (01:30:40) xname_flush 
\t (01:30:40) Symbol "R204" dehighlighted.
\i (01:30:40) done 
\i (01:30:40) generaledit 
\i (01:30:40) xhilite 
\i (01:30:40) xrefdes C262.1 
\i (01:30:40) xname_flush 
\i (01:30:40) trapsize 133
\t (01:30:40) Pin "C262.1" highlighted.
\i (01:30:40) done 
\i (01:30:40) generaledit 
\i (01:30:41) xdehilite 
\i (01:30:41) xrefdes C262.1 
\i (01:30:41) xname_flush 
\t (01:30:41) Pin "C262.1" dehighlighted.
\i (01:30:41) done 
\i (01:30:41) xhilite 
\i (01:30:41) xrefdes C262 
\i (01:30:41) xname_flush 
\i (01:30:41) trapsize 3244
\i (01:30:41) setwindow cmgr
\i (01:30:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:41) cm expand ( row ( "Part Definition" "CAP NP_CAP_0603_NC_0.1 UF:CAP_0603:NC_0.1 uF:" ) )
\t (01:30:41) Symbol "C262" highlighted.
\i (01:30:41) setwindow pcb
\i (01:30:41) done 
\i (01:30:42) generaledit 
\i (01:30:45) setwindow cmgr
\i (01:30:45) cm putValue ( "Part Instance" "C262" ) FIXED (Clear) 0
\i (01:30:45) cm endUndoBlock
\i (01:30:45) setwindow pcb
\i (01:30:45) xdehilite 
\i (01:30:46) xrefdes C262 
\i (01:30:46) xname_flush 
\t (01:30:46) Symbol "C262" dehighlighted.
\i (01:30:46) done 
\i (01:30:46) generaledit 
\i (01:30:46) xhilite 
\i (01:30:46) xrefdes R203 
\i (01:30:46) xname_flush 
\i (01:30:46) trapsize 3244
\i (01:30:46) setwindow cmgr
\i (01:30:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:46) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_1K:RES_0603:1k:" ) )
\t (01:30:46) Symbol "R203" highlighted.
\i (01:30:46) setwindow pcb
\i (01:30:46) done 
\i (01:30:47) generaledit 
\i (01:30:49) setwindow cmgr
\i (01:30:49) cm putValue ( "Part Instance" "R203" ) FIXED (Clear) 0
\i (01:30:50) cm endUndoBlock
\i (01:30:50) setwindow pcb
\i (01:30:50) xdehilite 
\i (01:30:50) xrefdes R203 
\i (01:30:50) xname_flush 
\t (01:30:50) Symbol "R203" dehighlighted.
\i (01:30:50) done 
\i (01:30:50) generaledit 
\i (01:30:51) xhilite 
\i (01:30:51) xrefdes C261 
\i (01:30:51) xname_flush 
\i (01:30:51) trapsize 3244
\i (01:30:51) setwindow cmgr
\i (01:30:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:51) cm expand ( row ( "Part Definition" "CAP NP_CAP_0603_8.2N:CAP_0603:8.2n:" ) )
\t (01:30:51) Symbol "C261" highlighted.
\i (01:30:51) setwindow pcb
\i (01:30:51) done 
\i (01:30:52) generaledit 
\i (01:30:55) setwindow cmgr
\i (01:30:55) cm putValue ( "Part Instance" "C261" ) FIXED (Clear) 0
\i (01:30:55) cm endUndoBlock
\i (01:30:56) setwindow pcb
\i (01:30:56) xdehilite 
\i (01:30:56) xrefdes C261 
\i (01:30:56) xname_flush 
\t (01:30:56) Symbol "C261" dehighlighted.
\i (01:30:56) done 
\i (01:30:56) generaledit 
\i (01:30:59) xhilite 
\i (01:30:59) xrefdes C259 
\i (01:30:59) xname_flush 
\i (01:30:59) trapsize 606
\i (01:30:59) setwindow cmgr
\i (01:30:59) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:59) cm expand ( row ( "Part Definition" "CAP NP_CAP_0805_4.7UF:CAP_0805:4.7uF:" ) )
\t (01:30:59) Symbol "C259" highlighted.
\i (01:30:59) setwindow pcb
\i (01:30:59) done 
\i (01:30:59) generaledit 
\i (01:31:01) xdehilite 
\i (01:31:02) xrefdes C259 
\i (01:31:02) xname_flush 
\t (01:31:02) Symbol "C259" dehighlighted.
\i (01:31:02) done 
\i (01:31:02) xhilite 
\i (01:31:02) xrefdes C258 
\i (01:31:02) xname_flush 
\i (01:31:02) trapsize 606
\i (01:31:02) setwindow cmgr
\i (01:31:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:31:02) cm expand ( row ( "Part Definition" "CAP NP_CAP_1206_10UF:CAP_1206:10uF:" ) )
\t (01:31:02) Symbol "C258" highlighted.
\i (01:31:02) setwindow pcb
\i (01:31:02) done 
\i (01:31:02) generaledit 
\i (01:31:04) xdehilite 
\i (01:31:04) xrefdes C258 
\i (01:31:04) xname_flush 
\t (01:31:04) Symbol "C258" dehighlighted.
\i (01:31:04) done 
\i (01:31:04) xhilite 
\i (01:31:04) xrefdes R200 
\i (01:31:04) xname_flush 
\i (01:31:04) trapsize 606
\i (01:31:04) setwindow cmgr
\i (01:31:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:31:04) cm expand ( row ( "Part Definition" "RESISTOR_H_TOL_1_RES_0603_56.2K:RES_0603:56.2k:" ) )
\t (01:31:04) Symbol "R200" highlighted.
\i (01:31:04) setwindow pcb
\i (01:31:04) done 
\i (01:31:04) generaledit 
\i (01:31:06) xdehilite 
\i (01:31:06) xrefdes R200 
\i (01:31:06) xname_flush 
\t (01:31:06) Symbol "R200" dehighlighted.
\i (01:31:06) done 
\i (01:31:06) xhilite 
\i (01:31:06) xrefdes U45 
\i (01:31:06) xname_flush 
\i (01:31:06) trapsize 606
\i (01:31:06) setwindow cmgr
\i (01:31:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:31:06) cm expand ( row ( "Part Definition" "TPS54620RGY_RGY_TPS54620RGY:RGY:TPS54620RGY:" ) )
\t (01:31:06) Symbol "U45" highlighted.
\i (01:31:06) setwindow pcb
\i (01:31:06) done 
\i (01:31:06) generaledit 
\i (01:31:09) xdehilite 
\i (01:31:09) xrefdes U45 
\i (01:31:09) xname_flush 
\t (01:31:09) Symbol "U45" dehighlighted.
\i (01:31:09) done 
\i (01:31:09) xhilite 
\i (01:31:09) xrefdes C257 
\i (01:31:09) xname_flush 
\i (01:31:09) trapsize 606
\i (01:31:09) setwindow cmgr
\i (01:31:09) cm expand ( row ( Design "STANDARD" ) )
\i (01:31:09) cm expand ( row ( "Part Definition" "CAP NP_CAP_0603_0.1 UF:CAP_0603:0.1 uF:" ) )
\t (01:31:09) Symbol "C257" highlighted.
\i (01:31:09) setwindow pcb
\i (01:31:09) done 
\i (01:31:10) generaledit 
\i (01:31:13) setwindow cmgr
\i (01:31:13) cm putValue ( "Part Instance" "C257" ) FIXED (Clear) 0
\i (01:31:13) cm endUndoBlock
\i (01:31:14) setwindow pcb
\i (01:31:14) xdehilite 
\i (01:31:14) xrefdes C257 
\i (01:31:14) xname_flush 
\t (01:31:14) Symbol "C257" dehighlighted.
\i (01:31:14) done 
\i (01:31:14) generaledit 
\i (01:31:14) xhilite 
\i (01:31:14) xrefdes L11 
\i (01:31:14) xname_flush 
\i (01:31:14) trapsize 1349
\i (01:31:14) setwindow cmgr
\i (01:31:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:31:14) cm expand ( row ( "Part Definition" "INDUCTOR_MSS1048_3.3U:MSS1048:3.3u:" ) )
\t (01:31:14) Symbol "L11" highlighted.
\i (01:31:14) setwindow pcb
\i (01:31:14) done 
\i (01:31:15) generaledit 
\i (01:31:18) setwindow cmgr
\i (01:31:18) cm putValue ( "Part Instance" "L11" ) FIXED (Clear) 0
\i (01:31:18) cm endUndoBlock
\i (01:31:19) setwindow pcb
\i (01:31:19) xdehilite 
\i (01:31:19) xrefdes L11 
\i (01:31:19) xname_flush 
\t (01:31:19) Symbol "L11" dehighlighted.
\i (01:31:19) done 
\i (01:31:19) xhilite 
\i (01:31:19) xrefdes R205 
\i (01:31:19) xname_flush 
\i (01:31:19) trapsize 3161
\i (01:31:19) setwindow cmgr
\i (01:31:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:31:19) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_1K:RES_0603:1k:" ) )
\t (01:31:19) Symbol "R205" highlighted.
\i (01:31:19) setwindow pcb
\i (01:31:19) done 
\i (01:31:19) generaledit 
\i (01:31:22) setwindow cmgr
\i (01:31:22) cm putValue ( "Part Instance" "R205" ) FIXED (Clear) 0
\i (01:31:22) cm endUndoBlock
\i (01:31:23) setwindow pcb
\i (01:31:23) xdehilite 
\i (01:31:23) xrefdes R205 
\i (01:31:23) xname_flush 
\t (01:31:23) Symbol "R205" dehighlighted.
\i (01:31:23) done 
\i (01:31:23) xhilite 
\i (01:31:23) xrefdes R206 
\i (01:31:23) xname_flush 
\i (01:31:23) trapsize 3627
\i (01:31:23) setwindow cmgr
\i (01:31:23) cm expand ( row ( Design "STANDARD" ) )
\i (01:31:23) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_1K:RES_0603:1k:" ) )
\t (01:31:23) Symbol "R206" highlighted.
\i (01:31:23) setwindow pcb
\i (01:31:23) done 
\i (01:31:23) generaledit 
\i (01:31:25) setwindow cmgr
\i (01:31:25) cm putValue ( "Part Instance" "R206" ) FIXED (Clear) 0
\i (01:31:26) cm endUndoBlock
\i (01:31:26) setwindow pcb
\i (01:31:26) xdehilite 
\i (01:31:26) xrefdes R206 
\i (01:31:26) xname_flush 
\t (01:31:26) Symbol "R206" dehighlighted.
\i (01:31:27) done 
\i (01:31:27) generaledit 
\i (01:31:27) xhilite 
\i (01:31:27) xrefdes R207 
\i (01:31:27) xname_flush 
\i (01:31:27) trapsize 3627
\i (01:31:27) setwindow cmgr
\i (01:31:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:31:27) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_28.7K:RES_0603:28.7k:" ) )
\t (01:31:27) Symbol "R207" highlighted.
\i (01:31:27) setwindow pcb
\i (01:31:27) done 
\i (01:31:27) generaledit 
\i (01:32:12) xdehilite 
\i (01:32:13) xrefdes R207 
\i (01:32:13) xname_flush 
\t (01:32:13) Symbol "R207" dehighlighted.
\i (01:32:13) done 
\i (01:32:13) generaledit 
\i (01:32:13) xhilite 
\i (01:32:13) xrefdes R208 
\i (01:32:13) xname_flush 
\i (01:32:13) trapsize 3627
\i (01:32:13) setwindow cmgr
\i (01:32:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:13) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_1K:RES_0603:1k:" ) )
\t (01:32:13) Symbol "R208" highlighted.
\i (01:32:13) setwindow pcb
\i (01:32:13) done 
\i (01:32:13) generaledit 
\i (01:32:17) setwindow cmgr
\i (01:32:17) cm putValue ( "Part Instance" "R208" ) FIXED (Clear) 0
\i (01:32:17) cm endUndoBlock
\i (01:32:18) setwindow pcb
\i (01:32:18) xdehilite 
\i (01:32:19) xrefdes R208 
\i (01:32:19) xname_flush 
\t (01:32:19) Symbol "R208" dehighlighted.
\i (01:32:19) done 
\i (01:32:19) generaledit 
\i (01:32:19) xhilite 
\i (01:32:19) xrefdes R209 
\i (01:32:19) xname_flush 
\i (01:32:19) trapsize 3627
\i (01:32:19) setwindow cmgr
\i (01:32:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:19) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_3.48K:RES_0603:3.48k:" ) )
\t (01:32:19) Symbol "R209" highlighted.
\i (01:32:20) setwindow pcb
\i (01:32:20) done 
\i (01:32:20) generaledit 
\i (01:32:23) setwindow cmgr
\i (01:32:23) cm putValue ( "Part Instance" "R209" ) FIXED (Clear) 0
\i (01:32:23) cm endUndoBlock
\i (01:32:23) setwindow pcb
\i (01:32:23) xdehilite 
\i (01:32:24) xrefdes R209 
\i (01:32:24) xname_flush 
\t (01:32:24) Symbol "R209" dehighlighted.
\i (01:32:24) done 
\i (01:32:24) generaledit 
\i (01:32:24) xhilite 
\i (01:32:24) xrefdes C264 
\i (01:32:24) xname_flush 
\i (01:32:24) trapsize 3627
\i (01:32:24) setwindow cmgr
\i (01:32:24) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:24) cm expand ( row ( "Part Definition" "CAP NP_CAP_0603_0.1 UF:CAP_0603:0.1 uF:" ) )
\t (01:32:24) Symbol "C264" highlighted.
\i (01:32:24) setwindow pcb
\i (01:32:24) done 
\i (01:32:24) generaledit 
\i (01:32:27) setwindow cmgr
\i (01:32:27) cm putValue ( "Part Instance" "C264" ) FIXED (Clear) 0
\i (01:32:27) cm endUndoBlock
\i (01:32:29) setwindow pcb
\i (01:32:29) xdehilite 
\i (01:32:29) xrefdes C264 
\i (01:32:29) xname_flush 
\t (01:32:29) Symbol "C264" dehighlighted.
\i (01:32:29) done 
\i (01:32:29) xhilite 
\i (01:32:29) xrefdes C265 
\i (01:32:29) xname_flush 
\i (01:32:29) trapsize 727
\i (01:32:29) setwindow cmgr
\i (01:32:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:29) cm expand ( row ( "Part Definition" "CAP NP_CAP_1206_10UF:CAP_1206:10uF:" ) )
\t (01:32:29) Symbol "C265" highlighted.
\i (01:32:29) setwindow pcb
\i (01:32:29) done 
\i (01:32:29) generaledit 
\i (01:32:32) setwindow cmgr
\i (01:32:32) cm putValue ( "Part Instance" "C265" ) FIXED (Clear) 0
\i (01:32:32) cm endUndoBlock
\i (01:32:33) setwindow pcb
\i (01:32:33) xdehilite 
\i (01:32:33) xrefdes C265 
\i (01:32:33) xname_flush 
\t (01:32:33) Symbol "C265" dehighlighted.
\i (01:32:33) done 
\i (01:32:33) generaledit 
\i (01:32:33) xhilite 
\i (01:32:33) xrefdes R208 
\i (01:32:33) xname_flush 
\i (01:32:33) trapsize 3450
\i (01:32:33) setwindow cmgr
\i (01:32:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:33) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_1K:RES_0603:1k:" ) )
\t (01:32:33) Symbol "R208" highlighted.
\i (01:32:33) setwindow pcb
\i (01:32:33) done 
\i (01:32:34) generaledit 
\i (01:32:36) xdehilite 
\i (01:32:36) xrefdes R208 
\i (01:32:36) xname_flush 
\t (01:32:36) Symbol "R208" dehighlighted.
\i (01:32:36) done 
\i (01:32:36) xhilite 
\i (01:32:36) xrefdes R207 
\i (01:32:36) xname_flush 
\i (01:32:36) trapsize 3450
\i (01:32:36) setwindow cmgr
\i (01:32:36) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:36) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_28.7K:RES_0603:28.7k:" ) )
\t (01:32:36) Symbol "R207" highlighted.
\i (01:32:36) setwindow pcb
\i (01:32:36) done 
\i (01:32:36) generaledit 
\i (01:32:39) xdehilite 
\i (01:32:39) xrefdes R207 
\i (01:32:39) xname_flush 
\t (01:32:39) Symbol "R207" dehighlighted.
\i (01:32:39) done 
\i (01:32:39) generaledit 
\i (01:32:39) xhilite 
\i (01:32:39) xrefdes R207 
\i (01:32:39) xname_flush 
\i (01:32:39) trapsize 3450
\i (01:32:39) setwindow cmgr
\i (01:32:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:39) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_28.7K:RES_0603:28.7k:" ) )
\t (01:32:39) Symbol "R207" highlighted.
\i (01:32:39) setwindow pcb
\i (01:32:39) done 
\i (01:32:39) generaledit 
\i (01:32:43) setwindow cmgr
\i (01:32:43) cm putValue ( "Part Instance" "R207" ) FIXED (Clear) 0
\i (01:32:43) cm endUndoBlock
\i (01:32:44) setwindow pcb
\i (01:32:44) xdehilite 
\i (01:32:44) xrefdes R207 
\i (01:32:44) xname_flush 
\t (01:32:44) Symbol "R207" dehighlighted.
\i (01:32:44) done 
\i (01:32:44) generaledit 
\i (01:32:45) xhilite 
\i (01:32:45) xrefdes R210 
\i (01:32:45) xname_flush 
\i (01:32:45) trapsize 727
\i (01:32:45) setwindow cmgr
\i (01:32:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:45) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_1206_20M:RES_1206:20m:" ) )
\t (01:32:45) Symbol "R210" highlighted.
\i (01:32:45) setwindow pcb
\i (01:32:45) done 
\i (01:32:45) generaledit 
\i (01:32:49) setwindow cmgr
\i (01:32:49) cm putValue ( "Part Instance" "R210" ) FIXED (Clear) 0
\i (01:32:49) cm endUndoBlock
\i (01:32:50) setwindow pcb
\i (01:32:50) xdehilite 
\i (01:32:50) xrefdes R210 
\i (01:32:50) xname_flush 
\t (01:32:50) Symbol "R210" dehighlighted.
\i (01:32:50) done 
\i (01:32:50) generaledit 
\i (01:32:50) xhilite 
\i (01:32:51) xrefdes Q16 
\i (01:32:51) xname_flush 
\i (01:32:51) trapsize 355
\i (01:32:51) setwindow cmgr
\i (01:32:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:51) cm expand ( row ( "Part Definition" "CSD16301Q2_U_6_SON_N-NEXTFET PO:U_6_SON:N-NextFET Power MOSFET:" ) )
\t (01:32:51) Symbol "Q16" highlighted.
\i (01:32:51) setwindow pcb
\i (01:32:51) done 
\i (01:32:51) generaledit 
\i (01:32:54) setwindow cmgr
\i (01:32:54) cm putValue ( "Part Instance" "Q16" ) FIXED (Clear) 0
\i (01:32:54) cm endUndoBlock
\i (01:32:55) setwindow pcb
\i (01:32:55) xdehilite 
\i (01:32:55) xrefdes Q16 
\i (01:32:55) xname_flush 
\t (01:32:55) Symbol "Q16" dehighlighted.
\i (01:32:55) done 
\i (01:32:55) generaledit 
\i (01:32:56) xhilite 
\i (01:32:56) xrefdes C260.1 
\i (01:32:56) xname_flush 
\i (01:32:56) trapsize 215
\t (01:32:56) Pin "C260.1" highlighted.
\i (01:32:56) done 
\i (01:32:56) generaledit 
\i (01:32:57) xdehilite 
\i (01:32:57) xrefdes C260.1 
\i (01:32:57) xname_flush 
\t (01:32:57) Pin "C260.1" dehighlighted.
\i (01:32:57) done 
\i (01:32:58) generaledit 
\i (01:32:58) xhilite 
\i (01:32:58) xrefdes C260 
\i (01:32:58) xname_flush 
\i (01:32:58) trapsize 727
\i (01:32:58) setwindow cmgr
\i (01:32:58) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:58) cm expand ( row ( "Part Definition" "CAP NP_CAP_1206_10UF:CAP_1206:10uF:" ) )
\t (01:32:58) Symbol "C260" highlighted.
\i (01:32:58) setwindow pcb
\i (01:32:58) done 
\i (01:32:58) generaledit 
\i (01:33:02) setwindow cmgr
\i (01:33:02) cm putValue ( "Part Instance" "C260" ) FIXED (Clear) 0
\i (01:33:02) cm endUndoBlock
\i (01:33:03) setwindow pcb
\i (01:33:03) xdehilite 
\i (01:33:03) xrefdes C260 
\i (01:33:03) xname_flush 
\t (01:33:03) Symbol "C260" dehighlighted.
\i (01:33:03) done 
\i (01:33:03) generaledit 
\i (01:33:04) xhilite 
\i (01:33:04) xrefdes R201 
\i (01:33:04) xname_flush 
\i (01:33:04) trapsize 597
\i (01:33:04) setwindow cmgr
\i (01:33:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:04) cm expand ( row ( "Part Definition" "RESISTOR_V_TOL_3_RES_0603_1K:RES_0603:1k:" ) )
\t (01:33:04) Symbol "R201" highlighted.
\i (01:33:04) setwindow pcb
\i (01:33:04) done 
\i (01:33:04) generaledit 
\i (01:33:07) setwindow cmgr
\i (01:33:07) cm putValue ( "Part Instance" "R201" ) FIXED (Clear) 0
\i (01:33:07) cm endUndoBlock
\i (01:33:08) setwindow pcb
\i (01:33:08) xdehilite 
\i (01:33:08) xrefdes R201 
\i (01:33:08) xname_flush 
\t (01:33:08) Symbol "R201" dehighlighted.
\i (01:33:08) done 
\i (01:33:08) xhilite 
\i (01:33:08) xrefdes D12 
\i (01:33:08) xname_flush 
\i (01:33:08) trapsize 597
\i (01:33:08) setwindow cmgr
\i (01:33:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:08) cm expand ( row ( "Part Definition" "DIODE ZENER_D_0603_CDBU0520:D_0603:CDBU0520:" ) )
\t (01:33:08) Symbol "D12" highlighted.
\i (01:33:08) setwindow pcb
\i (01:33:08) done 
\i (01:33:08) generaledit 
\i (01:33:12) setwindow cmgr
\i (01:33:12) cm putValue ( "Part Instance" "D12" ) FIXED (Clear) 0
\i (01:33:12) cm endUndoBlock
\i (01:33:13) setwindow pcb
\i (01:33:13) xdehilite 
\i (01:33:13) xrefdes D12 
\i (01:33:13) xname_flush 
\t (01:33:13) Symbol "D12" dehighlighted.
\i (01:33:13) done 
\i (01:33:13) generaledit 
\i (01:33:15) xhilite 
\i (01:33:15) xrefdes J31 
\i (01:33:15) xname_flush 
\i (01:33:15) trapsize 1790
\i (01:33:15) setwindow cmgr
\i (01:33:15) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:15) cm expand ( row ( "Part Definition" "HDR_1X9_M_HDR_1X9_MOLEX_87438-0:HDR_1X9_MOLEX:87438-0943:" ) )
\t (01:33:15) Symbol "J31" highlighted.
\i (01:33:15) setwindow pcb
\i (01:33:15) done 
\i (01:33:15) generaledit 
\i (01:33:19) setwindow cmgr
\i (01:33:19) cm putValue ( "Part Instance" "J31" ) FIXED (Clear) 0
\i (01:33:19) cm endUndoBlock
\i (01:33:19) setwindow pcb
\i (01:33:19) xdehilite 
\i (01:33:20) xrefdes J31 
\i (01:33:20) xname_flush 
\t (01:33:20) Symbol "J31" dehighlighted.
\i (01:33:20) done 
\i (01:33:20) generaledit 
\i (01:33:22) xhilite 
\i (01:33:22) xrefdes U44 
\i (01:33:22) xname_flush 
\i (01:33:22) trapsize 512
\i (01:33:22) setwindow cmgr
\i (01:33:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:22) cm expand ( row ( "Part Definition" "MCP3021_SOT23-5_MCP3021A5T-E/OT:SOT23-5:MCP3021A5T-E/OT:" ) )
\t (01:33:22) Symbol "U44" highlighted.
\i (01:33:22) setwindow pcb
\i (01:33:22) done 
\i (01:33:22) generaledit 
\i (01:33:25) setwindow cmgr
\i (01:33:25) cm putValue ( "Part Instance" "U44" ) FIXED (Clear) 0
\i (01:33:25) cm endUndoBlock
\i (01:33:26) setwindow pcb
\i (01:33:26) xdehilite 
\i (01:33:26) xrefdes U44 
\i (01:33:26) xname_flush 
\t (01:33:26) Symbol "U44" dehighlighted.
\i (01:33:26) done 
\i (01:33:26) generaledit 
\i (01:33:27) xhilite 
\i (01:33:27) xrefdes C252 
\i (01:33:27) xname_flush 
\i (01:33:27) trapsize 433
\i (01:33:27) setwindow cmgr
\i (01:33:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:27) cm expand ( row ( "Part Definition" "CAP NP_CAP_1206_10UF:CAP_1206:10uF:" ) )
\t (01:33:27) Symbol "C252" highlighted.
\i (01:33:27) setwindow pcb
\i (01:33:27) done 
\i (01:33:27) generaledit 
\i (01:33:30) setwindow cmgr
\i (01:33:30) cm putValue ( "Part Instance" "C252" ) FIXED (Clear) 0
\i (01:33:30) cm endUndoBlock
\i (01:33:31) setwindow pcb
\i (01:33:31) xdehilite 
\i (01:33:31) xrefdes C252 
\i (01:33:31) xname_flush 
\t (01:33:31) Symbol "C252" dehighlighted.
\i (01:33:31) done 
\i (01:33:31) xhilite 
\i (01:33:31) xrefdes C251 
\i (01:33:31) xname_flush 
\i (01:33:31) trapsize 524
\i (01:33:31) setwindow cmgr
\i (01:33:31) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:31) cm expand ( row ( "Part Definition" "CAP NP_CAP_0603_0.1 UF:CAP_0603:0.1 uF:" ) )
\t (01:33:31) Symbol "C251" highlighted.
\i (01:33:31) setwindow pcb
\i (01:33:31) done 
\i (01:33:31) generaledit 
\i (01:33:34) setwindow cmgr
\i (01:33:34) cm putValue ( "Part Instance" "C251" ) FIXED (Clear) 0
\i (01:33:34) cm endUndoBlock
\i (01:33:35) setwindow pcb
\i (01:33:35) xdehilite 
\i (01:33:35) xrefdes C251 
\i (01:33:35) xname_flush 
\t (01:33:35) Symbol "C251" dehighlighted.
\i (01:33:35) done 
\i (01:33:35) generaledit 
\i (01:33:36) xhilite 
\i (01:33:36) xrefdes C256 
\i (01:33:36) xname_flush 
\i (01:33:36) trapsize 986
\i (01:33:36) setwindow cmgr
\i (01:33:36) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:36) cm expand ( row ( "Part Definition" "CAP POL_CAP-FK-V-CASEE_PAN_100:CAP-FK-V-CASEE_PAN:100 uF:" ) )
\t (01:33:36) Symbol "C256" highlighted.
\i (01:33:36) setwindow pcb
\i (01:33:36) done 
\i (01:33:36) generaledit 
\i (01:33:39) setwindow cmgr
\i (01:33:39) cm putValue ( "Part Instance" "C256" ) FIXED (Clear) 0
\i (01:33:39) cm endUndoBlock
\i (01:33:40) setwindow pcb
\i (01:33:40) xdehilite 
\i (01:33:40) xrefdes C256 
\i (01:33:40) xname_flush 
\t (01:33:40) Symbol "C256" dehighlighted.
\i (01:33:40) done 
\i (01:33:40) xhilite 
\i (01:33:40) xrefdes C255.1 
\i (01:33:40) xname_flush 
\i (01:33:40) trapsize 215
\t (01:33:40) Pin "C255.1" highlighted.
\i (01:33:40) done 
\i (01:33:40) generaledit 
\i (01:33:41) xdehilite 
\i (01:33:41) xrefdes C255.1 
\i (01:33:41) xname_flush 
\t (01:33:41) Pin "C255.1" dehighlighted.
\i (01:33:41) done 
\i (01:33:41) xhilite 
\i (01:33:41) xrefdes C255 
\i (01:33:41) xname_flush 
\i (01:33:41) trapsize 727
\i (01:33:41) setwindow cmgr
\i (01:33:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:41) cm expand ( row ( "Part Definition" "CAP NP_CAP_1206_10UF:CAP_1206:10uF:" ) )
\t (01:33:41) Symbol "C255" highlighted.
\i (01:33:41) setwindow pcb
\i (01:33:41) done 
\i (01:33:41) generaledit 
\i (01:33:44) setwindow cmgr
\i (01:33:44) cm putValue ( "Part Instance" "C255" ) FIXED (Clear) 0
\i (01:33:44) cm endUndoBlock
\i (01:33:44) setwindow pcb
\i (01:33:44) xdehilite 
\i (01:33:44) xrefdes C255 
\i (01:33:44) xname_flush 
\t (01:33:44) Symbol "C255" dehighlighted.
\i (01:33:44) done 
\i (01:33:45) generaledit 
\i (01:33:45) xhilite 
\i (01:33:45) xrefdes C254 
\i (01:33:45) xname_flush 
\i (01:33:45) trapsize 597
\i (01:33:45) setwindow cmgr
\i (01:33:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:45) cm expand ( row ( "Part Definition" "CAP NP_CAP_0603_0.1 UF:CAP_0603:0.1 uF:" ) )
\t (01:33:45) Symbol "C254" highlighted.
\i (01:33:45) setwindow pcb
\i (01:33:45) done 
\i (01:33:45) generaledit 
\i (01:33:48) setwindow cmgr
\i (01:33:48) cm putValue ( "Part Instance" "C254" ) FIXED (Clear) 0
\i (01:33:48) cm endUndoBlock
\i (01:33:49) setwindow pcb
\i (01:33:49) xdehilite 
\i (01:33:49) xrefdes C254 
\i (01:33:49) xname_flush 
\t (01:33:49) Symbol "C254" dehighlighted.
\i (01:33:49) done 
\i (01:33:49) generaledit 
\i (01:33:50) xhilite 
\i (01:33:50) xrefdes Fb7 
\i (01:33:50) xname_flush 
\i (01:33:50) trapsize 366
\i (01:33:50) setwindow cmgr
\i (01:33:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:50) cm expand ( row ( "Part Definition" "FERRITE_FLTR_0805_HI0805R800R-1:FLTR_0805:HI0805R800R-10:" ) )
\t (01:33:50) Symbol "Fb7" highlighted.
\i (01:33:50) setwindow pcb
\i (01:33:50) done 
\i (01:33:50) generaledit 
\i (01:33:53) setwindow cmgr
\i (01:33:53) cm putValue ( "Part Instance" "FB7" ) FIXED (Clear) 0
\i (01:33:53) cm endUndoBlock
\i (01:33:53) setwindow pcb
\i (01:33:53) xdehilite 
\i (01:33:54) xrefdes Fb7 
\i (01:33:54) xname_flush 
\t (01:33:54) Symbol "Fb7" dehighlighted.
\i (01:33:54) done 
\i (01:33:54) generaledit 
\i (01:33:54) xhilite 
\i (01:33:54) xrefdes C253 
\i (01:33:54) xname_flush 
\i (01:33:54) trapsize 385
\i (01:33:54) setwindow cmgr
\i (01:33:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:54) cm expand ( row ( "Part Definition" "CAP NP_CAP_0603_0.1 UF:CAP_0603:0.1 uF:" ) )
\t (01:33:54) Symbol "C253" highlighted.
\i (01:33:54) setwindow pcb
\i (01:33:54) done 
\i (01:33:54) generaledit 
\i (01:33:57) setwindow cmgr
\i (01:33:57) cm putValue ( "Part Instance" "C253" ) FIXED (Clear) 0
\i (01:33:57) cm endUndoBlock
\i (01:33:58) setwindow pcb
\i (01:33:58) xdehilite 
\i (01:33:58) xrefdes C253 
\i (01:33:58) xname_flush 
\t (01:33:58) Symbol "C253" dehighlighted.
\i (01:33:58) done 
\i (01:33:58) generaledit 
\i (01:33:59) xhilite 
\i (01:33:59) xrefdes D11 
\i (01:33:59) xname_flush 
\i (01:33:59) trapsize 385
\i (01:33:59) setwindow cmgr
\i (01:33:59) cm expand ( row ( Design "STANDARD" ) )
\i (01:33:59) cm expand ( row ( "Part Definition" "DIODE ZENER_DO-219AB_SMF15A-GS0:DO-219AB:SMF15A-GS08:" ) )
\t (01:33:59) Symbol "D11" highlighted.
\i (01:33:59) setwindow pcb
\i (01:33:59) done 
\i (01:33:59) generaledit 
\i (01:34:02) setwindow cmgr
\i (01:34:02) cm putValue ( "Part Instance" "D11" ) FIXED (Clear) 0
\i (01:34:02) cm endUndoBlock
\i (01:34:02) setwindow pcb
\i (01:34:02) xdehilite 
\i (01:34:02) xrefdes D11 
\i (01:34:02) xname_flush 
\t (01:34:02) Symbol "D11" dehighlighted.
\i (01:34:03) done 
\i (01:34:03) generaledit 
\i (01:34:12) setwindow cmgr
\i (01:34:12) cm select ( frame ( workbook 144:Properties 14:Net "36:General Properties" ) )
\i (01:34:45) setwindow pcb
\i (01:34:45) xhilite 
\i (01:34:45) xNet P12v_Conn 
\i (01:34:45) xname_flush 
\i (01:34:45) trapsize 4608
\i (01:34:45) setwindow cmgr
\i (01:34:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:34:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:34:45) cm expand ( row ( Design "STANDARD" ) )
\t (01:34:45) Net "P12v_Conn" highlighted.
\i (01:34:45) setwindow pcb
\i (01:34:45) done 
\i (01:34:45) generaledit 
\i (01:34:50) setwindow cmgr
\i (01:34:50) cm putValue ( Net "P12V_CONN" ) FIXED (Clear) 0
\i (01:34:50) cm endUndoBlock
\i (01:34:51) setwindow pcb
\i (01:34:51) xdehilite 
\i (01:34:51) xNet P12v_Conn 
\i (01:34:51) xname_flush 
\t (01:34:51) Net "P12v_Conn" dehighlighted.
\i (01:34:51) done 
\i (01:34:51) generaledit 
\i (01:34:52) xhilite 
\i (01:34:52) xNet P12v_Ld 
\i (01:34:52) xname_flush 
\i (01:34:52) trapsize 2680
\i (01:34:52) setwindow cmgr
\i (01:34:52) cm expand ( row ( Design "STANDARD" ) )
\i (01:34:52) cm expand ( row ( Design "STANDARD" ) )
\i (01:34:52) cm expand ( row ( Design "STANDARD" ) )
\t (01:34:52) Net "P12v_Ld" highlighted.
\i (01:34:52) setwindow pcb
\i (01:34:52) done 
\i (01:34:52) generaledit 
\i (01:34:54) setwindow cmgr
\i (01:34:54) cm putValue ( Net "P12V_LD" ) FIXED (Clear) 0
\i (01:34:54) cm endUndoBlock
\i (01:34:55) setwindow pcb
\i (01:34:55) xdehilite 
\i (01:34:55) xNet P12v_Ld 
\i (01:34:55) xname_flush 
\t (01:34:55) Net "P12v_Ld" dehighlighted.
\i (01:34:55) done 
\i (01:34:55) generaledit 
\i (01:34:59) xhilite 
\i (01:34:59) xNet P12v_Conn 
\i (01:34:59) xname_flush 
\i (01:34:59) trapsize 4608
\i (01:34:59) setwindow cmgr
\i (01:34:59) cm expand ( row ( Design "STANDARD" ) )
\i (01:34:59) cm expand ( row ( Design "STANDARD" ) )
\i (01:34:59) cm expand ( row ( Design "STANDARD" ) )
\t (01:34:59) Net "P12v_Conn" highlighted.
\i (01:34:59) setwindow pcb
\i (01:34:59) done 
\i (01:34:59) generaledit 
\i (01:35:01) xdehilite 
\i (01:35:01) xNet P12v_Conn 
\i (01:35:01) xname_flush 
\t (01:35:01) Net "P12v_Conn" dehighlighted.
\i (01:35:01) done 
\i (01:35:01) generaledit 
\i (01:35:04) xhilite 
\i (01:35:05) xrefdes U45.1 
\i (01:35:05) xname_flush 
\i (01:35:05) trapsize 66
\t (01:35:05) Pin "U45.1" highlighted.
\i (01:35:05) done 
\i (01:35:05) generaledit 
\i (01:35:06) xdehilite 
\i (01:35:06) xrefdes U45.1 
\i (01:35:06) xname_flush 
\t (01:35:06) Pin "U45.1" dehighlighted.
\i (01:35:06) done 
\i (01:35:07) generaledit 
\i (01:35:07) xhilite 
\i (01:35:07) xrefdes U45.1 
\i (01:35:07) xname_flush 
\i (01:35:07) trapsize 66
\t (01:35:07) Pin "U45.1" highlighted.
\i (01:35:07) done 
\i (01:35:07) generaledit 
\i (01:35:08) xdehilite 
\i (01:35:08) xrefdes U45.1 
\i (01:35:08) xname_flush 
\t (01:35:08) Pin "U45.1" dehighlighted.
\i (01:35:08) done 
\i (01:35:08) xhilite 
\i (01:35:08) xNet N41016225 
\i (01:35:08) xname_flush 
\i (01:35:08) trapsize 117
\i (01:35:08) setwindow cmgr
\i (01:35:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:08) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:08) Net "N41016225" highlighted.
\i (01:35:08) setwindow pcb
\i (01:35:08) done 
\i (01:35:08) generaledit 
\i (01:35:10) setwindow cmgr
\i (01:35:10) cm putValue ( Net "N41016225" ) FIXED (Clear) 0
\i (01:35:10) cm endUndoBlock
\i (01:35:12) setwindow pcb
\i (01:35:12) xdehilite 
\i (01:35:12) xNet N41016225 
\i (01:35:12) xname_flush 
\t (01:35:12) Net "N41016225" dehighlighted.
\i (01:35:12) done 
\i (01:35:12) xhilite 
\i (01:35:12) xNet P12v_Ld 
\i (01:35:12) xname_flush 
\i (01:35:12) trapsize 2680
\i (01:35:12) setwindow cmgr
\i (01:35:12) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:12) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:12) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:12) Net "P12v_Ld" highlighted.
\i (01:35:12) setwindow pcb
\i (01:35:12) done 
\i (01:35:12) generaledit 
\i (01:35:16) xdehilite 
\i (01:35:16) xNet P12v_Ld 
\i (01:35:16) xname_flush 
\t (01:35:16) Net "P12v_Ld" dehighlighted.
\i (01:35:16) done 
\i (01:35:16) generaledit 
\i (01:35:17) xhilite 
\i (01:35:17) xNet N40049779 
\i (01:35:17) xname_flush 
\i (01:35:17) trapsize 253
\i (01:35:17) setwindow cmgr
\i (01:35:17) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:17) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:17) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:17) Net "N40049779" highlighted.
\i (01:35:17) setwindow pcb
\i (01:35:17) done 
\i (01:35:17) generaledit 
\i (01:35:19) setwindow cmgr
\i (01:35:19) cm putValue ( Net "N40049779" ) FIXED (Clear) 0
\i (01:35:19) cm endUndoBlock
\i (01:35:20) setwindow pcb
\i (01:35:20) xdehilite 
\i (01:35:20) xNet N40049779 
\i (01:35:20) xname_flush 
\t (01:35:20) Net "N40049779" dehighlighted.
\i (01:35:21) done 
\i (01:35:21) generaledit 
\i (01:35:22) xhilite 
\i (01:35:22) xNet P3p3v 
\i (01:35:22) xname_flush 
\i (01:35:22) trapsize 4608
\i (01:35:22) setwindow cmgr
\i (01:35:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:22) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:22) Net "P3p3v" highlighted.
\i (01:35:22) setwindow pcb
\i (01:35:22) done 
\i (01:35:22) generaledit 
\i (01:35:29) xdehilite 
\i (01:35:29) xNet P3p3v 
\i (01:35:29) xname_flush 
\t (01:35:29) Net "P3p3v" dehighlighted.
\i (01:35:29) done 
\i (01:35:29) generaledit 
\i (01:35:31) xhilite 
\i (01:35:31) xNet N41016296 
\i (01:35:31) xname_flush 
\i (01:35:31) trapsize 117
\i (01:35:31) setwindow cmgr
\i (01:35:31) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:31) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:31) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:31) Net "N41016296" highlighted.
\i (01:35:31) setwindow pcb
\i (01:35:31) done 
\i (01:35:31) generaledit 
\i (01:35:33) setwindow cmgr
\i (01:35:33) cm putValue ( Net "N41016296" ) FIXED (Clear) 0
\i (01:35:34) cm endUndoBlock
\i (01:35:35) setwindow pcb
\i (01:35:35) xdehilite 
\i (01:35:35) xNet N41016296 
\i (01:35:35) xname_flush 
\t (01:35:35) Net "N41016296" dehighlighted.
\i (01:35:35) done 
\i (01:35:35) generaledit 
\i (01:35:36) xhilite 
\i (01:35:37) xNet N40049779 
\i (01:35:37) xname_flush 
\i (01:35:37) trapsize 253
\i (01:35:37) setwindow cmgr
\i (01:35:37) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:37) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:37) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:37) Net "N40049779" highlighted.
\i (01:35:37) setwindow pcb
\i (01:35:37) done 
\i (01:35:37) generaledit 
\i (01:35:39) xdehilite 
\i (01:35:39) xNet N40049779 
\i (01:35:39) xname_flush 
\t (01:35:39) Net "N40049779" dehighlighted.
\i (01:35:39) done 
\i (01:35:39) xhilite 
\i (01:35:40) xNet N40049371 
\i (01:35:40) xname_flush 
\i (01:35:40) trapsize 520
\i (01:35:40) setwindow cmgr
\i (01:35:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:40) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:40) Net "N40049371" highlighted.
\i (01:35:40) setwindow pcb
\i (01:35:40) done 
\i (01:35:40) generaledit 
\i (01:35:41) setwindow cmgr
\i (01:35:41) cm putValue ( Net "N40049371" ) FIXED (Clear) 0
\i (01:35:42) cm endUndoBlock
\i (01:35:43) setwindow pcb
\i (01:35:43) xdehilite 
\i (01:35:43) xNet N40049371 
\i (01:35:43) xname_flush 
\t (01:35:43) Net "N40049371" dehighlighted.
\i (01:35:43) done 
\i (01:35:43) generaledit 
\i (01:35:44) xhilite 
\i (01:35:44) xNet Ledr_En 
\i (01:35:44) xname_flush 
\i (01:35:44) trapsize 2029
\i (01:35:44) setwindow cmgr
\i (01:35:44) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:44) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:44) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:44) Net "Ledr_En" highlighted.
\i (01:35:44) setwindow pcb
\i (01:35:44) done 
\i (01:35:44) generaledit 
\i (01:35:46) xdehilite 
\i (01:35:46) xNet Ledr_En 
\i (01:35:46) xname_flush 
\t (01:35:46) Net "Ledr_En" dehighlighted.
\i (01:35:46) done 
\i (01:35:46) xhilite 
\i (01:35:46) xNet Ledr_Pwm 
\i (01:35:46) xname_flush 
\i (01:35:46) trapsize 2063
\i (01:35:46) setwindow cmgr
\i (01:35:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:46) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:46) Net "Ledr_Pwm" highlighted.
\i (01:35:46) setwindow pcb
\i (01:35:46) done 
\i (01:35:46) generaledit 
\i (01:35:48) xdehilite 
\i (01:35:48) xNet Ledr_Pwm 
\i (01:35:48) xname_flush 
\t (01:35:48) Net "Ledr_Pwm" dehighlighted.
\i (01:35:48) done 
\i (01:35:48) xhilite 
\i (01:35:48) xNet N40049535 
\i (01:35:48) xname_flush 
\i (01:35:48) trapsize 299
\i (01:35:48) setwindow cmgr
\i (01:35:48) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:48) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:48) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:48) Net "N40049535" highlighted.
\i (01:35:48) setwindow pcb
\i (01:35:48) done 
\i (01:35:48) generaledit 
\i (01:35:51) setwindow cmgr
\i (01:35:51) cm putValue ( Net "N40049535" ) FIXED (Clear) 0
\i (01:35:51) cm endUndoBlock
\i (01:35:52) setwindow pcb
\i (01:35:52) xdehilite 
\i (01:35:52) xNet N40049535 
\i (01:35:52) xname_flush 
\t (01:35:52) Net "N40049535" dehighlighted.
\i (01:35:52) done 
\i (01:35:52) generaledit 
\i (01:35:53) xhilite 
\i (01:35:53) xNet N40049371 
\i (01:35:53) xname_flush 
\i (01:35:53) trapsize 520
\i (01:35:53) setwindow cmgr
\i (01:35:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:53) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:53) Net "N40049371" highlighted.
\i (01:35:53) setwindow pcb
\i (01:35:53) done 
\i (01:35:53) generaledit 
\i (01:35:55) xdehilite 
\i (01:35:55) xNet N40049371 
\i (01:35:55) xname_flush 
\t (01:35:55) Net "N40049371" dehighlighted.
\i (01:35:55) done 
\i (01:35:55) generaledit 
\i (01:35:57) xhilite 
\i (01:35:57) xNet N40049535 
\i (01:35:57) xname_flush 
\i (01:35:57) trapsize 299
\i (01:35:57) setwindow cmgr
\i (01:35:57) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:57) cm expand ( row ( Design "STANDARD" ) )
\i (01:35:57) cm expand ( row ( Design "STANDARD" ) )
\t (01:35:57) Net "N40049535" highlighted.
\i (01:35:57) setwindow pcb
\i (01:35:57) done 
\i (01:35:57) generaledit 
\i (01:36:00) xdehilite 
\i (01:36:00) xNet N40049535 
\i (01:36:00) xname_flush 
\t (01:36:00) Net "N40049535" dehighlighted.
\i (01:36:00) done 
\i (01:36:00) xhilite 
\i (01:36:00) xrefdes Tp56 
\i (01:36:00) xname_flush 
\i (01:36:00) trapsize 501
\i (01:36:00) setwindow cmgr
\i (01:36:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:00) cm expand ( row ( "Part Definition" "TESTPIN_TP40_TESTPIN:TP40:TESTPIN:" ) )
\t (01:36:00) Symbol "Tp56" highlighted.
\i (01:36:01) setwindow pcb
\i (01:36:01) done 
\i (01:36:01) generaledit 
\i (01:36:02) xdehilite 
\i (01:36:02) xrefdes Tp56 
\i (01:36:02) xname_flush 
\t (01:36:02) Symbol "Tp56" dehighlighted.
\i (01:36:02) done 
\i (01:36:02) generaledit 
\i (01:36:03) xhilite 
\i (01:36:03) xNet N40049482 
\i (01:36:03) xname_flush 
\i (01:36:03) trapsize 504
\i (01:36:03) setwindow cmgr
\i (01:36:03) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:03) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:03) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:03) Net "N40049482" highlighted.
\i (01:36:03) setwindow pcb
\i (01:36:03) done 
\i (01:36:03) generaledit 
\i (01:36:06) setwindow cmgr
\i (01:36:06) cm putValue ( Net "N40049482" ) FIXED (Clear) 0
\i (01:36:06) cm endUndoBlock
\i (01:36:07) setwindow pcb
\i (01:36:07) xdehilite 
\i (01:36:07) xNet N40049482 
\i (01:36:07) xname_flush 
\t (01:36:07) Net "N40049482" dehighlighted.
\i (01:36:07) done 
\i (01:36:07) generaledit 
\i (01:36:08) xhilite 
\i (01:36:08) xNet N40049520 
\i (01:36:08) xname_flush 
\i (01:36:08) trapsize 238
\i (01:36:08) setwindow cmgr
\i (01:36:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:08) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:08) Net "N40049520" highlighted.
\i (01:36:08) setwindow pcb
\i (01:36:08) done 
\i (01:36:08) generaledit 
\i (01:36:11) setwindow cmgr
\i (01:36:11) cm putValue ( Net "N40049520" ) FIXED (Clear) 0
\i (01:36:11) cm endUndoBlock
\i (01:36:12) setwindow pcb
\i (01:36:12) xdehilite 
\i (01:36:13) xNet N40049520 
\i (01:36:13) xname_flush 
\t (01:36:13) Net "N40049520" dehighlighted.
\i (01:36:13) done 
\i (01:36:13) generaledit 
\i (01:36:13) xhilite 
\i (01:36:13) xNet P3p3v 
\i (01:36:13) xname_flush 
\i (01:36:13) trapsize 4608
\i (01:36:13) setwindow cmgr
\i (01:36:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:13) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:13) Net "P3p3v" highlighted.
\i (01:36:13) setwindow pcb
\i (01:36:13) done 
\i (01:36:14) generaledit 
\i (01:36:16) xdehilite 
\i (01:36:16) xNet P3p3v 
\i (01:36:16) xname_flush 
\t (01:36:16) Net "P3p3v" dehighlighted.
\i (01:36:16) done 
\i (01:36:16) generaledit 
\i (01:36:18) xhilite 
\i (01:36:18) xNet P3p3v 
\i (01:36:18) xname_flush 
\i (01:36:18) trapsize 4608
\i (01:36:18) setwindow cmgr
\i (01:36:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:18) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:18) Net "P3p3v" highlighted.
\i (01:36:18) setwindow pcb
\i (01:36:18) done 
\i (01:36:18) generaledit 
\i (01:36:18) xdehilite 
\i (01:36:18) xNet P3p3v 
\i (01:36:18) xname_flush 
\t (01:36:18) Net "P3p3v" dehighlighted.
\i (01:36:18) done 
\i (01:36:19) generaledit 
\i (01:36:21) xhilite 
\i (01:36:21) xNet N40049482 
\i (01:36:21) xname_flush 
\i (01:36:21) trapsize 504
\i (01:36:21) setwindow cmgr
\i (01:36:21) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:21) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:21) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:21) Net "N40049482" highlighted.
\i (01:36:21) setwindow pcb
\i (01:36:21) done 
\i (01:36:21) generaledit 
\i (01:36:24) xdehilite 
\i (01:36:24) xNet N40049482 
\i (01:36:24) xname_flush 
\t (01:36:24) Net "N40049482" dehighlighted.
\i (01:36:24) done 
\i (01:36:24) generaledit 
\i (01:36:27) xhilite 
\i (01:36:27) xNet Red_Cathode 
\i (01:36:27) xname_flush 
\i (01:36:27) trapsize 693
\i (01:36:27) setwindow cmgr
\i (01:36:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:27) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:27) Net "Red_Cathode" highlighted.
\i (01:36:27) setwindow pcb
\i (01:36:27) done 
\i (01:36:27) generaledit 
\i (01:36:30) setwindow cmgr
\i (01:36:30) cm putValue ( Net "RED_CATHODE" ) FIXED (Clear) 0
\i (01:36:30) cm endUndoBlock
\i (01:36:32) setwindow pcb
\i (01:36:32) xdehilite 
\i (01:36:32) xNet Red_Cathode 
\i (01:36:32) xname_flush 
\t (01:36:32) Net "Red_Cathode" dehighlighted.
\i (01:36:32) done 
\i (01:36:32) generaledit 
\i (01:36:32) xhilite 
\i (01:36:32) xNet Red_Cathode 
\i (01:36:32) xname_flush 
\i (01:36:32) trapsize 693
\i (01:36:32) setwindow cmgr
\i (01:36:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:32) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:32) Net "Red_Cathode" highlighted.
\i (01:36:32) setwindow pcb
\i (01:36:32) done 
\i (01:36:32) generaledit 
\i (01:36:34) xdehilite 
\i (01:36:34) xNet Red_Cathode 
\i (01:36:34) xname_flush 
\t (01:36:34) Net "Red_Cathode" dehighlighted.
\i (01:36:34) done 
\i (01:36:34) generaledit 
\i (01:36:38) xhilite 
\i (01:36:38) xNet Red_Anode 
\i (01:36:38) xname_flush 
\i (01:36:38) trapsize 693
\i (01:36:38) setwindow cmgr
\i (01:36:38) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:38) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:38) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:38) Net "Red_Anode" highlighted.
\i (01:36:38) setwindow pcb
\i (01:36:38) done 
\i (01:36:38) generaledit 
\i (01:36:41) setwindow cmgr
\i (01:36:41) cm putValue ( Net "RED_ANODE" ) FIXED (Clear) 0
\i (01:36:41) cm endUndoBlock
\i (01:36:42) setwindow pcb
\i (01:36:42) xdehilite 
\i (01:36:42) xNet Red_Anode 
\i (01:36:42) xname_flush 
\t (01:36:42) Net "Red_Anode" dehighlighted.
\i (01:36:42) done 
\i (01:36:42) generaledit 
\i (01:36:43) xhilite 
\i (01:36:43) xNet Red_Anode 
\i (01:36:43) xname_flush 
\i (01:36:43) trapsize 693
\i (01:36:43) setwindow cmgr
\i (01:36:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:43) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:43) Net "Red_Anode" highlighted.
\i (01:36:43) setwindow pcb
\i (01:36:43) done 
\i (01:36:44) generaledit 
\i (01:36:46) xdehilite 
\i (01:36:46) xNet Red_Anode 
\i (01:36:46) xname_flush 
\t (01:36:46) Net "Red_Anode" dehighlighted.
\i (01:36:46) done 
\i (01:36:46) xhilite 
\i (01:36:46) xNet P12v_Conn 
\i (01:36:46) xname_flush 
\i (01:36:46) trapsize 4608
\i (01:36:46) setwindow cmgr
\i (01:36:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:46) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:46) Net "P12v_Conn" highlighted.
\i (01:36:46) setwindow pcb
\i (01:36:46) done 
\i (01:36:46) generaledit 
\i (01:36:48) xdehilite 
\i (01:36:48) xNet P12v_Conn 
\i (01:36:48) xname_flush 
\t (01:36:48) Net "P12v_Conn" dehighlighted.
\i (01:36:48) done 
\i (01:36:48) generaledit 
\i (01:36:49) xhilite 
\i (01:36:49) xNet P3p3v 
\i (01:36:49) xname_flush 
\i (01:36:49) trapsize 4608
\i (01:36:49) setwindow cmgr
\i (01:36:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:49) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:49) Net "P3p3v" highlighted.
\i (01:36:49) setwindow pcb
\i (01:36:49) done 
\i (01:36:50) generaledit 
\i (01:36:51) xdehilite 
\i (01:36:51) xNet P3p3v 
\i (01:36:51) xname_flush 
\t (01:36:51) Net "P3p3v" dehighlighted.
\i (01:36:51) done 
\i (01:36:51) generaledit 
\i (01:36:52) xhilite 
\i (01:36:52) xNet Led_Vout 
\i (01:36:52) xname_flush 
\i (01:36:52) trapsize 2247
\i (01:36:52) setwindow cmgr
\i (01:36:52) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:52) cm expand ( row ( Design "STANDARD" ) )
\i (01:36:52) cm expand ( row ( Design "STANDARD" ) )
\t (01:36:52) Net "Led_Vout" highlighted.
\i (01:36:52) setwindow pcb
\i (01:36:52) done 
\i (01:36:53) generaledit 
\i (01:36:57) setwindow cmgr
\i (01:36:57) cm putValue ( Net "LED_VOUT" ) FIXED (Clear) 0
\i (01:36:57) cm endUndoBlock
\i (01:36:58) setwindow pcb
\i (01:36:58) xdehilite 
\i (01:36:58) xNet Led_Vout 
\i (01:36:58) xname_flush 
\t (01:36:58) Net "Led_Vout" dehighlighted.
\i (01:36:58) done 
\i (01:36:58) generaledit 
\i (01:37:01) xhilite 
\i (01:37:01) xNet Sda0 
\i (01:37:01) xname_flush 
\i (01:37:01) trapsize 2357
\i (01:37:01) setwindow cmgr
\i (01:37:01) cm expand ( row ( Design "STANDARD" ) )
\i (01:37:01) cm expand ( row ( Design "STANDARD" ) )
\i (01:37:01) cm expand ( row ( Design "STANDARD" ) )
\t (01:37:01) Net "Sda0" highlighted.
\i (01:37:01) setwindow pcb
\i (01:37:01) done 
\i (01:37:01) generaledit 
\i (01:37:05) setwindow cmgr
\i (01:37:05) cm putValue ( Net "SDA0" ) FIXED (Clear) 0
\i (01:37:05) cm endUndoBlock
\i (01:37:07) cm putValue ( Net "SCL0" ) FIXED (Clear) 0
\i (01:37:07) cm endUndoBlock
\i (01:37:08) setwindow pcb
\i (01:37:08) xdehilite 
\i (01:37:08) xNet Sda0 
\i (01:37:08) xname_flush 
\t (01:37:08) Net "Sda0" dehighlighted.
\i (01:37:08) done 
\i (01:37:08) generaledit 
\i (01:37:09) xhilite 
\i (01:37:09) xNet P3p3v 
\i (01:37:09) xname_flush 
\i (01:37:09) trapsize 4608
\i (01:37:09) setwindow cmgr
\i (01:37:09) cm expand ( row ( Design "STANDARD" ) )
\i (01:37:09) cm expand ( row ( Design "STANDARD" ) )
\i (01:37:09) cm expand ( row ( Design "STANDARD" ) )
\t (01:37:09) Net "P3p3v" highlighted.
\i (01:37:09) setwindow pcb
\i (01:37:09) done 
\i (01:37:09) generaledit 
\i (01:37:11) xdehilite 
\i (01:37:12) xNet P3p3v 
\i (01:37:12) xname_flush 
\t (01:37:12) Net "P3p3v" dehighlighted.
\i (01:37:12) done 
\i (01:37:12) generaledit 
\i (01:37:18) drc update 
\t (01:37:18) Performing DRC...
\t (01:37:18) Multithreaded DRC update (8 threads).
\t (01:37:18) No DRC errors detected.
\i (01:37:18) generaledit 
\i (01:37:20) save 
\i (01:37:21) fillin yes 
\i (01:37:21) generaledit 
\i (01:37:33) pick grid -124.9562 -50.2131
\t (01:37:33) last pick:  -124.9680  -50.2158
\i (01:37:46) zoom in 1 
\i (01:37:46) setwindow pcb
\i (01:37:46) zoom in -125.3249 -46.6189
\i (01:37:46) trapsize 2304
\i (01:37:46) zoom in 1 
\i (01:37:46) setwindow pcb
\i (01:37:46) zoom in -125.3248 -46.6189
\i (01:37:46) trapsize 1152
\i (01:37:46) zoom in 1 
\i (01:37:46) setwindow pcb
\i (01:37:46) zoom in -125.3248 -46.6188
\i (01:37:46) trapsize 576
\i (01:37:46) zoom out 1 
\i (01:37:46) setwindow pcb
\i (01:37:46) zoom out -125.3248 -46.6188
\i (01:37:46) trapsize 1152
\i (01:37:46) zoom out 1 
\i (01:37:46) setwindow pcb
\i (01:37:46) zoom out -125.3247 -46.6187
\i (01:37:46) trapsize 2304
\i (01:37:46) zoom out 1 
\i (01:37:46) setwindow pcb
\i (01:37:46) zoom out -125.3247 -46.6188
\i (01:37:46) trapsize 4608
\i (01:37:48) roam start
\i (01:37:48) roam x -160
\i (01:37:48) roam x -272
\i (01:37:48) roam y 16
\i (01:37:48) roam x -176
\i (01:37:48) roam y 16
\i (01:37:48) roam x -64
\i (01:37:48) roam y 16
\i (01:37:48) roam end
\i (01:37:49) zoom in 1 
\i (01:37:49) setwindow pcb
\i (01:37:49) zoom in -140.7657 -51.2834
\i (01:37:49) trapsize 2304
\i (01:37:49) zoom in 1 
\i (01:37:49) setwindow pcb
\i (01:37:49) zoom in -140.7657 -51.2834
\i (01:37:49) trapsize 1152
\i (01:37:49) zoom out 1 
\i (01:37:49) setwindow pcb
\i (01:37:49) zoom out -140.7657 -51.2834
\i (01:37:49) trapsize 2304
\i (01:37:49) zoom out 1 
\i (01:37:49) setwindow pcb
\i (01:37:49) zoom out -140.7657 -51.2834
\i (01:37:49) trapsize 4608
\i (01:37:50) roam start
\i (01:37:50) roam x 64
\i (01:37:50) roam x 112
\i (01:37:50) roam x 64
\i (01:37:50) roam x 160
\i (01:37:50) roam x 176
\i (01:37:51) roam end
\i (01:37:51) zoom in 1 
\i (01:37:51) setwindow pcb
\i (01:37:51) zoom in -123.4401 -51.2834
\i (01:37:51) trapsize 2304
\i (01:37:52) zoom out 1 
\i (01:37:53) setwindow pcb
\i (01:37:53) zoom out -123.4401 -51.2834
\i (01:37:53) trapsize 4608
\i (01:37:55) zoom in 1 
\i (01:37:55) setwindow pcb
\i (01:37:55) zoom in -123.4401 -51.2834
\i (01:37:55) trapsize 2304
\i (01:37:55) zoom out 1 
\i (01:37:55) setwindow pcb
\i (01:37:55) zoom out -115.8832 -56.7668
\i (01:37:55) trapsize 4608
\i (01:37:56) zoom in 1 
\i (01:37:56) setwindow pcb
\i (01:37:56) zoom in -97.0830 -64.6924
\i (01:37:56) trapsize 2304
\i (01:38:02) zoom in 1 
\i (01:38:02) setwindow pcb
\i (01:38:02) zoom in -100.9076 -63.3561
\i (01:38:02) trapsize 1152
\i (01:38:02) zoom in 1 
\i (01:38:02) setwindow pcb
\i (01:38:02) zoom in -100.9076 -63.3560
\i (01:38:02) trapsize 576
\i (01:38:02) zoom out 1 
\i (01:38:02) setwindow pcb
\i (01:38:02) zoom out -100.9421 -63.3790
\i (01:38:02) trapsize 1152
\i (01:38:03) roam start
\i (01:38:03) roam x -112
\i (01:38:03) roam x -16
\i (01:38:03) roam x -48
\i (01:38:04) roam x -16
\i (01:38:04) roam x -64
\i (01:38:04) roam y 16
\i (01:38:04) roam x -48
\i (01:38:04) roam y 32
\i (01:38:04) roam x -32
\i (01:38:04) roam y 16
\i (01:38:04) roam x -32
\i (01:38:04) roam x -32
\i (01:38:04) roam y 16
\i (01:38:04) roam x 32
\i (01:38:04) roam y -48
\i (01:38:04) roam x 32
\i (01:38:04) roam y -16
\i (01:38:04) roam y -16
\i (01:38:04) roam x 16
\i (01:38:04) roam y -16
\i (01:38:04) roam x 32
\i (01:38:04) roam y -32
\i (01:38:04) roam y -48
\i (01:38:04) roam x 16
\i (01:38:04) roam y -32
\i (01:38:04) roam y -16
\i (01:38:04) roam y -16
\i (01:38:04) roam y -32
\i (01:38:04) roam y -32
\i (01:38:04) roam y -16
\i (01:38:04) roam y -16
\i (01:38:05) roam x -16
\i (01:38:05) roam y -16
\i (01:38:05) roam x -64
\i (01:38:05) roam x -96
\i (01:38:05) roam y -16
\i (01:38:05) roam x -96
\i (01:38:05) roam x -16
\i (01:38:05) roam x -16
\i (01:38:05) roam y 16
\i (01:38:05) roam y 16
\i (01:38:05) roam y 32
\i (01:38:05) roam x 32
\i (01:38:05) roam y 32
\i (01:38:05) roam x 64
\i (01:38:05) roam y 48
\i (01:38:05) roam x 48
\i (01:38:05) roam y 32
\i (01:38:05) roam x 48
\i (01:38:05) roam x 32
\i (01:38:05) roam x 32
\i (01:38:05) roam x 16
\i (01:38:05) roam y 16
\i (01:38:05) roam x 16
\i (01:38:05) roam x 16
\i (01:38:05) roam x 16
\i (01:38:05) roam y 16
\i (01:38:05) roam x 32
\i (01:38:05) roam y 16
\i (01:38:05) roam x 64
\i (01:38:05) roam y 48
\i (01:38:05) roam x 32
\i (01:38:05) roam y 16
\i (01:38:06) roam x -32
\i (01:38:06) roam y 16
\i (01:38:06) roam x -128
\i (01:38:06) roam x -32
\i (01:38:06) roam x -16
\i (01:38:06) roam x -32
\i (01:38:06) roam y 16
\i (01:38:06) roam x -32
\i (01:38:06) roam x -32
\i (01:38:06) roam x -16
\i (01:38:07) roam end
\i (01:38:07) zoom out 1 
\i (01:38:07) setwindow pcb
\i (01:38:07) zoom out -98.7650 -62.4347
\i (01:38:07) trapsize 2304
\i (01:38:15) xhilite 
\i (01:38:15) xNet P12v_Conn 
\i (01:38:15) xname_flush 
\i (01:38:15) trapsize 4608
\i (01:38:15) setwindow cmgr
\i (01:38:15) cm expand ( row ( Design "STANDARD" ) )
\i (01:38:15) cm expand ( row ( Design "STANDARD" ) )
\i (01:38:15) cm expand ( row ( Design "STANDARD" ) )
\t (01:38:15) Net "P12v_Conn" highlighted.
\i (01:38:15) setwindow pcb
\i (01:38:15) done 
\i (01:38:15) generaledit 
\i (01:38:17) pick grid -120.2608 -60.4257
\t (01:38:17) last pick:  -120.2690  -60.4266
\i (01:38:18) zoom in 1 
\i (01:38:18) setwindow pcb
\i (01:38:18) zoom in -120.8137 -60.6100
\i (01:38:18) trapsize 2304
\i (01:38:18) zoom in 1 
\i (01:38:18) setwindow pcb
\i (01:38:18) zoom in -120.8137 -60.6100
\i (01:38:18) trapsize 1152
\i (01:38:21) zoom in 1 
\i (01:38:21) setwindow pcb
\i (01:38:21) zoom in -96.8066 -58.5594
\i (01:38:21) trapsize 576
\i (01:38:21) zoom in 1 
\i (01:38:21) setwindow pcb
\i (01:38:21) zoom in -96.8066 -58.5594
\i (01:38:21) trapsize 288
\i (01:38:21) zoom in 1 
\i (01:38:21) setwindow pcb
\i (01:38:21) zoom in -96.8066 -58.5594
\i (01:38:21) trapsize 144
\i (01:38:22) zoom out 1 
\i (01:38:22) setwindow pcb
\i (01:38:22) zoom out -96.8065 -58.5623
\i (01:38:22) trapsize 288
\i (01:38:22) zoom out 1 
\i (01:38:22) setwindow pcb
\i (01:38:22) zoom out -96.8066 -58.5623
\i (01:38:22) trapsize 576
\i (01:38:23) pick grid -93.9151 -59.2534
\t (01:38:23) last pick:  -93.9038  -59.2582
\i (01:38:25) setwindow form.vf_vis
\i (01:38:25) FORM vf_vis 7 all_colorvisible YES 
\i (01:38:26) setwindow pcb
\i (01:38:26) zoom out 1 
\i (01:38:26) setwindow pcb
\i (01:38:26) zoom out -92.2908 -59.9907
\i (01:38:26) trapsize 1152
\i (01:38:26) zoom out 1 
\i (01:38:26) setwindow pcb
\i (01:38:26) zoom out -92.2908 -59.9906
\i (01:38:26) trapsize 2304
\i (01:38:27) roam start
\i (01:38:27) roam x 80
\i (01:38:27) roam y 32
\i (01:38:27) roam x 80
\i (01:38:27) roam x 112
\i (01:38:27) roam x 64
\i (01:38:27) roam y 16
\i (01:38:28) roam x 32
\i (01:38:28) roam x 48
\i (01:38:28) roam y 48
\i (01:38:28) roam x 144
\i (01:38:28) roam y 32
\i (01:38:28) roam x 96
\i (01:38:28) roam y 16
\i (01:38:28) roam x 80
\i (01:38:28) roam y 16
\i (01:38:28) roam x 96
\i (01:38:28) roam y 16
\i (01:38:28) roam x 80
\i (01:38:29) roam x 48
\i (01:38:30) roam y 16
\i (01:38:30) roam end
\i (01:38:32) zoom out 1 
\i (01:38:32) setwindow pcb
\i (01:38:32) zoom out -89.1115 -63.2180
\i (01:38:32) trapsize 4608
\i (01:38:34) roam start
\i (01:38:34) roam x 32
\i (01:38:34) roam y -48
\i (01:38:34) roam x 32
\i (01:38:34) roam y -48
\i (01:38:34) roam x 32
\i (01:38:34) roam y -48
\i (01:38:34) roam end
\i (01:38:39) zoom in 1 
\i (01:38:39) setwindow pcb
\i (01:38:39) zoom in -124.0852 -56.0756
\i (01:38:39) trapsize 2304
\i (01:38:39) zoom in 1 
\i (01:38:39) setwindow pcb
\i (01:38:39) zoom in -125.5597 -55.8913
\i (01:38:39) trapsize 1152
\i (01:38:40) zoom out 1 
\i (01:38:40) setwindow pcb
\i (01:38:40) zoom out -125.5366 -55.8452
\i (01:38:40) trapsize 2304
\i (01:38:40) zoom out 1 
\i (01:38:40) setwindow pcb
\i (01:38:40) zoom out -125.5367 -55.8452
\i (01:38:40) trapsize 4608
\i (01:38:46) xdehilite 
\i (01:38:46) xNet P12v_Conn 
\i (01:38:46) xname_flush 
\t (01:38:46) Net "P12v_Conn" dehighlighted.
\i (01:38:46) done 
\i (01:38:46) generaledit 
\i (01:38:51) pick grid -125.3523 -69.0238
\t (01:38:51) last pick:  -125.3490  -69.0118
\i (01:39:07) xhilite 
\i (01:39:07) xNet Ext_1V8 
\i (01:39:07) xname_flush 
\i (01:39:07) trapsize 4608
\i (01:39:07) setwindow cmgr
\i (01:39:07) cm expand ( row ( Design "STANDARD" ) )
\i (01:39:07) cm expand ( row ( Design "STANDARD" ) )
\i (01:39:07) cm expand ( row ( Design "STANDARD" ) )
\t (01:39:07) Net "Ext_1V8" highlighted.
\i (01:39:07) setwindow pcb
\i (01:39:07) done 
\i (01:39:07) generaledit 
\i (01:39:11) setwindow form.vf_vis
\i (01:39:11) FORM vf_vis all_all_visible YES 
\i (01:39:11) FORM vf_vis all_all_visible_pln YES 
\i (01:39:12) FORM vf_vis all_all_visible_pln NO 
\i (01:39:16) setwindow pcb
\i (01:39:16) xdehilite 
\i (01:39:16) xNet Ext_1V8 
\i (01:39:16) xname_flush 
\t (01:39:16) Net "Ext_1V8" dehighlighted.
\i (01:39:16) done 
\i (01:39:16) generaledit 
\i (01:39:17) xhilite 
\i (01:39:17) xNet Ext_1V8 
\i (01:39:17) xname_flush 
\i (01:39:17) trapsize 4608
\i (01:39:17) setwindow cmgr
\i (01:39:17) cm expand ( row ( Design "STANDARD" ) )
\i (01:39:17) cm expand ( row ( Design "STANDARD" ) )
\i (01:39:17) cm expand ( row ( Design "STANDARD" ) )
\t (01:39:17) Net "Ext_1V8" highlighted.
\i (01:39:17) setwindow pcb
\i (01:39:17) done 
\i (01:39:17) generaledit 
\i (01:40:14) pick grid 10.1701 -65.5112
\t (01:40:14) last pick:  10.1600  -65.5066
\i (01:40:17) xdehilite 
\i (01:40:17) xNet Ext_1V8 
\i (01:40:17) xname_flush 
\t (01:40:17) Net "Ext_1V8" dehighlighted.
\i (01:40:17) done 
\i (01:40:17) generaledit 
\i (01:40:18) xhilite 
\i (01:40:18) xNet Ext_1V8 
\i (01:40:18) xname_flush 
\i (01:40:18) trapsize 4608
\i (01:40:18) setwindow cmgr
\i (01:40:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:40:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:40:18) cm expand ( row ( Design "STANDARD" ) )
\t (01:40:18) Net "Ext_1V8" highlighted.
\i (01:40:18) setwindow pcb
\i (01:40:18) done 
\i (01:40:18) generaledit 
\i (01:40:22) pick grid -125.5782 -7.0833
\t (01:40:22) last pick:  -125.5776  -7.0866
\i (01:40:23) zoom in 1 
\i (01:40:23) setwindow pcb
\i (01:40:23) zoom in -125.5782 -7.0833
\i (01:40:23) trapsize 2304
\i (01:40:23) zoom in 1 
\i (01:40:23) setwindow pcb
\i (01:40:23) zoom in -125.5782 -7.0833
\i (01:40:23) trapsize 1152
\i (01:40:23) zoom in 1 
\i (01:40:23) setwindow pcb
\i (01:40:23) zoom in -125.5782 -7.0832
\i (01:40:23) trapsize 576
\i (01:40:23) zoom out 1 
\i (01:40:23) setwindow pcb
\i (01:40:23) zoom out -125.5782 -7.0832
\i (01:40:23) trapsize 1152
\i (01:40:24) roam start
\i (01:40:24) roam x 96
\i (01:40:24) roam y -32
\i (01:40:24) roam x 96
\i (01:40:24) roam y -32
\i (01:40:25) roam x 80
\i (01:40:25) roam y -16
\i (01:40:25) roam x 128
\i (01:40:25) roam y -16
\i (01:40:25) roam x 80
\i (01:40:25) roam y -16
\i (01:40:25) roam x 80
\i (01:40:25) roam y -16
\i (01:40:25) roam x 32
\i (01:40:25) roam x 112
\i (01:40:25) roam y -48
\i (01:40:25) roam x 80
\i (01:40:25) roam y -32
\i (01:40:25) roam x 32
\i (01:40:25) roam y -16
\i (01:40:25) roam x 32
\i (01:40:25) roam y -32
\i (01:40:25) roam x 16
\i (01:40:25) roam y -32
\i (01:40:25) roam y -16
\i (01:40:25) roam x -48
\i (01:40:25) roam y -32
\i (01:40:25) roam x -64
\i (01:40:25) roam y -32
\i (01:40:25) roam x -64
\i (01:40:25) roam y -16
\i (01:40:25) roam x -64
\i (01:40:25) roam y -16
\i (01:40:26) roam x -80
\i (01:40:26) roam x -80
\i (01:40:26) roam x -48
\i (01:40:26) roam y 16
\i (01:40:26) roam x -32
\i (01:40:26) roam x -32
\i (01:40:26) roam y 16
\i (01:40:26) roam x -16
\i (01:40:26) roam y 16
\i (01:40:26) roam y 32
\i (01:40:26) roam x 32
\i (01:40:26) roam y 64
\i (01:40:26) roam x 48
\i (01:40:26) roam y 96
\i (01:40:26) roam x 144
\i (01:40:26) roam y 96
\i (01:40:26) roam x 240
\i (01:40:26) roam y 80
\i (01:40:26) roam x 240
\i (01:40:26) roam y 48
\i (01:40:27) roam x 32
\i (01:40:27) roam y 16
\i (01:40:27) roam x -16
\i (01:40:27) roam x -16
\i (01:40:27) roam x -144
\i (01:40:27) roam x -112
\i (01:40:27) roam y 16
\i (01:40:27) roam x -48
\i (01:40:27) roam y 16
\i (01:40:27) roam x -16
\i (01:40:27) roam x -32
\i (01:40:27) roam y 48
\i (01:40:27) roam x -32
\i (01:40:27) roam y 16
\i (01:40:27) roam x -64
\i (01:40:27) roam y 32
\i (01:40:27) roam x -48
\i (01:40:27) roam x -32
\i (01:40:27) roam y 16
\i (01:40:27) roam x -48
\i (01:40:27) roam y 16
\i (01:40:27) roam x -80
\i (01:40:27) roam y 64
\i (01:40:27) roam x -48
\i (01:40:27) roam y 112
\i (01:40:27) roam y 64
\i (01:40:28) roam x 16
\i (01:40:28) roam y 32
\i (01:40:28) roam y 16
\i (01:40:28) roam y 16
\i (01:40:28) roam x -16
\i (01:40:28) roam y 32
\i (01:40:28) roam x -32
\i (01:40:28) roam y 80
\i (01:40:28) zoom out 1 
\i (01:40:28) setwindow pcb
\i (01:40:28) zoom out -118.0259 -23.1755
\i (01:40:28) trapsize 2304
\i (01:40:28) roam x -48
\i (01:40:28) roam y 160
\i (01:40:29) roam y 16
\i (01:40:29) roam y 64
\i (01:40:29) roam y 32
\i (01:40:29) roam y 16
\i (01:40:29) roam y 80
\i (01:40:29) roam end
\i (01:40:34) setwindow form.vf_vis
\i (01:40:34) FORM vf_vis 7 all_colorvisible YES 
\i (01:40:37) setwindow pcb
\i (01:40:37) pick grid -121.8275 -65.7062
\t (01:40:37) last pick:  -121.8184  -65.7098
\i (01:40:40) pick grid -83.5360 -49.4865
\t (01:40:40) last pick:  -83.5406  -49.4792
\i (01:40:42) xdehilite 
\i (01:40:42) xNet Ext_1V8 
\i (01:40:42) xname_flush 
\t (01:40:42) Net "Ext_1V8" dehighlighted.
\i (01:40:42) done 
\i (01:40:42) generaledit 
\i (01:40:46) pick grid -77.7300 -48.6571
\t (01:40:46) last pick:  -77.7240  -48.6664
\i (01:40:49) setwindow form.find
\i (01:40:49) FORM find all_off  
\i (01:40:50) FORM find shapes YES 
\i (01:40:50) setwindow pcb
\i (01:40:50) pick grid -83.1213 -49.9473
\t (01:40:50) last pick:  -83.1088  -49.9364
\i (01:40:54) zoom in 1 
\i (01:40:54) setwindow pcb
\i (01:40:54) zoom in -93.9959 -41.3766
\i (01:40:54) trapsize 1152
\i (01:40:54) zoom in 1 
\i (01:40:54) setwindow pcb
\i (01:40:54) zoom in -93.9959 -41.3766
\i (01:40:54) trapsize 576
\i (01:40:54) zoom in 1 
\i (01:40:54) setwindow pcb
\i (01:40:54) zoom in -94.0305 -41.3535
\i (01:40:54) trapsize 288
\i (01:40:55) zoom out 1 
\i (01:40:55) setwindow pcb
\i (01:40:55) zoom out -93.5869 -41.2153
\i (01:40:55) trapsize 576
\i (01:40:56) roam start
\i (01:40:56) roam x -16
\i (01:40:56) roam y 96
\i (01:40:57) roam x -32
\i (01:40:57) roam y 160
\i (01:40:57) roam y 16
\i (01:40:57) roam y -16
\i (01:40:57) roam y -48
\i (01:40:57) roam y -32
\i (01:40:57) roam y -32
\i (01:40:57) roam y -48
\i (01:40:57) roam y -32
\i (01:40:57) roam y -48
\i (01:40:57) roam y -32
\i (01:40:57) roam y -48
\i (01:40:57) roam x -16
\i (01:40:57) roam y -48
\i (01:40:57) roam y -32
\i (01:40:57) roam y -32
\i (01:40:57) roam y -48
\i (01:40:57) roam y -32
\i (01:40:57) roam y -32
\i (01:40:57) roam y -48
\i (01:40:57) roam y -48
\i (01:40:57) roam y -16
\i (01:40:57) roam x -16
\i (01:40:57) roam y -48
\i (01:40:58) roam end
\i (01:40:59) zoom in 1 
\i (01:40:59) setwindow pcb
\i (01:40:59) zoom in -92.0260 -39.9596
\i (01:40:59) trapsize 288
\i (01:40:59) zoom in 1 
\i (01:40:59) setwindow pcb
\i (01:40:59) zoom in -92.0145 -39.9826
\i (01:40:59) trapsize 144
\i (01:40:59) zoom in 1 
\i (01:40:59) setwindow pcb
\i (01:40:59) zoom in -92.0144 -39.9826
\i (01:40:59) trapsize 72
\i (01:41:00) zoom out 1 
\i (01:41:00) setwindow pcb
\i (01:41:00) zoom out -92.0144 -39.9826
\i (01:41:00) trapsize 144
\i (01:41:00) zoom out 1 
\i (01:41:00) setwindow pcb
\i (01:41:00) zoom out -92.0144 -39.9826
\i (01:41:00) trapsize 288
\i (01:41:00) pick grid -91.9569 -40.2302
\t (01:41:00) last pick:  -91.9480  -40.2336
\i (01:41:03) setwindow form.find
\i (01:41:03) FORM find vias YES 
\i (01:41:04) FORM find clines YES 
\i (01:41:04) setwindow pcb
\i (01:41:04) zoom out 1 
\i (01:41:04) setwindow pcb
\i (01:41:04) zoom out -88.9848 -40.0516
\i (01:41:04) trapsize 576
\i (01:41:04) zoom out 1 
\i (01:41:04) setwindow pcb
\i (01:41:04) zoom out -88.9848 -40.0516
\i (01:41:04) trapsize 1152
\i (01:41:04) zoom out 1 
\i (01:41:04) setwindow pcb
\i (01:41:04) zoom out -89.0078 -40.0517
\i (01:41:04) trapsize 2304
\i (01:41:05) zoom in 1 
\i (01:41:05) setwindow pcb
\i (01:41:05) zoom in -115.7796 -46.7792
\i (01:41:05) trapsize 1152
\i (01:41:05) zoom in 1 
\i (01:41:05) setwindow pcb
\i (01:41:05) zoom in -115.8257 -46.7561
\i (01:41:05) trapsize 576
\i (01:41:10) roam start
\i (01:41:10) roam x 48
\i (01:41:10) roam y 32
\i (01:41:10) roam x 16
\i (01:41:10) roam x 64
\i (01:41:10) roam y 32
\i (01:41:10) roam x 80
\i (01:41:10) roam y 32
\i (01:41:10) roam x 96
\i (01:41:10) roam y 32
\i (01:41:10) roam x 80
\i (01:41:10) roam y 16
\i (01:41:10) roam x 32
\i (01:41:10) roam x 48
\i (01:41:10) roam y 16
\i (01:41:10) roam x 64
\i (01:41:10) roam x 80
\i (01:41:10) roam x 32
\i (01:41:10) roam x -16
\i (01:41:11) roam y 16
\i (01:41:11) roam x -16
\i (01:41:11) roam y 16
\i (01:41:11) roam y 16
\i (01:41:11) roam x -16
\i (01:41:11) roam y 16
\i (01:41:11) roam y 16
\i (01:41:11) roam y 32
\i (01:41:11) roam x 48
\i (01:41:11) roam y 64
\i (01:41:11) roam x 48
\i (01:41:11) roam y 48
\i (01:41:11) roam x 16
\i (01:41:11) roam x 16
\i (01:41:11) roam x 32
\i (01:41:11) roam y -16
\i (01:41:12) roam end
\i (01:41:25) zoom out 1 
\i (01:41:25) setwindow pcb
\i (01:41:25) zoom out -109.1903 -50.6038
\i (01:41:25) trapsize 1152
\i (01:41:37) pick grid -120.5719 -50.9034
\t (01:41:37) last pick:  -120.5738  -50.9016
\i (01:41:37) zoom out 1 
\i (01:41:37) setwindow pcb
\i (01:41:37) zoom out -120.4797 -50.8803
\i (01:41:37) trapsize 2304
\i (01:41:37) zoom out 1 
\i (01:41:37) setwindow pcb
\i (01:41:37) zoom out -120.4797 -50.8803
\i (01:41:37) trapsize 4608
\i (01:41:39) setwindow form.vf_vis
\i (01:41:39) FORM vf_vis all_all_visible YES 
\i (01:41:40) FORM vf_vis all_all_visible_pln YES 
\i (01:41:41) FORM vf_vis all_all_visible_pln NO 
\i (01:41:42) FORM vf_vis all_all_visible NO 
\i (01:41:43) FORM vf_vis all_all_visible_pln YES 
\i (01:41:43) FORM vf_vis all_all_visible YES 
\i (01:41:46) FORM vf_vis 5 all_colorvisible NO 
\i (01:41:48) FORM vf_vis 2 all_colorvisible NO 
\i (01:41:51) FORM vf_vis all_all_visible_pln NO 
\i (01:41:52) FORM vf_vis 7 all_colorvisible YES 
\i (01:41:53) setwindow pcb
\i (01:41:53) zoom in 1 
\i (01:41:53) setwindow pcb
\i (01:41:53) zoom in -126.8386 -49.5902
\i (01:41:53) trapsize 2304
\i (01:41:53) zoom in 1 
\i (01:41:53) setwindow pcb
\i (01:41:53) zoom in -126.8386 -49.5901
\i (01:41:53) trapsize 1152
\i (01:41:53) roam start
\i (01:41:54) roam x 64
\i (01:41:54) roam y -32
\i (01:41:54) roam x 16
\i (01:41:54) roam y -16
\i (01:41:54) roam x 48
\i (01:41:54) roam x 32
\i (01:41:54) roam x 16
\i (01:41:54) roam x 96
\i (01:41:54) roam y -16
\i (01:41:54) roam x 80
\i (01:41:54) roam y -32
\i (01:41:54) roam x 48
\i (01:41:54) roam end
\i (01:41:55) zoom in 1 
\i (01:41:55) setwindow pcb
\i (01:41:55) zoom in -110.1235 -43.9800
\i (01:41:55) trapsize 576
\i (01:41:55) zoom in 1 
\i (01:41:55) setwindow pcb
\i (01:41:55) zoom in -110.1234 -43.9800
\i (01:41:55) trapsize 288
\i (01:41:59) zoom out 1 
\i (01:41:59) setwindow pcb
\i (01:41:59) zoom out -109.6569 -45.4948
\i (01:41:59) trapsize 576
\i (01:42:12) zoom out 1 
\i (01:42:12) setwindow pcb
\i (01:42:12) zoom out -103.7472 -43.5941
\i (01:42:12) trapsize 1152
\i (01:42:14) zoom in 1 
\i (01:42:14) setwindow pcb
\i (01:42:14) zoom in -102.9409 -43.6171
\i (01:42:14) trapsize 576
\i (01:42:18) zoom in 1 
\i (01:42:18) setwindow pcb
\i (01:42:18) zoom in -100.2337 -41.4169
\i (01:42:18) trapsize 288
\i (01:42:18) zoom in 1 
\i (01:42:18) setwindow pcb
\i (01:42:18) zoom in -100.2337 -41.4169
\i (01:42:18) trapsize 144
\i (01:42:19) zoom out 1 
\i (01:42:19) setwindow pcb
\i (01:42:19) zoom out -100.2337 -41.5061
\i (01:42:19) trapsize 288
\i (01:42:19) zoom out 1 
\i (01:42:19) setwindow pcb
\i (01:42:19) zoom out -100.2337 -41.5061
\i (01:42:19) trapsize 576
\i (01:42:19) zoom out 1 
\i (01:42:19) setwindow pcb
\i (01:42:19) zoom out -100.2337 -41.5062
\i (01:42:19) trapsize 1152
\i (01:42:21) roam start
\i (01:42:21) roam y 64
\i (01:42:21) roam x -16
\i (01:42:21) roam y 48
\i (01:42:21) roam x -16
\i (01:42:21) roam y 32
\i (01:42:21) roam y 32
\i (01:42:21) roam y 48
\i (01:42:21) roam y 48
\i (01:42:21) roam y 64
\i (01:42:21) roam y 16
\i (01:42:21) roam y 16
\i (01:42:22) roam y 32
\i (01:42:22) roam x -16
\i (01:42:22) roam y 64
\i (01:42:22) roam x -16
\i (01:42:22) roam y 16
\i (01:42:22) roam y 32
\i (01:42:22) roam y 32
\i (01:42:22) roam y 16
\i (01:42:22) roam y 16
\i (01:42:22) roam x -16
\i (01:42:22) roam y 48
\i (01:42:22) roam y 32
\i (01:42:22) roam end
\i (01:42:23) zoom in 1 
\i (01:42:23) setwindow pcb
\i (01:42:23) zoom in -114.6852 -63.6557
\i (01:42:23) trapsize 576
\i (01:42:31) zoom out 1 
\i (01:42:31) setwindow pcb
\i (01:42:31) zoom out -111.1256 -61.8816
\i (01:42:31) trapsize 1152
\i (01:42:32) roam start
\i (01:42:32) roam x 144
\i (01:42:32) roam x 96
\i (01:42:32) roam x 80
\i (01:42:32) roam x 96
\i (01:42:32) roam x 32
\i (01:42:32) roam x 64
\i (01:42:32) roam x 32
\i (01:42:32) roam x 16
\i (01:42:32) roam y 32
\i (01:42:33) roam x 16
\i (01:42:33) roam y 48
\i (01:42:33) roam x -16
\i (01:42:33) roam y 48
\i (01:42:33) roam x -48
\i (01:42:33) roam y 48
\i (01:42:33) roam x -32
\i (01:42:33) roam y 48
\i (01:42:33) roam x -16
\i (01:42:33) roam y 48
\i (01:42:33) roam x -16
\i (01:42:33) roam y 48
\i (01:42:33) roam x 80
\i (01:42:33) roam y -16
\i (01:42:33) roam x 48
\i (01:42:33) roam y -16
\i (01:42:33) roam x 16
\i (01:42:33) roam x 16
\i (01:42:33) roam y -16
\i (01:42:33) roam x 32
\i (01:42:33) roam y -32
\i (01:42:33) roam end
\i (01:42:33) zoom out 1 
\i (01:42:33) setwindow pcb
\i (01:42:33) zoom out -103.5341 -66.6278
\i (01:42:33) trapsize 2304
\i (01:42:34) zoom out 1 
\i (01:42:34) setwindow pcb
\i (01:42:34) zoom out -93.9037 -64.8307
\i (01:42:34) trapsize 4608
\i (01:42:35) roam start
\i (01:42:35) roam x 128
\i (01:42:35) roam x 80
\i (01:42:35) roam x 16
\i (01:42:35) roam x 96
\i (01:42:35) roam x 80
\i (01:42:35) roam end
\i (01:42:37) pick grid -79.2966 -55.7071
\t (01:42:37) last pick:  -79.2988  -55.7022
\i (01:42:37) setwindow cmgr
\i (01:42:37) cm expand ( row ( Design "STANDARD" ) )
\i (01:42:37) cm expand ( row ( Design "STANDARD" ) )
\i (01:42:37) cm expand ( row ( Design "STANDARD" ) )
\i (01:42:38) setwindow pcb
\i (01:42:38) roam start
\i (01:42:38) roam y -160
\i (01:42:38) roam x 48
\i (01:42:38) roam y -144
\i (01:42:38) roam x 32
\i (01:42:38) roam y -96
\i (01:42:38) roam x 48
\i (01:42:38) roam y -96
\i (01:42:38) roam x 16
\i (01:42:38) roam y -16
\i (01:42:38) roam x -112
\i (01:42:38) roam y 64
\i (01:42:39) roam x 64
\i (01:42:39) roam x 384
\i (01:42:39) roam y -64
\i (01:42:39) roam x 176
\i (01:42:39) roam y -48
\i (01:42:39) roam end
\i (01:42:40) zoom in 1 
\i (01:42:40) setwindow pcb
\i (01:42:40) zoom in -41.2354 -5.2967
\i (01:42:40) trapsize 2304
\i (01:42:41) zoom out 1 
\i (01:42:41) setwindow pcb
\i (01:42:41) zoom out -50.8198 -4.0525
\i (01:42:41) trapsize 4608
\i (01:42:42) roam start
\i (01:42:42) roam x -64
\i (01:42:42) roam x -112
\i (01:42:42) roam x -192
\i (01:42:42) roam y -16
\i (01:42:42) roam x -144
\i (01:42:42) roam x -80
\i (01:42:42) roam y -16
\i (01:42:42) roam x -112
\i (01:42:42) roam x -128
\i (01:42:42) roam x -48
\i (01:42:43) roam end
\i (01:42:43) zoom in 1 
\i (01:42:43) setwindow pcb
\i (01:42:43) zoom in -49.7140 -10.5497
\i (01:42:43) trapsize 2304
\i (01:42:43) zoom in 1 
\i (01:42:43) setwindow pcb
\i (01:42:43) zoom in -49.7140 -10.5497
\i (01:42:43) trapsize 1152
\i (01:43:03) pick grid -58.4920 -5.1585
\t (01:43:03) last pick:  -58.4962  -5.1562
\i (01:43:10) setwindow form.find
\i (01:43:10) FORM find all_on  
\i (01:43:14) FORM find all_off  
\i (01:43:14) FORM find shapes YES 
\i (01:43:15) FORM find vias YES 
\i (01:43:16) FORM find symbols YES 
\i (01:43:17) setwindow pcb
\i (01:43:17) zoom out 1 
\i (01:43:17) setwindow pcb
\i (01:43:17) zoom out -67.3622 -11.5634
\i (01:43:17) trapsize 2304
\i (01:43:19) zoom in 1 
\i (01:43:19) setwindow pcb
\i (01:43:19) zoom in -36.0286 -15.1576
\i (01:43:19) trapsize 1152
\i (01:43:19) zoom in 1 
\i (01:43:19) setwindow pcb
\i (01:43:19) zoom in -35.6369 -15.2037
\i (01:43:19) trapsize 576
\i (01:43:24) zoom out 1 
\i (01:43:24) setwindow pcb
\i (01:43:24) zoom out -39.9453 -14.4895
\i (01:43:24) trapsize 1152
\i (01:43:24) zoom out 1 
\i (01:43:24) setwindow pcb
\i (01:43:24) zoom out -39.9453 -14.4894
\i (01:43:24) trapsize 2304
\i (01:43:26) pick grid -32.2962 -10.0198
\t (01:43:26) last pick:  -32.3088  -10.0076
\i (01:43:26) setwindow cmgr
\i (01:43:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:43:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:43:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:43:27) setwindow pcb
\i (01:43:27) roam start
\i (01:43:27) roam x -48
\i (01:43:27) roam x -96
\i (01:43:27) roam x -80
\i (01:43:27) roam x -32
\i (01:43:27) roam x -32
\i (01:43:27) roam y -16
\i (01:43:27) roam x -48
\i (01:43:27) roam x -32
\i (01:43:27) roam x -96
\i (01:43:27) roam x -32
\i (01:43:28) roam x -64
\i (01:43:28) roam y 16
\i (01:43:28) roam x -128
\i (01:43:28) roam y 16
\i (01:43:28) roam x -144
\i (01:43:28) roam y 16
\i (01:43:28) roam x -96
\i (01:43:28) roam y 16
\i (01:43:28) roam x -32
\i (01:43:28) roam x -16
\i (01:43:28) roam y 16
\i (01:43:28) roam x -32
\i (01:43:28) roam y 32
\i (01:43:28) roam x -48
\i (01:43:28) roam y 32
\i (01:43:29) roam y 16
\i (01:43:29) roam x 16
\i (01:43:29) roam x 16
\i (01:43:29) roam x 16
\i (01:43:29) roam x 48
\i (01:43:29) roam y -16
\i (01:43:29) roam x 80
\i (01:43:29) roam y -16
\i (01:43:30) roam x 16
\i (01:43:31) zoom in 1 
\i (01:43:31) setwindow pcb
\i (01:43:31) zoom in -76.6242 -11.3332
\i (01:43:31) trapsize 1152
\i (01:43:32) roam end
\i (01:43:32) zoom in 1 
\i (01:43:32) setwindow pcb
\i (01:43:32) zoom in -76.6472 -11.3332
\i (01:43:32) trapsize 576
\i (01:43:32) zoom out 1 
\i (01:43:32) setwindow pcb
\i (01:43:32) zoom out -76.6587 -11.2871
\i (01:43:32) trapsize 1152
\i (01:43:38) zoom out 1 
\i (01:43:38) setwindow pcb
\i (01:43:38) zoom out -86.1048 -9.6974
\i (01:43:38) trapsize 2304
\i (01:43:41) zoom in 1 
\i (01:43:41) setwindow pcb
\i (01:43:41) zoom in -97.9932 -17.8534
\i (01:43:41) trapsize 1152
\i (01:43:41) zoom in 1 
\i (01:43:41) setwindow pcb
\i (01:43:41) zoom in -97.9932 -17.8534
\i (01:43:41) trapsize 576
\i (01:43:42) zoom out 1 
\i (01:43:42) setwindow pcb
\i (01:43:42) zoom out -97.9355 -17.8188
\i (01:43:42) trapsize 1152
\i (01:43:46) zoom out 1 
\i (01:43:46) setwindow pcb
\i (01:43:46) zoom out -92.6596 -21.1134
\i (01:43:46) trapsize 2304
\i (01:43:47) zoom in 1 
\i (01:43:47) setwindow pcb
\i (01:43:47) zoom in -92.9821 -20.0536
\i (01:43:47) trapsize 1152
\i (01:43:47) zoom in 1 
\i (01:43:47) setwindow pcb
\i (01:43:47) zoom in -92.9820 -20.0536
\i (01:43:47) trapsize 576
\i (01:43:48) zoom out 1 
\i (01:43:48) setwindow pcb
\i (01:43:48) zoom out -93.6962 -19.8808
\i (01:43:48) trapsize 1152
\i (01:43:50) roam start
\i (01:43:50) roam x -64
\i (01:43:50) roam x -128
\i (01:43:50) roam x -64
\i (01:43:50) roam x -96
\i (01:43:50) roam end
\i (01:44:11) zoom out 1 
\i (01:44:11) setwindow pcb
\i (01:44:11) zoom out -92.9130 -25.2028
\i (01:44:11) trapsize 2304
\i (01:44:12) roam start
\i (01:44:12) roam y 48
\i (01:44:12) roam x -16
\i (01:44:12) roam y 32
\i (01:44:12) roam y 16
\i (01:44:13) roam x -16
\i (01:44:13) roam y 48
\i (01:44:13) roam x -16
\i (01:44:13) roam y 32
\i (01:44:13) roam x -16
\i (01:44:13) roam y 32
\i (01:44:13) roam x -16
\i (01:44:13) roam y 32
\i (01:44:13) roam y 16
\i (01:44:13) roam x -48
\i (01:44:13) roam y -16
\i (01:44:13) zoom in 1 
\i (01:44:13) setwindow pcb
\i (01:44:13) zoom in -96.4841 -30.8706
\i (01:44:13) trapsize 1152
\i (01:44:13) roam end
\i (01:44:14) zoom in 1 
\i (01:44:14) setwindow pcb
\i (01:44:14) zoom in -96.5301 -30.7324
\i (01:44:14) trapsize 576
\i (01:44:27) setwindow form.find
\i (01:44:27) FORM find symbols NO 
\i (01:44:51) setwindow pcb
\i (01:44:51) zoom out 1 
\i (01:44:51) setwindow pcb
\i (01:44:51) zoom out -91.5651 -29.9836
\i (01:44:51) trapsize 1152
\i (01:44:51) zoom in 1 
\i (01:44:51) setwindow pcb
\i (01:44:51) zoom in -90.8279 -31.8728
\i (01:44:51) trapsize 576
\i (01:44:51) zoom in 1 
\i (01:44:51) setwindow pcb
\i (01:44:51) zoom in -90.8279 -31.8728
\i (01:44:51) trapsize 288
\i (01:44:55) zoom out 1 
\i (01:44:55) setwindow pcb
\i (01:44:55) zoom out -91.0813 -30.9858
\i (01:44:55) trapsize 576
\i (01:44:55) zoom out 1 
\i (01:44:55) setwindow pcb
\i (01:44:55) zoom out -91.0813 -30.9858
\i (01:44:55) trapsize 1152
\i (01:44:55) zoom out 1 
\i (01:44:55) setwindow pcb
\i (01:44:55) zoom out -91.0812 -30.9858
\i (01:44:55) trapsize 2304
\i (01:44:56) zoom in 1 
\i (01:44:56) setwindow pcb
\i (01:44:56) zoom in -94.0303 -39.8329
\i (01:44:56) trapsize 1152
\i (01:44:56) zoom in 1 
\i (01:44:56) setwindow pcb
\i (01:44:56) zoom in -94.0303 -39.8328
\i (01:44:56) trapsize 576
\i (01:44:56) zoom out 1 
\i (01:44:56) setwindow pcb
\i (01:44:56) zoom out -94.0187 -39.7406
\i (01:44:56) trapsize 1152
\i (01:45:08) zoom in 1 
\i (01:45:08) setwindow pcb
\i (01:45:08) zoom in -96.7604 -37.0450
\i (01:45:08) trapsize 576
\i (01:45:08) zoom in 1 
\i (01:45:08) setwindow pcb
\i (01:45:08) zoom in -96.7604 -37.0335
\i (01:45:08) trapsize 288
\i (01:45:09) zoom out 1 
\i (01:45:09) setwindow pcb
\i (01:45:09) zoom out -96.7546 -36.9758
\i (01:45:09) trapsize 576
\i (01:45:20) zoom out 1 
\i (01:45:20) setwindow pcb
\i (01:45:20) zoom out -100.1875 -38.9688
\i (01:45:20) trapsize 1152
\i (01:45:20) zoom out 1 
\i (01:45:20) setwindow pcb
\i (01:45:20) zoom out -100.1875 -38.9688
\i (01:45:20) trapsize 2304
\i (01:45:21) roam start
\i (01:45:21) roam x -16
\i (01:45:21) roam y 64
\i (01:45:21) roam x -32
\i (01:45:21) roam y 48
\i (01:45:21) roam x -16
\i (01:45:21) roam y 48
\i (01:45:21) roam x -16
\i (01:45:21) roam y 16
\i (01:45:21) roam y 48
\i (01:45:22) roam y 48
\i (01:45:22) roam x -16
\i (01:45:22) roam y 32
\i (01:45:22) roam y 16
\i (01:45:22) roam x 32
\i (01:45:22) roam x 128
\i (01:45:22) roam x 112
\i (01:45:22) roam x 64
\i (01:45:22) roam x 16
\i (01:45:22) roam x -32
\i (01:45:22) roam x -320
\i (01:45:22) roam x -96
\i (01:45:22) roam y 16
\i (01:45:22) roam x -16
\i (01:45:23) roam y 16
\i (01:45:23) roam x -16
\i (01:45:23) roam y 16
\i (01:45:23) roam y 16
\i (01:45:23) roam y 16
\i (01:45:23) roam y 32
\i (01:45:23) roam y 16
\i (01:45:23) roam y 16
\i (01:45:23) roam y 16
\i (01:45:23) roam end
\i (01:45:24) zoom in 1 
\i (01:45:24) setwindow pcb
\i (01:45:24) zoom in -89.2497 -45.8001
\i (01:45:24) trapsize 1152
\i (01:45:24) zoom in 1 
\i (01:45:24) setwindow pcb
\i (01:45:24) zoom in -89.3188 -45.7771
\i (01:45:24) trapsize 576
\i (01:45:25) zoom out 1 
\i (01:45:25) setwindow pcb
\i (01:45:25) zoom out -90.7818 -45.5582
\i (01:45:25) trapsize 1152
\i (01:45:47) pick grid -81.0591 -49.4979
\t (01:45:47) last pick:  -81.0514  -49.5046
\i (01:45:50) setwindow form.find
\i (01:45:50) FORM find nets YES 
\i (01:45:52) FORM find name_type Net 
\i (01:46:00) FORM find find_name ext_1v8 
\i (01:46:00) setwindow cmgr
\i (01:46:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:05) setwindow form.vf_vis
\i (01:46:05) FORM vf_vis 7 all_colorvisible NO 
\i (01:46:07) FORM vf_vis 7 all_colorvisible YES 
\i (01:46:08) setwindow pcb
\i (01:46:08) zoom out 1 
\i (01:46:08) setwindow pcb
\i (01:46:08) zoom out -86.3812 -51.6405
\i (01:46:08) trapsize 2304
\i (01:46:08) zoom out 1 
\i (01:46:08) setwindow pcb
\i (01:46:08) zoom out -86.2890 -51.6406
\i (01:46:08) trapsize 4608
\i (01:46:10) pick grid -85.1831 -47.9542
\t (01:46:10) last pick:  -85.1916  -47.9552
\i (01:46:11) pick grid -89.3302 -47.5856
\t (01:46:11) last pick:  -89.3318  -47.5742
\i (01:46:11) setwindow cmgr
\i (01:46:11) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:11) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:11) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:12) setwindow pcb
\i (01:46:12) move 
\t (01:46:12) last pick:  -89.3318  -47.5742
\t (01:46:12) Element has no origin, using pick.
\t (01:46:12) Pick new location for the element(s).
\i (01:46:15) pick grid -202.2234 -42.5169
\t (01:46:15) last pick:  -202.2348  -42.5196
\i (01:46:15) setwindow cmgr
\i (01:46:15) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:15) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:15) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:15) setwindow pcb
\i (01:46:15) generaledit 
\i (01:46:16) zoom out 1 
\i (01:46:16) setwindow pcb
\i (01:46:16) zoom out -157.4347 -33.3933
\i (01:46:16) trapsize 9216
\i (01:46:16) zoom out 1 
\i (01:46:16) setwindow pcb
\i (01:46:16) zoom out -157.4348 -33.3933
\i (01:46:16) trapsize 18432
\i (01:46:17) zoom in 1 
\i (01:46:17) setwindow pcb
\i (01:46:17) zoom in -166.8464 -40.7659
\i (01:46:17) trapsize 9216
\i (01:46:18) zoom in 1 
\i (01:46:18) setwindow pcb
\i (01:46:18) zoom in -167.0307 -40.3973
\i (01:46:18) trapsize 4608
\i (01:46:19) roam start
\i (01:46:19) roam x 80
\i (01:46:19) roam x 192
\i (01:46:19) roam x 192
\i (01:46:19) roam x 48
\i (01:46:19) roam x -128
\i (01:46:19) roam x -384
\i (01:46:19) roam y 32
\i (01:46:19) roam x -80
\i (01:46:19) roam x 16
\i (01:46:19) roam y -16
\i (01:46:20) roam x 112
\i (01:46:20) roam x 256
\i (01:46:20) roam y 48
\i (01:46:20) roam x 64
\i (01:46:20) roam y 32
\i (01:46:20) roam x 16
\i (01:46:20) roam y 32
\i (01:46:20) roam end
\i (01:46:21) zoom in 1 
\i (01:46:21) setwindow pcb
\i (01:46:21) zoom in -107.2204 -58.9325
\i (01:46:21) trapsize 2304
\i (01:46:21) zoom in 1 
\i (01:46:21) setwindow pcb
\i (01:46:21) zoom in -107.2204 -58.9324
\i (01:46:21) trapsize 1152
\i (01:46:22) zoom out 1 
\i (01:46:22) setwindow pcb
\i (01:46:22) zoom out -117.0351 -57.1353
\i (01:46:22) trapsize 2304
\i (01:46:22) zoom out 1 
\i (01:46:22) setwindow pcb
\i (01:46:22) zoom out -117.0352 -57.1354
\i (01:46:22) trapsize 4608
\i (01:46:23) roam start
\i (01:46:23) roam x -192
\i (01:46:23) roam y 16
\i (01:46:23) roam x -192
\i (01:46:23) roam y 16
\i (01:46:23) roam x -208
\i (01:46:23) roam x -208
\i (01:46:23) roam y -80
\i (01:46:23) roam x -96
\i (01:46:23) roam y -32
\i (01:46:23) roam x -80
\i (01:46:23) roam y -32
\i (01:46:23) roam x -48
\i (01:46:23) roam y -16
\i (01:46:23) roam x -48
\i (01:46:23) roam y -16
\i (01:46:23) roam end
\i (01:46:24) zoom out 1 
\i (01:46:24) setwindow pcb
\i (01:46:24) zoom out -157.9992 -33.9577
\i (01:46:24) trapsize 9216
\i (01:46:24) pick grid -177.7210 5.8544
\t (01:46:24) last pick:  -177.7238  5.8420
\i (01:46:25) pick grid -181.5916 -9.8124
\t (01:46:25) last pick:  -181.5846  -9.8044
\i (01:46:25) setwindow cmgr
\i (01:46:25) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:25) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:25) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:27) setwindow pcb
\i (01:46:27) move 
\t (01:46:27) last pick:  -181.5846  -9.8044
\t (01:46:27) Element has no origin, using pick.
\t (01:46:27) Pick new location for the element(s).
\i (01:46:28) pick grid -232.4626 -16.8164
\t (01:46:28) last pick:  -232.4608  -16.8148
\i (01:46:28) setwindow cmgr
\i (01:46:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:28) setwindow pcb
\i (01:46:28) generaledit 
\i (01:46:29) zoom in 1 
\i (01:46:29) setwindow pcb
\i (01:46:29) zoom in -118.3714 4.0112
\i (01:46:29) trapsize 4608
\i (01:46:29) zoom in 1 
\i (01:46:29) setwindow pcb
\i (01:46:29) zoom in -118.3714 4.0113
\i (01:46:29) trapsize 2304
\i (01:46:36) zoom out 1 
\i (01:46:36) setwindow pcb
\i (01:46:36) zoom out -133.5313 6.5456
\i (01:46:36) trapsize 4608
\i (01:46:37) zoom out 1 
\i (01:46:37) setwindow pcb
\i (01:46:37) zoom out -149.2903 -1.6564
\i (01:46:37) trapsize 9216
\i (01:46:37) zoom out 1 
\i (01:46:37) setwindow pcb
\i (01:46:37) zoom out -149.6588 -2.0250
\i (01:46:37) trapsize 18432
\i (01:46:38) pick grid -238.3607 -12.4850
\t (01:46:38) last pick:  -238.3536  -12.4968
\i (01:46:39) move 
\t (01:46:39) Select element(s) to move.
\i (01:46:40) pick grid -229.8822 -7.6928
\t (01:46:40) last pick:  -229.8700  -7.6962
\i (01:46:41) pick grid -238.7294 48.3391
\t (01:46:41) last pick:  -238.7346  48.3362
\i (01:46:42) prepopup -242.7843 87.7826
\i (01:46:43) cancel 
\i (01:46:43) generaledit 
\i (01:46:45) move 
\t (01:46:45) Select element(s) to move.
\i (01:46:46) zoom in 1 
\i (01:46:46) setwindow pcb
\i (01:46:46) zoom in -242.4157 -15.8026
\i (01:46:46) trapsize 9216
\i (01:46:46) zoom in 1 
\i (01:46:46) setwindow pcb
\i (01:46:46) zoom in -242.4156 -15.8026
\i (01:46:46) trapsize 4608
\i (01:46:46) zoom in 1 
\i (01:46:46) setwindow pcb
\i (01:46:46) zoom in -242.4156 -15.8026
\i (01:46:46) trapsize 2304
\i (01:46:47) zoom out 1 
\i (01:46:47) setwindow pcb
\i (01:46:47) zoom out -236.1488 -16.0330
\i (01:46:47) trapsize 4608
\i (01:46:47) zoom out 1 
\i (01:46:47) setwindow pcb
\i (01:46:47) zoom out -236.0567 -16.1251
\i (01:46:47) trapsize 9216
\i (01:46:47) zoom out 1 
\i (01:46:47) setwindow pcb
\i (01:46:47) zoom out -236.0567 -16.1250
\i (01:46:47) trapsize 18432
\i (01:46:47) zoom out 1 
\i (01:46:47) setwindow pcb
\i (01:46:47) zoom out -191.9132 -16.1250
\i (01:46:47) trapsize 22396
\i (01:46:48) setwindow form.find
\i (01:46:48) FORM find shapes YES 
\i (01:46:48) setwindow pcb
\i (01:46:48) zoom in 1 
\i (01:46:48) setwindow pcb
\i (01:46:48) zoom in -262.8320 6.3579
\i (01:46:48) trapsize 11198
\i (01:46:48) zoom in 1 
\i (01:46:48) setwindow pcb
\i (01:46:48) zoom in -266.1915 6.5819
\i (01:46:48) trapsize 5599
\i (01:46:48) zoom in 1 
\i (01:46:48) setwindow pcb
\i (01:46:48) zoom in -266.1914 6.5819
\i (01:46:48) trapsize 2800
\i (01:46:49) zoom out 1 
\i (01:46:49) setwindow pcb
\i (01:46:49) zoom out -251.0739 -7.2478
\i (01:46:49) trapsize 5599
\i (01:46:49) zoom out 1 
\i (01:46:49) setwindow pcb
\i (01:46:49) zoom out -251.0739 -7.2478
\i (01:46:49) trapsize 11198
\i (01:46:49) zoom out 1 
\i (01:46:49) setwindow pcb
\i (01:46:49) zoom out -216.4718 -5.2321
\i (01:46:49) trapsize 22396
\i (01:46:49) zoom out 1 
\i (01:46:49) setwindow pcb
\i (01:46:49) zoom out -146.3714 -94.4253
\i (01:46:49) trapsize 22396
\i (01:46:50) pick grid -211.7685 -16.9342
\t (01:46:50) last pick:  -211.7598  -16.9418
\i (01:46:50) setwindow cmgr
\i (01:46:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:46:50) cm expand ( row ( Design "STANDARD" ) )
\t (01:46:50) last pick:  -211.7598  -16.9418
\t (01:46:50) Element has no origin, using pick.
\t (01:46:50) Pick new location for the element(s).
\i (01:46:54) setwindow pcb
\i (01:46:54) pick grid -162.0488 -13.3508
\t (01:46:54) last pick:  -162.0520  -13.3604
\i (01:46:55) zoom in 1 
\i (01:46:55) setwindow pcb
\i (01:46:55) zoom in -145.0277 -29.0282
\i (01:46:55) trapsize 11198
\i (01:46:57) drc update 
\t (01:46:58) Performing DRC...
\t (01:46:58) Multithreaded DRC update (8 threads).
\t (01:46:58) DRC done; 1 errors detected.
\i (01:46:58) generaledit 
\i (01:47:02) pick grid -193.4036 48.0149
\t (01:47:02) last pick:  -193.3956  48.0060
\i (01:47:02) delete 
\i (01:47:04) setwindow form.find
\i (01:47:04) FORM find shapes YES 
\i (01:47:06) setwindow pcb
\i (01:47:06) pick grid -149.5069 -12.2310
\t (01:47:06) last pick:  -149.5044  -12.2428
\t (01:47:06) Dynamic Shape "Ext_1V8, Boundary/7-Vcc"
\i (01:47:06) setwindow cmgr
\i (01:47:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:47:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:47:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:47:06) setwindow pcb
\i (01:47:06) prepopup -143.2359 17.1081
\i (01:47:06) done 
\i (01:47:07) generaledit 
\i (01:47:08) drc update 
\t (01:47:09) Performing DRC...
\t (01:47:09) Multithreaded DRC update (8 threads).
\t (01:47:09) No DRC errors detected.
\i (01:47:09) generaledit 
\i (01:47:27) setwindow form.find
\i (01:47:27) FORM find find_name ext_1v8 
\i (01:47:29) setwindow pcb
\i (01:47:29) pick grid 96.4041 -51.6484
\t (01:47:29) last pick:  96.3930  -51.6382
\i (01:47:34) pick grid -132.7097 -63.0705
\t (01:47:34) last pick:  -132.7150  -63.0682
\i (01:47:34) zoom in 1 
\i (01:47:34) setwindow pcb
\i (01:47:34) zoom in -142.5641 -47.3931
\i (01:47:34) trapsize 5599
\i (01:47:34) zoom in 1 
\i (01:47:34) setwindow pcb
\i (01:47:34) zoom in -142.6760 -47.3931
\i (01:47:35) trapsize 2800
\i (01:47:35) zoom out 1 
\i (01:47:35) setwindow pcb
\i (01:47:35) zoom out -142.6200 -47.3931
\i (01:47:35) trapsize 5599
\i (01:47:36) zoom in 1 
\i (01:47:36) setwindow pcb
\i (01:47:36) zoom in -104.7702 -57.2474
\i (01:47:36) trapsize 2800
\i (01:47:36) zoom in 1 
\i (01:47:36) setwindow pcb
\i (01:47:36) zoom in -104.7142 -57.9752
\i (01:47:36) trapsize 1400
\i (01:47:36) zoom in 1 
\i (01:47:36) setwindow pcb
\i (01:47:36) zoom in -104.7142 -58.0032
\i (01:47:36) trapsize 700
\i (01:47:36) zoom out 1 
\i (01:47:36) setwindow pcb
\i (01:47:36) zoom out -104.7562 -58.0031
\i (01:47:36) trapsize 1400
\i (01:47:37) zoom out 1 
\i (01:47:37) setwindow pcb
\i (01:47:37) zoom out -104.7561 -58.0032
\i (01:47:37) trapsize 2800
\i (01:47:38) zoom out 1 
\i (01:47:38) setwindow pcb
\i (01:47:38) zoom out -91.4863 -61.8105
\i (01:47:38) trapsize 5599
\i (01:47:41) zoom in 1 
\i (01:47:41) setwindow pcb
\i (01:47:41) zoom in -44.6781 -13.3226
\i (01:47:41) trapsize 2800
\i (01:47:41) zoom in 1 
\i (01:47:41) setwindow pcb
\i (01:47:41) zoom in -44.6781 -13.3225
\i (01:47:41) trapsize 1400
\i (01:47:42) zoom out 1 
\i (01:47:42) setwindow pcb
\i (01:47:42) zoom out -44.8461 -13.3505
\i (01:47:42) trapsize 2800
\i (01:47:45) zoom out 1 
\i (01:47:45) setwindow pcb
\i (01:47:45) zoom out -76.3127 -36.5866
\i (01:47:45) trapsize 5599
\i (01:47:47) zoom in 1 
\i (01:47:47) setwindow pcb
\i (01:47:47) zoom in -76.3127 -36.5865
\i (01:47:47) trapsize 2800
\i (01:47:47) zoom out 1 
\i (01:47:47) setwindow pcb
\i (01:47:47) zoom out -76.3127 -36.5865
\i (01:47:47) trapsize 5599
\i (01:47:49) roam start
\i (01:47:49) roam x -96
\i (01:47:49) roam y 16
\i (01:47:49) roam x -192
\i (01:47:49) roam y 16
\i (01:47:49) roam x -384
\i (01:47:49) roam x -304
\i (01:47:49) roam y 16
\i (01:47:49) roam x -112
\i (01:47:49) roam x 32
\i (01:47:49) roam y 64
\i (01:47:49) roam y 64
\i (01:47:49) roam y 32
\i (01:47:49) roam x 16
\i (01:47:49) roam x 208
\i (01:47:49) roam y -48
\i (01:47:49) roam x 128
\i (01:47:49) roam y -16
\i (01:47:49) roam x 64
\i (01:47:50) roam x 32
\i (01:47:50) roam y -16
\i (01:47:50) roam x 32
\i (01:47:50) roam y -16
\i (01:47:50) roam x 16
\i (01:47:50) roam x 64
\i (01:47:50) roam x 80
\i (01:47:50) roam x 32
\i (01:47:50) roam x 32
\i (01:47:50) roam x 16
\i (01:47:50) roam y 16
\i (01:47:50) roam x 32
\i (01:47:50) roam x 32
\i (01:47:50) roam y 16
\i (01:47:50) roam x 16
\i (01:47:50) roam x 16
\i (01:47:50) roam y 16
\i (01:47:50) roam x 16
\i (01:47:50) roam x 32
\i (01:47:50) roam y 32
\i (01:47:50) roam x 48
\i (01:47:50) roam y 32
\i (01:47:51) roam x 16
\i (01:47:51) roam x 48
\i (01:47:51) roam x 48
\i (01:47:51) roam y -32
\i (01:47:51) roam x 16
\i (01:47:51) roam x 16
\i (01:47:51) roam x 32
\i (01:47:52) roam x 32
\i (01:47:52) roam x 32
\i (01:47:52) roam end
\i (01:47:53) pick grid 20.5927 -42.9138
\t (01:47:53) last pick:  20.5994  -42.9260
\i (01:48:14) zoom in 1 
\i (01:48:14) setwindow pcb
\i (01:48:14) zoom in -135.5093 -48.0650
\i (01:48:14) trapsize 2800
\i (01:48:30) zoom out 1 
\i (01:48:30) setwindow pcb
\i (01:48:30) zoom out -127.3906 -46.8892
\i (01:48:30) trapsize 5599
\i (01:48:30) zoom in 1 
\i (01:48:30) setwindow pcb
\i (01:48:30) zoom in -127.3907 -46.8892
\i (01:48:30) trapsize 2800
\i (01:48:34) xhilite 
\i (01:48:34) xrefdes D11 
\i (01:48:34) xname_flush 
\i (01:48:34) trapsize 379
\i (01:48:34) setwindow cmgr
\i (01:48:34) cm expand ( row ( Design "STANDARD" ) )
\i (01:48:34) cm expand ( row ( "Part Definition" "DIODE ZENER_DO-219AB_SMF15A-GS0:DO-219AB:SMF15A-GS08:" ) )
\t (01:48:34) Symbol "D11" highlighted.
\i (01:48:34) setwindow pcb
\i (01:48:34) done 
\i (01:48:34) generaledit 
\i (01:48:36) xdehilite 
\i (01:48:36) xrefdes D11 
\i (01:48:36) xname_flush 
\t (01:48:36) Symbol "D11" dehighlighted.
\i (01:48:36) done 
\i (01:48:36) generaledit 
\i (01:48:37) xhilite 
\i (01:48:37) xrefdes C253 
\i (01:48:37) xname_flush 
\i (01:48:37) trapsize 379
\i (01:48:37) setwindow cmgr
\i (01:48:37) cm expand ( row ( Design "STANDARD" ) )
\i (01:48:37) cm expand ( row ( "Part Definition" "CAP NP_CAP_0603_0.1 UF:CAP_0603:0.1 uF:" ) )
\t (01:48:37) Symbol "C253" highlighted.
\i (01:48:37) setwindow pcb
\i (01:48:37) done 
\i (01:48:37) generaledit 
\i (01:48:39) xdehilite 
\i (01:48:39) xrefdes C253 
\i (01:48:39) xname_flush 
\t (01:48:39) Symbol "C253" dehighlighted.
\i (01:48:39) done 
\i (01:48:39) xhilite 
\i (01:48:39) xrefdes C254.1 
\i (01:48:39) xname_flush 
\i (01:48:39) trapsize 128
\t (01:48:39) Pin "C254.1" highlighted.
\i (01:48:39) done 
\i (01:48:39) generaledit 
\i (01:48:40) xdehilite 
\i (01:48:40) xrefdes C254.1 
\i (01:48:40) xname_flush 
\t (01:48:40) Pin "C254.1" dehighlighted.
\i (01:48:40) done 
\i (01:48:40) generaledit 
\i (01:48:40) xhilite 
\i (01:48:40) xrefdes C254 
\i (01:48:40) xname_flush 
\i (01:48:40) trapsize 597
\i (01:48:40) setwindow cmgr
\i (01:48:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:48:40) cm expand ( row ( "Part Definition" "CAP NP_CAP_0603_0.1 UF:CAP_0603:0.1 uF:" ) )
\t (01:48:40) Symbol "C254" highlighted.
\i (01:48:40) setwindow pcb
\i (01:48:40) done 
\i (01:48:41) generaledit 
\i (01:48:42) xdehilite 
\i (01:48:42) xrefdes C254 
\i (01:48:42) xname_flush 
\t (01:48:42) Symbol "C254" dehighlighted.
\i (01:48:42) done 
\i (01:48:43) xhilite 
\i (01:48:43) xrefdes C255 
\i (01:48:43) xname_flush 
\i (01:48:43) trapsize 727
\i (01:48:43) setwindow cmgr
\i (01:48:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:48:43) cm expand ( row ( "Part Definition" "CAP NP_CAP_1206_10UF:CAP_1206:10uF:" ) )
\t (01:48:43) Symbol "C255" highlighted.
\i (01:48:43) setwindow pcb
\i (01:48:43) done 
\i (01:48:43) generaledit 
\i (01:48:44) xdehilite 
\i (01:48:44) xrefdes C255 
\i (01:48:44) xname_flush 
\t (01:48:44) Symbol "C255" dehighlighted.
\i (01:48:44) done 
\i (01:48:44) xhilite 
\i (01:48:44) xrefdes C256 
\i (01:48:44) xname_flush 
\i (01:48:44) trapsize 986
\i (01:48:44) setwindow cmgr
\i (01:48:44) cm expand ( row ( Design "STANDARD" ) )
\i (01:48:44) cm expand ( row ( "Part Definition" "CAP POL_CAP-FK-V-CASEE_PAN_100:CAP-FK-V-CASEE_PAN:100 uF:" ) )
\t (01:48:44) Symbol "C256" highlighted.
\i (01:48:44) setwindow pcb
\i (01:48:44) done 
\i (01:48:44) generaledit 
\i (01:48:47) xdehilite 
\i (01:48:47) xrefdes C256 
\i (01:48:47) xname_flush 
\t (01:48:47) Symbol "C256" dehighlighted.
\i (01:48:47) done 
\i (01:48:47) generaledit 
\i (01:48:49) pick grid -95.4981 -10.5841
\t (01:48:49) last pick:  -95.5040  -10.5918
\i (01:48:49) zoom out 1 
\i (01:48:49) setwindow pcb
\i (01:48:49) zoom out -95.4981 -10.5644
\i (01:48:49) trapsize 1972
\i (01:48:49) zoom out 1 
\i (01:48:49) setwindow pcb
\i (01:48:49) zoom out -95.7741 -10.6826
\i (01:48:49) trapsize 3944
\i (01:48:51) zoom in 1 
\i (01:48:51) setwindow pcb
\i (01:48:51) zoom in -102.6373 -17.8614
\i (01:48:51) trapsize 1972
\i (01:48:51) zoom out 1 
\i (01:48:51) setwindow pcb
\i (01:48:51) zoom out -102.6373 -17.8614
\i (01:48:51) trapsize 3944
\i (01:48:54) xhilite 
\i (01:48:55) xNet P12v_Conn 
\i (01:48:55) xname_flush 
\i (01:48:55) trapsize 4608
\i (01:48:55) setwindow cmgr
\i (01:48:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:48:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:48:55) cm expand ( row ( Design "STANDARD" ) )
\t (01:48:55) Net "P12v_Conn" highlighted.
\i (01:48:55) setwindow pcb
\i (01:48:55) done 
\i (01:48:55) generaledit 
\i (01:48:59) setwindow form.vf_vis
\i (01:48:59) FORM vf_vis 7 all_colorvisible NO 
\i (01:49:00) FORM vf_vis 7 all_colorvisible YES 
\i (01:49:40) FORM vf_vis 7 all_colorvisible NO 
\i (01:49:41) FORM vf_vis 5 all_colorvisible YES 
\i (01:49:44) setwindow pcb
\i (01:49:44) pick grid -56.3955 -78.2121
\t (01:49:44) last pick:  -56.3880  -78.2066
\i (01:49:45) xdehilite 
\i (01:49:45) xNet P12v_Conn 
\i (01:49:45) xname_flush 
\t (01:49:45) Net "P12v_Conn" dehighlighted.
\i (01:49:45) done 
\i (01:49:45) generaledit 
\i (01:49:51) pick grid -83.5820 -75.3552
\t (01:49:51) last pick:  -83.5914  -75.3618
\i (01:50:13) pick grid 7.9306 -42.8236
\t (01:50:13) last pick:  7.9248  -42.8244
\i (01:50:33) setwindow form.vf_vis
\i (01:50:33) FORM vf_vis 5 all_colorvisible NO 
\i (01:50:34) FORM vf_vis 7 all_colorvisible YES 
\i (01:50:40) setwindow pcb
\i (01:50:40) zoom in 1 
\i (01:50:40) setwindow pcb
\i (01:50:40) zoom in -119.8000 -45.6805
\i (01:50:40) trapsize 2304
\i (01:50:40) zoom in 1 
\i (01:50:40) setwindow pcb
\i (01:50:40) zoom in -119.8000 -45.6805
\i (01:50:40) trapsize 1152
\i (01:50:40) zoom out 1 
\i (01:50:40) setwindow pcb
\i (01:50:40) zoom out -119.8000 -45.6804
\i (01:50:40) trapsize 2304
\i (01:50:43) setwindow form.find
\i (01:50:43) FORM find all_off  
\i (01:50:44) FORM find symbols YES 
\i (01:50:54) setwindow pcb
\i (01:50:54) zoom out 1 
\i (01:50:54) setwindow pcb
\i (01:50:54) zoom out -123.4862 -56.3708
\i (01:50:54) trapsize 4608
\i (01:50:56) zoom in 1 
\i (01:50:56) setwindow pcb
\i (01:50:56) zoom in -121.6431 -65.0336
\i (01:50:56) trapsize 2304
\i (01:51:03) xhilite 
\i (01:51:03) xNet P12v_Conn 
\i (01:51:03) xname_flush 
\i (01:51:03) trapsize 4608
\i (01:51:03) setwindow cmgr
\i (01:51:03) cm expand ( row ( Design "STANDARD" ) )
\i (01:51:03) cm expand ( row ( Design "STANDARD" ) )
\i (01:51:03) cm expand ( row ( Design "STANDARD" ) )
\t (01:51:03) Net "P12v_Conn" highlighted.
\i (01:51:03) setwindow pcb
\i (01:51:03) done 
\i (01:51:04) generaledit 
\i (01:51:07) setwindow form.vf_vis
\i (01:51:07) FORM vf_vis 7 all_colorvisible NO 
\i (01:51:08) FORM vf_vis 5 all_colorvisible YES 
\i (01:52:01) setwindow pcb
\i (01:52:01) pick grid -124.5922 -56.8315
\t (01:52:01) last pick:  -124.5870  -56.8198
\i (01:52:34) pick grid -122.0118 -57.0159
\t (01:52:34) last pick:  -122.0216  -57.0230
\i (01:52:35) setwindow form.vf_vis
\i (01:52:35) FORM vf_vis all_all_visible YES 
\i (01:52:36) FORM vf_vis all_all_visible_pln YES 
\i (01:52:37) FORM vf_vis all_all_visible_pln NO 
\i (01:52:37) FORM vf_vis all_all_visible_pln YES 
\i (01:52:41) FORM vf_vis all_all_visible NO 
\i (01:52:41) FORM vf_vis all_all_visible YES 
\i (01:52:42) FORM vf_vis all_all_visible_pln NO 
\i (01:52:43) FORM vf_vis all_all_visible NO 
\i (01:52:43) FORM vf_vis all_all_visible YES 
\i (01:52:44) FORM vf_vis all_all_visible_pln YES 
\i (01:52:45) setwindow pcb
\i (01:52:45) xdehilite 
\i (01:52:45) xNet P12v_Conn 
\i (01:52:45) xname_flush 
\t (01:52:45) Net "P12v_Conn" dehighlighted.
\i (01:52:45) done 
\i (01:52:45) generaledit 
\i (01:53:20) pick grid -77.4996 -77.1062
\t (01:53:20) last pick:  -77.4954  -77.1144
\i (01:53:21) setwindow form.find
\i (01:53:21) FORM find shapes YES 
\i (01:53:27) setwindow form.vf_vis
\i (01:53:27) FORM vf_vis 2 all_colorvisible NO 
\i (01:54:49) setwindow pcb
\i (01:54:49) pick grid -126.2510 -1.1683
\t (01:54:49) last pick:  -126.2634  -1.1684
\i (01:54:56) shape add 
\i (01:55:03) setwindow form.mini
\i (01:55:03) FORM mini dyns_netname_list  
\i (01:55:11) fillin "menu_cancel"
\i (01:55:12) setwindow pcb
\i (01:55:12) prepopup 6.1796 -5.6840
\i (01:55:13) cancel 
\i (01:55:13) generaledit 
\i (01:55:21) setwindow form.vf_vis
\i (01:55:21) FORM vf_vis 7 all_colorvisible NO 
\i (01:55:21) FORM vf_vis 7 all_colorvisible YES 
\i (01:55:22) FORM vf_vis 7 all_colorvisible NO 
\i (01:55:27) FORM vf_vis 7 all_colorvisible YES 
\i (01:55:31) setwindow pcb
\i (01:55:31) shape add 
\i (01:55:35) setwindow form.mini
\i (01:55:35) FORM mini dyns_netname_list  
\i (01:56:01) fillin "P12v_Ld"
\t (01:56:01) Assigning selected shape to net: P12V_LD
\i (01:56:08) setwindow pcb
\i (01:56:08) zoom in 1 
\i (01:56:08) setwindow pcb
\i (01:56:08) zoom in -38.6091 -11.3978
\i (01:56:08) trapsize 2304
\i (01:56:08) zoom in 1 
\i (01:56:08) setwindow pcb
\i (01:56:08) zoom in -39.0238 -11.3517
\i (01:56:08) trapsize 1152
\i (01:56:09) zoom out 1 
\i (01:56:09) setwindow pcb
\i (01:56:09) zoom out -44.2768 -11.4668
\i (01:56:09) trapsize 2304
\i (01:56:11) pick grid -27.0433 -11.9277
\t (01:56:11) last pick:  -27.0510  -11.9380
\i (01:56:14) pick grid -25.5227 -12.3885
\t (01:56:14) last pick:  -25.5270  -12.3952
\i (01:56:14) setwindow cmgr
\i (01:56:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:56:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:56:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:56:20) setwindow pcb
\i (01:56:20) pick grid -25.3844 -16.2130
\t (01:56:20) last pick:  -25.3746  -16.2052
\i (01:56:22) zoom out 1 
\i (01:56:22) setwindow pcb
\i (01:56:22) zoom out -9.7637 -16.5816
\i (01:56:22) trapsize 4608
\i (01:56:24) roam start
\i (01:56:24) roam x 48
\i (01:56:24) roam x 48
\i (01:56:24) roam x 32
\i (01:56:25) roam x 32
\i (01:56:25) roam x 16
\i (01:56:25) roam x -192
\i (01:56:25) roam x -16
\i (01:56:25) roam x -48
\i (01:56:25) roam x -64
\i (01:56:25) roam x -32
\i (01:56:25) roam x 32
\i (01:56:26) roam x 144
\i (01:56:26) roam y 16
\i (01:56:26) roam x 64
\i (01:56:26) roam x 16
\i (01:56:26) roam x 16
\i (01:56:26) roam x 32
\i (01:56:26) roam x 16
\i (01:56:26) roam end
\i (01:56:35) pick grid -4.1880 -15.8949
\t (01:56:35) last pick:  -4.1910  -15.9004
\i (01:56:41) pick grid -4.6488 -6.7712
\t (01:56:41) last pick:  -4.6482  -6.7818
\i (01:56:43) prepopup -6.0312 -5.3889
\i (01:56:43) oops 
\t (01:56:43) last pick:  -4.1910  -15.9004
\i (01:56:47) pick grid -4.3723 -8.8909
\t (01:56:47) last pick:  -4.3688  -8.8900
\i (01:56:47) setwindow cmgr
\i (01:56:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:56:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:56:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:56:49) setwindow pcb
\i (01:56:49) prepopup -3.5429 -6.5869
\i (01:56:50) oops 
\t (01:56:50) last pick:  -4.1910  -15.9004
\i (01:56:53) zoom in 1 
\i (01:56:53) setwindow pcb
\i (01:56:53) zoom in -4.0959 -6.8634
\i (01:56:53) trapsize 2304
\i (01:56:54) zoom in 1 
\i (01:56:54) setwindow pcb
\i (01:56:54) zoom in -4.0959 -7.0938
\i (01:56:54) trapsize 1152
\i (01:56:54) zoom in 1 
\i (01:56:54) setwindow pcb
\i (01:56:54) zoom in -4.0959 -7.0938
\i (01:56:54) trapsize 576
\i (01:56:54) zoom out 1 
\i (01:56:54) setwindow pcb
\i (01:56:54) zoom out -4.1420 -7.2896
\i (01:56:54) trapsize 1152
\i (01:56:56) pick grid -4.1419 -7.3358
\t (01:56:56) last pick:  -4.1402  -7.3406
\i (01:56:56) setwindow cmgr
\i (01:56:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:56:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:56:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:56:57) setwindow pcb
\i (01:56:57) zoom out 1 
\i (01:56:57) setwindow pcb
\i (01:56:57) zoom out -2.8517 -6.4372
\i (01:56:57) trapsize 2304
\i (01:56:58) roam start
\i (01:56:58) roam x 48
\i (01:56:58) roam x 32
\i (01:56:58) roam x 16
\i (01:56:58) roam x 32
\i (01:56:58) roam x -16
\i (01:56:58) roam x -112
\i (01:56:59) roam x 32
\i (01:56:59) roam x 32
\i (01:56:59) roam x 16
\i (01:56:59) roam x 16
\i (01:56:59) roam x -16
\i (01:57:00) roam x -16
\i (01:57:00) roam end
\i (01:57:01) zoom out 1 
\i (01:57:01) setwindow pcb
\i (01:57:01) zoom out 1.5256 -6.4372
\i (01:57:01) trapsize 4608
\i (01:57:02) zoom in 1 
\i (01:57:02) setwindow pcb
\i (01:57:02) zoom in 1.5256 -6.4372
\i (01:57:02) trapsize 2304
\i (01:57:06) zoom out 1 
\i (01:57:06) setwindow pcb
\i (01:57:06) zoom out 0.7422 -6.4372
\i (01:57:06) trapsize 4608
\i (01:57:08) pick grid 1.2953 -6.2529
\t (01:57:08) last pick:  1.2954  -6.2484
\i (01:57:10) pick grid 2.5855 1.8570
\t (01:57:10) last pick:  2.5908  1.8542
\i (01:57:21) pick grid -62.2935 2.5942
\t (01:57:21) last pick:  -62.2808  2.5908
\i (01:57:27) pick grid -63.0308 -1.3686
\t (01:57:27) last pick:  -63.0428  -1.3716
\i (01:57:31) pick grid -60.5425 -11.0451
\t (01:57:31) last pick:  -60.5536  -11.0490
\i (01:57:34) zoom in 1 
\i (01:57:34) setwindow pcb
\i (01:57:34) zoom in -25.2461 -11.4137
\i (01:57:34) trapsize 2304
\i (01:57:34) zoom in 1 
\i (01:57:34) setwindow pcb
\i (01:57:34) zoom in -25.2461 -11.4137
\i (01:57:34) trapsize 1152
\i (01:57:37) zoom in 1 
\i (01:57:37) setwindow pcb
\i (01:57:37) zoom in -26.0294 -11.9436
\i (01:57:37) trapsize 576
\i (01:57:37) zoom in 1 
\i (01:57:37) setwindow pcb
\i (01:57:37) zoom in -26.0294 -11.9435
\i (01:57:37) trapsize 288
\i (01:57:37) zoom in 1 
\i (01:57:37) setwindow pcb
\i (01:57:37) zoom in -26.0294 -11.9435
\i (01:57:37) trapsize 144
\i (01:57:38) pick grid -25.9948 -11.9348
\t (01:57:38) last pick:  -25.9842  -11.9380
\e (01:57:38) ERROR(SPMHA1-387): Segment crosses the shape ... pick again.
\i (01:57:39) pick grid -25.9833 -11.9319
\t (01:57:39) last pick:  -25.9842  -11.9380
\i (01:57:39) setwindow cmgr
\i (01:57:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:57:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:57:39) cm expand ( row ( Design "STANDARD" ) )
\e (01:57:39) ERROR(SPMHA1-387): Segment crosses the shape ... pick again.
\i (01:57:39) setwindow pcb
\i (01:57:39) prepopup -25.9833 -11.9319
\i (01:57:40) done 
\i (01:57:40) setwindow cmgr
\i (01:57:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:57:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:57:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:57:40) cm expand ( row ( Design "ST