
build/gpio_led_run.elf:     file format elf32-littleriscv


Disassembly of section .text.startup:

40000000 <_start>:
    .section ".startup.entry","ax",@progbits

    ## Entry point
_start:
    ## reset mstatus
    csrw  mstatus, zero
40000000:	30001073          	csrw	mstatus,zero
li x31, 0
#endif // !__riscv_32e
#endif // PLF_INIT_REGS

    ## setup gp
    load_addrword_abs gp, __global_pointer$
40000004:	400071b7          	lui	gp,0x40007
40000008:	fc818193          	addi	gp,gp,-56 # 40006fc8 <__global_pointer$>
    ## setup MTVEC
    load_addrword_abs t0, trap_entry
4000000c:	400002b7          	lui	t0,0x40000
40000010:	14028293          	addi	t0,t0,320 # 40000140 <trap_entry>
    csrw  mtvec, t0
40000014:	30529073          	csrw	mtvec,t0
    ## setup MIE, MIP


    csrw  mie, zero
40000018:	30401073          	csrw	mie,zero
    csrw  mip, zero
4000001c:	34401073          	csrw	mip,zero
    load_const_int32 t1, __TEXT_INIT_SIZE__
    cache_flush t0, t1
#endif // PLF_CACHE_CFG

    ## init FPU (if supported)
    csrr  a0, misa
40000020:	30102573          	csrr	a0,misa
    andi  a0, a0, (1 << ('F' - 'A')) | (1 << ('D' - 'A'))
40000024:	02857513          	andi	a0,a0,40
    beqz  a0, 1f
40000028:	00050863          	beqz	a0,40000038 <_start+0x38>
    li    a0, (1 << 13) // mstatus.FS = 1 (initial)
4000002c:	00002537          	lui	a0,0x2
    csrs  mstatus, a0
40000030:	30052073          	csrs	mstatus,a0
    csrw  fcsr, zero
40000034:	00301073          	csrw	fcsr,zero
#else
#define slave_hart_start _hart_halt
#endif // PLF_SMP_SUPPORT

    ## park/prep SMP slaves
    csrr  a0, mhartid
40000038:	f1402573          	csrr	a0,mhartid
#if PLF_SMP_MASTER_HARTID > 0
    li    t0, PLF_SMP_MASTER_HARTID
    bne   a0, t0, slave_hart_start
#endif // PLF_SMP_MASTER_HARTID > 0
#else // PLF_SMP_MASTER_HARTID
    bnez  a0, slave_hart_start
4000003c:	04051463          	bnez	a0,40000084 <_hart_halt>
#endif // PLF_SMP_MASTER_HARTID

    ## init HART#0 sp, tp
    load_addrword_abs sp, __TLS0_BASE__
40000040:	40040137          	lui	sp,0x40040
40000044:	00010113          	mv	sp,sp
    mv    tp, sp
40000048:	00010213          	mv	tp,sp
    csrw  mscratch, sp
4000004c:	34011073          	csrw	mscratch,sp
    // reserve trap stack space
    li    t0, PLF_TRAP_STACK
    sub   sp, sp, t0
#endif // PLF_TRAP_STACK
    ## platform init
    load_addrword t0, plf_init
40000050:	400002b7          	lui	t0,0x40000
40000054:	0ae28293          	addi	t0,t0,174 # 400000ae <plf_init_generic>
    jalr  t0
40000058:	000280e7          	jalr	t0
    ## jal  plf_init
    ## application-specific initialization hook
    load_addrword t0, app_init
4000005c:	400002b7          	lui	t0,0x40000
40000060:	09c28293          	addi	t0,t0,156 # 4000009c <app_init>
    jalr  t0
40000064:	000280e7          	jalr	t0
    ## jal  app_init
    ## main() args
    li    a0, 0
40000068:	00000513          	li	a0,0
    li    a1, 0
4000006c:	00000593          	li	a1,0
#if PLF_SMP_NON_COHERENT
    clflush t1
#endif // PLF_SMP_NON_COHERENT
#endif // PLF_SMP_SUPPORT
    ## start main
    load_addrword t0, main
40000070:	400012b7          	lui	t0,0x40001
40000074:	74228293          	addi	t0,t0,1858 # 40001742 <main>
    load_addrword ra, exit
40000078:	400000b7          	lui	ra,0x40000
4000007c:	09408093          	addi	ra,ra,148 # 40000094 <exit>
    jr    t0
40000080:	00028067          	jr	t0

40000084 <_hart_halt>:
1:  wfi
    j     1b
#endif // PLF_SMP_SUPPORT
#else // PLF_HTIF_BASE
    ## disable interrupts
    csrci mstatus, 0xf
40000084:	3007f073          	csrci	mstatus,15
    csrw  mie, zero
40000088:	30401073          	csrw	mie,zero
1:  wfi
4000008c:	10500073          	wfi
    j     1b
40000090:	ffdff06f          	j	4000008c <_hart_halt+0x8>

40000094 <exit>:
#endif // PLF_HTIF_BASE

exit:
    nop
40000094:	00000013          	nop

40000098 <abort>:
abort:
    j     _hart_halt
40000098:	fedff06f          	j	40000084 <_hart_halt>

4000009c <app_init>:
    jr    t0
#endif // PLF_SMP_SUPPORT

    ## stubs
app_init:
    ret
4000009c:	00008067          	ret

400000a0 <plf_init_noreloc>:
extern void plf_init_relocate(void) __attribute__((weak));

extern char __bss_start[], __bss_end[];

void __init plf_init_noreloc(void)
{
400000a0:	1141                	addi	sp,sp,-16 # 4003fff0 <__STACK_START__+0x7f0>
400000a2:	c622                	sw	s0,12(sp)
400000a4:	0800                	addi	s0,sp,16
    // do nothing
}
400000a6:	0001                	nop
400000a8:	4432                	lw	s0,12(sp)
400000aa:	0141                	addi	sp,sp,16
400000ac:	8082                	ret

400000ae <plf_init_generic>:

void __init plf_init_generic(void)
{
400000ae:	1141                	addi	sp,sp,-16
400000b0:	c606                	sw	ra,12(sp)
400000b2:	c422                	sw	s0,8(sp)
400000b4:	0800                	addi	s0,sp,16
    // init BSS
    memset(__bss_start, 0, (size_t)(__bss_end - __bss_start));
400000b6:	e4818713          	addi	a4,gp,-440 # 40006e10 <__BSS_END__>
400000ba:	e1018793          	addi	a5,gp,-496 # 40006dd8 <SystemCoreClock>
400000be:	40f707b3          	sub	a5,a4,a5
400000c2:	863e                	mv	a2,a5
400000c4:	4581                	li	a1,0
400000c6:	e1018513          	addi	a0,gp,-496 # 40006dd8 <SystemCoreClock>
400000ca:	690050ef          	jal	ra,4000575a <memset>

    memcpy((void*)&__data_target_start,
           (const void*)&__data_source_start,
           (&__data_target_end - &__data_target_start));
400000ce:	e1018713          	addi	a4,gp,-496 # 40006dd8 <SystemCoreClock>
400000d2:	88818793          	addi	a5,gp,-1912 # 40006850 <mach_plic_handler>
400000d6:	40f707b3          	sub	a5,a4,a5
    memcpy((void*)&__data_target_start,
400000da:	863e                	mv	a2,a5
400000dc:	88818593          	addi	a1,gp,-1912 # 40006850 <mach_plic_handler>
400000e0:	88818513          	addi	a0,gp,-1912 # 40006850 <mach_plic_handler>
400000e4:	660050ef          	jal	ra,40005744 <memcpy>

    memcpy((void*)&__sdata_target_start,
              (const void*)&__sdata_source_start,
              (&__sdata_target_end - &__sdata_target_start));
400000e8:	88418713          	addi	a4,gp,-1916 # 4000684c <__sdata_target_end>
400000ec:	88018793          	addi	a5,gp,-1920 # 40006848 <_impure_ptr>
400000f0:	40f707b3          	sub	a5,a4,a5
    memcpy((void*)&__sdata_target_start,
400000f4:	863e                	mv	a2,a5
400000f6:	88018593          	addi	a1,gp,-1920 # 40006848 <_impure_ptr>
400000fa:	88018513          	addi	a0,gp,-1920 # 40006848 <_impure_ptr>
400000fe:	646050ef          	jal	ra,40005744 <memcpy>
}
40000102:	0001                	nop
40000104:	40b2                	lw	ra,12(sp)
40000106:	4422                	lw	s0,8(sp)
40000108:	0141                	addi	sp,sp,16
4000010a:	8082                	ret

Disassembly of section .text.crt:

40000140 <trap_entry>:
    .section ".text.crt.trap_entry","ax",@progbits
    .align 6
    .type trap_entry, @function
trap_entry:
    ## save context
    context_save
40000140:	fe512e23          	sw	t0,-4(sp)
40000144:	00010293          	mv	t0,sp
40000148:	f8010113          	addi	sp,sp,-128
4000014c:	ff017113          	andi	sp,sp,-16
40000150:	00112223          	sw	ra,4(sp)
40000154:	00512423          	sw	t0,8(sp)
40000158:	ffc2a283          	lw	t0,-4(t0)
4000015c:	00312623          	sw	gp,12(sp)
40000160:	00412823          	sw	tp,16(sp)
40000164:	00512a23          	sw	t0,20(sp)
40000168:	00612c23          	sw	t1,24(sp)
4000016c:	00712e23          	sw	t2,28(sp)
40000170:	02812023          	sw	s0,32(sp)
40000174:	02912223          	sw	s1,36(sp)
40000178:	02a12423          	sw	a0,40(sp)
4000017c:	02b12623          	sw	a1,44(sp)
40000180:	02c12823          	sw	a2,48(sp)
40000184:	02d12a23          	sw	a3,52(sp)
40000188:	02e12c23          	sw	a4,56(sp)
4000018c:	02f12e23          	sw	a5,60(sp)
40000190:	05012023          	sw	a6,64(sp)
40000194:	05112223          	sw	a7,68(sp)
40000198:	05212423          	sw	s2,72(sp)
4000019c:	05312623          	sw	s3,76(sp)
400001a0:	05412823          	sw	s4,80(sp)
400001a4:	05512a23          	sw	s5,84(sp)
400001a8:	05612c23          	sw	s6,88(sp)
400001ac:	05712e23          	sw	s7,92(sp)
400001b0:	07812023          	sw	s8,96(sp)
400001b4:	07912223          	sw	s9,100(sp)
400001b8:	07a12423          	sw	s10,104(sp)
400001bc:	07b12623          	sw	s11,108(sp)
400001c0:	07c12823          	sw	t3,112(sp)
400001c4:	07d12a23          	sw	t4,116(sp)
400001c8:	07e12c23          	sw	t5,120(sp)
400001cc:	07f12e23          	sw	t6,124(sp)
400001d0:	34002273          	csrr	tp,mscratch
400001d4:	34102373          	csrr	t1,mepc
400001d8:	00612023          	sw	t1,0(sp)
    ## save mstatus priv stack
    csrr s0, mstatus
400001dc:	30002473          	csrr	s0,mstatus
    ## load trap handler args
    csrr a0, mcause
400001e0:	34202573          	csrr	a0,mcause
    csrr a1, mepc
400001e4:	341025f3          	csrr	a1,mepc
    mv   a2, sp
400001e8:	00010613          	mv	a2,sp

    ## setup gp
    load_addrword_abs gp, __global_pointer$
400001ec:	400071b7          	lui	gp,0x40007
400001f0:	fc818193          	addi	gp,gp,-56 # 40006fc8 <__global_pointer$>
    ## call trap handler
    load_addrword t0, trap_handler
400001f4:	400002b7          	lui	t0,0x40000
400001f8:	55028293          	addi	t0,t0,1360 # 40000550 <trap_handler>
    jalr t0
400001fc:	000280e7          	jalr	t0

    ## restore mstatus priv stack
    csrw mstatus, s0
40000200:	30041073          	csrw	mstatus,s0
    ## restore context
    context_restore
40000204:	00012303          	lw	t1,0(sp)
40000208:	34131073          	csrw	mepc,t1
4000020c:	00c12183          	lw	gp,12(sp)
40000210:	01012203          	lw	tp,16(sp)
40000214:	01412283          	lw	t0,20(sp)
40000218:	01812303          	lw	t1,24(sp)
4000021c:	01c12383          	lw	t2,28(sp)
40000220:	02012403          	lw	s0,32(sp)
40000224:	02412483          	lw	s1,36(sp)
40000228:	02812503          	lw	a0,40(sp)
4000022c:	02c12583          	lw	a1,44(sp)
40000230:	03012603          	lw	a2,48(sp)
40000234:	03412683          	lw	a3,52(sp)
40000238:	03812703          	lw	a4,56(sp)
4000023c:	03c12783          	lw	a5,60(sp)
40000240:	04012803          	lw	a6,64(sp)
40000244:	04412883          	lw	a7,68(sp)
40000248:	04812903          	lw	s2,72(sp)
4000024c:	04c12983          	lw	s3,76(sp)
40000250:	05012a03          	lw	s4,80(sp)
40000254:	05412a83          	lw	s5,84(sp)
40000258:	05812b03          	lw	s6,88(sp)
4000025c:	05c12b83          	lw	s7,92(sp)
40000260:	06012c03          	lw	s8,96(sp)
40000264:	06412c83          	lw	s9,100(sp)
40000268:	06812d03          	lw	s10,104(sp)
4000026c:	06c12d83          	lw	s11,108(sp)
40000270:	07012e03          	lw	t3,112(sp)
40000274:	07412e83          	lw	t4,116(sp)
40000278:	07812f03          	lw	t5,120(sp)
4000027c:	07c12f83          	lw	t6,124(sp)
40000280:	00412083          	lw	ra,4(sp)
40000284:	00812103          	lw	sp,8(sp)
    mret
40000288:	30200073          	mret
	...

Disassembly of section .text:

400002c4 <PLIC_SetIrqHandler>:
/*
 * Set PLIC handler function for isr num
 */

void PLIC_SetIrqHandler (uint8_t target, uint32_t isr_num, irqfunc* func)
{
400002c4:	1101                	addi	sp,sp,-32
400002c6:	ce22                	sw	s0,28(sp)
400002c8:	1000                	addi	s0,sp,32
400002ca:	87aa                	mv	a5,a0
400002cc:	feb42423          	sw	a1,-24(s0)
400002d0:	fec42223          	sw	a2,-28(s0)
400002d4:	fef407a3          	sb	a5,-17(s0)
    if(target == Plic_Mach_Target) {
400002d8:	fef44783          	lbu	a5,-17(s0)
400002dc:	ef89                	bnez	a5,400002f6 <PLIC_SetIrqHandler+0x32>
        mach_plic_handler[isr_num] = func;
400002de:	400077b7          	lui	a5,0x40007
400002e2:	85078713          	addi	a4,a5,-1968 # 40006850 <mach_plic_handler>
400002e6:	fe842783          	lw	a5,-24(s0)
400002ea:	078a                	slli	a5,a5,0x2
400002ec:	97ba                	add	a5,a5,a4
400002ee:	fe442703          	lw	a4,-28(s0)
400002f2:	c398                	sw	a4,0(a5)
    } else {
        supervisor_plic_handler[isr_num] = func;
    }
}
400002f4:	a811                	j	40000308 <PLIC_SetIrqHandler+0x44>
        supervisor_plic_handler[isr_num] = func;
400002f6:	90818713          	addi	a4,gp,-1784 # 400068d0 <supervisor_plic_handler>
400002fa:	fe842783          	lw	a5,-24(s0)
400002fe:	078a                	slli	a5,a5,0x2
40000300:	97ba                	add	a5,a5,a4
40000302:	fe442703          	lw	a4,-28(s0)
40000306:	c398                	sw	a4,0(a5)
}
40000308:	0001                	nop
4000030a:	4472                	lw	s0,28(sp)
4000030c:	6105                	addi	sp,sp,32
4000030e:	8082                	ret

40000310 <PLIC_SetPriority>:
/*
 * Set PLIC irq priority
 */

void PLIC_SetPriority (uint32_t isr_num, uint8_t pri)
{
40000310:	1101                	addi	sp,sp,-32
40000312:	ce22                	sw	s0,28(sp)
40000314:	1000                	addi	s0,sp,32
40000316:	fea42623          	sw	a0,-20(s0)
4000031a:	87ae                	mv	a5,a1
4000031c:	fef405a3          	sb	a5,-21(s0)
    PLIC->PRI[isr_num] = pri;
40000320:	0c0006b7          	lui	a3,0xc000
40000324:	feb44703          	lbu	a4,-21(s0)
40000328:	fec42783          	lw	a5,-20(s0)
4000032c:	078a                	slli	a5,a5,0x2
4000032e:	97b6                	add	a5,a5,a3
40000330:	c398                	sw	a4,0(a5)
}
40000332:	0001                	nop
40000334:	4472                	lw	s0,28(sp)
40000336:	6105                	addi	sp,sp,32
40000338:	8082                	ret

4000033a <PLIC_IntEnable>:
/*
 * Enable PLIC irq
 */

void PLIC_IntEnable (uint8_t target, uint32_t isr_num)
{
4000033a:	7179                	addi	sp,sp,-48
4000033c:	d622                	sw	s0,44(sp)
4000033e:	1800                	addi	s0,sp,48
40000340:	87aa                	mv	a5,a0
40000342:	fcb42c23          	sw	a1,-40(s0)
40000346:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t value;

	//read - modify - write operation

    if(target == Plic_Mach_Target) {
4000034a:	fdf44783          	lbu	a5,-33(s0)
4000034e:	eb9d                	bnez	a5,40000384 <PLIC_IntEnable+0x4a>
    	value  = PLIC->MIEM0;
40000350:	0c000737          	lui	a4,0xc000
40000354:	6789                	lui	a5,0x2
40000356:	97ba                	add	a5,a5,a4
40000358:	439c                	lw	a5,0(a5)
4000035a:	fef42623          	sw	a5,-20(s0)
    	value |= (1<<isr_num);
4000035e:	fd842783          	lw	a5,-40(s0)
40000362:	4705                	li	a4,1
40000364:	00f717b3          	sll	a5,a4,a5
40000368:	873e                	mv	a4,a5
4000036a:	fec42783          	lw	a5,-20(s0)
4000036e:	8fd9                	or	a5,a5,a4
40000370:	fef42623          	sw	a5,-20(s0)
    	PLIC->MIEM0 = value;
40000374:	0c000737          	lui	a4,0xc000
40000378:	6789                	lui	a5,0x2
4000037a:	97ba                	add	a5,a5,a4
4000037c:	fec42703          	lw	a4,-20(s0)
40000380:	c398                	sw	a4,0(a5)
    } else {
    	value = PLIC->UIEM0;
    	value |= (1<<isr_num);
    	PLIC->UIEM0 = value;
    }
}
40000382:	a825                	j	400003ba <PLIC_IntEnable+0x80>
    	value = PLIC->UIEM0;
40000384:	0c000737          	lui	a4,0xc000
40000388:	6789                	lui	a5,0x2
4000038a:	97ba                	add	a5,a5,a4
4000038c:	0807a783          	lw	a5,128(a5) # 2080 <STACK_SIZE+0x1880>
40000390:	fef42623          	sw	a5,-20(s0)
    	value |= (1<<isr_num);
40000394:	fd842783          	lw	a5,-40(s0)
40000398:	4705                	li	a4,1
4000039a:	00f717b3          	sll	a5,a4,a5
4000039e:	873e                	mv	a4,a5
400003a0:	fec42783          	lw	a5,-20(s0)
400003a4:	8fd9                	or	a5,a5,a4
400003a6:	fef42623          	sw	a5,-20(s0)
    	PLIC->UIEM0 = value;
400003aa:	0c000737          	lui	a4,0xc000
400003ae:	6789                	lui	a5,0x2
400003b0:	97ba                	add	a5,a5,a4
400003b2:	fec42703          	lw	a4,-20(s0)
400003b6:	08e7a023          	sw	a4,128(a5) # 2080 <STACK_SIZE+0x1880>
}
400003ba:	0001                	nop
400003bc:	5432                	lw	s0,44(sp)
400003be:	6145                	addi	sp,sp,48
400003c0:	8082                	ret

400003c2 <PLIC_IntDisable>:
/*
 * Disable PLIC irq
 */

void PLIC_IntDisable (uint8_t target, uint32_t isr_num)
{
400003c2:	7179                	addi	sp,sp,-48
400003c4:	d622                	sw	s0,44(sp)
400003c6:	1800                	addi	s0,sp,48
400003c8:	87aa                	mv	a5,a0
400003ca:	fcb42c23          	sw	a1,-40(s0)
400003ce:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t value;

	//read - modify - write operation

	if(target == Plic_Mach_Target) {
400003d2:	fdf44783          	lbu	a5,-33(s0)
400003d6:	ef8d                	bnez	a5,40000410 <PLIC_IntDisable+0x4e>
		value  = PLIC->MIEM0;
400003d8:	0c000737          	lui	a4,0xc000
400003dc:	6789                	lui	a5,0x2
400003de:	97ba                	add	a5,a5,a4
400003e0:	439c                	lw	a5,0(a5)
400003e2:	fef42623          	sw	a5,-20(s0)
		value &= ~(1<<isr_num);
400003e6:	fd842783          	lw	a5,-40(s0)
400003ea:	4705                	li	a4,1
400003ec:	00f717b3          	sll	a5,a4,a5
400003f0:	fff7c793          	not	a5,a5
400003f4:	873e                	mv	a4,a5
400003f6:	fec42783          	lw	a5,-20(s0)
400003fa:	8ff9                	and	a5,a5,a4
400003fc:	fef42623          	sw	a5,-20(s0)
		PLIC->MIEM0 = value;
40000400:	0c000737          	lui	a4,0xc000
40000404:	6789                	lui	a5,0x2
40000406:	97ba                	add	a5,a5,a4
40000408:	fec42703          	lw	a4,-20(s0)
4000040c:	c398                	sw	a4,0(a5)
	} else {
		value  = PLIC->UIEM0;
		value &= ~(1<<isr_num);
		PLIC->UIEM0 = value;
	}
}
4000040e:	a835                	j	4000044a <PLIC_IntDisable+0x88>
		value  = PLIC->UIEM0;
40000410:	0c000737          	lui	a4,0xc000
40000414:	6789                	lui	a5,0x2
40000416:	97ba                	add	a5,a5,a4
40000418:	0807a783          	lw	a5,128(a5) # 2080 <STACK_SIZE+0x1880>
4000041c:	fef42623          	sw	a5,-20(s0)
		value &= ~(1<<isr_num);
40000420:	fd842783          	lw	a5,-40(s0)
40000424:	4705                	li	a4,1
40000426:	00f717b3          	sll	a5,a4,a5
4000042a:	fff7c793          	not	a5,a5
4000042e:	873e                	mv	a4,a5
40000430:	fec42783          	lw	a5,-20(s0)
40000434:	8ff9                	and	a5,a5,a4
40000436:	fef42623          	sw	a5,-20(s0)
		PLIC->UIEM0 = value;
4000043a:	0c000737          	lui	a4,0xc000
4000043e:	6789                	lui	a5,0x2
40000440:	97ba                	add	a5,a5,a4
40000442:	fec42703          	lw	a4,-20(s0)
40000446:	08e7a023          	sw	a4,128(a5) # 2080 <STACK_SIZE+0x1880>
}
4000044a:	0001                	nop
4000044c:	5432                	lw	s0,44(sp)
4000044e:	6145                	addi	sp,sp,48
40000450:	8082                	ret

40000452 <PLIC_ClaimIrq>:
/*
 * Get current isr number
 */

uint32_t PLIC_ClaimIrq (uint8_t target)
{
40000452:	1101                	addi	sp,sp,-32
40000454:	ce22                	sw	s0,28(sp)
40000456:	1000                	addi	s0,sp,32
40000458:	87aa                	mv	a5,a0
4000045a:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
4000045e:	fef44783          	lbu	a5,-17(s0)
40000462:	eb81                	bnez	a5,40000472 <PLIC_ClaimIrq+0x20>
		return (uint32_t)(PLIC->MICC);
40000464:	0c000737          	lui	a4,0xc000
40000468:	002007b7          	lui	a5,0x200
4000046c:	97ba                	add	a5,a5,a4
4000046e:	43dc                	lw	a5,4(a5)
40000470:	a039                	j	4000047e <PLIC_ClaimIrq+0x2c>
	} else {
		return (uint32_t)(PLIC->UICC);
40000472:	0c000737          	lui	a4,0xc000
40000476:	002017b7          	lui	a5,0x201
4000047a:	97ba                	add	a5,a5,a4
4000047c:	43dc                	lw	a5,4(a5)
	}
}
4000047e:	853e                	mv	a0,a5
40000480:	4472                	lw	s0,28(sp)
40000482:	6105                	addi	sp,sp,32
40000484:	8082                	ret

40000486 <PLIC_ClaimComplete>:
/*
 * Set current isr as completed
 */

void PLIC_ClaimComplete (uint8_t target, uint32_t isrnum)
{
40000486:	1101                	addi	sp,sp,-32
40000488:	ce22                	sw	s0,28(sp)
4000048a:	1000                	addi	s0,sp,32
4000048c:	87aa                	mv	a5,a0
4000048e:	feb42423          	sw	a1,-24(s0)
40000492:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
40000496:	fef44783          	lbu	a5,-17(s0)
4000049a:	eb91                	bnez	a5,400004ae <PLIC_ClaimComplete+0x28>
		PLIC->MICC = isrnum;
4000049c:	0c000737          	lui	a4,0xc000
400004a0:	002007b7          	lui	a5,0x200
400004a4:	97ba                	add	a5,a5,a4
400004a6:	fe842703          	lw	a4,-24(s0)
400004aa:	c3d8                	sw	a4,4(a5)
	} else {
		PLIC->UICC = isrnum;
	}
}
400004ac:	a809                	j	400004be <PLIC_ClaimComplete+0x38>
		PLIC->UICC = isrnum;
400004ae:	0c000737          	lui	a4,0xc000
400004b2:	002017b7          	lui	a5,0x201
400004b6:	97ba                	add	a5,a5,a4
400004b8:	fe842703          	lw	a4,-24(s0)
400004bc:	c3d8                	sw	a4,4(a5)
}
400004be:	0001                	nop
400004c0:	4472                	lw	s0,28(sp)
400004c2:	6105                	addi	sp,sp,32
400004c4:	8082                	ret

400004c6 <PLIC_SetThreshold>:

/*
 * Set threshold for irqs
 */

void PLIC_SetThreshold(uint8_t target, uint32_t value) {
400004c6:	1101                	addi	sp,sp,-32
400004c8:	ce22                	sw	s0,28(sp)
400004ca:	1000                	addi	s0,sp,32
400004cc:	87aa                	mv	a5,a0
400004ce:	feb42423          	sw	a1,-24(s0)
400004d2:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
400004d6:	fef44783          	lbu	a5,-17(s0)
400004da:	eb91                	bnez	a5,400004ee <PLIC_SetThreshold+0x28>
		PLIC->MTHR = value;
400004dc:	0c000737          	lui	a4,0xc000
400004e0:	002007b7          	lui	a5,0x200
400004e4:	97ba                	add	a5,a5,a4
400004e6:	fe842703          	lw	a4,-24(s0)
400004ea:	c398                	sw	a4,0(a5)
	} else {
		PLIC->UTHR = value;
	}
}
400004ec:	a809                	j	400004fe <PLIC_SetThreshold+0x38>
		PLIC->UTHR = value;
400004ee:	0c000737          	lui	a4,0xc000
400004f2:	002017b7          	lui	a5,0x201
400004f6:	97ba                	add	a5,a5,a4
400004f8:	fe842703          	lw	a4,-24(s0)
400004fc:	c398                	sw	a4,0(a5)
}
400004fe:	0001                	nop
40000500:	4472                	lw	s0,28(sp)
40000502:	6105                	addi	sp,sp,32
40000504:	8082                	ret

40000506 <PLIC_MachHandler>:


void PLIC_MachHandler(void) {
40000506:	1101                	addi	sp,sp,-32
40000508:	ce06                	sw	ra,28(sp)
4000050a:	cc22                	sw	s0,24(sp)
4000050c:	1000                	addi	s0,sp,32

	// handle interrupt
	uint32_t isr_num = PLIC_ClaimIrq(Plic_Mach_Target);
4000050e:	4501                	li	a0,0
40000510:	3789                	jal	40000452 <PLIC_ClaimIrq>
40000512:	fea42623          	sw	a0,-20(s0)
	// check if handler exist
	if(mach_plic_handler[isr_num] != NULL_IRQ) {
40000516:	400077b7          	lui	a5,0x40007
4000051a:	85078713          	addi	a4,a5,-1968 # 40006850 <mach_plic_handler>
4000051e:	fec42783          	lw	a5,-20(s0)
40000522:	078a                	slli	a5,a5,0x2
40000524:	97ba                	add	a5,a5,a4
40000526:	439c                	lw	a5,0(a5)
40000528:	cf99                	beqz	a5,40000546 <PLIC_MachHandler+0x40>
		// call isr handler
		mach_plic_handler[isr_num]();
4000052a:	400077b7          	lui	a5,0x40007
4000052e:	85078713          	addi	a4,a5,-1968 # 40006850 <mach_plic_handler>
40000532:	fec42783          	lw	a5,-20(s0)
40000536:	078a                	slli	a5,a5,0x2
40000538:	97ba                	add	a5,a5,a4
4000053a:	439c                	lw	a5,0(a5)
4000053c:	9782                	jalr	a5
		// set isr completes
		PLIC_ClaimComplete(Plic_Mach_Target, isr_num);
4000053e:	fec42583          	lw	a1,-20(s0)
40000542:	4501                	li	a0,0
40000544:	3789                	jal	40000486 <PLIC_ClaimComplete>
	}
}
40000546:	0001                	nop
40000548:	40f2                	lw	ra,28(sp)
4000054a:	4462                	lw	s0,24(sp)
4000054c:	6105                	addi	sp,sp,32
4000054e:	8082                	ret

40000550 <trap_handler>:
#define MCAUSE_EXCEPT_STAMOADDRMISALGN  0x6
#define MCAUSE_EXCEPT_STAMOACCSFAULT    0x7
#define MCAUSE_EXCEPT_ECALLFRM_M_MODE   0xB

void trap_handler (void)
{
40000550:	1101                	addi	sp,sp,-32
40000552:	ce06                	sw	ra,28(sp)
40000554:	cc22                	sw	s0,24(sp)
40000556:	1000                	addi	s0,sp,32
	uint32_t mcause_val = read_csr(mcause);
40000558:	342027f3          	csrr	a5,mcause
4000055c:	fef42623          	sw	a5,-20(s0)
40000560:	fec42783          	lw	a5,-20(s0)
40000564:	fef42423          	sw	a5,-24(s0)

	if((mcause_val & MCAUSE_INTERRUPT_FLAG) == 0) {
40000568:	fe842783          	lw	a5,-24(s0)
4000056c:	0207c463          	bltz	a5,40000594 <trap_handler+0x44>
		// handle exception
		switch (mcause_val & MCAUSE_EXCEPT_MASK)
40000570:	fe842783          	lw	a5,-24(s0)
40000574:	8bbd                	andi	a5,a5,15
40000576:	472d                	li	a4,11
40000578:	00f76b63          	bltu	a4,a5,4000058e <trap_handler+0x3e>
4000057c:	00279713          	slli	a4,a5,0x2
40000580:	400067b7          	lui	a5,0x40006
40000584:	59c78793          	addi	a5,a5,1436 # 4000659c <_tdata_start>
40000588:	97ba                	add	a5,a5,a4
4000058a:	439c                	lw	a5,0(a5)
4000058c:	8782                	jr	a5
			case MCAUSE_EXCEPT_ECALLFRM_M_MODE:
				break;

			default: // MCAUSE_EXCEPT UNKNOWN

				break;
4000058e:	0001                	nop
		}

		while(1) {}; //TRAP
40000590:	0001                	nop
40000592:	bffd                	j	40000590 <trap_handler+0x40>
	} else {
		// handle interrupt
		PLIC_MachHandler();
40000594:	3f8d                	jal	40000506 <PLIC_MachHandler>
	}
}
40000596:	0001                	nop
40000598:	40f2                	lw	ra,28(sp)
4000059a:	4462                	lw	s0,24(sp)
4000059c:	6105                	addi	sp,sp,32
4000059e:	8082                	ret

400005a0 <PrintChar>:
 *
 * @param  pStr	Storage string.
 * @param  c    Character to write.
 */
void PrintChar(char c)
{
400005a0:	1101                	addi	sp,sp,-32
400005a2:	ce06                	sw	ra,28(sp)
400005a4:	cc22                	sw	s0,24(sp)
400005a6:	1000                	addi	s0,sp,32
400005a8:	87aa                	mv	a5,a0
400005aa:	fef407a3          	sb	a5,-17(s0)
	retarget_put_char(c);
400005ae:	fef44783          	lbu	a5,-17(s0)
400005b2:	853e                	mv	a0,a5
400005b4:	369000ef          	jal	ra,4000111c <retarget_put_char>
}
400005b8:	0001                	nop
400005ba:	40f2                	lw	ra,28(sp)
400005bc:	4462                	lw	s0,24(sp)
400005be:	6105                	addi	sp,sp,32
400005c0:	8082                	ret

400005c2 <PutChar>:
 *
 * @param  pStr	Storage string.
 * @param  c    Character to write.
 */
signed int PutChar(char *pStr, char c)
{
400005c2:	1101                	addi	sp,sp,-32
400005c4:	ce22                	sw	s0,28(sp)
400005c6:	1000                	addi	s0,sp,32
400005c8:	fea42623          	sw	a0,-20(s0)
400005cc:	87ae                	mv	a5,a1
400005ce:	fef405a3          	sb	a5,-21(s0)
    *pStr = c;
400005d2:	fec42783          	lw	a5,-20(s0)
400005d6:	feb44703          	lbu	a4,-21(s0)
400005da:	00e78023          	sb	a4,0(a5)
    return 1;
400005de:	4785                	li	a5,1
}
400005e0:	853e                	mv	a0,a5
400005e2:	4472                	lw	s0,28(sp)
400005e4:	6105                	addi	sp,sp,32
400005e6:	8082                	ret

400005e8 <PutString>:
 * @param  pStr     Storage string.
 * @param  pSource  Source string.
 * @return  The size of the written
 */
signed int PutString(char *pStr, const char *pSource)
{
400005e8:	7179                	addi	sp,sp,-48
400005ea:	d622                	sw	s0,44(sp)
400005ec:	1800                	addi	s0,sp,48
400005ee:	fca42e23          	sw	a0,-36(s0)
400005f2:	fcb42c23          	sw	a1,-40(s0)
    signed int num = 0;
400005f6:	fe042623          	sw	zero,-20(s0)

    while (*pSource != 0) {
400005fa:	a035                	j	40000626 <PutString+0x3e>

        *pStr++ = *pSource++;
400005fc:	fd842703          	lw	a4,-40(s0)
40000600:	00170793          	addi	a5,a4,1 # c000001 <STACK_SIZE+0xbfff801>
40000604:	fcf42c23          	sw	a5,-40(s0)
40000608:	fdc42783          	lw	a5,-36(s0)
4000060c:	00178693          	addi	a3,a5,1
40000610:	fcd42e23          	sw	a3,-36(s0)
40000614:	00074703          	lbu	a4,0(a4)
40000618:	00e78023          	sb	a4,0(a5)
        num++;
4000061c:	fec42783          	lw	a5,-20(s0)
40000620:	0785                	addi	a5,a5,1
40000622:	fef42623          	sw	a5,-20(s0)
    while (*pSource != 0) {
40000626:	fd842783          	lw	a5,-40(s0)
4000062a:	0007c783          	lbu	a5,0(a5)
4000062e:	f7f9                	bnez	a5,400005fc <PutString+0x14>
    }

    return num;
40000630:	fec42783          	lw	a5,-20(s0)
}
40000634:	853e                	mv	a0,a5
40000636:	5432                	lw	s0,44(sp)
40000638:	6145                	addi	sp,sp,48
4000063a:	8082                	ret

4000063c <PutUnsignedInt>:
signed int PutUnsignedInt(
    char *pStr,
    char fill,
    signed int width,
    unsigned int value)
{
4000063c:	7179                	addi	sp,sp,-48
4000063e:	d606                	sw	ra,44(sp)
40000640:	d422                	sw	s0,40(sp)
40000642:	1800                	addi	s0,sp,48
40000644:	fca42e23          	sw	a0,-36(s0)
40000648:	87ae                	mv	a5,a1
4000064a:	fcc42a23          	sw	a2,-44(s0)
4000064e:	fcd42823          	sw	a3,-48(s0)
40000652:	fcf40da3          	sb	a5,-37(s0)
    signed int num = 0;
40000656:	fe042623          	sw	zero,-20(s0)

    /* Take current digit into account when calculating width */
    width--;
4000065a:	fd442783          	lw	a5,-44(s0)
4000065e:	17fd                	addi	a5,a5,-1
40000660:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively write upper digits */
    if ((value / 10) > 0) {
40000664:	fd042703          	lw	a4,-48(s0)
40000668:	47a5                	li	a5,9
4000066a:	04e7ff63          	bgeu	a5,a4,400006c8 <PutUnsignedInt+0x8c>

        num = PutUnsignedInt(pStr, fill, width, value / 10);
4000066e:	fd042703          	lw	a4,-48(s0)
40000672:	47a9                	li	a5,10
40000674:	02f75733          	divu	a4,a4,a5
40000678:	fdb44783          	lbu	a5,-37(s0)
4000067c:	86ba                	mv	a3,a4
4000067e:	fd442603          	lw	a2,-44(s0)
40000682:	85be                	mv	a1,a5
40000684:	fdc42503          	lw	a0,-36(s0)
40000688:	3f55                	jal	4000063c <PutUnsignedInt>
4000068a:	fea42623          	sw	a0,-20(s0)
        pStr += num;
4000068e:	fec42783          	lw	a5,-20(s0)
40000692:	fdc42703          	lw	a4,-36(s0)
40000696:	97ba                	add	a5,a5,a4
40000698:	fcf42e23          	sw	a5,-36(s0)
4000069c:	a815                	j	400006d0 <PutUnsignedInt+0x94>
    /* Write filler characters */
    else {

        while (width > 0) {

            PutChar(pStr, fill);
4000069e:	fdb44783          	lbu	a5,-37(s0)
400006a2:	85be                	mv	a1,a5
400006a4:	fdc42503          	lw	a0,-36(s0)
400006a8:	3f29                	jal	400005c2 <PutChar>
            pStr++;
400006aa:	fdc42783          	lw	a5,-36(s0)
400006ae:	0785                	addi	a5,a5,1
400006b0:	fcf42e23          	sw	a5,-36(s0)
            num++;
400006b4:	fec42783          	lw	a5,-20(s0)
400006b8:	0785                	addi	a5,a5,1
400006ba:	fef42623          	sw	a5,-20(s0)
            width--;
400006be:	fd442783          	lw	a5,-44(s0)
400006c2:	17fd                	addi	a5,a5,-1
400006c4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
400006c8:	fd442783          	lw	a5,-44(s0)
400006cc:	fcf049e3          	bgtz	a5,4000069e <PutUnsignedInt+0x62>
        }
    }

    /* Write lower digit */
    num += PutChar(pStr, (value % 10) + '0');
400006d0:	fd042703          	lw	a4,-48(s0)
400006d4:	47a9                	li	a5,10
400006d6:	02f777b3          	remu	a5,a4,a5
400006da:	0ff7f793          	zext.b	a5,a5
400006de:	03078793          	addi	a5,a5,48
400006e2:	0ff7f793          	zext.b	a5,a5
400006e6:	85be                	mv	a1,a5
400006e8:	fdc42503          	lw	a0,-36(s0)
400006ec:	3dd9                	jal	400005c2 <PutChar>
400006ee:	872a                	mv	a4,a0
400006f0:	fec42783          	lw	a5,-20(s0)
400006f4:	97ba                	add	a5,a5,a4
400006f6:	fef42623          	sw	a5,-20(s0)

    return num;
400006fa:	fec42783          	lw	a5,-20(s0)
}
400006fe:	853e                	mv	a0,a5
40000700:	50b2                	lw	ra,44(sp)
40000702:	5422                	lw	s0,40(sp)
40000704:	6145                	addi	sp,sp,48
40000706:	8082                	ret

40000708 <PutSignedInt>:
signed int PutSignedInt(
    char *pStr,
    char fill,
    signed int width,
    signed int value)
{
40000708:	7179                	addi	sp,sp,-48
4000070a:	d606                	sw	ra,44(sp)
4000070c:	d422                	sw	s0,40(sp)
4000070e:	1800                	addi	s0,sp,48
40000710:	fca42e23          	sw	a0,-36(s0)
40000714:	87ae                	mv	a5,a1
40000716:	fcc42a23          	sw	a2,-44(s0)
4000071a:	fcd42823          	sw	a3,-48(s0)
4000071e:	fcf40da3          	sb	a5,-37(s0)
    signed int num = 0;
40000722:	fe042623          	sw	zero,-20(s0)
    unsigned int absolute;

    /* Compute absolute value */
    if (value < 0) {
40000726:	fd042783          	lw	a5,-48(s0)
4000072a:	0007d963          	bgez	a5,4000073c <PutSignedInt+0x34>

        absolute = -value;
4000072e:	fd042783          	lw	a5,-48(s0)
40000732:	40f007b3          	neg	a5,a5
40000736:	fef42423          	sw	a5,-24(s0)
4000073a:	a029                	j	40000744 <PutSignedInt+0x3c>
    }
    else {

        absolute = value;
4000073c:	fd042783          	lw	a5,-48(s0)
40000740:	fef42423          	sw	a5,-24(s0)
    }

    /* Take current digit into account when calculating width */
    width--;
40000744:	fd442783          	lw	a5,-44(s0)
40000748:	17fd                	addi	a5,a5,-1
4000074a:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively write upper digits */
    if ((absolute / 10) > 0) {
4000074e:	fe842703          	lw	a4,-24(s0)
40000752:	47a5                	li	a5,9
40000754:	06e7f363          	bgeu	a5,a4,400007ba <PutSignedInt+0xb2>

        if (value < 0) {
40000758:	fd042783          	lw	a5,-48(s0)
4000075c:	0207d663          	bgez	a5,40000788 <PutSignedInt+0x80>

            num = PutSignedInt(pStr, fill, width, -(absolute / 10));
40000760:	fe842703          	lw	a4,-24(s0)
40000764:	47a9                	li	a5,10
40000766:	02f757b3          	divu	a5,a4,a5
4000076a:	40f007b3          	neg	a5,a5
4000076e:	873e                	mv	a4,a5
40000770:	fdb44783          	lbu	a5,-37(s0)
40000774:	86ba                	mv	a3,a4
40000776:	fd442603          	lw	a2,-44(s0)
4000077a:	85be                	mv	a1,a5
4000077c:	fdc42503          	lw	a0,-36(s0)
40000780:	3761                	jal	40000708 <PutSignedInt>
40000782:	fea42623          	sw	a0,-20(s0)
40000786:	a015                	j	400007aa <PutSignedInt+0xa2>
        }
        else {

            num = PutSignedInt(pStr, fill, width, absolute / 10);
40000788:	fe842703          	lw	a4,-24(s0)
4000078c:	47a9                	li	a5,10
4000078e:	02f757b3          	divu	a5,a4,a5
40000792:	873e                	mv	a4,a5
40000794:	fdb44783          	lbu	a5,-37(s0)
40000798:	86ba                	mv	a3,a4
4000079a:	fd442603          	lw	a2,-44(s0)
4000079e:	85be                	mv	a1,a5
400007a0:	fdc42503          	lw	a0,-36(s0)
400007a4:	3795                	jal	40000708 <PutSignedInt>
400007a6:	fea42623          	sw	a0,-20(s0)
        }
        pStr += num;
400007aa:	fec42783          	lw	a5,-20(s0)
400007ae:	fdc42703          	lw	a4,-36(s0)
400007b2:	97ba                	add	a5,a5,a4
400007b4:	fcf42e23          	sw	a5,-36(s0)
400007b8:	a885                	j	40000828 <PutSignedInt+0x120>
    }
    else {

        /* Reserve space for sign */
        if (value < 0) {
400007ba:	fd042783          	lw	a5,-48(s0)
400007be:	0207dd63          	bgez	a5,400007f8 <PutSignedInt+0xf0>

            width--;
400007c2:	fd442783          	lw	a5,-44(s0)
400007c6:	17fd                	addi	a5,a5,-1
400007c8:	fcf42a23          	sw	a5,-44(s0)
        }

        /* Write filler characters */
        while (width > 0) {
400007cc:	a035                	j	400007f8 <PutSignedInt+0xf0>

            PutChar(pStr, fill);
400007ce:	fdb44783          	lbu	a5,-37(s0)
400007d2:	85be                	mv	a1,a5
400007d4:	fdc42503          	lw	a0,-36(s0)
400007d8:	33ed                	jal	400005c2 <PutChar>
            pStr++;
400007da:	fdc42783          	lw	a5,-36(s0)
400007de:	0785                	addi	a5,a5,1
400007e0:	fcf42e23          	sw	a5,-36(s0)
            num++;
400007e4:	fec42783          	lw	a5,-20(s0)
400007e8:	0785                	addi	a5,a5,1
400007ea:	fef42623          	sw	a5,-20(s0)
            width--;
400007ee:	fd442783          	lw	a5,-44(s0)
400007f2:	17fd                	addi	a5,a5,-1
400007f4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
400007f8:	fd442783          	lw	a5,-44(s0)
400007fc:	fcf049e3          	bgtz	a5,400007ce <PutSignedInt+0xc6>
        }

        /* Write sign */
        if (value < 0) {
40000800:	fd042783          	lw	a5,-48(s0)
40000804:	0207d263          	bgez	a5,40000828 <PutSignedInt+0x120>

            num += PutChar(pStr, '-');
40000808:	02d00593          	li	a1,45
4000080c:	fdc42503          	lw	a0,-36(s0)
40000810:	3b4d                	jal	400005c2 <PutChar>
40000812:	872a                	mv	a4,a0
40000814:	fec42783          	lw	a5,-20(s0)
40000818:	97ba                	add	a5,a5,a4
4000081a:	fef42623          	sw	a5,-20(s0)
            pStr++;
4000081e:	fdc42783          	lw	a5,-36(s0)
40000822:	0785                	addi	a5,a5,1
40000824:	fcf42e23          	sw	a5,-36(s0)
        }
    }

    /* Write lower digit */
    num += PutChar(pStr, (absolute % 10) + '0');
40000828:	fe842703          	lw	a4,-24(s0)
4000082c:	47a9                	li	a5,10
4000082e:	02f777b3          	remu	a5,a4,a5
40000832:	0ff7f793          	zext.b	a5,a5
40000836:	03078793          	addi	a5,a5,48
4000083a:	0ff7f793          	zext.b	a5,a5
4000083e:	85be                	mv	a1,a5
40000840:	fdc42503          	lw	a0,-36(s0)
40000844:	3bbd                	jal	400005c2 <PutChar>
40000846:	872a                	mv	a4,a0
40000848:	fec42783          	lw	a5,-20(s0)
4000084c:	97ba                	add	a5,a5,a4
4000084e:	fef42623          	sw	a5,-20(s0)

    return num;
40000852:	fec42783          	lw	a5,-20(s0)
}
40000856:	853e                	mv	a0,a5
40000858:	50b2                	lw	ra,44(sp)
4000085a:	5422                	lw	s0,40(sp)
4000085c:	6145                	addi	sp,sp,48
4000085e:	8082                	ret

40000860 <PutHexa>:
    char *pStr,
    char fill,
    signed int width,
    unsigned char maj,
    unsigned int value)
{
40000860:	7179                	addi	sp,sp,-48
40000862:	d606                	sw	ra,44(sp)
40000864:	d422                	sw	s0,40(sp)
40000866:	1800                	addi	s0,sp,48
40000868:	fca42e23          	sw	a0,-36(s0)
4000086c:	87ae                	mv	a5,a1
4000086e:	fcc42a23          	sw	a2,-44(s0)
40000872:	fce42823          	sw	a4,-48(s0)
40000876:	fcf40da3          	sb	a5,-37(s0)
4000087a:	87b6                	mv	a5,a3
4000087c:	fcf40d23          	sb	a5,-38(s0)
    signed int num = 0;
40000880:	fe042623          	sw	zero,-20(s0)

    /* Decrement width */
    width--;
40000884:	fd442783          	lw	a5,-44(s0)
40000888:	17fd                	addi	a5,a5,-1
4000088a:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively output upper digits */
    if ((value >> 4) > 0) {
4000088e:	fd042783          	lw	a5,-48(s0)
40000892:	8391                	srli	a5,a5,0x4
40000894:	c3b5                	beqz	a5,400008f8 <PutHexa+0x98>

        num += PutHexa(pStr, fill, width, maj, value >> 4);
40000896:	fd042783          	lw	a5,-48(s0)
4000089a:	0047d713          	srli	a4,a5,0x4
4000089e:	fda44683          	lbu	a3,-38(s0)
400008a2:	fdb44783          	lbu	a5,-37(s0)
400008a6:	fd442603          	lw	a2,-44(s0)
400008aa:	85be                	mv	a1,a5
400008ac:	fdc42503          	lw	a0,-36(s0)
400008b0:	3f45                	jal	40000860 <PutHexa>
400008b2:	872a                	mv	a4,a0
400008b4:	fec42783          	lw	a5,-20(s0)
400008b8:	97ba                	add	a5,a5,a4
400008ba:	fef42623          	sw	a5,-20(s0)
        pStr += num;
400008be:	fec42783          	lw	a5,-20(s0)
400008c2:	fdc42703          	lw	a4,-36(s0)
400008c6:	97ba                	add	a5,a5,a4
400008c8:	fcf42e23          	sw	a5,-36(s0)
400008cc:	a815                	j	40000900 <PutHexa+0xa0>
    /* Write filler chars */
    else {

        while (width > 0) {

            PutChar(pStr, fill);
400008ce:	fdb44783          	lbu	a5,-37(s0)
400008d2:	85be                	mv	a1,a5
400008d4:	fdc42503          	lw	a0,-36(s0)
400008d8:	31ed                	jal	400005c2 <PutChar>
            pStr++;
400008da:	fdc42783          	lw	a5,-36(s0)
400008de:	0785                	addi	a5,a5,1
400008e0:	fcf42e23          	sw	a5,-36(s0)
            num++;
400008e4:	fec42783          	lw	a5,-20(s0)
400008e8:	0785                	addi	a5,a5,1
400008ea:	fef42623          	sw	a5,-20(s0)
            width--;
400008ee:	fd442783          	lw	a5,-44(s0)
400008f2:	17fd                	addi	a5,a5,-1
400008f4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
400008f8:	fd442783          	lw	a5,-44(s0)
400008fc:	fcf049e3          	bgtz	a5,400008ce <PutHexa+0x6e>
        }
    }

    /* Write current digit */
    if ((value & 0xF) < 10) {
40000900:	fd042783          	lw	a5,-48(s0)
40000904:	00f7f713          	andi	a4,a5,15
40000908:	47a5                	li	a5,9
4000090a:	02e7e263          	bltu	a5,a4,4000092e <PutHexa+0xce>

        PutChar(pStr, (value & 0xF) + '0');
4000090e:	fd042783          	lw	a5,-48(s0)
40000912:	0ff7f793          	zext.b	a5,a5
40000916:	8bbd                	andi	a5,a5,15
40000918:	0ff7f793          	zext.b	a5,a5
4000091c:	03078793          	addi	a5,a5,48
40000920:	0ff7f793          	zext.b	a5,a5
40000924:	85be                	mv	a1,a5
40000926:	fdc42503          	lw	a0,-36(s0)
4000092a:	3961                	jal	400005c2 <PutChar>
4000092c:	a099                	j	40000972 <PutHexa+0x112>
    }
    else if (maj) {
4000092e:	fda44783          	lbu	a5,-38(s0)
40000932:	c38d                	beqz	a5,40000954 <PutHexa+0xf4>

        PutChar(pStr, (value & 0xF) - 10 + 'A');
40000934:	fd042783          	lw	a5,-48(s0)
40000938:	0ff7f793          	zext.b	a5,a5
4000093c:	8bbd                	andi	a5,a5,15
4000093e:	0ff7f793          	zext.b	a5,a5
40000942:	03778793          	addi	a5,a5,55
40000946:	0ff7f793          	zext.b	a5,a5
4000094a:	85be                	mv	a1,a5
4000094c:	fdc42503          	lw	a0,-36(s0)
40000950:	398d                	jal	400005c2 <PutChar>
40000952:	a005                	j	40000972 <PutHexa+0x112>
    }
    else {

        PutChar(pStr, (value & 0xF) - 10 + 'a');
40000954:	fd042783          	lw	a5,-48(s0)
40000958:	0ff7f793          	zext.b	a5,a5
4000095c:	8bbd                	andi	a5,a5,15
4000095e:	0ff7f793          	zext.b	a5,a5
40000962:	05778793          	addi	a5,a5,87
40000966:	0ff7f793          	zext.b	a5,a5
4000096a:	85be                	mv	a1,a5
4000096c:	fdc42503          	lw	a0,-36(s0)
40000970:	3989                	jal	400005c2 <PutChar>
    }
    num++;
40000972:	fec42783          	lw	a5,-20(s0)
40000976:	0785                	addi	a5,a5,1
40000978:	fef42623          	sw	a5,-20(s0)

    return num;
4000097c:	fec42783          	lw	a5,-20(s0)
}
40000980:	853e                	mv	a0,a5
40000982:	50b2                	lw	ra,44(sp)
40000984:	5422                	lw	s0,40(sp)
40000986:	6145                	addi	sp,sp,48
40000988:	8082                	ret

4000098a <vsnprintf>:
 * @param ap      Argument list.
 *
 * @return  The number of characters written.
 */
signed int vsnprintf(char *pStr, size_t length, const char *pFormat, va_list ap)
{
4000098a:	7179                	addi	sp,sp,-48
4000098c:	d606                	sw	ra,44(sp)
4000098e:	d422                	sw	s0,40(sp)
40000990:	1800                	addi	s0,sp,48
40000992:	fca42e23          	sw	a0,-36(s0)
40000996:	fcb42c23          	sw	a1,-40(s0)
4000099a:	fcc42a23          	sw	a2,-44(s0)
4000099e:	fcd42823          	sw	a3,-48(s0)
    char          fill;
    unsigned char width;
    signed int    num = 0;
400009a2:	fe042423          	sw	zero,-24(s0)
    signed int    size = 0;
400009a6:	fe042223          	sw	zero,-28(s0)

    /* Clear the string */
    if (pStr) {
400009aa:	fdc42783          	lw	a5,-36(s0)
400009ae:	26078163          	beqz	a5,40000c10 <vsnprintf+0x286>

        *pStr = 0;
400009b2:	fdc42783          	lw	a5,-36(s0)
400009b6:	00078023          	sb	zero,0(a5)
    }

    /* Phase string */
    while (*pFormat != 0 && size < length) {
400009ba:	ac99                	j	40000c10 <vsnprintf+0x286>

        /* Normal character */
        if (*pFormat != '%') {
400009bc:	fd442783          	lw	a5,-44(s0)
400009c0:	0007c703          	lbu	a4,0(a5)
400009c4:	02500793          	li	a5,37
400009c8:	02f70863          	beq	a4,a5,400009f8 <vsnprintf+0x6e>

            *pStr++ = *pFormat++;
400009cc:	fd442703          	lw	a4,-44(s0)
400009d0:	00170793          	addi	a5,a4,1
400009d4:	fcf42a23          	sw	a5,-44(s0)
400009d8:	fdc42783          	lw	a5,-36(s0)
400009dc:	00178693          	addi	a3,a5,1
400009e0:	fcd42e23          	sw	a3,-36(s0)
400009e4:	00074703          	lbu	a4,0(a4)
400009e8:	00e78023          	sb	a4,0(a5)
            size++;
400009ec:	fe442783          	lw	a5,-28(s0)
400009f0:	0785                	addi	a5,a5,1
400009f2:	fef42223          	sw	a5,-28(s0)
400009f6:	ac29                	j	40000c10 <vsnprintf+0x286>
        }
        /* Escaped '%' */
        else if (*(pFormat+1) == '%') {
400009f8:	fd442783          	lw	a5,-44(s0)
400009fc:	0785                	addi	a5,a5,1
400009fe:	0007c703          	lbu	a4,0(a5)
40000a02:	02500793          	li	a5,37
40000a06:	02f71763          	bne	a4,a5,40000a34 <vsnprintf+0xaa>

            *pStr++ = '%';
40000a0a:	fdc42783          	lw	a5,-36(s0)
40000a0e:	00178713          	addi	a4,a5,1
40000a12:	fce42e23          	sw	a4,-36(s0)
40000a16:	02500713          	li	a4,37
40000a1a:	00e78023          	sb	a4,0(a5)
            pFormat += 2;
40000a1e:	fd442783          	lw	a5,-44(s0)
40000a22:	0789                	addi	a5,a5,2
40000a24:	fcf42a23          	sw	a5,-44(s0)
            size++;
40000a28:	fe442783          	lw	a5,-28(s0)
40000a2c:	0785                	addi	a5,a5,1
40000a2e:	fef42223          	sw	a5,-28(s0)
40000a32:	aaf9                	j	40000c10 <vsnprintf+0x286>
        }
        /* Token delimiter */
        else {

            fill = ' ';
40000a34:	02000793          	li	a5,32
40000a38:	fef407a3          	sb	a5,-17(s0)
            width = 0;
40000a3c:	fe040723          	sb	zero,-18(s0)
            pFormat++;
40000a40:	fd442783          	lw	a5,-44(s0)
40000a44:	0785                	addi	a5,a5,1
40000a46:	fcf42a23          	sw	a5,-44(s0)

            /* Parse filler */
            if (*pFormat == '0') {
40000a4a:	fd442783          	lw	a5,-44(s0)
40000a4e:	0007c703          	lbu	a4,0(a5)
40000a52:	03000793          	li	a5,48
40000a56:	04f71563          	bne	a4,a5,40000aa0 <vsnprintf+0x116>

                fill = '0';
40000a5a:	03000793          	li	a5,48
40000a5e:	fef407a3          	sb	a5,-17(s0)
                pFormat++;
40000a62:	fd442783          	lw	a5,-44(s0)
40000a66:	0785                	addi	a5,a5,1
40000a68:	fcf42a23          	sw	a5,-44(s0)
            }

            /* Parse width */
            while ((*pFormat >= '0') && (*pFormat <= '9')) {
40000a6c:	a815                	j	40000aa0 <vsnprintf+0x116>

                width = (width*10) + *pFormat-'0';
40000a6e:	fee44783          	lbu	a5,-18(s0)
40000a72:	873e                	mv	a4,a5
40000a74:	87ba                	mv	a5,a4
40000a76:	078a                	slli	a5,a5,0x2
40000a78:	97ba                	add	a5,a5,a4
40000a7a:	0786                	slli	a5,a5,0x1
40000a7c:	0ff7f713          	zext.b	a4,a5
40000a80:	fd442783          	lw	a5,-44(s0)
40000a84:	0007c783          	lbu	a5,0(a5)
40000a88:	97ba                	add	a5,a5,a4
40000a8a:	0ff7f793          	zext.b	a5,a5
40000a8e:	fd078793          	addi	a5,a5,-48
40000a92:	fef40723          	sb	a5,-18(s0)
                pFormat++;
40000a96:	fd442783          	lw	a5,-44(s0)
40000a9a:	0785                	addi	a5,a5,1
40000a9c:	fcf42a23          	sw	a5,-44(s0)
            while ((*pFormat >= '0') && (*pFormat <= '9')) {
40000aa0:	fd442783          	lw	a5,-44(s0)
40000aa4:	0007c703          	lbu	a4,0(a5)
40000aa8:	02f00793          	li	a5,47
40000aac:	00e7fa63          	bgeu	a5,a4,40000ac0 <vsnprintf+0x136>
40000ab0:	fd442783          	lw	a5,-44(s0)
40000ab4:	0007c703          	lbu	a4,0(a5)
40000ab8:	03900793          	li	a5,57
40000abc:	fae7f9e3          	bgeu	a5,a4,40000a6e <vsnprintf+0xe4>
            }

            /* Check if there is enough space */
            if (size + width > length) {
40000ac0:	fee44703          	lbu	a4,-18(s0)
40000ac4:	fe442783          	lw	a5,-28(s0)
40000ac8:	97ba                	add	a5,a5,a4
40000aca:	873e                	mv	a4,a5
40000acc:	fd842783          	lw	a5,-40(s0)
40000ad0:	00e7fe63          	bgeu	a5,a4,40000aec <vsnprintf+0x162>

                width = length - size;
40000ad4:	fd842783          	lw	a5,-40(s0)
40000ad8:	0ff7f713          	zext.b	a4,a5
40000adc:	fe442783          	lw	a5,-28(s0)
40000ae0:	0ff7f793          	zext.b	a5,a5
40000ae4:	40f707b3          	sub	a5,a4,a5
40000ae8:	fef40723          	sb	a5,-18(s0)
            }

            /* Parse type */
            switch (*pFormat) {
40000aec:	fd442783          	lw	a5,-44(s0)
40000af0:	0007c783          	lbu	a5,0(a5)
40000af4:	fa878793          	addi	a5,a5,-88
40000af8:	02000713          	li	a4,32
40000afc:	0ef76563          	bltu	a4,a5,40000be6 <vsnprintf+0x25c>
40000b00:	00279713          	slli	a4,a5,0x2
40000b04:	400067b7          	lui	a5,0x40006
40000b08:	5cc78793          	addi	a5,a5,1484 # 400065cc <_tdata_start+0x30>
40000b0c:	97ba                	add	a5,a5,a4
40000b0e:	439c                	lw	a5,0(a5)
40000b10:	8782                	jr	a5
            case 'd':
            case 'i': num = PutSignedInt(pStr, fill, width, va_arg(ap, signed int)); break;
40000b12:	fee44603          	lbu	a2,-18(s0)
40000b16:	fd042783          	lw	a5,-48(s0)
40000b1a:	00478713          	addi	a4,a5,4
40000b1e:	fce42823          	sw	a4,-48(s0)
40000b22:	4398                	lw	a4,0(a5)
40000b24:	fef44783          	lbu	a5,-17(s0)
40000b28:	86ba                	mv	a3,a4
40000b2a:	85be                	mv	a1,a5
40000b2c:	fdc42503          	lw	a0,-36(s0)
40000b30:	3ee1                	jal	40000708 <PutSignedInt>
40000b32:	fea42423          	sw	a0,-24(s0)
40000b36:	a855                	j	40000bea <vsnprintf+0x260>
            case 'u': num = PutUnsignedInt(pStr, fill, width, va_arg(ap, unsigned int)); break;
40000b38:	fee44603          	lbu	a2,-18(s0)
40000b3c:	fd042783          	lw	a5,-48(s0)
40000b40:	00478713          	addi	a4,a5,4
40000b44:	fce42823          	sw	a4,-48(s0)
40000b48:	4398                	lw	a4,0(a5)
40000b4a:	fef44783          	lbu	a5,-17(s0)
40000b4e:	86ba                	mv	a3,a4
40000b50:	85be                	mv	a1,a5
40000b52:	fdc42503          	lw	a0,-36(s0)
40000b56:	34dd                	jal	4000063c <PutUnsignedInt>
40000b58:	fea42423          	sw	a0,-24(s0)
40000b5c:	a079                	j	40000bea <vsnprintf+0x260>
            case 'x': num = PutHexa(pStr, fill, width, 0, va_arg(ap, unsigned int)); break;
40000b5e:	fee44603          	lbu	a2,-18(s0)
40000b62:	fd042783          	lw	a5,-48(s0)
40000b66:	00478713          	addi	a4,a5,4
40000b6a:	fce42823          	sw	a4,-48(s0)
40000b6e:	4398                	lw	a4,0(a5)
40000b70:	fef44783          	lbu	a5,-17(s0)
40000b74:	4681                	li	a3,0
40000b76:	85be                	mv	a1,a5
40000b78:	fdc42503          	lw	a0,-36(s0)
40000b7c:	31d5                	jal	40000860 <PutHexa>
40000b7e:	fea42423          	sw	a0,-24(s0)
40000b82:	a0a5                	j	40000bea <vsnprintf+0x260>
            case 'X': num = PutHexa(pStr, fill, width, 1, va_arg(ap, unsigned int)); break;
40000b84:	fee44603          	lbu	a2,-18(s0)
40000b88:	fd042783          	lw	a5,-48(s0)
40000b8c:	00478713          	addi	a4,a5,4
40000b90:	fce42823          	sw	a4,-48(s0)
40000b94:	4398                	lw	a4,0(a5)
40000b96:	fef44783          	lbu	a5,-17(s0)
40000b9a:	4685                	li	a3,1
40000b9c:	85be                	mv	a1,a5
40000b9e:	fdc42503          	lw	a0,-36(s0)
40000ba2:	397d                	jal	40000860 <PutHexa>
40000ba4:	fea42423          	sw	a0,-24(s0)
40000ba8:	a089                	j	40000bea <vsnprintf+0x260>
            case 's': num = PutString(pStr, va_arg(ap, char *)); break;
40000baa:	fd042783          	lw	a5,-48(s0)
40000bae:	00478713          	addi	a4,a5,4
40000bb2:	fce42823          	sw	a4,-48(s0)
40000bb6:	439c                	lw	a5,0(a5)
40000bb8:	85be                	mv	a1,a5
40000bba:	fdc42503          	lw	a0,-36(s0)
40000bbe:	342d                	jal	400005e8 <PutString>
40000bc0:	fea42423          	sw	a0,-24(s0)
40000bc4:	a01d                	j	40000bea <vsnprintf+0x260>
            case 'c': num = PutChar(pStr, va_arg(ap, unsigned int)); break;
40000bc6:	fd042783          	lw	a5,-48(s0)
40000bca:	00478713          	addi	a4,a5,4
40000bce:	fce42823          	sw	a4,-48(s0)
40000bd2:	439c                	lw	a5,0(a5)
40000bd4:	0ff7f793          	zext.b	a5,a5
40000bd8:	85be                	mv	a1,a5
40000bda:	fdc42503          	lw	a0,-36(s0)
40000bde:	32d5                	jal	400005c2 <PutChar>
40000be0:	fea42423          	sw	a0,-24(s0)
40000be4:	a019                	j	40000bea <vsnprintf+0x260>
            default:
                return EOF;
40000be6:	57fd                	li	a5,-1
40000be8:	a895                	j	40000c5c <vsnprintf+0x2d2>
            }

            pFormat++;
40000bea:	fd442783          	lw	a5,-44(s0)
40000bee:	0785                	addi	a5,a5,1
40000bf0:	fcf42a23          	sw	a5,-44(s0)
            pStr += num;
40000bf4:	fe842783          	lw	a5,-24(s0)
40000bf8:	fdc42703          	lw	a4,-36(s0)
40000bfc:	97ba                	add	a5,a5,a4
40000bfe:	fcf42e23          	sw	a5,-36(s0)
            size += num;
40000c02:	fe442703          	lw	a4,-28(s0)
40000c06:	fe842783          	lw	a5,-24(s0)
40000c0a:	97ba                	add	a5,a5,a4
40000c0c:	fef42223          	sw	a5,-28(s0)
    while (*pFormat != 0 && size < length) {
40000c10:	fd442783          	lw	a5,-44(s0)
40000c14:	0007c783          	lbu	a5,0(a5)
40000c18:	c799                	beqz	a5,40000c26 <vsnprintf+0x29c>
40000c1a:	fe442783          	lw	a5,-28(s0)
40000c1e:	fd842703          	lw	a4,-40(s0)
40000c22:	d8e7ede3          	bltu	a5,a4,400009bc <vsnprintf+0x32>
        }
    }

    /* NULL-terminated (final \0 is not counted) */
    if (size < length) {
40000c26:	fe442783          	lw	a5,-28(s0)
40000c2a:	fd842703          	lw	a4,-40(s0)
40000c2e:	00e7f763          	bgeu	a5,a4,40000c3c <vsnprintf+0x2b2>

        *pStr = 0;
40000c32:	fdc42783          	lw	a5,-36(s0)
40000c36:	00078023          	sb	zero,0(a5)
40000c3a:	a839                	j	40000c58 <vsnprintf+0x2ce>
    }
    else {

        *(--pStr) = 0;
40000c3c:	fdc42783          	lw	a5,-36(s0)
40000c40:	17fd                	addi	a5,a5,-1
40000c42:	fcf42e23          	sw	a5,-36(s0)
40000c46:	fdc42783          	lw	a5,-36(s0)
40000c4a:	00078023          	sb	zero,0(a5)
        size--;
40000c4e:	fe442783          	lw	a5,-28(s0)
40000c52:	17fd                	addi	a5,a5,-1
40000c54:	fef42223          	sw	a5,-28(s0)
    }

    return size;
40000c58:	fe442783          	lw	a5,-28(s0)
}
40000c5c:	853e                	mv	a0,a5
40000c5e:	50b2                	lw	ra,44(sp)
40000c60:	5422                	lw	s0,40(sp)
40000c62:	6145                	addi	sp,sp,48
40000c64:	8082                	ret

40000c66 <snprintf>:
 * @param ...     Other arguments
 *
 * @return  The number of characters written.
 */
signed int snprintf(char *pString, size_t length, const char *pFormat, ...)
{
40000c66:	715d                	addi	sp,sp,-80
40000c68:	d606                	sw	ra,44(sp)
40000c6a:	d422                	sw	s0,40(sp)
40000c6c:	1800                	addi	s0,sp,48
40000c6e:	fca42e23          	sw	a0,-36(s0)
40000c72:	fcb42c23          	sw	a1,-40(s0)
40000c76:	fcc42a23          	sw	a2,-44(s0)
40000c7a:	c454                	sw	a3,12(s0)
40000c7c:	c818                	sw	a4,16(s0)
40000c7e:	c85c                	sw	a5,20(s0)
40000c80:	01042c23          	sw	a6,24(s0)
40000c84:	01142e23          	sw	a7,28(s0)
    va_list    ap;
    signed int rc;

    va_start(ap, pFormat);
40000c88:	02040793          	addi	a5,s0,32
40000c8c:	fcf42823          	sw	a5,-48(s0)
40000c90:	fd042783          	lw	a5,-48(s0)
40000c94:	17b1                	addi	a5,a5,-20
40000c96:	fef42423          	sw	a5,-24(s0)
    rc = vsnprintf(pString, length, pFormat, ap);
40000c9a:	fe842783          	lw	a5,-24(s0)
40000c9e:	86be                	mv	a3,a5
40000ca0:	fd442603          	lw	a2,-44(s0)
40000ca4:	fd842583          	lw	a1,-40(s0)
40000ca8:	fdc42503          	lw	a0,-36(s0)
40000cac:	39f9                	jal	4000098a <vsnprintf>
40000cae:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return rc;
40000cb2:	fec42783          	lw	a5,-20(s0)
}
40000cb6:	853e                	mv	a0,a5
40000cb8:	50b2                	lw	ra,44(sp)
40000cba:	5422                	lw	s0,40(sp)
40000cbc:	6161                	addi	sp,sp,80
40000cbe:	8082                	ret

40000cc0 <vsprintf>:
 * @param ap       Argument list.
 *
 * @return  The number of characters written.
 */
signed int vsprintf(char *pString, const char *pFormat, va_list ap)
{
40000cc0:	1101                	addi	sp,sp,-32
40000cc2:	ce06                	sw	ra,28(sp)
40000cc4:	cc22                	sw	s0,24(sp)
40000cc6:	1000                	addi	s0,sp,32
40000cc8:	fea42623          	sw	a0,-20(s0)
40000ccc:	feb42423          	sw	a1,-24(s0)
40000cd0:	fec42223          	sw	a2,-28(s0)
   return vsnprintf(pString, MAX_STRING_SIZE, pFormat, ap);
40000cd4:	fe442683          	lw	a3,-28(s0)
40000cd8:	fe842603          	lw	a2,-24(s0)
40000cdc:	15e00593          	li	a1,350
40000ce0:	fec42503          	lw	a0,-20(s0)
40000ce4:	315d                	jal	4000098a <vsnprintf>
40000ce6:	87aa                	mv	a5,a0
}
40000ce8:	853e                	mv	a0,a5
40000cea:	40f2                	lw	ra,28(sp)
40000cec:	4462                	lw	s0,24(sp)
40000cee:	6105                	addi	sp,sp,32
40000cf0:	8082                	ret

40000cf2 <vfprintf>:
 * @param pStream  Output stream.
 * @param pFormat  Format string
 * @param ap       Argument list.
 */
signed int vfprintf(FILE *pStream, const char *pFormat, va_list ap)
{
40000cf2:	7161                	addi	sp,sp,-432
40000cf4:	1a112623          	sw	ra,428(sp)
40000cf8:	1a812423          	sw	s0,424(sp)
40000cfc:	1b00                	addi	s0,sp,432
40000cfe:	e4a42e23          	sw	a0,-420(s0)
40000d02:	e4b42c23          	sw	a1,-424(s0)
40000d06:	e4c42a23          	sw	a2,-428(s0)
    char pStr[MAX_STRING_SIZE];
    char pError[] = "stdio.c: increase MAX_STRING_SIZE\n\r";
40000d0a:	400067b7          	lui	a5,0x40006
40000d0e:	65078793          	addi	a5,a5,1616 # 40006650 <_tdata_start+0xb4>
40000d12:	0007a303          	lw	t1,0(a5)
40000d16:	0047a883          	lw	a7,4(a5)
40000d1a:	0087a803          	lw	a6,8(a5)
40000d1e:	47c8                	lw	a0,12(a5)
40000d20:	4b8c                	lw	a1,16(a5)
40000d22:	4bd0                	lw	a2,20(a5)
40000d24:	4f94                	lw	a3,24(a5)
40000d26:	4fd8                	lw	a4,28(a5)
40000d28:	539c                	lw	a5,32(a5)
40000d2a:	e6642623          	sw	t1,-404(s0)
40000d2e:	e7142823          	sw	a7,-400(s0)
40000d32:	e7042a23          	sw	a6,-396(s0)
40000d36:	e6a42c23          	sw	a0,-392(s0)
40000d3a:	e6b42e23          	sw	a1,-388(s0)
40000d3e:	e8c42023          	sw	a2,-384(s0)
40000d42:	e8d42223          	sw	a3,-380(s0)
40000d46:	e8e42423          	sw	a4,-376(s0)
40000d4a:	e8f42623          	sw	a5,-372(s0)

    /* Write formatted string in buffer */
    if (vsprintf(pStr, pFormat, ap) >= MAX_STRING_SIZE) {
40000d4e:	e9040793          	addi	a5,s0,-368
40000d52:	e5442603          	lw	a2,-428(s0)
40000d56:	e5842583          	lw	a1,-424(s0)
40000d5a:	853e                	mv	a0,a5
40000d5c:	3795                	jal	40000cc0 <vsprintf>
40000d5e:	872a                	mv	a4,a0
40000d60:	15d00793          	li	a5,349
40000d64:	00e7dc63          	bge	a5,a4,40000d7c <vfprintf+0x8a>

        fputs(pError, stderr);
40000d68:	8801a783          	lw	a5,-1920(gp) # 40006848 <_impure_ptr>
40000d6c:	47d8                	lw	a4,12(a5)
40000d6e:	e6c40793          	addi	a5,s0,-404
40000d72:	85ba                	mv	a1,a4
40000d74:	853e                	mv	a0,a5
40000d76:	22f1                	jal	40000f42 <fputs>
        while (1); /* Increase MAX_STRING_SIZE */
40000d78:	0001                	nop
40000d7a:	bffd                	j	40000d78 <vfprintf+0x86>
    }

    /* Display string */
    return fputs(pStr, pStream);
40000d7c:	e9040793          	addi	a5,s0,-368
40000d80:	e5c42583          	lw	a1,-420(s0)
40000d84:	853e                	mv	a0,a5
40000d86:	2a75                	jal	40000f42 <fputs>
40000d88:	87aa                	mv	a5,a0
}
40000d8a:	853e                	mv	a0,a5
40000d8c:	1ac12083          	lw	ra,428(sp)
40000d90:	1a812403          	lw	s0,424(sp)
40000d94:	615d                	addi	sp,sp,432
40000d96:	8082                	ret

40000d98 <vprintf>:
 *
 * @param pFormat  Format string.
 * @param ap  Argument list.
 */
signed int vprintf(const char *pFormat, va_list ap)
{
40000d98:	1101                	addi	sp,sp,-32
40000d9a:	ce06                	sw	ra,28(sp)
40000d9c:	cc22                	sw	s0,24(sp)
40000d9e:	1000                	addi	s0,sp,32
40000da0:	fea42623          	sw	a0,-20(s0)
40000da4:	feb42423          	sw	a1,-24(s0)
    return vfprintf(stdout, pFormat, ap);
40000da8:	8801a783          	lw	a5,-1920(gp) # 40006848 <_impure_ptr>
40000dac:	479c                	lw	a5,8(a5)
40000dae:	fe842603          	lw	a2,-24(s0)
40000db2:	fec42583          	lw	a1,-20(s0)
40000db6:	853e                	mv	a0,a5
40000db8:	3f2d                	jal	40000cf2 <vfprintf>
40000dba:	87aa                	mv	a5,a0
}
40000dbc:	853e                	mv	a0,a5
40000dbe:	40f2                	lw	ra,28(sp)
40000dc0:	4462                	lw	s0,24(sp)
40000dc2:	6105                	addi	sp,sp,32
40000dc4:	8082                	ret

40000dc6 <fprintf>:
 *
 * @param pStream  Output stream.
 * @param pFormat  Format string.
 */
signed int fprintf(FILE *pStream, const char *pFormat, ...)
{
40000dc6:	715d                	addi	sp,sp,-80
40000dc8:	d606                	sw	ra,44(sp)
40000dca:	d422                	sw	s0,40(sp)
40000dcc:	1800                	addi	s0,sp,48
40000dce:	fca42e23          	sw	a0,-36(s0)
40000dd2:	fcb42c23          	sw	a1,-40(s0)
40000dd6:	c410                	sw	a2,8(s0)
40000dd8:	c454                	sw	a3,12(s0)
40000dda:	c818                	sw	a4,16(s0)
40000ddc:	c85c                	sw	a5,20(s0)
40000dde:	01042c23          	sw	a6,24(s0)
40000de2:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    /* Forward call to vfprintf */
    va_start(ap, pFormat);
40000de6:	02040793          	addi	a5,s0,32
40000dea:	fcf42a23          	sw	a5,-44(s0)
40000dee:	fd442783          	lw	a5,-44(s0)
40000df2:	17a1                	addi	a5,a5,-24
40000df4:	fef42423          	sw	a5,-24(s0)
    result = vfprintf(pStream, pFormat, ap);
40000df8:	fe842783          	lw	a5,-24(s0)
40000dfc:	863e                	mv	a2,a5
40000dfe:	fd842583          	lw	a1,-40(s0)
40000e02:	fdc42503          	lw	a0,-36(s0)
40000e06:	35f5                	jal	40000cf2 <vfprintf>
40000e08:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
40000e0c:	fec42783          	lw	a5,-20(s0)
}
40000e10:	853e                	mv	a0,a5
40000e12:	50b2                	lw	ra,44(sp)
40000e14:	5422                	lw	s0,40(sp)
40000e16:	6161                	addi	sp,sp,80
40000e18:	8082                	ret

40000e1a <printf>:
 *         arguments.
 *
 * @param  pFormat  Format string.
 */
signed int printf(const char *pFormat, ...)
{
40000e1a:	715d                	addi	sp,sp,-80
40000e1c:	d606                	sw	ra,44(sp)
40000e1e:	d422                	sw	s0,40(sp)
40000e20:	1800                	addi	s0,sp,48
40000e22:	fca42e23          	sw	a0,-36(s0)
40000e26:	c04c                	sw	a1,4(s0)
40000e28:	c410                	sw	a2,8(s0)
40000e2a:	c454                	sw	a3,12(s0)
40000e2c:	c818                	sw	a4,16(s0)
40000e2e:	c85c                	sw	a5,20(s0)
40000e30:	01042c23          	sw	a6,24(s0)
40000e34:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    /* Forward call to vprintf */
    va_start(ap, pFormat);
40000e38:	02040793          	addi	a5,s0,32
40000e3c:	fcf42c23          	sw	a5,-40(s0)
40000e40:	fd842783          	lw	a5,-40(s0)
40000e44:	1791                	addi	a5,a5,-28
40000e46:	fef42423          	sw	a5,-24(s0)
    result = vprintf(pFormat, ap);
40000e4a:	fe842783          	lw	a5,-24(s0)
40000e4e:	85be                	mv	a1,a5
40000e50:	fdc42503          	lw	a0,-36(s0)
40000e54:	3791                	jal	40000d98 <vprintf>
40000e56:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
40000e5a:	fec42783          	lw	a5,-20(s0)
}
40000e5e:	853e                	mv	a0,a5
40000e60:	50b2                	lw	ra,44(sp)
40000e62:	5422                	lw	s0,40(sp)
40000e64:	6161                	addi	sp,sp,80
40000e66:	8082                	ret

40000e68 <sprintf>:
 *
 * @param pStr     torage string.
 * @param pFormat  Format string.
 */
signed int sprintf(char *pStr, const char *pFormat, ...)
{
40000e68:	715d                	addi	sp,sp,-80
40000e6a:	d606                	sw	ra,44(sp)
40000e6c:	d422                	sw	s0,40(sp)
40000e6e:	1800                	addi	s0,sp,48
40000e70:	fca42e23          	sw	a0,-36(s0)
40000e74:	fcb42c23          	sw	a1,-40(s0)
40000e78:	c410                	sw	a2,8(s0)
40000e7a:	c454                	sw	a3,12(s0)
40000e7c:	c818                	sw	a4,16(s0)
40000e7e:	c85c                	sw	a5,20(s0)
40000e80:	01042c23          	sw	a6,24(s0)
40000e84:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    // Forward call to vsprintf
    va_start(ap, pFormat);
40000e88:	02040793          	addi	a5,s0,32
40000e8c:	fcf42a23          	sw	a5,-44(s0)
40000e90:	fd442783          	lw	a5,-44(s0)
40000e94:	17a1                	addi	a5,a5,-24
40000e96:	fef42423          	sw	a5,-24(s0)
    result = vsprintf(pStr, pFormat, ap);
40000e9a:	fe842783          	lw	a5,-24(s0)
40000e9e:	863e                	mv	a2,a5
40000ea0:	fd842583          	lw	a1,-40(s0)
40000ea4:	fdc42503          	lw	a0,-36(s0)
40000ea8:	3d21                	jal	40000cc0 <vsprintf>
40000eaa:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
40000eae:	fec42783          	lw	a5,-20(s0)
}
40000eb2:	853e                	mv	a0,a5
40000eb4:	50b2                	lw	ra,44(sp)
40000eb6:	5422                	lw	s0,40(sp)
40000eb8:	6161                	addi	sp,sp,80
40000eba:	8082                	ret

40000ebc <puts>:
 * @brief  Outputs a string on stdout.
 *
 * @param pStr  String to output.
 */
signed int puts(const char *pStr)
{
40000ebc:	7179                	addi	sp,sp,-48
40000ebe:	d606                	sw	ra,44(sp)
40000ec0:	d422                	sw	s0,40(sp)
40000ec2:	1800                	addi	s0,sp,48
40000ec4:	fca42e23          	sw	a0,-36(s0)
    signed int i = fputs(pStr, stdout);
40000ec8:	8801a783          	lw	a5,-1920(gp) # 40006848 <_impure_ptr>
40000ecc:	479c                	lw	a5,8(a5)
40000ece:	85be                	mv	a1,a5
40000ed0:	fdc42503          	lw	a0,-36(s0)
40000ed4:	20bd                	jal	40000f42 <fputs>
40000ed6:	fea42623          	sw	a0,-20(s0)
    fputc('\n', stdout);
40000eda:	8801a783          	lw	a5,-1920(gp) # 40006848 <_impure_ptr>
40000ede:	479c                	lw	a5,8(a5)
40000ee0:	85be                	mv	a1,a5
40000ee2:	4529                	li	a0,10
40000ee4:	2809                	jal	40000ef6 <fputc>

    return i+1;
40000ee6:	fec42783          	lw	a5,-20(s0)
40000eea:	0785                	addi	a5,a5,1
}
40000eec:	853e                	mv	a0,a5
40000eee:	50b2                	lw	ra,44(sp)
40000ef0:	5422                	lw	s0,40(sp)
40000ef2:	6145                	addi	sp,sp,48
40000ef4:	8082                	ret

40000ef6 <fputc>:
 * @param pStream  Output stream.
 * @param The character written if successful, or -1 if the output stream is
 *        not stdout or stderr.
 */
signed int fputc(signed int c, FILE *pStream)
{
40000ef6:	1101                	addi	sp,sp,-32
40000ef8:	ce06                	sw	ra,28(sp)
40000efa:	cc22                	sw	s0,24(sp)
40000efc:	1000                	addi	s0,sp,32
40000efe:	fea42623          	sw	a0,-20(s0)
40000f02:	feb42423          	sw	a1,-24(s0)
    if ((pStream == stdout) || (pStream == stderr)) {
40000f06:	8801a783          	lw	a5,-1920(gp) # 40006848 <_impure_ptr>
40000f0a:	479c                	lw	a5,8(a5)
40000f0c:	fe842703          	lw	a4,-24(s0)
40000f10:	00f70963          	beq	a4,a5,40000f22 <fputc+0x2c>
40000f14:	8801a783          	lw	a5,-1920(gp) # 40006848 <_impure_ptr>
40000f18:	47dc                	lw	a5,12(a5)
40000f1a:	fe842703          	lw	a4,-24(s0)
40000f1e:	00f71c63          	bne	a4,a5,40000f36 <fputc+0x40>

    	PrintChar(c);
40000f22:	fec42783          	lw	a5,-20(s0)
40000f26:	0ff7f793          	zext.b	a5,a5
40000f2a:	853e                	mv	a0,a5
40000f2c:	e74ff0ef          	jal	ra,400005a0 <PrintChar>

        return c;
40000f30:	fec42783          	lw	a5,-20(s0)
40000f34:	a011                	j	40000f38 <fputc+0x42>
    }
    else {

        return EOF;
40000f36:	57fd                	li	a5,-1
    }
}
40000f38:	853e                	mv	a0,a5
40000f3a:	40f2                	lw	ra,28(sp)
40000f3c:	4462                	lw	s0,24(sp)
40000f3e:	6105                	addi	sp,sp,32
40000f40:	8082                	ret

40000f42 <fputs>:
 *
 * @return  Number of characters written if successful, or -1 if the output
 *          stream is not stdout or stderr.
 */
signed int fputs(const char *pStr, FILE *pStream)
{
40000f42:	7179                	addi	sp,sp,-48
40000f44:	d606                	sw	ra,44(sp)
40000f46:	d422                	sw	s0,40(sp)
40000f48:	1800                	addi	s0,sp,48
40000f4a:	fca42e23          	sw	a0,-36(s0)
40000f4e:	fcb42c23          	sw	a1,-40(s0)
    signed int num = 0;
40000f52:	fe042623          	sw	zero,-20(s0)

    while (*pStr != 0) {
40000f56:	a80d                	j	40000f88 <fputs+0x46>

        if (fputc(*pStr, pStream) == -1) {
40000f58:	fdc42783          	lw	a5,-36(s0)
40000f5c:	0007c783          	lbu	a5,0(a5)
40000f60:	fd842583          	lw	a1,-40(s0)
40000f64:	853e                	mv	a0,a5
40000f66:	3f41                	jal	40000ef6 <fputc>
40000f68:	872a                	mv	a4,a0
40000f6a:	57fd                	li	a5,-1
40000f6c:	00f71463          	bne	a4,a5,40000f74 <fputs+0x32>

            return -1;
40000f70:	57fd                	li	a5,-1
40000f72:	a015                	j	40000f96 <fputs+0x54>
        }
        num++;
40000f74:	fec42783          	lw	a5,-20(s0)
40000f78:	0785                	addi	a5,a5,1
40000f7a:	fef42623          	sw	a5,-20(s0)
        pStr++;
40000f7e:	fdc42783          	lw	a5,-36(s0)
40000f82:	0785                	addi	a5,a5,1
40000f84:	fcf42e23          	sw	a5,-36(s0)
    while (*pStr != 0) {
40000f88:	fdc42783          	lw	a5,-36(s0)
40000f8c:	0007c783          	lbu	a5,0(a5)
40000f90:	f7e1                	bnez	a5,40000f58 <fputs+0x16>
    }

    return num;
40000f92:	fec42783          	lw	a5,-20(s0)
}
40000f96:	853e                	mv	a0,a5
40000f98:	50b2                	lw	ra,44(sp)
40000f9a:	5422                	lw	s0,40(sp)
40000f9c:	6145                	addi	sp,sp,48
40000f9e:	8082                	ret

40000fa0 <retarget_init>:
#include "../Include/retarget.h"
#include "../Include/system_k1921vg015.h"
#define SystemCoreClock_uart	SystemCoreClock
//-- Functions -----------------------------------------------------------------
void retarget_init()
{
40000fa0:	1101                	addi	sp,sp,-32
40000fa2:	ce06                	sw	ra,28(sp)
40000fa4:	cc22                	sw	s0,24(sp)
40000fa6:	ca26                	sw	s1,20(sp)
40000fa8:	1000                	addi	s0,sp,32
#if defined RETARGET
    uint32_t baud_icoef = SystemCoreClock_uart / (16 * RETARGET_UART_BAUD);
40000faa:	e101a703          	lw	a4,-496(gp) # 40006dd8 <SystemCoreClock>
40000fae:	001c27b7          	lui	a5,0x1c2
40000fb2:	02f757b3          	divu	a5,a4,a5
40000fb6:	fef42623          	sw	a5,-20(s0)
    uint32_t baud_fcoef = ((SystemCoreClock_uart / (16.0f * RETARGET_UART_BAUD) - baud_icoef) * 64 + 0.5f);
40000fba:	e101a783          	lw	a5,-496(gp) # 40006dd8 <SystemCoreClock>
40000fbe:	853e                	mv	a0,a5
40000fc0:	4b2050ef          	jal	ra,40006472 <__floatunsisf>
40000fc4:	872a                	mv	a4,a0
40000fc6:	400067b7          	lui	a5,0x40006
40000fca:	6747a583          	lw	a1,1652(a5) # 40006674 <_tdata_start+0xd8>
40000fce:	853a                	mv	a0,a4
40000fd0:	303040ef          	jal	ra,40005ad2 <__divsf3>
40000fd4:	87aa                	mv	a5,a0
40000fd6:	84be                	mv	s1,a5
40000fd8:	fec42503          	lw	a0,-20(s0)
40000fdc:	496050ef          	jal	ra,40006472 <__floatunsisf>
40000fe0:	87aa                	mv	a5,a0
40000fe2:	85be                	mv	a1,a5
40000fe4:	8526                	mv	a0,s1
40000fe6:	0ae050ef          	jal	ra,40006094 <__subsf3>
40000fea:	87aa                	mv	a5,a0
40000fec:	873e                	mv	a4,a5
40000fee:	400067b7          	lui	a5,0x40006
40000ff2:	6787a583          	lw	a1,1656(a5) # 40006678 <_tdata_start+0xdc>
40000ff6:	853a                	mv	a0,a4
40000ff8:	5c5040ef          	jal	ra,40005dbc <__mulsf3>
40000ffc:	87aa                	mv	a5,a0
40000ffe:	873e                	mv	a4,a5
40001000:	400067b7          	lui	a5,0x40006
40001004:	67c7a583          	lw	a1,1660(a5) # 4000667c <_tdata_start+0xe0>
40001008:	853a                	mv	a0,a4
4000100a:	760040ef          	jal	ra,4000576a <__addsf3>
4000100e:	87aa                	mv	a5,a0
40001010:	853e                	mv	a0,a5
40001012:	40e050ef          	jal	ra,40006420 <__fixunssfsi>
40001016:	87aa                	mv	a5,a0
40001018:	fef42423          	sw	a5,-24(s0)

    //  GPIO
    RCU->CGCFGAHB_bit.GPIOAEN = 1;
4000101c:	3000e7b7          	lui	a5,0x3000e
40001020:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
40001024:	10076713          	ori	a4,a4,256
40001028:	00e79023          	sh	a4,0(a5)
    RCU->RSTDISAHB_bit.GPIOAEN = 1;
4000102c:	3000e7b7          	lui	a5,0x3000e
40001030:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
40001034:	10076713          	ori	a4,a4,256
40001038:	00e79823          	sh	a4,16(a5)
    RCU->CGCFGAPB_bit.UART0EN = 1;
4000103c:	3000e7b7          	lui	a5,0x3000e
40001040:	4798                	lw	a4,8(a5)
40001042:	04076713          	ori	a4,a4,64
40001046:	c798                	sw	a4,8(a5)
    RCU->RSTDISAPB_bit.UART0EN = 1;
40001048:	3000e7b7          	lui	a5,0x3000e
4000104c:	4f98                	lw	a4,24(a5)
4000104e:	04076713          	ori	a4,a4,64
40001052:	cf98                	sw	a4,24(a5)

    RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN0 = 1;
40001054:	280007b7          	lui	a5,0x28000
40001058:	5fd8                	lw	a4,60(a5)
4000105a:	9b71                	andi	a4,a4,-4
4000105c:	00176713          	ori	a4,a4,1
40001060:	dfd8                	sw	a4,60(a5)
    RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN1 = 1;
40001062:	280007b7          	lui	a5,0x28000
40001066:	5fd8                	lw	a4,60(a5)
40001068:	9b4d                	andi	a4,a4,-13
4000106a:	00476713          	ori	a4,a4,4
4000106e:	dfd8                	sw	a4,60(a5)
    RETARGET_UART_PORT->ALTFUNCSET = (1 << RETARGET_UART_PIN_TX_POS) | (1 << RETARGET_UART_PIN_RX_POS);
40001070:	280007b7          	lui	a5,0x28000
40001074:	470d                	li	a4,3
40001076:	dbd8                	sw	a4,52(a5)

    //  UART0    
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.CLKSEL = RCU_UARTCLKCFG_CLKSEL_HSE;
40001078:	3000e7b7          	lui	a5,0x3000e
4000107c:	5bb4                	lw	a3,112(a5)
4000107e:	fffd0737          	lui	a4,0xfffd0
40001082:	177d                	addi	a4,a4,-1 # fffcffff <__TLS0_BASE__+0xbff8ffff>
40001084:	8ef9                	and	a3,a3,a4
40001086:	6741                	lui	a4,0x10
40001088:	8f55                	or	a4,a4,a3
4000108a:	dbb8                	sw	a4,112(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.DIVEN = 0;
4000108c:	3000e7b7          	lui	a5,0x3000e
40001090:	5bb4                	lw	a3,112(a5)
40001092:	fff00737          	lui	a4,0xfff00
40001096:	177d                	addi	a4,a4,-1 # ffefffff <__TLS0_BASE__+0xbfebffff>
40001098:	8f75                	and	a4,a4,a3
4000109a:	dbb8                	sw	a4,112(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.RSTDIS = 1;
4000109c:	3000e7b7          	lui	a5,0x3000e
400010a0:	5bb8                	lw	a4,112(a5)
400010a2:	10076713          	ori	a4,a4,256
400010a6:	dbb8                	sw	a4,112(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.CLKEN = 1;
400010a8:	3000e7b7          	lui	a5,0x3000e
400010ac:	5bb8                	lw	a4,112(a5)
400010ae:	00176713          	ori	a4,a4,1
400010b2:	dbb8                	sw	a4,112(a5)

    RETARGET_UART->IBRD = baud_icoef;
400010b4:	300067b7          	lui	a5,0x30006
400010b8:	fec42703          	lw	a4,-20(s0)
400010bc:	d3d8                	sw	a4,36(a5)
    RETARGET_UART->FBRD = baud_fcoef;
400010be:	300067b7          	lui	a5,0x30006
400010c2:	fe842703          	lw	a4,-24(s0)
400010c6:	d798                	sw	a4,40(a5)
    RETARGET_UART->LCRH = UART_LCRH_FEN_Msk | (3 << UART_LCRH_WLEN_Pos);
400010c8:	300067b7          	lui	a5,0x30006
400010cc:	07000713          	li	a4,112
400010d0:	d7d8                	sw	a4,44(a5)
    RETARGET_UART->IFLS = 0;  //   
400010d2:	300067b7          	lui	a5,0x30006
400010d6:	0207aa23          	sw	zero,52(a5) # 30006034 <STACK_SIZE+0x30005834>
    RETARGET_UART->CR = UART_CR_TXE_Msk | UART_CR_RXE_Msk | UART_CR_UARTEN_Msk;
400010da:	300067b7          	lui	a5,0x30006
400010de:	30100713          	li	a4,769
400010e2:	db98                	sw	a4,48(a5)
#endif //RETARGET
}
400010e4:	0001                	nop
400010e6:	40f2                	lw	ra,28(sp)
400010e8:	4462                	lw	s0,24(sp)
400010ea:	44d2                	lw	s1,20(sp)
400010ec:	6105                	addi	sp,sp,32
400010ee:	8082                	ret

400010f0 <retarget_get_char>:

int retarget_get_char()
{
400010f0:	1141                	addi	sp,sp,-16
400010f2:	c622                	sw	s0,12(sp)
400010f4:	0800                	addi	s0,sp,16
#if defined RETARGET
    while (RETARGET_UART->FR_bit.RXFE) {
400010f6:	0001                	nop
400010f8:	300067b7          	lui	a5,0x30006
400010fc:	4f9c                	lw	a5,24(a5)
400010fe:	8391                	srli	a5,a5,0x4
40001100:	8b85                	andi	a5,a5,1
40001102:	0ff7f793          	zext.b	a5,a5
40001106:	fbed                	bnez	a5,400010f8 <retarget_get_char+0x8>
    };
    return (int)RETARGET_UART->DR_bit.DATA;
40001108:	300067b7          	lui	a5,0x30006
4000110c:	0007c783          	lbu	a5,0(a5) # 30006000 <STACK_SIZE+0x30005800>
40001110:	0ff7f793          	zext.b	a5,a5
#endif //RETARGET
}
40001114:	853e                	mv	a0,a5
40001116:	4432                	lw	s0,12(sp)
40001118:	0141                	addi	sp,sp,16
4000111a:	8082                	ret

4000111c <retarget_put_char>:

int retarget_put_char(int ch)
{
4000111c:	1101                	addi	sp,sp,-32
4000111e:	ce22                	sw	s0,28(sp)
40001120:	1000                	addi	s0,sp,32
40001122:	fea42623          	sw	a0,-20(s0)
#if defined RETARGET
    while (RETARGET_UART->FR_bit.BUSY) {
40001126:	0001                	nop
40001128:	300067b7          	lui	a5,0x30006
4000112c:	4f9c                	lw	a5,24(a5)
4000112e:	838d                	srli	a5,a5,0x3
40001130:	8b85                	andi	a5,a5,1
40001132:	0ff7f793          	zext.b	a5,a5
40001136:	fbed                	bnez	a5,40001128 <retarget_put_char+0xc>
    };
    RETARGET_UART->DR = ch;
40001138:	300067b7          	lui	a5,0x30006
4000113c:	fec42703          	lw	a4,-20(s0)
40001140:	c398                	sw	a4,0(a5)
#endif //RETARGET
    return 0;
40001142:	4781                	li	a5,0
}
40001144:	853e                	mv	a0,a5
40001146:	4472                	lw	s0,28(sp)
40001148:	6105                	addi	sp,sp,32
4000114a:	8082                	ret

4000114c <SystemCoreClockUpdate>:
uint32_t SystemPll1Clock; // System PLL1Clock Frequency
uint32_t USBClock; 		  // USB Clock Frequency (USB PLL Clock)

//-- Functions -----------------------------------------------------------------
void SystemCoreClockUpdate(void)
{
4000114c:	7139                	addi	sp,sp,-64
4000114e:	de22                	sw	s0,60(sp)
40001150:	0080                	addi	s0,sp,64
    uint32_t current_sysclk;
    uint32_t pll_refclk, pll_refdiv, pll_frac, pll_fbdiv, pll_pd0a, pll_pd0b, pll_pd1a, pll_pd1b = 1;
40001152:	4785                	li	a5,1
40001154:	fef42423          	sw	a5,-24(s0)
    current_sysclk = RCU->CLKSTAT_bit.SRC;
40001158:	3000e7b7          	lui	a5,0x3000e
4000115c:	5fdc                	lw	a5,60(a5)
4000115e:	8b8d                	andi	a5,a5,3
40001160:	0ff7f793          	zext.b	a5,a5
40001164:	fef42223          	sw	a5,-28(s0)
  	pll_refclk = HSECLK_VAL;
40001168:	00f427b7          	lui	a5,0xf42
4000116c:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
40001170:	fef42023          	sw	a5,-32(s0)
   	pll_fbdiv = RCU->PLLSYSCFG2_bit.FBDIV;
40001174:	3000e7b7          	lui	a5,0x3000e
40001178:	4fbc                	lw	a5,88(a5)
4000117a:	873e                	mv	a4,a5
4000117c:	6785                	lui	a5,0x1
4000117e:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
40001180:	8ff9                	and	a5,a5,a4
40001182:	07c2                	slli	a5,a5,0x10
40001184:	83c1                	srli	a5,a5,0x10
40001186:	fcf42e23          	sw	a5,-36(s0)
   	pll_refdiv = RCU->PLLSYSCFG0_bit.REFDIV;
4000118a:	3000e7b7          	lui	a5,0x3000e
4000118e:	4bbc                	lw	a5,80(a5)
40001190:	839d                	srli	a5,a5,0x7
40001192:	03f7f793          	andi	a5,a5,63
40001196:	0ff7f793          	zext.b	a5,a5
4000119a:	fcf42c23          	sw	a5,-40(s0)
   	pll_pd0a = RCU->PLLSYSCFG0_bit.PD0A;
4000119e:	3000e7b7          	lui	a5,0x3000e
400011a2:	4bbc                	lw	a5,80(a5)
400011a4:	83b5                	srli	a5,a5,0xd
400011a6:	8b9d                	andi	a5,a5,7
400011a8:	0ff7f793          	zext.b	a5,a5
400011ac:	fcf42a23          	sw	a5,-44(s0)
   	pll_pd0b = RCU->PLLSYSCFG0_bit.PD0B;
400011b0:	3000e7b7          	lui	a5,0x3000e
400011b4:	4bbc                	lw	a5,80(a5)
400011b6:	83c1                	srli	a5,a5,0x10
400011b8:	03f7f793          	andi	a5,a5,63
400011bc:	0ff7f793          	zext.b	a5,a5
400011c0:	fcf42823          	sw	a5,-48(s0)
   	pll_pd1a = RCU->PLLSYSCFG0_bit.PD1A;
400011c4:	3000e7b7          	lui	a5,0x3000e
400011c8:	4bbc                	lw	a5,80(a5)
400011ca:	83d9                	srli	a5,a5,0x16
400011cc:	8b9d                	andi	a5,a5,7
400011ce:	0ff7f793          	zext.b	a5,a5
400011d2:	fcf42623          	sw	a5,-52(s0)
   	pll_pd1b = RCU->PLLSYSCFG0_bit.PD1B;
400011d6:	3000e7b7          	lui	a5,0x3000e
400011da:	4bbc                	lw	a5,80(a5)
400011dc:	83e5                	srli	a5,a5,0x19
400011de:	03f7f793          	andi	a5,a5,63
400011e2:	0ff7f793          	zext.b	a5,a5
400011e6:	fef42423          	sw	a5,-24(s0)
   	if (RCU->PLLSYSCFG0_bit.DSMEN) pll_frac = RCU->PLLSYSCFG1_bit.FRAC;
400011ea:	3000e7b7          	lui	a5,0x3000e
400011ee:	4bbc                	lw	a5,80(a5)
400011f0:	8391                	srli	a5,a5,0x4
400011f2:	8b85                	andi	a5,a5,1
400011f4:	0ff7f793          	zext.b	a5,a5
400011f8:	cb99                	beqz	a5,4000120e <SystemCoreClockUpdate+0xc2>
400011fa:	3000e7b7          	lui	a5,0x3000e
400011fe:	4bf8                	lw	a4,84(a5)
40001200:	010007b7          	lui	a5,0x1000
40001204:	17fd                	addi	a5,a5,-1 # ffffff <STACK_SIZE+0xfff7ff>
40001206:	8ff9                	and	a5,a5,a4
40001208:	fef42623          	sw	a5,-20(s0)
4000120c:	a019                	j	40001212 <SystemCoreClockUpdate+0xc6>
   	else pll_frac = 0;
4000120e:	fe042623          	sw	zero,-20(s0)

   	SystemPll0Clock = (pll_refclk * (pll_fbdiv+pll_frac/(1 << 24))) / (pll_refdiv * (1+pll_pd0a) * (1+pll_pd0b));
40001212:	fec42783          	lw	a5,-20(s0)
40001216:	0187d713          	srli	a4,a5,0x18
4000121a:	fdc42783          	lw	a5,-36(s0)
4000121e:	973e                	add	a4,a4,a5
40001220:	fe042783          	lw	a5,-32(s0)
40001224:	02f70733          	mul	a4,a4,a5
40001228:	fd442783          	lw	a5,-44(s0)
4000122c:	00178693          	addi	a3,a5,1
40001230:	fd842783          	lw	a5,-40(s0)
40001234:	02f686b3          	mul	a3,a3,a5
40001238:	fd042783          	lw	a5,-48(s0)
4000123c:	0785                	addi	a5,a5,1
4000123e:	02f687b3          	mul	a5,a3,a5
40001242:	02f75733          	divu	a4,a4,a5
40001246:	e0e1aa23          	sw	a4,-492(gp) # 40006ddc <SystemPll0Clock>
   	SystemPll1Clock = (pll_refclk * (pll_fbdiv+pll_frac/(1 << 24))) / (pll_refdiv * (1+pll_pd1a) * (1+pll_pd1b));
4000124a:	fec42783          	lw	a5,-20(s0)
4000124e:	0187d713          	srli	a4,a5,0x18
40001252:	fdc42783          	lw	a5,-36(s0)
40001256:	973e                	add	a4,a4,a5
40001258:	fe042783          	lw	a5,-32(s0)
4000125c:	02f70733          	mul	a4,a4,a5
40001260:	fcc42783          	lw	a5,-52(s0)
40001264:	00178693          	addi	a3,a5,1
40001268:	fd842783          	lw	a5,-40(s0)
4000126c:	02f686b3          	mul	a3,a3,a5
40001270:	fe842783          	lw	a5,-24(s0)
40001274:	0785                	addi	a5,a5,1
40001276:	02f687b3          	mul	a5,a3,a5
4000127a:	02f75733          	divu	a4,a4,a5
4000127e:	e0e1ac23          	sw	a4,-488(gp) # 40006de0 <SystemPll1Clock>
    switch (current_sysclk) {
40001282:	fe442703          	lw	a4,-28(s0)
40001286:	478d                	li	a5,3
40001288:	04f70d63          	beq	a4,a5,400012e2 <SystemCoreClockUpdate+0x196>
4000128c:	fe442703          	lw	a4,-28(s0)
40001290:	478d                	li	a5,3
40001292:	04e7ec63          	bltu	a5,a4,400012ea <SystemCoreClockUpdate+0x19e>
40001296:	fe442703          	lw	a4,-28(s0)
4000129a:	4789                	li	a5,2
4000129c:	02f70e63          	beq	a4,a5,400012d8 <SystemCoreClockUpdate+0x18c>
400012a0:	fe442703          	lw	a4,-28(s0)
400012a4:	4789                	li	a5,2
400012a6:	04e7e263          	bltu	a5,a4,400012ea <SystemCoreClockUpdate+0x19e>
400012aa:	fe442783          	lw	a5,-28(s0)
400012ae:	c799                	beqz	a5,400012bc <SystemCoreClockUpdate+0x170>
400012b0:	fe442703          	lw	a4,-28(s0)
400012b4:	4785                	li	a5,1
400012b6:	00f70a63          	beq	a4,a5,400012ca <SystemCoreClockUpdate+0x17e>
    case RCU_CLKSTAT_SRC_LSICLK:
    	SystemCoreClock = LSICLK_VAL;
        break;
    }

}
400012ba:	a805                	j	400012ea <SystemCoreClockUpdate+0x19e>
        SystemCoreClock = HSICLK_VAL;
400012bc:	000f4737          	lui	a4,0xf4
400012c0:	24070713          	addi	a4,a4,576 # f4240 <STACK_SIZE+0xf3a40>
400012c4:	e0e1a823          	sw	a4,-496(gp) # 40006dd8 <SystemCoreClock>
        break;
400012c8:	a00d                	j	400012ea <SystemCoreClockUpdate+0x19e>
        SystemCoreClock = HSECLK_VAL;
400012ca:	00f42737          	lui	a4,0xf42
400012ce:	40070713          	addi	a4,a4,1024 # f42400 <STACK_SIZE+0xf41c00>
400012d2:	e0e1a823          	sw	a4,-496(gp) # 40006dd8 <SystemCoreClock>
        break;
400012d6:	a811                	j	400012ea <SystemCoreClockUpdate+0x19e>
    	SystemCoreClock = SystemPll0Clock;
400012d8:	e141a703          	lw	a4,-492(gp) # 40006ddc <SystemPll0Clock>
400012dc:	e0e1a823          	sw	a4,-496(gp) # 40006dd8 <SystemCoreClock>
    	break;
400012e0:	a029                	j	400012ea <SystemCoreClockUpdate+0x19e>
    	SystemCoreClock = LSICLK_VAL;
400012e2:	6721                	lui	a4,0x8
400012e4:	e0e1a823          	sw	a4,-496(gp) # 40006dd8 <SystemCoreClock>
        break;
400012e8:	0001                	nop
}
400012ea:	0001                	nop
400012ec:	5472                	lw	s0,60(sp)
400012ee:	6121                	addi	sp,sp,64
400012f0:	8082                	ret

400012f2 <ClkInit>:

void ClkInit()
{
400012f2:	1101                	addi	sp,sp,-32
400012f4:	ce22                	sw	s0,28(sp)
400012f6:	1000                	addi	s0,sp,32
    uint32_t timeout_counter = 0;
400012f8:	fe042623          	sw	zero,-20(s0)
    uint32_t sysclk_source;

    //clockout control
    #ifndef CKO_NONE
        //C7 clockout
        RCU->CGCFGAHB_bit.GPIOCEN = 1;
400012fc:	3000e7b7          	lui	a5,0x3000e
40001300:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
40001304:	40076713          	ori	a4,a4,1024
40001308:	00e79023          	sh	a4,0(a5)
        RCU->RSTDISAHB_bit.GPIOCEN = 1;
4000130c:	3000e7b7          	lui	a5,0x3000e
40001310:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
40001314:	40076713          	ori	a4,a4,1024
40001318:	00e79823          	sh	a4,16(a5)
        GPIOC->ALTFUNCNUM_bit.PIN7 = 3;
4000131c:	280027b7          	lui	a5,0x28002
40001320:	5fd4                	lw	a3,60(a5)
40001322:	6731                	lui	a4,0xc
40001324:	8f55                	or	a4,a4,a3
40001326:	dfd8                	sw	a4,60(a5)
        GPIOC->ALTFUNCSET_bit.PIN7 = 1;
40001328:	280027b7          	lui	a5,0x28002
4000132c:	0347d703          	lhu	a4,52(a5) # 28002034 <STACK_SIZE+0x28001834>
40001330:	08076713          	ori	a4,a4,128
40001334:	02e79a23          	sh	a4,52(a5)
        RCU->CLKOUTCFG = (RCU_CLKOUTCFG_CLKSEL_HSE << RCU_CLKOUTCFG_CLKSEL_Pos) |
				  	  	  (1 << RCU_CLKOUTCFG_DIVN_Pos) |
						  (0 << RCU_CLKOUTCFG_DIVEN_Pos) |
						  RCU_CLKOUTCFG_RSTDIS_Msk | RCU_CLKOUTCFG_CLKEN_Msk; //CKO = HSECLK
    #elif defined CKO_PLL0
        RCU->CLKOUTCFG = (RCU_CLKOUTCFG_CLKSEL_PLL0 << RCU_CLKOUTCFG_CLKSEL_Pos) |
40001338:	3000e7b7          	lui	a5,0x3000e
4000133c:	6745                	lui	a4,0x11
4000133e:	12170713          	addi	a4,a4,289 # 11121 <STACK_SIZE+0x10921>
40001342:	0ae7ae23          	sw	a4,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
	RCU->PLLSYSCFG2 = 100;         //FBDIV
#elif (HSECLK_VAL == 16000000)
// Fout0 = 50 000 000 Hz
// Fout1 = 12 500 000 Hz
	RCU->PLLSYSCFG0 =( 7 << RCU_PLLSYSCFG0_PD1B_Pos) |  //PD1B
40001346:	3000e7b7          	lui	a5,0x3000e
4000134a:	0fc16737          	lui	a4,0xfc16
4000134e:	10770713          	addi	a4,a4,263 # fc16107 <STACK_SIZE+0xfc15907>
40001352:	cbb8                	sw	a4,80(a5)
					 ( 0 << RCU_PLLSYSCFG0_FOUTEN_Pos)    |  //fouten
					 ( 0 << RCU_PLLSYSCFG0_DSMEN_Pos)     |  //dsmen
					 ( 0 << RCU_PLLSYSCFG0_DACEN_Pos)     |  //dacen
					 ( 3 << RCU_PLLSYSCFG0_BYP_Pos)       |  //bypass
					 ( 1 << RCU_PLLSYSCFG0_PLLEN_Pos);       //en
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
40001354:	3000e7b7          	lui	a5,0x3000e
40001358:	0407aa23          	sw	zero,84(a5) # 3000e054 <STACK_SIZE+0x3000d854>
	RCU->PLLSYSCFG2 = 50;         //FBDIV
4000135c:	3000e7b7          	lui	a5,0x3000e
40001360:	03200713          	li	a4,50
40001364:	cfb8                	sw	a4,88(a5)
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
	RCU->PLLSYSCFG2 = 65;         //FBDIV
#else
#error "Please define HSECLK_VAL with correct values!"
#endif
	RCU->PLLSYSCFG0_bit.FOUTEN = 1; 	// Fout0 Enable
40001366:	3000e7b7          	lui	a5,0x3000e
4000136a:	4bb8                	lw	a4,80(a5)
4000136c:	f9f77713          	andi	a4,a4,-97
40001370:	02076713          	ori	a4,a4,32
40001374:	cbb8                	sw	a4,80(a5)
	timeout_counter = 1000;
40001376:	3e800793          	li	a5,1000
4000137a:	fef42623          	sw	a5,-20(s0)
	while(timeout_counter) timeout_counter--;
4000137e:	a031                	j	4000138a <ClkInit+0x98>
40001380:	fec42783          	lw	a5,-20(s0)
40001384:	17fd                	addi	a5,a5,-1 # 3000dfff <STACK_SIZE+0x3000d7ff>
40001386:	fef42623          	sw	a5,-20(s0)
4000138a:	fec42783          	lw	a5,-20(s0)
4000138e:	fbed                	bnez	a5,40001380 <ClkInit+0x8e>
	while((RCU->PLLSYSSTAT_bit.LOCK) != 1)
40001390:	0001                	nop
40001392:	3000e7b7          	lui	a5,0x3000e
40001396:	53bc                	lw	a5,96(a5)
40001398:	8b85                	andi	a5,a5,1
4000139a:	0ff7f713          	zext.b	a4,a5
4000139e:	4785                	li	a5,1
400013a0:	fef719e3          	bne	a4,a5,40001392 <ClkInit+0xa0>
	{}; 								// wait lock signal
	RCU->PLLSYSCFG0_bit.BYP = 2; 		// Bypass for Fout1
400013a4:	3000e7b7          	lui	a5,0x3000e
400013a8:	4bb8                	lw	a4,80(a5)
400013aa:	9b65                	andi	a4,a4,-7
400013ac:	00476713          	ori	a4,a4,4
400013b0:	cbb8                	sw	a4,80(a5)
	//select PLL as source system clock
	sysclk_source = RCU_SYSCLKCFG_SRC_SYSPLL0CLK;
400013b2:	4789                	li	a5,2
400013b4:	fef42423          	sw	a5,-24(s0)
    // FLASH control settings
    FLASH->CTRL_bit.LAT = 3;
400013b8:	3000d7b7          	lui	a5,0x3000d
400013bc:	47f4                	lw	a3,76(a5)
400013be:	fff10737          	lui	a4,0xfff10
400013c2:	177d                	addi	a4,a4,-1 # fff0ffff <__TLS0_BASE__+0xbfecffff>
400013c4:	8ef9                	and	a3,a3,a4
400013c6:	00030737          	lui	a4,0x30
400013ca:	8f55                	or	a4,a4,a3
400013cc:	c7f8                	sw	a4,76(a5)
    FLASH->CTRL_bit.CEN = 1;
400013ce:	3000d7b7          	lui	a5,0x3000d
400013d2:	47f8                	lw	a4,76(a5)
400013d4:	00276713          	ori	a4,a4,2
400013d8:	c7f8                	sw	a4,76(a5)
#else
#error "Please define SYSCLK source (SYSCLK_PLL | SYSCLK_HSE | SYSCLK_HSI | SYSCLK_LSI)!"
#endif

    //switch sysclk
    RCU->SYSCLKCFG = (sysclk_source << RCU_SYSCLKCFG_SRC_Pos);
400013da:	3000e7b7          	lui	a5,0x3000e
400013de:	fe842703          	lw	a4,-24(s0)
400013e2:	db98                	sw	a4,48(a5)
    // Wait switching done
    timeout_counter = 0;
400013e4:	fe042623          	sw	zero,-20(s0)
    while ((RCU->CLKSTAT_bit.SRC != RCU->SYSCLKCFG_bit.SRC) && (timeout_counter < 100)) //SYSCLK_SWITCH_TIMEOUT))
400013e8:	a031                	j	400013f4 <ClkInit+0x102>
        timeout_counter++;
400013ea:	fec42783          	lw	a5,-20(s0)
400013ee:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
400013f0:	fef42623          	sw	a5,-20(s0)
    while ((RCU->CLKSTAT_bit.SRC != RCU->SYSCLKCFG_bit.SRC) && (timeout_counter < 100)) //SYSCLK_SWITCH_TIMEOUT))
400013f4:	3000e7b7          	lui	a5,0x3000e
400013f8:	5fdc                	lw	a5,60(a5)
400013fa:	8b8d                	andi	a5,a5,3
400013fc:	0ff7f713          	zext.b	a4,a5
40001400:	3000e7b7          	lui	a5,0x3000e
40001404:	5b9c                	lw	a5,48(a5)
40001406:	8b8d                	andi	a5,a5,3
40001408:	0ff7f793          	zext.b	a5,a5
4000140c:	00f70863          	beq	a4,a5,4000141c <ClkInit+0x12a>
40001410:	fec42703          	lw	a4,-20(s0)
40001414:	06300793          	li	a5,99
40001418:	fce7f9e3          	bgeu	a5,a4,400013ea <ClkInit+0xf8>
/*    if (timeout_counter == SYSCLK_SWITCH_TIMEOUT) //SYSCLK failed to switch
        while (1) {
        };*/

}
4000141c:	0001                	nop
4000141e:	4472                	lw	s0,28(sp)
40001420:	6105                	addi	sp,sp,32
40001422:	8082                	ret

40001424 <InterruptEnable>:

void InterruptEnable()
{
40001424:	1101                	addi	sp,sp,-32
40001426:	ce06                	sw	ra,28(sp)
40001428:	cc22                	sw	s0,24(sp)
4000142a:	1000                	addi	s0,sp,32
	//allow all interrupts in machine mode
	PLIC_SetThreshold (Plic_Mach_Target, 0); //allow all interrupts in machine mode
4000142c:	4581                	li	a1,0
4000142e:	4501                	li	a0,0
40001430:	896ff0ef          	jal	ra,400004c6 <PLIC_SetThreshold>
    // disable timer interrupt
//    clear_csr(mie, MIE_MTIMER);
    // enable machine external interrupt
    set_csr(mie, MIE_MEXTERNAL);
40001434:	6785                	lui	a5,0x1
40001436:	80078793          	addi	a5,a5,-2048 # 800 <STACK_SIZE>
4000143a:	fef42623          	sw	a5,-20(s0)
4000143e:	fec42783          	lw	a5,-20(s0)
40001442:	3047a7f3          	csrrs	a5,mie,a5
40001446:	fef42623          	sw	a5,-20(s0)
    // enable global interrupts
    set_csr(mstatus, MSTATUS_MIE);
4000144a:	47a1                	li	a5,8
4000144c:	fef42423          	sw	a5,-24(s0)
40001450:	fe842783          	lw	a5,-24(s0)
40001454:	3007a7f3          	csrrs	a5,mstatus,a5
40001458:	fef42423          	sw	a5,-24(s0)
}
4000145c:	0001                	nop
4000145e:	40f2                	lw	ra,28(sp)
40001460:	4462                	lw	s0,24(sp)
40001462:	6105                	addi	sp,sp,32
40001464:	8082                	ret

40001466 <SystemInit>:

void SystemInit(void)
{
40001466:	1141                	addi	sp,sp,-16
40001468:	c606                	sw	ra,12(sp)
4000146a:	c422                	sw	s0,8(sp)
4000146c:	0800                	addi	s0,sp,16
//	clear_csr(mie, MIE_MTIMER);
	// enable machine external interrupt
//	set_csr(mie, MIE_MEXTERNAL);
	// enable global interrupts
//	set_csr(mstatus, MSTATUS_MIE);
	ClkInit();
4000146e:	3551                	jal	400012f2 <ClkInit>
}
40001470:	0001                	nop
40001472:	40b2                	lw	ra,12(sp)
40001474:	4422                	lw	s0,8(sp)
40001476:	0141                	addi	sp,sp,16
40001478:	8082                	ret

4000147a <GPIO_OutCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_OutCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
4000147a:	1101                	addi	sp,sp,-32
4000147c:	ce22                	sw	s0,28(sp)
4000147e:	1000                	addi	s0,sp,32
40001480:	fea42623          	sw	a0,-20(s0)
40001484:	feb42423          	sw	a1,-24(s0)
40001488:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
4000148c:	fe442703          	lw	a4,-28(s0)
40001490:	4785                	li	a5,1
40001492:	00f71863          	bne	a4,a5,400014a2 <GPIO_OutCmd+0x28>
        WRITE_REG(GPIOx->OUTENSET, Pin);
40001496:	fec42783          	lw	a5,-20(s0)
4000149a:	fe842703          	lw	a4,-24(s0)
4000149e:	d7d8                	sw	a4,44(a5)
    else
        WRITE_REG(GPIOx->OUTENCLR, Pin);
}
400014a0:	a031                	j	400014ac <GPIO_OutCmd+0x32>
        WRITE_REG(GPIOx->OUTENCLR, Pin);
400014a2:	fec42783          	lw	a5,-20(s0)
400014a6:	fe842703          	lw	a4,-24(s0)
400014aa:	db98                	sw	a4,48(a5)
}
400014ac:	0001                	nop
400014ae:	4472                	lw	s0,28(sp)
400014b0:	6105                	addi	sp,sp,32
400014b2:	8082                	ret

400014b4 <GPIO_SetBits>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   Pin   
  * @retval  void
  */
__STATIC_INLINE void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
400014b4:	1101                	addi	sp,sp,-32
400014b6:	ce22                	sw	s0,28(sp)
400014b8:	1000                	addi	s0,sp,32
400014ba:	fea42623          	sw	a0,-20(s0)
400014be:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));

    WRITE_REG(GPIOx->DATAOUTSET, Pin);
400014c2:	fec42783          	lw	a5,-20(s0)
400014c6:	fe842703          	lw	a4,-24(s0)
400014ca:	c798                	sw	a4,8(a5)
}
400014cc:	0001                	nop
400014ce:	4472                	lw	s0,28(sp)
400014d0:	6105                	addi	sp,sp,32
400014d2:	8082                	ret

400014d4 <GPIO_ClearBits>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   Pin   
  * @retval  void
  */
__STATIC_INLINE void GPIO_ClearBits(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
400014d4:	1101                	addi	sp,sp,-32
400014d6:	ce22                	sw	s0,28(sp)
400014d8:	1000                	addi	s0,sp,32
400014da:	fea42623          	sw	a0,-20(s0)
400014de:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));

    WRITE_REG(GPIOx->DATAOUTCLR, Pin);
400014e2:	fec42783          	lw	a5,-20(s0)
400014e6:	fe842703          	lw	a4,-24(s0)
400014ea:	c7d8                	sw	a4,12(a5)
}
400014ec:	0001                	nop
400014ee:	4472                	lw	s0,28(sp)
400014f0:	6105                	addi	sp,sp,32
400014f2:	8082                	ret

400014f4 <RCU_APBClkCmd>:
  * @param   APBClk   .     RCU_APBClk_x (@ref RCU_APBClk_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_APBClkCmd(uint32_t APBClk, FunctionalState State)
{
400014f4:	1101                	addi	sp,sp,-32
400014f6:	ce22                	sw	s0,28(sp)
400014f8:	1000                	addi	s0,sp,32
400014fa:	fea42623          	sw	a0,-20(s0)
400014fe:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_RCU_APB_CLK(APBClk));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(RCU->CGCFGAPB, APBClk, State ? APBClk : 0);
40001502:	3000e7b7          	lui	a5,0x3000e
40001506:	4798                	lw	a4,8(a5)
40001508:	fec42783          	lw	a5,-20(s0)
4000150c:	fff7c793          	not	a5,a5
40001510:	00f776b3          	and	a3,a4,a5
40001514:	fe842783          	lw	a5,-24(s0)
40001518:	c781                	beqz	a5,40001520 <RCU_APBClkCmd+0x2c>
4000151a:	fec42783          	lw	a5,-20(s0)
4000151e:	a011                	j	40001522 <RCU_APBClkCmd+0x2e>
40001520:	4781                	li	a5,0
40001522:	3000e737          	lui	a4,0x3000e
40001526:	8fd5                	or	a5,a5,a3
40001528:	c71c                	sw	a5,8(a4)
}
4000152a:	0001                	nop
4000152c:	4472                	lw	s0,28(sp)
4000152e:	6105                	addi	sp,sp,32
40001530:	8082                	ret

40001532 <RCU_AHBClkCmd>:
  * @param   AHBClk   .     RCU_AHBClk_x (@ref RCU_AHBClk_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_AHBClkCmd(uint32_t AHBClk, FunctionalState State)
{
40001532:	1101                	addi	sp,sp,-32
40001534:	ce22                	sw	s0,28(sp)
40001536:	1000                	addi	s0,sp,32
40001538:	fea42623          	sw	a0,-20(s0)
4000153c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_RCU_AHB_CLK(AHBClk));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(RCU->CGCFGAHB, AHBClk, State ? AHBClk : 0);
40001540:	3000e7b7          	lui	a5,0x3000e
40001544:	4398                	lw	a4,0(a5)
40001546:	fec42783          	lw	a5,-20(s0)
4000154a:	fff7c793          	not	a5,a5
4000154e:	00f776b3          	and	a3,a4,a5
40001552:	fe842783          	lw	a5,-24(s0)
40001556:	c781                	beqz	a5,4000155e <RCU_AHBClkCmd+0x2c>
40001558:	fec42783          	lw	a5,-20(s0)
4000155c:	a011                	j	40001560 <RCU_AHBClkCmd+0x2e>
4000155e:	4781                	li	a5,0
40001560:	3000e737          	lui	a4,0x3000e
40001564:	8fd5                	or	a5,a5,a3
40001566:	c31c                	sw	a5,0(a4)
}
40001568:	0001                	nop
4000156a:	4472                	lw	s0,28(sp)
4000156c:	6105                	addi	sp,sp,32
4000156e:	8082                	ret

40001570 <RCU_APBRstCmd>:
  * @param   APBRst    .     RCU_APBRst0_x (@ref RCU_APBRst0_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_APBRstCmd(uint32_t APBRst, FunctionalState State)
{
40001570:	1101                	addi	sp,sp,-32
40001572:	ce22                	sw	s0,28(sp)
40001574:	1000                	addi	s0,sp,32
40001576:	fea42623          	sw	a0,-20(s0)
4000157a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_RCU_APB_RST(APBRst));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(RCU->RSTDISAPB, APBRst, State ? APBRst : 0);
4000157e:	3000e7b7          	lui	a5,0x3000e
40001582:	4f98                	lw	a4,24(a5)
40001584:	fec42783          	lw	a5,-20(s0)
40001588:	fff7c793          	not	a5,a5
4000158c:	00f776b3          	and	a3,a4,a5
40001590:	fe842783          	lw	a5,-24(s0)
40001594:	c781                	beqz	a5,4000159c <RCU_APBRstCmd+0x2c>
40001596:	fec42783          	lw	a5,-20(s0)
4000159a:	a011                	j	4000159e <RCU_APBRstCmd+0x2e>
4000159c:	4781                	li	a5,0
4000159e:	3000e737          	lui	a4,0x3000e
400015a2:	8fd5                	or	a5,a5,a3
400015a4:	cf1c                	sw	a5,24(a4)
}
400015a6:	0001                	nop
400015a8:	4472                	lw	s0,28(sp)
400015aa:	6105                	addi	sp,sp,32
400015ac:	8082                	ret

400015ae <RCU_AHBRstCmd>:
  * @param   AHBRst    .     RCU_AHBRst_x (@ref RCU_AHBRst_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_AHBRstCmd(uint32_t AHBRst, FunctionalState State)
{
400015ae:	1101                	addi	sp,sp,-32
400015b0:	ce22                	sw	s0,28(sp)
400015b2:	1000                	addi	s0,sp,32
400015b4:	fea42623          	sw	a0,-20(s0)
400015b8:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_RCU_AHB_RST(AHBRst));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
400015bc:	3000e7b7          	lui	a5,0x3000e
400015c0:	4b98                	lw	a4,16(a5)
400015c2:	fec42783          	lw	a5,-20(s0)
400015c6:	fff7c793          	not	a5,a5
400015ca:	00f776b3          	and	a3,a4,a5
400015ce:	fe842783          	lw	a5,-24(s0)
400015d2:	c781                	beqz	a5,400015da <RCU_AHBRstCmd+0x2c>
400015d4:	fec42783          	lw	a5,-20(s0)
400015d8:	a011                	j	400015dc <RCU_AHBRstCmd+0x2e>
400015da:	4781                	li	a5,0
400015dc:	3000e737          	lui	a4,0x3000e
400015e0:	8fd5                	or	a5,a5,a3
400015e2:	cb1c                	sw	a5,16(a4)
}
400015e4:	0001                	nop
400015e6:	4472                	lw	s0,28(sp)
400015e8:	6105                	addi	sp,sp,32
400015ea:	8082                	ret

400015ec <TMR32_SetMode>:
  * @brief     
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void TMR32_SetMode(TMR32_Mode_TypeDef mode)
{
400015ec:	1101                	addi	sp,sp,-32
400015ee:	ce22                	sw	s0,28(sp)
400015f0:	1000                	addi	s0,sp,32
400015f2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TMR32_MODE(mode));

    MODIFY_REG(TMR32->CTRL, TMR32_CTRL_MODE_Msk, (uint32_t) mode << TMR32_CTRL_MODE_Pos);
400015f6:	300007b7          	lui	a5,0x30000
400015fa:	439c                	lw	a5,0(a5)
400015fc:	fcf7f693          	andi	a3,a5,-49
40001600:	fec42783          	lw	a5,-20(s0)
40001604:	00479713          	slli	a4,a5,0x4
40001608:	300007b7          	lui	a5,0x30000
4000160c:	8f55                	or	a4,a4,a3
4000160e:	c398                	sw	a4,0(a5)
}
40001610:	0001                	nop
40001612:	4472                	lw	s0,28(sp)
40001614:	6105                	addi	sp,sp,32
40001616:	8082                	ret

40001618 <TMR32_ITCmd>:
  * @param   it     @ref TMR32_IT_TypeDef
  * @param   state     
  * @retval  void
  */
__STATIC_INLINE void TMR32_ITCmd(TMR32_IT_TypeDef it, FunctionalState state)
{
40001618:	1101                	addi	sp,sp,-32
4000161a:	ce22                	sw	s0,28(sp)
4000161c:	1000                	addi	s0,sp,32
4000161e:	fea42623          	sw	a0,-20(s0)
40001622:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_TMR32_IT(it));
    assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(TMR32->IM, it, (uint32_t) state * (uint32_t) it);
40001626:	300007b7          	lui	a5,0x30000
4000162a:	4798                	lw	a4,8(a5)
4000162c:	fec42783          	lw	a5,-20(s0)
40001630:	fff7c793          	not	a5,a5
40001634:	00f776b3          	and	a3,a4,a5
40001638:	fe842703          	lw	a4,-24(s0)
4000163c:	fec42783          	lw	a5,-20(s0)
40001640:	02f70733          	mul	a4,a4,a5
40001644:	300007b7          	lui	a5,0x30000
40001648:	8f55                	or	a4,a4,a3
4000164a:	c798                	sw	a4,8(a5)
}
4000164c:	0001                	nop
4000164e:	4472                	lw	s0,28(sp)
40001650:	6105                	addi	sp,sp,32
40001652:	8082                	ret

40001654 <TMR32_ITClear>:
  * @brief    
  * @param   it     @ref TMR32_IT_TypeDef
  * @retval  void
  */
__STATIC_INLINE void TMR32_ITClear(TMR32_IT_TypeDef it)
{
40001654:	1101                	addi	sp,sp,-32
40001656:	ce22                	sw	s0,28(sp)
40001658:	1000                	addi	s0,sp,32
4000165a:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_TMR32_IT(it));

    SET_BIT(TMR32->IC, it);
4000165e:	300007b7          	lui	a5,0x30000
40001662:	4bd4                	lw	a3,20(a5)
40001664:	300007b7          	lui	a5,0x30000
40001668:	fec42703          	lw	a4,-20(s0)
4000166c:	8f55                	or	a4,a4,a3
4000166e:	cbd8                	sw	a4,20(a5)
}
40001670:	0001                	nop
40001672:	4472                	lw	s0,28(sp)
40001674:	6105                	addi	sp,sp,32
40001676:	8082                	ret

40001678 <TMR32_CAPCOM_SetComparator>:
  * @param   capcomx   capcom @ref TMR32_CAPCOM_Num_TypeDef.
  * @param   CapComVal    
  * @retval  void
  */
__STATIC_INLINE void TMR32_CAPCOM_SetComparator(TMR32_CAPCOM_Num_TypeDef capcomx, uint32_t capcomVal)
{
40001678:	1101                	addi	sp,sp,-32
4000167a:	ce22                	sw	s0,28(sp)
4000167c:	1000                	addi	s0,sp,32
4000167e:	fea42623          	sw	a0,-20(s0)
40001682:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_TMR32_CAPCOM(capcomx));

    WRITE_REG(TMR32->CAPCOM[capcomx].VAL, capcomVal);
40001686:	30000737          	lui	a4,0x30000
4000168a:	fec42783          	lw	a5,-20(s0)
4000168e:	0789                	addi	a5,a5,2 # 30000002 <STACK_SIZE+0x2ffff802>
40001690:	078e                	slli	a5,a5,0x3
40001692:	97ba                	add	a5,a5,a4
40001694:	fe842703          	lw	a4,-24(s0)
40001698:	c7d8                	sw	a4,12(a5)
}
4000169a:	0001                	nop
4000169c:	4472                	lw	s0,28(sp)
4000169e:	6105                	addi	sp,sp,32
400016a0:	8082                	ret

400016a2 <gpio_init>:
#define LED_DELAY_DIVISOR 1  //   (SystemCoreClock >> LED_DELAY_DIVISOR)

void TMR32_IRQHandler();

void gpio_init()
{
400016a2:	1141                	addi	sp,sp,-16
400016a4:	c606                	sw	ra,12(sp)
400016a6:	c422                	sw	s0,8(sp)
400016a8:	0800                	addi	s0,sp,16
  RCU_AHBClkCmd(RCU_AHBClk_GPIOA, ENABLE);
400016aa:	4585                	li	a1,1
400016ac:	10000513          	li	a0,256
400016b0:	3549                	jal	40001532 <RCU_AHBClkCmd>
  RCU_AHBRstCmd(RCU_AHBRst_GPIOA, ENABLE);
400016b2:	4585                	li	a1,1
400016b4:	10000513          	li	a0,256
400016b8:	3ddd                	jal	400015ae <RCU_AHBRstCmd>
  GPIO_OutCmd(GPIOA, GPIO_Pin_15_8, ENABLE);
400016ba:	4605                	li	a2,1
400016bc:	67c1                	lui	a5,0x10
400016be:	f0078593          	addi	a1,a5,-256 # ff00 <STACK_SIZE+0xf700>
400016c2:	28000537          	lui	a0,0x28000
400016c6:	3b55                	jal	4000147a <GPIO_OutCmd>
}
400016c8:	0001                	nop
400016ca:	40b2                	lw	ra,12(sp)
400016cc:	4422                	lw	s0,8(sp)
400016ce:	0141                	addi	sp,sp,16
400016d0:	8082                	ret

400016d2 <TMR32_init>:

void TMR32_init(uint32_t period)
{
400016d2:	1101                	addi	sp,sp,-32
400016d4:	ce06                	sw	ra,28(sp)
400016d6:	cc22                	sw	s0,24(sp)
400016d8:	1000                	addi	s0,sp,32
400016da:	fea42623          	sw	a0,-20(s0)
  RCU_APBClkCmd(RCU_APBClk_TMR32, ENABLE);
400016de:	4585                	li	a1,1
400016e0:	4505                	li	a0,1
400016e2:	3d09                	jal	400014f4 <RCU_APBClkCmd>
  RCU_APBRstCmd(RCU_APBRst_TMR32, ENABLE);
400016e4:	4585                	li	a1,1
400016e6:	4505                	li	a0,1
400016e8:	3561                	jal	40001570 <RCU_APBRstCmd>

  //     CAPCOM[0]
  TMR32_CAPCOM_SetComparator(TMR32_CAPCOM_0, period - 1);
400016ea:	fec42783          	lw	a5,-20(s0)
400016ee:	17fd                	addi	a5,a5,-1
400016f0:	85be                	mv	a1,a5
400016f2:	4501                	li	a0,0
400016f4:	3751                	jal	40001678 <TMR32_CAPCOM_SetComparator>
  //     0   CAPCOM[0]
  TMR32_SetMode(TMR32_Mode_Capcom_Up);
400016f6:	4505                	li	a0,1
400016f8:	3dd5                	jal	400015ec <TMR32_SetMode>

  //        CAPCOM[0]
  TMR32_ITCmd(TMR32_IT_CAPCOM_0, ENABLE);
400016fa:	4585                	li	a1,1
400016fc:	4509                	li	a0,2
400016fe:	3f29                	jal	40001618 <TMR32_ITCmd>

  //     TMR32
  PLIC_SetIrqHandler(Plic_Mach_Target, IsrVect_IRQ_TMR32, TMR32_IRQHandler);
40001700:	400017b7          	lui	a5,0x40001
40001704:	79678613          	addi	a2,a5,1942 # 40001796 <TMR32_IRQHandler>
40001708:	4599                	li	a1,6
4000170a:	4501                	li	a0,0
4000170c:	bb9fe0ef          	jal	ra,400002c4 <PLIC_SetIrqHandler>
  PLIC_SetPriority(IsrVect_IRQ_TMR32, 0x1);
40001710:	4585                	li	a1,1
40001712:	4519                	li	a0,6
40001714:	bfdfe0ef          	jal	ra,40000310 <PLIC_SetPriority>
  PLIC_IntEnable(Plic_Mach_Target, IsrVect_IRQ_TMR32);
40001718:	4599                	li	a1,6
4000171a:	4501                	li	a0,0
4000171c:	c1ffe0ef          	jal	ra,4000033a <PLIC_IntEnable>
}
40001720:	0001                	nop
40001722:	40f2                	lw	ra,28(sp)
40001724:	4462                	lw	s0,24(sp)
40001726:	6105                	addi	sp,sp,32
40001728:	8082                	ret

4000172a <periph_init>:

//-- Peripheral init functions -------------------------------------------------
void periph_init()
{
4000172a:	1141                	addi	sp,sp,-16
4000172c:	c606                	sw	ra,12(sp)
4000172e:	c422                	sw	s0,8(sp)
40001730:	0800                	addi	s0,sp,16
  SystemInit();
40001732:	3b15                	jal	40001466 <SystemInit>
  SystemCoreClockUpdate();
40001734:	3c21                	jal	4000114c <SystemCoreClockUpdate>

  gpio_init();
40001736:	37b5                	jal	400016a2 <gpio_init>
}
40001738:	0001                	nop
4000173a:	40b2                	lw	ra,12(sp)
4000173c:	4422                	lw	s0,8(sp)
4000173e:	0141                	addi	sp,sp,16
40001740:	8082                	ret

40001742 <main>:
//  : GPIO_Pin_12, GPIO_Pin_14, GPIO_Pin_13, GPIO_Pin_15
const uint32_t led_sequence[] = {GPIO_Pin_12, GPIO_Pin_14, GPIO_Pin_13, GPIO_Pin_15};

//-- Main ----------------------------------------------------------------------
int main(void)
{
40001742:	1141                	addi	sp,sp,-16
40001744:	c606                	sw	ra,12(sp)
40001746:	c422                	sw	s0,8(sp)
40001748:	0800                	addi	s0,sp,16
  periph_init();
4000174a:	37c5                	jal	4000172a <periph_init>
  TMR32_init(SystemCoreClock >> LED_DELAY_DIVISOR);
4000174c:	e101a783          	lw	a5,-496(gp) # 40006dd8 <SystemCoreClock>
40001750:	8385                	srli	a5,a5,0x1
40001752:	853e                	mv	a0,a5
40001754:	3fbd                	jal	400016d2 <TMR32_init>
  InterruptEnable();
40001756:	31f9                	jal	40001424 <InterruptEnable>
  led_index = 0;
40001758:	e2018223          	sb	zero,-476(gp) # 40006dec <led_index>
  led_shift = led_sequence[led_index];
4000175c:	e241c783          	lbu	a5,-476(gp) # 40006dec <led_index>
40001760:	0ff7f793          	zext.b	a5,a5
40001764:	86be                	mv	a3,a5
40001766:	400067b7          	lui	a5,0x40006
4000176a:	68078713          	addi	a4,a5,1664 # 40006680 <led_sequence>
4000176e:	00269793          	slli	a5,a3,0x2
40001772:	97ba                	add	a5,a5,a4
40001774:	4398                	lw	a4,0(a5)
40001776:	e2e1a023          	sw	a4,-480(gp) # 40006de8 <led_shift>
  
  //      
  GPIO_ClearBits(GPIOA, GPIO_Pin_15_8);
4000177a:	67c1                	lui	a5,0x10
4000177c:	f0078593          	addi	a1,a5,-256 # ff00 <STACK_SIZE+0xf700>
40001780:	28000537          	lui	a0,0x28000
40001784:	3b81                	jal	400014d4 <GPIO_ClearBits>
  GPIO_SetBits(GPIOA, led_shift);
40001786:	e201a783          	lw	a5,-480(gp) # 40006de8 <led_shift>
4000178a:	85be                	mv	a1,a5
4000178c:	28000537          	lui	a0,0x28000
40001790:	3315                	jal	400014b4 <GPIO_SetBits>
  while (1)
40001792:	0001                	nop
40001794:	bffd                	j	40001792 <main+0x50>

40001796 <TMR32_IRQHandler>:
  return 0;
}

//-- IRQ INTERRUPT HANDLERS ---------------------------------------------------------------
void TMR32_IRQHandler()
{
40001796:	1141                	addi	sp,sp,-16
40001798:	c606                	sw	ra,12(sp)
4000179a:	c422                	sw	s0,8(sp)
4000179c:	0800                	addi	s0,sp,16
  //    
  GPIO_ClearBits(GPIOA, GPIO_Pin_15_8);
4000179e:	67c1                	lui	a5,0x10
400017a0:	f0078593          	addi	a1,a5,-256 # ff00 <STACK_SIZE+0xf700>
400017a4:	28000537          	lui	a0,0x28000
400017a8:	3335                	jal	400014d4 <GPIO_ClearBits>
  
  //      
  led_index++;
400017aa:	e241c783          	lbu	a5,-476(gp) # 40006dec <led_index>
400017ae:	0ff7f793          	zext.b	a5,a5
400017b2:	0785                	addi	a5,a5,1
400017b4:	0ff7f713          	zext.b	a4,a5
400017b8:	e2e18223          	sb	a4,-476(gp) # 40006dec <led_index>
  if (led_index >= 4)  // 4   
400017bc:	e241c783          	lbu	a5,-476(gp) # 40006dec <led_index>
400017c0:	0ff7f713          	zext.b	a4,a5
400017c4:	478d                	li	a5,3
400017c6:	00e7f463          	bgeu	a5,a4,400017ce <TMR32_IRQHandler+0x38>
    led_index = 0;
400017ca:	e2018223          	sb	zero,-476(gp) # 40006dec <led_index>
  
  led_shift = led_sequence[led_index];
400017ce:	e241c783          	lbu	a5,-476(gp) # 40006dec <led_index>
400017d2:	0ff7f793          	zext.b	a5,a5
400017d6:	86be                	mv	a3,a5
400017d8:	400067b7          	lui	a5,0x40006
400017dc:	68078713          	addi	a4,a5,1664 # 40006680 <led_sequence>
400017e0:	00269793          	slli	a5,a3,0x2
400017e4:	97ba                	add	a5,a5,a4
400017e6:	4398                	lw	a4,0(a5)
400017e8:	e2e1a023          	sw	a4,-480(gp) # 40006de8 <led_shift>
  
  //    
  GPIO_SetBits(GPIOA, led_shift);
400017ec:	e201a783          	lw	a5,-480(gp) # 40006de8 <led_shift>
400017f0:	85be                	mv	a1,a5
400017f2:	28000537          	lui	a0,0x28000
400017f6:	397d                	jal	400014b4 <GPIO_SetBits>
  
  //    
  TMR32_ITClear(TMR32_IT_TimerUpdate | TMR32_IT_CAPCOM_0);
400017f8:	450d                	li	a0,3
400017fa:	3da9                	jal	40001654 <TMR32_ITClear>
}
400017fc:	0001                	nop
400017fe:	40b2                	lw	ra,12(sp)
40001800:	4422                	lw	s0,8(sp)
40001802:	0141                	addi	sp,sp,16
40001804:	8082                	ret

40001806 <RCU_ADCSARRstCmd>:
  * @brief   C  
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_ADCSARRstCmd(FunctionalState State)
{
40001806:	1101                	addi	sp,sp,-32
40001808:	ce22                	sw	s0,28(sp)
4000180a:	1000                	addi	s0,sp,32
4000180c:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(RCU->ADCSARCLKCFG_bit.RSTDIS, State);
40001810:	3000e7b7          	lui	a5,0x3000e
40001814:	fec42703          	lw	a4,-20(s0)
40001818:	8b05                	andi	a4,a4,1
4000181a:	0ff77713          	zext.b	a4,a4
4000181e:	8b05                	andi	a4,a4,1
40001820:	0722                	slli	a4,a4,0x8
40001822:	0b07a683          	lw	a3,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
40001826:	eff6f693          	andi	a3,a3,-257
4000182a:	8f55                	or	a4,a4,a3
4000182c:	0ae7a823          	sw	a4,176(a5)
}
40001830:	0001                	nop
40001832:	4472                	lw	s0,28(sp)
40001834:	6105                	addi	sp,sp,32
40001836:	8082                	ret

40001838 <ADCSAR_SEQ_SwStartEnCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_SwStartEnCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
40001838:	1101                	addi	sp,sp,-32
4000183a:	ce22                	sw	s0,28(sp)
4000183c:	1000                	addi	s0,sp,32
4000183e:	fea42623          	sw	a0,-20(s0)
40001842:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(ADCSAR->SEQSYNC, 1 << (uint32_t)SEQ_Num, State << (uint32_t)SEQ_Num);
40001846:	300107b7          	lui	a5,0x30010
4000184a:	43dc                	lw	a5,4(a5)
4000184c:	fec42703          	lw	a4,-20(s0)
40001850:	4685                	li	a3,1
40001852:	00e69733          	sll	a4,a3,a4
40001856:	fff74713          	not	a4,a4
4000185a:	00e7f6b3          	and	a3,a5,a4
4000185e:	fec42783          	lw	a5,-20(s0)
40001862:	fe842703          	lw	a4,-24(s0)
40001866:	00f71733          	sll	a4,a4,a5
4000186a:	300107b7          	lui	a5,0x30010
4000186e:	8f55                	or	a4,a4,a3
40001870:	c3d8                	sw	a4,4(a5)
}
40001872:	0001                	nop
40001874:	4472                	lw	s0,28(sp)
40001876:	6105                	addi	sp,sp,32
40001878:	8082                	ret

4000187a <ADCSAR_SEQ_StartEventConfig>:
  * @param   SEQ_Num   
  * @param   StartEvent   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_StartEventConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_StartEvent_TypeDef StartEvent)
{
4000187a:	1101                	addi	sp,sp,-32
4000187c:	ce22                	sw	s0,28(sp)
4000187e:	1000                	addi	s0,sp,32
40001880:	fea42623          	sw	a0,-20(s0)
40001884:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));

    MODIFY_REG(ADCSAR->EMUX, 0xF << ((uint32_t)SEQ_Num * 4), StartEvent << ((uint32_t)SEQ_Num * 4));
40001888:	300107b7          	lui	a5,0x30010
4000188c:	4fdc                	lw	a5,28(a5)
4000188e:	fec42703          	lw	a4,-20(s0)
40001892:	070a                	slli	a4,a4,0x2
40001894:	46bd                	li	a3,15
40001896:	00e69733          	sll	a4,a3,a4
4000189a:	fff74713          	not	a4,a4
4000189e:	00e7f6b3          	and	a3,a5,a4
400018a2:	fec42783          	lw	a5,-20(s0)
400018a6:	078a                	slli	a5,a5,0x2
400018a8:	fe842703          	lw	a4,-24(s0)
400018ac:	00f71733          	sll	a4,a4,a5
400018b0:	300107b7          	lui	a5,0x30010
400018b4:	8f55                	or	a4,a4,a3
400018b6:	cfd8                	sw	a4,28(a5)
}
400018b8:	0001                	nop
400018ba:	4472                	lw	s0,28(sp)
400018bc:	6105                	addi	sp,sp,32
400018be:	8082                	ret

400018c0 <ADCSAR_SEQ_ReqMaxConfig>:
  * @param   SEQ_Num   
  * @param   ReqNumMax    
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqMaxConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_ReqNum_TypeDef ReqNumMax)
{
400018c0:	1101                	addi	sp,sp,-32
400018c2:	ce22                	sw	s0,28(sp)
400018c4:	1000                	addi	s0,sp,32
400018c6:	fea42623          	sw	a0,-20(s0)
400018ca:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_REQ_NUM(ReqNumMax));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.RQMAX, ReqNumMax);
400018ce:	300106b7          	lui	a3,0x30010
400018d2:	fe842783          	lw	a5,-24(s0)
400018d6:	8b9d                	andi	a5,a5,7
400018d8:	0ff7f713          	zext.b	a4,a5
400018dc:	fec42783          	lw	a5,-20(s0)
400018e0:	079a                	slli	a5,a5,0x6
400018e2:	97b6                	add	a5,a5,a3
400018e4:	8b1d                	andi	a4,a4,7
400018e6:	0587d683          	lhu	a3,88(a5) # 30010058 <STACK_SIZE+0x3000f858>
400018ea:	9ae1                	andi	a3,a3,-8
400018ec:	8f55                	or	a4,a4,a3
400018ee:	04e79c23          	sh	a4,88(a5)
}
400018f2:	0001                	nop
400018f4:	4472                	lw	s0,28(sp)
400018f6:	6105                	addi	sp,sp,32
400018f8:	8082                	ret

400018fa <ADCSAR_SEQ_ReqAverageConfig>:
  * @param   SEQ_Num   
  * @param   Average    
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqAverageConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_Average_TypeDef Average)
{
400018fa:	1101                	addi	sp,sp,-32
400018fc:	ce22                	sw	s0,28(sp)
400018fe:	1000                	addi	s0,sp,32
40001900:	fea42623          	sw	a0,-20(s0)
40001904:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_AVERAGE(Average));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.QAVGVAL, Average);
40001908:	300106b7          	lui	a3,0x30010
4000190c:	fe842783          	lw	a5,-24(s0)
40001910:	8b9d                	andi	a5,a5,7
40001912:	0ff7f713          	zext.b	a4,a5
40001916:	fec42783          	lw	a5,-20(s0)
4000191a:	079a                	slli	a5,a5,0x6
4000191c:	97b6                	add	a5,a5,a3
4000191e:	8b1d                	andi	a4,a4,7
40001920:	00971613          	slli	a2,a4,0x9
40001924:	0587d703          	lhu	a4,88(a5)
40001928:	86ba                	mv	a3,a4
4000192a:	777d                	lui	a4,0xfffff
4000192c:	1ff70713          	addi	a4,a4,511 # fffff1ff <__TLS0_BASE__+0xbffbf1ff>
40001930:	8f75                	and	a4,a4,a3
40001932:	86ba                	mv	a3,a4
40001934:	8732                	mv	a4,a2
40001936:	8f55                	or	a4,a4,a3
40001938:	04e79c23          	sh	a4,88(a5)
}
4000193c:	0001                	nop
4000193e:	4472                	lw	s0,28(sp)
40001940:	6105                	addi	sp,sp,32
40001942:	8082                	ret

40001944 <ADCSAR_SEQ_ReqAverageCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqAverageCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
40001944:	1101                	addi	sp,sp,-32
40001946:	ce22                	sw	s0,28(sp)
40001948:	1000                	addi	s0,sp,32
4000194a:	fea42623          	sw	a0,-20(s0)
4000194e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.QAVGEN, State);
40001952:	300106b7          	lui	a3,0x30010
40001956:	fe842783          	lw	a5,-24(s0)
4000195a:	8b85                	andi	a5,a5,1
4000195c:	0ff7f713          	zext.b	a4,a5
40001960:	fec42783          	lw	a5,-20(s0)
40001964:	079a                	slli	a5,a5,0x6
40001966:	97b6                	add	a5,a5,a3
40001968:	8b05                	andi	a4,a4,1
4000196a:	0722                	slli	a4,a4,0x8
4000196c:	0587d683          	lhu	a3,88(a5)
40001970:	eff6f693          	andi	a3,a3,-257
40001974:	8f55                	or	a4,a4,a3
40001976:	04e79c23          	sh	a4,88(a5)
}
4000197a:	0001                	nop
4000197c:	4472                	lw	s0,28(sp)
4000197e:	6105                	addi	sp,sp,32
40001980:	8082                	ret

40001982 <ADCSAR_SEQ_DMAConfig>:
  * @param   SEQ_Num   
  * @param   DMAFIFOLevel         DMA
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DMAConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_DMAFIFOLevel_TypeDef DMAFIFOLevel)
{
40001982:	1101                	addi	sp,sp,-32
40001984:	ce22                	sw	s0,28(sp)
40001986:	1000                	addi	s0,sp,32
40001988:	fea42623          	sw	a0,-20(s0)
4000198c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_DMA_FIFO_LEVEL(DMAFIFOLevel));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SDMACTL_bit.WMARK, DMAFIFOLevel);
40001990:	300106b7          	lui	a3,0x30010
40001994:	fe842783          	lw	a5,-24(s0)
40001998:	8b9d                	andi	a5,a5,7
4000199a:	0ff7f713          	zext.b	a4,a5
4000199e:	fec42783          	lw	a5,-20(s0)
400019a2:	079a                	slli	a5,a5,0x6
400019a4:	97b6                	add	a5,a5,a3
400019a6:	8b1d                	andi	a4,a4,7
400019a8:	0722                	slli	a4,a4,0x8
400019aa:	0607d683          	lhu	a3,96(a5)
400019ae:	8ff6f693          	andi	a3,a3,-1793
400019b2:	8f55                	or	a4,a4,a3
400019b4:	06e79023          	sh	a4,96(a5)
}
400019b8:	0001                	nop
400019ba:	4472                	lw	s0,28(sp)
400019bc:	6105                	addi	sp,sp,32
400019be:	8082                	ret

400019c0 <ADCSAR_SEQ_DMACmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DMACmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
400019c0:	1101                	addi	sp,sp,-32
400019c2:	ce22                	sw	s0,28(sp)
400019c4:	1000                	addi	s0,sp,32
400019c6:	fea42623          	sw	a0,-20(s0)
400019ca:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SDMACTL_bit.DMAEN, State);
400019ce:	300106b7          	lui	a3,0x30010
400019d2:	fe842783          	lw	a5,-24(s0)
400019d6:	8b85                	andi	a5,a5,1
400019d8:	0ff7f713          	zext.b	a4,a5
400019dc:	fec42783          	lw	a5,-20(s0)
400019e0:	079a                	slli	a5,a5,0x6
400019e2:	97b6                	add	a5,a5,a3
400019e4:	8b05                	andi	a4,a4,1
400019e6:	0607d683          	lhu	a3,96(a5)
400019ea:	9af9                	andi	a3,a3,-2
400019ec:	8f55                	or	a4,a4,a3
400019ee:	06e79023          	sh	a4,96(a5)
}
400019f2:	0001                	nop
400019f4:	4472                	lw	s0,28(sp)
400019f6:	6105                	addi	sp,sp,32
400019f8:	8082                	ret

400019fa <ADCSAR_SEQ_RestartConfig>:
  * @param   RestartVal  . 0x00 -  ,
  *                      0x01 - 1 , 0xFF - 255 .
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_RestartConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, uint32_t RestartVal)
{
400019fa:	1101                	addi	sp,sp,-32
400019fc:	ce22                	sw	s0,28(sp)
400019fe:	1000                	addi	s0,sp,32
40001a00:	fea42623          	sw	a0,-20(s0)
40001a04:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_RESTART_VAL(RestartVal));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SCCTL_bit.RCNT, RestartVal);
40001a08:	300106b7          	lui	a3,0x30010
40001a0c:	fe842783          	lw	a5,-24(s0)
40001a10:	0ff7f713          	zext.b	a4,a5
40001a14:	fec42783          	lw	a5,-20(s0)
40001a18:	079a                	slli	a5,a5,0x6
40001a1a:	97b6                	add	a5,a5,a3
40001a1c:	06e78223          	sb	a4,100(a5)
}
40001a20:	0001                	nop
40001a22:	4472                	lw	s0,28(sp)
40001a24:	6105                	addi	sp,sp,32
40001a26:	8082                	ret

40001a28 <ADCSAR_SEQ_RestartAverageCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_RestartAverageCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
40001a28:	1101                	addi	sp,sp,-32
40001a2a:	ce22                	sw	s0,28(sp)
40001a2c:	1000                	addi	s0,sp,32
40001a2e:	fea42623          	sw	a0,-20(s0)
40001a32:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SCCTL_bit.RAVGEN, State);
40001a36:	300106b7          	lui	a3,0x30010
40001a3a:	fe842783          	lw	a5,-24(s0)
40001a3e:	8b85                	andi	a5,a5,1
40001a40:	0ff7f713          	zext.b	a4,a5
40001a44:	fec42783          	lw	a5,-20(s0)
40001a48:	079a                	slli	a5,a5,0x6
40001a4a:	97b6                	add	a5,a5,a3
40001a4c:	8b05                	andi	a4,a4,1
40001a4e:	0722                	slli	a4,a4,0x8
40001a50:	53f4                	lw	a3,100(a5)
40001a52:	eff6f693          	andi	a3,a3,-257
40001a56:	8f55                	or	a4,a4,a3
40001a58:	d3f8                	sw	a4,100(a5)
}
40001a5a:	0001                	nop
40001a5c:	4472                	lw	s0,28(sp)
40001a5e:	6105                	addi	sp,sp,32
40001a60:	8082                	ret

40001a62 <ADCSAR_SEQ_DCEnableCmd>:
  * @param   DC_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DCEnableCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_DC_Num_TypeDef DC_Num, FunctionalState State)
{
40001a62:	1101                	addi	sp,sp,-32
40001a64:	ce22                	sw	s0,28(sp)
40001a66:	1000                	addi	s0,sp,32
40001a68:	fea42623          	sw	a0,-20(s0)
40001a6c:	feb42423          	sw	a1,-24(s0)
40001a70:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SDC, 1 << ((uint32_t)DC_Num), State << ((uint32_t)DC_Num));
40001a74:	30010737          	lui	a4,0x30010
40001a78:	fec42783          	lw	a5,-20(s0)
40001a7c:	079a                	slli	a5,a5,0x6
40001a7e:	97ba                	add	a5,a5,a4
40001a80:	57fc                	lw	a5,108(a5)
40001a82:	fe842703          	lw	a4,-24(s0)
40001a86:	4685                	li	a3,1
40001a88:	00e69733          	sll	a4,a3,a4
40001a8c:	fff74713          	not	a4,a4
40001a90:	8f7d                	and	a4,a4,a5
40001a92:	fe842783          	lw	a5,-24(s0)
40001a96:	fe442683          	lw	a3,-28(s0)
40001a9a:	00f697b3          	sll	a5,a3,a5
40001a9e:	300106b7          	lui	a3,0x30010
40001aa2:	8f5d                	or	a4,a4,a5
40001aa4:	fec42783          	lw	a5,-20(s0)
40001aa8:	079a                	slli	a5,a5,0x6
40001aaa:	97b6                	add	a5,a5,a3
40001aac:	d7f8                	sw	a4,108(a5)
}
40001aae:	0001                	nop
40001ab0:	4472                	lw	s0,28(sp)
40001ab2:	6105                	addi	sp,sp,32
40001ab4:	8082                	ret

40001ab6 <ADCSAR_SEQ_SetRestartTimer>:
  * @param   SEQ_Num   
  * @param   TimerVal  . 0 -       ( ).
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_SetRestartTimer(ADCSAR_SEQ_Num_TypeDef SEQ_Num, uint32_t TimerVal)
{
40001ab6:	1101                	addi	sp,sp,-32
40001ab8:	ce22                	sw	s0,28(sp)
40001aba:	1000                	addi	s0,sp,32
40001abc:	fea42623          	sw	a0,-20(s0)
40001ac0:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_RESTART_TIMER_VAL(TimerVal));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRTMR_bit.VAL, TimerVal);
40001ac4:	30010737          	lui	a4,0x30010
40001ac8:	fe842683          	lw	a3,-24(s0)
40001acc:	010007b7          	lui	a5,0x1000
40001ad0:	17fd                	addi	a5,a5,-1 # ffffff <STACK_SIZE+0xfff7ff>
40001ad2:	8efd                	and	a3,a3,a5
40001ad4:	fec42783          	lw	a5,-20(s0)
40001ad8:	079a                	slli	a5,a5,0x6
40001ada:	97ba                	add	a5,a5,a4
40001adc:	01000737          	lui	a4,0x1000
40001ae0:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
40001ae2:	8f75                	and	a4,a4,a3
40001ae4:	5bb0                	lw	a2,112(a5)
40001ae6:	ff0006b7          	lui	a3,0xff000
40001aea:	8ef1                	and	a3,a3,a2
40001aec:	8f55                	or	a4,a4,a3
40001aee:	dbb8                	sw	a4,112(a5)
}
40001af0:	0001                	nop
40001af2:	4472                	lw	s0,28(sp)
40001af4:	6105                	addi	sp,sp,32
40001af6:	8082                	ret

40001af8 <ADCSAR_DC_OutputCmd>:
  * @param   DC_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_OutputCmd(ADCSAR_DC_Num_TypeDef DC_Num, FunctionalState State)
{
40001af8:	1101                	addi	sp,sp,-32
40001afa:	ce22                	sw	s0,28(sp)
40001afc:	1000                	addi	s0,sp,32
40001afe:	fea42623          	sw	a0,-20(s0)
40001b02:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.CTE, State);
40001b06:	30010637          	lui	a2,0x30010
40001b0a:	fe842783          	lw	a5,-24(s0)
40001b0e:	8b85                	andi	a5,a5,1
40001b10:	0ff7f693          	zext.b	a3,a5
40001b14:	fec42703          	lw	a4,-20(s0)
40001b18:	87ba                	mv	a5,a4
40001b1a:	0786                	slli	a5,a5,0x1
40001b1c:	97ba                	add	a5,a5,a4
40001b1e:	078a                	slli	a5,a5,0x2
40001b20:	97b2                	add	a5,a5,a2
40001b22:	0016f713          	andi	a4,a3,1
40001b26:	0732                	slli	a4,a4,0xc
40001b28:	4007a603          	lw	a2,1024(a5)
40001b2c:	76fd                	lui	a3,0xfffff
40001b2e:	16fd                	addi	a3,a3,-1 # ffffefff <__TLS0_BASE__+0xbffbefff>
40001b30:	8ef1                	and	a3,a3,a2
40001b32:	8f55                	or	a4,a4,a3
40001b34:	40e7a023          	sw	a4,1024(a5)
}
40001b38:	0001                	nop
40001b3a:	4472                	lw	s0,28(sp)
40001b3c:	6105                	addi	sp,sp,32
40001b3e:	8082                	ret

40001b40 <ADCSAR_DC_SourceConfig>:
  * @param   DC_Num   
  * @param   Source   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SourceConfig(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Source_TypeDef Source)
{
40001b40:	1101                	addi	sp,sp,-32
40001b42:	ce22                	sw	s0,28(sp)
40001b44:	1000                	addi	s0,sp,32
40001b46:	fea42623          	sw	a0,-20(s0)
40001b4a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_SOURCE(Source));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.SRC, Source);
40001b4e:	30010637          	lui	a2,0x30010
40001b52:	fe842783          	lw	a5,-24(s0)
40001b56:	8b85                	andi	a5,a5,1
40001b58:	0ff7f693          	zext.b	a3,a5
40001b5c:	fec42703          	lw	a4,-20(s0)
40001b60:	87ba                	mv	a5,a4
40001b62:	0786                	slli	a5,a5,0x1
40001b64:	97ba                	add	a5,a5,a4
40001b66:	078a                	slli	a5,a5,0x2
40001b68:	97b2                	add	a5,a5,a2
40001b6a:	0016f713          	andi	a4,a3,1
40001b6e:	0762                	slli	a4,a4,0x18
40001b70:	4007a603          	lw	a2,1024(a5)
40001b74:	ff0006b7          	lui	a3,0xff000
40001b78:	16fd                	addi	a3,a3,-1 # feffffff <__TLS0_BASE__+0xbefbffff>
40001b7a:	8ef1                	and	a3,a3,a2
40001b7c:	8f55                	or	a4,a4,a3
40001b7e:	40e7a023          	sw	a4,1024(a5)
}
40001b82:	0001                	nop
40001b84:	4472                	lw	s0,28(sp)
40001b86:	6105                	addi	sp,sp,32
40001b88:	8082                	ret

40001b8a <ADCSAR_DC_ChannelConfig>:
  * @param   DC_Num   
  * @param   Source   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_ChannelConfig(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_CH_Num_TypeDef Channel_Num)
{
40001b8a:	1101                	addi	sp,sp,-32
40001b8c:	ce22                	sw	s0,28(sp)
40001b8e:	1000                	addi	s0,sp,32
40001b90:	fea42623          	sw	a0,-20(s0)
40001b94:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_CH_NUM(Channel_Num));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.CHNL, Channel_Num);
40001b98:	30010637          	lui	a2,0x30010
40001b9c:	fe842783          	lw	a5,-24(s0)
40001ba0:	8b9d                	andi	a5,a5,7
40001ba2:	0ff7f693          	zext.b	a3,a5
40001ba6:	fec42703          	lw	a4,-20(s0)
40001baa:	87ba                	mv	a5,a4
40001bac:	0786                	slli	a5,a5,0x1
40001bae:	97ba                	add	a5,a5,a4
40001bb0:	078a                	slli	a5,a5,0x2
40001bb2:	97b2                	add	a5,a5,a2
40001bb4:	0076f713          	andi	a4,a3,7
40001bb8:	0742                	slli	a4,a4,0x10
40001bba:	4007a603          	lw	a2,1024(a5)
40001bbe:	fff906b7          	lui	a3,0xfff90
40001bc2:	16fd                	addi	a3,a3,-1 # fff8ffff <__TLS0_BASE__+0xbff4ffff>
40001bc4:	8ef1                	and	a3,a3,a2
40001bc6:	8f55                	or	a4,a4,a3
40001bc8:	40e7a023          	sw	a4,1024(a5)
}
40001bcc:	0001                	nop
40001bce:	4472                	lw	s0,28(sp)
40001bd0:	6105                	addi	sp,sp,32
40001bd2:	8082                	ret

40001bd4 <ADCSAR_DC_Config>:
  * @param   Mode   
  * @param   Condition   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_Config(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Mode_TypeDef Mode, ADCSAR_DC_Condition_TypeDef Condition)
{
40001bd4:	1101                	addi	sp,sp,-32
40001bd6:	ce22                	sw	s0,28(sp)
40001bd8:	1000                	addi	s0,sp,32
40001bda:	fea42623          	sw	a0,-20(s0)
40001bde:	feb42423          	sw	a1,-24(s0)
40001be2:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_MODE(Mode));
    assert_param(IS_ADCSAR_DC_CONDITION(Condition));

    MODIFY_REG(ADCSAR->DC[DC_Num].DCTL, ADCSAR_DC_DCTL_CTC_Msk | ADCSAR_DC_DCTL_CTM_Msk,
40001be6:	300106b7          	lui	a3,0x30010
40001bea:	fec42703          	lw	a4,-20(s0)
40001bee:	87ba                	mv	a5,a4
40001bf0:	0786                	slli	a5,a5,0x1
40001bf2:	97ba                	add	a5,a5,a4
40001bf4:	078a                	slli	a5,a5,0x2
40001bf6:	97b6                	add	a5,a5,a3
40001bf8:	4007a703          	lw	a4,1024(a5)
40001bfc:	77fd                	lui	a5,0xfffff
40001bfe:	0ff78793          	addi	a5,a5,255 # fffff0ff <__TLS0_BASE__+0xbffbf0ff>
40001c02:	8f7d                	and	a4,a4,a5
40001c04:	fe842783          	lw	a5,-24(s0)
40001c08:	00879693          	slli	a3,a5,0x8
40001c0c:	fe442783          	lw	a5,-28(s0)
40001c10:	07aa                	slli	a5,a5,0xa
40001c12:	8fd5                	or	a5,a5,a3
40001c14:	30010637          	lui	a2,0x30010
40001c18:	00f766b3          	or	a3,a4,a5
40001c1c:	fec42703          	lw	a4,-20(s0)
40001c20:	87ba                	mv	a5,a4
40001c22:	0786                	slli	a5,a5,0x1
40001c24:	97ba                	add	a5,a5,a4
40001c26:	078a                	slli	a5,a5,0x2
40001c28:	97b2                	add	a5,a5,a2
40001c2a:	40d7a023          	sw	a3,1024(a5)
               ((Mode << ADCSAR_DC_DCTL_CTM_Pos) |
                (Condition << ADCSAR_DC_DCTL_CTC_Pos)));
}
40001c2e:	0001                	nop
40001c30:	4472                	lw	s0,28(sp)
40001c32:	6105                	addi	sp,sp,32
40001c34:	8082                	ret

40001c36 <ADCSAR_DC_SetThresholdLow>:
  * @param   DC_Num   
  * @param   Val  .  0-0xFFF.
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SetThresholdLow(ADCSAR_DC_Num_TypeDef DC_Num, uint32_t Val)
{
40001c36:	1101                	addi	sp,sp,-32
40001c38:	ce22                	sw	s0,28(sp)
40001c3a:	1000                	addi	s0,sp,32
40001c3c:	fea42623          	sw	a0,-20(s0)
40001c40:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_THRESHOLD(Val));

    WRITE_REG(ADCSAR->DC[DC_Num].DCMP_bit.CMPL, Val);
40001c44:	30010637          	lui	a2,0x30010
40001c48:	fe842783          	lw	a5,-24(s0)
40001c4c:	873e                	mv	a4,a5
40001c4e:	6785                	lui	a5,0x1
40001c50:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
40001c52:	8ff9                	and	a5,a5,a4
40001c54:	01079693          	slli	a3,a5,0x10
40001c58:	82c1                	srli	a3,a3,0x10
40001c5a:	fec42703          	lw	a4,-20(s0)
40001c5e:	87ba                	mv	a5,a4
40001c60:	0786                	slli	a5,a5,0x1
40001c62:	97ba                	add	a5,a5,a4
40001c64:	078a                	slli	a5,a5,0x2
40001c66:	97b2                	add	a5,a5,a2
40001c68:	6705                	lui	a4,0x1
40001c6a:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
40001c6c:	8f75                	and	a4,a4,a3
40001c6e:	4047a603          	lw	a2,1028(a5)
40001c72:	76fd                	lui	a3,0xfffff
40001c74:	8ef1                	and	a3,a3,a2
40001c76:	8f55                	or	a4,a4,a3
40001c78:	40e7a223          	sw	a4,1028(a5)
}
40001c7c:	0001                	nop
40001c7e:	4472                	lw	s0,28(sp)
40001c80:	6105                	addi	sp,sp,32
40001c82:	8082                	ret

40001c84 <ADCSAR_DC_SetThresholdHigh>:
  * @param   DC_Num   
  * @param   Val  .  0-0xFFF.
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SetThresholdHigh(ADCSAR_DC_Num_TypeDef DC_Num, uint32_t Val)
{
40001c84:	1101                	addi	sp,sp,-32
40001c86:	ce22                	sw	s0,28(sp)
40001c88:	1000                	addi	s0,sp,32
40001c8a:	fea42623          	sw	a0,-20(s0)
40001c8e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_THRESHOLD(Val));

    WRITE_REG(ADCSAR->DC[DC_Num].DCMP_bit.CMPH, Val);
40001c92:	30010637          	lui	a2,0x30010
40001c96:	fe842783          	lw	a5,-24(s0)
40001c9a:	873e                	mv	a4,a5
40001c9c:	6785                	lui	a5,0x1
40001c9e:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
40001ca0:	8ff9                	and	a5,a5,a4
40001ca2:	01079693          	slli	a3,a5,0x10
40001ca6:	82c1                	srli	a3,a3,0x10
40001ca8:	fec42703          	lw	a4,-20(s0)
40001cac:	87ba                	mv	a5,a4
40001cae:	0786                	slli	a5,a5,0x1
40001cb0:	97ba                	add	a5,a5,a4
40001cb2:	078a                	slli	a5,a5,0x2
40001cb4:	97b2                	add	a5,a5,a2
40001cb6:	6705                	lui	a4,0x1
40001cb8:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
40001cba:	8f75                	and	a4,a4,a3
40001cbc:	0742                	slli	a4,a4,0x10
40001cbe:	4047a603          	lw	a2,1028(a5)
40001cc2:	f00106b7          	lui	a3,0xf0010
40001cc6:	16fd                	addi	a3,a3,-1 # f000ffff <__TLS0_BASE__+0xaffcffff>
40001cc8:	8ef1                	and	a3,a3,a2
40001cca:	8f55                	or	a4,a4,a3
40001ccc:	40e7a223          	sw	a4,1028(a5)
}
40001cd0:	0001                	nop
40001cd2:	4472                	lw	s0,28(sp)
40001cd4:	6105                	addi	sp,sp,32
40001cd6:	8082                	ret

40001cd8 <ADCSAR_SEQ_ReqConfig>:
  * @param   ReqNum   
  * @param   Channel_Num   
  * @retval  void
  */
void ADCSAR_SEQ_ReqConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_ReqNum_TypeDef ReqNum, ADCSAR_CH_Num_TypeDef Channel_Num)
{
40001cd8:	7179                	addi	sp,sp,-48
40001cda:	d622                	sw	s0,44(sp)
40001cdc:	1800                	addi	s0,sp,48
40001cde:	fca42e23          	sw	a0,-36(s0)
40001ce2:	fcb42c23          	sw	a1,-40(s0)
40001ce6:	fcc42a23          	sw	a2,-44(s0)

    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_REQ_NUM(ReqNum));
    assert_param(IS_ADCSAR_CH_NUM(Channel_Num));

    req_pos = ((uint32_t)ReqNum % 4) * 8;
40001cea:	fd842783          	lw	a5,-40(s0)
40001cee:	8b8d                	andi	a5,a5,3
40001cf0:	078e                	slli	a5,a5,0x3
40001cf2:	fef42623          	sw	a5,-20(s0)

    if (ReqNum > ADCSAR_SEQ_ReqNum_7)
40001cf6:	fd842703          	lw	a4,-40(s0)
40001cfa:	479d                	li	a5,7
40001cfc:	04e7f363          	bgeu	a5,a4,40001d42 <ADCSAR_SEQ_ReqConfig+0x6a>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel2
40001d00:	30010737          	lui	a4,0x30010
40001d04:	fdc42783          	lw	a5,-36(s0)
40001d08:	0785                	addi	a5,a5,1
40001d0a:	079a                	slli	a5,a5,0x6
40001d0c:	97ba                	add	a5,a5,a4
40001d0e:	439c                	lw	a5,0(a5)
40001d10:	fec42703          	lw	a4,-20(s0)
40001d14:	03f00693          	li	a3,63
40001d18:	00e69733          	sll	a4,a3,a4
40001d1c:	fff74713          	not	a4,a4
40001d20:	8f7d                	and	a4,a4,a5
40001d22:	fec42783          	lw	a5,-20(s0)
40001d26:	fd442683          	lw	a3,-44(s0)
40001d2a:	00f697b3          	sll	a5,a3,a5
40001d2e:	300106b7          	lui	a3,0x30010
40001d32:	8f5d                	or	a4,a4,a5
40001d34:	fdc42783          	lw	a5,-36(s0)
40001d38:	0785                	addi	a5,a5,1
40001d3a:	079a                	slli	a5,a5,0x6
40001d3c:	97b6                	add	a5,a5,a3
40001d3e:	c398                	sw	a4,0(a5)
    else if (ReqNum > ADCSAR_SEQ_ReqNum_3)
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel1
    else
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel0
}
40001d40:	a079                	j	40001dce <ADCSAR_SEQ_ReqConfig+0xf6>
    else if (ReqNum > ADCSAR_SEQ_ReqNum_3)
40001d42:	fd842703          	lw	a4,-40(s0)
40001d46:	478d                	li	a5,3
40001d48:	04e7f363          	bgeu	a5,a4,40001d8e <ADCSAR_SEQ_ReqConfig+0xb6>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel1
40001d4c:	30010737          	lui	a4,0x30010
40001d50:	fdc42783          	lw	a5,-36(s0)
40001d54:	0785                	addi	a5,a5,1
40001d56:	079a                	slli	a5,a5,0x6
40001d58:	97ba                	add	a5,a5,a4
40001d5a:	439c                	lw	a5,0(a5)
40001d5c:	fec42703          	lw	a4,-20(s0)
40001d60:	03f00693          	li	a3,63
40001d64:	00e69733          	sll	a4,a3,a4
40001d68:	fff74713          	not	a4,a4
40001d6c:	8f7d                	and	a4,a4,a5
40001d6e:	fec42783          	lw	a5,-20(s0)
40001d72:	fd442683          	lw	a3,-44(s0)
40001d76:	00f697b3          	sll	a5,a3,a5
40001d7a:	300106b7          	lui	a3,0x30010
40001d7e:	8f5d                	or	a4,a4,a5
40001d80:	fdc42783          	lw	a5,-36(s0)
40001d84:	0785                	addi	a5,a5,1
40001d86:	079a                	slli	a5,a5,0x6
40001d88:	97b6                	add	a5,a5,a3
40001d8a:	c398                	sw	a4,0(a5)
}
40001d8c:	a089                	j	40001dce <ADCSAR_SEQ_ReqConfig+0xf6>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel0
40001d8e:	30010737          	lui	a4,0x30010
40001d92:	fdc42783          	lw	a5,-36(s0)
40001d96:	0785                	addi	a5,a5,1
40001d98:	079a                	slli	a5,a5,0x6
40001d9a:	97ba                	add	a5,a5,a4
40001d9c:	439c                	lw	a5,0(a5)
40001d9e:	fec42703          	lw	a4,-20(s0)
40001da2:	03f00693          	li	a3,63
40001da6:	00e69733          	sll	a4,a3,a4
40001daa:	fff74713          	not	a4,a4
40001dae:	8f7d                	and	a4,a4,a5
40001db0:	fec42783          	lw	a5,-20(s0)
40001db4:	fd442683          	lw	a3,-44(s0)
40001db8:	00f697b3          	sll	a5,a3,a5
40001dbc:	300106b7          	lui	a3,0x30010
40001dc0:	8f5d                	or	a4,a4,a5
40001dc2:	fdc42783          	lw	a5,-36(s0)
40001dc6:	0785                	addi	a5,a5,1
40001dc8:	079a                	slli	a5,a5,0x6
40001dca:	97b6                	add	a5,a5,a3
40001dcc:	c398                	sw	a4,0(a5)
}
40001dce:	0001                	nop
40001dd0:	5432                	lw	s0,44(sp)
40001dd2:	6145                	addi	sp,sp,48
40001dd4:	8082                	ret

40001dd6 <ADCSAR_DeInit>:
/**
  * @brief      ADCSAR   
  * @retval  void
  */
void ADCSAR_DeInit()
{
40001dd6:	1141                	addi	sp,sp,-16
40001dd8:	c606                	sw	ra,12(sp)
40001dda:	c422                	sw	s0,8(sp)
40001ddc:	0800                	addi	s0,sp,16
    RCU_ADCSARRstCmd(DISABLE);
40001dde:	4501                	li	a0,0
40001de0:	341d                	jal	40001806 <RCU_ADCSARRstCmd>
    RCU_ADCSARRstCmd(ENABLE);
40001de2:	4505                	li	a0,1
40001de4:	340d                	jal	40001806 <RCU_ADCSARRstCmd>
}
40001de6:	0001                	nop
40001de8:	40b2                	lw	ra,12(sp)
40001dea:	4422                	lw	s0,8(sp)
40001dec:	0141                	addi	sp,sp,16
40001dee:	8082                	ret

40001df0 <ADCSAR_SEQ_Init>:
  * @param   InitStruct      @ref ADCSAR_SEQ_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSAR_SEQ_Init(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_Init_TypeDef* InitStruct)
{
40001df0:	7179                	addi	sp,sp,-48
40001df2:	d606                	sw	ra,44(sp)
40001df4:	d422                	sw	s0,40(sp)
40001df6:	1800                	addi	s0,sp,48
40001df8:	fca42e23          	sw	a0,-36(s0)
40001dfc:	fcb42c23          	sw	a1,-40(s0)
    ADCSAR_SEQ_StartEventConfig(SEQ_Num, InitStruct->StartEvent);
40001e00:	fd842783          	lw	a5,-40(s0)
40001e04:	439c                	lw	a5,0(a5)
40001e06:	85be                	mv	a1,a5
40001e08:	fdc42503          	lw	a0,-36(s0)
40001e0c:	34bd                	jal	4000187a <ADCSAR_SEQ_StartEventConfig>
    ADCSAR_SEQ_SwStartEnCmd(SEQ_Num, InitStruct->SWStartEn);
40001e0e:	fd842783          	lw	a5,-40(s0)
40001e12:	43dc                	lw	a5,4(a5)
40001e14:	85be                	mv	a1,a5
40001e16:	fdc42503          	lw	a0,-36(s0)
40001e1a:	3c39                	jal	40001838 <ADCSAR_SEQ_SwStartEnCmd>
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
40001e1c:	fe042623          	sw	zero,-20(s0)
40001e20:	a01d                	j	40001e46 <ADCSAR_SEQ_Init+0x56>
        ADCSAR_SEQ_ReqConfig(SEQ_Num, (ADCSAR_SEQ_ReqNum_TypeDef)i, InitStruct->Req[i]);
40001e22:	fd842703          	lw	a4,-40(s0)
40001e26:	fec42783          	lw	a5,-20(s0)
40001e2a:	078a                	slli	a5,a5,0x2
40001e2c:	97ba                	add	a5,a5,a4
40001e2e:	479c                	lw	a5,8(a5)
40001e30:	863e                	mv	a2,a5
40001e32:	fec42583          	lw	a1,-20(s0)
40001e36:	fdc42503          	lw	a0,-36(s0)
40001e3a:	3d79                	jal	40001cd8 <ADCSAR_SEQ_ReqConfig>
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
40001e3c:	fec42783          	lw	a5,-20(s0)
40001e40:	0785                	addi	a5,a5,1
40001e42:	fef42623          	sw	a5,-20(s0)
40001e46:	fec42703          	lw	a4,-20(s0)
40001e4a:	479d                	li	a5,7
40001e4c:	fce7fbe3          	bgeu	a5,a4,40001e22 <ADCSAR_SEQ_Init+0x32>
    }
    ADCSAR_SEQ_ReqMaxConfig(SEQ_Num, InitStruct->ReqMax);
40001e50:	fd842783          	lw	a5,-40(s0)
40001e54:	579c                	lw	a5,40(a5)
40001e56:	85be                	mv	a1,a5
40001e58:	fdc42503          	lw	a0,-36(s0)
40001e5c:	3495                	jal	400018c0 <ADCSAR_SEQ_ReqMaxConfig>
    ADCSAR_SEQ_ReqAverageConfig(SEQ_Num, InitStruct->ReqAverage);
40001e5e:	fd842783          	lw	a5,-40(s0)
40001e62:	57dc                	lw	a5,44(a5)
40001e64:	85be                	mv	a1,a5
40001e66:	fdc42503          	lw	a0,-36(s0)
40001e6a:	3c41                	jal	400018fa <ADCSAR_SEQ_ReqAverageConfig>
    ADCSAR_SEQ_ReqAverageCmd(SEQ_Num, InitStruct->ReqAverageEn);
40001e6c:	fd842783          	lw	a5,-40(s0)
40001e70:	5b9c                	lw	a5,48(a5)
40001e72:	85be                	mv	a1,a5
40001e74:	fdc42503          	lw	a0,-36(s0)
40001e78:	34f1                	jal	40001944 <ADCSAR_SEQ_ReqAverageCmd>
    ADCSAR_SEQ_RestartConfig(SEQ_Num, InitStruct->RestartCount);
40001e7a:	fd842783          	lw	a5,-40(s0)
40001e7e:	5bdc                	lw	a5,52(a5)
40001e80:	85be                	mv	a1,a5
40001e82:	fdc42503          	lw	a0,-36(s0)
40001e86:	3e95                	jal	400019fa <ADCSAR_SEQ_RestartConfig>
    ADCSAR_SEQ_RestartAverageCmd(SEQ_Num, InitStruct->RestartAverageEn);
40001e88:	fd842783          	lw	a5,-40(s0)
40001e8c:	5f9c                	lw	a5,56(a5)
40001e8e:	85be                	mv	a1,a5
40001e90:	fdc42503          	lw	a0,-36(s0)
40001e94:	3e51                	jal	40001a28 <ADCSAR_SEQ_RestartAverageCmd>
    ADCSAR_SEQ_SetRestartTimer(SEQ_Num, InitStruct->RestartTimer);
40001e96:	fd842783          	lw	a5,-40(s0)
40001e9a:	5fdc                	lw	a5,60(a5)
40001e9c:	85be                	mv	a1,a5
40001e9e:	fdc42503          	lw	a0,-36(s0)
40001ea2:	3911                	jal	40001ab6 <ADCSAR_SEQ_SetRestartTimer>
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
40001ea4:	fe042423          	sw	zero,-24(s0)
40001ea8:	a025                	j	40001ed0 <ADCSAR_SEQ_Init+0xe0>
        ADCSAR_SEQ_DCEnableCmd(SEQ_Num, (ADCSAR_DC_Num_TypeDef)i, InitStruct->DCEn[i]);
40001eaa:	fd842703          	lw	a4,-40(s0)
40001eae:	fe842783          	lw	a5,-24(s0)
40001eb2:	07c1                	addi	a5,a5,16
40001eb4:	078a                	slli	a5,a5,0x2
40001eb6:	97ba                	add	a5,a5,a4
40001eb8:	439c                	lw	a5,0(a5)
40001eba:	863e                	mv	a2,a5
40001ebc:	fe842583          	lw	a1,-24(s0)
40001ec0:	fdc42503          	lw	a0,-36(s0)
40001ec4:	3e79                	jal	40001a62 <ADCSAR_SEQ_DCEnableCmd>
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
40001ec6:	fe842783          	lw	a5,-24(s0)
40001eca:	0785                	addi	a5,a5,1
40001ecc:	fef42423          	sw	a5,-24(s0)
40001ed0:	fe842703          	lw	a4,-24(s0)
40001ed4:	479d                	li	a5,7
40001ed6:	fce7fae3          	bgeu	a5,a4,40001eaa <ADCSAR_SEQ_Init+0xba>
    }
    ADCSAR_SEQ_DMAConfig(SEQ_Num, InitStruct->DMAFIFOLevel);
40001eda:	fd842783          	lw	a5,-40(s0)
40001ede:	53bc                	lw	a5,96(a5)
40001ee0:	85be                	mv	a1,a5
40001ee2:	fdc42503          	lw	a0,-36(s0)
40001ee6:	3c71                	jal	40001982 <ADCSAR_SEQ_DMAConfig>
    ADCSAR_SEQ_DMACmd(SEQ_Num, InitStruct->DMAEn);
40001ee8:	fd842783          	lw	a5,-40(s0)
40001eec:	53fc                	lw	a5,100(a5)
40001eee:	85be                	mv	a1,a5
40001ef0:	fdc42503          	lw	a0,-36(s0)
40001ef4:	34f1                	jal	400019c0 <ADCSAR_SEQ_DMACmd>
}
40001ef6:	0001                	nop
40001ef8:	50b2                	lw	ra,44(sp)
40001efa:	5422                	lw	s0,40(sp)
40001efc:	6145                	addi	sp,sp,48
40001efe:	8082                	ret

40001f00 <ADCSAR_SEQ_StructInit>:
  * @param   InitStruct      @ref ADCSAR_SEQ_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSAR_SEQ_StructInit(ADCSAR_SEQ_Init_TypeDef* InitStruct)
{
40001f00:	7179                	addi	sp,sp,-48
40001f02:	d622                	sw	s0,44(sp)
40001f04:	1800                	addi	s0,sp,48
40001f06:	fca42e23          	sw	a0,-36(s0)
    InitStruct->StartEvent = ADCSAR_SEQ_StartEvent_SwReq;
40001f0a:	fdc42783          	lw	a5,-36(s0)
40001f0e:	0007a023          	sw	zero,0(a5)
    InitStruct->SWStartEn = DISABLE;
40001f12:	fdc42783          	lw	a5,-36(s0)
40001f16:	0007a223          	sw	zero,4(a5)
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
40001f1a:	fe042623          	sw	zero,-20(s0)
40001f1e:	a831                	j	40001f3a <ADCSAR_SEQ_StructInit+0x3a>
        InitStruct->Req[i] = ADCSAR_CH_Num_0;
40001f20:	fdc42703          	lw	a4,-36(s0)
40001f24:	fec42783          	lw	a5,-20(s0)
40001f28:	078a                	slli	a5,a5,0x2
40001f2a:	97ba                	add	a5,a5,a4
40001f2c:	0007a423          	sw	zero,8(a5)
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
40001f30:	fec42783          	lw	a5,-20(s0)
40001f34:	0785                	addi	a5,a5,1
40001f36:	fef42623          	sw	a5,-20(s0)
40001f3a:	fec42703          	lw	a4,-20(s0)
40001f3e:	479d                	li	a5,7
40001f40:	fee7f0e3          	bgeu	a5,a4,40001f20 <ADCSAR_SEQ_StructInit+0x20>
    }
    InitStruct->ReqMax = ADCSAR_SEQ_ReqNum_0;
40001f44:	fdc42783          	lw	a5,-36(s0)
40001f48:	0207a423          	sw	zero,40(a5)
    InitStruct->ReqAverage = ADCSAR_SEQ_Average_2;
40001f4c:	fdc42783          	lw	a5,-36(s0)
40001f50:	4705                	li	a4,1
40001f52:	d7d8                	sw	a4,44(a5)
    InitStruct->ReqAverageEn = DISABLE;
40001f54:	fdc42783          	lw	a5,-36(s0)
40001f58:	0207a823          	sw	zero,48(a5)
    InitStruct->RestartCount = 0;
40001f5c:	fdc42783          	lw	a5,-36(s0)
40001f60:	0207aa23          	sw	zero,52(a5)
    InitStruct->RestartAverageEn = DISABLE;
40001f64:	fdc42783          	lw	a5,-36(s0)
40001f68:	0207ac23          	sw	zero,56(a5)
    InitStruct->RestartTimer = 0;
40001f6c:	fdc42783          	lw	a5,-36(s0)
40001f70:	0207ae23          	sw	zero,60(a5)
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
40001f74:	fe042423          	sw	zero,-24(s0)
40001f78:	a839                	j	40001f96 <ADCSAR_SEQ_StructInit+0x96>
        InitStruct->DCEn[i] = DISABLE;
40001f7a:	fdc42703          	lw	a4,-36(s0)
40001f7e:	fe842783          	lw	a5,-24(s0)
40001f82:	07c1                	addi	a5,a5,16
40001f84:	078a                	slli	a5,a5,0x2
40001f86:	97ba                	add	a5,a5,a4
40001f88:	0007a023          	sw	zero,0(a5)
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
40001f8c:	fe842783          	lw	a5,-24(s0)
40001f90:	0785                	addi	a5,a5,1
40001f92:	fef42423          	sw	a5,-24(s0)
40001f96:	fe842703          	lw	a4,-24(s0)
40001f9a:	479d                	li	a5,7
40001f9c:	fce7ffe3          	bgeu	a5,a4,40001f7a <ADCSAR_SEQ_StructInit+0x7a>
    }
    InitStruct->DMAFIFOLevel = ADCSAR_SEQ_DMAFIFOLevel_1;
40001fa0:	fdc42783          	lw	a5,-36(s0)
40001fa4:	4705                	li	a4,1
40001fa6:	d3b8                	sw	a4,96(a5)
    InitStruct->DMAEn = DISABLE;
40001fa8:	fdc42783          	lw	a5,-36(s0)
40001fac:	0607a223          	sw	zero,100(a5)
}
40001fb0:	0001                	nop
40001fb2:	5432                	lw	s0,44(sp)
40001fb4:	6145                	addi	sp,sp,48
40001fb6:	8082                	ret

40001fb8 <ADCSAR_DC_Init>:
  * @param   InitStruct      @ref ADCSAR_DC_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSAR_DC_Init(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Init_TypeDef* InitStruct)
{
40001fb8:	1101                	addi	sp,sp,-32
40001fba:	ce06                	sw	ra,28(sp)
40001fbc:	cc22                	sw	s0,24(sp)
40001fbe:	1000                	addi	s0,sp,32
40001fc0:	fea42623          	sw	a0,-20(s0)
40001fc4:	feb42423          	sw	a1,-24(s0)
    ADCSAR_DC_OutputCmd(DC_Num, InitStruct->DCOutput);
40001fc8:	fe842783          	lw	a5,-24(s0)
40001fcc:	439c                	lw	a5,0(a5)
40001fce:	85be                	mv	a1,a5
40001fd0:	fec42503          	lw	a0,-20(s0)
40001fd4:	3615                	jal	40001af8 <ADCSAR_DC_OutputCmd>
    ADCSAR_DC_SetThresholdLow(DC_Num, InitStruct->ThresholdLow);
40001fd6:	fe842783          	lw	a5,-24(s0)
40001fda:	43dc                	lw	a5,4(a5)
40001fdc:	85be                	mv	a1,a5
40001fde:	fec42503          	lw	a0,-20(s0)
40001fe2:	3991                	jal	40001c36 <ADCSAR_DC_SetThresholdLow>
    ADCSAR_DC_SetThresholdHigh(DC_Num, InitStruct->ThresholdHigh);
40001fe4:	fe842783          	lw	a5,-24(s0)
40001fe8:	479c                	lw	a5,8(a5)
40001fea:	85be                	mv	a1,a5
40001fec:	fec42503          	lw	a0,-20(s0)
40001ff0:	3951                	jal	40001c84 <ADCSAR_DC_SetThresholdHigh>
    ADCSAR_DC_SourceConfig(DC_Num, InitStruct->Source);
40001ff2:	fe842783          	lw	a5,-24(s0)
40001ff6:	47dc                	lw	a5,12(a5)
40001ff8:	85be                	mv	a1,a5
40001ffa:	fec42503          	lw	a0,-20(s0)
40001ffe:	3689                	jal	40001b40 <ADCSAR_DC_SourceConfig>
    ADCSAR_DC_ChannelConfig(DC_Num, InitStruct->Channel);
40002000:	fe842783          	lw	a5,-24(s0)
40002004:	4b9c                	lw	a5,16(a5)
40002006:	85be                	mv	a1,a5
40002008:	fec42503          	lw	a0,-20(s0)
4000200c:	3ebd                	jal	40001b8a <ADCSAR_DC_ChannelConfig>
    ADCSAR_DC_Config(DC_Num, InitStruct->Mode, InitStruct->Condition);
4000200e:	fe842783          	lw	a5,-24(s0)
40002012:	4bd8                	lw	a4,20(a5)
40002014:	fe842783          	lw	a5,-24(s0)
40002018:	4f9c                	lw	a5,24(a5)
4000201a:	863e                	mv	a2,a5
4000201c:	85ba                	mv	a1,a4
4000201e:	fec42503          	lw	a0,-20(s0)
40002022:	3e4d                	jal	40001bd4 <ADCSAR_DC_Config>
}
40002024:	0001                	nop
40002026:	40f2                	lw	ra,28(sp)
40002028:	4462                	lw	s0,24(sp)
4000202a:	6105                	addi	sp,sp,32
4000202c:	8082                	ret

4000202e <ADCSAR_DC_StructInit>:
  * @param   InitStruct      @ref ADCSAR_DC_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSAR_DC_StructInit(ADCSAR_DC_Init_TypeDef* InitStruct)
{
4000202e:	1101                	addi	sp,sp,-32
40002030:	ce22                	sw	s0,28(sp)
40002032:	1000                	addi	s0,sp,32
40002034:	fea42623          	sw	a0,-20(s0)
    InitStruct->DCOutput = DISABLE;
40002038:	fec42783          	lw	a5,-20(s0)
4000203c:	0007a023          	sw	zero,0(a5)
    InitStruct->ThresholdLow = 0;
40002040:	fec42783          	lw	a5,-20(s0)
40002044:	0007a223          	sw	zero,4(a5)
    InitStruct->ThresholdHigh = 0;
40002048:	fec42783          	lw	a5,-20(s0)
4000204c:	0007a423          	sw	zero,8(a5)
    InitStruct->Source = ADCSAR_DC_Source_EOC;
40002050:	fec42783          	lw	a5,-20(s0)
40002054:	0007a623          	sw	zero,12(a5)
    InitStruct->Channel = ADCSAR_CH_Num_0;
40002058:	fec42783          	lw	a5,-20(s0)
4000205c:	0007a823          	sw	zero,16(a5)
    InitStruct->Mode = ADCSAR_DC_Mode_Multiple;
40002060:	fec42783          	lw	a5,-20(s0)
40002064:	0007aa23          	sw	zero,20(a5)
    InitStruct->Condition = ADCSAR_DC_Condition_Low;
40002068:	fec42783          	lw	a5,-20(s0)
4000206c:	0007ac23          	sw	zero,24(a5)
}
40002070:	0001                	nop
40002072:	4472                	lw	s0,28(sp)
40002074:	6105                	addi	sp,sp,32
40002076:	8082                	ret

40002078 <RCU_ADCSDRstCmd>:
  * @brief   C   -
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_ADCSDRstCmd(FunctionalState State)
{
40002078:	1101                	addi	sp,sp,-32
4000207a:	ce22                	sw	s0,28(sp)
4000207c:	1000                	addi	s0,sp,32
4000207e:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(RCU->ADCSDCLKCFG_bit.RSTDIS, State);
40002082:	3000e7b7          	lui	a5,0x3000e
40002086:	fec42703          	lw	a4,-20(s0)
4000208a:	8b05                	andi	a4,a4,1
4000208c:	0ff77713          	zext.b	a4,a4
40002090:	8b05                	andi	a4,a4,1
40002092:	0722                	slli	a4,a4,0x8
40002094:	0b47a683          	lw	a3,180(a5) # 3000e0b4 <STACK_SIZE+0x3000d8b4>
40002098:	eff6f693          	andi	a3,a3,-257
4000209c:	8f55                	or	a4,a4,a3
4000209e:	0ae7aa23          	sw	a4,180(a5)
}
400020a2:	0001                	nop
400020a4:	4472                	lw	s0,28(sp)
400020a6:	6105                	addi	sp,sp,32
400020a8:	8082                	ret

400020aa <ADCSD_WaitCycleCmd>:
  * @brief        -
  * @param   waitClkAmount   
  * @retval  void
  */
__STATIC_INLINE void ADCSD_WaitCycleCmd(uint32_t WaitCycle)
{
400020aa:	1101                	addi	sp,sp,-32
400020ac:	ce22                	sw	s0,28(sp)
400020ae:	1000                	addi	s0,sp,32
400020b0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_WTCYC(WaitCycle));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_WTCYC_Msk, WaitCycle << ADCSD_CTRL_WTCYC_Pos);
400020b4:	300127b7          	lui	a5,0x30012
400020b8:	4398                	lw	a4,0(a5)
400020ba:	fff907b7          	lui	a5,0xfff90
400020be:	17fd                	addi	a5,a5,-1 # fff8ffff <__TLS0_BASE__+0xbff4ffff>
400020c0:	00f776b3          	and	a3,a4,a5
400020c4:	fec42783          	lw	a5,-20(s0)
400020c8:	01079713          	slli	a4,a5,0x10
400020cc:	300127b7          	lui	a5,0x30012
400020d0:	8f55                	or	a4,a4,a3
400020d2:	c398                	sw	a4,0(a5)
}
400020d4:	0001                	nop
400020d6:	4472                	lw	s0,28(sp)
400020d8:	6105                	addi	sp,sp,32
400020da:	8082                	ret

400020dc <ADCSD_MainDivCmd>:
  * @brief        -
  * @param   mainDiv    
  * @retval  void
  */
__STATIC_INLINE void ADCSD_MainDivCmd(uint32_t mainDiv)
{
400020dc:	1101                	addi	sp,sp,-32
400020de:	ce22                	sw	s0,28(sp)
400020e0:	1000                	addi	s0,sp,32
400020e2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_MDC(mainDiv));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_MDC_Msk, mainDiv << ADCSD_CTRL_MDC_Pos);
400020e6:	300127b7          	lui	a5,0x30012
400020ea:	4398                	lw	a4,0(a5)
400020ec:	77e5                	lui	a5,0xffff9
400020ee:	17fd                	addi	a5,a5,-1 # ffff8fff <__TLS0_BASE__+0xbffb8fff>
400020f0:	00f776b3          	and	a3,a4,a5
400020f4:	fec42783          	lw	a5,-20(s0)
400020f8:	00c79713          	slli	a4,a5,0xc
400020fc:	300127b7          	lui	a5,0x30012
40002100:	8f55                	or	a4,a4,a3
40002102:	c398                	sw	a4,0(a5)
}
40002104:	0001                	nop
40002106:	4472                	lw	s0,28(sp)
40002108:	6105                	addi	sp,sp,32
4000210a:	8082                	ret

4000210c <ADCSD_SampleDivCmd>:
  * @brief        -
  * @param   sampleDiv    
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SampleDivCmd(uint32_t sampleDiv)
{
4000210c:	1101                	addi	sp,sp,-32
4000210e:	ce22                	sw	s0,28(sp)
40002110:	1000                	addi	s0,sp,32
40002112:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_DR(sampleDiv));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_DR_Msk, sampleDiv << ADCSD_CTRL_DR_Pos);
40002116:	300127b7          	lui	a5,0x30012
4000211a:	439c                	lw	a5,0(a5)
4000211c:	cff7f693          	andi	a3,a5,-769
40002120:	fec42783          	lw	a5,-20(s0)
40002124:	00879713          	slli	a4,a5,0x8
40002128:	300127b7          	lui	a5,0x30012
4000212c:	8f55                	or	a4,a4,a3
4000212e:	c398                	sw	a4,0(a5)
}
40002130:	0001                	nop
40002132:	4472                	lw	s0,28(sp)
40002134:	6105                	addi	sp,sp,32
40002136:	8082                	ret

40002138 <ADCSD_SetMode>:
  * @param   ch_num   
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SetMode(ADCSD_CH_Num_TypeDef ch_num, ADCSD_MODE_TypeDef mode)
{
40002138:	1101                	addi	sp,sp,-32
4000213a:	ce22                	sw	s0,28(sp)
4000213c:	1000                	addi	s0,sp,32
4000213e:	fea42623          	sw	a0,-20(s0)
40002142:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_ADCSD_CH_NUM(ch_num));
	assert_param(IS_ADCSD_MODE(mode));

	MODIFY_REG(ADCSD->MODE, ADCSD_MODE_CH0_Msk << ((uint32_t)ch_num << 2), mode << ((uint32_t)ch_num << 2));
40002146:	300127b7          	lui	a5,0x30012
4000214a:	43d8                	lw	a4,4(a5)
4000214c:	fec42783          	lw	a5,-20(s0)
40002150:	078a                	slli	a5,a5,0x2
40002152:	468d                	li	a3,3
40002154:	00f697b3          	sll	a5,a3,a5
40002158:	fff7c793          	not	a5,a5
4000215c:	00f776b3          	and	a3,a4,a5
40002160:	fec42783          	lw	a5,-20(s0)
40002164:	078a                	slli	a5,a5,0x2
40002166:	fe842703          	lw	a4,-24(s0)
4000216a:	00f71733          	sll	a4,a4,a5
4000216e:	300127b7          	lui	a5,0x30012
40002172:	8f55                	or	a4,a4,a3
40002174:	c3d8                	sw	a4,4(a5)
}
40002176:	0001                	nop
40002178:	4472                	lw	s0,28(sp)
4000217a:	6105                	addi	sp,sp,32
4000217c:	8082                	ret

4000217e <ADCSD_SetAmplification>:
  * @param   ch_num    -
  * @param 	 ampl   
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SetAmplification(ADCSD_CH_Num_TypeDef ch_num, ADCSD_AMPL_TypeDef ampl)
{
4000217e:	1101                	addi	sp,sp,-32
40002180:	ce22                	sw	s0,28(sp)
40002182:	1000                	addi	s0,sp,32
40002184:	fea42623          	sw	a0,-20(s0)
40002188:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_ADCSD_CH_NUM(ch_num));
	assert_param(IS_ADCSD_AMPL(ampl));

	MODIFY_REG(ADCSD->AMPL, ADCSD_AMPL_CH0_Msk << ((uint32_t)ch_num << 2), (uint32_t)ampl << ((uint32_t)ch_num << 2));
4000218c:	300127b7          	lui	a5,0x30012
40002190:	4798                	lw	a4,8(a5)
40002192:	fec42783          	lw	a5,-20(s0)
40002196:	078a                	slli	a5,a5,0x2
40002198:	469d                	li	a3,7
4000219a:	00f697b3          	sll	a5,a3,a5
4000219e:	fff7c793          	not	a5,a5
400021a2:	00f776b3          	and	a3,a4,a5
400021a6:	fec42783          	lw	a5,-20(s0)
400021aa:	078a                	slli	a5,a5,0x2
400021ac:	fe842703          	lw	a4,-24(s0)
400021b0:	00f71733          	sll	a4,a4,a5
400021b4:	300127b7          	lui	a5,0x30012
400021b8:	8f55                	or	a4,a4,a3
400021ba:	c798                	sw	a4,8(a5)
}
400021bc:	0001                	nop
400021be:	4472                	lw	s0,28(sp)
400021c0:	6105                	addi	sp,sp,32
400021c2:	8082                	ret

400021c4 <ADCSD_DeInit>:
/**
  * @brief      ADCSD   
  * @retval  void
  */
void ADCSD_DeInit(void)
{
400021c4:	1141                	addi	sp,sp,-16
400021c6:	c606                	sw	ra,12(sp)
400021c8:	c422                	sw	s0,8(sp)
400021ca:	0800                	addi	s0,sp,16
    RCU_ADCSDRstCmd(DISABLE);
400021cc:	4501                	li	a0,0
400021ce:	356d                	jal	40002078 <RCU_ADCSDRstCmd>
    RCU_ADCSDRstCmd(ENABLE);
400021d0:	4505                	li	a0,1
400021d2:	355d                	jal	40002078 <RCU_ADCSDRstCmd>
}
400021d4:	0001                	nop
400021d6:	40b2                	lw	ra,12(sp)
400021d8:	4422                	lw	s0,8(sp)
400021da:	0141                	addi	sp,sp,16
400021dc:	8082                	ret

400021de <ADCSD_Init>:
  * @param   InitStruct      @ref ADCSD_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSD_Init(ADCSD_Init_TypeDef* InitStruct)
{
400021de:	1101                	addi	sp,sp,-32
400021e0:	ce06                	sw	ra,28(sp)
400021e2:	cc22                	sw	s0,24(sp)
400021e4:	1000                	addi	s0,sp,32
400021e6:	fea42623          	sw	a0,-20(s0)
	ADCSD_WaitCycleCmd(InitStruct->WaitCycle);
400021ea:	fec42783          	lw	a5,-20(s0)
400021ee:	439c                	lw	a5,0(a5)
400021f0:	853e                	mv	a0,a5
400021f2:	3d65                	jal	400020aa <ADCSD_WaitCycleCmd>
	ADCSD_MainDivCmd(InitStruct->MainDiv);
400021f4:	fec42783          	lw	a5,-20(s0)
400021f8:	43dc                	lw	a5,4(a5)
400021fa:	853e                	mv	a0,a5
400021fc:	35c5                	jal	400020dc <ADCSD_MainDivCmd>
	ADCSD_SampleDivCmd(InitStruct->SampleDiv);
400021fe:	fec42783          	lw	a5,-20(s0)
40002202:	479c                	lw	a5,8(a5)
40002204:	853e                	mv	a0,a5
40002206:	3719                	jal	4000210c <ADCSD_SampleDivCmd>
}
40002208:	0001                	nop
4000220a:	40f2                	lw	ra,28(sp)
4000220c:	4462                	lw	s0,24(sp)
4000220e:	6105                	addi	sp,sp,32
40002210:	8082                	ret

40002212 <ADCSD_StructInit>:
  * @param   InitStruct      @ref ADCSD_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSD_StructInit(ADCSD_Init_TypeDef* InitStruct)
{
40002212:	1101                	addi	sp,sp,-32
40002214:	ce22                	sw	s0,28(sp)
40002216:	1000                	addi	s0,sp,32
40002218:	fea42623          	sw	a0,-20(s0)
	InitStruct->MainDiv = 0x0;
4000221c:	fec42783          	lw	a5,-20(s0)
40002220:	0007a223          	sw	zero,4(a5) # 30012004 <STACK_SIZE+0x30011804>
	InitStruct->SampleDiv = 0x0;
40002224:	fec42783          	lw	a5,-20(s0)
40002228:	0007a423          	sw	zero,8(a5)
	InitStruct->WaitCycle = 0x0;
4000222c:	fec42783          	lw	a5,-20(s0)
40002230:	0007a023          	sw	zero,0(a5)
}
40002234:	0001                	nop
40002236:	4472                	lw	s0,28(sp)
40002238:	6105                	addi	sp,sp,32
4000223a:	8082                	ret

4000223c <ADCSD_CH_Init>:
  * @param   InitStruct      @ref ADCSD_CH_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSD_CH_Init(ADCSD_CH_Num_TypeDef ch_num, ADCSD_CH_Init_TypeDef* InitStruct)
{
4000223c:	1101                	addi	sp,sp,-32
4000223e:	ce06                	sw	ra,28(sp)
40002240:	cc22                	sw	s0,24(sp)
40002242:	1000                	addi	s0,sp,32
40002244:	fea42623          	sw	a0,-20(s0)
40002248:	feb42423          	sw	a1,-24(s0)
	ADCSD_SetMode(ch_num, InitStruct->Mode);
4000224c:	fe842783          	lw	a5,-24(s0)
40002250:	439c                	lw	a5,0(a5)
40002252:	85be                	mv	a1,a5
40002254:	fec42503          	lw	a0,-20(s0)
40002258:	35c5                	jal	40002138 <ADCSD_SetMode>
	ADCSD_SetAmplification(ch_num, InitStruct->Amplifier);
4000225a:	fe842783          	lw	a5,-24(s0)
4000225e:	43dc                	lw	a5,4(a5)
40002260:	85be                	mv	a1,a5
40002262:	fec42503          	lw	a0,-20(s0)
40002266:	3f21                	jal	4000217e <ADCSD_SetAmplification>
}
40002268:	0001                	nop
4000226a:	40f2                	lw	ra,28(sp)
4000226c:	4462                	lw	s0,24(sp)
4000226e:	6105                	addi	sp,sp,32
40002270:	8082                	ret

40002272 <ADCSD_CH_StructInit>:
  * @param   InitStruct      @ref ADCSD_CH_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSD_CH_StructInit(ADCSD_CH_Init_TypeDef* InitStruct)
{
40002272:	1101                	addi	sp,sp,-32
40002274:	ce22                	sw	s0,28(sp)
40002276:	1000                	addi	s0,sp,32
40002278:	fea42623          	sw	a0,-20(s0)
	InitStruct->Amplifier = 0x0;
4000227c:	fec42783          	lw	a5,-20(s0)
40002280:	0007a223          	sw	zero,4(a5)
	InitStruct->Mode = 0x1;
40002284:	fec42783          	lw	a5,-20(s0)
40002288:	4705                	li	a4,1
4000228a:	c398                	sw	a4,0(a5)
}
4000228c:	0001                	nop
4000228e:	4472                	lw	s0,28(sp)
40002290:	6105                	addi	sp,sp,32
40002292:	8082                	ret

40002294 <RCU_AHBRstCmd>:
{
40002294:	1101                	addi	sp,sp,-32
40002296:	ce22                	sw	s0,28(sp)
40002298:	1000                	addi	s0,sp,32
4000229a:	fea42623          	sw	a0,-20(s0)
4000229e:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
400022a2:	3000e7b7          	lui	a5,0x3000e
400022a6:	4b98                	lw	a4,16(a5)
400022a8:	fec42783          	lw	a5,-20(s0)
400022ac:	fff7c793          	not	a5,a5
400022b0:	00f776b3          	and	a3,a4,a5
400022b4:	fe842783          	lw	a5,-24(s0)
400022b8:	c781                	beqz	a5,400022c0 <RCU_AHBRstCmd+0x2c>
400022ba:	fec42783          	lw	a5,-20(s0)
400022be:	a011                	j	400022c2 <RCU_AHBRstCmd+0x2e>
400022c0:	4781                	li	a5,0
400022c2:	3000e737          	lui	a4,0x3000e
400022c6:	8fd5                	or	a5,a5,a3
400022c8:	cb1c                	sw	a5,16(a4)
}
400022ca:	0001                	nop
400022cc:	4472                	lw	s0,28(sp)
400022ce:	6105                	addi	sp,sp,32
400022d0:	8082                	ret

400022d2 <CRC_ResetCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_ResetCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
400022d2:	1101                	addi	sp,sp,-32
400022d4:	ce22                	sw	s0,28(sp)
400022d6:	1000                	addi	s0,sp,32
400022d8:	fea42623          	sw	a0,-20(s0)
400022dc:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_RESET_Msk, state << CRC_CR_RESET_Pos);
400022e0:	fec42783          	lw	a5,-20(s0)
400022e4:	47dc                	lw	a5,12(a5)
400022e6:	ffe7f713          	andi	a4,a5,-2
400022ea:	fe842783          	lw	a5,-24(s0)
400022ee:	8f5d                	or	a4,a4,a5
400022f0:	fec42783          	lw	a5,-20(s0)
400022f4:	c7d8                	sw	a4,12(a5)
}
400022f6:	0001                	nop
400022f8:	4472                	lw	s0,28(sp)
400022fa:	6105                	addi	sp,sp,32
400022fc:	8082                	ret

400022fe <CRC_ModeCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_ModeCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
400022fe:	1101                	addi	sp,sp,-32
40002300:	ce22                	sw	s0,28(sp)
40002302:	1000                	addi	s0,sp,32
40002304:	fea42623          	sw	a0,-20(s0)
40002308:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_MODE_Msk, state << CRC_CR_MODE_Pos);
4000230c:	fec42783          	lw	a5,-20(s0)
40002310:	47dc                	lw	a5,12(a5)
40002312:	ffd7f713          	andi	a4,a5,-3
40002316:	fe842783          	lw	a5,-24(s0)
4000231a:	0786                	slli	a5,a5,0x1
4000231c:	8f5d                	or	a4,a4,a5
4000231e:	fec42783          	lw	a5,-20(s0)
40002322:	c7d8                	sw	a4,12(a5)
}
40002324:	0001                	nop
40002326:	4472                	lw	s0,28(sp)
40002328:	6105                	addi	sp,sp,32
4000232a:	8082                	ret

4000232c <CRC_XOROutCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_XOROutCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
4000232c:	1101                	addi	sp,sp,-32
4000232e:	ce22                	sw	s0,28(sp)
40002330:	1000                	addi	s0,sp,32
40002332:	fea42623          	sw	a0,-20(s0)
40002336:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_XOROUT_Msk, state << CRC_CR_XOROUT_Pos);
4000233a:	fec42783          	lw	a5,-20(s0)
4000233e:	47dc                	lw	a5,12(a5)
40002340:	ffb7f713          	andi	a4,a5,-5
40002344:	fe842783          	lw	a5,-24(s0)
40002348:	078a                	slli	a5,a5,0x2
4000234a:	8f5d                	or	a4,a4,a5
4000234c:	fec42783          	lw	a5,-20(s0)
40002350:	c7d8                	sw	a4,12(a5)
}
40002352:	0001                	nop
40002354:	4472                	lw	s0,28(sp)
40002356:	6105                	addi	sp,sp,32
40002358:	8082                	ret

4000235a <CRC_SetPolysize>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   polysize   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetPolysize(CRC_TypeDef* CRCx, CRC_POLYSIZE_TypeDef polysize)
{
4000235a:	1101                	addi	sp,sp,-32
4000235c:	ce22                	sw	s0,28(sp)
4000235e:	1000                	addi	s0,sp,32
40002360:	fea42623          	sw	a0,-20(s0)
40002364:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_CRC_POLYSIZE(polysize));

	MODIFY_REG(CRCx->CR, CRC_CR_POLYSIZE_Msk, polysize << CRC_CR_POLYSIZE_Pos);
40002368:	fec42783          	lw	a5,-20(s0)
4000236c:	47dc                	lw	a5,12(a5)
4000236e:	fe77f713          	andi	a4,a5,-25
40002372:	fe842783          	lw	a5,-24(s0)
40002376:	078e                	slli	a5,a5,0x3
40002378:	8f5d                	or	a4,a4,a5
4000237a:	fec42783          	lw	a5,-20(s0)
4000237e:	c7d8                	sw	a4,12(a5)
}
40002380:	0001                	nop
40002382:	4472                	lw	s0,28(sp)
40002384:	6105                	addi	sp,sp,32
40002386:	8082                	ret

40002388 <CRC_SetRevIn>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   revin   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetRevIn(CRC_TypeDef* CRCx, CRC_REV_IN_TypeDef revin)
{
40002388:	1101                	addi	sp,sp,-32
4000238a:	ce22                	sw	s0,28(sp)
4000238c:	1000                	addi	s0,sp,32
4000238e:	fea42623          	sw	a0,-20(s0)
40002392:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_CRC_REV_IN(revin));

	MODIFY_REG(CRCx->CR, CRC_CR_REV_IN_Msk, revin << CRC_CR_REV_IN_Pos);
40002396:	fec42783          	lw	a5,-20(s0)
4000239a:	47dc                	lw	a5,12(a5)
4000239c:	f9f7f713          	andi	a4,a5,-97
400023a0:	fe842783          	lw	a5,-24(s0)
400023a4:	0796                	slli	a5,a5,0x5
400023a6:	8f5d                	or	a4,a4,a5
400023a8:	fec42783          	lw	a5,-20(s0)
400023ac:	c7d8                	sw	a4,12(a5)
}
400023ae:	0001                	nop
400023b0:	4472                	lw	s0,28(sp)
400023b2:	6105                	addi	sp,sp,32
400023b4:	8082                	ret

400023b6 <CRC_RevOutCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param	 state    
  * @retval  void
  */
__STATIC_INLINE void CRC_RevOutCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
400023b6:	1101                	addi	sp,sp,-32
400023b8:	ce22                	sw	s0,28(sp)
400023ba:	1000                	addi	s0,sp,32
400023bc:	fea42623          	sw	a0,-20(s0)
400023c0:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_REV_OUT_Msk, state << CRC_CR_REV_OUT_Pos);
400023c4:	fec42783          	lw	a5,-20(s0)
400023c8:	47dc                	lw	a5,12(a5)
400023ca:	f7f7f713          	andi	a4,a5,-129
400023ce:	fe842783          	lw	a5,-24(s0)
400023d2:	079e                	slli	a5,a5,0x7
400023d4:	8f5d                	or	a4,a4,a5
400023d6:	fec42783          	lw	a5,-20(s0)
400023da:	c7d8                	sw	a4,12(a5)
}
400023dc:	0001                	nop
400023de:	4472                	lw	s0,28(sp)
400023e0:	6105                	addi	sp,sp,32
400023e2:	8082                	ret

400023e4 <CRC_SetInit>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   val   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetInit(CRC_TypeDef* CRCx, uint32_t val)
{
400023e4:	1101                	addi	sp,sp,-32
400023e6:	ce22                	sw	s0,28(sp)
400023e8:	1000                	addi	s0,sp,32
400023ea:	fea42623          	sw	a0,-20(s0)
400023ee:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	WRITE_REG(CRCx->INIT, val);
400023f2:	fec42783          	lw	a5,-20(s0)
400023f6:	fe842703          	lw	a4,-24(s0)
400023fa:	cb98                	sw	a4,16(a5)
}
400023fc:	0001                	nop
400023fe:	4472                	lw	s0,28(sp)
40002400:	6105                	addi	sp,sp,32
40002402:	8082                	ret

40002404 <CRC_SetPol>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRC_SetPol(CRC_TypeDef* CRCx, uint32_t val)
{
40002404:	1101                	addi	sp,sp,-32
40002406:	ce22                	sw	s0,28(sp)
40002408:	1000                	addi	s0,sp,32
4000240a:	fea42623          	sw	a0,-20(s0)
4000240e:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	WRITE_REG(CRCx->POL, val);
40002412:	fec42783          	lw	a5,-20(s0)
40002416:	fe842703          	lw	a4,-24(s0)
4000241a:	cbd8                	sw	a4,20(a5)
}
4000241c:	0001                	nop
4000241e:	4472                	lw	s0,28(sp)
40002420:	6105                	addi	sp,sp,32
40002422:	8082                	ret

40002424 <CRC_DeInit>:
/**
  * @brief      CRC   
  * @retval  void
  */
void CRC_DeInit(CRC_TypeDef* CRCx)
{
40002424:	7179                	addi	sp,sp,-48
40002426:	d606                	sw	ra,44(sp)
40002428:	d422                	sw	s0,40(sp)
4000242a:	1800                	addi	s0,sp,48
4000242c:	fca42e23          	sw	a0,-36(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	CRC_ResetCmd(CRCx, ENABLE);
40002430:	4585                	li	a1,1
40002432:	fdc42503          	lw	a0,-36(s0)
40002436:	3d71                	jal	400022d2 <CRC_ResetCmd>
	CRC_ResetCmd(CRCx, DISABLE);
40002438:	4581                	li	a1,0
4000243a:	fdc42503          	lw	a0,-36(s0)
4000243e:	3d51                	jal	400022d2 <CRC_ResetCmd>
	uint32_t CRC_num = (CRCx == CRC0) ? RCU_AHBRst_CRC0 : RCU_AHBRst_CRC1;
40002440:	fdc42703          	lw	a4,-36(s0)
40002444:	200307b7          	lui	a5,0x20030
40002448:	00f71463          	bne	a4,a5,40002450 <CRC_DeInit+0x2c>
4000244c:	6785                	lui	a5,0x1
4000244e:	a011                	j	40002452 <CRC_DeInit+0x2e>
40002450:	6789                	lui	a5,0x2
40002452:	fef42623          	sw	a5,-20(s0)
    RCU_AHBRstCmd(CRC_num, DISABLE);
40002456:	4581                	li	a1,0
40002458:	fec42503          	lw	a0,-20(s0)
4000245c:	3d25                	jal	40002294 <RCU_AHBRstCmd>
    RCU_AHBRstCmd(CRC_num, ENABLE);
4000245e:	4585                	li	a1,1
40002460:	fec42503          	lw	a0,-20(s0)
40002464:	3d05                	jal	40002294 <RCU_AHBRstCmd>
}
40002466:	0001                	nop
40002468:	50b2                	lw	ra,44(sp)
4000246a:	5422                	lw	s0,40(sp)
4000246c:	6145                	addi	sp,sp,48
4000246e:	8082                	ret

40002470 <CRC_Init>:
  * @param   InitStruct      @ref CRC_Init_TypeDef,
  *                         
  * @retval  void
  */
void CRC_Init(CRC_TypeDef* CRCx, CRC_Init_TypeDef* InitStruct)
{
40002470:	1101                	addi	sp,sp,-32
40002472:	ce06                	sw	ra,28(sp)
40002474:	cc22                	sw	s0,24(sp)
40002476:	1000                	addi	s0,sp,32
40002478:	fea42623          	sw	a0,-20(s0)
4000247c:	feb42423          	sw	a1,-24(s0)
	CRC_SetInit(CRCx, InitStruct->Init);
40002480:	fe842783          	lw	a5,-24(s0)
40002484:	439c                	lw	a5,0(a5)
40002486:	85be                	mv	a1,a5
40002488:	fec42503          	lw	a0,-20(s0)
4000248c:	3fa1                	jal	400023e4 <CRC_SetInit>
	CRC_SetRevIn(CRCx, InitStruct->RevIn);
4000248e:	fe842783          	lw	a5,-24(s0)
40002492:	43dc                	lw	a5,4(a5)
40002494:	85be                	mv	a1,a5
40002496:	fec42503          	lw	a0,-20(s0)
4000249a:	35fd                	jal	40002388 <CRC_SetRevIn>
	CRC_RevOutCmd(CRCx, InitStruct->RevOut);
4000249c:	fe842783          	lw	a5,-24(s0)
400024a0:	479c                	lw	a5,8(a5)
400024a2:	85be                	mv	a1,a5
400024a4:	fec42503          	lw	a0,-20(s0)
400024a8:	3739                	jal	400023b6 <CRC_RevOutCmd>
	CRC_ModeCmd(CRCx, InitStruct->Mode);
400024aa:	fe842783          	lw	a5,-24(s0)
400024ae:	47dc                	lw	a5,12(a5)
400024b0:	85be                	mv	a1,a5
400024b2:	fec42503          	lw	a0,-20(s0)
400024b6:	35a1                	jal	400022fe <CRC_ModeCmd>
	CRC_XOROutCmd(CRCx, InitStruct->XorOut);
400024b8:	fe842783          	lw	a5,-24(s0)
400024bc:	4b9c                	lw	a5,16(a5)
400024be:	85be                	mv	a1,a5
400024c0:	fec42503          	lw	a0,-20(s0)
400024c4:	35a5                	jal	4000232c <CRC_XOROutCmd>
	CRC_SetPolysize(CRCx, InitStruct->Polysize);
400024c6:	fe842783          	lw	a5,-24(s0)
400024ca:	4bdc                	lw	a5,20(a5)
400024cc:	85be                	mv	a1,a5
400024ce:	fec42503          	lw	a0,-20(s0)
400024d2:	3561                	jal	4000235a <CRC_SetPolysize>
	CRC_SetPol(CRCx, InitStruct->Pol);
400024d4:	fe842783          	lw	a5,-24(s0)
400024d8:	4f9c                	lw	a5,24(a5)
400024da:	85be                	mv	a1,a5
400024dc:	fec42503          	lw	a0,-20(s0)
400024e0:	3715                	jal	40002404 <CRC_SetPol>
}
400024e2:	0001                	nop
400024e4:	40f2                	lw	ra,28(sp)
400024e6:	4462                	lw	s0,24(sp)
400024e8:	6105                	addi	sp,sp,32
400024ea:	8082                	ret

400024ec <CRC_StructInit>:
  * @param   InitStruct      @ref CRC_Init_TypeDef,
  *                        
  * @retval  void
  */
void CRC_StructInit(CRC_Init_TypeDef* InitStruct)
{
400024ec:	1101                	addi	sp,sp,-32
400024ee:	ce22                	sw	s0,28(sp)
400024f0:	1000                	addi	s0,sp,32
400024f2:	fea42623          	sw	a0,-20(s0)
	InitStruct->Init = 0x0;
400024f6:	fec42783          	lw	a5,-20(s0)
400024fa:	0007a023          	sw	zero,0(a5) # 2000 <STACK_SIZE+0x1800>
	InitStruct->RevIn = 0x0;
400024fe:	fec42783          	lw	a5,-20(s0)
40002502:	0007a223          	sw	zero,4(a5)
	InitStruct->RevOut = 0x0;
40002506:	fec42783          	lw	a5,-20(s0)
4000250a:	0007a423          	sw	zero,8(a5)
	InitStruct->Mode = 0x0;
4000250e:	fec42783          	lw	a5,-20(s0)
40002512:	0007a623          	sw	zero,12(a5)
	InitStruct->XorOut = 0x0;
40002516:	fec42783          	lw	a5,-20(s0)
4000251a:	0007a823          	sw	zero,16(a5)
	InitStruct->Polysize = 0x0;
4000251e:	fec42783          	lw	a5,-20(s0)
40002522:	0007aa23          	sw	zero,20(a5)
	InitStruct->Pol = 0x4C11DB7;	// CRC-32 (Ethernet)
40002526:	fec42783          	lw	a5,-20(s0)
4000252a:	04c12737          	lui	a4,0x4c12
4000252e:	db770713          	addi	a4,a4,-585 # 4c11db7 <STACK_SIZE+0x4c115b7>
40002532:	cf98                	sw	a4,24(a5)
}
40002534:	0001                	nop
40002536:	4472                	lw	s0,28(sp)
40002538:	6105                	addi	sp,sp,32
4000253a:	8082                	ret

4000253c <RCU_AHBRstCmd>:
{
4000253c:	1101                	addi	sp,sp,-32
4000253e:	ce22                	sw	s0,28(sp)
40002540:	1000                	addi	s0,sp,32
40002542:	fea42623          	sw	a0,-20(s0)
40002546:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
4000254a:	3000e7b7          	lui	a5,0x3000e
4000254e:	4b98                	lw	a4,16(a5)
40002550:	fec42783          	lw	a5,-20(s0)
40002554:	fff7c793          	not	a5,a5
40002558:	00f776b3          	and	a3,a4,a5
4000255c:	fe842783          	lw	a5,-24(s0)
40002560:	c781                	beqz	a5,40002568 <RCU_AHBRstCmd+0x2c>
40002562:	fec42783          	lw	a5,-20(s0)
40002566:	a011                	j	4000256a <RCU_AHBRstCmd+0x2e>
40002568:	4781                	li	a5,0
4000256a:	3000e737          	lui	a4,0x3000e
4000256e:	8fd5                	or	a5,a5,a3
40002570:	cb1c                	sw	a5,16(a4)
}
40002572:	0001                	nop
40002574:	4472                	lw	s0,28(sp)
40002576:	6105                	addi	sp,sp,32
40002578:	8082                	ret

4000257a <CRYPTO_UpdateKeyCmd>:
  * 		   KEY_0...KEY_3   AES-128
  * @pararm  state   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_UpdateKeyCmd(FunctionalState state)
{
4000257a:	1101                	addi	sp,sp,-32
4000257c:	ce22                	sw	s0,28(sp)
4000257e:	1000                	addi	s0,sp,32
40002580:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_UPDATE_KEY_Msk, state << CRYPTO_CONTROL_UPDATE_KEY_Pos);
40002584:	200207b7          	lui	a5,0x20020
40002588:	43fc                	lw	a5,68(a5)
4000258a:	ffe7f693          	andi	a3,a5,-2
4000258e:	200207b7          	lui	a5,0x20020
40002592:	fec42703          	lw	a4,-20(s0)
40002596:	8f55                	or	a4,a4,a3
40002598:	c3f8                	sw	a4,68(a5)
}
4000259a:	0001                	nop
4000259c:	4472                	lw	s0,28(sp)
4000259e:	6105                	addi	sp,sp,32
400025a0:	8082                	ret

400025a2 <CRYPTO_StartCmd>:
  * @brief       .
  * 		         .
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_StartCmd()
{
400025a2:	1141                	addi	sp,sp,-16
400025a4:	c622                	sw	s0,12(sp)
400025a6:	0800                	addi	s0,sp,16
	SET_BIT(CRYPTO->CONTROL, CRYPTO_CONTROL_START_Msk);
400025a8:	200207b7          	lui	a5,0x20020
400025ac:	43f8                	lw	a4,68(a5)
400025ae:	200207b7          	lui	a5,0x20020
400025b2:	00276713          	ori	a4,a4,2
400025b6:	c3f8                	sw	a4,68(a5)
}
400025b8:	0001                	nop
400025ba:	4432                	lw	s0,12(sp)
400025bc:	0141                	addi	sp,sp,16
400025be:	8082                	ret

400025c0 <CRYPTO_DirectionConfig>:
  * @brief      
  * @param   dir    0 - , 1 - 
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DirectionConfig(CRYPTO_Dir_TypeDef dir)
{
400025c0:	1101                	addi	sp,sp,-32
400025c2:	ce22                	sw	s0,28(sp)
400025c4:	1000                	addi	s0,sp,32
400025c6:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_DIR(dir));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_DIRECTION_Msk, dir << CRYPTO_CONTROL_DIRECTION_Pos);
400025ca:	200207b7          	lui	a5,0x20020
400025ce:	43fc                	lw	a5,68(a5)
400025d0:	ffb7f693          	andi	a3,a5,-5
400025d4:	fec42783          	lw	a5,-20(s0)
400025d8:	00279713          	slli	a4,a5,0x2
400025dc:	200207b7          	lui	a5,0x20020
400025e0:	8f55                	or	a4,a4,a3
400025e2:	c3f8                	sw	a4,68(a5)
}
400025e4:	0001                	nop
400025e6:	4472                	lw	s0,28(sp)
400025e8:	6105                	addi	sp,sp,32
400025ea:	8082                	ret

400025ec <CRYPTO_AlgoConfig>:
  * @brief      
  * @param   algo   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_AlgoConfig(CRYPTO_Algo_TypeDef algo)
{
400025ec:	1101                	addi	sp,sp,-32
400025ee:	ce22                	sw	s0,28(sp)
400025f0:	1000                	addi	s0,sp,32
400025f2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_ALGO(algo));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_ALGORITHM_Msk, algo << CRYPTO_CONTROL_ALGORITHM_Pos);
400025f6:	200207b7          	lui	a5,0x20020
400025fa:	43fc                	lw	a5,68(a5)
400025fc:	fe77f693          	andi	a3,a5,-25
40002600:	fec42783          	lw	a5,-20(s0)
40002604:	00379713          	slli	a4,a5,0x3
40002608:	200207b7          	lui	a5,0x20020
4000260c:	8f55                	or	a4,a4,a3
4000260e:	c3f8                	sw	a4,68(a5)
}
40002610:	0001                	nop
40002612:	4472                	lw	s0,28(sp)
40002614:	6105                	addi	sp,sp,32
40002616:	8082                	ret

40002618 <CRYPTO_ModeConfig>:
  * @brief       
  * @param   mode    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_ModeConfig(CRYPTO_Mode_TypeDef mode)
{
40002618:	1101                	addi	sp,sp,-32
4000261a:	ce22                	sw	s0,28(sp)
4000261c:	1000                	addi	s0,sp,32
4000261e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_MODE(mode));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_MODE_Msk, mode << CRYPTO_CONTROL_MODE_Pos);
40002622:	200207b7          	lui	a5,0x20020
40002626:	43fc                	lw	a5,68(a5)
40002628:	f9f7f693          	andi	a3,a5,-97
4000262c:	fec42783          	lw	a5,-20(s0)
40002630:	00579713          	slli	a4,a5,0x5
40002634:	200207b7          	lui	a5,0x20020
40002638:	8f55                	or	a4,a4,a3
4000263a:	c3f8                	sw	a4,68(a5)
}
4000263c:	0001                	nop
4000263e:	4472                	lw	s0,28(sp)
40002640:	6105                	addi	sp,sp,32
40002642:	8082                	ret

40002644 <CRYPTO_GCMPhaseConfig>:
  * @brief       
  * @param   phase        GCM
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_TypeDef phase)
{
40002644:	1101                	addi	sp,sp,-32
40002646:	ce22                	sw	s0,28(sp)
40002648:	1000                	addi	s0,sp,32
4000264a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_GCM_PHASE(phase));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_GCM_PHASE_Msk, phase << CRYPTO_CONTROL_GCM_PHASE_Pos);
4000264e:	200207b7          	lui	a5,0x20020
40002652:	43fc                	lw	a5,68(a5)
40002654:	9ff7f693          	andi	a3,a5,-1537
40002658:	fec42783          	lw	a5,-20(s0)
4000265c:	00979713          	slli	a4,a5,0x9
40002660:	200207b7          	lui	a5,0x20020
40002664:	8f55                	or	a4,a4,a3
40002666:	c3f8                	sw	a4,68(a5)
}
40002668:	0001                	nop
4000266a:	4472                	lw	s0,28(sp)
4000266c:	6105                	addi	sp,sp,32
4000266e:	8082                	ret

40002670 <CRYPTO_InitVectorAutoUpdateCmd>:
  * @brief       IV_*    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_InitVectorAutoUpdateCmd(FunctionalState state)
{
40002670:	1101                	addi	sp,sp,-32
40002672:	ce22                	sw	s0,28(sp)
40002674:	1000                	addi	s0,sp,32
40002676:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_SELF_UPDATE_Msk, state << CRYPTO_CONTROL_SELF_UPDATE_Pos);
4000267a:	200207b7          	lui	a5,0x20020
4000267e:	43fc                	lw	a5,68(a5)
40002680:	eff7f693          	andi	a3,a5,-257
40002684:	fec42783          	lw	a5,-20(s0)
40002688:	00879713          	slli	a4,a5,0x8
4000268c:	200207b7          	lui	a5,0x20020
40002690:	8f55                	or	a4,a4,a3
40002692:	c3f8                	sw	a4,68(a5)
}
40002694:	0001                	nop
40002696:	4472                	lw	s0,28(sp)
40002698:	6105                	addi	sp,sp,32
4000269a:	8082                	ret

4000269c <CRYPTO_SetInitVector>:
  * @param   idx     
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetInitVector(uint32_t idx, uint32_t val)
{
4000269c:	1101                	addi	sp,sp,-32
4000269e:	ce22                	sw	s0,28(sp)
400026a0:	1000                	addi	s0,sp,32
400026a2:	fea42623          	sw	a0,-20(s0)
400026a6:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_IV(idx));

	WRITE_REG(CRYPTO->IV[idx], val);
400026aa:	20020737          	lui	a4,0x20020
400026ae:	fec42783          	lw	a5,-20(s0)
400026b2:	078a                	slli	a5,a5,0x2
400026b4:	97ba                	add	a5,a5,a4
400026b6:	fe842703          	lw	a4,-24(s0)
400026ba:	c398                	sw	a4,0(a5)
}
400026bc:	0001                	nop
400026be:	4472                	lw	s0,28(sp)
400026c0:	6105                	addi	sp,sp,32
400026c2:	8082                	ret

400026c4 <CRYPTO_SetTextInput>:
  * @param   idx     
  * @param   val   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetTextInput(uint32_t idx, uint32_t val)
{
400026c4:	1101                	addi	sp,sp,-32
400026c6:	ce22                	sw	s0,28(sp)
400026c8:	1000                	addi	s0,sp,32
400026ca:	fea42623          	sw	a0,-20(s0)
400026ce:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_TEXT_IN(idx));

	WRITE_REG(CRYPTO->TEXT_IN[idx], val);
400026d2:	20020737          	lui	a4,0x20020
400026d6:	fec42783          	lw	a5,-20(s0)
400026da:	0791                	addi	a5,a5,4 # 20020004 <STACK_SIZE+0x2001f804>
400026dc:	078a                	slli	a5,a5,0x2
400026de:	97ba                	add	a5,a5,a4
400026e0:	fe842703          	lw	a4,-24(s0)
400026e4:	c398                	sw	a4,0(a5)
}
400026e6:	0001                	nop
400026e8:	4472                	lw	s0,28(sp)
400026ea:	6105                	addi	sp,sp,32
400026ec:	8082                	ret

400026ee <CRYPTO_SetKeyInReg>:
  * @param   idx     
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetKeyInReg(uint32_t idx, uint32_t val)
{
400026ee:	1101                	addi	sp,sp,-32
400026f0:	ce22                	sw	s0,28(sp)
400026f2:	1000                	addi	s0,sp,32
400026f4:	fea42623          	sw	a0,-20(s0)
400026f8:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_KEY(idx));

	WRITE_REG(CRYPTO->KEY[idx], val);
400026fc:	20020737          	lui	a4,0x20020
40002700:	fec42783          	lw	a5,-20(s0)
40002704:	07a1                	addi	a5,a5,8
40002706:	078a                	slli	a5,a5,0x2
40002708:	97ba                	add	a5,a5,a4
4000270a:	fe842703          	lw	a4,-24(s0)
4000270e:	c398                	sw	a4,0(a5)
}
40002710:	0001                	nop
40002712:	4472                	lw	s0,28(sp)
40002714:	6105                	addi	sp,sp,32
40002716:	8082                	ret

40002718 <CRYPTO_GetTextOutput>:
  * @brief      
  * @param   idx    [0; 3]
  * @retval  void
  */
__STATIC_INLINE uint32_t CRYPTO_GetTextOutput(uint32_t idx)
{
40002718:	1101                	addi	sp,sp,-32
4000271a:	ce22                	sw	s0,28(sp)
4000271c:	1000                	addi	s0,sp,32
4000271e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_TEXT_OUT(idx));

	return (uint32_t) READ_REG(CRYPTO->TEXT_OUT[idx]);
40002722:	20020737          	lui	a4,0x20020
40002726:	fec42783          	lw	a5,-20(s0)
4000272a:	07f1                	addi	a5,a5,28
4000272c:	078a                	slli	a5,a5,0x2
4000272e:	97ba                	add	a5,a5,a4
40002730:	439c                	lw	a5,0(a5)
}
40002732:	853e                	mv	a0,a5
40002734:	4472                	lw	s0,28(sp)
40002736:	6105                	addi	sp,sp,32
40002738:	8082                	ret

4000273a <CRYPTO_GetGCMTag>:
  * @brief     ,    GCM
  * @param   idx    [0; 3]
  * @retval  void
  */
__STATIC_INLINE uint32_t CRYPTO_GetGCMTag(uint32_t idx)
{
4000273a:	1101                	addi	sp,sp,-32
4000273c:	ce22                	sw	s0,28(sp)
4000273e:	1000                	addi	s0,sp,32
40002740:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_GCM_TAG(idx));

	return (uint32_t) READ_REG(CRYPTO->GCM_TAG[idx]);
40002744:	20020737          	lui	a4,0x20020
40002748:	fec42783          	lw	a5,-20(s0)
4000274c:	02878793          	addi	a5,a5,40
40002750:	078a                	slli	a5,a5,0x2
40002752:	97ba                	add	a5,a5,a4
40002754:	439c                	lw	a5,0(a5)
}
40002756:	853e                	mv	a0,a5
40002758:	4472                	lw	s0,28(sp)
4000275a:	6105                	addi	sp,sp,32
4000275c:	8082                	ret

4000275e <CRYPTO_ReadyStatus>:
/**
  * @brief            /    
  * @retval  state   
  */
__STATIC_INLINE FunctionalState CRYPTO_ReadyStatus()
{
4000275e:	1141                	addi	sp,sp,-16
40002760:	c622                	sw	s0,12(sp)
40002762:	0800                	addi	s0,sp,16
	return (FunctionalState) READ_BIT(CRYPTO->STATUS, CRYPTO_STATUS_READY_Msk);
40002764:	200207b7          	lui	a5,0x20020
40002768:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
4000276c:	8b85                	andi	a5,a5,1
}
4000276e:	853e                	mv	a0,a5
40002770:	4432                	lw	s0,12(sp)
40002772:	0141                	addi	sp,sp,16
40002774:	8082                	ret

40002776 <CRYPTO_DMA_SetBaseDescriptor>:
  * @brief       DMA
  * @param   address   ,    @ref CRYPTO_DMA_DesciptorAddress_TypeDef
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_SetBaseDescriptor(uint32_t address)
{
40002776:	1101                	addi	sp,sp,-32
40002778:	ce22                	sw	s0,28(sp)
4000277a:	1000                	addi	s0,sp,32
4000277c:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(CRYPTO->BASE_DESCRIPTOR, address);
40002780:	200207b7          	lui	a5,0x20020
40002784:	fec42703          	lw	a4,-20(s0)
40002788:	c7b8                	sw	a4,72(a5)
}
4000278a:	0001                	nop
4000278c:	4472                	lw	s0,28(sp)
4000278e:	6105                	addi	sp,sp,32
40002790:	8082                	ret

40002792 <CRYPTO_DMA_StartCmd>:
/**
  * @brief        DMA
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_StartCmd()
{
40002792:	1141                	addi	sp,sp,-16
40002794:	c622                	sw	s0,12(sp)
40002796:	0800                	addi	s0,sp,16
	SET_BIT(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_START_Msk);
40002798:	200207b7          	lui	a5,0x20020
4000279c:	47f8                	lw	a4,76(a5)
4000279e:	200207b7          	lui	a5,0x20020
400027a2:	00176713          	ori	a4,a4,1
400027a6:	c7f8                	sw	a4,76(a5)
}
400027a8:	0001                	nop
400027aa:	4432                	lw	s0,12(sp)
400027ac:	0141                	addi	sp,sp,16
400027ae:	8082                	ret

400027b0 <CRYPTO_DMA_ByteSwapCmd>:
  * @brief         AHB
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_ByteSwapCmd(FunctionalState state)
{
400027b0:	1101                	addi	sp,sp,-32
400027b2:	ce22                	sw	s0,28(sp)
400027b4:	1000                	addi	s0,sp,32
400027b6:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_BYTES_SWAP_Msk, state << CRYPTO_DMA_CONTROL_BYTES_SWAP_Pos);
400027ba:	200207b7          	lui	a5,0x20020
400027be:	47fc                	lw	a5,76(a5)
400027c0:	ffd7f693          	andi	a3,a5,-3
400027c4:	fec42783          	lw	a5,-20(s0)
400027c8:	00179713          	slli	a4,a5,0x1
400027cc:	200207b7          	lui	a5,0x20020
400027d0:	8f55                	or	a4,a4,a3
400027d2:	c7f8                	sw	a4,76(a5)
}
400027d4:	0001                	nop
400027d6:	4472                	lw	s0,28(sp)
400027d8:	6105                	addi	sp,sp,32
400027da:	8082                	ret

400027dc <CRYPTO_DMA_WordSwapCmd>:
  * @brief         AHB
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_WordSwapCmd(FunctionalState state)
{
400027dc:	1101                	addi	sp,sp,-32
400027de:	ce22                	sw	s0,28(sp)
400027e0:	1000                	addi	s0,sp,32
400027e2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_WORDS_SWAP_Msk, state << CRYPTO_DMA_CONTROL_WORDS_SWAP_Pos);
400027e6:	200207b7          	lui	a5,0x20020
400027ea:	47fc                	lw	a5,76(a5)
400027ec:	ffb7f693          	andi	a3,a5,-5
400027f0:	fec42783          	lw	a5,-20(s0)
400027f4:	00279713          	slli	a4,a5,0x2
400027f8:	200207b7          	lui	a5,0x20020
400027fc:	8f55                	or	a4,a4,a3
400027fe:	c7f8                	sw	a4,76(a5)
}
40002800:	0001                	nop
40002802:	4472                	lw	s0,28(sp)
40002804:	6105                	addi	sp,sp,32
40002806:	8082                	ret

40002808 <CRYPTO_DMA_ActiveStatus>:
/**
  * @brief       DMA  
  * @retval  state   DMA
  */
__STATIC_INLINE FunctionalState CRYPTO_DMA_ActiveStatus()
{
40002808:	1141                	addi	sp,sp,-16
4000280a:	c622                	sw	s0,12(sp)
4000280c:	0800                	addi	s0,sp,16
	return (FunctionalState) READ_BIT(CRYPTO->STATUS, CRYPTO_STATUS_DMA_ACTIVE_Msk);
4000280e:	200207b7          	lui	a5,0x20020
40002812:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
40002816:	1007f793          	andi	a5,a5,256
4000281a:	c399                	beqz	a5,40002820 <CRYPTO_DMA_ActiveStatus+0x18>
4000281c:	4785                	li	a5,1
4000281e:	a011                	j	40002822 <CRYPTO_DMA_ActiveStatus+0x1a>
40002820:	4781                	li	a5,0
}
40002822:	853e                	mv	a0,a5
40002824:	4432                	lw	s0,12(sp)
40002826:	0141                	addi	sp,sp,16
40002828:	8082                	ret

4000282a <CRYPTO_DeInit>:
/**
  * @brief      CRYPTO   
  * @retval  void
  */
void CRYPTO_DeInit()
{
4000282a:	1141                	addi	sp,sp,-16
4000282c:	c606                	sw	ra,12(sp)
4000282e:	c422                	sw	s0,8(sp)
40002830:	0800                	addi	s0,sp,16
	RCU_AHBRstCmd(RCU_AHBRst_CRYPTO, DISABLE);
40002832:	4581                	li	a1,0
40002834:	4511                	li	a0,4
40002836:	3319                	jal	4000253c <RCU_AHBRstCmd>
	RCU_AHBRstCmd(RCU_AHBRst_CRYPTO, ENABLE);
40002838:	4585                	li	a1,1
4000283a:	4511                	li	a0,4
4000283c:	3301                	jal	4000253c <RCU_AHBRstCmd>
}
4000283e:	0001                	nop
40002840:	40b2                	lw	ra,12(sp)
40002842:	4422                	lw	s0,8(sp)
40002844:	0141                	addi	sp,sp,16
40002846:	8082                	ret

40002848 <CRYPTO_Init>:
  * @param   InitStruct      @ref CRYPTO_Init_TypeDef,
  *                         
  * @retval  void
  */
void CRYPTO_Init(CRYPTO_Init_TypeDef* InitStruct)
{
40002848:	1101                	addi	sp,sp,-32
4000284a:	ce06                	sw	ra,28(sp)
4000284c:	cc22                	sw	s0,24(sp)
4000284e:	1000                	addi	s0,sp,32
40002850:	fea42623          	sw	a0,-20(s0)
	CRYPTO_DirectionConfig(InitStruct->Direction);
40002854:	fec42783          	lw	a5,-20(s0)
40002858:	439c                	lw	a5,0(a5)
4000285a:	853e                	mv	a0,a5
4000285c:	3395                	jal	400025c0 <CRYPTO_DirectionConfig>
	CRYPTO_AlgoConfig(InitStruct->Algorithm);
4000285e:	fec42783          	lw	a5,-20(s0)
40002862:	43dc                	lw	a5,4(a5)
40002864:	853e                	mv	a0,a5
40002866:	3359                	jal	400025ec <CRYPTO_AlgoConfig>
	CRYPTO_ModeConfig(InitStruct->Mode);
40002868:	fec42783          	lw	a5,-20(s0)
4000286c:	479c                	lw	a5,8(a5)
4000286e:	853e                	mv	a0,a5
40002870:	3365                	jal	40002618 <CRYPTO_ModeConfig>
	CRYPTO_InitVectorAutoUpdateCmd(InitStruct->InitVectorAutoUpdate);
40002872:	fec42783          	lw	a5,-20(s0)
40002876:	47dc                	lw	a5,12(a5)
40002878:	853e                	mv	a0,a5
4000287a:	3bdd                	jal	40002670 <CRYPTO_InitVectorAutoUpdateCmd>
	CRYPTO_UpdateKeyCmd(InitStruct->UpdateKey);
4000287c:	fec42783          	lw	a5,-20(s0)
40002880:	4b9c                	lw	a5,16(a5)
40002882:	853e                	mv	a0,a5
40002884:	39dd                	jal	4000257a <CRYPTO_UpdateKeyCmd>
	CRYPTO_GCMPhaseConfig(InitStruct->GCMPhase);
40002886:	fec42783          	lw	a5,-20(s0)
4000288a:	4bdc                	lw	a5,20(a5)
4000288c:	853e                	mv	a0,a5
4000288e:	3b5d                	jal	40002644 <CRYPTO_GCMPhaseConfig>
}
40002890:	0001                	nop
40002892:	40f2                	lw	ra,28(sp)
40002894:	4462                	lw	s0,24(sp)
40002896:	6105                	addi	sp,sp,32
40002898:	8082                	ret

4000289a <CRYPTO_StructInit>:
  * @param   InitStruct      @ref CRYPTO_Init_TypeDef,
  *                        
  * @retval  void
  */
void CRYPTO_StructInit(CRYPTO_Init_TypeDef* InitStruct)
{
4000289a:	1101                	addi	sp,sp,-32
4000289c:	ce22                	sw	s0,28(sp)
4000289e:	1000                	addi	s0,sp,32
400028a0:	fea42623          	sw	a0,-20(s0)
	InitStruct->Direction = CRYPTO_Dir_Encrypt;
400028a4:	fec42783          	lw	a5,-20(s0)
400028a8:	0007a023          	sw	zero,0(a5)
	InitStruct->Algorithm = CRYPTO_Algo_AES_256;
400028ac:	fec42783          	lw	a5,-20(s0)
400028b0:	4705                	li	a4,1
400028b2:	c3d8                	sw	a4,4(a5)
	InitStruct->Mode = CRYPTO_Mode_GCM;
400028b4:	fec42783          	lw	a5,-20(s0)
400028b8:	470d                	li	a4,3
400028ba:	c798                	sw	a4,8(a5)
	InitStruct->InitVectorAutoUpdate = ENABLE;
400028bc:	fec42783          	lw	a5,-20(s0)
400028c0:	4705                	li	a4,1
400028c2:	c7d8                	sw	a4,12(a5)
	InitStruct->UpdateKey = ENABLE;
400028c4:	fec42783          	lw	a5,-20(s0)
400028c8:	4705                	li	a4,1
400028ca:	cb98                	sw	a4,16(a5)
	InitStruct->GCMPhase = CRYPTO_GCM_PHASE_INIT;
400028cc:	fec42783          	lw	a5,-20(s0)
400028d0:	0007aa23          	sw	zero,20(a5)
}
400028d4:	0001                	nop
400028d6:	4472                	lw	s0,28(sp)
400028d8:	6105                	addi	sp,sp,32
400028da:	8082                	ret

400028dc <CRYPTO_DMAStructInit>:
  * @param   CryptoStruct     @ref CRYPTO_Init_TypeDef,
  * 					     
  * @retval  void
  */
void CRYPTO_DMAStructInit(CRYPTO_DMAInit_TypeDef* DMAStruct, CRYPTO_Init_TypeDef* CryptoStruct)
{
400028dc:	1101                	addi	sp,sp,-32
400028de:	ce22                	sw	s0,28(sp)
400028e0:	1000                	addi	s0,sp,32
400028e2:	fea42623          	sw	a0,-20(s0)
400028e6:	feb42423          	sw	a1,-24(s0)
	DMAStruct->ByteSwap = DISABLE;
400028ea:	fec42783          	lw	a5,-20(s0)
400028ee:	0007a023          	sw	zero,0(a5)
	DMAStruct->WordSwap = DISABLE;
400028f2:	fec42783          	lw	a5,-20(s0)
400028f6:	0007a223          	sw	zero,4(a5)

	DMAStruct->CryptoSettings = CryptoStruct;
400028fa:	fec42783          	lw	a5,-20(s0)
400028fe:	fe842703          	lw	a4,-24(s0)
40002902:	cbd8                	sw	a4,20(a5)
	DMAStruct->LastDescriptor = ENABLE;
40002904:	fec42783          	lw	a5,-20(s0)
40002908:	4705                	li	a4,1
4000290a:	c798                	sw	a4,8(a5)
	DMAStruct->ITEnable = DISABLE;
4000290c:	fec42783          	lw	a5,-20(s0)
40002910:	0007a623          	sw	zero,12(a5)
	DMAStruct->BlocksCount = 0;
40002914:	fec42783          	lw	a5,-20(s0)
40002918:	0007a823          	sw	zero,16(a5)

	DMAStruct->SourceAddress = 0;
4000291c:	fec42783          	lw	a5,-20(s0)
40002920:	0007ae23          	sw	zero,28(a5)
	DMAStruct->DestinationAddress = 0;
40002924:	fec42783          	lw	a5,-20(s0)
40002928:	0207a023          	sw	zero,32(a5)
//	DMAStruct->DescriptorPtr->NEXT_DESCR = 0x80;
//	DMAStruct->DescriptorPtr = 0x80;
}
4000292c:	0001                	nop
4000292e:	4472                	lw	s0,28(sp)
40002930:	6105                	addi	sp,sp,32
40002932:	8082                	ret

40002934 <CRYPTO_InitDMADescriptor>:
  * @param   DMAStruct      @ref CRYPTO_DMAInit_TypeDef,
  *                        
  * @retval  void
  */
uint32_t CRYPTO_InitDMADescriptor(CRYPTO_DMAInit_TypeDef* DMAStruct)
{
40002934:	1101                	addi	sp,sp,-32
40002936:	ce06                	sw	ra,28(sp)
40002938:	cc22                	sw	s0,24(sp)
4000293a:	1000                	addi	s0,sp,32
4000293c:	fea42623          	sw	a0,-20(s0)
	/* CRYPTO DMA operation control word */
	DMAStruct->DescriptorPtr->CONTROL_bit.UPDATE_KEY = DMAStruct->CryptoSettings->UpdateKey;
40002940:	fec42783          	lw	a5,-20(s0)
40002944:	4bdc                	lw	a5,20(a5)
40002946:	4b98                	lw	a4,16(a5)
40002948:	fec42783          	lw	a5,-20(s0)
4000294c:	53dc                	lw	a5,36(a5)
4000294e:	8b05                	andi	a4,a4,1
40002950:	0ff77713          	zext.b	a4,a4
40002954:	8b05                	andi	a4,a4,1
40002956:	4394                	lw	a3,0(a5)
40002958:	9af9                	andi	a3,a3,-2
4000295a:	8f55                	or	a4,a4,a3
4000295c:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.LAST_DESCRIPTOR = DMAStruct->LastDescriptor;
4000295e:	fec42783          	lw	a5,-20(s0)
40002962:	4798                	lw	a4,8(a5)
40002964:	fec42783          	lw	a5,-20(s0)
40002968:	53dc                	lw	a5,36(a5)
4000296a:	8b05                	andi	a4,a4,1
4000296c:	0ff77713          	zext.b	a4,a4
40002970:	8b05                	andi	a4,a4,1
40002972:	0706                	slli	a4,a4,0x1
40002974:	4394                	lw	a3,0(a5)
40002976:	9af5                	andi	a3,a3,-3
40002978:	8f55                	or	a4,a4,a3
4000297a:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.DIRECTION = DMAStruct->CryptoSettings->Direction;
4000297c:	fec42783          	lw	a5,-20(s0)
40002980:	4bdc                	lw	a5,20(a5)
40002982:	4398                	lw	a4,0(a5)
40002984:	fec42783          	lw	a5,-20(s0)
40002988:	53dc                	lw	a5,36(a5)
4000298a:	8b05                	andi	a4,a4,1
4000298c:	0ff77713          	zext.b	a4,a4
40002990:	8b05                	andi	a4,a4,1
40002992:	070a                	slli	a4,a4,0x2
40002994:	4394                	lw	a3,0(a5)
40002996:	9aed                	andi	a3,a3,-5
40002998:	8f55                	or	a4,a4,a3
4000299a:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.ALGORITHM = DMAStruct->CryptoSettings->Algorithm;
4000299c:	fec42783          	lw	a5,-20(s0)
400029a0:	4bdc                	lw	a5,20(a5)
400029a2:	43d8                	lw	a4,4(a5)
400029a4:	fec42783          	lw	a5,-20(s0)
400029a8:	53dc                	lw	a5,36(a5)
400029aa:	8b0d                	andi	a4,a4,3
400029ac:	0ff77713          	zext.b	a4,a4
400029b0:	8b0d                	andi	a4,a4,3
400029b2:	070e                	slli	a4,a4,0x3
400029b4:	4394                	lw	a3,0(a5)
400029b6:	9a9d                	andi	a3,a3,-25
400029b8:	8f55                	or	a4,a4,a3
400029ba:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.MODE = DMAStruct->CryptoSettings->Mode;
400029bc:	fec42783          	lw	a5,-20(s0)
400029c0:	4bdc                	lw	a5,20(a5)
400029c2:	4798                	lw	a4,8(a5)
400029c4:	fec42783          	lw	a5,-20(s0)
400029c8:	53dc                	lw	a5,36(a5)
400029ca:	8b0d                	andi	a4,a4,3
400029cc:	0ff77713          	zext.b	a4,a4
400029d0:	8b0d                	andi	a4,a4,3
400029d2:	0716                	slli	a4,a4,0x5
400029d4:	4394                	lw	a3,0(a5)
400029d6:	f9f6f693          	andi	a3,a3,-97
400029da:	8f55                	or	a4,a4,a3
400029dc:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.GCM_PHASE = DMAStruct->CryptoSettings->GCMPhase;
400029de:	fec42783          	lw	a5,-20(s0)
400029e2:	4bdc                	lw	a5,20(a5)
400029e4:	4bd8                	lw	a4,20(a5)
400029e6:	fec42783          	lw	a5,-20(s0)
400029ea:	53dc                	lw	a5,36(a5)
400029ec:	8b0d                	andi	a4,a4,3
400029ee:	0ff77713          	zext.b	a4,a4
400029f2:	8b0d                	andi	a4,a4,3
400029f4:	0736                	slli	a4,a4,0xd
400029f6:	4390                	lw	a2,0(a5)
400029f8:	76e9                	lui	a3,0xffffa
400029fa:	16fd                	addi	a3,a3,-1 # ffff9fff <__TLS0_BASE__+0xbffb9fff>
400029fc:	8ef1                	and	a3,a3,a2
400029fe:	8f55                	or	a4,a4,a3
40002a00:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.INTERRUPT_ENABLE = DMAStruct->ITEnable;
40002a02:	fec42783          	lw	a5,-20(s0)
40002a06:	47d8                	lw	a4,12(a5)
40002a08:	fec42783          	lw	a5,-20(s0)
40002a0c:	53dc                	lw	a5,36(a5)
40002a0e:	8b05                	andi	a4,a4,1
40002a10:	0ff77713          	zext.b	a4,a4
40002a14:	8b05                	andi	a4,a4,1
40002a16:	073e                	slli	a4,a4,0xf
40002a18:	4390                	lw	a2,0(a5)
40002a1a:	76e1                	lui	a3,0xffff8
40002a1c:	16fd                	addi	a3,a3,-1 # ffff7fff <__TLS0_BASE__+0xbffb7fff>
40002a1e:	8ef1                	and	a3,a3,a2
40002a20:	8f55                	or	a4,a4,a3
40002a22:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.BLOCKS_COUNT = DMAStruct->BlocksCount;
40002a24:	fec42783          	lw	a5,-20(s0)
40002a28:	4b98                	lw	a4,16(a5)
40002a2a:	fec42783          	lw	a5,-20(s0)
40002a2e:	53dc                	lw	a5,36(a5)
40002a30:	86ba                	mv	a3,a4
40002a32:	6705                	lui	a4,0x1
40002a34:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
40002a36:	8f75                	and	a4,a4,a3
40002a38:	01071693          	slli	a3,a4,0x10
40002a3c:	82c1                	srli	a3,a3,0x10
40002a3e:	6705                	lui	a4,0x1
40002a40:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
40002a42:	8f75                	and	a4,a4,a3
40002a44:	0742                	slli	a4,a4,0x10
40002a46:	4390                	lw	a2,0(a5)
40002a48:	f00106b7          	lui	a3,0xf0010
40002a4c:	16fd                	addi	a3,a3,-1 # f000ffff <__TLS0_BASE__+0xaffcffff>
40002a4e:	8ef1                	and	a3,a3,a2
40002a50:	8f55                	or	a4,a4,a3
40002a52:	c398                	sw	a4,0(a5)

	DMAStruct->DescriptorPtr->SRC_ADDR = (uint32_t) DMAStruct->SourceAddress;
40002a54:	fec42783          	lw	a5,-20(s0)
40002a58:	4fd8                	lw	a4,28(a5)
40002a5a:	fec42783          	lw	a5,-20(s0)
40002a5e:	53dc                	lw	a5,36(a5)
40002a60:	c3d8                	sw	a4,4(a5)
	DMAStruct->DescriptorPtr->DST_ADDR = (uint32_t) DMAStruct->DestinationAddress;
40002a62:	fec42783          	lw	a5,-20(s0)
40002a66:	5398                	lw	a4,32(a5)
40002a68:	fec42783          	lw	a5,-20(s0)
40002a6c:	53dc                	lw	a5,36(a5)
40002a6e:	c798                	sw	a4,8(a5)
	DMAStruct->DescriptorPtr->NEXT_DESCR = (uint32_t) DMAStruct->LastDescriptor ? 0 : CRYPTO_InitDMADescriptor((CRYPTO_DMAInit_TypeDef*) DMAStruct->NextDescriptor);
40002a70:	fec42783          	lw	a5,-20(s0)
40002a74:	479c                	lw	a5,8(a5)
40002a76:	eb81                	bnez	a5,40002a86 <CRYPTO_InitDMADescriptor+0x152>
40002a78:	fec42783          	lw	a5,-20(s0)
40002a7c:	4f9c                	lw	a5,24(a5)
40002a7e:	853e                	mv	a0,a5
40002a80:	3d55                	jal	40002934 <CRYPTO_InitDMADescriptor>
40002a82:	872a                	mv	a4,a0
40002a84:	a011                	j	40002a88 <CRYPTO_InitDMADescriptor+0x154>
40002a86:	4701                	li	a4,0
40002a88:	fec42783          	lw	a5,-20(s0)
40002a8c:	53dc                	lw	a5,36(a5)
40002a8e:	c7d8                	sw	a4,12(a5)

	return (uint32_t) DMAStruct->DescriptorPtr;
40002a90:	fec42783          	lw	a5,-20(s0)
40002a94:	53dc                	lw	a5,36(a5)
}
40002a96:	853e                	mv	a0,a5
40002a98:	40f2                	lw	ra,28(sp)
40002a9a:	4462                	lw	s0,24(sp)
40002a9c:	6105                	addi	sp,sp,32
40002a9e:	8082                	ret

40002aa0 <CRPYTO_ProcessData>:
  * @param   DMAStruct      @ref CRYPTO_DMAInit_TypeDef,
  *                           DMA
  * @retval  void
  */
void CRPYTO_ProcessData(CRYPTO_DMAInit_TypeDef* DMAStruct)
{
40002aa0:	1101                	addi	sp,sp,-32
40002aa2:	ce06                	sw	ra,28(sp)
40002aa4:	cc22                	sw	s0,24(sp)
40002aa6:	1000                	addi	s0,sp,32
40002aa8:	fea42623          	sw	a0,-20(s0)
	CRYPTO_DMA_ByteSwapCmd(DMAStruct->ByteSwap);
40002aac:	fec42783          	lw	a5,-20(s0)
40002ab0:	439c                	lw	a5,0(a5)
40002ab2:	853e                	mv	a0,a5
40002ab4:	39f5                	jal	400027b0 <CRYPTO_DMA_ByteSwapCmd>
	CRYPTO_DMA_WordSwapCmd(DMAStruct->WordSwap);
40002ab6:	fec42783          	lw	a5,-20(s0)
40002aba:	43dc                	lw	a5,4(a5)
40002abc:	853e                	mv	a0,a5
40002abe:	3b39                	jal	400027dc <CRYPTO_DMA_WordSwapCmd>
	CRYPTO_DMA_SetBaseDescriptor(CRYPTO_InitDMADescriptor(DMAStruct));
40002ac0:	fec42503          	lw	a0,-20(s0)
40002ac4:	3d85                	jal	40002934 <CRYPTO_InitDMADescriptor>
40002ac6:	87aa                	mv	a5,a0
40002ac8:	853e                	mv	a0,a5
40002aca:	3175                	jal	40002776 <CRYPTO_DMA_SetBaseDescriptor>
	CRYPTO_DMA_StartCmd();
40002acc:	31d9                	jal	40002792 <CRYPTO_DMA_StartCmd>
}
40002ace:	0001                	nop
40002ad0:	40f2                	lw	ra,28(sp)
40002ad2:	4462                	lw	s0,24(sp)
40002ad4:	6105                	addi	sp,sp,32
40002ad6:	8082                	ret

40002ad8 <CRYPTO_SetKey>:
  * @brief     ,  256 ,  AES-128 128 
  * @param   key  ,    
  * @retval  void
  */
void CRYPTO_SetKey(uint32_t* key, uint32_t len)
{
40002ad8:	7179                	addi	sp,sp,-48
40002ada:	d606                	sw	ra,44(sp)
40002adc:	d422                	sw	s0,40(sp)
40002ade:	1800                	addi	s0,sp,48
40002ae0:	fca42e23          	sw	a0,-36(s0)
40002ae4:	fcb42c23          	sw	a1,-40(s0)
	uint32_t idx = 0;
40002ae8:	fe042623          	sw	zero,-20(s0)
	while(idx < len)
40002aec:	a00d                	j	40002b0e <CRYPTO_SetKey+0x36>
	{
		CRYPTO_SetKeyInReg(idx++, *key++);
40002aee:	fec42703          	lw	a4,-20(s0)
40002af2:	00170793          	addi	a5,a4,1
40002af6:	fef42623          	sw	a5,-20(s0)
40002afa:	fdc42783          	lw	a5,-36(s0)
40002afe:	00478693          	addi	a3,a5,4
40002b02:	fcd42e23          	sw	a3,-36(s0)
40002b06:	439c                	lw	a5,0(a5)
40002b08:	85be                	mv	a1,a5
40002b0a:	853a                	mv	a0,a4
40002b0c:	36cd                	jal	400026ee <CRYPTO_SetKeyInReg>
	while(idx < len)
40002b0e:	fec42703          	lw	a4,-20(s0)
40002b12:	fd842783          	lw	a5,-40(s0)
40002b16:	fcf76ce3          	bltu	a4,a5,40002aee <CRYPTO_SetKey+0x16>
	}
}
40002b1a:	0001                	nop
40002b1c:	0001                	nop
40002b1e:	50b2                	lw	ra,44(sp)
40002b20:	5422                	lw	s0,40(sp)
40002b22:	6145                	addi	sp,sp,48
40002b24:	8082                	ret

40002b26 <CRYPTO_SetDataInBytes>:
  * @param   data_in   
  * @param   block_size    
  * @retval  void
  */
static void CRYPTO_SetDataInBytes(const unsigned char *data_in, uint32_t block_size)
{
40002b26:	7179                	addi	sp,sp,-48
40002b28:	d606                	sw	ra,44(sp)
40002b2a:	d422                	sw	s0,40(sp)
40002b2c:	1800                	addi	s0,sp,48
40002b2e:	fca42e23          	sw	a0,-36(s0)
40002b32:	fcb42c23          	sw	a1,-40(s0)
	for(uint32_t i = 0; i < block_size; i++)
40002b36:	fe042623          	sw	zero,-20(s0)
40002b3a:	a889                	j	40002b8c <CRYPTO_SetDataInBytes+0x66>
	{
		CRYPTO_SetTextInput(i, data_in[3] + (data_in[2] << 8) + (data_in[1] << 16) + (data_in[0] << 24));
40002b3c:	fdc42783          	lw	a5,-36(s0)
40002b40:	078d                	addi	a5,a5,3
40002b42:	0007c783          	lbu	a5,0(a5)
40002b46:	873e                	mv	a4,a5
40002b48:	fdc42783          	lw	a5,-36(s0)
40002b4c:	0789                	addi	a5,a5,2
40002b4e:	0007c783          	lbu	a5,0(a5)
40002b52:	07a2                	slli	a5,a5,0x8
40002b54:	973e                	add	a4,a4,a5
40002b56:	fdc42783          	lw	a5,-36(s0)
40002b5a:	0785                	addi	a5,a5,1
40002b5c:	0007c783          	lbu	a5,0(a5)
40002b60:	07c2                	slli	a5,a5,0x10
40002b62:	973e                	add	a4,a4,a5
40002b64:	fdc42783          	lw	a5,-36(s0)
40002b68:	0007c783          	lbu	a5,0(a5)
40002b6c:	07e2                	slli	a5,a5,0x18
40002b6e:	97ba                	add	a5,a5,a4
40002b70:	85be                	mv	a1,a5
40002b72:	fec42503          	lw	a0,-20(s0)
40002b76:	36b9                	jal	400026c4 <CRYPTO_SetTextInput>
		data_in += sizeof(uint32_t);
40002b78:	fdc42783          	lw	a5,-36(s0)
40002b7c:	0791                	addi	a5,a5,4
40002b7e:	fcf42e23          	sw	a5,-36(s0)
	for(uint32_t i = 0; i < block_size; i++)
40002b82:	fec42783          	lw	a5,-20(s0)
40002b86:	0785                	addi	a5,a5,1
40002b88:	fef42623          	sw	a5,-20(s0)
40002b8c:	fec42703          	lw	a4,-20(s0)
40002b90:	fd842783          	lw	a5,-40(s0)
40002b94:	faf764e3          	bltu	a4,a5,40002b3c <CRYPTO_SetDataInBytes+0x16>
	}
}
40002b98:	0001                	nop
40002b9a:	0001                	nop
40002b9c:	50b2                	lw	ra,44(sp)
40002b9e:	5422                	lw	s0,40(sp)
40002ba0:	6145                	addi	sp,sp,48
40002ba2:	8082                	ret

40002ba4 <CRYPTO_SetKeyBytes>:
  * @param   key   ,     
  * 			  crypto  
  * @retval  void
  */
void CRYPTO_SetKeyBytes(CRYPTO_Init_TypeDef* crypto, const unsigned char* key)
{
40002ba4:	7179                	addi	sp,sp,-48
40002ba6:	d606                	sw	ra,44(sp)
40002ba8:	d422                	sw	s0,40(sp)
40002baa:	1800                	addi	s0,sp,48
40002bac:	fca42e23          	sw	a0,-36(s0)
40002bb0:	fcb42c23          	sw	a1,-40(s0)
	uint32_t key_size = (crypto->Algorithm == CRYPTO_Algo_AES_128) ? 4 : 8;
40002bb4:	fdc42783          	lw	a5,-36(s0)
40002bb8:	43dc                	lw	a5,4(a5)
40002bba:	e399                	bnez	a5,40002bc0 <CRYPTO_SetKeyBytes+0x1c>
40002bbc:	4791                	li	a5,4
40002bbe:	a011                	j	40002bc2 <CRYPTO_SetKeyBytes+0x1e>
40002bc0:	47a1                	li	a5,8
40002bc2:	fef42423          	sw	a5,-24(s0)
	for(uint32_t i = 0; i < key_size; i++)
40002bc6:	fe042623          	sw	zero,-20(s0)
40002bca:	a8a1                	j	40002c22 <CRYPTO_SetKeyBytes+0x7e>
	{
		uint32_t key_word = key[3] + (key[2] << 8) + (key[1] << 16) + (key[0] << 24);
40002bcc:	fd842783          	lw	a5,-40(s0)
40002bd0:	078d                	addi	a5,a5,3
40002bd2:	0007c783          	lbu	a5,0(a5)
40002bd6:	873e                	mv	a4,a5
40002bd8:	fd842783          	lw	a5,-40(s0)
40002bdc:	0789                	addi	a5,a5,2
40002bde:	0007c783          	lbu	a5,0(a5)
40002be2:	07a2                	slli	a5,a5,0x8
40002be4:	973e                	add	a4,a4,a5
40002be6:	fd842783          	lw	a5,-40(s0)
40002bea:	0785                	addi	a5,a5,1
40002bec:	0007c783          	lbu	a5,0(a5)
40002bf0:	07c2                	slli	a5,a5,0x10
40002bf2:	973e                	add	a4,a4,a5
40002bf4:	fd842783          	lw	a5,-40(s0)
40002bf8:	0007c783          	lbu	a5,0(a5)
40002bfc:	07e2                	slli	a5,a5,0x18
40002bfe:	97ba                	add	a5,a5,a4
40002c00:	fef42223          	sw	a5,-28(s0)
		CRYPTO_SetKeyInReg(i, key_word);
40002c04:	fe442583          	lw	a1,-28(s0)
40002c08:	fec42503          	lw	a0,-20(s0)
40002c0c:	34cd                	jal	400026ee <CRYPTO_SetKeyInReg>
		key += sizeof(uint32_t);
40002c0e:	fd842783          	lw	a5,-40(s0)
40002c12:	0791                	addi	a5,a5,4
40002c14:	fcf42c23          	sw	a5,-40(s0)
	for(uint32_t i = 0; i < key_size; i++)
40002c18:	fec42783          	lw	a5,-20(s0)
40002c1c:	0785                	addi	a5,a5,1
40002c1e:	fef42623          	sw	a5,-20(s0)
40002c22:	fec42703          	lw	a4,-20(s0)
40002c26:	fe842783          	lw	a5,-24(s0)
40002c2a:	faf761e3          	bltu	a4,a5,40002bcc <CRYPTO_SetKeyBytes+0x28>
	}
}
40002c2e:	0001                	nop
40002c30:	0001                	nop
40002c32:	50b2                	lw	ra,44(sp)
40002c34:	5422                	lw	s0,40(sp)
40002c36:	6145                	addi	sp,sp,48
40002c38:	8082                	ret

40002c3a <CRYPTO_SinglePerform>:
  *			     
  *	@param 	data_out   
  * @retval void
  */
void CRYPTO_SinglePerform(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const unsigned char *data_in, const unsigned char* iv, unsigned char *data_out)
{
40002c3a:	7139                	addi	sp,sp,-64
40002c3c:	de06                	sw	ra,60(sp)
40002c3e:	dc22                	sw	s0,56(sp)
40002c40:	0080                	addi	s0,sp,64
40002c42:	fca42e23          	sw	a0,-36(s0)
40002c46:	fcb42c23          	sw	a1,-40(s0)
40002c4a:	fcc42a23          	sw	a2,-44(s0)
40002c4e:	fcd42823          	sw	a3,-48(s0)
40002c52:	fce42623          	sw	a4,-52(s0)
	CRYPTO_Init(crypto);
40002c56:	fdc42503          	lw	a0,-36(s0)
40002c5a:	36fd                	jal	40002848 <CRYPTO_Init>
	if (key != NULL) // if null then key is already set
40002c5c:	fd842783          	lw	a5,-40(s0)
40002c60:	c791                	beqz	a5,40002c6c <CRYPTO_SinglePerform+0x32>
		CRYPTO_SetKeyBytes(crypto, key);
40002c62:	fd842583          	lw	a1,-40(s0)
40002c66:	fdc42503          	lw	a0,-36(s0)
40002c6a:	3f2d                	jal	40002ba4 <CRYPTO_SetKeyBytes>
	if (iv != NULL) // if null then iv is already set or there is no need in it (e.g. ECB mode)
40002c6c:	fd042783          	lw	a5,-48(s0)
40002c70:	c781                	beqz	a5,40002c78 <CRYPTO_SinglePerform+0x3e>
		CRYPTO_SetIVBytes(iv);
40002c72:	fd042503          	lw	a0,-48(s0)
40002c76:	2405                	jal	40002e96 <CRYPTO_SetIVBytes>

	uint32_t block_size = (crypto->Algorithm == CRYPTO_Algo_MAGMA) ? 2 : 4;
40002c78:	fdc42783          	lw	a5,-36(s0)
40002c7c:	43d8                	lw	a4,4(a5)
40002c7e:	4789                	li	a5,2
40002c80:	00f71463          	bne	a4,a5,40002c88 <CRYPTO_SinglePerform+0x4e>
40002c84:	4789                	li	a5,2
40002c86:	a011                	j	40002c8a <CRYPTO_SinglePerform+0x50>
40002c88:	4791                	li	a5,4
40002c8a:	fef42223          	sw	a5,-28(s0)
	CRYPTO_SetDataInBytes(data_in, block_size);
40002c8e:	fe442583          	lw	a1,-28(s0)
40002c92:	fd442503          	lw	a0,-44(s0)
40002c96:	3d41                	jal	40002b26 <CRYPTO_SetDataInBytes>

	while (!CRYPTO_ReadyStatus()) {}
40002c98:	0001                	nop
40002c9a:	34d1                	jal	4000275e <CRYPTO_ReadyStatus>
40002c9c:	87aa                	mv	a5,a0
40002c9e:	dff5                	beqz	a5,40002c9a <CRYPTO_SinglePerform+0x60>

	CRYPTO_StartCmd();
40002ca0:	3209                	jal	400025a2 <CRYPTO_StartCmd>

	while (!(CRYPTO->STATUS & CRYPTO_STATUS_KEYS_READY_Msk)) {}
40002ca2:	0001                	nop
40002ca4:	200207b7          	lui	a5,0x20020
40002ca8:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
40002cac:	8b89                	andi	a5,a5,2
40002cae:	dbfd                	beqz	a5,40002ca4 <CRYPTO_SinglePerform+0x6a>
	while (!(CRYPTO->STATUS & CRYPTO_STATUS_READY_Msk)) {}
40002cb0:	0001                	nop
40002cb2:	200207b7          	lui	a5,0x20020
40002cb6:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
40002cba:	8b85                	andi	a5,a5,1
40002cbc:	dbfd                	beqz	a5,40002cb2 <CRYPTO_SinglePerform+0x78>

	if (crypto->Mode == CRYPTO_Mode_CBC && crypto->Direction == CRYPTO_Dir_Decrypt)
40002cbe:	fdc42783          	lw	a5,-36(s0)
40002cc2:	4798                	lw	a4,8(a5)
40002cc4:	4785                	li	a5,1
40002cc6:	00f71c63          	bne	a4,a5,40002cde <CRYPTO_SinglePerform+0xa4>
40002cca:	fdc42783          	lw	a5,-36(s0)
40002cce:	4398                	lw	a4,0(a5)
40002cd0:	4785                	li	a5,1
40002cd2:	00f71663          	bne	a4,a5,40002cde <CRYPTO_SinglePerform+0xa4>
	{
		CRYPTO_DirectionConfig(CRYPTO_Dir_Encrypt);
40002cd6:	4501                	li	a0,0
40002cd8:	30e5                	jal	400025c0 <CRYPTO_DirectionConfig>
		CRYPTO_ModeConfig(CRYPTO_Mode_ECB);
40002cda:	4501                	li	a0,0
40002cdc:	3a35                	jal	40002618 <CRYPTO_ModeConfig>
	}

	for (uint32_t i = 0; i < block_size; i++)
40002cde:	fe042623          	sw	zero,-20(s0)
40002ce2:	a0c9                	j	40002da4 <CRYPTO_SinglePerform+0x16a>
	{
		uint32_t out_word = CRYPTO_GetTextOutput(i);
40002ce4:	fec42503          	lw	a0,-20(s0)
40002ce8:	3c05                	jal	40002718 <CRYPTO_GetTextOutput>
40002cea:	fea42423          	sw	a0,-24(s0)
		out_word = (out_word >> 24) + ((out_word >> 8) & 0xFF00) + ((out_word << 8) & 0xFF0000) + (out_word << 24);
40002cee:	fe842783          	lw	a5,-24(s0)
40002cf2:	0187d713          	srli	a4,a5,0x18
40002cf6:	fe842783          	lw	a5,-24(s0)
40002cfa:	0087d693          	srli	a3,a5,0x8
40002cfe:	67c1                	lui	a5,0x10
40002d00:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
40002d04:	8ff5                	and	a5,a5,a3
40002d06:	973e                	add	a4,a4,a5
40002d08:	fe842783          	lw	a5,-24(s0)
40002d0c:	00879693          	slli	a3,a5,0x8
40002d10:	00ff07b7          	lui	a5,0xff0
40002d14:	8ff5                	and	a5,a5,a3
40002d16:	973e                	add	a4,a4,a5
40002d18:	fe842783          	lw	a5,-24(s0)
40002d1c:	07e2                	slli	a5,a5,0x18
40002d1e:	97ba                	add	a5,a5,a4
40002d20:	fef42423          	sw	a5,-24(s0)
		if (crypto->Mode == CRYPTO_Mode_CBC && crypto->Direction == CRYPTO_Dir_Decrypt)
40002d24:	fdc42783          	lw	a5,-36(s0)
40002d28:	4798                	lw	a4,8(a5)
40002d2a:	4785                	li	a5,1
40002d2c:	04f71d63          	bne	a4,a5,40002d86 <CRYPTO_SinglePerform+0x14c>
40002d30:	fdc42783          	lw	a5,-36(s0)
40002d34:	4398                	lw	a4,0(a5)
40002d36:	4785                	li	a5,1
40002d38:	04f71763          	bne	a4,a5,40002d86 <CRYPTO_SinglePerform+0x14c>
		{
			out_word ^= (iv[3] + (iv[2] << 8) + (iv[1] << 16) + (iv[0] << 24));
40002d3c:	fd042783          	lw	a5,-48(s0)
40002d40:	078d                	addi	a5,a5,3 # ff0003 <STACK_SIZE+0xfef803>
40002d42:	0007c783          	lbu	a5,0(a5)
40002d46:	873e                	mv	a4,a5
40002d48:	fd042783          	lw	a5,-48(s0)
40002d4c:	0789                	addi	a5,a5,2
40002d4e:	0007c783          	lbu	a5,0(a5)
40002d52:	07a2                	slli	a5,a5,0x8
40002d54:	973e                	add	a4,a4,a5
40002d56:	fd042783          	lw	a5,-48(s0)
40002d5a:	0785                	addi	a5,a5,1
40002d5c:	0007c783          	lbu	a5,0(a5)
40002d60:	07c2                	slli	a5,a5,0x10
40002d62:	973e                	add	a4,a4,a5
40002d64:	fd042783          	lw	a5,-48(s0)
40002d68:	0007c783          	lbu	a5,0(a5)
40002d6c:	07e2                	slli	a5,a5,0x18
40002d6e:	97ba                	add	a5,a5,a4
40002d70:	873e                	mv	a4,a5
40002d72:	fe842783          	lw	a5,-24(s0)
40002d76:	8fb9                	xor	a5,a5,a4
40002d78:	fef42423          	sw	a5,-24(s0)
			iv += sizeof(uint32_t);
40002d7c:	fd042783          	lw	a5,-48(s0)
40002d80:	0791                	addi	a5,a5,4
40002d82:	fcf42823          	sw	a5,-48(s0)
		}
		*((uint32_t *) data_out) = out_word;
40002d86:	fcc42783          	lw	a5,-52(s0)
40002d8a:	fe842703          	lw	a4,-24(s0)
40002d8e:	c398                	sw	a4,0(a5)
		data_out += sizeof(uint32_t);
40002d90:	fcc42783          	lw	a5,-52(s0)
40002d94:	0791                	addi	a5,a5,4
40002d96:	fcf42623          	sw	a5,-52(s0)
	for (uint32_t i = 0; i < block_size; i++)
40002d9a:	fec42783          	lw	a5,-20(s0)
40002d9e:	0785                	addi	a5,a5,1
40002da0:	fef42623          	sw	a5,-20(s0)
40002da4:	fec42703          	lw	a4,-20(s0)
40002da8:	fe442783          	lw	a5,-28(s0)
40002dac:	f2f76ce3          	bltu	a4,a5,40002ce4 <CRYPTO_SinglePerform+0xaa>
	}
}
40002db0:	0001                	nop
40002db2:	0001                	nop
40002db4:	50f2                	lw	ra,60(sp)
40002db6:	5462                	lw	s0,56(sp)
40002db8:	6121                	addi	sp,sp,64
40002dba:	8082                	ret

40002dbc <CRYPTO_CryptWithDMA>:
  *			     
  *	@param 	data_out   
  * @retval void
  */
void CRYPTO_CryptWithDMA(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const unsigned char *data_in, uint32_t data_in_size, const unsigned char* iv, unsigned char *data_out)
{
40002dbc:	7151                	addi	sp,sp,-240
40002dbe:	d786                	sw	ra,236(sp)
40002dc0:	d5a2                	sw	s0,232(sp)
40002dc2:	d3a6                	sw	s1,228(sp)
40002dc4:	1980                	addi	s0,sp,240
40002dc6:	f2a42623          	sw	a0,-212(s0)
40002dca:	f2b42423          	sw	a1,-216(s0)
40002dce:	f2c42223          	sw	a2,-220(s0)
40002dd2:	f2d42023          	sw	a3,-224(s0)
40002dd6:	f0e42e23          	sw	a4,-228(s0)
40002dda:	f0f42c23          	sw	a5,-232(s0)
40002dde:	ff040793          	addi	a5,s0,-16
40002de2:	f0f42a23          	sw	a5,-236(s0)
40002de6:	f1442783          	lw	a5,-236(s0)
40002dea:	f4078793          	addi	a5,a5,-192
40002dee:	07f78793          	addi	a5,a5,127
40002df2:	839d                	srli	a5,a5,0x7
40002df4:	00779493          	slli	s1,a5,0x7
	CRYPTO_DMA_DESCR_TypeDef DMA_CTRLDATA __attribute__((aligned (0x80)));
	DMA_CTRLDATA.CONTROL = 0;
40002df8:	0004a023          	sw	zero,0(s1)

	CRYPTO_DMAInit_TypeDef dma_init;

	if (key != NULL)
40002dfc:	f2842783          	lw	a5,-216(s0)
40002e00:	c791                	beqz	a5,40002e0c <CRYPTO_CryptWithDMA+0x50>
		CRYPTO_SetKeyBytes(crypto, key);
40002e02:	f2842583          	lw	a1,-216(s0)
40002e06:	f2c42503          	lw	a0,-212(s0)
40002e0a:	3b69                	jal	40002ba4 <CRYPTO_SetKeyBytes>
	if (iv != NULL)
40002e0c:	f1c42783          	lw	a5,-228(s0)
40002e10:	c781                	beqz	a5,40002e18 <CRYPTO_CryptWithDMA+0x5c>
		CRYPTO_SetIVBytes(iv);
40002e12:	f1c42503          	lw	a0,-228(s0)
40002e16:	2041                	jal	40002e96 <CRYPTO_SetIVBytes>

	CRYPTO_DMAStructInit(&dma_init, crypto);
40002e18:	fc840793          	addi	a5,s0,-56
40002e1c:	f2c42583          	lw	a1,-212(s0)
40002e20:	853e                	mv	a0,a5
40002e22:	3c6d                	jal	400028dc <CRYPTO_DMAStructInit>
	dma_init.BlocksCount = data_in_size >> 3;
40002e24:	f2042783          	lw	a5,-224(s0)
40002e28:	838d                	srli	a5,a5,0x3
40002e2a:	fcf42c23          	sw	a5,-40(s0)
	if (crypto->Algorithm != CRYPTO_Algo_MAGMA)
40002e2e:	f2c42783          	lw	a5,-212(s0)
40002e32:	43d8                	lw	a4,4(a5)
40002e34:	4789                	li	a5,2
40002e36:	00f70763          	beq	a4,a5,40002e44 <CRYPTO_CryptWithDMA+0x88>
		dma_init.BlocksCount >>= 1;
40002e3a:	fd842783          	lw	a5,-40(s0)
40002e3e:	8385                	srli	a5,a5,0x1
40002e40:	fcf42c23          	sw	a5,-40(s0)
	--dma_init.BlocksCount; // n - 1 DMA
40002e44:	fd842783          	lw	a5,-40(s0)
40002e48:	17fd                	addi	a5,a5,-1
40002e4a:	fcf42c23          	sw	a5,-40(s0)

	dma_init.ByteSwap = ENABLE;
40002e4e:	4785                	li	a5,1
40002e50:	fcf42423          	sw	a5,-56(s0)
	dma_init.DescriptorPtr = &DMA_CTRLDATA;
40002e54:	fe942623          	sw	s1,-20(s0)
	dma_init.SourceAddress = (void*) data_in;
40002e58:	f2442783          	lw	a5,-220(s0)
40002e5c:	fef42223          	sw	a5,-28(s0)
	dma_init.DestinationAddress = (void*) data_out;
40002e60:	f1842783          	lw	a5,-232(s0)
40002e64:	fef42423          	sw	a5,-24(s0)

	while (!CRYPTO_ReadyStatus()) {}
40002e68:	0001                	nop
40002e6a:	38d5                	jal	4000275e <CRYPTO_ReadyStatus>
40002e6c:	87aa                	mv	a5,a0
40002e6e:	dff5                	beqz	a5,40002e6a <CRYPTO_CryptWithDMA+0xae>

	CRPYTO_ProcessData(&dma_init);
40002e70:	fc840793          	addi	a5,s0,-56
40002e74:	853e                	mv	a0,a5
40002e76:	312d                	jal	40002aa0 <CRPYTO_ProcessData>

	while (CRYPTO_DMA_ActiveStatus()) {}
40002e78:	0001                	nop
40002e7a:	3279                	jal	40002808 <CRYPTO_DMA_ActiveStatus>
40002e7c:	87aa                	mv	a5,a0
40002e7e:	fff5                	bnez	a5,40002e7a <CRYPTO_CryptWithDMA+0xbe>
	while (!CRYPTO_ReadyStatus()) {}
40002e80:	0001                	nop
40002e82:	38f1                	jal	4000275e <CRYPTO_ReadyStatus>
40002e84:	87aa                	mv	a5,a0
40002e86:	dff5                	beqz	a5,40002e82 <CRYPTO_CryptWithDMA+0xc6>
}
40002e88:	0001                	nop
40002e8a:	0001                	nop
40002e8c:	50be                	lw	ra,236(sp)
40002e8e:	542e                	lw	s0,232(sp)
40002e90:	549e                	lw	s1,228(sp)
40002e92:	616d                	addi	sp,sp,240
40002e94:	8082                	ret

40002e96 <CRYPTO_SetIVBytes>:
  * @brief	     
  *	@param 	iv    
  * @retval void
  */
void CRYPTO_SetIVBytes(const unsigned char *iv)
{
40002e96:	7179                	addi	sp,sp,-48
40002e98:	d606                	sw	ra,44(sp)
40002e9a:	d422                	sw	s0,40(sp)
40002e9c:	1800                	addi	s0,sp,48
40002e9e:	fca42e23          	sw	a0,-36(s0)
	for(int i = 0; i < 4; i++)
40002ea2:	fe042623          	sw	zero,-20(s0)
40002ea6:	a899                	j	40002efc <CRYPTO_SetIVBytes+0x66>
	{
		CRYPTO_SetInitVector(i, iv[3] + (iv[2] << 8) + (iv[1] << 16) + (iv[0] << 24));
40002ea8:	fec42683          	lw	a3,-20(s0)
40002eac:	fdc42783          	lw	a5,-36(s0)
40002eb0:	078d                	addi	a5,a5,3
40002eb2:	0007c783          	lbu	a5,0(a5)
40002eb6:	873e                	mv	a4,a5
40002eb8:	fdc42783          	lw	a5,-36(s0)
40002ebc:	0789                	addi	a5,a5,2
40002ebe:	0007c783          	lbu	a5,0(a5)
40002ec2:	07a2                	slli	a5,a5,0x8
40002ec4:	973e                	add	a4,a4,a5
40002ec6:	fdc42783          	lw	a5,-36(s0)
40002eca:	0785                	addi	a5,a5,1
40002ecc:	0007c783          	lbu	a5,0(a5)
40002ed0:	07c2                	slli	a5,a5,0x10
40002ed2:	973e                	add	a4,a4,a5
40002ed4:	fdc42783          	lw	a5,-36(s0)
40002ed8:	0007c783          	lbu	a5,0(a5)
40002edc:	07e2                	slli	a5,a5,0x18
40002ede:	97ba                	add	a5,a5,a4
40002ee0:	85be                	mv	a1,a5
40002ee2:	8536                	mv	a0,a3
40002ee4:	fb8ff0ef          	jal	ra,4000269c <CRYPTO_SetInitVector>
		iv += sizeof(uint32_t);
40002ee8:	fdc42783          	lw	a5,-36(s0)
40002eec:	0791                	addi	a5,a5,4
40002eee:	fcf42e23          	sw	a5,-36(s0)
	for(int i = 0; i < 4; i++)
40002ef2:	fec42783          	lw	a5,-20(s0)
40002ef6:	0785                	addi	a5,a5,1
40002ef8:	fef42623          	sw	a5,-20(s0)
40002efc:	fec42703          	lw	a4,-20(s0)
40002f00:	478d                	li	a5,3
40002f02:	fae7d3e3          	bge	a5,a4,40002ea8 <CRYPTO_SetIVBytes+0x12>
	}
}
40002f06:	0001                	nop
40002f08:	0001                	nop
40002f0a:	50b2                	lw	ra,44(sp)
40002f0c:	5422                	lw	s0,40(sp)
40002f0e:	6145                	addi	sp,sp,48
40002f10:	8082                	ret

40002f12 <CRYPTO_InitCryptoStructGCM>:
  *	@param	crypto   -     
  *	@param	phase   GCM
  * @retval void
  */
static void CRYPTO_InitCryptoStructGCM(CRYPTO_Init_TypeDef* descriptor_crypto, CRYPTO_Init_TypeDef* crypto, CRYPTO_GCM_PHASE_TypeDef phase)
{
40002f12:	1101                	addi	sp,sp,-32
40002f14:	ce06                	sw	ra,28(sp)
40002f16:	cc22                	sw	s0,24(sp)
40002f18:	1000                	addi	s0,sp,32
40002f1a:	fea42623          	sw	a0,-20(s0)
40002f1e:	feb42423          	sw	a1,-24(s0)
40002f22:	fec42223          	sw	a2,-28(s0)
	CRYPTO_StructInit(descriptor_crypto);
40002f26:	fec42503          	lw	a0,-20(s0)
40002f2a:	3a85                	jal	4000289a <CRYPTO_StructInit>

	descriptor_crypto->Algorithm = crypto->Algorithm;
40002f2c:	fe842783          	lw	a5,-24(s0)
40002f30:	43d8                	lw	a4,4(a5)
40002f32:	fec42783          	lw	a5,-20(s0)
40002f36:	c3d8                	sw	a4,4(a5)
	descriptor_crypto->Direction = crypto->Direction;
40002f38:	fe842783          	lw	a5,-24(s0)
40002f3c:	4398                	lw	a4,0(a5)
40002f3e:	fec42783          	lw	a5,-20(s0)
40002f42:	c398                	sw	a4,0(a5)
	descriptor_crypto->Mode = CRYPTO_Mode_GCM;
40002f44:	fec42783          	lw	a5,-20(s0)
40002f48:	470d                	li	a4,3
40002f4a:	c798                	sw	a4,8(a5)
	descriptor_crypto->GCMPhase = phase;
40002f4c:	fec42783          	lw	a5,-20(s0)
40002f50:	fe442703          	lw	a4,-28(s0)
40002f54:	cbd8                	sw	a4,20(a5)
}
40002f56:	0001                	nop
40002f58:	40f2                	lw	ra,28(sp)
40002f5a:	4462                	lw	s0,24(sp)
40002f5c:	6105                	addi	sp,sp,32
40002f5e:	8082                	ret

40002f60 <CRYPTO_InitDescriptor>:
  *	@param	answer    
  * @retval void
  */
static void CRYPTO_InitDescriptor(CRYPTO_DMAInit_TypeDef* base, CRYPTO_Init_TypeDef* crypto, CRYPTO_DMAInit_TypeDef* next,
						CRYPTO_DMA_DESCR_TypeDef* dma_data, const uint32_t* src, uint32_t src_size, uint32_t* answer)
{
40002f60:	7179                	addi	sp,sp,-48
40002f62:	d606                	sw	ra,44(sp)
40002f64:	d422                	sw	s0,40(sp)
40002f66:	1800                	addi	s0,sp,48
40002f68:	fea42623          	sw	a0,-20(s0)
40002f6c:	feb42423          	sw	a1,-24(s0)
40002f70:	fec42223          	sw	a2,-28(s0)
40002f74:	fed42023          	sw	a3,-32(s0)
40002f78:	fce42e23          	sw	a4,-36(s0)
40002f7c:	fcf42c23          	sw	a5,-40(s0)
40002f80:	fd042a23          	sw	a6,-44(s0)
	CRYPTO_DMAStructInit(base, crypto);
40002f84:	fe842583          	lw	a1,-24(s0)
40002f88:	fec42503          	lw	a0,-20(s0)
40002f8c:	3a81                	jal	400028dc <CRYPTO_DMAStructInit>
	base->DescriptorPtr = dma_data;
40002f8e:	fec42783          	lw	a5,-20(s0)
40002f92:	fe042703          	lw	a4,-32(s0)
40002f96:	d3d8                	sw	a4,36(a5)
	base->SourceAddress = (void*) src;
40002f98:	fec42783          	lw	a5,-20(s0)
40002f9c:	fdc42703          	lw	a4,-36(s0)
40002fa0:	cfd8                	sw	a4,28(a5)
	base->DestinationAddress = (void*) answer;
40002fa2:	fec42783          	lw	a5,-20(s0)
40002fa6:	fd442703          	lw	a4,-44(s0)
40002faa:	d398                	sw	a4,32(a5)

	base->ByteSwap = ENABLE;
40002fac:	fec42783          	lw	a5,-20(s0)
40002fb0:	4705                	li	a4,1
40002fb2:	c398                	sw	a4,0(a5)
	base->BlocksCount = (src_size != 0) ? (src_size >> 4) - 1: 0;
40002fb4:	fd842783          	lw	a5,-40(s0)
40002fb8:	c791                	beqz	a5,40002fc4 <CRYPTO_InitDescriptor+0x64>
40002fba:	fd842783          	lw	a5,-40(s0)
40002fbe:	8391                	srli	a5,a5,0x4
40002fc0:	17fd                	addi	a5,a5,-1
40002fc2:	a011                	j	40002fc6 <CRYPTO_InitDescriptor+0x66>
40002fc4:	4781                	li	a5,0
40002fc6:	fec42703          	lw	a4,-20(s0)
40002fca:	cb1c                	sw	a5,16(a4)
	base->LastDescriptor = (next == NULL) ? ENABLE : DISABLE;
40002fcc:	fe442783          	lw	a5,-28(s0)
40002fd0:	0017b793          	seqz	a5,a5
40002fd4:	0ff7f793          	zext.b	a5,a5
40002fd8:	873e                	mv	a4,a5
40002fda:	fec42783          	lw	a5,-20(s0)
40002fde:	c798                	sw	a4,8(a5)

	base->NextDescriptor = next;
40002fe0:	fec42783          	lw	a5,-20(s0)
40002fe4:	fe442703          	lw	a4,-28(s0)
40002fe8:	cf98                	sw	a4,24(a5)
}
40002fea:	0001                	nop
40002fec:	50b2                	lw	ra,44(sp)
40002fee:	5422                	lw	s0,40(sp)
40002ff0:	6145                	addi	sp,sp,48
40002ff2:	8082                	ret

40002ff4 <CRYPTO_CryptGCMWithDMA>:
  *	@param	tag  ,   
  * @retval uint32_t   
  */
uint32_t CRYPTO_CryptGCMWithDMA(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const uint32_t *data_in, uint32_t data_in_size,
									const unsigned char* iv, const uint32_t *additional, uint32_t additional_size, uint32_t *data_out, uint32_t *tag)
{
40002ff4:	c9010113          	addi	sp,sp,-880
40002ff8:	36112623          	sw	ra,876(sp)
40002ffc:	36812423          	sw	s0,872(sp)
40003000:	36912223          	sw	s1,868(sp)
40003004:	1e80                	addi	s0,sp,880
40003006:	caa42e23          	sw	a0,-836(s0)
4000300a:	cab42c23          	sw	a1,-840(s0)
4000300e:	cac42a23          	sw	a2,-844(s0)
40003012:	cad42823          	sw	a3,-848(s0)
40003016:	cae42623          	sw	a4,-852(s0)
4000301a:	caf42423          	sw	a5,-856(s0)
4000301e:	cb042223          	sw	a6,-860(s0)
40003022:	cb142023          	sw	a7,-864(s0)
40003026:	ff040793          	addi	a5,s0,-16
4000302a:	c8f42e23          	sw	a5,-868(s0)
4000302e:	c9c42783          	lw	a5,-868(s0)
40003032:	cd078793          	addi	a5,a5,-816
40003036:	07f78793          	addi	a5,a5,127
4000303a:	839d                	srli	a5,a5,0x7
4000303c:	00779493          	slli	s1,a5,0x7
	// cant use algorithm with 64 bit block size in GCM mode
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
40003040:	cbc42783          	lw	a5,-836(s0)
40003044:	43d8                	lw	a4,4(a5)
40003046:	4789                	li	a5,2
40003048:	00f71463          	bne	a4,a5,40003050 <CRYPTO_CryptGCMWithDMA+0x5c>
		return 1;
4000304c:	4785                	li	a5,1
4000304e:	a25d                	j	400031f4 <CRYPTO_CryptGCMWithDMA+0x200>

	CRYPTO_DMA_DESCR_TypeDef dma_init_data __attribute__((aligned (0x80)));
	CRYPTO_DMA_DESCR_TypeDef dma_payload_data __attribute__((aligned (0x80)));
	CRYPTO_DMA_DESCR_TypeDef dma_last_data __attribute__((aligned (0x80)));
	dma_init_data.CONTROL = 0;
40003050:	1804a023          	sw	zero,384(s1)
	dma_payload_data.CONTROL = 0;
40003054:	1004a023          	sw	zero,256(s1)
	dma_last_data.CONTROL = 0;
40003058:	0804a023          	sw	zero,128(s1)

	CRYPTO_Init_TypeDef crypto_init, crypto_header, crypto_payload, crypto_last_block;

	crypto->InitVectorAutoUpdate = ENABLE;	// should be used for correct operation result
4000305c:	cbc42783          	lw	a5,-836(s0)
40003060:	4705                	li	a4,1
40003062:	c7d8                	sw	a4,12(a5)
	CRYPTO_InitCryptoStructGCM(&crypto_init, crypto, CRYPTO_GCM_PHASE_INIT);
40003064:	fd040793          	addi	a5,s0,-48
40003068:	4601                	li	a2,0
4000306a:	cbc42583          	lw	a1,-836(s0)
4000306e:	853e                	mv	a0,a5
40003070:	354d                	jal	40002f12 <CRYPTO_InitCryptoStructGCM>
	CRYPTO_InitCryptoStructGCM(&crypto_payload, crypto, CRYPTO_GCM_PHASE_PAYLOAD);
40003072:	fa040793          	addi	a5,s0,-96
40003076:	4609                	li	a2,2
40003078:	cbc42583          	lw	a1,-836(s0)
4000307c:	853e                	mv	a0,a5
4000307e:	3d51                	jal	40002f12 <CRYPTO_InitCryptoStructGCM>
	CRYPTO_InitCryptoStructGCM(&crypto_last_block, crypto, CRYPTO_GCM_PHASE_LAST_BLOCK);
40003080:	f8840793          	addi	a5,s0,-120
40003084:	460d                	li	a2,3
40003086:	cbc42583          	lw	a1,-836(s0)
4000308a:	853e                	mv	a0,a5
4000308c:	3559                	jal	40002f12 <CRYPTO_InitCryptoStructGCM>

	CRYPTO_DMAInit_TypeDef dma_init, dma_header, dma_payload, dma_last;

	if (key != NULL)
4000308e:	cb842783          	lw	a5,-840(s0)
40003092:	c791                	beqz	a5,4000309e <CRYPTO_CryptGCMWithDMA+0xaa>
		CRYPTO_SetKeyBytes(crypto, key);
40003094:	cb842583          	lw	a1,-840(s0)
40003098:	cbc42503          	lw	a0,-836(s0)
4000309c:	3621                	jal	40002ba4 <CRYPTO_SetKeyBytes>
	if (iv != NULL)
4000309e:	cac42783          	lw	a5,-852(s0)
400030a2:	c781                	beqz	a5,400030aa <CRYPTO_CryptGCMWithDMA+0xb6>
		CRYPTO_SetIVBytes(iv);
400030a4:	cac42503          	lw	a0,-852(s0)
400030a8:	33fd                	jal	40002e96 <CRYPTO_SetIVBytes>

	uint32_t add_size_bits = additional_size << 3;
400030aa:	ca442783          	lw	a5,-860(s0)
400030ae:	078e                	slli	a5,a5,0x3
400030b0:	fef42623          	sw	a5,-20(s0)
	uint32_t data_size_bits = data_in_size << 3;
400030b4:	cb042783          	lw	a5,-848(s0)
400030b8:	078e                	slli	a5,a5,0x3
400030ba:	fef42423          	sw	a5,-24(s0)
	const uint32_t tagger[] = {
400030be:	ec042c23          	sw	zero,-296(s0)
		0,
		((add_size_bits & 0x000000FF) << 24) + ((add_size_bits & 0x0000FF00) << 8) + ((add_size_bits & 0x00FF0000) >> 8) + ((add_size_bits & 0xFF000000) >> 24),
400030c2:	fec42783          	lw	a5,-20(s0)
400030c6:	01879713          	slli	a4,a5,0x18
400030ca:	fec42783          	lw	a5,-20(s0)
400030ce:	00879693          	slli	a3,a5,0x8
400030d2:	00ff07b7          	lui	a5,0xff0
400030d6:	8ff5                	and	a5,a5,a3
400030d8:	973e                	add	a4,a4,a5
400030da:	fec42783          	lw	a5,-20(s0)
400030de:	0087d693          	srli	a3,a5,0x8
400030e2:	67c1                	lui	a5,0x10
400030e4:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
400030e8:	8ff5                	and	a5,a5,a3
400030ea:	973e                	add	a4,a4,a5
400030ec:	fec42783          	lw	a5,-20(s0)
400030f0:	83e1                	srli	a5,a5,0x18
400030f2:	97ba                	add	a5,a5,a4
	const uint32_t tagger[] = {
400030f4:	ecf42e23          	sw	a5,-292(s0)
400030f8:	ee042023          	sw	zero,-288(s0)
		0,
		((data_size_bits & 0x000000FF) << 24) + ((data_size_bits & 0x0000FF00) << 8) + ((data_size_bits & 0x00FF0000) >> 8) + ((data_size_bits & 0xFF000000) >> 24),
400030fc:	fe842783          	lw	a5,-24(s0)
40003100:	01879713          	slli	a4,a5,0x18
40003104:	fe842783          	lw	a5,-24(s0)
40003108:	00879693          	slli	a3,a5,0x8
4000310c:	00ff07b7          	lui	a5,0xff0
40003110:	8ff5                	and	a5,a5,a3
40003112:	973e                	add	a4,a4,a5
40003114:	fe842783          	lw	a5,-24(s0)
40003118:	0087d693          	srli	a3,a5,0x8
4000311c:	67c1                	lui	a5,0x10
4000311e:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
40003122:	8ff5                	and	a5,a5,a3
40003124:	973e                	add	a4,a4,a5
40003126:	fe842783          	lw	a5,-24(s0)
4000312a:	83e1                	srli	a5,a5,0x18
4000312c:	97ba                	add	a5,a5,a4
	const uint32_t tagger[] = {
4000312e:	eef42223          	sw	a5,-284(s0)
	};

	CRYPTO_InitDescriptor(&dma_init, &crypto_init, (additional_size != 0 && additional != NULL) ? &dma_header : &dma_payload, &dma_init_data, NULL, 0, NULL);
40003132:	ca442783          	lw	a5,-860(s0)
40003136:	c799                	beqz	a5,40003144 <CRYPTO_CryptGCMWithDMA+0x150>
40003138:	ca842783          	lw	a5,-856(s0)
4000313c:	c781                	beqz	a5,40003144 <CRYPTO_CryptGCMWithDMA+0x150>
4000313e:	f3840613          	addi	a2,s0,-200
40003142:	a019                	j	40003148 <CRYPTO_CryptGCMWithDMA+0x154>
40003144:	f1040613          	addi	a2,s0,-240
40003148:	18048693          	addi	a3,s1,384
4000314c:	fd040593          	addi	a1,s0,-48
40003150:	f6040513          	addi	a0,s0,-160
40003154:	4801                	li	a6,0
40003156:	4781                	li	a5,0
40003158:	4701                	li	a4,0
4000315a:	3519                	jal	40002f60 <CRYPTO_InitDescriptor>
	if (additional_size != 0 && additional != NULL)
4000315c:	ca442783          	lw	a5,-860(s0)
40003160:	cb95                	beqz	a5,40003194 <CRYPTO_CryptGCMWithDMA+0x1a0>
40003162:	ca842783          	lw	a5,-856(s0)
40003166:	c79d                	beqz	a5,40003194 <CRYPTO_CryptGCMWithDMA+0x1a0>
	{
		CRYPTO_DMA_DESCR_TypeDef dma_header_data __attribute__((aligned (0x80)));
		dma_header_data.CONTROL = 0;
40003168:	0004a023          	sw	zero,0(s1)
		CRYPTO_InitCryptoStructGCM(&crypto_header, crypto, CRYPTO_GCM_PHASE_HEADER);
4000316c:	fb840793          	addi	a5,s0,-72
40003170:	4605                	li	a2,1
40003172:	cbc42583          	lw	a1,-836(s0)
40003176:	853e                	mv	a0,a5
40003178:	3b69                	jal	40002f12 <CRYPTO_InitCryptoStructGCM>
		CRYPTO_InitDescriptor(&dma_header, &crypto_header, &dma_payload, &dma_header_data, additional, additional_size, NULL);
4000317a:	f1040613          	addi	a2,s0,-240
4000317e:	fb840593          	addi	a1,s0,-72
40003182:	f3840513          	addi	a0,s0,-200
40003186:	4801                	li	a6,0
40003188:	ca442783          	lw	a5,-860(s0)
4000318c:	ca842703          	lw	a4,-856(s0)
40003190:	86a6                	mv	a3,s1
40003192:	33f9                	jal	40002f60 <CRYPTO_InitDescriptor>
	}
	CRYPTO_InitDescriptor(&dma_payload, &crypto_payload, &dma_last, &dma_payload_data, data_in, data_in_size, data_out);
40003194:	10048693          	addi	a3,s1,256
40003198:	ee840613          	addi	a2,s0,-280
4000319c:	fa040593          	addi	a1,s0,-96
400031a0:	f1040513          	addi	a0,s0,-240
400031a4:	ca042803          	lw	a6,-864(s0)
400031a8:	cb042783          	lw	a5,-848(s0)
400031ac:	cb442703          	lw	a4,-844(s0)
400031b0:	3b45                	jal	40002f60 <CRYPTO_InitDescriptor>
	CRYPTO_InitDescriptor(&dma_last, &crypto_last_block, NULL, &dma_last_data, tagger, 0, tag);
400031b2:	ed840713          	addi	a4,s0,-296
400031b6:	08048693          	addi	a3,s1,128
400031ba:	f8840593          	addi	a1,s0,-120
400031be:	ee840513          	addi	a0,s0,-280
400031c2:	00042803          	lw	a6,0(s0)
400031c6:	4781                	li	a5,0
400031c8:	4601                	li	a2,0
400031ca:	3b59                	jal	40002f60 <CRYPTO_InitDescriptor>

	while (!CRYPTO_ReadyStatus()) {}
400031cc:	0001                	nop
400031ce:	d90ff0ef          	jal	ra,4000275e <CRYPTO_ReadyStatus>
400031d2:	87aa                	mv	a5,a0
400031d4:	dfed                	beqz	a5,400031ce <CRYPTO_CryptGCMWithDMA+0x1da>

	CRPYTO_ProcessData(&dma_init);
400031d6:	f6040793          	addi	a5,s0,-160
400031da:	853e                	mv	a0,a5
400031dc:	30d1                	jal	40002aa0 <CRPYTO_ProcessData>

	while (CRYPTO_DMA_ActiveStatus()) {}
400031de:	0001                	nop
400031e0:	e28ff0ef          	jal	ra,40002808 <CRYPTO_DMA_ActiveStatus>
400031e4:	87aa                	mv	a5,a0
400031e6:	ffed                	bnez	a5,400031e0 <CRYPTO_CryptGCMWithDMA+0x1ec>
	while (!CRYPTO_ReadyStatus()) {}
400031e8:	0001                	nop
400031ea:	d74ff0ef          	jal	ra,4000275e <CRYPTO_ReadyStatus>
400031ee:	87aa                	mv	a5,a0
400031f0:	dfed                	beqz	a5,400031ea <CRYPTO_CryptGCMWithDMA+0x1f6>

	return 0;
400031f2:	4781                	li	a5,0
}
400031f4:	853e                	mv	a0,a5
400031f6:	36c12083          	lw	ra,876(sp)
400031fa:	36812403          	lw	s0,872(sp)
400031fe:	36412483          	lw	s1,868(sp)
40003202:	37010113          	addi	sp,sp,880
40003206:	8082                	ret

40003208 <CRYPTO_GCMInitPhase>:
  * @param	crypto     @ref CREYPTO_Init_TypeDef,   
  *	@param 	iv    
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMInitPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *iv)
{
40003208:	1101                	addi	sp,sp,-32
4000320a:	ce06                	sw	ra,28(sp)
4000320c:	cc22                	sw	s0,24(sp)
4000320e:	1000                	addi	s0,sp,32
40003210:	fea42623          	sw	a0,-20(s0)
40003214:	feb42423          	sw	a1,-24(s0)
	// cant use algorithm with 64 bit block size in GCM mode
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
40003218:	fec42783          	lw	a5,-20(s0)
4000321c:	43d8                	lw	a4,4(a5)
4000321e:	4789                	li	a5,2
40003220:	00f71463          	bne	a4,a5,40003228 <CRYPTO_GCMInitPhase+0x20>
		return 1;
40003224:	4785                	li	a5,1
40003226:	a82d                	j	40003260 <CRYPTO_GCMInitPhase+0x58>

	CRYPTO_SetIVBytes(iv);
40003228:	fe842503          	lw	a0,-24(s0)
4000322c:	31ad                	jal	40002e96 <CRYPTO_SetIVBytes>

	crypto->GCMPhase = CRYPTO_GCM_PHASE_INIT;
4000322e:	fec42783          	lw	a5,-20(s0)
40003232:	0007aa23          	sw	zero,20(a5)
	crypto->InitVectorAutoUpdate = ENABLE;
40003236:	fec42783          	lw	a5,-20(s0)
4000323a:	4705                	li	a4,1
4000323c:	c7d8                	sw	a4,12(a5)

	CRYPTO_Init(crypto);
4000323e:	fec42503          	lw	a0,-20(s0)
40003242:	e06ff0ef          	jal	ra,40002848 <CRYPTO_Init>

	while (!CRYPTO_ReadyStatus()) {}
40003246:	0001                	nop
40003248:	d16ff0ef          	jal	ra,4000275e <CRYPTO_ReadyStatus>
4000324c:	87aa                	mv	a5,a0
4000324e:	dfed                	beqz	a5,40003248 <CRYPTO_GCMInitPhase+0x40>
	CRYPTO_StartCmd();
40003250:	b52ff0ef          	jal	ra,400025a2 <CRYPTO_StartCmd>
	while (!CRYPTO_ReadyStatus()) {}
40003254:	0001                	nop
40003256:	d08ff0ef          	jal	ra,4000275e <CRYPTO_ReadyStatus>
4000325a:	87aa                	mv	a5,a0
4000325c:	dfed                	beqz	a5,40003256 <CRYPTO_GCMInitPhase+0x4e>

	return 0;
4000325e:	4781                	li	a5,0
}
40003260:	853e                	mv	a0,a5
40003262:	40f2                	lw	ra,28(sp)
40003264:	4462                	lw	s0,24(sp)
40003266:	6105                	addi	sp,sp,32
40003268:	8082                	ret

4000326a <CRYPTO_GCMHeaderPhase>:
  *	@param 	additional     
  *	@param	additional_size    
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMHeaderPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *additional, uint32_t additional_size)
{
4000326a:	7179                	addi	sp,sp,-48
4000326c:	d606                	sw	ra,44(sp)
4000326e:	d422                	sw	s0,40(sp)
40003270:	1800                	addi	s0,sp,48
40003272:	fca42e23          	sw	a0,-36(s0)
40003276:	fcb42c23          	sw	a1,-40(s0)
4000327a:	fcc42a23          	sw	a2,-44(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
4000327e:	fdc42783          	lw	a5,-36(s0)
40003282:	43d8                	lw	a4,4(a5)
40003284:	4789                	li	a5,2
40003286:	00f71463          	bne	a4,a5,4000328e <CRYPTO_GCMHeaderPhase+0x24>
		return 1;
4000328a:	4785                	li	a5,1
4000328c:	a0b9                	j	400032da <CRYPTO_GCMHeaderPhase+0x70>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_HEADER);
4000328e:	4505                	li	a0,1
40003290:	bb4ff0ef          	jal	ra,40002644 <CRYPTO_GCMPhaseConfig>

	for(uint32_t i = 0; i < additional_size; i += 16)
40003294:	fe042623          	sw	zero,-20(s0)
40003298:	a815                	j	400032cc <CRYPTO_GCMHeaderPhase+0x62>
	{
		CRYPTO_SetDataInBytes(additional + i, 4);
4000329a:	fd842703          	lw	a4,-40(s0)
4000329e:	fec42783          	lw	a5,-20(s0)
400032a2:	97ba                	add	a5,a5,a4
400032a4:	4591                	li	a1,4
400032a6:	853e                	mv	a0,a5
400032a8:	38bd                	jal	40002b26 <CRYPTO_SetDataInBytes>

		while (!CRYPTO_ReadyStatus()) {}
400032aa:	0001                	nop
400032ac:	cb2ff0ef          	jal	ra,4000275e <CRYPTO_ReadyStatus>
400032b0:	87aa                	mv	a5,a0
400032b2:	dfed                	beqz	a5,400032ac <CRYPTO_GCMHeaderPhase+0x42>
		CRYPTO_StartCmd();
400032b4:	aeeff0ef          	jal	ra,400025a2 <CRYPTO_StartCmd>
		while (!CRYPTO_ReadyStatus()) {}
400032b8:	0001                	nop
400032ba:	ca4ff0ef          	jal	ra,4000275e <CRYPTO_ReadyStatus>
400032be:	87aa                	mv	a5,a0
400032c0:	dfed                	beqz	a5,400032ba <CRYPTO_GCMHeaderPhase+0x50>
	for(uint32_t i = 0; i < additional_size; i += 16)
400032c2:	fec42783          	lw	a5,-20(s0)
400032c6:	07c1                	addi	a5,a5,16
400032c8:	fef42623          	sw	a5,-20(s0)
400032cc:	fec42703          	lw	a4,-20(s0)
400032d0:	fd442783          	lw	a5,-44(s0)
400032d4:	fcf763e3          	bltu	a4,a5,4000329a <CRYPTO_GCMHeaderPhase+0x30>
	}

	return 0;
400032d8:	4781                	li	a5,0
}
400032da:	853e                	mv	a0,a5
400032dc:	50b2                	lw	ra,44(sp)
400032de:	5422                	lw	s0,40(sp)
400032e0:	6145                	addi	sp,sp,48
400032e2:	8082                	ret

400032e4 <CRYPTO_GCMPayloadPhase>:
  *	@param	input_length   
  *	@param	output   
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMPayloadPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *input, uint32_t input_length, unsigned char *output)
{
400032e4:	7179                	addi	sp,sp,-48
400032e6:	d606                	sw	ra,44(sp)
400032e8:	d422                	sw	s0,40(sp)
400032ea:	1800                	addi	s0,sp,48
400032ec:	fca42e23          	sw	a0,-36(s0)
400032f0:	fcb42c23          	sw	a1,-40(s0)
400032f4:	fcc42a23          	sw	a2,-44(s0)
400032f8:	fcd42823          	sw	a3,-48(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
400032fc:	fdc42783          	lw	a5,-36(s0)
40003300:	43d8                	lw	a4,4(a5)
40003302:	4789                	li	a5,2
40003304:	00f71463          	bne	a4,a5,4000330c <CRYPTO_GCMPayloadPhase+0x28>
		return 1;
40003308:	4785                	li	a5,1
4000330a:	a221                	j	40003412 <CRYPTO_GCMPayloadPhase+0x12e>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_PAYLOAD);
4000330c:	4509                	li	a0,2
4000330e:	b36ff0ef          	jal	ra,40002644 <CRYPTO_GCMPhaseConfig>

	for(uint32_t i = 0; i < input_length; i += 16)
40003312:	fe042623          	sw	zero,-20(s0)
40003316:	a0fd                	j	40003404 <CRYPTO_GCMPayloadPhase+0x120>
	{
		CRYPTO_SetDataInBytes(input + i, 4);
40003318:	fd842703          	lw	a4,-40(s0)
4000331c:	fec42783          	lw	a5,-20(s0)
40003320:	97ba                	add	a5,a5,a4
40003322:	4591                	li	a1,4
40003324:	853e                	mv	a0,a5
40003326:	801ff0ef          	jal	ra,40002b26 <CRYPTO_SetDataInBytes>

		while (!CRYPTO_ReadyStatus()) {}
4000332a:	0001                	nop
4000332c:	c32ff0ef          	jal	ra,4000275e <CRYPTO_ReadyStatus>
40003330:	87aa                	mv	a5,a0
40003332:	dfed                	beqz	a5,4000332c <CRYPTO_GCMPayloadPhase+0x48>
		CRYPTO_StartCmd();
40003334:	a6eff0ef          	jal	ra,400025a2 <CRYPTO_StartCmd>
		while (!CRYPTO_ReadyStatus()) {}
40003338:	0001                	nop
4000333a:	c24ff0ef          	jal	ra,4000275e <CRYPTO_ReadyStatus>
4000333e:	87aa                	mv	a5,a0
40003340:	dfed                	beqz	a5,4000333a <CRYPTO_GCMPayloadPhase+0x56>

		for(uint32_t j = 0; j < 4; j++)
40003342:	fe042423          	sw	zero,-24(s0)
40003346:	a06d                	j	400033f0 <CRYPTO_GCMPayloadPhase+0x10c>
		{
			uint32_t output_word = CRYPTO_GetTextOutput(j);
40003348:	fe842503          	lw	a0,-24(s0)
4000334c:	bccff0ef          	jal	ra,40002718 <CRYPTO_GetTextOutput>
40003350:	fea42223          	sw	a0,-28(s0)

			output[i + (j << 2)    ] = (output_word & 0x000000FF);
40003354:	fe842783          	lw	a5,-24(s0)
40003358:	00279713          	slli	a4,a5,0x2
4000335c:	fec42783          	lw	a5,-20(s0)
40003360:	97ba                	add	a5,a5,a4
40003362:	fd042703          	lw	a4,-48(s0)
40003366:	97ba                	add	a5,a5,a4
40003368:	fe442703          	lw	a4,-28(s0)
4000336c:	0ff77713          	zext.b	a4,a4
40003370:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 1] = (output_word & 0x0000FF00) >> 8;
40003374:	fe442783          	lw	a5,-28(s0)
40003378:	0087d693          	srli	a3,a5,0x8
4000337c:	fe842783          	lw	a5,-24(s0)
40003380:	00279713          	slli	a4,a5,0x2
40003384:	fec42783          	lw	a5,-20(s0)
40003388:	97ba                	add	a5,a5,a4
4000338a:	0785                	addi	a5,a5,1
4000338c:	fd042703          	lw	a4,-48(s0)
40003390:	97ba                	add	a5,a5,a4
40003392:	0ff6f713          	zext.b	a4,a3
40003396:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 2] = (output_word & 0x00FF0000) >> 16;
4000339a:	fe442783          	lw	a5,-28(s0)
4000339e:	0107d693          	srli	a3,a5,0x10
400033a2:	fe842783          	lw	a5,-24(s0)
400033a6:	00279713          	slli	a4,a5,0x2
400033aa:	fec42783          	lw	a5,-20(s0)
400033ae:	97ba                	add	a5,a5,a4
400033b0:	0789                	addi	a5,a5,2
400033b2:	fd042703          	lw	a4,-48(s0)
400033b6:	97ba                	add	a5,a5,a4
400033b8:	0ff6f713          	zext.b	a4,a3
400033bc:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 3] = (output_word & 0xFF000000) >> 24;
400033c0:	fe442783          	lw	a5,-28(s0)
400033c4:	0187d693          	srli	a3,a5,0x18
400033c8:	fe842783          	lw	a5,-24(s0)
400033cc:	00279713          	slli	a4,a5,0x2
400033d0:	fec42783          	lw	a5,-20(s0)
400033d4:	97ba                	add	a5,a5,a4
400033d6:	078d                	addi	a5,a5,3
400033d8:	fd042703          	lw	a4,-48(s0)
400033dc:	97ba                	add	a5,a5,a4
400033de:	0ff6f713          	zext.b	a4,a3
400033e2:	00e78023          	sb	a4,0(a5)
		for(uint32_t j = 0; j < 4; j++)
400033e6:	fe842783          	lw	a5,-24(s0)
400033ea:	0785                	addi	a5,a5,1
400033ec:	fef42423          	sw	a5,-24(s0)
400033f0:	fe842703          	lw	a4,-24(s0)
400033f4:	478d                	li	a5,3
400033f6:	f4e7f9e3          	bgeu	a5,a4,40003348 <CRYPTO_GCMPayloadPhase+0x64>
	for(uint32_t i = 0; i < input_length; i += 16)
400033fa:	fec42783          	lw	a5,-20(s0)
400033fe:	07c1                	addi	a5,a5,16
40003400:	fef42623          	sw	a5,-20(s0)
40003404:	fec42703          	lw	a4,-20(s0)
40003408:	fd442783          	lw	a5,-44(s0)
4000340c:	f0f766e3          	bltu	a4,a5,40003318 <CRYPTO_GCMPayloadPhase+0x34>
		}
	}

	return 0;
40003410:	4781                	li	a5,0
}
40003412:	853e                	mv	a0,a5
40003414:	50b2                	lw	ra,44(sp)
40003416:	5422                	lw	s0,40(sp)
40003418:	6145                	addi	sp,sp,48
4000341a:	8082                	ret

4000341c <CRYPTO_GCMLastBlockPhase>:
  *	@param	payload_size  ,  ,     
  *	@param	tag	  ,   16 
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMLastBlockPhase(CRYPTO_Init_TypeDef* crypto, uint32_t additional_size, uint32_t payload_size, unsigned char *tag)
{
4000341c:	7179                	addi	sp,sp,-48
4000341e:	d606                	sw	ra,44(sp)
40003420:	d422                	sw	s0,40(sp)
40003422:	1800                	addi	s0,sp,48
40003424:	fca42e23          	sw	a0,-36(s0)
40003428:	fcb42c23          	sw	a1,-40(s0)
4000342c:	fcc42a23          	sw	a2,-44(s0)
40003430:	fcd42823          	sw	a3,-48(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
40003434:	fdc42783          	lw	a5,-36(s0)
40003438:	43d8                	lw	a4,4(a5)
4000343a:	4789                	li	a5,2
4000343c:	00f71463          	bne	a4,a5,40003444 <CRYPTO_GCMLastBlockPhase+0x28>
		return 1;
40003440:	4785                	li	a5,1
40003442:	a0cd                	j	40003524 <CRYPTO_GCMLastBlockPhase+0x108>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_LAST_BLOCK);
40003444:	450d                	li	a0,3
40003446:	9feff0ef          	jal	ra,40002644 <CRYPTO_GCMPhaseConfig>

	CRYPTO_SetTextInput(0, 0);
4000344a:	4581                	li	a1,0
4000344c:	4501                	li	a0,0
4000344e:	a76ff0ef          	jal	ra,400026c4 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(2, 0);
40003452:	4581                	li	a1,0
40003454:	4509                	li	a0,2
40003456:	a6eff0ef          	jal	ra,400026c4 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(1, additional_size << 3);
4000345a:	fd842783          	lw	a5,-40(s0)
4000345e:	078e                	slli	a5,a5,0x3
40003460:	85be                	mv	a1,a5
40003462:	4505                	li	a0,1
40003464:	a60ff0ef          	jal	ra,400026c4 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(3, payload_size << 3);
40003468:	fd442783          	lw	a5,-44(s0)
4000346c:	078e                	slli	a5,a5,0x3
4000346e:	85be                	mv	a1,a5
40003470:	450d                	li	a0,3
40003472:	a52ff0ef          	jal	ra,400026c4 <CRYPTO_SetTextInput>

	while (!CRYPTO_ReadyStatus()) {}
40003476:	0001                	nop
40003478:	ae6ff0ef          	jal	ra,4000275e <CRYPTO_ReadyStatus>
4000347c:	87aa                	mv	a5,a0
4000347e:	dfed                	beqz	a5,40003478 <CRYPTO_GCMLastBlockPhase+0x5c>
	CRYPTO_StartCmd();
40003480:	922ff0ef          	jal	ra,400025a2 <CRYPTO_StartCmd>
	while (!CRYPTO_ReadyStatus()) {}
40003484:	0001                	nop
40003486:	ad8ff0ef          	jal	ra,4000275e <CRYPTO_ReadyStatus>
4000348a:	87aa                	mv	a5,a0
4000348c:	dfed                	beqz	a5,40003486 <CRYPTO_GCMLastBlockPhase+0x6a>

	for(uint32_t i = 0; i < 16; i += 4)
4000348e:	fe042623          	sw	zero,-20(s0)
40003492:	a059                	j	40003518 <CRYPTO_GCMLastBlockPhase+0xfc>
	{
		uint32_t output_word = CRYPTO_GetGCMTag(i >> 2);
40003494:	fec42783          	lw	a5,-20(s0)
40003498:	8389                	srli	a5,a5,0x2
4000349a:	853e                	mv	a0,a5
4000349c:	a9eff0ef          	jal	ra,4000273a <CRYPTO_GetGCMTag>
400034a0:	fea42423          	sw	a0,-24(s0)

		tag[i    ] = (output_word & 0x000000FF);
400034a4:	fd042703          	lw	a4,-48(s0)
400034a8:	fec42783          	lw	a5,-20(s0)
400034ac:	97ba                	add	a5,a5,a4
400034ae:	fe842703          	lw	a4,-24(s0)
400034b2:	0ff77713          	zext.b	a4,a4
400034b6:	00e78023          	sb	a4,0(a5)
		tag[i + 1] = (output_word & 0x0000FF00) >> 8;
400034ba:	fe842783          	lw	a5,-24(s0)
400034be:	0087d693          	srli	a3,a5,0x8
400034c2:	fec42783          	lw	a5,-20(s0)
400034c6:	0785                	addi	a5,a5,1
400034c8:	fd042703          	lw	a4,-48(s0)
400034cc:	97ba                	add	a5,a5,a4
400034ce:	0ff6f713          	zext.b	a4,a3
400034d2:	00e78023          	sb	a4,0(a5)
		tag[i + 2] = (output_word & 0x00FF0000) >> 16;
400034d6:	fe842783          	lw	a5,-24(s0)
400034da:	0107d693          	srli	a3,a5,0x10
400034de:	fec42783          	lw	a5,-20(s0)
400034e2:	0789                	addi	a5,a5,2
400034e4:	fd042703          	lw	a4,-48(s0)
400034e8:	97ba                	add	a5,a5,a4
400034ea:	0ff6f713          	zext.b	a4,a3
400034ee:	00e78023          	sb	a4,0(a5)
		tag[i + 3] = (output_word & 0xFF000000) >> 24;
400034f2:	fe842783          	lw	a5,-24(s0)
400034f6:	0187d693          	srli	a3,a5,0x18
400034fa:	fec42783          	lw	a5,-20(s0)
400034fe:	078d                	addi	a5,a5,3
40003500:	fd042703          	lw	a4,-48(s0)
40003504:	97ba                	add	a5,a5,a4
40003506:	0ff6f713          	zext.b	a4,a3
4000350a:	00e78023          	sb	a4,0(a5)
	for(uint32_t i = 0; i < 16; i += 4)
4000350e:	fec42783          	lw	a5,-20(s0)
40003512:	0791                	addi	a5,a5,4
40003514:	fef42623          	sw	a5,-20(s0)
40003518:	fec42703          	lw	a4,-20(s0)
4000351c:	47bd                	li	a5,15
4000351e:	f6e7fbe3          	bgeu	a5,a4,40003494 <CRYPTO_GCMLastBlockPhase+0x78>
	}

	return 0;
40003522:	4781                	li	a5,0
}
40003524:	853e                	mv	a0,a5
40003526:	50b2                	lw	ra,44(sp)
40003528:	5422                	lw	s0,40(sp)
4000352a:	6145                	addi	sp,sp,48
4000352c:	8082                	ret

4000352e <DMA_ProtectConfig>:
  * @brief         DMA   
  * @param   CtrlProtect  ,   
  * @retval  void
  */
__STATIC_INLINE void DMA_ProtectConfig(DMA_Protect_TypeDef* CtrlProtect)
{
4000352e:	1101                	addi	sp,sp,-32
40003530:	ce22                	sw	s0,28(sp)
40003532:	1000                	addi	s0,sp,32
40003534:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Bufferable));
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Cacheable));
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Priveleged));

    MODIFY_REG(DMA->CFG, DMA_CFG_CHPROT_Msk, ((CtrlProtect->Priveleged << (DMA_CFG_CHPROT_Pos + 0)) |
40003538:	3000c7b7          	lui	a5,0x3000c
4000353c:	43dc                	lw	a5,4(a5)
4000353e:	ff87f693          	andi	a3,a5,-8
40003542:	fec42783          	lw	a5,-20(s0)
40003546:	4398                	lw	a4,0(a5)
40003548:	fec42783          	lw	a5,-20(s0)
4000354c:	43dc                	lw	a5,4(a5)
4000354e:	0786                	slli	a5,a5,0x1
40003550:	8f5d                	or	a4,a4,a5
40003552:	fec42783          	lw	a5,-20(s0)
40003556:	479c                	lw	a5,8(a5)
40003558:	078a                	slli	a5,a5,0x2
4000355a:	8f5d                	or	a4,a4,a5
4000355c:	3000c7b7          	lui	a5,0x3000c
40003560:	8f55                	or	a4,a4,a3
40003562:	c3d8                	sw	a4,4(a5)
                                              (CtrlProtect->Bufferable << (DMA_CFG_CHPROT_Pos + 1)) |
                                              (CtrlProtect->Cacheable << (DMA_CFG_CHPROT_Pos + 2))));
}
40003564:	0001                	nop
40003566:	4472                	lw	s0,28(sp)
40003568:	6105                	addi	sp,sp,32
4000356a:	8082                	ret

4000356c <DMA_UseBurstCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_UseBurstCmd(uint32_t Channel, FunctionalState State)
{
4000356c:	1101                	addi	sp,sp,-32
4000356e:	ce22                	sw	s0,28(sp)
40003570:	1000                	addi	s0,sp,32
40003572:	fea42623          	sw	a0,-20(s0)
40003576:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
4000357a:	fe842703          	lw	a4,-24(s0)
4000357e:	4785                	li	a5,1
40003580:	00f71863          	bne	a4,a5,40003590 <DMA_UseBurstCmd+0x24>
        WRITE_REG(DMA->USEBURSTSET, Channel);
40003584:	3000c7b7          	lui	a5,0x3000c
40003588:	fec42703          	lw	a4,-20(s0)
4000358c:	cf98                	sw	a4,24(a5)
    else
        WRITE_REG(DMA->USEBURSTCLR, Channel);
}
4000358e:	a031                	j	4000359a <DMA_UseBurstCmd+0x2e>
        WRITE_REG(DMA->USEBURSTCLR, Channel);
40003590:	3000c7b7          	lui	a5,0x3000c
40003594:	fec42703          	lw	a4,-20(s0)
40003598:	cfd8                	sw	a4,28(a5)
}
4000359a:	0001                	nop
4000359c:	4472                	lw	s0,28(sp)
4000359e:	6105                	addi	sp,sp,32
400035a0:	8082                	ret

400035a2 <DMA_ReqMaskCmd>:
  *                           DMA_Channel_x  @ref DMA_Channel_Define.
  * @param      State   
  * @retval     void
  */
__STATIC_INLINE void DMA_ReqMaskCmd(uint32_t Channel, FunctionalState State)
{
400035a2:	1101                	addi	sp,sp,-32
400035a4:	ce22                	sw	s0,28(sp)
400035a6:	1000                	addi	s0,sp,32
400035a8:	fea42623          	sw	a0,-20(s0)
400035ac:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
400035b0:	fe842703          	lw	a4,-24(s0)
400035b4:	4785                	li	a5,1
400035b6:	00f71863          	bne	a4,a5,400035c6 <DMA_ReqMaskCmd+0x24>
        WRITE_REG(DMA->REQMASKSET, Channel);
400035ba:	3000c7b7          	lui	a5,0x3000c
400035be:	fec42703          	lw	a4,-20(s0)
400035c2:	d398                	sw	a4,32(a5)
    else
        WRITE_REG(DMA->REQMASKCLR, Channel);
}
400035c4:	a031                	j	400035d0 <DMA_ReqMaskCmd+0x2e>
        WRITE_REG(DMA->REQMASKCLR, Channel);
400035c6:	3000c7b7          	lui	a5,0x3000c
400035ca:	fec42703          	lw	a4,-20(s0)
400035ce:	d3d8                	sw	a4,36(a5)
}
400035d0:	0001                	nop
400035d2:	4472                	lw	s0,28(sp)
400035d4:	6105                	addi	sp,sp,32
400035d6:	8082                	ret

400035d8 <DMA_ChannelEnableCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_ChannelEnableCmd(uint32_t Channel, FunctionalState State)
{
400035d8:	1101                	addi	sp,sp,-32
400035da:	ce22                	sw	s0,28(sp)
400035dc:	1000                	addi	s0,sp,32
400035de:	fea42623          	sw	a0,-20(s0)
400035e2:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
400035e6:	fe842703          	lw	a4,-24(s0)
400035ea:	4785                	li	a5,1
400035ec:	00f71863          	bne	a4,a5,400035fc <DMA_ChannelEnableCmd+0x24>
        WRITE_REG(DMA->ENSET, Channel);
400035f0:	3000c7b7          	lui	a5,0x3000c
400035f4:	fec42703          	lw	a4,-20(s0)
400035f8:	d798                	sw	a4,40(a5)
    else
        WRITE_REG(DMA->ENCLR, Channel);
}
400035fa:	a031                	j	40003606 <DMA_ChannelEnableCmd+0x2e>
        WRITE_REG(DMA->ENCLR, Channel);
400035fc:	3000c7b7          	lui	a5,0x3000c
40003600:	fec42703          	lw	a4,-20(s0)
40003604:	d7d8                	sw	a4,44(a5)
}
40003606:	0001                	nop
40003608:	4472                	lw	s0,28(sp)
4000360a:	6105                	addi	sp,sp,32
4000360c:	8082                	ret

4000360e <DMA_AltCtrlCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_AltCtrlCmd(uint32_t Channel, FunctionalState State)
{
4000360e:	1101                	addi	sp,sp,-32
40003610:	ce22                	sw	s0,28(sp)
40003612:	1000                	addi	s0,sp,32
40003614:	fea42623          	sw	a0,-20(s0)
40003618:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
4000361c:	fe842703          	lw	a4,-24(s0)
40003620:	4785                	li	a5,1
40003622:	00f71863          	bne	a4,a5,40003632 <DMA_AltCtrlCmd+0x24>
        WRITE_REG(DMA->PRIALTSET, Channel);
40003626:	3000c7b7          	lui	a5,0x3000c
4000362a:	fec42703          	lw	a4,-20(s0)
4000362e:	db98                	sw	a4,48(a5)
    else
        WRITE_REG(DMA->PRIALTCLR, Channel);
}
40003630:	a031                	j	4000363c <DMA_AltCtrlCmd+0x2e>
        WRITE_REG(DMA->PRIALTCLR, Channel);
40003632:	3000c7b7          	lui	a5,0x3000c
40003636:	fec42703          	lw	a4,-20(s0)
4000363a:	dbd8                	sw	a4,52(a5)
}
4000363c:	0001                	nop
4000363e:	4472                	lw	s0,28(sp)
40003640:	6105                	addi	sp,sp,32
40003642:	8082                	ret

40003644 <DMA_HighPriorityCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_HighPriorityCmd(uint32_t Channel, FunctionalState State)
{
40003644:	1101                	addi	sp,sp,-32
40003646:	ce22                	sw	s0,28(sp)
40003648:	1000                	addi	s0,sp,32
4000364a:	fea42623          	sw	a0,-20(s0)
4000364e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
40003652:	fe842703          	lw	a4,-24(s0)
40003656:	4785                	li	a5,1
40003658:	00f71863          	bne	a4,a5,40003668 <DMA_HighPriorityCmd+0x24>
        WRITE_REG(DMA->PRIORITYSET, Channel);
4000365c:	3000c7b7          	lui	a5,0x3000c
40003660:	fec42703          	lw	a4,-20(s0)
40003664:	df98                	sw	a4,56(a5)
    else
        WRITE_REG(DMA->PRIORITYCLR, Channel);
}
40003666:	a031                	j	40003672 <DMA_HighPriorityCmd+0x2e>
        WRITE_REG(DMA->PRIORITYCLR, Channel);
40003668:	3000c7b7          	lui	a5,0x3000c
4000366c:	fec42703          	lw	a4,-20(s0)
40003670:	dfd8                	sw	a4,60(a5)
}
40003672:	0001                	nop
40003674:	4472                	lw	s0,28(sp)
40003676:	6105                	addi	sp,sp,32
40003678:	8082                	ret

4000367a <DMA_ChannelDeInit>:
  * @param   ChannelStruct      @ref DMA_Channel_TypeDef,
  *                             
  * @retval  void
  */
void DMA_ChannelDeInit(DMA_Channel_TypeDef* ChannelStruct)
{
4000367a:	1101                	addi	sp,sp,-32
4000367c:	ce22                	sw	s0,28(sp)
4000367e:	1000                	addi	s0,sp,32
40003680:	fea42623          	sw	a0,-20(s0)
    ChannelStruct->SRC_DATA_END_PTR = 0;
40003684:	fec42783          	lw	a5,-20(s0)
40003688:	0007a023          	sw	zero,0(a5) # 3000c000 <STACK_SIZE+0x3000b800>
    ChannelStruct->DST_DATA_END_PTR = 0;
4000368c:	fec42783          	lw	a5,-20(s0)
40003690:	0007a223          	sw	zero,4(a5)
    ChannelStruct->CHANNEL_CFG = 0;
40003694:	fec42783          	lw	a5,-20(s0)
40003698:	0007a423          	sw	zero,8(a5)
}
4000369c:	0001                	nop
4000369e:	4472                	lw	s0,28(sp)
400036a0:	6105                	addi	sp,sp,32
400036a2:	8082                	ret

400036a4 <DMA_ChannelInit>:
  * @param   ChannelInitStruct      @ref DMA_ChannelInit_TypeDef,
  *                                 
  * @retval  void
  */
void DMA_ChannelInit(DMA_Channel_TypeDef* ChannelStruct, DMA_ChannelInit_TypeDef* ChannelInitStruct)
{
400036a4:	1101                	addi	sp,sp,-32
400036a6:	ce22                	sw	s0,28(sp)
400036a8:	1000                	addi	s0,sp,32
400036aa:	fea42623          	sw	a0,-20(s0)
400036ae:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Bufferable));
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Cacheable));
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Priveleged));

    /*  */
    ChannelStruct->SRC_DATA_END_PTR = (uint32_t)ChannelInitStruct->SrcDataEndPtr;
400036b2:	fe842783          	lw	a5,-24(s0)
400036b6:	439c                	lw	a5,0(a5)
400036b8:	873e                	mv	a4,a5
400036ba:	fec42783          	lw	a5,-20(s0)
400036be:	c398                	sw	a4,0(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_SIZE = ChannelInitStruct->SrcDataSize;
400036c0:	fe842783          	lw	a5,-24(s0)
400036c4:	5b9c                	lw	a5,48(a5)
400036c6:	8b8d                	andi	a5,a5,3
400036c8:	0ff7f713          	zext.b	a4,a5
400036cc:	fec42783          	lw	a5,-20(s0)
400036d0:	8b0d                	andi	a4,a4,3
400036d2:	0746                	slli	a4,a4,0x11
400036d4:	4790                	lw	a2,8(a5)
400036d6:	fffa06b7          	lui	a3,0xfffa0
400036da:	16fd                	addi	a3,a3,-1 # fff9ffff <__TLS0_BASE__+0xbff5ffff>
400036dc:	8ef1                	and	a3,a3,a2
400036de:	8f55                	or	a4,a4,a3
400036e0:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_INC = ChannelInitStruct->SrcDataInc;
400036e2:	fe842783          	lw	a5,-24(s0)
400036e6:	5f9c                	lw	a5,56(a5)
400036e8:	8b8d                	andi	a5,a5,3
400036ea:	0ff7f713          	zext.b	a4,a5
400036ee:	fec42783          	lw	a5,-20(s0)
400036f2:	8b0d                	andi	a4,a4,3
400036f4:	073e                	slli	a4,a4,0xf
400036f6:	4790                	lw	a2,8(a5)
400036f8:	76a1                	lui	a3,0xfffe8
400036fa:	16fd                	addi	a3,a3,-1 # fffe7fff <__TLS0_BASE__+0xbffa7fff>
400036fc:	8ef1                	and	a3,a3,a2
400036fe:	8f55                	or	a4,a4,a3
40003700:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_BUFF = ChannelInitStruct->SrcProtect.Bufferable;
40003702:	fe842783          	lw	a5,-24(s0)
40003706:	4fdc                	lw	a5,28(a5)
40003708:	8b85                	andi	a5,a5,1
4000370a:	0ff7f713          	zext.b	a4,a5
4000370e:	fec42783          	lw	a5,-20(s0)
40003712:	8b05                	andi	a4,a4,1
40003714:	076e                	slli	a4,a4,0x1b
40003716:	4790                	lw	a2,8(a5)
40003718:	f80006b7          	lui	a3,0xf8000
4000371c:	16fd                	addi	a3,a3,-1 # f7ffffff <__TLS0_BASE__+0xb7fbffff>
4000371e:	8ef1                	and	a3,a3,a2
40003720:	8f55                	or	a4,a4,a3
40003722:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_PRIV = ChannelInitStruct->SrcProtect.Priveleged;
40003724:	fe842783          	lw	a5,-24(s0)
40003728:	4f9c                	lw	a5,24(a5)
4000372a:	8b85                	andi	a5,a5,1
4000372c:	0ff7f713          	zext.b	a4,a5
40003730:	fec42783          	lw	a5,-20(s0)
40003734:	8b05                	andi	a4,a4,1
40003736:	076a                	slli	a4,a4,0x1a
40003738:	4790                	lw	a2,8(a5)
4000373a:	fc0006b7          	lui	a3,0xfc000
4000373e:	16fd                	addi	a3,a3,-1 # fbffffff <__TLS0_BASE__+0xbbfbffff>
40003740:	8ef1                	and	a3,a3,a2
40003742:	8f55                	or	a4,a4,a3
40003744:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_CACHE = ChannelInitStruct->SrcProtect.Cacheable;
40003746:	fe842783          	lw	a5,-24(s0)
4000374a:	539c                	lw	a5,32(a5)
4000374c:	8b85                	andi	a5,a5,1
4000374e:	0ff7f713          	zext.b	a4,a5
40003752:	fec42783          	lw	a5,-20(s0)
40003756:	8b05                	andi	a4,a4,1
40003758:	0772                	slli	a4,a4,0x1c
4000375a:	4790                	lw	a2,8(a5)
4000375c:	f00006b7          	lui	a3,0xf0000
40003760:	16fd                	addi	a3,a3,-1 # efffffff <__TLS0_BASE__+0xaffbffff>
40003762:	8ef1                	and	a3,a3,a2
40003764:	8f55                	or	a4,a4,a3
40003766:	c798                	sw	a4,8(a5)
    /*  */
    ChannelStruct->DST_DATA_END_PTR = (uint32_t)ChannelInitStruct->DstDataEndPtr;
40003768:	fe842783          	lw	a5,-24(s0)
4000376c:	43dc                	lw	a5,4(a5)
4000376e:	873e                	mv	a4,a5
40003770:	fec42783          	lw	a5,-20(s0)
40003774:	c3d8                	sw	a4,4(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_SIZE = ChannelInitStruct->DstDataSize;
40003776:	fe842783          	lw	a5,-24(s0)
4000377a:	5bdc                	lw	a5,52(a5)
4000377c:	8b8d                	andi	a5,a5,3
4000377e:	0ff7f713          	zext.b	a4,a5
40003782:	fec42783          	lw	a5,-20(s0)
40003786:	8b0d                	andi	a4,a4,3
40003788:	0756                	slli	a4,a4,0x15
4000378a:	4790                	lw	a2,8(a5)
4000378c:	ffa006b7          	lui	a3,0xffa00
40003790:	16fd                	addi	a3,a3,-1 # ff9fffff <__TLS0_BASE__+0xbf9bffff>
40003792:	8ef1                	and	a3,a3,a2
40003794:	8f55                	or	a4,a4,a3
40003796:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_INC = ChannelInitStruct->DstDataInc;
40003798:	fe842783          	lw	a5,-24(s0)
4000379c:	5fdc                	lw	a5,60(a5)
4000379e:	8b8d                	andi	a5,a5,3
400037a0:	0ff7f713          	zext.b	a4,a5
400037a4:	fec42783          	lw	a5,-20(s0)
400037a8:	8b0d                	andi	a4,a4,3
400037aa:	074e                	slli	a4,a4,0x13
400037ac:	4790                	lw	a2,8(a5)
400037ae:	ffe806b7          	lui	a3,0xffe80
400037b2:	16fd                	addi	a3,a3,-1 # ffe7ffff <__TLS0_BASE__+0xbfe3ffff>
400037b4:	8ef1                	and	a3,a3,a2
400037b6:	8f55                	or	a4,a4,a3
400037b8:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_BUFF = ChannelInitStruct->DstProtect.Bufferable;
400037ba:	fe842783          	lw	a5,-24(s0)
400037be:	579c                	lw	a5,40(a5)
400037c0:	8b85                	andi	a5,a5,1
400037c2:	0ff7f713          	zext.b	a4,a5
400037c6:	fec42783          	lw	a5,-20(s0)
400037ca:	8b05                	andi	a4,a4,1
400037cc:	0762                	slli	a4,a4,0x18
400037ce:	4790                	lw	a2,8(a5)
400037d0:	ff0006b7          	lui	a3,0xff000
400037d4:	16fd                	addi	a3,a3,-1 # feffffff <__TLS0_BASE__+0xbefbffff>
400037d6:	8ef1                	and	a3,a3,a2
400037d8:	8f55                	or	a4,a4,a3
400037da:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_PRIV = ChannelInitStruct->DstProtect.Priveleged;
400037dc:	fe842783          	lw	a5,-24(s0)
400037e0:	53dc                	lw	a5,36(a5)
400037e2:	8b85                	andi	a5,a5,1
400037e4:	0ff7f713          	zext.b	a4,a5
400037e8:	fec42783          	lw	a5,-20(s0)
400037ec:	8b05                	andi	a4,a4,1
400037ee:	075e                	slli	a4,a4,0x17
400037f0:	4790                	lw	a2,8(a5)
400037f2:	ff8006b7          	lui	a3,0xff800
400037f6:	16fd                	addi	a3,a3,-1 # ff7fffff <__TLS0_BASE__+0xbf7bffff>
400037f8:	8ef1                	and	a3,a3,a2
400037fa:	8f55                	or	a4,a4,a3
400037fc:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_CACHE = ChannelInitStruct->DstProtect.Cacheable;
400037fe:	fe842783          	lw	a5,-24(s0)
40003802:	57dc                	lw	a5,44(a5)
40003804:	8b85                	andi	a5,a5,1
40003806:	0ff7f713          	zext.b	a4,a5
4000380a:	fec42783          	lw	a5,-20(s0)
4000380e:	8b05                	andi	a4,a4,1
40003810:	0766                	slli	a4,a4,0x19
40003812:	4790                	lw	a2,8(a5)
40003814:	fe0006b7          	lui	a3,0xfe000
40003818:	16fd                	addi	a3,a3,-1 # fdffffff <__TLS0_BASE__+0xbdfbffff>
4000381a:	8ef1                	and	a3,a3,a2
4000381c:	8f55                	or	a4,a4,a3
4000381e:	c798                	sw	a4,8(a5)
    /*  */
    ChannelStruct->CHANNEL_CFG_bit.NEXT_USEBURST = ChannelInitStruct->NextUseburst;
40003820:	fe842783          	lw	a5,-24(s0)
40003824:	47dc                	lw	a5,12(a5)
40003826:	8b85                	andi	a5,a5,1
40003828:	0ff7f713          	zext.b	a4,a5
4000382c:	fec42783          	lw	a5,-20(s0)
40003830:	8b05                	andi	a4,a4,1
40003832:	4794                	lw	a3,8(a5)
40003834:	9af9                	andi	a3,a3,-2
40003836:	8f55                	or	a4,a4,a3
40003838:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.R_POWER = ChannelInitStruct->ArbitrationRate;
4000383a:	fe842783          	lw	a5,-24(s0)
4000383e:	4bdc                	lw	a5,20(a5)
40003840:	8bbd                	andi	a5,a5,15
40003842:	0ff7f713          	zext.b	a4,a5
40003846:	fec42783          	lw	a5,-20(s0)
4000384a:	8b3d                	andi	a4,a4,15
4000384c:	0706                	slli	a4,a4,0x1
4000384e:	4794                	lw	a3,8(a5)
40003850:	9a85                	andi	a3,a3,-31
40003852:	8f55                	or	a4,a4,a3
40003854:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.N_MINUS_1 = ChannelInitStruct->TransfersTotal - 1;
40003856:	fe842783          	lw	a5,-24(s0)
4000385a:	4b9c                	lw	a5,16(a5)
4000385c:	07c2                	slli	a5,a5,0x10
4000385e:	83c1                	srli	a5,a5,0x10
40003860:	17fd                	addi	a5,a5,-1
40003862:	07c2                	slli	a5,a5,0x10
40003864:	83c1                	srli	a5,a5,0x10
40003866:	3ff7f793          	andi	a5,a5,1023
4000386a:	01079713          	slli	a4,a5,0x10
4000386e:	8341                	srli	a4,a4,0x10
40003870:	fec42783          	lw	a5,-20(s0)
40003874:	3ff77713          	andi	a4,a4,1023
40003878:	0716                	slli	a4,a4,0x5
4000387a:	4790                	lw	a2,8(a5)
4000387c:	76e1                	lui	a3,0xffff8
4000387e:	06fd                	addi	a3,a3,31 # ffff801f <__TLS0_BASE__+0xbffb801f>
40003880:	8ef1                	and	a3,a3,a2
40003882:	8f55                	or	a4,a4,a3
40003884:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.CYCLE_CTRL = ChannelInitStruct->Mode;
40003886:	fe842783          	lw	a5,-24(s0)
4000388a:	479c                	lw	a5,8(a5)
4000388c:	8b9d                	andi	a5,a5,7
4000388e:	0ff7f713          	zext.b	a4,a5
40003892:	fec42783          	lw	a5,-20(s0)
40003896:	0776                	slli	a4,a4,0x1d
40003898:	4790                	lw	a2,8(a5)
4000389a:	200006b7          	lui	a3,0x20000
4000389e:	16fd                	addi	a3,a3,-1 # 1fffffff <STACK_SIZE+0x1ffff7ff>
400038a0:	8ef1                	and	a3,a3,a2
400038a2:	8f55                	or	a4,a4,a3
400038a4:	c798                	sw	a4,8(a5)
}
400038a6:	0001                	nop
400038a8:	4472                	lw	s0,28(sp)
400038aa:	6105                	addi	sp,sp,32
400038ac:	8082                	ret

400038ae <DMA_ChannelStructInit>:
  * @param   ChannelInitStruct      @ref DMA_ChannelInit_TypeDef,
  *                               
  * @retval  void
  */
void DMA_ChannelStructInit(DMA_ChannelInit_TypeDef* ChannelInitStruct)
{
400038ae:	1101                	addi	sp,sp,-32
400038b0:	ce22                	sw	s0,28(sp)
400038b2:	1000                	addi	s0,sp,32
400038b4:	fea42623          	sw	a0,-20(s0)
    /*  */
    ChannelInitStruct->SrcDataEndPtr = (uint32_t*)0x00000000;
400038b8:	fec42783          	lw	a5,-20(s0)
400038bc:	0007a023          	sw	zero,0(a5)
    ChannelInitStruct->SrcDataSize = DMA_DataSize_8;
400038c0:	fec42783          	lw	a5,-20(s0)
400038c4:	0207a823          	sw	zero,48(a5)
    ChannelInitStruct->SrcDataInc = DMA_DataInc_Disable;
400038c8:	fec42783          	lw	a5,-20(s0)
400038cc:	470d                	li	a4,3
400038ce:	df98                	sw	a4,56(a5)
    ChannelInitStruct->SrcProtect.Bufferable = DISABLE;
400038d0:	fec42783          	lw	a5,-20(s0)
400038d4:	0007ae23          	sw	zero,28(a5)
    ChannelInitStruct->SrcProtect.Priveleged = DISABLE;
400038d8:	fec42783          	lw	a5,-20(s0)
400038dc:	0007ac23          	sw	zero,24(a5)
    ChannelInitStruct->SrcProtect.Cacheable = DISABLE;
400038e0:	fec42783          	lw	a5,-20(s0)
400038e4:	0207a023          	sw	zero,32(a5)
    /*  */
    ChannelInitStruct->DstDataEndPtr = (uint32_t*)0x00000000;
400038e8:	fec42783          	lw	a5,-20(s0)
400038ec:	0007a223          	sw	zero,4(a5)
    ChannelInitStruct->DstDataSize = DMA_DataSize_8;
400038f0:	fec42783          	lw	a5,-20(s0)
400038f4:	0207aa23          	sw	zero,52(a5)
    ChannelInitStruct->DstDataInc = DMA_DataInc_Disable;
400038f8:	fec42783          	lw	a5,-20(s0)
400038fc:	470d                	li	a4,3
400038fe:	dfd8                	sw	a4,60(a5)
    ChannelInitStruct->DstProtect.Bufferable = DISABLE;
40003900:	fec42783          	lw	a5,-20(s0)
40003904:	0207a423          	sw	zero,40(a5)
    ChannelInitStruct->DstProtect.Priveleged = DISABLE;
40003908:	fec42783          	lw	a5,-20(s0)
4000390c:	0207a223          	sw	zero,36(a5)
    ChannelInitStruct->DstProtect.Cacheable = DISABLE;
40003910:	fec42783          	lw	a5,-20(s0)
40003914:	0207a623          	sw	zero,44(a5)
    /*  */
    ChannelInitStruct->NextUseburst = DISABLE;
40003918:	fec42783          	lw	a5,-20(s0)
4000391c:	0007a623          	sw	zero,12(a5)
    ChannelInitStruct->ArbitrationRate = DMA_ArbitrationRate_1;
40003920:	fec42783          	lw	a5,-20(s0)
40003924:	0007aa23          	sw	zero,20(a5)
    ChannelInitStruct->TransfersTotal = 1;
40003928:	fec42783          	lw	a5,-20(s0)
4000392c:	4705                	li	a4,1
4000392e:	cb98                	sw	a4,16(a5)
    ChannelInitStruct->Mode = DMA_Mode_Disable;
40003930:	fec42783          	lw	a5,-20(s0)
40003934:	0007a423          	sw	zero,8(a5)
}
40003938:	0001                	nop
4000393a:	4472                	lw	s0,28(sp)
4000393c:	6105                	addi	sp,sp,32
4000393e:	8082                	ret

40003940 <DMA_DeInit>:
/**
  * @brief     DMA
  * @retval  void
  */
void DMA_DeInit()
{
40003940:	1141                	addi	sp,sp,-16
40003942:	c622                	sw	s0,12(sp)
40003944:	0800                	addi	s0,sp,16
    CLEAR_REG(DMA->CFG);
40003946:	3000c7b7          	lui	a5,0x3000c
4000394a:	0007a223          	sw	zero,4(a5) # 3000c004 <STACK_SIZE+0x3000b804>
    CLEAR_REG(DMA->BASEPTR);
4000394e:	3000c7b7          	lui	a5,0x3000c
40003952:	0007a423          	sw	zero,8(a5) # 3000c008 <STACK_SIZE+0x3000b808>
    WRITE_REG(DMA->ENCLR, DMA_Channel_All);
40003956:	3000c7b7          	lui	a5,0x3000c
4000395a:	01000737          	lui	a4,0x1000
4000395e:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
40003960:	d7d8                	sw	a4,44(a5)
    WRITE_REG(DMA->PRIORITYCLR, DMA_Channel_All);
40003962:	3000c7b7          	lui	a5,0x3000c
40003966:	01000737          	lui	a4,0x1000
4000396a:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
4000396c:	dfd8                	sw	a4,60(a5)
    WRITE_REG(DMA->PRIALTCLR, DMA_Channel_All);
4000396e:	3000c7b7          	lui	a5,0x3000c
40003972:	01000737          	lui	a4,0x1000
40003976:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
40003978:	dbd8                	sw	a4,52(a5)
    WRITE_REG(DMA->REQMASKCLR, DMA_Channel_All);
4000397a:	3000c7b7          	lui	a5,0x3000c
4000397e:	01000737          	lui	a4,0x1000
40003982:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
40003984:	d3d8                	sw	a4,36(a5)
    WRITE_REG(DMA->USEBURSTCLR, DMA_Channel_All);
40003986:	3000c7b7          	lui	a5,0x3000c
4000398a:	01000737          	lui	a4,0x1000
4000398e:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
40003990:	cfd8                	sw	a4,28(a5)
}
40003992:	0001                	nop
40003994:	4432                	lw	s0,12(sp)
40003996:	0141                	addi	sp,sp,16
40003998:	8082                	ret

4000399a <DMA_Init>:
  * @param   InitStruct      @ref DMA_Init_TypeDef,
  *                         
  * @retval  void
  */
void DMA_Init(DMA_Init_TypeDef* InitStruct)
{
4000399a:	1101                	addi	sp,sp,-32
4000399c:	ce06                	sw	ra,28(sp)
4000399e:	cc22                	sw	s0,24(sp)
400039a0:	1000                	addi	s0,sp,32
400039a2:	fea42623          	sw	a0,-20(s0)
    DMA_ProtectConfig(&(InitStruct->CtrlProtect));
400039a6:	fec42783          	lw	a5,-20(s0)
400039aa:	0791                	addi	a5,a5,4 # 3000c004 <STACK_SIZE+0x3000b804>
400039ac:	853e                	mv	a0,a5
400039ae:	3641                	jal	4000352e <DMA_ProtectConfig>
    DMA_UseBurstCmd(InitStruct->Channel, InitStruct->UseBurst);
400039b0:	fec42783          	lw	a5,-20(s0)
400039b4:	4398                	lw	a4,0(a5)
400039b6:	fec42783          	lw	a5,-20(s0)
400039ba:	4b9c                	lw	a5,16(a5)
400039bc:	85be                	mv	a1,a5
400039be:	853a                	mv	a0,a4
400039c0:	3675                	jal	4000356c <DMA_UseBurstCmd>
    DMA_AltCtrlCmd(InitStruct->Channel, InitStruct->AltCtrl);
400039c2:	fec42783          	lw	a5,-20(s0)
400039c6:	4398                	lw	a4,0(a5)
400039c8:	fec42783          	lw	a5,-20(s0)
400039cc:	4f9c                	lw	a5,24(a5)
400039ce:	85be                	mv	a1,a5
400039d0:	853a                	mv	a0,a4
400039d2:	3935                	jal	4000360e <DMA_AltCtrlCmd>
    DMA_HighPriorityCmd(InitStruct->Channel, InitStruct->HighPriority);
400039d4:	fec42783          	lw	a5,-20(s0)
400039d8:	4398                	lw	a4,0(a5)
400039da:	fec42783          	lw	a5,-20(s0)
400039de:	4fdc                	lw	a5,28(a5)
400039e0:	85be                	mv	a1,a5
400039e2:	853a                	mv	a0,a4
400039e4:	3185                	jal	40003644 <DMA_HighPriorityCmd>
    DMA_ReqMaskCmd(InitStruct->Channel, InitStruct->ReqMask);
400039e6:	fec42783          	lw	a5,-20(s0)
400039ea:	4398                	lw	a4,0(a5)
400039ec:	fec42783          	lw	a5,-20(s0)
400039f0:	4bdc                	lw	a5,20(a5)
400039f2:	85be                	mv	a1,a5
400039f4:	853a                	mv	a0,a4
400039f6:	3675                	jal	400035a2 <DMA_ReqMaskCmd>
    DMA_ChannelEnableCmd(InitStruct->Channel, InitStruct->ChannelEnable);
400039f8:	fec42783          	lw	a5,-20(s0)
400039fc:	4398                	lw	a4,0(a5)
400039fe:	fec42783          	lw	a5,-20(s0)
40003a02:	539c                	lw	a5,32(a5)
40003a04:	85be                	mv	a1,a5
40003a06:	853a                	mv	a0,a4
40003a08:	3ec1                	jal	400035d8 <DMA_ChannelEnableCmd>
}
40003a0a:	0001                	nop
40003a0c:	40f2                	lw	ra,28(sp)
40003a0e:	4462                	lw	s0,24(sp)
40003a10:	6105                	addi	sp,sp,32
40003a12:	8082                	ret

40003a14 <DMA_StructInit>:
  * @param   InitStruct      @ref DMA_Init_TypeDef,
  *                        
  * @retval  void
  */
void DMA_StructInit(DMA_Init_TypeDef* InitStruct)
{
40003a14:	1101                	addi	sp,sp,-32
40003a16:	ce22                	sw	s0,28(sp)
40003a18:	1000                	addi	s0,sp,32
40003a1a:	fea42623          	sw	a0,-20(s0)
    InitStruct->Channel = DMA_Channel_All;
40003a1e:	fec42783          	lw	a5,-20(s0)
40003a22:	01000737          	lui	a4,0x1000
40003a26:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
40003a28:	c398                	sw	a4,0(a5)
    InitStruct->ChannelEnable = DISABLE;
40003a2a:	fec42783          	lw	a5,-20(s0)
40003a2e:	0207a023          	sw	zero,32(a5)
    InitStruct->HighPriority = DISABLE;
40003a32:	fec42783          	lw	a5,-20(s0)
40003a36:	0007ae23          	sw	zero,28(a5)
    InitStruct->AltCtrl = DISABLE;
40003a3a:	fec42783          	lw	a5,-20(s0)
40003a3e:	0007ac23          	sw	zero,24(a5)
    InitStruct->ReqMask = DISABLE;
40003a42:	fec42783          	lw	a5,-20(s0)
40003a46:	0007aa23          	sw	zero,20(a5)
    InitStruct->UseBurst = DISABLE;
40003a4a:	fec42783          	lw	a5,-20(s0)
40003a4e:	0007a823          	sw	zero,16(a5)
    InitStruct->CtrlProtect.Bufferable = DISABLE;
40003a52:	fec42783          	lw	a5,-20(s0)
40003a56:	0007a423          	sw	zero,8(a5)
    InitStruct->CtrlProtect.Cacheable = DISABLE;
40003a5a:	fec42783          	lw	a5,-20(s0)
40003a5e:	0007a623          	sw	zero,12(a5)
    InitStruct->CtrlProtect.Priveleged = DISABLE;
40003a62:	fec42783          	lw	a5,-20(s0)
40003a66:	0007a223          	sw	zero,4(a5)
}
40003a6a:	0001                	nop
40003a6c:	4472                	lw	s0,28(sp)
40003a6e:	6105                	addi	sp,sp,32
40003a70:	8082                	ret

40003a72 <RCU_AHBRstCmd>:
{
40003a72:	1101                	addi	sp,sp,-32
40003a74:	ce22                	sw	s0,28(sp)
40003a76:	1000                	addi	s0,sp,32
40003a78:	fea42623          	sw	a0,-20(s0)
40003a7c:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
40003a80:	3000e7b7          	lui	a5,0x3000e
40003a84:	4b98                	lw	a4,16(a5)
40003a86:	fec42783          	lw	a5,-20(s0)
40003a8a:	fff7c793          	not	a5,a5
40003a8e:	00f776b3          	and	a3,a4,a5
40003a92:	fe842783          	lw	a5,-24(s0)
40003a96:	c781                	beqz	a5,40003a9e <RCU_AHBRstCmd+0x2c>
40003a98:	fec42783          	lw	a5,-20(s0)
40003a9c:	a011                	j	40003aa0 <RCU_AHBRstCmd+0x2e>
40003a9e:	4781                	li	a5,0
40003aa0:	3000e737          	lui	a4,0x3000e
40003aa4:	8fd5                	or	a5,a5,a3
40003aa6:	cb1c                	sw	a5,16(a4)
}
40003aa8:	0001                	nop
40003aaa:	4472                	lw	s0,28(sp)
40003aac:	6105                	addi	sp,sp,32
40003aae:	8082                	ret

40003ab0 <GPIO_OutCmd>:
{
40003ab0:	1101                	addi	sp,sp,-32
40003ab2:	ce22                	sw	s0,28(sp)
40003ab4:	1000                	addi	s0,sp,32
40003ab6:	fea42623          	sw	a0,-20(s0)
40003aba:	feb42423          	sw	a1,-24(s0)
40003abe:	fec42223          	sw	a2,-28(s0)
    if (State == ENABLE)
40003ac2:	fe442703          	lw	a4,-28(s0)
40003ac6:	4785                	li	a5,1
40003ac8:	00f71863          	bne	a4,a5,40003ad8 <GPIO_OutCmd+0x28>
        WRITE_REG(GPIOx->OUTENSET, Pin);
40003acc:	fec42783          	lw	a5,-20(s0)
40003ad0:	fe842703          	lw	a4,-24(s0)
40003ad4:	d7d8                	sw	a4,44(a5)
}
40003ad6:	a031                	j	40003ae2 <GPIO_OutCmd+0x32>
        WRITE_REG(GPIOx->OUTENCLR, Pin);
40003ad8:	fec42783          	lw	a5,-20(s0)
40003adc:	fe842703          	lw	a4,-24(s0)
40003ae0:	db98                	sw	a4,48(a5)
}
40003ae2:	0001                	nop
40003ae4:	4472                	lw	s0,28(sp)
40003ae6:	6105                	addi	sp,sp,32
40003ae8:	8082                	ret

40003aea <GPIO_AltFuncCmd>:
{
40003aea:	1101                	addi	sp,sp,-32
40003aec:	ce22                	sw	s0,28(sp)
40003aee:	1000                	addi	s0,sp,32
40003af0:	fea42623          	sw	a0,-20(s0)
40003af4:	feb42423          	sw	a1,-24(s0)
40003af8:	fec42223          	sw	a2,-28(s0)
    if (State == ENABLE)
40003afc:	fe442703          	lw	a4,-28(s0)
40003b00:	4785                	li	a5,1
40003b02:	00f71863          	bne	a4,a5,40003b12 <GPIO_AltFuncCmd+0x28>
        WRITE_REG(GPIOx->ALTFUNCSET, Pin);
40003b06:	fec42783          	lw	a5,-20(s0)
40003b0a:	fe842703          	lw	a4,-24(s0)
40003b0e:	dbd8                	sw	a4,52(a5)
}
40003b10:	a031                	j	40003b1c <GPIO_AltFuncCmd+0x32>
        WRITE_REG(GPIOx->ALTFUNCCLR, Pin);
40003b12:	fec42783          	lw	a5,-20(s0)
40003b16:	fe842703          	lw	a4,-24(s0)
40003b1a:	df98                	sw	a4,56(a5)
}
40003b1c:	0001                	nop
40003b1e:	4472                	lw	s0,28(sp)
40003b20:	6105                	addi	sp,sp,32
40003b22:	8082                	ret

40003b24 <modeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   Val    (2- )
  * @retval  void
  */
static void modeConfig(volatile uint32_t* Reg, uint32_t Pin, uint32_t Val)
{
40003b24:	7179                	addi	sp,sp,-48
40003b26:	d622                	sw	s0,44(sp)
40003b28:	1800                	addi	s0,sp,48
40003b2a:	fca42e23          	sw	a0,-36(s0)
40003b2e:	fcb42c23          	sw	a1,-40(s0)
40003b32:	fcc42a23          	sw	a2,-44(s0)
    uint32_t reg_temp = *Reg;
40003b36:	fdc42783          	lw	a5,-36(s0)
40003b3a:	439c                	lw	a5,0(a5)
40003b3c:	fef42623          	sw	a5,-20(s0)

    for (uint32_t i = 0; i < 16; i++) {
40003b40:	fe042423          	sw	zero,-24(s0)
40003b44:	a889                	j	40003b96 <modeConfig+0x72>
        if (Pin & (1 << i)) {
40003b46:	fe842783          	lw	a5,-24(s0)
40003b4a:	4705                	li	a4,1
40003b4c:	00f717b3          	sll	a5,a4,a5
40003b50:	873e                	mv	a4,a5
40003b52:	fd842783          	lw	a5,-40(s0)
40003b56:	8ff9                	and	a5,a5,a4
40003b58:	cb95                	beqz	a5,40003b8c <modeConfig+0x68>
            reg_temp &= ~(0x3UL << i * 0x2UL);
40003b5a:	fe842783          	lw	a5,-24(s0)
40003b5e:	0786                	slli	a5,a5,0x1
40003b60:	470d                	li	a4,3
40003b62:	00f717b3          	sll	a5,a4,a5
40003b66:	fff7c793          	not	a5,a5
40003b6a:	fec42703          	lw	a4,-20(s0)
40003b6e:	8ff9                	and	a5,a5,a4
40003b70:	fef42623          	sw	a5,-20(s0)
            reg_temp |= Val << i * 0x2UL;
40003b74:	fe842783          	lw	a5,-24(s0)
40003b78:	0786                	slli	a5,a5,0x1
40003b7a:	fd442703          	lw	a4,-44(s0)
40003b7e:	00f717b3          	sll	a5,a4,a5
40003b82:	fec42703          	lw	a4,-20(s0)
40003b86:	8fd9                	or	a5,a5,a4
40003b88:	fef42623          	sw	a5,-20(s0)
    for (uint32_t i = 0; i < 16; i++) {
40003b8c:	fe842783          	lw	a5,-24(s0)
40003b90:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
40003b92:	fef42423          	sw	a5,-24(s0)
40003b96:	fe842703          	lw	a4,-24(s0)
40003b9a:	47bd                	li	a5,15
40003b9c:	fae7f5e3          	bgeu	a5,a4,40003b46 <modeConfig+0x22>
        }
    }

    WRITE_REG(*Reg, reg_temp);
40003ba0:	fdc42783          	lw	a5,-36(s0)
40003ba4:	fec42703          	lw	a4,-20(s0)
40003ba8:	c398                	sw	a4,0(a5)
}
40003baa:	0001                	nop
40003bac:	5432                	lw	s0,44(sp)
40003bae:	6145                	addi	sp,sp,48
40003bb0:	8082                	ret

40003bb2 <GPIO_OutModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   OutMode   
  * @retval  void
  */
void GPIO_OutModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_OutMode_TypeDef OutMode)
{
40003bb2:	1101                	addi	sp,sp,-32
40003bb4:	ce06                	sw	ra,28(sp)
40003bb6:	cc22                	sw	s0,24(sp)
40003bb8:	1000                	addi	s0,sp,32
40003bba:	fea42623          	sw	a0,-20(s0)
40003bbe:	feb42423          	sw	a1,-24(s0)
40003bc2:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_OUT_MODE(OutMode));

    modeConfig(&(GPIOx->OUTMODE), Pin, (uint32_t)OutMode);
40003bc6:	fec42783          	lw	a5,-20(s0)
40003bca:	02478793          	addi	a5,a5,36
40003bce:	fe442603          	lw	a2,-28(s0)
40003bd2:	fe842583          	lw	a1,-24(s0)
40003bd6:	853e                	mv	a0,a5
40003bd8:	37b1                	jal	40003b24 <modeConfig>
}
40003bda:	0001                	nop
40003bdc:	40f2                	lw	ra,28(sp)
40003bde:	4462                	lw	s0,24(sp)
40003be0:	6105                	addi	sp,sp,32
40003be2:	8082                	ret

40003be4 <GPIO_InModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   InMode   
  * @retval  void
  */
void GPIO_InModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_InMode_TypeDef InMode)
{
40003be4:	1101                	addi	sp,sp,-32
40003be6:	ce06                	sw	ra,28(sp)
40003be8:	cc22                	sw	s0,24(sp)
40003bea:	1000                	addi	s0,sp,32
40003bec:	fea42623          	sw	a0,-20(s0)
40003bf0:	feb42423          	sw	a1,-24(s0)
40003bf4:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_IN_MODE(InMode));

    modeConfig(&(GPIOx->INMODE), Pin, (uint32_t)InMode);
40003bf8:	fec42783          	lw	a5,-20(s0)
40003bfc:	07f1                	addi	a5,a5,28
40003bfe:	fe442603          	lw	a2,-28(s0)
40003c02:	fe842583          	lw	a1,-24(s0)
40003c06:	853e                	mv	a0,a5
40003c08:	3f31                	jal	40003b24 <modeConfig>
}
40003c0a:	0001                	nop
40003c0c:	40f2                	lw	ra,28(sp)
40003c0e:	4462                	lw	s0,24(sp)
40003c10:	6105                	addi	sp,sp,32
40003c12:	8082                	ret

40003c14 <GPIO_PullModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   PullMode   
  * @retval  void
  */
void GPIO_PullModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_PullMode_TypeDef PullMode)
{
40003c14:	1101                	addi	sp,sp,-32
40003c16:	ce06                	sw	ra,28(sp)
40003c18:	cc22                	sw	s0,24(sp)
40003c1a:	1000                	addi	s0,sp,32
40003c1c:	fea42623          	sw	a0,-20(s0)
40003c20:	feb42423          	sw	a1,-24(s0)
40003c24:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_PULL_MODE(PullMode));

    modeConfig(&(GPIOx->PULLMODE), Pin, (uint32_t)PullMode);
40003c28:	fec42783          	lw	a5,-20(s0)
40003c2c:	02078793          	addi	a5,a5,32
40003c30:	fe442603          	lw	a2,-28(s0)
40003c34:	fe842583          	lw	a1,-24(s0)
40003c38:	853e                	mv	a0,a5
40003c3a:	35ed                	jal	40003b24 <modeConfig>
}
40003c3c:	0001                	nop
40003c3e:	40f2                	lw	ra,28(sp)
40003c40:	4462                	lw	s0,24(sp)
40003c42:	6105                	addi	sp,sp,32
40003c44:	8082                	ret

40003c46 <GPIO_AltFuncNumConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   AltFuncNum   
  * @retval  void
  */
void GPIO_AltFuncNumConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_AltFuncNum_TypeDef AltFuncNum)
{
40003c46:	7179                	addi	sp,sp,-48
40003c48:	d622                	sw	s0,44(sp)
40003c4a:	1800                	addi	s0,sp,48
40003c4c:	fca42e23          	sw	a0,-36(s0)
40003c50:	fcb42c23          	sw	a1,-40(s0)
40003c54:	fcc42a23          	sw	a2,-44(s0)
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_ALT_FUNC_NUM(AltFuncNum));

    uint32_t temp;

    temp = GPIOx->ALTFUNCNUM;
40003c58:	fdc42783          	lw	a5,-36(s0)
40003c5c:	5fdc                	lw	a5,60(a5)
40003c5e:	fef42623          	sw	a5,-20(s0)

    for (uint32_t i = 0; i < 16; i++) {
40003c62:	fe042423          	sw	zero,-24(s0)
40003c66:	a889                	j	40003cb8 <GPIO_AltFuncNumConfig+0x72>
    	if (Pin & (1 << i))
40003c68:	fe842783          	lw	a5,-24(s0)
40003c6c:	4705                	li	a4,1
40003c6e:	00f717b3          	sll	a5,a4,a5
40003c72:	873e                	mv	a4,a5
40003c74:	fd842783          	lw	a5,-40(s0)
40003c78:	8ff9                	and	a5,a5,a4
40003c7a:	cb95                	beqz	a5,40003cae <GPIO_AltFuncNumConfig+0x68>
    	{
    		temp &= ~(0x3UL << i * 0x2UL);
40003c7c:	fe842783          	lw	a5,-24(s0)
40003c80:	0786                	slli	a5,a5,0x1
40003c82:	470d                	li	a4,3
40003c84:	00f717b3          	sll	a5,a4,a5
40003c88:	fff7c793          	not	a5,a5
40003c8c:	fec42703          	lw	a4,-20(s0)
40003c90:	8ff9                	and	a5,a5,a4
40003c92:	fef42623          	sw	a5,-20(s0)
    		temp |= (uint32_t)AltFuncNum << i * 0x2UL;
40003c96:	fe842783          	lw	a5,-24(s0)
40003c9a:	0786                	slli	a5,a5,0x1
40003c9c:	fd442703          	lw	a4,-44(s0)
40003ca0:	00f717b3          	sll	a5,a4,a5
40003ca4:	fec42703          	lw	a4,-20(s0)
40003ca8:	8fd9                	or	a5,a5,a4
40003caa:	fef42623          	sw	a5,-20(s0)
    for (uint32_t i = 0; i < 16; i++) {
40003cae:	fe842783          	lw	a5,-24(s0)
40003cb2:	0785                	addi	a5,a5,1
40003cb4:	fef42423          	sw	a5,-24(s0)
40003cb8:	fe842703          	lw	a4,-24(s0)
40003cbc:	47bd                	li	a5,15
40003cbe:	fae7f5e3          	bgeu	a5,a4,40003c68 <GPIO_AltFuncNumConfig+0x22>
//                temp1 |= (uint32_t)AltFuncNum << (i - 8) * 0x4UL;
//            }
//        }
    }

    GPIOx->ALTFUNCNUM = temp;
40003cc2:	fdc42783          	lw	a5,-36(s0)
40003cc6:	fec42703          	lw	a4,-20(s0)
40003cca:	dfd8                	sw	a4,60(a5)
}
40003ccc:	0001                	nop
40003cce:	5432                	lw	s0,44(sp)
40003cd0:	6145                	addi	sp,sp,48
40003cd2:	8082                	ret

40003cd4 <GPIO_DeInit>:
  * @brief       GPIOx   
  * @param   GPIOx   ,  x=A|B|C
  * @retval  void
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
40003cd4:	7179                	addi	sp,sp,-48
40003cd6:	d606                	sw	ra,44(sp)
40003cd8:	d422                	sw	s0,40(sp)
40003cda:	1800                	addi	s0,sp,48
40003cdc:	fca42e23          	sw	a0,-36(s0)
    uint32_t GPIO_rst;

    assert_param(IS_GPIO_PERIPH(GPIOx));

    if (GPIOx == GPIOA)
40003ce0:	fdc42703          	lw	a4,-36(s0)
40003ce4:	280007b7          	lui	a5,0x28000
40003ce8:	00f71763          	bne	a4,a5,40003cf6 <GPIO_DeInit+0x22>
        GPIO_rst = RCU_AHBRst_GPIOA;
40003cec:	10000793          	li	a5,256
40003cf0:	fef42623          	sw	a5,-20(s0)
40003cf4:	a035                	j	40003d20 <GPIO_DeInit+0x4c>
    else if (GPIOx == GPIOB)
40003cf6:	fdc42703          	lw	a4,-36(s0)
40003cfa:	280017b7          	lui	a5,0x28001
40003cfe:	00f71763          	bne	a4,a5,40003d0c <GPIO_DeInit+0x38>
        GPIO_rst = RCU_AHBRst_GPIOB;
40003d02:	20000793          	li	a5,512
40003d06:	fef42623          	sw	a5,-20(s0)
40003d0a:	a819                	j	40003d20 <GPIO_DeInit+0x4c>
    else  if (GPIOx == GPIOC)
40003d0c:	fdc42703          	lw	a4,-36(s0)
40003d10:	280027b7          	lui	a5,0x28002
40003d14:	00f71663          	bne	a4,a5,40003d20 <GPIO_DeInit+0x4c>
        GPIO_rst = RCU_AHBRst_GPIOC;
40003d18:	40000793          	li	a5,1024
40003d1c:	fef42623          	sw	a5,-20(s0)

    RCU_AHBRstCmd(GPIO_rst, DISABLE);
40003d20:	4581                	li	a1,0
40003d22:	fec42503          	lw	a0,-20(s0)
40003d26:	33b1                	jal	40003a72 <RCU_AHBRstCmd>
    RCU_AHBRstCmd(GPIO_rst, ENABLE);
40003d28:	4585                	li	a1,1
40003d2a:	fec42503          	lw	a0,-20(s0)
40003d2e:	3391                	jal	40003a72 <RCU_AHBRstCmd>
}
40003d30:	0001                	nop
40003d32:	50b2                	lw	ra,44(sp)
40003d34:	5422                	lw	s0,40(sp)
40003d36:	6145                	addi	sp,sp,48
40003d38:	8082                	ret

40003d3a <GPIO_Init>:
  * @param   InitStruct      @ref GPIO_Init_TypeDef,
  *                         
  * @retval  void
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_Init_TypeDef* InitStruct)
{
40003d3a:	1101                	addi	sp,sp,-32
40003d3c:	ce06                	sw	ra,28(sp)
40003d3e:	cc22                	sw	s0,24(sp)
40003d40:	1000                	addi	s0,sp,32
40003d42:	fea42623          	sw	a0,-20(s0)
40003d46:	feb42423          	sw	a1,-24(s0)
    GPIO_OutCmd(GPIOx, InitStruct->Pin, InitStruct->Out);
40003d4a:	fe842783          	lw	a5,-24(s0)
40003d4e:	4398                	lw	a4,0(a5)
40003d50:	fe842783          	lw	a5,-24(s0)
40003d54:	43dc                	lw	a5,4(a5)
40003d56:	863e                	mv	a2,a5
40003d58:	85ba                	mv	a1,a4
40003d5a:	fec42503          	lw	a0,-20(s0)
40003d5e:	3b89                	jal	40003ab0 <GPIO_OutCmd>
    GPIO_AltFuncNumConfig(GPIOx, InitStruct->Pin, InitStruct->AltFuncNum);
40003d60:	fe842783          	lw	a5,-24(s0)
40003d64:	4398                	lw	a4,0(a5)
40003d66:	fe842783          	lw	a5,-24(s0)
40003d6a:	47dc                	lw	a5,12(a5)
40003d6c:	863e                	mv	a2,a5
40003d6e:	85ba                	mv	a1,a4
40003d70:	fec42503          	lw	a0,-20(s0)
40003d74:	3dc9                	jal	40003c46 <GPIO_AltFuncNumConfig>
    GPIO_AltFuncCmd(GPIOx, InitStruct->Pin, InitStruct->AltFunc);
40003d76:	fe842783          	lw	a5,-24(s0)
40003d7a:	4398                	lw	a4,0(a5)
40003d7c:	fe842783          	lw	a5,-24(s0)
40003d80:	479c                	lw	a5,8(a5)
40003d82:	863e                	mv	a2,a5
40003d84:	85ba                	mv	a1,a4
40003d86:	fec42503          	lw	a0,-20(s0)
40003d8a:	3385                	jal	40003aea <GPIO_AltFuncCmd>
    GPIO_OutModeConfig(GPIOx, InitStruct->Pin, InitStruct->OutMode);
40003d8c:	fe842783          	lw	a5,-24(s0)
40003d90:	4398                	lw	a4,0(a5)
40003d92:	fe842783          	lw	a5,-24(s0)
40003d96:	4bdc                	lw	a5,20(a5)
40003d98:	863e                	mv	a2,a5
40003d9a:	85ba                	mv	a1,a4
40003d9c:	fec42503          	lw	a0,-20(s0)
40003da0:	3d09                	jal	40003bb2 <GPIO_OutModeConfig>
    GPIO_InModeConfig(GPIOx, InitStruct->Pin, InitStruct->InMode);
40003da2:	fe842783          	lw	a5,-24(s0)
40003da6:	4398                	lw	a4,0(a5)
40003da8:	fe842783          	lw	a5,-24(s0)
40003dac:	4f9c                	lw	a5,24(a5)
40003dae:	863e                	mv	a2,a5
40003db0:	85ba                	mv	a1,a4
40003db2:	fec42503          	lw	a0,-20(s0)
40003db6:	353d                	jal	40003be4 <GPIO_InModeConfig>
    GPIO_PullModeConfig(GPIOx, InitStruct->Pin, InitStruct->PullMode);
40003db8:	fe842783          	lw	a5,-24(s0)
40003dbc:	4398                	lw	a4,0(a5)
40003dbe:	fe842783          	lw	a5,-24(s0)
40003dc2:	4fdc                	lw	a5,28(a5)
40003dc4:	863e                	mv	a2,a5
40003dc6:	85ba                	mv	a1,a4
40003dc8:	fec42503          	lw	a0,-20(s0)
40003dcc:	35a1                	jal	40003c14 <GPIO_PullModeConfig>
    //GPIO_DigitalCmd(GPIOx, InitStruct->Pin, InitStruct->Digital);
}
40003dce:	0001                	nop
40003dd0:	40f2                	lw	ra,28(sp)
40003dd2:	4462                	lw	s0,24(sp)
40003dd4:	6105                	addi	sp,sp,32
40003dd6:	8082                	ret

40003dd8 <GPIO_StructInit>:
  * @param   InitStruct      @ref GPIO_Init_TypeDef,
  *                        
  * @retval  void
  */
void GPIO_StructInit(GPIO_Init_TypeDef* InitStruct)
{
40003dd8:	1101                	addi	sp,sp,-32
40003dda:	ce22                	sw	s0,28(sp)
40003ddc:	1000                	addi	s0,sp,32
40003dde:	fea42623          	sw	a0,-20(s0)
    InitStruct->Pin = GPIO_Pin_All;
40003de2:	fec42783          	lw	a5,-20(s0)
40003de6:	6741                	lui	a4,0x10
40003de8:	177d                	addi	a4,a4,-1 # ffff <STACK_SIZE+0xf7ff>
40003dea:	c398                	sw	a4,0(a5)
    InitStruct->Out = DISABLE;
40003dec:	fec42783          	lw	a5,-20(s0)
40003df0:	0007a223          	sw	zero,4(a5) # 28002004 <STACK_SIZE+0x28001804>
    InitStruct->AltFuncNum = GPIO_AltFuncNum_None;
40003df4:	fec42783          	lw	a5,-20(s0)
40003df8:	0007a623          	sw	zero,12(a5)
    InitStruct->AltFunc = DISABLE;
40003dfc:	fec42783          	lw	a5,-20(s0)
40003e00:	0007a423          	sw	zero,8(a5)
    InitStruct->OutMode = GPIO_OutMode_PP;
40003e04:	fec42783          	lw	a5,-20(s0)
40003e08:	0007aa23          	sw	zero,20(a5)
    InitStruct->InMode = GPIO_InMode_Schmitt;
40003e0c:	fec42783          	lw	a5,-20(s0)
40003e10:	0007ac23          	sw	zero,24(a5)
    InitStruct->PullMode = GPIO_PullMode_Disable;
40003e14:	fec42783          	lw	a5,-20(s0)
40003e18:	0007ae23          	sw	zero,28(a5)
    InitStruct->Digital = DISABLE;
40003e1c:	fec42783          	lw	a5,-20(s0)
40003e20:	0007a823          	sw	zero,16(a5)
}
40003e24:	0001                	nop
40003e26:	4472                	lw	s0,28(sp)
40003e28:	6105                	addi	sp,sp,32
40003e2a:	8082                	ret

40003e2c <RCU_AHBClkCmd>:
{
40003e2c:	1101                	addi	sp,sp,-32
40003e2e:	ce22                	sw	s0,28(sp)
40003e30:	1000                	addi	s0,sp,32
40003e32:	fea42623          	sw	a0,-20(s0)
40003e36:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->CGCFGAHB, AHBClk, State ? AHBClk : 0);
40003e3a:	3000e7b7          	lui	a5,0x3000e
40003e3e:	4398                	lw	a4,0(a5)
40003e40:	fec42783          	lw	a5,-20(s0)
40003e44:	fff7c793          	not	a5,a5
40003e48:	00f776b3          	and	a3,a4,a5
40003e4c:	fe842783          	lw	a5,-24(s0)
40003e50:	c781                	beqz	a5,40003e58 <RCU_AHBClkCmd+0x2c>
40003e52:	fec42783          	lw	a5,-20(s0)
40003e56:	a011                	j	40003e5a <RCU_AHBClkCmd+0x2e>
40003e58:	4781                	li	a5,0
40003e5a:	3000e737          	lui	a4,0x3000e
40003e5e:	8fd5                	or	a5,a5,a3
40003e60:	c31c                	sw	a5,0(a4)
}
40003e62:	0001                	nop
40003e64:	4472                	lw	s0,28(sp)
40003e66:	6105                	addi	sp,sp,32
40003e68:	8082                	ret

40003e6a <RCU_AHBRstCmd>:
{
40003e6a:	1101                	addi	sp,sp,-32
40003e6c:	ce22                	sw	s0,28(sp)
40003e6e:	1000                	addi	s0,sp,32
40003e70:	fea42623          	sw	a0,-20(s0)
40003e74:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
40003e78:	3000e7b7          	lui	a5,0x3000e
40003e7c:	4b98                	lw	a4,16(a5)
40003e7e:	fec42783          	lw	a5,-20(s0)
40003e82:	fff7c793          	not	a5,a5
40003e86:	00f776b3          	and	a3,a4,a5
40003e8a:	fe842783          	lw	a5,-24(s0)
40003e8e:	c781                	beqz	a5,40003e96 <RCU_AHBRstCmd+0x2c>
40003e90:	fec42783          	lw	a5,-20(s0)
40003e94:	a011                	j	40003e98 <RCU_AHBRstCmd+0x2e>
40003e96:	4781                	li	a5,0
40003e98:	3000e737          	lui	a4,0x3000e
40003e9c:	8fd5                	or	a5,a5,a3
40003e9e:	cb1c                	sw	a5,16(a4)
}
40003ea0:	0001                	nop
40003ea2:	4472                	lw	s0,28(sp)
40003ea4:	6105                	addi	sp,sp,32
40003ea6:	8082                	ret

40003ea8 <HASH_InitCmd>:
  * @brief    -
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void HASH_InitCmd(FunctionalState state)
{
40003ea8:	1101                	addi	sp,sp,-32
40003eaa:	ce22                	sw	s0,28(sp)
40003eac:	1000                	addi	s0,sp,32
40003eae:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_INIT_Msk, state << HASH_CR_INIT_Pos);
40003eb2:	200327b7          	lui	a5,0x20032
40003eb6:	439c                	lw	a5,0(a5)
40003eb8:	ffe7f693          	andi	a3,a5,-2
40003ebc:	200327b7          	lui	a5,0x20032
40003ec0:	fec42703          	lw	a4,-20(s0)
40003ec4:	8f55                	or	a4,a4,a3
40003ec6:	c398                	sw	a4,0(a5)
}
40003ec8:	0001                	nop
40003eca:	4472                	lw	s0,28(sp)
40003ecc:	6105                	addi	sp,sp,32
40003ece:	8082                	ret

40003ed0 <HASH_ModeCmd>:
  * @brief     
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void HASH_ModeCmd(HASH_MODE_TypeDef mode)
{
40003ed0:	1101                	addi	sp,sp,-32
40003ed2:	ce22                	sw	s0,28(sp)
40003ed4:	1000                	addi	s0,sp,32
40003ed6:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_MODE(mode));

	MODIFY_REG(HASH->CR, HASH_CR_MODE_Msk, mode << HASH_CR_MODE_Pos);
40003eda:	200327b7          	lui	a5,0x20032
40003ede:	439c                	lw	a5,0(a5)
40003ee0:	ffd7f693          	andi	a3,a5,-3
40003ee4:	fec42783          	lw	a5,-20(s0)
40003ee8:	00179713          	slli	a4,a5,0x1
40003eec:	200327b7          	lui	a5,0x20032
40003ef0:	8f55                	or	a4,a4,a3
40003ef2:	c398                	sw	a4,0(a5)
}
40003ef4:	0001                	nop
40003ef6:	4472                	lw	s0,28(sp)
40003ef8:	6105                	addi	sp,sp,32
40003efa:	8082                	ret

40003efc <HASH_KeyLengthCmd>:
  * @brief     
  * @param   length  
  * @retval  void
  */
__STATIC_INLINE void HASH_KeyLengthCmd(HASH_LKEY_TypeDef length)
{
40003efc:	1101                	addi	sp,sp,-32
40003efe:	ce22                	sw	s0,28(sp)
40003f00:	1000                	addi	s0,sp,32
40003f02:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_LKEY(length));

	MODIFY_REG(HASH->CR, HASH_CR_LKEY_Msk, length << HASH_CR_LKEY_Pos);
40003f06:	200327b7          	lui	a5,0x20032
40003f0a:	439c                	lw	a5,0(a5)
40003f0c:	ffb7f693          	andi	a3,a5,-5
40003f10:	fec42783          	lw	a5,-20(s0)
40003f14:	00279713          	slli	a4,a5,0x2
40003f18:	200327b7          	lui	a5,0x20032
40003f1c:	8f55                	or	a4,a4,a3
40003f1e:	c398                	sw	a4,0(a5)
}
40003f20:	0001                	nop
40003f22:	4472                	lw	s0,28(sp)
40003f24:	6105                	addi	sp,sp,32
40003f26:	8082                	ret

40003f28 <HASH_SameKeyCmd>:
  * @brief        
  * @param   state    
  * @retval  void
  */
__STATIC_INLINE void HASH_SameKeyCmd(FunctionalState state)
{
40003f28:	1101                	addi	sp,sp,-32
40003f2a:	ce22                	sw	s0,28(sp)
40003f2c:	1000                	addi	s0,sp,32
40003f2e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_SAMK_Msk, state << HASH_CR_SAMK_Pos);
40003f32:	200327b7          	lui	a5,0x20032
40003f36:	439c                	lw	a5,0(a5)
40003f38:	ff77f693          	andi	a3,a5,-9
40003f3c:	fec42783          	lw	a5,-20(s0)
40003f40:	00379713          	slli	a4,a5,0x3
40003f44:	200327b7          	lui	a5,0x20032
40003f48:	8f55                	or	a4,a4,a3
40003f4a:	c398                	sw	a4,0(a5)
}
40003f4c:	0001                	nop
40003f4e:	4472                	lw	s0,28(sp)
40003f50:	6105                	addi	sp,sp,32
40003f52:	8082                	ret

40003f54 <HASH_DataTypeConfig>:
  * @brief     
  * @param   dt  
  * @retval  void
  */
__STATIC_INLINE void HASH_DataTypeConfig(HASH_DATATYPE_TypeDef dt)
{
40003f54:	1101                	addi	sp,sp,-32
40003f56:	ce22                	sw	s0,28(sp)
40003f58:	1000                	addi	s0,sp,32
40003f5a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_DATATYPE(dt));

	MODIFY_REG(HASH->CR, HASH_CR_DATATYPE_Msk, dt << HASH_CR_DATATYPE_Pos);
40003f5e:	200327b7          	lui	a5,0x20032
40003f62:	439c                	lw	a5,0(a5)
40003f64:	fcf7f693          	andi	a3,a5,-49
40003f68:	fec42783          	lw	a5,-20(s0)
40003f6c:	00479713          	slli	a4,a5,0x4
40003f70:	200327b7          	lui	a5,0x20032
40003f74:	8f55                	or	a4,a4,a3
40003f76:	c398                	sw	a4,0(a5)
}
40003f78:	0001                	nop
40003f7a:	4472                	lw	s0,28(sp)
40003f7c:	6105                	addi	sp,sp,32
40003f7e:	8082                	ret

40003f80 <HASH_DMACmd>:
  * @brief     DMA
  * @param   state   DMA
  * @retval  void
  */
__STATIC_INLINE void HASH_DMACmd(FunctionalState state)
{
40003f80:	1101                	addi	sp,sp,-32
40003f82:	ce22                	sw	s0,28(sp)
40003f84:	1000                	addi	s0,sp,32
40003f86:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_DMAE_Msk, state << HASH_CR_DMAE_Pos);
40003f8a:	200327b7          	lui	a5,0x20032
40003f8e:	439c                	lw	a5,0(a5)
40003f90:	fbf7f693          	andi	a3,a5,-65
40003f94:	fec42783          	lw	a5,-20(s0)
40003f98:	00679713          	slli	a4,a5,0x6
40003f9c:	200327b7          	lui	a5,0x20032
40003fa0:	8f55                	or	a4,a4,a3
40003fa2:	c398                	sw	a4,0(a5)
}
40003fa4:	0001                	nop
40003fa6:	4472                	lw	s0,28(sp)
40003fa8:	6105                	addi	sp,sp,32
40003faa:	8082                	ret

40003fac <HASH_SetMultyDMATransmit>:
  * @brief     MDMAT
  * @param   state   MDMAT
  * @retval  void
  */
__STATIC_INLINE void HASH_SetMultyDMATransmit(FunctionalState state)
{
40003fac:	1101                	addi	sp,sp,-32
40003fae:	ce22                	sw	s0,28(sp)
40003fb0:	1000                	addi	s0,sp,32
40003fb2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_MDMAT_Msk, state << HASH_CR_MDMAT_Pos);
40003fb6:	200327b7          	lui	a5,0x20032
40003fba:	439c                	lw	a5,0(a5)
40003fbc:	f7f7f693          	andi	a3,a5,-129
40003fc0:	fec42783          	lw	a5,-20(s0)
40003fc4:	00779713          	slli	a4,a5,0x7
40003fc8:	200327b7          	lui	a5,0x20032
40003fcc:	8f55                	or	a4,a4,a3
40003fce:	c398                	sw	a4,0(a5)
}
40003fd0:	0001                	nop
40003fd2:	4472                	lw	s0,28(sp)
40003fd4:	6105                	addi	sp,sp,32
40003fd6:	8082                	ret

40003fd8 <HASH_SetAlgo>:
  * @brief     -
  * @param   algo  -
  * @retval  void
  */
__STATIC_INLINE void HASH_SetAlgo(HASH_ALGO_TypeDef algo)
{
40003fd8:	1101                	addi	sp,sp,-32
40003fda:	ce22                	sw	s0,28(sp)
40003fdc:	1000                	addi	s0,sp,32
40003fde:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_ALGO(algo));

	MODIFY_REG(HASH->CR, HASH_CR_ALGO_Msk, algo << HASH_CR_ALGO_Pos);
40003fe2:	200327b7          	lui	a5,0x20032
40003fe6:	4398                	lw	a4,0(a5)
40003fe8:	77d1                	lui	a5,0xffff4
40003fea:	17fd                	addi	a5,a5,-1 # ffff3fff <__TLS0_BASE__+0xbffb3fff>
40003fec:	00f776b3          	and	a3,a4,a5
40003ff0:	fec42783          	lw	a5,-20(s0)
40003ff4:	00e79713          	slli	a4,a5,0xe
40003ff8:	200327b7          	lui	a5,0x20032
40003ffc:	8f55                	or	a4,a4,a3
40003ffe:	c398                	sw	a4,0(a5)
}
40004000:	0001                	nop
40004002:	4472                	lw	s0,28(sp)
40004004:	6105                	addi	sp,sp,32
40004006:	8082                	ret

40004008 <HASH_GetAlgo>:
/**
  * @brief      -
  * @retval  algo  -
  */
__STATIC_INLINE HASH_ALGO_TypeDef HASH_GetAlgo()
{
40004008:	1141                	addi	sp,sp,-16
4000400a:	c622                	sw	s0,12(sp)
4000400c:	0800                	addi	s0,sp,16
	return (HASH_ALGO_TypeDef) ((READ_REG(HASH->CR) & HASH_CR_ALGO_Msk) >> HASH_CR_ALGO_Pos);
4000400e:	200327b7          	lui	a5,0x20032
40004012:	439c                	lw	a5,0(a5)
40004014:	83b9                	srli	a5,a5,0xe
40004016:	8b8d                	andi	a5,a5,3
}
40004018:	853e                	mv	a0,a5
4000401a:	4432                	lw	s0,12(sp)
4000401c:	0141                	addi	sp,sp,16
4000401e:	8082                	ret

40004020 <HASH_SetData>:
  * @brief       -
  * @param   data   
  * @retval  void
  */
__STATIC_INLINE void HASH_SetData(uint32_t data)
{
40004020:	1101                	addi	sp,sp,-32
40004022:	ce22                	sw	s0,28(sp)
40004024:	1000                	addi	s0,sp,32
40004026:	fea42623          	sw	a0,-20(s0)
	WRITE_REG(HASH->DATAIN_bit.VAL, data);
4000402a:	200327b7          	lui	a5,0x20032
4000402e:	fec42703          	lw	a4,-20(s0)
40004032:	c3d8                	sw	a4,4(a5)
}
40004034:	0001                	nop
40004036:	4472                	lw	s0,28(sp)
40004038:	6105                	addi	sp,sp,32
4000403a:	8082                	ret

4000403c <HASH_GetHash>:
/**
  * @brief        
  * @retval  data   
  */
__STATIC_INLINE uint32_t HASH_GetHash(uint32_t idx)
{
4000403c:	1101                	addi	sp,sp,-32
4000403e:	ce22                	sw	s0,28(sp)
40004040:	1000                	addi	s0,sp,32
40004042:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_HR(idx));

	return (uint32_t) READ_REG(HASH->HR[idx].HR);
40004046:	20032737          	lui	a4,0x20032
4000404a:	fec42783          	lw	a5,-20(s0)
4000404e:	07c1                	addi	a5,a5,16 # 20032010 <STACK_SIZE+0x20031810>
40004050:	078a                	slli	a5,a5,0x2
40004052:	97ba                	add	a5,a5,a4
40004054:	439c                	lw	a5,0(a5)
}
40004056:	853e                	mv	a0,a5
40004058:	4472                	lw	s0,28(sp)
4000405a:	6105                	addi	sp,sp,32
4000405c:	8082                	ret

4000405e <HASH_GetHashLen>:
  * @brief      -
  * @param   buffer    ,        .    10  HR
  * @retval  length  
  */
uint32_t HASH_GetHashLen(HASH_ALGO_TypeDef algo)
{
4000405e:	1101                	addi	sp,sp,-32
40004060:	ce06                	sw	ra,28(sp)
40004062:	cc22                	sw	s0,24(sp)
40004064:	1000                	addi	s0,sp,32
40004066:	fea42623          	sw	a0,-20(s0)
	switch(HASH_GetAlgo()) {
4000406a:	3f79                	jal	40004008 <HASH_GetAlgo>
4000406c:	87aa                	mv	a5,a0
4000406e:	470d                	li	a4,3
40004070:	02e78663          	beq	a5,a4,4000409c <HASH_GetHashLen+0x3e>
40004074:	470d                	li	a4,3
40004076:	02f76563          	bltu	a4,a5,400040a0 <HASH_GetHashLen+0x42>
4000407a:	4709                	li	a4,2
4000407c:	00e78e63          	beq	a5,a4,40004098 <HASH_GetHashLen+0x3a>
40004080:	4709                	li	a4,2
40004082:	00f76f63          	bltu	a4,a5,400040a0 <HASH_GetHashLen+0x42>
40004086:	c789                	beqz	a5,40004090 <HASH_GetHashLen+0x32>
40004088:	4705                	li	a4,1
4000408a:	00e78563          	beq	a5,a4,40004094 <HASH_GetHashLen+0x36>
4000408e:	a809                	j	400040a0 <HASH_GetHashLen+0x42>
		case HASH_ALGO_SHA1:
			return 5;
40004090:	4795                	li	a5,5
40004092:	a801                	j	400040a2 <HASH_GetHashLen+0x44>
		case HASH_ALGO_MD5:
			return 4;
40004094:	4791                	li	a5,4
40004096:	a031                	j	400040a2 <HASH_GetHashLen+0x44>
		case HASH_ALGO_SHA224:
			return 7;
40004098:	479d                	li	a5,7
4000409a:	a021                	j	400040a2 <HASH_GetHashLen+0x44>
		case HASH_ALGO_SHA256:
			return 8;
4000409c:	47a1                	li	a5,8
4000409e:	a011                	j	400040a2 <HASH_GetHashLen+0x44>
		default:
			return 0;
400040a0:	4781                	li	a5,0
	}
}
400040a2:	853e                	mv	a0,a5
400040a4:	40f2                	lw	ra,28(sp)
400040a6:	4462                	lw	s0,24(sp)
400040a8:	6105                	addi	sp,sp,32
400040aa:	8082                	ret

400040ac <HASH_GetHashBuffer>:

uint32_t HASH_GetHashBuffer(uint32_t* buffer)
{
400040ac:	7179                	addi	sp,sp,-48
400040ae:	d606                	sw	ra,44(sp)
400040b0:	d422                	sw	s0,40(sp)
400040b2:	d226                	sw	s1,36(sp)
400040b4:	1800                	addi	s0,sp,48
400040b6:	fca42e23          	sw	a0,-36(s0)
	uint32_t idx = 0, len = 0;
400040ba:	fe042623          	sw	zero,-20(s0)
400040be:	fe042423          	sw	zero,-24(s0)
	idx = len = HASH_GetHashLen(HASH_GetAlgo());
400040c2:	3799                	jal	40004008 <HASH_GetAlgo>
400040c4:	87aa                	mv	a5,a0
400040c6:	853e                	mv	a0,a5
400040c8:	3f59                	jal	4000405e <HASH_GetHashLen>
400040ca:	fea42423          	sw	a0,-24(s0)
400040ce:	fe842783          	lw	a5,-24(s0)
400040d2:	fef42623          	sw	a5,-20(s0)

	while(idx) {
400040d6:	a015                	j	400040fa <HASH_GetHashBuffer+0x4e>
		buffer[--idx] = HASH_GetHash(idx);
400040d8:	fec42783          	lw	a5,-20(s0)
400040dc:	17fd                	addi	a5,a5,-1
400040de:	fef42623          	sw	a5,-20(s0)
400040e2:	fec42783          	lw	a5,-20(s0)
400040e6:	078a                	slli	a5,a5,0x2
400040e8:	fdc42703          	lw	a4,-36(s0)
400040ec:	00f704b3          	add	s1,a4,a5
400040f0:	fec42503          	lw	a0,-20(s0)
400040f4:	37a1                	jal	4000403c <HASH_GetHash>
400040f6:	87aa                	mv	a5,a0
400040f8:	c09c                	sw	a5,0(s1)
	while(idx) {
400040fa:	fec42783          	lw	a5,-20(s0)
400040fe:	ffe9                	bnez	a5,400040d8 <HASH_GetHashBuffer+0x2c>
	}

	return len;
40004100:	fe842783          	lw	a5,-24(s0)
}
40004104:	853e                	mv	a0,a5
40004106:	50b2                	lw	ra,44(sp)
40004108:	5422                	lw	s0,40(sp)
4000410a:	5492                	lw	s1,36(sp)
4000410c:	6145                	addi	sp,sp,48
4000410e:	8082                	ret

40004110 <HASH_SetHashBuffer>:

void HASH_SetHashBuffer(uint32_t* buffer, uint32_t len)
{
40004110:	7179                	addi	sp,sp,-48
40004112:	d606                	sw	ra,44(sp)
40004114:	d422                	sw	s0,40(sp)
40004116:	1800                	addi	s0,sp,48
40004118:	fca42e23          	sw	a0,-36(s0)
4000411c:	fcb42c23          	sw	a1,-40(s0)
	for (uint32_t i = 0 ; i < len; i++)
40004120:	fe042623          	sw	zero,-20(s0)
40004124:	a839                	j	40004142 <HASH_SetHashBuffer+0x32>
	{
		HASH_SetData(buffer[i]);
40004126:	fec42783          	lw	a5,-20(s0)
4000412a:	078a                	slli	a5,a5,0x2
4000412c:	fdc42703          	lw	a4,-36(s0)
40004130:	97ba                	add	a5,a5,a4
40004132:	439c                	lw	a5,0(a5)
40004134:	853e                	mv	a0,a5
40004136:	35ed                	jal	40004020 <HASH_SetData>
	for (uint32_t i = 0 ; i < len; i++)
40004138:	fec42783          	lw	a5,-20(s0)
4000413c:	0785                	addi	a5,a5,1
4000413e:	fef42623          	sw	a5,-20(s0)
40004142:	fec42703          	lw	a4,-20(s0)
40004146:	fd842783          	lw	a5,-40(s0)
4000414a:	fcf76ee3          	bltu	a4,a5,40004126 <HASH_SetHashBuffer+0x16>
	}
}
4000414e:	0001                	nop
40004150:	0001                	nop
40004152:	50b2                	lw	ra,44(sp)
40004154:	5422                	lw	s0,40(sp)
40004156:	6145                	addi	sp,sp,48
40004158:	8082                	ret

4000415a <HASH_DeInit>:
/**
  * @brief      HASH   
  * @retval  void
  */
void HASH_DeInit()
{
4000415a:	1141                	addi	sp,sp,-16
4000415c:	c606                	sw	ra,12(sp)
4000415e:	c422                	sw	s0,8(sp)
40004160:	0800                	addi	s0,sp,16
	HASH_InitCmd(DISABLE);
40004162:	4501                	li	a0,0
40004164:	3391                	jal	40003ea8 <HASH_InitCmd>

    RCU_AHBRstCmd(RCU_AHBRst_HASH, DISABLE);
40004166:	4581                	li	a1,0
40004168:	4521                	li	a0,8
4000416a:	3301                	jal	40003e6a <RCU_AHBRstCmd>
    RCU_AHBRstCmd(RCU_AHBRst_HASH, ENABLE);
4000416c:	4585                	li	a1,1
4000416e:	4521                	li	a0,8
40004170:	39ed                	jal	40003e6a <RCU_AHBRstCmd>
}
40004172:	0001                	nop
40004174:	40b2                	lw	ra,12(sp)
40004176:	4422                	lw	s0,8(sp)
40004178:	0141                	addi	sp,sp,16
4000417a:	8082                	ret

4000417c <HASH_Init>:
  * @param   InitStruct      @ref HASH_Init_TypeDef,
  *                         
  * @retval  void
  */
void HASH_Init(HASH_Init_TypeDef* InitStruct)
{
4000417c:	1101                	addi	sp,sp,-32
4000417e:	ce06                	sw	ra,28(sp)
40004180:	cc22                	sw	s0,24(sp)
40004182:	1000                	addi	s0,sp,32
40004184:	fea42623          	sw	a0,-20(s0)
	RCU_AHBClkCmd(RCU_AHBClk_HASH, ENABLE);
40004188:	4585                	li	a1,1
4000418a:	4521                	li	a0,8
4000418c:	3145                	jal	40003e2c <RCU_AHBClkCmd>
    RCU_AHBRstCmd(RCU_AHBRst_HASH, ENABLE);
4000418e:	4585                	li	a1,1
40004190:	4521                	li	a0,8
40004192:	39e1                	jal	40003e6a <RCU_AHBRstCmd>

	HASH_DMACmd(InitStruct->DMATransmition);
40004194:	fec42783          	lw	a5,-20(s0)
40004198:	4b9c                	lw	a5,16(a5)
4000419a:	853e                	mv	a0,a5
4000419c:	33d5                	jal	40003f80 <HASH_DMACmd>
	HASH_KeyLengthCmd(InitStruct->LongKey);
4000419e:	fec42783          	lw	a5,-20(s0)
400041a2:	43dc                	lw	a5,4(a5)
400041a4:	853e                	mv	a0,a5
400041a6:	3b99                	jal	40003efc <HASH_KeyLengthCmd>
	HASH_SetMultyDMATransmit(InitStruct->MultyDMATransmition);
400041a8:	fec42783          	lw	a5,-20(s0)
400041ac:	4bdc                	lw	a5,20(a5)
400041ae:	853e                	mv	a0,a5
400041b0:	3bf5                	jal	40003fac <HASH_SetMultyDMATransmit>
	HASH_SetAlgo(InitStruct->Algo);
400041b2:	fec42783          	lw	a5,-20(s0)
400041b6:	4f9c                	lw	a5,24(a5)
400041b8:	853e                	mv	a0,a5
400041ba:	3d39                	jal	40003fd8 <HASH_SetAlgo>
	HASH_DataTypeConfig(InitStruct->DataType);
400041bc:	fec42783          	lw	a5,-20(s0)
400041c0:	47dc                	lw	a5,12(a5)
400041c2:	853e                	mv	a0,a5
400041c4:	3b41                	jal	40003f54 <HASH_DataTypeConfig>
	HASH_ModeCmd(InitStruct->Mode);
400041c6:	fec42783          	lw	a5,-20(s0)
400041ca:	439c                	lw	a5,0(a5)
400041cc:	853e                	mv	a0,a5
400041ce:	3309                	jal	40003ed0 <HASH_ModeCmd>
	HASH_SameKeyCmd(InitStruct->SameKey);
400041d0:	fec42783          	lw	a5,-20(s0)
400041d4:	479c                	lw	a5,8(a5)
400041d6:	853e                	mv	a0,a5
400041d8:	3b81                	jal	40003f28 <HASH_SameKeyCmd>

	HASH_InitCmd(ENABLE);
400041da:	4505                	li	a0,1
400041dc:	31f1                	jal	40003ea8 <HASH_InitCmd>
}
400041de:	0001                	nop
400041e0:	40f2                	lw	ra,28(sp)
400041e2:	4462                	lw	s0,24(sp)
400041e4:	6105                	addi	sp,sp,32
400041e6:	8082                	ret

400041e8 <HASH_StructInit>:
  * @param   InitStruct      @ref HASH_Init_TypeDef,
  *                        
  * @retval  void
  */
void HASH_StructInit(HASH_Init_TypeDef* InitStruct)
{
400041e8:	1101                	addi	sp,sp,-32
400041ea:	ce22                	sw	s0,28(sp)
400041ec:	1000                	addi	s0,sp,32
400041ee:	fea42623          	sw	a0,-20(s0)
	InitStruct->DMATransmition = 0x0;
400041f2:	fec42783          	lw	a5,-20(s0)
400041f6:	0007a823          	sw	zero,16(a5)
	InitStruct->LongKey = HASH_LKEY_ShortKey;
400041fa:	fec42783          	lw	a5,-20(s0)
400041fe:	0007a223          	sw	zero,4(a5)
	InitStruct->MultyDMATransmition = 0x0;
40004202:	fec42783          	lw	a5,-20(s0)
40004206:	0007aa23          	sw	zero,20(a5)
	InitStruct->Algo = HASH_ALGO_SHA1;
4000420a:	fec42783          	lw	a5,-20(s0)
4000420e:	0007ac23          	sw	zero,24(a5)
	InitStruct->DataType = HASH_DATATYPE_Word;
40004212:	fec42783          	lw	a5,-20(s0)
40004216:	0007a623          	sw	zero,12(a5)
	InitStruct->Mode = HASH_MODE_Hash;
4000421a:	fec42783          	lw	a5,-20(s0)
4000421e:	0007a023          	sw	zero,0(a5)
	InitStruct->SameKey = 0x0;
40004222:	fec42783          	lw	a5,-20(s0)
40004226:	0007a423          	sw	zero,8(a5)
}
4000422a:	0001                	nop
4000422c:	4472                	lw	s0,28(sp)
4000422e:	6105                	addi	sp,sp,32
40004230:	8082                	ret

40004232 <I2C_FSDivLowConfig>:
  *              4 ,  ,     6.
  * @param      DivVal   ( [6:0])
  * @retval     void
  */
__STATIC_INLINE void I2C_FSDivLowConfig(uint32_t DivVal)
{
40004232:	1101                	addi	sp,sp,-32
40004234:	ce22                	sw	s0,28(sp)
40004236:	1000                	addi	s0,sp,32
40004238:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_FS_DIV_LOW_VAL(DivVal));

    WRITE_REG(I2C->CTL1_bit.SCLFRQ, DivVal);
4000423c:	300057b7          	lui	a5,0x30005
40004240:	fec42703          	lw	a4,-20(s0)
40004244:	07f77713          	andi	a4,a4,127
40004248:	0ff77713          	zext.b	a4,a4
4000424c:	0706                	slli	a4,a4,0x1
4000424e:	0147c683          	lbu	a3,20(a5) # 30005014 <STACK_SIZE+0x30004814>
40004252:	8a85                	andi	a3,a3,1
40004254:	8f55                	or	a4,a4,a3
40004256:	00e78a23          	sb	a4,20(a5)
}
4000425a:	0001                	nop
4000425c:	4472                	lw	s0,28(sp)
4000425e:	6105                	addi	sp,sp,32
40004260:	8082                	ret

40004262 <I2C_FSDivHighConfig>:
  * @brief          FS 
  * @param   DivVal   ( [7:0])
  * @retval  void
  */
__STATIC_INLINE void I2C_FSDivHighConfig(uint32_t DivVal)
{
40004262:	1101                	addi	sp,sp,-32
40004264:	ce22                	sw	s0,28(sp)
40004266:	1000                	addi	s0,sp,32
40004268:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_FS_DIV_HIGH_VAL(DivVal));

    WRITE_REG(I2C->CTL3_bit.SCLFRQ, DivVal);
4000426c:	300057b7          	lui	a5,0x30005
40004270:	fec42703          	lw	a4,-20(s0)
40004274:	0ff77713          	zext.b	a4,a4
40004278:	02e78023          	sb	a4,32(a5) # 30005020 <STACK_SIZE+0x30004820>
}
4000427c:	0001                	nop
4000427e:	4472                	lw	s0,28(sp)
40004280:	6105                	addi	sp,sp,32
40004282:	8082                	ret

40004284 <I2C_HSDivLowConfig>:
  *              2 ,  ,     3.
  * @param      DivVal   ( [3:0])
  * @retval     void
  */
__STATIC_INLINE void I2C_HSDivLowConfig(uint32_t DivVal)
{
40004284:	1101                	addi	sp,sp,-32
40004286:	ce22                	sw	s0,28(sp)
40004288:	1000                	addi	s0,sp,32
4000428a:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_HS_DIV_LOW_VAL(DivVal));

    WRITE_REG(I2C->CTL2_bit.HSDIV, DivVal);
4000428e:	300057b7          	lui	a5,0x30005
40004292:	fec42703          	lw	a4,-20(s0)
40004296:	8b3d                	andi	a4,a4,15
40004298:	0ff77713          	zext.b	a4,a4
4000429c:	0712                	slli	a4,a4,0x4
4000429e:	01c7c683          	lbu	a3,28(a5) # 3000501c <STACK_SIZE+0x3000481c>
400042a2:	8abd                	andi	a3,a3,15
400042a4:	8f55                	or	a4,a4,a3
400042a6:	00e78e23          	sb	a4,28(a5)
}
400042aa:	0001                	nop
400042ac:	4472                	lw	s0,28(sp)
400042ae:	6105                	addi	sp,sp,32
400042b0:	8082                	ret

400042b2 <I2C_HSDivHighConfig>:
  * @brief          HS 
  * @param   DivVal   ( [7:0])
  * @retval  void
  */
__STATIC_INLINE void I2C_HSDivHighConfig(uint32_t DivVal)
{
400042b2:	1101                	addi	sp,sp,-32
400042b4:	ce22                	sw	s0,28(sp)
400042b6:	1000                	addi	s0,sp,32
400042b8:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_HS_DIV_HIGH_VAL(DivVal));

    WRITE_REG(I2C->CTL4_bit.HSDIV, DivVal);
400042bc:	300057b7          	lui	a5,0x30005
400042c0:	fec42703          	lw	a4,-20(s0)
400042c4:	0ff77713          	zext.b	a4,a4
400042c8:	02e78223          	sb	a4,36(a5) # 30005024 <STACK_SIZE+0x30004824>
}
400042cc:	0001                	nop
400042ce:	4472                	lw	s0,28(sp)
400042d0:	6105                	addi	sp,sp,32
400042d2:	8082                	ret

400042d4 <I2C_FSFreqConfig>:
  * @param   FSFreq      
  * @param   I2CFreq       I2C  
  * @retval  void
  */
void I2C_FSFreqConfig(uint32_t FSFreq, uint32_t I2CFreq)
{
400042d4:	7179                	addi	sp,sp,-48
400042d6:	d606                	sw	ra,44(sp)
400042d8:	d422                	sw	s0,40(sp)
400042da:	1800                	addi	s0,sp,48
400042dc:	fca42e23          	sw	a0,-36(s0)
400042e0:	fcb42c23          	sw	a1,-40(s0)
    uint32_t freq_calc = I2CFreq / (4 * FSFreq);
400042e4:	fdc42783          	lw	a5,-36(s0)
400042e8:	078a                	slli	a5,a5,0x2
400042ea:	fd842703          	lw	a4,-40(s0)
400042ee:	02f757b3          	divu	a5,a4,a5
400042f2:	fef42623          	sw	a5,-20(s0)

    I2C_FSDivLowConfig(freq_calc & 0x7F);
400042f6:	fec42783          	lw	a5,-20(s0)
400042fa:	07f7f793          	andi	a5,a5,127
400042fe:	853e                	mv	a0,a5
40004300:	3f0d                	jal	40004232 <I2C_FSDivLowConfig>
    I2C_FSDivHighConfig(freq_calc >> 7);
40004302:	fec42783          	lw	a5,-20(s0)
40004306:	839d                	srli	a5,a5,0x7
40004308:	853e                	mv	a0,a5
4000430a:	3fa1                	jal	40004262 <I2C_FSDivHighConfig>
}
4000430c:	0001                	nop
4000430e:	50b2                	lw	ra,44(sp)
40004310:	5422                	lw	s0,40(sp)
40004312:	6145                	addi	sp,sp,48
40004314:	8082                	ret

40004316 <I2C_HSFreqConfig>:
  * @param   HSFreq      
  * @param   I2CFreq       I2C  
  * @retval  void
  */
void I2C_HSFreqConfig(uint32_t HSFreq, uint32_t I2CFreq)
{
40004316:	7179                	addi	sp,sp,-48
40004318:	d606                	sw	ra,44(sp)
4000431a:	d422                	sw	s0,40(sp)
4000431c:	1800                	addi	s0,sp,48
4000431e:	fca42e23          	sw	a0,-36(s0)
40004322:	fcb42c23          	sw	a1,-40(s0)
    uint32_t freq_calc = I2CFreq / (3 * HSFreq);
40004326:	fdc42703          	lw	a4,-36(s0)
4000432a:	87ba                	mv	a5,a4
4000432c:	0786                	slli	a5,a5,0x1
4000432e:	97ba                	add	a5,a5,a4
40004330:	fd842703          	lw	a4,-40(s0)
40004334:	02f757b3          	divu	a5,a4,a5
40004338:	fef42623          	sw	a5,-20(s0)

    I2C_HSDivLowConfig(freq_calc & 0x0F);
4000433c:	fec42783          	lw	a5,-20(s0)
40004340:	8bbd                	andi	a5,a5,15
40004342:	853e                	mv	a0,a5
40004344:	3781                	jal	40004284 <I2C_HSDivLowConfig>
    I2C_HSDivHighConfig(freq_calc >> 4);
40004346:	fec42783          	lw	a5,-20(s0)
4000434a:	8391                	srli	a5,a5,0x4
4000434c:	853e                	mv	a0,a5
4000434e:	3795                	jal	400042b2 <I2C_HSDivHighConfig>
}
40004350:	0001                	nop
40004352:	50b2                	lw	ra,44(sp)
40004354:	5422                	lw	s0,40(sp)
40004356:	6145                	addi	sp,sp,48
40004358:	8082                	ret

4000435a <RCU_AHBRstCmd>:
{
4000435a:	1101                	addi	sp,sp,-32
4000435c:	ce22                	sw	s0,28(sp)
4000435e:	1000                	addi	s0,sp,32
40004360:	fea42623          	sw	a0,-20(s0)
40004364:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
40004368:	3000e7b7          	lui	a5,0x3000e
4000436c:	4b98                	lw	a4,16(a5)
4000436e:	fec42783          	lw	a5,-20(s0)
40004372:	fff7c793          	not	a5,a5
40004376:	00f776b3          	and	a3,a4,a5
4000437a:	fe842783          	lw	a5,-24(s0)
4000437e:	c781                	beqz	a5,40004386 <RCU_AHBRstCmd+0x2c>
40004380:	fec42783          	lw	a5,-20(s0)
40004384:	a011                	j	40004388 <RCU_AHBRstCmd+0x2e>
40004386:	4781                	li	a5,0
40004388:	3000e737          	lui	a4,0x3000e
4000438c:	8fd5                	or	a5,a5,a3
4000438e:	cb1c                	sw	a5,16(a4)
}
40004390:	0001                	nop
40004392:	4472                	lw	s0,28(sp)
40004394:	6105                	addi	sp,sp,32
40004396:	8082                	ret

40004398 <QSPI_ModeConfig>:
  * @brief     
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void QSPI_ModeConfig(QSPI_Mode_TypeDef mode)
{
40004398:	1101                	addi	sp,sp,-32
4000439a:	ce22                	sw	s0,28(sp)
4000439c:	1000                	addi	s0,sp,32
4000439e:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_QSPI_MODE(mode));

    WRITE_REG(QSPI->DCR_bit.FMOD, mode);
400043a2:	200407b7          	lui	a5,0x20040
400043a6:	fec42703          	lw	a4,-20(s0)
400043aa:	8b1d                	andi	a4,a4,7
400043ac:	0ff77713          	zext.b	a4,a4
400043b0:	8b1d                	andi	a4,a4,7
400043b2:	0742                	slli	a4,a4,0x10
400043b4:	43d0                	lw	a2,4(a5)
400043b6:	fff906b7          	lui	a3,0xfff90
400043ba:	16fd                	addi	a3,a3,-1 # fff8ffff <__TLS0_BASE__+0xbff4ffff>
400043bc:	8ef1                	and	a3,a3,a2
400043be:	8f55                	or	a4,a4,a3
400043c0:	c3d8                	sw	a4,4(a5)
}
400043c2:	0001                	nop
400043c4:	4472                	lw	s0,28(sp)
400043c6:	6105                	addi	sp,sp,32
400043c8:	8082                	ret

400043ca <QSPI_SCKDivConfig>:
  * @param   div	  .
  *                        0-255.
  * @retval  void
  */
__STATIC_INLINE void QSPI_SCKDivConfig(uint32_t div)
{
400043ca:	1101                	addi	sp,sp,-32
400043cc:	ce22                	sw	s0,28(sp)
400043ce:	1000                	addi	s0,sp,32
400043d0:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_QSPI_CDIV(div));

    WRITE_REG(QSPI->DCR_bit.CDIV, div);
400043d4:	200407b7          	lui	a5,0x20040
400043d8:	fec42703          	lw	a4,-20(s0)
400043dc:	0ff77713          	zext.b	a4,a4
400043e0:	00e782a3          	sb	a4,5(a5) # 20040005 <STACK_SIZE+0x2003f805>
}
400043e4:	0001                	nop
400043e6:	4472                	lw	s0,28(sp)
400043e8:	6105                	addi	sp,sp,32
400043ea:	8082                	ret

400043ec <QSPI_SetWordLength>:
  * @brief      
  * @param   length  ,   1  32
  * @retval  void
  */
__STATIC_INLINE void QSPI_SetWordLength(uint32_t length)
{
400043ec:	1101                	addi	sp,sp,-32
400043ee:	ce22                	sw	s0,28(sp)
400043f0:	1000                	addi	s0,sp,32
400043f2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_WORD(length));

	WRITE_REG(QSPI->TCR_bit.LEN, length);
400043f6:	200407b7          	lui	a5,0x20040
400043fa:	fec42703          	lw	a4,-20(s0)
400043fe:	03f77713          	andi	a4,a4,63
40004402:	0ff77713          	zext.b	a4,a4
40004406:	03f77713          	andi	a4,a4,63
4000440a:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
4000440e:	fc06f693          	andi	a3,a3,-64
40004412:	8f55                	or	a4,a4,a3
40004414:	00e79623          	sh	a4,12(a5)
}
40004418:	0001                	nop
4000441a:	4472                	lw	s0,28(sp)
4000441c:	6105                	addi	sp,sp,32
4000441e:	8082                	ret

40004420 <QSPI_SPIDataRateConfig>:
  * @brief      
  * @param   dataRate     @ref QSPI_DR_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_SPIDataRateConfig(QSPI_SPI_DataRate_TypeDef dataRate)
{
40004420:	1101                	addi	sp,sp,-32
40004422:	ce22                	sw	s0,28(sp)
40004424:	1000                	addi	s0,sp,32
40004426:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_SPI_DR(dataRate));

	WRITE_REG(QSPI->TCR_bit.DDR, dataRate);
4000442a:	200407b7          	lui	a5,0x20040
4000442e:	fec42703          	lw	a4,-20(s0)
40004432:	8b05                	andi	a4,a4,1
40004434:	0ff77713          	zext.b	a4,a4
40004438:	8b05                	andi	a4,a4,1
4000443a:	071e                	slli	a4,a4,0x7
4000443c:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
40004440:	f7f6f693          	andi	a3,a3,-129
40004444:	8f55                	or	a4,a4,a3
40004446:	00e79623          	sh	a4,12(a5)
}
4000444a:	0001                	nop
4000444c:	4472                	lw	s0,28(sp)
4000444e:	6105                	addi	sp,sp,32
40004450:	8082                	ret

40004452 <QSPI_TxCmd>:
  * @brief    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void QSPI_TxCmd(FunctionalState state)
{
40004452:	1101                	addi	sp,sp,-32
40004454:	ce22                	sw	s0,28(sp)
40004456:	1000                	addi	s0,sp,32
40004458:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	WRITE_REG(QSPI->TCR_bit.TXE, state);
4000445c:	200407b7          	lui	a5,0x20040
40004460:	fec42703          	lw	a4,-20(s0)
40004464:	8b05                	andi	a4,a4,1
40004466:	0ff77713          	zext.b	a4,a4
4000446a:	8b05                	andi	a4,a4,1
4000446c:	0722                	slli	a4,a4,0x8
4000446e:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
40004472:	eff6f693          	andi	a3,a3,-257
40004476:	8f55                	or	a4,a4,a3
40004478:	00e79623          	sh	a4,12(a5)
}
4000447c:	0001                	nop
4000447e:	4472                	lw	s0,28(sp)
40004480:	6105                	addi	sp,sp,32
40004482:	8082                	ret

40004484 <QSPI_RxCmd>:
  * @brief    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void QSPI_RxCmd(FunctionalState state)
{
40004484:	1101                	addi	sp,sp,-32
40004486:	ce22                	sw	s0,28(sp)
40004488:	1000                	addi	s0,sp,32
4000448a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	WRITE_REG(QSPI->TCR_bit.RXE, state);
4000448e:	200407b7          	lui	a5,0x20040
40004492:	fec42703          	lw	a4,-20(s0)
40004496:	8b05                	andi	a4,a4,1
40004498:	0ff77713          	zext.b	a4,a4
4000449c:	8b05                	andi	a4,a4,1
4000449e:	0726                	slli	a4,a4,0x9
400044a0:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
400044a4:	dff6f693          	andi	a3,a3,-513
400044a8:	8f55                	or	a4,a4,a3
400044aa:	00e79623          	sh	a4,12(a5)
}
400044ae:	0001                	nop
400044b0:	4472                	lw	s0,28(sp)
400044b2:	6105                	addi	sp,sp,32
400044b4:	8082                	ret

400044b6 <QSPI_SPITransactionModeConfig>:
  * @brief      
  * @param   mode    @ref QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_SPITransactionModeConfig(QSPI_SPI_IOMode_TypeDef mode)
{
400044b6:	1101                	addi	sp,sp,-32
400044b8:	ce22                	sw	s0,28(sp)
400044ba:	1000                	addi	s0,sp,32
400044bc:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_SPI_IOMODE(mode));

	WRITE_REG(QSPI->TCR_bit.IOM, mode);
400044c0:	200407b7          	lui	a5,0x20040
400044c4:	fec42703          	lw	a4,-20(s0)
400044c8:	8b0d                	andi	a4,a4,3
400044ca:	0ff77713          	zext.b	a4,a4
400044ce:	8b0d                	andi	a4,a4,3
400044d0:	00a71613          	slli	a2,a4,0xa
400044d4:	00c7d703          	lhu	a4,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
400044d8:	86ba                	mv	a3,a4
400044da:	777d                	lui	a4,0xfffff
400044dc:	3ff70713          	addi	a4,a4,1023 # fffff3ff <__TLS0_BASE__+0xbffbf3ff>
400044e0:	8f75                	and	a4,a4,a3
400044e2:	86ba                	mv	a3,a4
400044e4:	8732                	mv	a4,a2
400044e6:	8f55                	or	a4,a4,a3
400044e8:	00e79623          	sh	a4,12(a5)
}
400044ec:	0001                	nop
400044ee:	4472                	lw	s0,28(sp)
400044f0:	6105                	addi	sp,sp,32
400044f2:	8082                	ret

400044f4 <QSPI_InstructionConfig>:
  * @brief        
  * @param   instruction  ,      QuadSPI
  * @retval  void
  */
__STATIC_INLINE void QSPI_InstructionConfig(uint8_t instruction)
{
400044f4:	1101                	addi	sp,sp,-32
400044f6:	ce22                	sw	s0,28(sp)
400044f8:	1000                	addi	s0,sp,32
400044fa:	87aa                	mv	a5,a0
400044fc:	fef407a3          	sb	a5,-17(s0)
	WRITE_REG(QSPI->QCC_bit.INST, instruction);
40004500:	200407b7          	lui	a5,0x20040
40004504:	fef44703          	lbu	a4,-17(s0)
40004508:	00e78c23          	sb	a4,24(a5) # 20040018 <STACK_SIZE+0x2003f818>
}
4000450c:	0001                	nop
4000450e:	4472                	lw	s0,28(sp)
40004510:	6105                	addi	sp,sp,32
40004512:	8082                	ret

40004514 <QSPI_InstructionModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_InstructionModeConfig(QSPI_IOMode_TypeDef mode)
{
40004514:	1101                	addi	sp,sp,-32
40004516:	ce22                	sw	s0,28(sp)
40004518:	1000                	addi	s0,sp,32
4000451a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.IMOD, mode);
4000451e:	200407b7          	lui	a5,0x20040
40004522:	fec42703          	lw	a4,-20(s0)
40004526:	8b0d                	andi	a4,a4,3
40004528:	0ff77713          	zext.b	a4,a4
4000452c:	8b0d                	andi	a4,a4,3
4000452e:	0722                	slli	a4,a4,0x8
40004530:	4f94                	lw	a3,24(a5)
40004532:	cff6f693          	andi	a3,a3,-769
40004536:	8f55                	or	a4,a4,a3
40004538:	cf98                	sw	a4,24(a5)
}
4000453a:	0001                	nop
4000453c:	4472                	lw	s0,28(sp)
4000453e:	6105                	addi	sp,sp,32
40004540:	8082                	ret

40004542 <QSPI_AddressModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AddressModeConfig(QSPI_IOMode_TypeDef mode)
{
40004542:	1101                	addi	sp,sp,-32
40004544:	ce22                	sw	s0,28(sp)
40004546:	1000                	addi	s0,sp,32
40004548:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.ADMOD, mode);
4000454c:	200407b7          	lui	a5,0x20040
40004550:	fec42703          	lw	a4,-20(s0)
40004554:	8b0d                	andi	a4,a4,3
40004556:	0ff77713          	zext.b	a4,a4
4000455a:	8b0d                	andi	a4,a4,3
4000455c:	072a                	slli	a4,a4,0xa
4000455e:	4f90                	lw	a2,24(a5)
40004560:	76fd                	lui	a3,0xfffff
40004562:	3ff68693          	addi	a3,a3,1023 # fffff3ff <__TLS0_BASE__+0xbffbf3ff>
40004566:	8ef1                	and	a3,a3,a2
40004568:	8f55                	or	a4,a4,a3
4000456a:	cf98                	sw	a4,24(a5)
}
4000456c:	0001                	nop
4000456e:	4472                	lw	s0,28(sp)
40004570:	6105                	addi	sp,sp,32
40004572:	8082                	ret

40004574 <QSPI_AddressSizeConfig>:
  * @brief       QuadSPI
  * @param   size   @ref QSPI_QSPI_DataSize_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AddressSizeConfig(QSPI_DataSize_TypeDef size)
{
40004574:	1101                	addi	sp,sp,-32
40004576:	ce22                	sw	s0,28(sp)
40004578:	1000                	addi	s0,sp,32
4000457a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATASIZE(size));

	WRITE_REG(QSPI->QCC_bit.ADSIZ, size);
4000457e:	200407b7          	lui	a5,0x20040
40004582:	fec42703          	lw	a4,-20(s0)
40004586:	8b0d                	andi	a4,a4,3
40004588:	0ff77713          	zext.b	a4,a4
4000458c:	8b0d                	andi	a4,a4,3
4000458e:	0732                	slli	a4,a4,0xc
40004590:	4f90                	lw	a2,24(a5)
40004592:	76f5                	lui	a3,0xffffd
40004594:	16fd                	addi	a3,a3,-1 # ffffcfff <__TLS0_BASE__+0xbffbcfff>
40004596:	8ef1                	and	a3,a3,a2
40004598:	8f55                	or	a4,a4,a3
4000459a:	cf98                	sw	a4,24(a5)
}
4000459c:	0001                	nop
4000459e:	4472                	lw	s0,28(sp)
400045a0:	6105                	addi	sp,sp,32
400045a2:	8082                	ret

400045a4 <QSPI_AdditionalModeConfig>:
  * @brief         QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AdditionalModeConfig(QSPI_IOMode_TypeDef mode)
{
400045a4:	1101                	addi	sp,sp,-32
400045a6:	ce22                	sw	s0,28(sp)
400045a8:	1000                	addi	s0,sp,32
400045aa:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.ABMOD, mode);
400045ae:	200407b7          	lui	a5,0x20040
400045b2:	fec42703          	lw	a4,-20(s0)
400045b6:	8b0d                	andi	a4,a4,3
400045b8:	0ff77713          	zext.b	a4,a4
400045bc:	8b0d                	andi	a4,a4,3
400045be:	073a                	slli	a4,a4,0xe
400045c0:	4f90                	lw	a2,24(a5)
400045c2:	76d1                	lui	a3,0xffff4
400045c4:	16fd                	addi	a3,a3,-1 # ffff3fff <__TLS0_BASE__+0xbffb3fff>
400045c6:	8ef1                	and	a3,a3,a2
400045c8:	8f55                	or	a4,a4,a3
400045ca:	cf98                	sw	a4,24(a5)
}
400045cc:	0001                	nop
400045ce:	4472                	lw	s0,28(sp)
400045d0:	6105                	addi	sp,sp,32
400045d2:	8082                	ret

400045d4 <QSPI_AdditionalSizeConfig>:
  * @brief        QuadSPI
  * @param   size   @ref QSPI_QSPI_DataSize_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AdditionalSizeConfig(QSPI_DataSize_TypeDef size)
{
400045d4:	1101                	addi	sp,sp,-32
400045d6:	ce22                	sw	s0,28(sp)
400045d8:	1000                	addi	s0,sp,32
400045da:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATASIZE(size));

	WRITE_REG(QSPI->QCC_bit.ABSIZ, size);
400045de:	200407b7          	lui	a5,0x20040
400045e2:	fec42703          	lw	a4,-20(s0)
400045e6:	8b0d                	andi	a4,a4,3
400045e8:	0ff77713          	zext.b	a4,a4
400045ec:	8b0d                	andi	a4,a4,3
400045ee:	0742                	slli	a4,a4,0x10
400045f0:	4f90                	lw	a2,24(a5)
400045f2:	fffd06b7          	lui	a3,0xfffd0
400045f6:	16fd                	addi	a3,a3,-1 # fffcffff <__TLS0_BASE__+0xbff8ffff>
400045f8:	8ef1                	and	a3,a3,a2
400045fa:	8f55                	or	a4,a4,a3
400045fc:	cf98                	sw	a4,24(a5)
}
400045fe:	0001                	nop
40004600:	4472                	lw	s0,28(sp)
40004602:	6105                	addi	sp,sp,32
40004604:	8082                	ret

40004606 <QSPI_WaitCyclesConfig>:
  * @brief        QuadSPI
  * @param   waitCycles       0  31
  * @retval  void
  */
__STATIC_INLINE void QSPI_WaitCyclesConfig(uint32_t waitCycles)
{
40004606:	1101                	addi	sp,sp,-32
40004608:	ce22                	sw	s0,28(sp)
4000460a:	1000                	addi	s0,sp,32
4000460c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DCYCS(waitCycles));

	WRITE_REG(QSPI->QCC_bit.DCYCS, waitCycles);
40004610:	200407b7          	lui	a5,0x20040
40004614:	fec42703          	lw	a4,-20(s0)
40004618:	8b7d                	andi	a4,a4,31
4000461a:	0ff77713          	zext.b	a4,a4
4000461e:	8b7d                	andi	a4,a4,31
40004620:	074a                	slli	a4,a4,0x12
40004622:	4f90                	lw	a2,24(a5)
40004624:	ff8406b7          	lui	a3,0xff840
40004628:	16fd                	addi	a3,a3,-1 # ff83ffff <__TLS0_BASE__+0xbf7fffff>
4000462a:	8ef1                	and	a3,a3,a2
4000462c:	8f55                	or	a4,a4,a3
4000462e:	cf98                	sw	a4,24(a5)
}
40004630:	0001                	nop
40004632:	4472                	lw	s0,28(sp)
40004634:	6105                	addi	sp,sp,32
40004636:	8082                	ret

40004638 <QSPI_DataModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataModeConfig(QSPI_IOMode_TypeDef mode)
{
40004638:	1101                	addi	sp,sp,-32
4000463a:	ce22                	sw	s0,28(sp)
4000463c:	1000                	addi	s0,sp,32
4000463e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.DMOD, mode);
40004642:	200407b7          	lui	a5,0x20040
40004646:	fec42703          	lw	a4,-20(s0)
4000464a:	8b0d                	andi	a4,a4,3
4000464c:	0ff77713          	zext.b	a4,a4
40004650:	8b0d                	andi	a4,a4,3
40004652:	0762                	slli	a4,a4,0x18
40004654:	4f90                	lw	a2,24(a5)
40004656:	fd0006b7          	lui	a3,0xfd000
4000465a:	16fd                	addi	a3,a3,-1 # fcffffff <__TLS0_BASE__+0xbcfbffff>
4000465c:	8ef1                	and	a3,a3,a2
4000465e:	8f55                	or	a4,a4,a3
40004660:	cf98                	sw	a4,24(a5)
}
40004662:	0001                	nop
40004664:	4472                	lw	s0,28(sp)
40004666:	6105                	addi	sp,sp,32
40004668:	8082                	ret

4000466a <QSPI_DataDirectionConfig>:
  * @brief        QuadSPI
  * @param   dir     @ref QSPI_QSPI_Direction_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataDirectionConfig(QSPI_Direction_TypeDef dir)
{
4000466a:	1101                	addi	sp,sp,-32
4000466c:	ce22                	sw	s0,28(sp)
4000466e:	1000                	addi	s0,sp,32
40004670:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DIR(dir));

	WRITE_REG(QSPI->QCC_bit.DIOD, dir);
40004674:	200407b7          	lui	a5,0x20040
40004678:	fec42703          	lw	a4,-20(s0)
4000467c:	8b0d                	andi	a4,a4,3
4000467e:	0ff77713          	zext.b	a4,a4
40004682:	8b0d                	andi	a4,a4,3
40004684:	076a                	slli	a4,a4,0x1a
40004686:	4f90                	lw	a2,24(a5)
40004688:	f40006b7          	lui	a3,0xf4000
4000468c:	16fd                	addi	a3,a3,-1 # f3ffffff <__TLS0_BASE__+0xb3fbffff>
4000468e:	8ef1                	and	a3,a3,a2
40004690:	8f55                	or	a4,a4,a3
40004692:	cf98                	sw	a4,24(a5)
}
40004694:	0001                	nop
40004696:	4472                	lw	s0,28(sp)
40004698:	6105                	addi	sp,sp,32
4000469a:	8082                	ret

4000469c <QSPI_DataRateConfig>:
  * @brief      
  * @param   dataRate     @ref QSPI_QSPI_DataRate_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataRateConfig(QSPI_DataRate_TypeDef dataRate)
{
4000469c:	1101                	addi	sp,sp,-32
4000469e:	ce22                	sw	s0,28(sp)
400046a0:	1000                	addi	s0,sp,32
400046a2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATARATE(dataRate));

	WRITE_REG(QSPI->QCC_bit.DDRM, dataRate);
400046a6:	200407b7          	lui	a5,0x20040
400046aa:	fec42703          	lw	a4,-20(s0)
400046ae:	8b05                	andi	a4,a4,1
400046b0:	0ff77713          	zext.b	a4,a4
400046b4:	077e                	slli	a4,a4,0x1f
400046b6:	4f90                	lw	a2,24(a5)
400046b8:	800006b7          	lui	a3,0x80000
400046bc:	fff6c693          	not	a3,a3
400046c0:	8ef1                	and	a3,a3,a2
400046c2:	8f55                	or	a4,a4,a3
400046c4:	cf98                	sw	a4,24(a5)
}
400046c6:	0001                	nop
400046c8:	4472                	lw	s0,28(sp)
400046ca:	6105                	addi	sp,sp,32
400046cc:	8082                	ret

400046ce <QSPI_DeInit>:
/**
  * @brief      QSPI   
  * @retval  void
  */
void QSPI_DeInit()
{
400046ce:	1141                	addi	sp,sp,-16
400046d0:	c606                	sw	ra,12(sp)
400046d2:	c422                	sw	s0,8(sp)
400046d4:	0800                	addi	s0,sp,16
	RCU_AHBRstCmd(RCU_AHBClk_QSPI, DISABLE);
400046d6:	4581                	li	a1,0
400046d8:	4541                	li	a0,16
400046da:	3141                	jal	4000435a <RCU_AHBRstCmd>
    RCU_AHBRstCmd(RCU_AHBClk_QSPI, ENABLE);
400046dc:	4585                	li	a1,1
400046de:	4541                	li	a0,16
400046e0:	39ad                	jal	4000435a <RCU_AHBRstCmd>
}
400046e2:	0001                	nop
400046e4:	40b2                	lw	ra,12(sp)
400046e6:	4422                	lw	s0,8(sp)
400046e8:	0141                	addi	sp,sp,16
400046ea:	8082                	ret

400046ec <QSPI_SPI_Init>:
  * @param   InitStruct      @ref QSPI_SPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void QSPI_SPI_Init(QSPI_SPI_Init_TypeDef* InitStruct)
{
400046ec:	1101                	addi	sp,sp,-32
400046ee:	ce06                	sw	ra,28(sp)
400046f0:	cc22                	sw	s0,24(sp)
400046f2:	1000                	addi	s0,sp,32
400046f4:	fea42623          	sw	a0,-20(s0)
	QSPI_ModeConfig(QSPI_Mode_SPI);
400046f8:	4501                	li	a0,0
400046fa:	3979                	jal	40004398 <QSPI_ModeConfig>
	QSPI_SPITransactionModeConfig(InitStruct->IOMode);
400046fc:	fec42783          	lw	a5,-20(s0)
40004700:	439c                	lw	a5,0(a5)
40004702:	853e                	mv	a0,a5
40004704:	3b4d                	jal	400044b6 <QSPI_SPITransactionModeConfig>
	QSPI_SPIDataRateConfig(InitStruct->dataRate);
40004706:	fec42783          	lw	a5,-20(s0)
4000470a:	43dc                	lw	a5,4(a5)
4000470c:	853e                	mv	a0,a5
4000470e:	3b09                	jal	40004420 <QSPI_SPIDataRateConfig>
	QSPI_SetWordLength(InitStruct->dataWidth);
40004710:	fec42783          	lw	a5,-20(s0)
40004714:	479c                	lw	a5,8(a5)
40004716:	853e                	mv	a0,a5
40004718:	39d1                	jal	400043ec <QSPI_SetWordLength>
	QSPI_TxCmd(InitStruct->TxEnable);
4000471a:	fec42783          	lw	a5,-20(s0)
4000471e:	47dc                	lw	a5,12(a5)
40004720:	853e                	mv	a0,a5
40004722:	3b05                	jal	40004452 <QSPI_TxCmd>
	QSPI_RxCmd(InitStruct->RxEnable);
40004724:	fec42783          	lw	a5,-20(s0)
40004728:	4b9c                	lw	a5,16(a5)
4000472a:	853e                	mv	a0,a5
4000472c:	3ba1                	jal	40004484 <QSPI_RxCmd>
	QSPI_SCKDivConfig(InitStruct->SCKDiv);
4000472e:	fec42783          	lw	a5,-20(s0)
40004732:	4bdc                	lw	a5,20(a5)
40004734:	853e                	mv	a0,a5
40004736:	3951                	jal	400043ca <QSPI_SCKDivConfig>
}
40004738:	0001                	nop
4000473a:	40f2                	lw	ra,28(sp)
4000473c:	4462                	lw	s0,24(sp)
4000473e:	6105                	addi	sp,sp,32
40004740:	8082                	ret

40004742 <QSPI_SPI_StructInit>:
  * @param   InitStruct      @ref QSPI_SPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void QSPI_SPI_StructInit(QSPI_SPI_Init_TypeDef* InitStruct)
{
40004742:	1101                	addi	sp,sp,-32
40004744:	ce22                	sw	s0,28(sp)
40004746:	1000                	addi	s0,sp,32
40004748:	fea42623          	sw	a0,-20(s0)
    InitStruct->IOMode = QSPI_SPI_IOMode_Single;
4000474c:	fec42783          	lw	a5,-20(s0)
40004750:	0007a023          	sw	zero,0(a5) # 20040000 <STACK_SIZE+0x2003f800>
    InitStruct->dataRate = QSPI_SPI_DataRate_Single;
40004754:	fec42783          	lw	a5,-20(s0)
40004758:	0007a223          	sw	zero,4(a5)
    InitStruct->dataWidth = 0x1;
4000475c:	fec42783          	lw	a5,-20(s0)
40004760:	4705                	li	a4,1
40004762:	c798                	sw	a4,8(a5)
    InitStruct->TxEnable = DISABLE;
40004764:	fec42783          	lw	a5,-20(s0)
40004768:	0007a623          	sw	zero,12(a5)
    InitStruct->RxEnable = DISABLE;
4000476c:	fec42783          	lw	a5,-20(s0)
40004770:	0007a823          	sw	zero,16(a5)
    InitStruct->SCKDiv = 0x0;
40004774:	fec42783          	lw	a5,-20(s0)
40004778:	0007aa23          	sw	zero,20(a5)
}
4000477c:	0001                	nop
4000477e:	4472                	lw	s0,28(sp)
40004780:	6105                	addi	sp,sp,32
40004782:	8082                	ret

40004784 <QSPI_Init>:
  * @param   InitStruct      @ref QSPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void QSPI_Init(QSPI_Init_TypeDef* InitStruct)
{
40004784:	1101                	addi	sp,sp,-32
40004786:	ce06                	sw	ra,28(sp)
40004788:	cc22                	sw	s0,24(sp)
4000478a:	1000                	addi	s0,sp,32
4000478c:	fea42623          	sw	a0,-20(s0)
    QSPI_ModeConfig(QSPI_Mode_QSPI);
40004790:	4509                	li	a0,2
40004792:	3119                	jal	40004398 <QSPI_ModeConfig>

	QSPI_InstructionConfig(InitStruct->instruction);
40004794:	fec42783          	lw	a5,-20(s0)
40004798:	0007c783          	lbu	a5,0(a5)
4000479c:	853e                	mv	a0,a5
4000479e:	3b99                	jal	400044f4 <QSPI_InstructionConfig>
	QSPI_InstructionModeConfig(InitStruct->instructionMode);
400047a0:	fec42783          	lw	a5,-20(s0)
400047a4:	43dc                	lw	a5,4(a5)
400047a6:	853e                	mv	a0,a5
400047a8:	33b5                	jal	40004514 <QSPI_InstructionModeConfig>
	QSPI_AddressModeConfig(InitStruct->addressMode);
400047aa:	fec42783          	lw	a5,-20(s0)
400047ae:	479c                	lw	a5,8(a5)
400047b0:	853e                	mv	a0,a5
400047b2:	3b41                	jal	40004542 <QSPI_AddressModeConfig>
	QSPI_AddressSizeConfig(InitStruct->addressSize);
400047b4:	fec42783          	lw	a5,-20(s0)
400047b8:	47dc                	lw	a5,12(a5)
400047ba:	853e                	mv	a0,a5
400047bc:	3b65                	jal	40004574 <QSPI_AddressSizeConfig>
	QSPI_AdditionalModeConfig(InitStruct->additionalMode);
400047be:	fec42783          	lw	a5,-20(s0)
400047c2:	4b9c                	lw	a5,16(a5)
400047c4:	853e                	mv	a0,a5
400047c6:	3bf9                	jal	400045a4 <QSPI_AdditionalModeConfig>
	QSPI_AdditionalSizeConfig(InitStruct->additionalSize);
400047c8:	fec42783          	lw	a5,-20(s0)
400047cc:	4bdc                	lw	a5,20(a5)
400047ce:	853e                	mv	a0,a5
400047d0:	3511                	jal	400045d4 <QSPI_AdditionalSizeConfig>
	QSPI_WaitCyclesConfig(InitStruct->waitCycles);
400047d2:	fec42783          	lw	a5,-20(s0)
400047d6:	4f9c                	lw	a5,24(a5)
400047d8:	853e                	mv	a0,a5
400047da:	3535                	jal	40004606 <QSPI_WaitCyclesConfig>
	QSPI_DataModeConfig(InitStruct->dataMode);
400047dc:	fec42783          	lw	a5,-20(s0)
400047e0:	4fdc                	lw	a5,28(a5)
400047e2:	853e                	mv	a0,a5
400047e4:	3d91                	jal	40004638 <QSPI_DataModeConfig>
	QSPI_DataDirectionConfig(InitStruct->dataDirection);
400047e6:	fec42783          	lw	a5,-20(s0)
400047ea:	539c                	lw	a5,32(a5)
400047ec:	853e                	mv	a0,a5
400047ee:	3db5                	jal	4000466a <QSPI_DataDirectionConfig>
	QSPI_DataRateConfig(InitStruct->dataRate);
400047f0:	fec42783          	lw	a5,-20(s0)
400047f4:	53dc                	lw	a5,36(a5)
400047f6:	853e                	mv	a0,a5
400047f8:	3555                	jal	4000469c <QSPI_DataRateConfig>
	QSPI_SCKDivConfig(InitStruct->SCKDiv);
400047fa:	fec42783          	lw	a5,-20(s0)
400047fe:	579c                	lw	a5,40(a5)
40004800:	853e                	mv	a0,a5
40004802:	36e1                	jal	400043ca <QSPI_SCKDivConfig>
}
40004804:	0001                	nop
40004806:	40f2                	lw	ra,28(sp)
40004808:	4462                	lw	s0,24(sp)
4000480a:	6105                	addi	sp,sp,32
4000480c:	8082                	ret

4000480e <QSPI_StructInit>:
  * @param   InitStruct      @ref QSPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void QSPI_StructInit(QSPI_Init_TypeDef* InitStruct)
{
4000480e:	1101                	addi	sp,sp,-32
40004810:	ce22                	sw	s0,28(sp)
40004812:	1000                	addi	s0,sp,32
40004814:	fea42623          	sw	a0,-20(s0)
	InitStruct->instruction = 0x0;
40004818:	fec42783          	lw	a5,-20(s0)
4000481c:	00078023          	sb	zero,0(a5)
	InitStruct->instructionMode = QSPI_Lines_No;
40004820:	fec42783          	lw	a5,-20(s0)
40004824:	0007a223          	sw	zero,4(a5)
	InitStruct->addressMode = QSPI_Lines_No;
40004828:	fec42783          	lw	a5,-20(s0)
4000482c:	0007a423          	sw	zero,8(a5)
	InitStruct->addressSize = QSPI_DataSize_8;
40004830:	fec42783          	lw	a5,-20(s0)
40004834:	0007a623          	sw	zero,12(a5)
	InitStruct->additionalMode = QSPI_Lines_No;
40004838:	fec42783          	lw	a5,-20(s0)
4000483c:	0007a823          	sw	zero,16(a5)
	InitStruct->additionalSize = QSPI_DataSize_8;
40004840:	fec42783          	lw	a5,-20(s0)
40004844:	0007aa23          	sw	zero,20(a5)
	InitStruct->waitCycles = 0x0;
40004848:	fec42783          	lw	a5,-20(s0)
4000484c:	0007ac23          	sw	zero,24(a5)
	InitStruct->dataMode = QSPI_Lines_No;
40004850:	fec42783          	lw	a5,-20(s0)
40004854:	0007ae23          	sw	zero,28(a5)
	InitStruct->dataDirection = QSPI_Direction_Write;
40004858:	fec42783          	lw	a5,-20(s0)
4000485c:	0207a023          	sw	zero,32(a5)
	InitStruct->dataRate = QSPI_DataRate_Single;
40004860:	fec42783          	lw	a5,-20(s0)
40004864:	0207a223          	sw	zero,36(a5)
	InitStruct->SCKDiv = 0x0;
40004868:	fec42783          	lw	a5,-20(s0)
4000486c:	0207a423          	sw	zero,40(a5)
}
40004870:	0001                	nop
40004872:	4472                	lw	s0,28(sp)
40004874:	6105                	addi	sp,sp,32
40004876:	8082                	ret

40004878 <RCU_SysClkConfig>:
{
40004878:	1101                	addi	sp,sp,-32
4000487a:	ce22                	sw	s0,28(sp)
4000487c:	1000                	addi	s0,sp,32
4000487e:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(RCU->SYSCLKCFG_bit.SRC, SysClk);
40004882:	3000e7b7          	lui	a5,0x3000e
40004886:	fec42703          	lw	a4,-20(s0)
4000488a:	8b0d                	andi	a4,a4,3
4000488c:	0ff77713          	zext.b	a4,a4
40004890:	8b0d                	andi	a4,a4,3
40004892:	5b94                	lw	a3,48(a5)
40004894:	9af1                	andi	a3,a3,-4
40004896:	8f55                	or	a4,a4,a3
40004898:	db98                	sw	a4,48(a5)
}
4000489a:	0001                	nop
4000489c:	4472                	lw	s0,28(sp)
4000489e:	6105                	addi	sp,sp,32
400048a0:	8082                	ret

400048a2 <RCU_SysClkStatus>:
{
400048a2:	1141                	addi	sp,sp,-16
400048a4:	c622                	sw	s0,12(sp)
400048a6:	0800                	addi	s0,sp,16
    return (RCU_SysClk_TypeDef)READ_REG(RCU->CLKSTAT_bit.SRC);
400048a8:	3000e7b7          	lui	a5,0x3000e
400048ac:	5fdc                	lw	a5,60(a5)
400048ae:	8b8d                	andi	a5,a5,3
400048b0:	0ff7f793          	zext.b	a5,a5
}
400048b4:	853e                	mv	a0,a5
400048b6:	4432                	lw	s0,12(sp)
400048b8:	0141                	addi	sp,sp,16
400048ba:	8082                	ret

400048bc <getSysClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getSysClkFreq(RCU_SysClk_TypeDef Clk)
{
400048bc:	7179                	addi	sp,sp,-48
400048be:	d622                	sw	s0,44(sp)
400048c0:	1800                	addi	s0,sp,48
400048c2:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
400048c6:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
400048ca:	fdc42703          	lw	a4,-36(s0)
400048ce:	478d                	li	a5,3
400048d0:	02f70063          	beq	a4,a5,400048f0 <getSysClkFreq+0x34>
400048d4:	fdc42703          	lw	a4,-36(s0)
400048d8:	478d                	li	a5,3
400048da:	00e7ee63          	bltu	a5,a4,400048f6 <getSysClkFreq+0x3a>
400048de:	fdc42703          	lw	a4,-36(s0)
400048e2:	4789                	li	a5,2
400048e4:	00f70863          	beq	a4,a5,400048f4 <getSysClkFreq+0x38>
400048e8:	fdc42703          	lw	a4,-36(s0)
400048ec:	4789                	li	a5,2
400048ee:	a021                	j	400048f6 <getSysClkFreq+0x3a>
    case RCU_SysClk_SysPLL0Clk:
        //clk_freq = RCU_GetSysPLL0ClkFreq();
        break;
    case RCU_SysClk_LsiClk:
        //clk_freq = RCU_GetLsiClkFreq();
        break;
400048f0:	0001                	nop
400048f2:	a011                	j	400048f6 <getSysClkFreq+0x3a>
        break;
400048f4:	0001                	nop
    }

    return clk_freq;
400048f6:	fec42783          	lw	a5,-20(s0)
}
400048fa:	853e                	mv	a0,a5
400048fc:	5432                	lw	s0,44(sp)
400048fe:	6145                	addi	sp,sp,48
40004900:	8082                	ret

40004902 <getPeriphClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getPeriphClkFreq(RCU_PeriphClk_TypeDef Clk)
{
40004902:	7179                	addi	sp,sp,-48
40004904:	d622                	sw	s0,44(sp)
40004906:	1800                	addi	s0,sp,48
40004908:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
4000490c:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
40004910:	fdc42703          	lw	a4,-36(s0)
40004914:	478d                	li	a5,3
40004916:	02f70063          	beq	a4,a5,40004936 <getPeriphClkFreq+0x34>
4000491a:	fdc42703          	lw	a4,-36(s0)
4000491e:	478d                	li	a5,3
40004920:	00e7ee63          	bltu	a5,a4,4000493c <getPeriphClkFreq+0x3a>
40004924:	fdc42703          	lw	a4,-36(s0)
40004928:	4789                	li	a5,2
4000492a:	00f70863          	beq	a4,a5,4000493a <getPeriphClkFreq+0x38>
4000492e:	fdc42703          	lw	a4,-36(s0)
40004932:	4789                	li	a5,2
40004934:	a021                	j	4000493c <getPeriphClkFreq+0x3a>
    case RCU_PeriphClk_SysPLL0Clk:
        //clk_freq = RCU_GetPLLDivClkFreq();
        break;
    case RCU_PeriphClk_SysPLL1Clk:
        //clk_freq = RCU_GetPLLExtClkFreq();
        break;
40004936:	0001                	nop
40004938:	a011                	j	4000493c <getPeriphClkFreq+0x3a>
        break;
4000493a:	0001                	nop
    }

    return clk_freq;
4000493c:	fec42783          	lw	a5,-20(s0)
}
40004940:	853e                	mv	a0,a5
40004942:	5432                	lw	s0,44(sp)
40004944:	6145                	addi	sp,sp,48
40004946:	8082                	ret

40004948 <getSysPeriphClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getSysPeriphClkFreq(RCU_PeriphClk_TypeDef Clk)
{
40004948:	7179                	addi	sp,sp,-48
4000494a:	d622                	sw	s0,44(sp)
4000494c:	1800                	addi	s0,sp,48
4000494e:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
40004952:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
40004956:	fdc42703          	lw	a4,-36(s0)
4000495a:	478d                	li	a5,3
4000495c:	02f70063          	beq	a4,a5,4000497c <getSysPeriphClkFreq+0x34>
40004960:	fdc42703          	lw	a4,-36(s0)
40004964:	478d                	li	a5,3
40004966:	00e7ee63          	bltu	a5,a4,40004982 <getSysPeriphClkFreq+0x3a>
4000496a:	fdc42703          	lw	a4,-36(s0)
4000496e:	4789                	li	a5,2
40004970:	00f70863          	beq	a4,a5,40004980 <getSysPeriphClkFreq+0x38>
40004974:	fdc42703          	lw	a4,-36(s0)
40004978:	4789                	li	a5,2
4000497a:	a021                	j	40004982 <getSysPeriphClkFreq+0x3a>
    case RCU_PeriphClk_SysPLL0Clk:
        //clk_freq = RCU_GetSysClkFreq();
        break;
    case RCU_PeriphClk_SysPLL1Clk:
        //clk_freq = RCU_GetPLLClkFreq();
        break;
4000497c:	0001                	nop
4000497e:	a011                	j	40004982 <getSysPeriphClkFreq+0x3a>
        break;
40004980:	0001                	nop
    }

    return clk_freq;
40004982:	fec42783          	lw	a5,-20(s0)
}
40004986:	853e                	mv	a0,a5
40004988:	5432                	lw	s0,44(sp)
4000498a:	6145                	addi	sp,sp,48
4000498c:	8082                	ret

4000498e <RCU_GetHSIClkFreq>:
/**
  * @brief        HSICLK
  * @retval  Val   
  */
uint32_t RCU_GetHSIClkFreq()
{
4000498e:	1141                	addi	sp,sp,-16
40004990:	c622                	sw	s0,12(sp)
40004992:	0800                	addi	s0,sp,16
    return HSICLK_VAL;
40004994:	000f47b7          	lui	a5,0xf4
40004998:	24078793          	addi	a5,a5,576 # f4240 <STACK_SIZE+0xf3a40>
}
4000499c:	853e                	mv	a0,a5
4000499e:	4432                	lw	s0,12(sp)
400049a0:	0141                	addi	sp,sp,16
400049a2:	8082                	ret

400049a4 <RCU_GetHSEClkFreq>:
/**
  * @brief        HSECLK
  * @retval  Val   
  */
uint32_t RCU_GetHSEClkFreq()
{
400049a4:	1141                	addi	sp,sp,-16
400049a6:	c622                	sw	s0,12(sp)
400049a8:	0800                	addi	s0,sp,16
    return HSECLK_VAL;
400049aa:	00f427b7          	lui	a5,0xf42
400049ae:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
}
400049b2:	853e                	mv	a0,a5
400049b4:	4432                	lw	s0,12(sp)
400049b6:	0141                	addi	sp,sp,16
400049b8:	8082                	ret

400049ba <RCU_GetLsiClkFreq1>:
/**
  * @brief        LSICLK
  * @retval  Val   
  */
uint32_t RCU_GetLsiClkFreq1()
{
400049ba:	1141                	addi	sp,sp,-16
400049bc:	c622                	sw	s0,12(sp)
400049be:	0800                	addi	s0,sp,16
    return (uint32_t)LSICLK_VAL;
400049c0:	67a1                	lui	a5,0x8
400049c2:	d0078793          	addi	a5,a5,-768 # 7d00 <STACK_SIZE+0x7500>
}
400049c6:	853e                	mv	a0,a5
400049c8:	4432                	lw	s0,12(sp)
400049ca:	0141                	addi	sp,sp,16
400049cc:	8082                	ret

400049ce <RCU_GetSysPLL0ClkFreq1>:
/**
  * @brief        SYSPLL0CLK
  * @retval  Val   
  */
uint32_t RCU_GetSysPLL0ClkFreq1()
{
400049ce:	7179                	addi	sp,sp,-48
400049d0:	d622                	sw	s0,44(sp)
400049d2:	1800                	addi	s0,sp,48
    uint32_t pll_div0a, pll_div0b, pll_div1a, pll_div1b , pll_fracdiv, pll_fbdiv, pll_refdiv, pll_refclk;

    pll_div0a = READ_REG(RCU->PLLSYSCFG0_bit.PD0A)+1;
400049d4:	3000e7b7          	lui	a5,0x3000e
400049d8:	4bbc                	lw	a5,80(a5)
400049da:	83b5                	srli	a5,a5,0xd
400049dc:	8b9d                	andi	a5,a5,7
400049de:	0ff7f793          	zext.b	a5,a5
400049e2:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
400049e4:	fef42623          	sw	a5,-20(s0)
    pll_div0b = READ_REG(RCU->PLLSYSCFG0_bit.PD0B)+1;
400049e8:	3000e7b7          	lui	a5,0x3000e
400049ec:	4bbc                	lw	a5,80(a5)
400049ee:	83c1                	srli	a5,a5,0x10
400049f0:	03f7f793          	andi	a5,a5,63
400049f4:	0ff7f793          	zext.b	a5,a5
400049f8:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
400049fa:	fef42423          	sw	a5,-24(s0)
    pll_fbdiv = READ_REG(RCU->PLLSYSCFG2_bit.FBDIV);
400049fe:	3000e7b7          	lui	a5,0x3000e
40004a02:	4fbc                	lw	a5,88(a5)
40004a04:	873e                	mv	a4,a5
40004a06:	6785                	lui	a5,0x1
40004a08:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
40004a0a:	8ff9                	and	a5,a5,a4
40004a0c:	07c2                	slli	a5,a5,0x10
40004a0e:	83c1                	srli	a5,a5,0x10
40004a10:	fef42223          	sw	a5,-28(s0)
    pll_refdiv = READ_REG(RCU->PLLSYSCFG0_bit.REFDIV);
40004a14:	3000e7b7          	lui	a5,0x3000e
40004a18:	4bbc                	lw	a5,80(a5)
40004a1a:	839d                	srli	a5,a5,0x7
40004a1c:	03f7f793          	andi	a5,a5,63
40004a20:	0ff7f793          	zext.b	a5,a5
40004a24:	fef42023          	sw	a5,-32(s0)
    pll_refclk = HSECLK_VAL;
40004a28:	00f427b7          	lui	a5,0xf42
40004a2c:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
40004a30:	fcf42e23          	sw	a5,-36(s0)

    return (uint32_t)((pll_refclk * pll_fbdiv) / (pll_refdiv * pll_div0a * pll_div0b));
40004a34:	fdc42703          	lw	a4,-36(s0)
40004a38:	fe442783          	lw	a5,-28(s0)
40004a3c:	02f70733          	mul	a4,a4,a5
40004a40:	fe042683          	lw	a3,-32(s0)
40004a44:	fec42783          	lw	a5,-20(s0)
40004a48:	02f686b3          	mul	a3,a3,a5
40004a4c:	fe842783          	lw	a5,-24(s0)
40004a50:	02f687b3          	mul	a5,a3,a5
40004a54:	02f757b3          	divu	a5,a4,a5
}
40004a58:	853e                	mv	a0,a5
40004a5a:	5432                	lw	s0,44(sp)
40004a5c:	6145                	addi	sp,sp,48
40004a5e:	8082                	ret

40004a60 <RCU_GetSysClkFreq>:
/**
  * @brief      SYSCLK
  * @retval  Val   
  */
uint32_t RCU_GetSysClkFreq()
{
40004a60:	1101                	addi	sp,sp,-32
40004a62:	ce06                	sw	ra,28(sp)
40004a64:	cc22                	sw	s0,24(sp)
40004a66:	1000                	addi	s0,sp,32
    RCU_SysClk_TypeDef sys_clk;

    sys_clk = RCU_SysClkStatus();
40004a68:	3d2d                	jal	400048a2 <RCU_SysClkStatus>
40004a6a:	fea42623          	sw	a0,-20(s0)

    return getSysClkFreq(sys_clk);
40004a6e:	fec42503          	lw	a0,-20(s0)
40004a72:	35a9                	jal	400048bc <getSysClkFreq>
40004a74:	87aa                	mv	a5,a0
}
40004a76:	853e                	mv	a0,a5
40004a78:	40f2                	lw	ra,28(sp)
40004a7a:	4462                	lw	s0,24(sp)
40004a7c:	6105                	addi	sp,sp,32
40004a7e:	8082                	ret

40004a80 <RCU_GetUARTClkFreq>:
  * @brief      UARTCLK
  * @param   UARTx_Num     UART
  * @retval  Val   
  */
uint32_t RCU_GetUARTClkFreq(UART_Num_TypeDef UARTx_Num)
{
40004a80:	7179                	addi	sp,sp,-48
40004a82:	d606                	sw	ra,44(sp)
40004a84:	d422                	sw	s0,40(sp)
40004a86:	1800                	addi	s0,sp,48
40004a88:	fca42e23          	sw	a0,-36(s0)
    RCU_PeriphClk_TypeDef uart_clk;
    uint32_t div_val;

    uart_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.CLKSEL);
40004a8c:	3000e737          	lui	a4,0x3000e
40004a90:	fdc42783          	lw	a5,-36(s0)
40004a94:	07f1                	addi	a5,a5,28
40004a96:	078a                	slli	a5,a5,0x2
40004a98:	97ba                	add	a5,a5,a4
40004a9a:	439c                	lw	a5,0(a5)
40004a9c:	83c1                	srli	a5,a5,0x10
40004a9e:	8b8d                	andi	a5,a5,3
40004aa0:	0ff7f793          	zext.b	a5,a5
40004aa4:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.DIVEN))
40004aa8:	3000e737          	lui	a4,0x3000e
40004aac:	fdc42783          	lw	a5,-36(s0)
40004ab0:	07f1                	addi	a5,a5,28
40004ab2:	078a                	slli	a5,a5,0x2
40004ab4:	97ba                	add	a5,a5,a4
40004ab6:	439c                	lw	a5,0(a5)
40004ab8:	83d1                	srli	a5,a5,0x14
40004aba:	8b85                	andi	a5,a5,1
40004abc:	0ff7f793          	zext.b	a5,a5
40004ac0:	c39d                	beqz	a5,40004ae6 <RCU_GetUARTClkFreq+0x66>
        div_val = 2 * (READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.DIVN) + 1);
40004ac2:	3000e737          	lui	a4,0x3000e
40004ac6:	fdc42783          	lw	a5,-36(s0)
40004aca:	07f1                	addi	a5,a5,28
40004acc:	078a                	slli	a5,a5,0x2
40004ace:	97ba                	add	a5,a5,a4
40004ad0:	439c                	lw	a5,0(a5)
40004ad2:	83e1                	srli	a5,a5,0x18
40004ad4:	03f7f793          	andi	a5,a5,63
40004ad8:	0ff7f793          	zext.b	a5,a5
40004adc:	0785                	addi	a5,a5,1
40004ade:	0786                	slli	a5,a5,0x1
40004ae0:	fef42623          	sw	a5,-20(s0)
40004ae4:	a021                	j	40004aec <RCU_GetUARTClkFreq+0x6c>
    else
        div_val = 1;
40004ae6:	4785                	li	a5,1
40004ae8:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(uart_clk) / div_val;
40004aec:	fe842503          	lw	a0,-24(s0)
40004af0:	3d09                	jal	40004902 <getPeriphClkFreq>
40004af2:	872a                	mv	a4,a0
40004af4:	fec42783          	lw	a5,-20(s0)
40004af8:	02f757b3          	divu	a5,a4,a5
}
40004afc:	853e                	mv	a0,a5
40004afe:	50b2                	lw	ra,44(sp)
40004b00:	5422                	lw	s0,40(sp)
40004b02:	6145                	addi	sp,sp,48
40004b04:	8082                	ret

40004b06 <RCU_GetSPIClkFreq>:
  * @brief      SPICLK
  * @param   SPIx_Num     SPI
  * @retval  Val   
  */
uint32_t RCU_GetSPIClkFreq(SPI_Num_TypeDef SPIx_Num)
{
40004b06:	7179                	addi	sp,sp,-48
40004b08:	d606                	sw	ra,44(sp)
40004b0a:	d422                	sw	s0,40(sp)
40004b0c:	1800                	addi	s0,sp,48
40004b0e:	fca42e23          	sw	a0,-36(s0)
    RCU_PeriphClk_TypeDef spi_clk;
    uint32_t div_val;

    spi_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.CLKSEL);
40004b12:	3000e737          	lui	a4,0x3000e
40004b16:	fdc42783          	lw	a5,-36(s0)
40004b1a:	02478793          	addi	a5,a5,36
40004b1e:	078a                	slli	a5,a5,0x2
40004b20:	97ba                	add	a5,a5,a4
40004b22:	43dc                	lw	a5,4(a5)
40004b24:	83c1                	srli	a5,a5,0x10
40004b26:	8b8d                	andi	a5,a5,3
40004b28:	0ff7f793          	zext.b	a5,a5
40004b2c:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.DIVEN))
40004b30:	3000e737          	lui	a4,0x3000e
40004b34:	fdc42783          	lw	a5,-36(s0)
40004b38:	02478793          	addi	a5,a5,36
40004b3c:	078a                	slli	a5,a5,0x2
40004b3e:	97ba                	add	a5,a5,a4
40004b40:	43dc                	lw	a5,4(a5)
40004b42:	83d1                	srli	a5,a5,0x14
40004b44:	8b85                	andi	a5,a5,1
40004b46:	0ff7f793          	zext.b	a5,a5
40004b4a:	c785                	beqz	a5,40004b72 <RCU_GetSPIClkFreq+0x6c>
        div_val = 2 * (READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.DIVN) + 1);
40004b4c:	3000e737          	lui	a4,0x3000e
40004b50:	fdc42783          	lw	a5,-36(s0)
40004b54:	02478793          	addi	a5,a5,36
40004b58:	078a                	slli	a5,a5,0x2
40004b5a:	97ba                	add	a5,a5,a4
40004b5c:	43dc                	lw	a5,4(a5)
40004b5e:	83e1                	srli	a5,a5,0x18
40004b60:	03f7f793          	andi	a5,a5,63
40004b64:	0ff7f793          	zext.b	a5,a5
40004b68:	0785                	addi	a5,a5,1
40004b6a:	0786                	slli	a5,a5,0x1
40004b6c:	fef42623          	sw	a5,-20(s0)
40004b70:	a021                	j	40004b78 <RCU_GetSPIClkFreq+0x72>
    else
        div_val = 1;
40004b72:	4785                	li	a5,1
40004b74:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(spi_clk) / div_val;
40004b78:	fe842503          	lw	a0,-24(s0)
40004b7c:	3359                	jal	40004902 <getPeriphClkFreq>
40004b7e:	872a                	mv	a4,a0
40004b80:	fec42783          	lw	a5,-20(s0)
40004b84:	02f757b3          	divu	a5,a4,a5
}
40004b88:	853e                	mv	a0,a5
40004b8a:	50b2                	lw	ra,44(sp)
40004b8c:	5422                	lw	s0,40(sp)
40004b8e:	6145                	addi	sp,sp,48
40004b90:	8082                	ret

40004b92 <RCU_GetADCSARClkFreq>:
/**
  * @brief      ADCCLK
  * @retval  Val   
  */
uint32_t RCU_GetADCSARClkFreq()
{
40004b92:	1101                	addi	sp,sp,-32
40004b94:	ce06                	sw	ra,28(sp)
40004b96:	cc22                	sw	s0,24(sp)
40004b98:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef adc_clk;
    uint32_t div_val;

    adc_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->ADCSARCLKCFG_bit.CLKSEL);
40004b9a:	3000e7b7          	lui	a5,0x3000e
40004b9e:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
40004ba2:	83c1                	srli	a5,a5,0x10
40004ba4:	8b8d                	andi	a5,a5,3
40004ba6:	0ff7f793          	zext.b	a5,a5
40004baa:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->ADCSARCLKCFG_bit.DIVEN))
40004bae:	3000e7b7          	lui	a5,0x3000e
40004bb2:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
40004bb6:	83d1                	srli	a5,a5,0x14
40004bb8:	8b85                	andi	a5,a5,1
40004bba:	0ff7f793          	zext.b	a5,a5
40004bbe:	cf99                	beqz	a5,40004bdc <RCU_GetADCSARClkFreq+0x4a>
        div_val = 2 * (READ_REG(RCU->ADCSARCLKCFG_bit.DIVN) + 1);
40004bc0:	3000e7b7          	lui	a5,0x3000e
40004bc4:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
40004bc8:	83e1                	srli	a5,a5,0x18
40004bca:	03f7f793          	andi	a5,a5,63
40004bce:	0ff7f793          	zext.b	a5,a5
40004bd2:	0785                	addi	a5,a5,1
40004bd4:	0786                	slli	a5,a5,0x1
40004bd6:	fef42623          	sw	a5,-20(s0)
40004bda:	a021                	j	40004be2 <RCU_GetADCSARClkFreq+0x50>
    else
        div_val = 1;
40004bdc:	4785                	li	a5,1
40004bde:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(adc_clk) / div_val;
40004be2:	fe842503          	lw	a0,-24(s0)
40004be6:	3b31                	jal	40004902 <getPeriphClkFreq>
40004be8:	872a                	mv	a4,a0
40004bea:	fec42783          	lw	a5,-20(s0)
40004bee:	02f757b3          	divu	a5,a4,a5
}
40004bf2:	853e                	mv	a0,a5
40004bf4:	40f2                	lw	ra,28(sp)
40004bf6:	4462                	lw	s0,24(sp)
40004bf8:	6105                	addi	sp,sp,32
40004bfa:	8082                	ret

40004bfc <RCU_GetWDTClkFreq>:
/**
  * @brief      WDTCLK
  * @retval  Val   
  */
uint32_t RCU_GetWDTClkFreq()
{
40004bfc:	1101                	addi	sp,sp,-32
40004bfe:	ce06                	sw	ra,28(sp)
40004c00:	cc22                	sw	s0,24(sp)
40004c02:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef wdt_clk;
    uint32_t div_val;

    wdt_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->WDOGCLKCFG_bit.CLKSEL);
40004c04:	3000e7b7          	lui	a5,0x3000e
40004c08:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
40004c0c:	83c1                	srli	a5,a5,0x10
40004c0e:	8b8d                	andi	a5,a5,3
40004c10:	0ff7f793          	zext.b	a5,a5
40004c14:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->WDOGCLKCFG_bit.DIVEN))
40004c18:	3000e7b7          	lui	a5,0x3000e
40004c1c:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
40004c20:	83d1                	srli	a5,a5,0x14
40004c22:	8b85                	andi	a5,a5,1
40004c24:	0ff7f793          	zext.b	a5,a5
40004c28:	cf99                	beqz	a5,40004c46 <RCU_GetWDTClkFreq+0x4a>
        div_val = 2 * (READ_REG(RCU->WDOGCLKCFG_bit.DIVN) + 1);
40004c2a:	3000e7b7          	lui	a5,0x3000e
40004c2e:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
40004c32:	83e1                	srli	a5,a5,0x18
40004c34:	03f7f793          	andi	a5,a5,63
40004c38:	0ff7f793          	zext.b	a5,a5
40004c3c:	0785                	addi	a5,a5,1
40004c3e:	0786                	slli	a5,a5,0x1
40004c40:	fef42623          	sw	a5,-20(s0)
40004c44:	a021                	j	40004c4c <RCU_GetWDTClkFreq+0x50>
    else
        div_val = 1;
40004c46:	4785                	li	a5,1
40004c48:	fef42623          	sw	a5,-20(s0)

    return getSysPeriphClkFreq(wdt_clk) / div_val;
40004c4c:	fe842503          	lw	a0,-24(s0)
40004c50:	39e5                	jal	40004948 <getSysPeriphClkFreq>
40004c52:	872a                	mv	a4,a0
40004c54:	fec42783          	lw	a5,-20(s0)
40004c58:	02f757b3          	divu	a5,a4,a5
}
40004c5c:	853e                	mv	a0,a5
40004c5e:	40f2                	lw	ra,28(sp)
40004c60:	4462                	lw	s0,24(sp)
40004c62:	6105                	addi	sp,sp,32
40004c64:	8082                	ret

40004c66 <RCU_GetClkOutFreq>:
/**
  * @brief      CLKOUT
  * @retval  Val   
  */
uint32_t RCU_GetClkOutFreq()
{
40004c66:	1101                	addi	sp,sp,-32
40004c68:	ce06                	sw	ra,28(sp)
40004c6a:	cc22                	sw	s0,24(sp)
40004c6c:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef clkout;
    uint32_t div_val;

    clkout = (RCU_PeriphClk_TypeDef)READ_REG(RCU->CLKOUTCFG_bit.CLKSEL);
40004c6e:	3000e7b7          	lui	a5,0x3000e
40004c72:	0bc7a783          	lw	a5,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
40004c76:	8391                	srli	a5,a5,0x4
40004c78:	8b8d                	andi	a5,a5,3
40004c7a:	0ff7f793          	zext.b	a5,a5
40004c7e:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->CLKOUTCFG_bit.DIVEN))
40004c82:	3000e7b7          	lui	a5,0x3000e
40004c86:	0bc7a783          	lw	a5,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
40004c8a:	83b1                	srli	a5,a5,0xc
40004c8c:	8b85                	andi	a5,a5,1
40004c8e:	0ff7f793          	zext.b	a5,a5
40004c92:	cf81                	beqz	a5,40004caa <RCU_GetClkOutFreq+0x44>
        div_val = 2 * (READ_REG(RCU->CLKOUTCFG_bit.DIVN) + 1);
40004c94:	3000e7b7          	lui	a5,0x3000e
40004c98:	0be7d783          	lhu	a5,190(a5) # 3000e0be <STACK_SIZE+0x3000d8be>
40004c9c:	07c2                	slli	a5,a5,0x10
40004c9e:	83c1                	srli	a5,a5,0x10
40004ca0:	0785                	addi	a5,a5,1
40004ca2:	0786                	slli	a5,a5,0x1
40004ca4:	fef42623          	sw	a5,-20(s0)
40004ca8:	a021                	j	40004cb0 <RCU_GetClkOutFreq+0x4a>
    else
        div_val = 1;
40004caa:	4785                	li	a5,1
40004cac:	fef42623          	sw	a5,-20(s0)

    return getSysPeriphClkFreq(clkout) / div_val;
40004cb0:	fe842503          	lw	a0,-24(s0)
40004cb4:	3951                	jal	40004948 <getSysPeriphClkFreq>
40004cb6:	872a                	mv	a4,a0
40004cb8:	fec42783          	lw	a5,-20(s0)
40004cbc:	02f757b3          	divu	a5,a4,a5
}
40004cc0:	853e                	mv	a0,a5
40004cc2:	40f2                	lw	ra,28(sp)
40004cc4:	4462                	lw	s0,24(sp)
40004cc6:	6105                	addi	sp,sp,32
40004cc8:	8082                	ret

40004cca <RCU_PLL_Init>:
  * @param      InitStruct      @ref RCU_PLL_Init_TypeDef,
  *                            
  * @retval     Status
  */
OperationStatus RCU_PLL_Init(RCU_PLL_Init_TypeDef* InitStruct)
{
40004cca:	7179                	addi	sp,sp,-48
40004ccc:	d622                	sw	s0,44(sp)
40004cce:	1800                	addi	s0,sp,48
40004cd0:	fca42e23          	sw	a0,-36(s0)
    uint32_t timeout = RCU_PLLCLK_LOCK_TIMEOUT;
40004cd4:	6789                	lui	a5,0x2
40004cd6:	71078793          	addi	a5,a5,1808 # 2710 <STACK_SIZE+0x1f10>
40004cda:	fef42423          	sw	a5,-24(s0)
    OperationStatus status = OK;
40004cde:	fe042623          	sw	zero,-20(s0)
    assert_param(IS_RCU_PLL_REF_DIV(InitStruct->RefDiv));
    assert_param(IS_RCU_PLL_REF(InitStruct->Ref));
    assert_param(IS_RCU_PLL_DIV1(InitStruct->Div1));
    assert_param(IS_RCU_PLL_DIV2(InitStruct->Div2));

    CLEAR_BIT(RCU->PLLSYSCFG0, RCU_PLLSYSCFG0_BYP_Msk | RCU_PLLSYSCFG0_PLLEN_Msk);
40004ce2:	3000e7b7          	lui	a5,0x3000e
40004ce6:	4bb8                	lw	a4,80(a5)
40004ce8:	3000e7b7          	lui	a5,0x3000e
40004cec:	9b61                	andi	a4,a4,-8
40004cee:	cbb8                	sw	a4,80(a5)
    MODIFY_REG(RCU->PLLSYSCFG0, (RCU_PLLSYSCFG0_REFDIV_Msk | RCU_PLLSYSCFG0_PD0A_Msk | RCU_PLLSYSCFG0_PD0B_Msk),
40004cf0:	3000e7b7          	lui	a5,0x3000e
40004cf4:	4bb8                	lw	a4,80(a5)
40004cf6:	ffc007b7          	lui	a5,0xffc00
40004cfa:	07f78793          	addi	a5,a5,127 # ffc0007f <__TLS0_BASE__+0xbfbc007f>
40004cfe:	00f776b3          	and	a3,a4,a5
40004d02:	fdc42783          	lw	a5,-36(s0)
40004d06:	43dc                	lw	a5,4(a5)
40004d08:	00779713          	slli	a4,a5,0x7
40004d0c:	fdc42783          	lw	a5,-36(s0)
40004d10:	4b9c                	lw	a5,16(a5)
40004d12:	07b6                	slli	a5,a5,0xd
40004d14:	8f5d                	or	a4,a4,a5
40004d16:	fdc42783          	lw	a5,-36(s0)
40004d1a:	4bdc                	lw	a5,20(a5)
40004d1c:	07c2                	slli	a5,a5,0x10
40004d1e:	8f5d                	or	a4,a4,a5
40004d20:	3000e7b7          	lui	a5,0x3000e
40004d24:	8f55                	or	a4,a4,a3
40004d26:	cbb8                	sw	a4,80(a5)
               (InitStruct->RefDiv << RCU_PLLSYSCFG0_REFDIV_Pos |
                InitStruct->Div0A << RCU_PLLSYSCFG0_PD0A_Pos |
                InitStruct->Div0B << RCU_PLLSYSCFG0_PD0B_Pos));
    MODIFY_REG(RCU->PLLSYSCFG2, (RCU_PLLSYSCFG2_FBDIV_Msk),
40004d28:	3000e7b7          	lui	a5,0x3000e
40004d2c:	4fb8                	lw	a4,88(a5)
40004d2e:	77fd                	lui	a5,0xfffff
40004d30:	00f776b3          	and	a3,a4,a5
40004d34:	fdc42783          	lw	a5,-36(s0)
40004d38:	4798                	lw	a4,8(a5)
40004d3a:	3000e7b7          	lui	a5,0x3000e
40004d3e:	8f55                	or	a4,a4,a3
40004d40:	cfb8                	sw	a4,88(a5)
               (InitStruct->FbDiv << RCU_PLLSYSCFG2_FBDIV_Pos));

    //RCU_PLL_OutCmd(ENABLE);
    while (timeout) {
40004d42:	0001                	nop
40004d44:	fe842783          	lw	a5,-24(s0)
40004d48:	fff5                	bnez	a5,40004d44 <RCU_PLL_Init+0x7a>
        //     break;
        // } else {
        //     timeout--;
        // }
    }
    if (!timeout) {
40004d4a:	fe842783          	lw	a5,-24(s0)
40004d4e:	e781                	bnez	a5,40004d56 <RCU_PLL_Init+0x8c>
        status = ERROR;
40004d50:	4785                	li	a5,1
40004d52:	fef42623          	sw	a5,-20(s0)
    }

    return status;
40004d56:	fec42783          	lw	a5,-20(s0)
}
40004d5a:	853e                	mv	a0,a5
40004d5c:	5432                	lw	s0,44(sp)
40004d5e:	6145                	addi	sp,sp,48
40004d60:	8082                	ret

40004d62 <RCU_PLL_StructInit>:
  * @param   InitStruct      @ref RCU_PLL_Init_TypeDef,
  *                        
  * @retval  void
  */
void RCU_PLL_StructInit(RCU_PLL_Init_TypeDef* InitStruct)
{
40004d62:	1101                	addi	sp,sp,-32
40004d64:	ce22                	sw	s0,28(sp)
40004d66:	1000                	addi	s0,sp,32
40004d68:	fea42623          	sw	a0,-20(s0)
    InitStruct->FbDiv = 16;
40004d6c:	fec42783          	lw	a5,-20(s0)
40004d70:	4741                	li	a4,16
40004d72:	c798                	sw	a4,8(a5)
    InitStruct->RefDiv = 1;
40004d74:	fec42783          	lw	a5,-20(s0)
40004d78:	4705                	li	a4,1
40004d7a:	c3d8                	sw	a4,4(a5)
    InitStruct->Div0A = 1;
40004d7c:	fec42783          	lw	a5,-20(s0)
40004d80:	4705                	li	a4,1
40004d82:	cb98                	sw	a4,16(a5)
    InitStruct->Div0B = 1;
40004d84:	fec42783          	lw	a5,-20(s0)
40004d88:	4705                	li	a4,1
40004d8a:	cbd8                	sw	a4,20(a5)
    InitStruct->Div1A = 1;
40004d8c:	fec42783          	lw	a5,-20(s0)
40004d90:	4705                	li	a4,1
40004d92:	cf98                	sw	a4,24(a5)
    InitStruct->Div1B = 1;
40004d94:	fec42783          	lw	a5,-20(s0)
40004d98:	4705                	li	a4,1
40004d9a:	cfd8                	sw	a4,28(a5)
}
40004d9c:	0001                	nop
40004d9e:	4472                	lw	s0,28(sp)
40004da0:	6105                	addi	sp,sp,32
40004da2:	8082                	ret

40004da4 <RCU_PLL_DeInit>:
/**
  * @brief      PLL   
  * @retval  void
  */
void RCU_PLL_DeInit()
{
40004da4:	1141                	addi	sp,sp,-16
40004da6:	c622                	sw	s0,12(sp)
40004da8:	0800                	addi	s0,sp,16
    //RCU_PLL_OutCmd(DISABLE);
    WRITE_REG(RCU->PLLSYSCFG0, RCU_PLLSYSCFG0_RST_VAL);
40004daa:	3000e7b7          	lui	a5,0x3000e
40004dae:	34111737          	lui	a4,0x34111
40004db2:	10170713          	addi	a4,a4,257 # 34111101 <STACK_SIZE+0x34110901>
40004db6:	cbb8                	sw	a4,80(a5)
}
40004db8:	0001                	nop
40004dba:	4432                	lw	s0,12(sp)
40004dbc:	0141                	addi	sp,sp,16
40004dbe:	8082                	ret

40004dc0 <RCU_SysClkChangeCmd>:
  * @brief        
  * @param   SysClk   
  * @retval  void
  */
OperationStatus RCU_SysClkChangeCmd(RCU_SysClk_TypeDef SysClk)
{
40004dc0:	7179                	addi	sp,sp,-48
40004dc2:	d606                	sw	ra,44(sp)
40004dc4:	d422                	sw	s0,40(sp)
40004dc6:	1800                	addi	s0,sp,48
40004dc8:	fca42e23          	sw	a0,-36(s0)
    uint32_t timeout = RCU_SYSCLK_CHANGE_TIMEOUT;
40004dcc:	6789                	lui	a5,0x2
40004dce:	71078793          	addi	a5,a5,1808 # 2710 <STACK_SIZE+0x1f10>
40004dd2:	fef42423          	sw	a5,-24(s0)
    OperationStatus status = OK;
40004dd6:	fe042623          	sw	zero,-20(s0)

    assert_param(IS_RCU_SYS_CLK(SysClk));

    RCU_SysClkConfig(SysClk);
40004dda:	fdc42503          	lw	a0,-36(s0)
40004dde:	3c69                	jal	40004878 <RCU_SysClkConfig>

    while (timeout) {
40004de0:	0001                	nop
40004de2:	fe842783          	lw	a5,-24(s0)
40004de6:	fff5                	bnez	a5,40004de2 <RCU_SysClkChangeCmd+0x22>
        //} else {
        //    break;
       // }
    }

    if (!timeout) {
40004de8:	fe842783          	lw	a5,-24(s0)
40004dec:	e781                	bnez	a5,40004df4 <RCU_SysClkChangeCmd+0x34>
        status = ERROR;
40004dee:	4785                	li	a5,1
40004df0:	fef42623          	sw	a5,-20(s0)
    }

    return status;
40004df4:	fec42783          	lw	a5,-20(s0)
}
40004df8:	853e                	mv	a0,a5
40004dfa:	50b2                	lw	ra,44(sp)
40004dfc:	5422                	lw	s0,40(sp)
40004dfe:	6145                	addi	sp,sp,48
40004e00:	8082                	ret

40004e02 <RCU_SPIRstCmd>:
{
40004e02:	1101                	addi	sp,sp,-32
40004e04:	ce22                	sw	s0,28(sp)
40004e06:	1000                	addi	s0,sp,32
40004e08:	fea42623          	sw	a0,-20(s0)
40004e0c:	feb42423          	sw	a1,-24(s0)
    WRITE_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.RSTDIS, State);
40004e10:	3000e6b7          	lui	a3,0x3000e
40004e14:	fe842783          	lw	a5,-24(s0)
40004e18:	8b85                	andi	a5,a5,1
40004e1a:	0ff7f713          	zext.b	a4,a5
40004e1e:	fec42783          	lw	a5,-20(s0)
40004e22:	02478793          	addi	a5,a5,36
40004e26:	078a                	slli	a5,a5,0x2
40004e28:	97b6                	add	a5,a5,a3
40004e2a:	8b05                	andi	a4,a4,1
40004e2c:	0722                	slli	a4,a4,0x8
40004e2e:	43d4                	lw	a3,4(a5)
40004e30:	eff6f693          	andi	a3,a3,-257
40004e34:	8f55                	or	a4,a4,a3
40004e36:	c3d8                	sw	a4,4(a5)
}
40004e38:	0001                	nop
40004e3a:	4472                	lw	s0,28(sp)
40004e3c:	6105                	addi	sp,sp,32
40004e3e:	8082                	ret

40004e40 <SPI_DataWidthConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   DataWidth    
  * @retval  void
  */
__STATIC_INLINE void SPI_DataWidthConfig(SPI_TypeDef* SPIx, SPI_DataWidth_TypeDef DataWidth)
{
40004e40:	1101                	addi	sp,sp,-32
40004e42:	ce22                	sw	s0,28(sp)
40004e44:	1000                	addi	s0,sp,32
40004e46:	fea42623          	sw	a0,-20(s0)
40004e4a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_DATA_WIDTH(DataWidth));

    WRITE_REG(SPIx->CR0_bit.DSS, DataWidth);
40004e4e:	fe842783          	lw	a5,-24(s0)
40004e52:	8bbd                	andi	a5,a5,15
40004e54:	0ff7f713          	zext.b	a4,a5
40004e58:	fec42783          	lw	a5,-20(s0)
40004e5c:	8b3d                	andi	a4,a4,15
40004e5e:	0007d683          	lhu	a3,0(a5)
40004e62:	9ac1                	andi	a3,a3,-16
40004e64:	8f55                	or	a4,a4,a3
40004e66:	00e79023          	sh	a4,0(a5)
}
40004e6a:	0001                	nop
40004e6c:	4472                	lw	s0,28(sp)
40004e6e:	6105                	addi	sp,sp,32
40004e70:	8082                	ret

40004e72 <SPI_ModeConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   Mode   
  * @retval  void
  */
__STATIC_INLINE void SPI_ModeConfig(SPI_TypeDef* SPIx, SPI_Mode_TypeDef Mode)
{
40004e72:	1101                	addi	sp,sp,-32
40004e74:	ce22                	sw	s0,28(sp)
40004e76:	1000                	addi	s0,sp,32
40004e78:	fea42623          	sw	a0,-20(s0)
40004e7c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_MODE(Mode));

    WRITE_REG(SPIx->CR1_bit.MS, Mode);
40004e80:	fe842783          	lw	a5,-24(s0)
40004e84:	8b85                	andi	a5,a5,1
40004e86:	0ff7f713          	zext.b	a4,a5
40004e8a:	fec42783          	lw	a5,-20(s0)
40004e8e:	8b05                	andi	a4,a4,1
40004e90:	070a                	slli	a4,a4,0x2
40004e92:	0047d683          	lhu	a3,4(a5)
40004e96:	9aed                	andi	a3,a3,-5
40004e98:	8f55                	or	a4,a4,a3
40004e9a:	00e79223          	sh	a4,4(a5)
}
40004e9e:	0001                	nop
40004ea0:	4472                	lw	s0,28(sp)
40004ea2:	6105                	addi	sp,sp,32
40004ea4:	8082                	ret

40004ea6 <SPI_FrameFormatConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   FrameFormat   
  * @retval  void
  */
__STATIC_INLINE void SPI_FrameFormatConfig(SPI_TypeDef* SPIx, SPI_FrameFormat_TypeDef FrameFormat)
{
40004ea6:	1101                	addi	sp,sp,-32
40004ea8:	ce22                	sw	s0,28(sp)
40004eaa:	1000                	addi	s0,sp,32
40004eac:	fea42623          	sw	a0,-20(s0)
40004eb0:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_FRAME_FORMAT(FrameFormat));

    WRITE_REG(SPIx->CR0_bit.FRF, FrameFormat);
40004eb4:	fe842783          	lw	a5,-24(s0)
40004eb8:	8b8d                	andi	a5,a5,3
40004eba:	0ff7f713          	zext.b	a4,a5
40004ebe:	fec42783          	lw	a5,-20(s0)
40004ec2:	8b0d                	andi	a4,a4,3
40004ec4:	0712                	slli	a4,a4,0x4
40004ec6:	0007d683          	lhu	a3,0(a5)
40004eca:	fcf6f693          	andi	a3,a3,-49
40004ece:	8f55                	or	a4,a4,a3
40004ed0:	00e79023          	sh	a4,0(a5)
}
40004ed4:	0001                	nop
40004ed6:	4472                	lw	s0,28(sp)
40004ed8:	6105                	addi	sp,sp,32
40004eda:	8082                	ret

40004edc <SPI_SCKDivConfig>:
                                 : 2-254.

  * @retval  void
  */
__STATIC_INLINE void SPI_SCKDivConfig(SPI_TypeDef* SPIx, uint32_t SCKDiv, uint32_t SCKDivExtra)
{
40004edc:	1101                	addi	sp,sp,-32
40004ede:	ce22                	sw	s0,28(sp)
40004ee0:	1000                	addi	s0,sp,32
40004ee2:	fea42623          	sw	a0,-20(s0)
40004ee6:	feb42423          	sw	a1,-24(s0)
40004eea:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_SCK_DIV(SCKDiv));
    assert_param(IS_SPI_SCK_DIV_EXTRA(SCKDivExtra));

    WRITE_REG(SPIx->CR0_bit.SCR, SCKDiv);
40004eee:	fe842783          	lw	a5,-24(s0)
40004ef2:	0ff7f713          	zext.b	a4,a5
40004ef6:	fec42783          	lw	a5,-20(s0)
40004efa:	00e780a3          	sb	a4,1(a5)
    WRITE_REG(SPIx->CPSR, SCKDivExtra);
40004efe:	fec42783          	lw	a5,-20(s0)
40004f02:	fe442703          	lw	a4,-28(s0)
40004f06:	cb98                	sw	a4,16(a5)
}
40004f08:	0001                	nop
40004f0a:	4472                	lw	s0,28(sp)
40004f0c:	6105                	addi	sp,sp,32
40004f0e:	8082                	ret

40004f10 <SPI_DeInit>:
  * @brief      SPI   
  * @param   SPIx    SPI,  x=0|1
  * @retval  void
  */
void SPI_DeInit(SPI_TypeDef* SPIx)
{
40004f10:	7179                	addi	sp,sp,-48
40004f12:	d606                	sw	ra,44(sp)
40004f14:	d422                	sw	s0,40(sp)
40004f16:	1800                	addi	s0,sp,48
40004f18:	fca42e23          	sw	a0,-36(s0)
    SPI_Num_TypeDef SPIx_Num;
    assert_param(IS_SPI_PERIPH(SPIx));

    if (SPIx == SPI0) {
40004f1c:	fdc42703          	lw	a4,-36(s0)
40004f20:	200507b7          	lui	a5,0x20050
40004f24:	00f71563          	bne	a4,a5,40004f2e <SPI_DeInit+0x1e>
        SPIx_Num = SPI0_Num;
40004f28:	fe042623          	sw	zero,-20(s0)
40004f2c:	a811                	j	40004f40 <SPI_DeInit+0x30>
    } else if (SPIx == SPI1) {
40004f2e:	fdc42703          	lw	a4,-36(s0)
40004f32:	200607b7          	lui	a5,0x20060
40004f36:	00f71563          	bne	a4,a5,40004f40 <SPI_DeInit+0x30>
        SPIx_Num = SPI1_Num;
40004f3a:	4785                	li	a5,1
40004f3c:	fef42623          	sw	a5,-20(s0)
    }

    RCU_SPIRstCmd(SPIx_Num, DISABLE);
40004f40:	4581                	li	a1,0
40004f42:	fec42503          	lw	a0,-20(s0)
40004f46:	3d75                	jal	40004e02 <RCU_SPIRstCmd>
    RCU_SPIRstCmd(SPIx_Num, ENABLE);
40004f48:	4585                	li	a1,1
40004f4a:	fec42503          	lw	a0,-20(s0)
40004f4e:	3d55                	jal	40004e02 <RCU_SPIRstCmd>
}
40004f50:	0001                	nop
40004f52:	50b2                	lw	ra,44(sp)
40004f54:	5422                	lw	s0,40(sp)
40004f56:	6145                	addi	sp,sp,48
40004f58:	8082                	ret

40004f5a <SPI_Init>:
  * @param   InitStruct      @ref SPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_Init_TypeDef* InitStruct)
{
40004f5a:	1101                	addi	sp,sp,-32
40004f5c:	ce06                	sw	ra,28(sp)
40004f5e:	cc22                	sw	s0,24(sp)
40004f60:	1000                	addi	s0,sp,32
40004f62:	fea42623          	sw	a0,-20(s0)
40004f66:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));

    SPI_SCKDivConfig(SPIx, InitStruct->SCKDiv, InitStruct->SCKDivExtra);
40004f6a:	fe842783          	lw	a5,-24(s0)
40004f6e:	47d8                	lw	a4,12(a5)
40004f70:	fe842783          	lw	a5,-24(s0)
40004f74:	4b9c                	lw	a5,16(a5)
40004f76:	863e                	mv	a2,a5
40004f78:	85ba                	mv	a1,a4
40004f7a:	fec42503          	lw	a0,-20(s0)
40004f7e:	3fb9                	jal	40004edc <SPI_SCKDivConfig>
    SPI_DataWidthConfig(SPIx, InitStruct->DataWidth);
40004f80:	fe842783          	lw	a5,-24(s0)
40004f84:	479c                	lw	a5,8(a5)
40004f86:	85be                	mv	a1,a5
40004f88:	fec42503          	lw	a0,-20(s0)
40004f8c:	3d55                	jal	40004e40 <SPI_DataWidthConfig>
    SPI_FrameFormatConfig(SPIx, InitStruct->FrameFormat);
40004f8e:	fe842783          	lw	a5,-24(s0)
40004f92:	43dc                	lw	a5,4(a5)
40004f94:	85be                	mv	a1,a5
40004f96:	fec42503          	lw	a0,-20(s0)
40004f9a:	3731                	jal	40004ea6 <SPI_FrameFormatConfig>
    SPI_ModeConfig(SPIx, InitStruct->Mode);
40004f9c:	fe842783          	lw	a5,-24(s0)
40004fa0:	439c                	lw	a5,0(a5)
40004fa2:	85be                	mv	a1,a5
40004fa4:	fec42503          	lw	a0,-20(s0)
40004fa8:	35e9                	jal	40004e72 <SPI_ModeConfig>
}
40004faa:	0001                	nop
40004fac:	40f2                	lw	ra,28(sp)
40004fae:	4462                	lw	s0,24(sp)
40004fb0:	6105                	addi	sp,sp,32
40004fb2:	8082                	ret

40004fb4 <SPI_StructInit>:
  * @param   InitStruct      @ref SPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void SPI_StructInit(SPI_Init_TypeDef* InitStruct)
{
40004fb4:	1101                	addi	sp,sp,-32
40004fb6:	ce22                	sw	s0,28(sp)
40004fb8:	1000                	addi	s0,sp,32
40004fba:	fea42623          	sw	a0,-20(s0)
    InitStruct->SCKDiv = 0;
40004fbe:	fec42783          	lw	a5,-20(s0)
40004fc2:	0007a623          	sw	zero,12(a5) # 2006000c <STACK_SIZE+0x2005f80c>
    InitStruct->SCKDivExtra = 2;
40004fc6:	fec42783          	lw	a5,-20(s0)
40004fca:	4709                	li	a4,2
40004fcc:	cb98                	sw	a4,16(a5)
    InitStruct->DataWidth = SPI_DataWidth_8;
40004fce:	fec42783          	lw	a5,-20(s0)
40004fd2:	471d                	li	a4,7
40004fd4:	c798                	sw	a4,8(a5)
    InitStruct->FrameFormat = SPI_FrameFormat_SPI;
40004fd6:	fec42783          	lw	a5,-20(s0)
40004fda:	0007a223          	sw	zero,4(a5)
    InitStruct->Mode = SPI_Mode_Master;
40004fde:	fec42783          	lw	a5,-20(s0)
40004fe2:	0007a023          	sw	zero,0(a5)
}
40004fe6:	0001                	nop
40004fe8:	4472                	lw	s0,28(sp)
40004fea:	6105                	addi	sp,sp,32
40004fec:	8082                	ret

40004fee <RCU_APBClkCmd>:
{
40004fee:	1101                	addi	sp,sp,-32
40004ff0:	ce22                	sw	s0,28(sp)
40004ff2:	1000                	addi	s0,sp,32
40004ff4:	fea42623          	sw	a0,-20(s0)
40004ff8:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->CGCFGAPB, APBClk, State ? APBClk : 0);
40004ffc:	3000e7b7          	lui	a5,0x3000e
40005000:	4798                	lw	a4,8(a5)
40005002:	fec42783          	lw	a5,-20(s0)
40005006:	fff7c793          	not	a5,a5
4000500a:	00f776b3          	and	a3,a4,a5
4000500e:	fe842783          	lw	a5,-24(s0)
40005012:	c781                	beqz	a5,4000501a <RCU_APBClkCmd+0x2c>
40005014:	fec42783          	lw	a5,-20(s0)
40005018:	a011                	j	4000501c <RCU_APBClkCmd+0x2e>
4000501a:	4781                	li	a5,0
4000501c:	3000e737          	lui	a4,0x3000e
40005020:	8fd5                	or	a5,a5,a3
40005022:	c71c                	sw	a5,8(a4)
}
40005024:	0001                	nop
40005026:	4472                	lw	s0,28(sp)
40005028:	6105                	addi	sp,sp,32
4000502a:	8082                	ret

4000502c <RCU_APBRstCmd>:
{
4000502c:	1101                	addi	sp,sp,-32
4000502e:	ce22                	sw	s0,28(sp)
40005030:	1000                	addi	s0,sp,32
40005032:	fea42623          	sw	a0,-20(s0)
40005036:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAPB, APBRst, State ? APBRst : 0);
4000503a:	3000e7b7          	lui	a5,0x3000e
4000503e:	4f98                	lw	a4,24(a5)
40005040:	fec42783          	lw	a5,-20(s0)
40005044:	fff7c793          	not	a5,a5
40005048:	00f776b3          	and	a3,a4,a5
4000504c:	fe842783          	lw	a5,-24(s0)
40005050:	c781                	beqz	a5,40005058 <RCU_APBRstCmd+0x2c>
40005052:	fec42783          	lw	a5,-20(s0)
40005056:	a011                	j	4000505a <RCU_APBRstCmd+0x2e>
40005058:	4781                	li	a5,0
4000505a:	3000e737          	lui	a4,0x3000e
4000505e:	8fd5                	or	a5,a5,a3
40005060:	cf1c                	sw	a5,24(a4)
}
40005062:	0001                	nop
40005064:	4472                	lw	s0,28(sp)
40005066:	6105                	addi	sp,sp,32
40005068:	8082                	ret

4000506a <TRNG_StartCmd>:
  * @brief    
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_StartCmd(FunctionalState state)
{
4000506a:	1101                	addi	sp,sp,-32
4000506c:	ce22                	sw	s0,28(sp)
4000506e:	1000                	addi	s0,sp,32
40005070:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_START_Msk, state << TRNG_CR_START_Pos);
40005074:	300047b7          	lui	a5,0x30004
40005078:	439c                	lw	a5,0(a5)
4000507a:	ffe7f693          	andi	a3,a5,-2
4000507e:	300047b7          	lui	a5,0x30004
40005082:	fec42703          	lw	a4,-20(s0)
40005086:	8f55                	or	a4,a4,a3
40005088:	c398                	sw	a4,0(a5)
}
4000508a:	0001                	nop
4000508c:	4472                	lw	s0,28(sp)
4000508e:	6105                	addi	sp,sp,32
40005090:	8082                	ret

40005092 <TRNG_PseudorandomGeneratorCmd>:
  * @brief        
  * @param   state   0 -    , 1 -  
  * @retval  void
  */
__STATIC_INLINE void TRNG_PseudorandomGeneratorCmd(FunctionalState state)
{
40005092:	1101                	addi	sp,sp,-32
40005094:	ce22                	sw	s0,28(sp)
40005096:	1000                	addi	s0,sp,32
40005098:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_LFSR_Msk, state << TRNG_CR_LFSR_Pos);
4000509c:	300047b7          	lui	a5,0x30004
400050a0:	439c                	lw	a5,0(a5)
400050a2:	ffd7f693          	andi	a3,a5,-3
400050a6:	fec42783          	lw	a5,-20(s0)
400050aa:	00179713          	slli	a4,a5,0x1
400050ae:	300047b7          	lui	a5,0x30004
400050b2:	8f55                	or	a4,a4,a3
400050b4:	c398                	sw	a4,0(a5)
}
400050b6:	0001                	nop
400050b8:	4472                	lw	s0,28(sp)
400050ba:	6105                	addi	sp,sp,32
400050bc:	8082                	ret

400050be <TRNG_BypassHandlerCmd>:
  * @brief     
  * @param   state     0 -   , 1 -   
  * @retval  void
  */
__STATIC_INLINE void TRNG_BypassHandlerCmd(FunctionalState state)
{
400050be:	1101                	addi	sp,sp,-32
400050c0:	ce22                	sw	s0,28(sp)
400050c2:	1000                	addi	s0,sp,32
400050c4:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_CONDBYPASS_Msk, state << TRNG_CR_CONDBYPASS_Pos);
400050c8:	300047b7          	lui	a5,0x30004
400050cc:	439c                	lw	a5,0(a5)
400050ce:	ff77f693          	andi	a3,a5,-9
400050d2:	fec42783          	lw	a5,-20(s0)
400050d6:	00379713          	slli	a4,a5,0x3
400050da:	300047b7          	lui	a5,0x30004
400050de:	8f55                	or	a4,a4,a3
400050e0:	c398                	sw	a4,0(a5)
}
400050e2:	0001                	nop
400050e4:	4472                	lw	s0,28(sp)
400050e6:	6105                	addi	sp,sp,32
400050e8:	8082                	ret

400050ea <TRNG_SwResetCmd>:
  * 		     !
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_SwResetCmd(FunctionalState state)
{
400050ea:	1101                	addi	sp,sp,-32
400050ec:	ce22                	sw	s0,28(sp)
400050ee:	1000                	addi	s0,sp,32
400050f0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_SOFTRST_Msk, state << TRNG_CR_SOFTRST_Pos);
400050f4:	300047b7          	lui	a5,0x30004
400050f8:	439c                	lw	a5,0(a5)
400050fa:	eff7f693          	andi	a3,a5,-257
400050fe:	fec42783          	lw	a5,-20(s0)
40005102:	00879713          	slli	a4,a5,0x8
40005106:	300047b7          	lui	a5,0x30004
4000510a:	8f55                	or	a4,a4,a3
4000510c:	c398                	sw	a4,0(a5)
}
4000510e:	0001                	nop
40005110:	4472                	lw	s0,28(sp)
40005112:	6105                	addi	sp,sp,32
40005114:	8082                	ret

40005116 <TRNG_ForceGeneratorCmd>:
  * @brief     ,  FIFO 
  * @param   state    
  * @retval  void
  */
__STATIC_INLINE void TRNG_ForceGeneratorCmd(FunctionalState state)
{
40005116:	1101                	addi	sp,sp,-32
40005118:	ce22                	sw	s0,28(sp)
4000511a:	1000                	addi	s0,sp,32
4000511c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_FORCEROS_Msk, state << TRNG_CR_FORCEROS_Pos);
40005120:	300047b7          	lui	a5,0x30004
40005124:	4398                	lw	a4,0(a5)
40005126:	77fd                	lui	a5,0xfffff
40005128:	7ff78793          	addi	a5,a5,2047 # fffff7ff <__TLS0_BASE__+0xbffbf7ff>
4000512c:	00f776b3          	and	a3,a4,a5
40005130:	fec42783          	lw	a5,-20(s0)
40005134:	00b79713          	slli	a4,a5,0xb
40005138:	300047b7          	lui	a5,0x30004
4000513c:	8f55                	or	a4,a4,a3
4000513e:	c398                	sw	a4,0(a5)
}
40005140:	0001                	nop
40005142:	4472                	lw	s0,28(sp)
40005144:	6105                	addi	sp,sp,32
40005146:	8082                	ret

40005148 <TRNG_SetBlockAmountForHandler>:
  * @param   countBlock     
  * 		    
  * @retval  void
  */
__STATIC_INLINE void TRNG_SetBlockAmountForHandler(uint32_t countBlock)
{
40005148:	1101                	addi	sp,sp,-32
4000514a:	ce22                	sw	s0,28(sp)
4000514c:	1000                	addi	s0,sp,32
4000514e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TRNG_COUNTBLOCK(countBlock));

	MODIFY_REG(TRNG->CR, TRNG_CR_COUNTBLOCK_Msk, countBlock << TRNG_CR_COUNTBLOCK_Pos);
40005152:	300047b7          	lui	a5,0x30004
40005156:	4398                	lw	a4,0(a5)
40005158:	fff107b7          	lui	a5,0xfff10
4000515c:	17fd                	addi	a5,a5,-1 # fff0ffff <__TLS0_BASE__+0xbfecffff>
4000515e:	00f776b3          	and	a3,a4,a5
40005162:	fec42783          	lw	a5,-20(s0)
40005166:	01079713          	slli	a4,a5,0x10
4000516a:	300047b7          	lui	a5,0x30004
4000516e:	8f55                	or	a4,a4,a3
40005170:	c398                	sw	a4,0(a5)
}
40005172:	0001                	nop
40005174:	4472                	lw	s0,28(sp)
40005176:	6105                	addi	sp,sp,32
40005178:	8082                	ret

4000517a <TRNG_FIFOfillOnStartCmd>:
  * @brief       FIFO   
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_FIFOfillOnStartCmd(FunctionalState state)
{
4000517a:	1101                	addi	sp,sp,-32
4000517c:	ce22                	sw	s0,28(sp)
4000517e:	1000                	addi	s0,sp,32
40005180:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_FIFOFILLST_Msk, state << TRNG_CR_FIFOFILLST_Pos);
40005184:	300047b7          	lui	a5,0x30004
40005188:	4398                	lw	a4,0(a5)
4000518a:	fff007b7          	lui	a5,0xfff00
4000518e:	17fd                	addi	a5,a5,-1 # ffefffff <__TLS0_BASE__+0xbfebffff>
40005190:	00f776b3          	and	a3,a4,a5
40005194:	fec42783          	lw	a5,-20(s0)
40005198:	01479713          	slli	a4,a5,0x14
4000519c:	300047b7          	lui	a5,0x30004
400051a0:	8f55                	or	a4,a4,a3
400051a2:	c398                	sw	a4,0(a5)
}
400051a4:	0001                	nop
400051a6:	4472                	lw	s0,28(sp)
400051a8:	6105                	addi	sp,sp,32
400051aa:	8082                	ret

400051ac <TRNG_BlendMethodConfig>:
  * @brief     
  * @param   method  
  * @retval  void
  */
__STATIC_INLINE void TRNG_BlendMethodConfig(TRNG_BLENDMETHOD_TypeDef method)
{
400051ac:	1101                	addi	sp,sp,-32
400051ae:	ce22                	sw	s0,28(sp)
400051b0:	1000                	addi	s0,sp,32
400051b2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TRNG_BLENDMETHOD(method));

	MODIFY_REG(TRNG->CR, TRNG_CR_BLENDMETHOD_Msk, method << TRNG_CR_BLENDMETHOD_Pos);
400051b6:	300047b7          	lui	a5,0x30004
400051ba:	4398                	lw	a4,0(a5)
400051bc:	400007b7          	lui	a5,0x40000
400051c0:	17fd                	addi	a5,a5,-1 # 3fffffff <STACK_SIZE+0x3ffff7ff>
400051c2:	00f776b3          	and	a3,a4,a5
400051c6:	fec42783          	lw	a5,-20(s0)
400051ca:	01e79713          	slli	a4,a5,0x1e
400051ce:	300047b7          	lui	a5,0x30004
400051d2:	8f55                	or	a4,a4,a3
400051d4:	c398                	sw	a4,0(a5)
}
400051d6:	0001                	nop
400051d8:	4472                	lw	s0,28(sp)
400051da:	6105                	addi	sp,sp,32
400051dc:	8082                	ret

400051de <TRNG_GetFIFOlength>:
/**
  * @brief      32-    FIFO
  * @retval  length   32-    FIFO
  */
__STATIC_INLINE uint32_t TRNG_GetFIFOlength()
{
400051de:	1141                	addi	sp,sp,-16
400051e0:	c622                	sw	s0,12(sp)
400051e2:	0800                	addi	s0,sp,16
	return (uint32_t) READ_REG(TRNG->FIFOLEV);
400051e4:	300047b7          	lui	a5,0x30004
400051e8:	43dc                	lw	a5,4(a5)
}
400051ea:	853e                	mv	a0,a5
400051ec:	4432                	lw	s0,12(sp)
400051ee:	0141                	addi	sp,sp,16
400051f0:	8082                	ret

400051f2 <TRNG_GetFIFOValue>:
/**
  * @brief      FIFO 
  * @retval  Val    FIFO
  */
__STATIC_INLINE uint32_t TRNG_GetFIFOValue()
{
400051f2:	1141                	addi	sp,sp,-16
400051f4:	c622                	sw	s0,12(sp)
400051f6:	0800                	addi	s0,sp,16
	return (uint32_t) READ_REG(TRNG->FIFO[0].FIFO);
400051f8:	300047b7          	lui	a5,0x30004
400051fc:	0807a783          	lw	a5,128(a5) # 30004080 <STACK_SIZE+0x30003880>
}
40005200:	853e                	mv	a0,a5
40005202:	4432                	lw	s0,12(sp)
40005204:	0141                	addi	sp,sp,16
40005206:	8082                	ret

40005208 <TRNG_DeInit>:
/**
  * @brief      TRNG   
  * @retval  void
  */
void TRNG_DeInit()
{
40005208:	1141                	addi	sp,sp,-16
4000520a:	c606                	sw	ra,12(sp)
4000520c:	c422                	sw	s0,8(sp)
4000520e:	0800                	addi	s0,sp,16
	TRNG_SwResetCmd(ENABLE);
40005210:	4505                	li	a0,1
40005212:	3de1                	jal	400050ea <TRNG_SwResetCmd>

    RCU_APBRstCmd(RCU_APBRst_TRNG, DISABLE);
40005214:	4581                	li	a1,0
40005216:	4541                	li	a0,16
40005218:	3d11                	jal	4000502c <RCU_APBRstCmd>
    RCU_APBRstCmd(RCU_APBRst_TRNG, ENABLE);
4000521a:	4585                	li	a1,1
4000521c:	4541                	li	a0,16
4000521e:	3539                	jal	4000502c <RCU_APBRstCmd>

    TRNG_SwResetCmd(DISABLE);
40005220:	4501                	li	a0,0
40005222:	35e1                	jal	400050ea <TRNG_SwResetCmd>
}
40005224:	0001                	nop
40005226:	40b2                	lw	ra,12(sp)
40005228:	4422                	lw	s0,8(sp)
4000522a:	0141                	addi	sp,sp,16
4000522c:	8082                	ret

4000522e <TRNG_Init>:
  * @param   InitStruct      @ref TRNG_Init_TypeDef,
  *                         
  * @retval  void
  */
void TRNG_Init(TRNG_Init_TypeDef* InitStruct)
{
4000522e:	1101                	addi	sp,sp,-32
40005230:	ce06                	sw	ra,28(sp)
40005232:	cc22                	sw	s0,24(sp)
40005234:	1000                	addi	s0,sp,32
40005236:	fea42623          	sw	a0,-20(s0)
	TRNG_PseudorandomGeneratorCmd(InitStruct->PseudoRandomEnable);
4000523a:	fec42783          	lw	a5,-20(s0)
4000523e:	439c                	lw	a5,0(a5)
40005240:	853e                	mv	a0,a5
40005242:	3d81                	jal	40005092 <TRNG_PseudorandomGeneratorCmd>
//	TRNG_TestSourceCmd(InitStruct->TestSourceEnable);
	TRNG_BypassHandlerCmd(InitStruct->BypassHandler);
40005244:	fec42783          	lw	a5,-20(s0)
40005248:	43dc                	lw	a5,4(a5)
4000524a:	853e                	mv	a0,a5
4000524c:	3d8d                	jal	400050be <TRNG_BypassHandlerCmd>
//	TRNG_ITTestFailCmd(InitStruct->ITOnAnyTestFail);
//	TRNG_ITFIFOfullCmd(InitStruct->ITOnFIFOfull);
	TRNG_ForceGeneratorCmd(InitStruct->ForceGenerator);
4000524e:	fec42783          	lw	a5,-20(s0)
40005252:	479c                	lw	a5,8(a5)
40005254:	853e                	mv	a0,a5
40005256:	35c1                	jal	40005116 <TRNG_ForceGeneratorCmd>
//	TRNG_IgnoreHardwareTestsCmd(InitStruct->IgnoreHardwareTests);
	TRNG_SetBlockAmountForHandler(InitStruct->AmountBlocksForHandler);
40005258:	fec42783          	lw	a5,-20(s0)
4000525c:	47dc                	lw	a5,12(a5)
4000525e:	853e                	mv	a0,a5
40005260:	35e5                	jal	40005148 <TRNG_SetBlockAmountForHandler>
	TRNG_FIFOfillOnStartCmd(InitStruct->FIFOfillOnStart);
40005262:	fec42783          	lw	a5,-20(s0)
40005266:	4b9c                	lw	a5,16(a5)
40005268:	853e                	mv	a0,a5
4000526a:	3f01                	jal	4000517a <TRNG_FIFOfillOnStartCmd>
//	TRNG_RepeatTestDisableCmd(InitStruct->RepeatTestDisable);
//	TRNG_ProportionTestDisableCmd(InitStruct->ProportionTestDisable);
//	TRNG_AutoCorrelationTestDisableConfig(InitStruct->AutocorrelationTestDisable);
//	TRNG_CorrelationTestDisableConfig(InitStruct->CorrelationTestDisable);
	TRNG_BlendMethodConfig(InitStruct->BlendMethod);
4000526c:	fec42783          	lw	a5,-20(s0)
40005270:	4bdc                	lw	a5,20(a5)
40005272:	853e                	mv	a0,a5
40005274:	3f25                	jal	400051ac <TRNG_BlendMethodConfig>
	TRNG_SwResetCmd(DISABLE);
40005276:	4501                	li	a0,0
40005278:	3d8d                	jal	400050ea <TRNG_SwResetCmd>
}
4000527a:	0001                	nop
4000527c:	40f2                	lw	ra,28(sp)
4000527e:	4462                	lw	s0,24(sp)
40005280:	6105                	addi	sp,sp,32
40005282:	8082                	ret

40005284 <TRNG_StructInit>:
  * @param   InitStruct      @ref TRNG_Init_TypeDef,
  *                        
  * @retval  void
  */
void TRNG_StructInit(TRNG_Init_TypeDef* InitStruct)
{
40005284:	1101                	addi	sp,sp,-32
40005286:	ce22                	sw	s0,28(sp)
40005288:	1000                	addi	s0,sp,32
4000528a:	fea42623          	sw	a0,-20(s0)
	InitStruct->PseudoRandomEnable = DISABLE;
4000528e:	fec42783          	lw	a5,-20(s0)
40005292:	0007a023          	sw	zero,0(a5)
//	InitStruct->TestSourceEnable = DISABLE;
	InitStruct->BypassHandler = DISABLE;
40005296:	fec42783          	lw	a5,-20(s0)
4000529a:	0007a223          	sw	zero,4(a5)
//	InitStruct->ITOnAnyTestFail = DISABLE;
//	InitStruct->ITOnFIFOfull = DISABLE;
	InitStruct->ForceGenerator = DISABLE;
4000529e:	fec42783          	lw	a5,-20(s0)
400052a2:	0007a423          	sw	zero,8(a5)
//	InitStruct->IgnoreHardwareTests = DISABLE;
	InitStruct->AmountBlocksForHandler = 0x0;
400052a6:	fec42783          	lw	a5,-20(s0)
400052aa:	0007a623          	sw	zero,12(a5)
	InitStruct->FIFOfillOnStart = DISABLE;
400052ae:	fec42783          	lw	a5,-20(s0)
400052b2:	0007a823          	sw	zero,16(a5)
//	InitStruct->RepeatTestDisable = DISABLE;
//	InitStruct->ProportionTestDisable = DISABLE;
//	InitStruct->AutocorrelationTestDisable = TRNG_AUTOCORRELATIONDISABLE_Nothing;
//	InitStruct->CorrelationTestDisable = TRNG_CORRELATIONDISABLE_Nothing;
	InitStruct->BlendMethod = TRNG_BLENDMETHOD_Concatenation;
400052b6:	fec42783          	lw	a5,-20(s0)
400052ba:	0007aa23          	sw	zero,20(a5)
	InitStruct->WarmPeriod = 0x00000200;
400052be:	fec42783          	lw	a5,-20(s0)
400052c2:	20000713          	li	a4,512
400052c6:	cf98                	sw	a4,24(a5)
	InitStruct->CoolPeriod = 0x00000000;
400052c8:	fec42783          	lw	a5,-20(s0)
400052cc:	0007ae23          	sw	zero,28(a5)
	InitStruct->SamplePeriod = 0x0000001E;
400052d0:	fec42783          	lw	a5,-20(s0)
400052d4:	4779                	li	a4,30
400052d6:	d398                	sw	a4,32(a5)
}
400052d8:	0001                	nop
400052da:	4472                	lw	s0,28(sp)
400052dc:	6105                	addi	sp,sp,32
400052de:	8082                	ret

400052e0 <TRNG_GenerateKey>:
  * @param   key   ,      keyLength
  * @param   keyLength    32- 
  * @retval  void
  */
void TRNG_GenerateKey(uint32_t *key, uint32_t keyLength)
{
400052e0:	715d                	addi	sp,sp,-80
400052e2:	c686                	sw	ra,76(sp)
400052e4:	c4a2                	sw	s0,72(sp)
400052e6:	c2a6                	sw	s1,68(sp)
400052e8:	0880                	addi	s0,sp,80
400052ea:	faa42e23          	sw	a0,-68(s0)
400052ee:	fab42c23          	sw	a1,-72(s0)
	TRNG_DeInit();
400052f2:	3f19                	jal	40005208 <TRNG_DeInit>
	RCU_APBClkCmd(RCU_APBClk_TRNG, ENABLE);
400052f4:	4585                	li	a1,1
400052f6:	4541                	li	a0,16
400052f8:	39dd                	jal	40004fee <RCU_APBClkCmd>
	RCU_APBRstCmd(RCU_APBRst_TRNG, ENABLE);
400052fa:	4585                	li	a1,1
400052fc:	4541                	li	a0,16
400052fe:	333d                	jal	4000502c <RCU_APBRstCmd>
	TRNG_SwResetCmd(ENABLE);
40005300:	4505                	li	a0,1
40005302:	33e5                	jal	400050ea <TRNG_SwResetCmd>
	TRNG_Init_TypeDef trngInit;
	TRNG_StructInit(&trngInit);
40005304:	fcc40793          	addi	a5,s0,-52
40005308:	853e                	mv	a0,a5
4000530a:	3fad                	jal	40005284 <TRNG_StructInit>

	// Start filling FIFO with noise source, with conditioning, all start-up tests and wait until interrupt triggers
	trngInit.WarmPeriod       = 0x00000200; //
4000530c:	20000793          	li	a5,512
40005310:	fef42223          	sw	a5,-28(s0)
	trngInit.SamplePeriod     = 0x00000020;
40005314:	02000793          	li	a5,32
40005318:	fef42623          	sw	a5,-20(s0)
	trngInit.CoolPeriod       = 0x00000000;
4000531c:	fe042423          	sw	zero,-24(s0)
	trngInit.AmountBlocksForHandler = 0x4;
40005320:	4791                	li	a5,4
40005322:	fcf42c23          	sw	a5,-40(s0)
	trngInit.BypassHandler    = DISABLE;
40005326:	fc042823          	sw	zero,-48(s0)

	TRNG_Init(&trngInit);
4000532a:	fcc40793          	addi	a5,s0,-52
4000532e:	853e                	mv	a0,a5
40005330:	3dfd                	jal	4000522e <TRNG_Init>

	TRNG_StartCmd(ENABLE);
40005332:	4505                	li	a0,1
40005334:	3b1d                	jal	4000506a <TRNG_StartCmd>

	while (TRNG_GetFIFOlength() != keyLength) {}
40005336:	0001                	nop
40005338:	355d                	jal	400051de <TRNG_GetFIFOlength>
4000533a:	872a                	mv	a4,a0
4000533c:	fb842783          	lw	a5,-72(s0)
40005340:	fee79ce3          	bne	a5,a4,40005338 <TRNG_GenerateKey+0x58>

	TRNG_StartCmd(DISABLE);
40005344:	4501                	li	a0,0
40005346:	3315                	jal	4000506a <TRNG_StartCmd>

	while (keyLength--)
40005348:	a811                	j	4000535c <TRNG_GenerateKey+0x7c>
	{
		*key++ = TRNG_GetFIFOValue();
4000534a:	fbc42483          	lw	s1,-68(s0)
4000534e:	00448793          	addi	a5,s1,4
40005352:	faf42e23          	sw	a5,-68(s0)
40005356:	3d71                	jal	400051f2 <TRNG_GetFIFOValue>
40005358:	87aa                	mv	a5,a0
4000535a:	c09c                	sw	a5,0(s1)
	while (keyLength--)
4000535c:	fb842783          	lw	a5,-72(s0)
40005360:	fff78713          	addi	a4,a5,-1
40005364:	fae42c23          	sw	a4,-72(s0)
40005368:	f3ed                	bnez	a5,4000534a <TRNG_GenerateKey+0x6a>
	}

	TRNG_SwResetCmd(ENABLE);
4000536a:	4505                	li	a0,1
4000536c:	3bbd                	jal	400050ea <TRNG_SwResetCmd>
}
4000536e:	0001                	nop
40005370:	40b6                	lw	ra,76(sp)
40005372:	4426                	lw	s0,72(sp)
40005374:	4496                	lw	s1,68(sp)
40005376:	6161                	addi	sp,sp,80
40005378:	8082                	ret

4000537a <RCU_UARTRstCmd>:
{
4000537a:	1101                	addi	sp,sp,-32
4000537c:	ce22                	sw	s0,28(sp)
4000537e:	1000                	addi	s0,sp,32
40005380:	fea42623          	sw	a0,-20(s0)
40005384:	feb42423          	sw	a1,-24(s0)
    WRITE_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.RSTDIS, State);
40005388:	3000e6b7          	lui	a3,0x3000e
4000538c:	fe842783          	lw	a5,-24(s0)
40005390:	8b85                	andi	a5,a5,1
40005392:	0ff7f713          	zext.b	a4,a5
40005396:	fec42783          	lw	a5,-20(s0)
4000539a:	07f1                	addi	a5,a5,28
4000539c:	078a                	slli	a5,a5,0x2
4000539e:	97b6                	add	a5,a5,a3
400053a0:	8b05                	andi	a4,a4,1
400053a2:	0722                	slli	a4,a4,0x8
400053a4:	4394                	lw	a3,0(a5)
400053a6:	eff6f693          	andi	a3,a3,-257
400053aa:	8f55                	or	a4,a4,a3
400053ac:	c398                	sw	a4,0(a5)
}
400053ae:	0001                	nop
400053b0:	4472                	lw	s0,28(sp)
400053b2:	6105                	addi	sp,sp,32
400053b4:	8082                	ret

400053b6 <UART_DataWidthConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   DataWidth    
  * @retval  void
  */
__STATIC_INLINE void UART_DataWidthConfig(UART_TypeDef* UARTx, UART_DataWidth_TypeDef DataWidth)
{
400053b6:	1101                	addi	sp,sp,-32
400053b8:	ce22                	sw	s0,28(sp)
400053ba:	1000                	addi	s0,sp,32
400053bc:	fea42623          	sw	a0,-20(s0)
400053c0:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_DATA_WIDTH(DataWidth));

    WRITE_REG(UARTx->LCRH_bit.WLEN, DataWidth);
400053c4:	fe842783          	lw	a5,-24(s0)
400053c8:	8b8d                	andi	a5,a5,3
400053ca:	0ff7f713          	zext.b	a4,a5
400053ce:	fec42783          	lw	a5,-20(s0)
400053d2:	8b0d                	andi	a4,a4,3
400053d4:	0716                	slli	a4,a4,0x5
400053d6:	02c7c683          	lbu	a3,44(a5)
400053da:	f9f6f693          	andi	a3,a3,-97
400053de:	8f55                	or	a4,a4,a3
400053e0:	02e78623          	sb	a4,44(a5)
}
400053e4:	0001                	nop
400053e6:	4472                	lw	s0,28(sp)
400053e8:	6105                	addi	sp,sp,32
400053ea:	8082                	ret

400053ec <UART_StopBitConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   StopBit   -
  * @retval  void
  */
__STATIC_INLINE void UART_StopBitConfig(UART_TypeDef* UARTx, UART_StopBit_TypeDef StopBit)
{
400053ec:	1101                	addi	sp,sp,-32
400053ee:	ce22                	sw	s0,28(sp)
400053f0:	1000                	addi	s0,sp,32
400053f2:	fea42623          	sw	a0,-20(s0)
400053f6:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_STOP_BIT(StopBit));

    WRITE_REG(UARTx->LCRH_bit.STP2, StopBit);
400053fa:	fe842783          	lw	a5,-24(s0)
400053fe:	8b85                	andi	a5,a5,1
40005400:	0ff7f713          	zext.b	a4,a5
40005404:	fec42783          	lw	a5,-20(s0)
40005408:	8b05                	andi	a4,a4,1
4000540a:	070e                	slli	a4,a4,0x3
4000540c:	02c7c683          	lbu	a3,44(a5)
40005410:	9add                	andi	a3,a3,-9
40005412:	8f55                	or	a4,a4,a3
40005414:	02e78623          	sb	a4,44(a5)
}
40005418:	0001                	nop
4000541a:	4472                	lw	s0,28(sp)
4000541c:	6105                	addi	sp,sp,32
4000541e:	8082                	ret

40005420 <UART_ParityBitConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   ParityBit  
  * @retval  void
  */
__STATIC_INLINE void UART_ParityBitConfig(UART_TypeDef* UARTx, UART_ParityBit_TypeDef ParityBit)
{
40005420:	1101                	addi	sp,sp,-32
40005422:	ce22                	sw	s0,28(sp)
40005424:	1000                	addi	s0,sp,32
40005426:	fea42623          	sw	a0,-20(s0)
4000542a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_PARITY_BIT(ParityBit));

    MODIFY_REG(UARTx->LCRH, UART_LCRH_PEN_Msk | UART_LCRH_SPS_Msk | UART_LCRH_EPS_Msk, ParityBit);
4000542e:	fec42783          	lw	a5,-20(s0)
40005432:	57dc                	lw	a5,44(a5)
40005434:	f797f713          	andi	a4,a5,-135
40005438:	fe842783          	lw	a5,-24(s0)
4000543c:	8f5d                	or	a4,a4,a5
4000543e:	fec42783          	lw	a5,-20(s0)
40005442:	d7d8                	sw	a4,44(a5)
}
40005444:	0001                	nop
40005446:	4472                	lw	s0,28(sp)
40005448:	6105                	addi	sp,sp,32
4000544a:	8082                	ret

4000544c <UART_BaudDivConfig>:
  *                         0-63.  ,  IntDiv
  *                    65535,  FracDiv    0.
  * @retval  void
  */
__STATIC_INLINE void UART_BaudDivConfig(UART_TypeDef* UARTx, uint32_t IntDiv, uint32_t FracDiv)
{
4000544c:	1101                	addi	sp,sp,-32
4000544e:	ce22                	sw	s0,28(sp)
40005450:	1000                	addi	s0,sp,32
40005452:	fea42623          	sw	a0,-20(s0)
40005456:	feb42423          	sw	a1,-24(s0)
4000545a:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_INT_DIV(IntDiv));
    assert_param(IS_UART_FRAC_DIV(FracDiv));

    WRITE_REG(UARTx->IBRD, IntDiv);
4000545e:	fec42783          	lw	a5,-20(s0)
40005462:	fe842703          	lw	a4,-24(s0)
40005466:	d3d8                	sw	a4,36(a5)
    WRITE_REG(UARTx->FBRD, FracDiv);
40005468:	fec42783          	lw	a5,-20(s0)
4000546c:	fe442703          	lw	a4,-28(s0)
40005470:	d798                	sw	a4,40(a5)
}
40005472:	0001                	nop
40005474:	4472                	lw	s0,28(sp)
40005476:	6105                	addi	sp,sp,32
40005478:	8082                	ret

4000547a <UART_FIFOCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_FIFOCmd(UART_TypeDef* UARTx, FunctionalState State)
{
4000547a:	1101                	addi	sp,sp,-32
4000547c:	ce22                	sw	s0,28(sp)
4000547e:	1000                	addi	s0,sp,32
40005480:	fea42623          	sw	a0,-20(s0)
40005484:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->LCRH_bit.FEN, State);
40005488:	fe842783          	lw	a5,-24(s0)
4000548c:	8b85                	andi	a5,a5,1
4000548e:	0ff7f713          	zext.b	a4,a5
40005492:	fec42783          	lw	a5,-20(s0)
40005496:	8b05                	andi	a4,a4,1
40005498:	0712                	slli	a4,a4,0x4
4000549a:	02c7c683          	lbu	a3,44(a5)
4000549e:	9abd                	andi	a3,a3,-17
400054a0:	8f55                	or	a4,a4,a3
400054a2:	02e78623          	sb	a4,44(a5)
}
400054a6:	0001                	nop
400054a8:	4472                	lw	s0,28(sp)
400054aa:	6105                	addi	sp,sp,32
400054ac:	8082                	ret

400054ae <UART_RxCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_RxCmd(UART_TypeDef* UARTx, FunctionalState State)
{
400054ae:	1101                	addi	sp,sp,-32
400054b0:	ce22                	sw	s0,28(sp)
400054b2:	1000                	addi	s0,sp,32
400054b4:	fea42623          	sw	a0,-20(s0)
400054b8:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->CR_bit.RXE, State);
400054bc:	fe842783          	lw	a5,-24(s0)
400054c0:	8b85                	andi	a5,a5,1
400054c2:	0ff7f713          	zext.b	a4,a5
400054c6:	fec42783          	lw	a5,-20(s0)
400054ca:	8b05                	andi	a4,a4,1
400054cc:	0726                	slli	a4,a4,0x9
400054ce:	0307d683          	lhu	a3,48(a5)
400054d2:	dff6f693          	andi	a3,a3,-513
400054d6:	8f55                	or	a4,a4,a3
400054d8:	02e79823          	sh	a4,48(a5)
}
400054dc:	0001                	nop
400054de:	4472                	lw	s0,28(sp)
400054e0:	6105                	addi	sp,sp,32
400054e2:	8082                	ret

400054e4 <UART_TxCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_TxCmd(UART_TypeDef* UARTx, FunctionalState State)
{
400054e4:	1101                	addi	sp,sp,-32
400054e6:	ce22                	sw	s0,28(sp)
400054e8:	1000                	addi	s0,sp,32
400054ea:	fea42623          	sw	a0,-20(s0)
400054ee:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->CR_bit.TXE, State);
400054f2:	fe842783          	lw	a5,-24(s0)
400054f6:	8b85                	andi	a5,a5,1
400054f8:	0ff7f713          	zext.b	a4,a5
400054fc:	fec42783          	lw	a5,-20(s0)
40005500:	8b05                	andi	a4,a4,1
40005502:	0722                	slli	a4,a4,0x8
40005504:	0307d683          	lhu	a3,48(a5)
40005508:	eff6f693          	andi	a3,a3,-257
4000550c:	8f55                	or	a4,a4,a3
4000550e:	02e79823          	sh	a4,48(a5)
}
40005512:	0001                	nop
40005514:	4472                	lw	s0,28(sp)
40005516:	6105                	addi	sp,sp,32
40005518:	8082                	ret

4000551a <UART_AutoBaudConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
void UART_AutoBaudConfig(UART_TypeDef* UARTx, uint32_t BaudRate)
{
4000551a:	7179                	addi	sp,sp,-48
4000551c:	d606                	sw	ra,44(sp)
4000551e:	d422                	sw	s0,40(sp)
40005520:	d226                	sw	s1,36(sp)
40005522:	1800                	addi	s0,sp,48
40005524:	fca42e23          	sw	a0,-36(s0)
40005528:	fcb42c23          	sw	a1,-40(s0)
    UART_Num_TypeDef UARTx_Num;
    uint32_t uart_clk_freq, int_div, frac_div;

    assert_param(IS_UART_PERIPH(UARTx));

    if (UARTx == UART0) {
4000552c:	fdc42703          	lw	a4,-36(s0)
40005530:	300067b7          	lui	a5,0x30006
40005534:	00f71563          	bne	a4,a5,4000553e <UART_AutoBaudConfig+0x24>
        UARTx_Num = UART0_Num;
40005538:	fe042623          	sw	zero,-20(s0)
4000553c:	a805                	j	4000556c <UART_AutoBaudConfig+0x52>
    } else if (UARTx == UART1) {
4000553e:	fdc42703          	lw	a4,-36(s0)
40005542:	300077b7          	lui	a5,0x30007
40005546:	00f71663          	bne	a4,a5,40005552 <UART_AutoBaudConfig+0x38>
        UARTx_Num = UART1_Num;
4000554a:	4785                	li	a5,1
4000554c:	fef42623          	sw	a5,-20(s0)
40005550:	a831                	j	4000556c <UART_AutoBaudConfig+0x52>
    } else if (UARTx == UART2) {
40005552:	fdc42703          	lw	a4,-36(s0)
40005556:	300087b7          	lui	a5,0x30008
4000555a:	00f71663          	bne	a4,a5,40005566 <UART_AutoBaudConfig+0x4c>
        UARTx_Num = UART2_Num;
4000555e:	4789                	li	a5,2
40005560:	fef42623          	sw	a5,-20(s0)
40005564:	a021                	j	4000556c <UART_AutoBaudConfig+0x52>
    } else /*if (UARTx == UART3)*/ {
        UARTx_Num = UART3_Num;
40005566:	478d                	li	a5,3
40005568:	fef42623          	sw	a5,-20(s0)
    }

    uart_clk_freq = RCU_GetUARTClkFreq(UARTx_Num);
4000556c:	fec42503          	lw	a0,-20(s0)
40005570:	d10ff0ef          	jal	ra,40004a80 <RCU_GetUARTClkFreq>
40005574:	fea42423          	sw	a0,-24(s0)
    int_div = uart_clk_freq / (16 * BaudRate);
40005578:	fd842783          	lw	a5,-40(s0)
4000557c:	0792                	slli	a5,a5,0x4
4000557e:	fe842703          	lw	a4,-24(s0)
40005582:	02f757b3          	divu	a5,a4,a5
40005586:	fef42223          	sw	a5,-28(s0)
    frac_div = (uint32_t)((uart_clk_freq / (16.0f * BaudRate) - int_div) * 64.0f + 0.5f);
4000558a:	fe842503          	lw	a0,-24(s0)
4000558e:	6e5000ef          	jal	ra,40006472 <__floatunsisf>
40005592:	84aa                	mv	s1,a0
40005594:	fd842503          	lw	a0,-40(s0)
40005598:	6db000ef          	jal	ra,40006472 <__floatunsisf>
4000559c:	872a                	mv	a4,a0
4000559e:	400067b7          	lui	a5,0x40006
400055a2:	6907a583          	lw	a1,1680(a5) # 40006690 <led_sequence+0x10>
400055a6:	853a                	mv	a0,a4
400055a8:	015000ef          	jal	ra,40005dbc <__mulsf3>
400055ac:	87aa                	mv	a5,a0
400055ae:	85be                	mv	a1,a5
400055b0:	8526                	mv	a0,s1
400055b2:	2305                	jal	40005ad2 <__divsf3>
400055b4:	87aa                	mv	a5,a0
400055b6:	84be                	mv	s1,a5
400055b8:	fe442503          	lw	a0,-28(s0)
400055bc:	6b7000ef          	jal	ra,40006472 <__floatunsisf>
400055c0:	87aa                	mv	a5,a0
400055c2:	85be                	mv	a1,a5
400055c4:	8526                	mv	a0,s1
400055c6:	2cf000ef          	jal	ra,40006094 <__subsf3>
400055ca:	87aa                	mv	a5,a0
400055cc:	873e                	mv	a4,a5
400055ce:	400067b7          	lui	a5,0x40006
400055d2:	6947a583          	lw	a1,1684(a5) # 40006694 <led_sequence+0x14>
400055d6:	853a                	mv	a0,a4
400055d8:	7e4000ef          	jal	ra,40005dbc <__mulsf3>
400055dc:	87aa                	mv	a5,a0
400055de:	873e                	mv	a4,a5
400055e0:	400067b7          	lui	a5,0x40006
400055e4:	6987a583          	lw	a1,1688(a5) # 40006698 <led_sequence+0x18>
400055e8:	853a                	mv	a0,a4
400055ea:	2241                	jal	4000576a <__addsf3>
400055ec:	87aa                	mv	a5,a0
400055ee:	853e                	mv	a0,a5
400055f0:	631000ef          	jal	ra,40006420 <__fixunssfsi>
400055f4:	87aa                	mv	a5,a0
400055f6:	fef42023          	sw	a5,-32(s0)
    UART_BaudDivConfig(UARTx, int_div, frac_div);
400055fa:	fe042603          	lw	a2,-32(s0)
400055fe:	fe442583          	lw	a1,-28(s0)
40005602:	fdc42503          	lw	a0,-36(s0)
40005606:	3599                	jal	4000544c <UART_BaudDivConfig>
}
40005608:	0001                	nop
4000560a:	50b2                	lw	ra,44(sp)
4000560c:	5422                	lw	s0,40(sp)
4000560e:	5492                	lw	s1,36(sp)
40005610:	6145                	addi	sp,sp,48
40005612:	8082                	ret

40005614 <UART_DeInit>:
  * @brief      UART   
  * @param   UARTx     UART,  x=0|1|2|3
  * @retval  void
  */
void UART_DeInit(UART_TypeDef* UARTx)
{
40005614:	7179                	addi	sp,sp,-48
40005616:	d606                	sw	ra,44(sp)
40005618:	d422                	sw	s0,40(sp)
4000561a:	1800                	addi	s0,sp,48
4000561c:	fca42e23          	sw	a0,-36(s0)
    UART_Num_TypeDef UARTx_Num;

    assert_param(IS_UART_PERIPH(UARTx));

    if (UARTx == UART0) {
40005620:	fdc42703          	lw	a4,-36(s0)
40005624:	300067b7          	lui	a5,0x30006
40005628:	00f71563          	bne	a4,a5,40005632 <UART_DeInit+0x1e>
        UARTx_Num = UART0_Num;
4000562c:	fe042623          	sw	zero,-20(s0)
40005630:	a805                	j	40005660 <UART_DeInit+0x4c>
    } else if (UARTx == UART1) {
40005632:	fdc42703          	lw	a4,-36(s0)
40005636:	300077b7          	lui	a5,0x30007
4000563a:	00f71663          	bne	a4,a5,40005646 <UART_DeInit+0x32>
        UARTx_Num = UART1_Num;
4000563e:	4785                	li	a5,1
40005640:	fef42623          	sw	a5,-20(s0)
40005644:	a831                	j	40005660 <UART_DeInit+0x4c>
    } else if (UARTx == UART2) {
40005646:	fdc42703          	lw	a4,-36(s0)
4000564a:	300087b7          	lui	a5,0x30008
4000564e:	00f71663          	bne	a4,a5,4000565a <UART_DeInit+0x46>
        UARTx_Num = UART2_Num;
40005652:	4789                	li	a5,2
40005654:	fef42623          	sw	a5,-20(s0)
40005658:	a021                	j	40005660 <UART_DeInit+0x4c>
    } else /*if (UARTx == UART3)*/ {
        UARTx_Num = UART3_Num;
4000565a:	478d                	li	a5,3
4000565c:	fef42623          	sw	a5,-20(s0)
    }

    RCU_UARTRstCmd(UARTx_Num, DISABLE);
40005660:	4581                	li	a1,0
40005662:	fec42503          	lw	a0,-20(s0)
40005666:	3b11                	jal	4000537a <RCU_UARTRstCmd>
    RCU_UARTRstCmd(UARTx_Num, ENABLE);
40005668:	4585                	li	a1,1
4000566a:	fec42503          	lw	a0,-20(s0)
4000566e:	3331                	jal	4000537a <RCU_UARTRstCmd>
}
40005670:	0001                	nop
40005672:	50b2                	lw	ra,44(sp)
40005674:	5422                	lw	s0,40(sp)
40005676:	6145                	addi	sp,sp,48
40005678:	8082                	ret

4000567a <UART_Init>:
  * @param   InitStruct      @ref UART_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void UART_Init(UART_TypeDef* UARTx, UART_Init_TypeDef* InitStruct)
{
4000567a:	1101                	addi	sp,sp,-32
4000567c:	ce06                	sw	ra,28(sp)
4000567e:	cc22                	sw	s0,24(sp)
40005680:	1000                	addi	s0,sp,32
40005682:	fea42623          	sw	a0,-20(s0)
40005686:	feb42423          	sw	a1,-24(s0)
    UART_AutoBaudConfig(UARTx, InitStruct->BaudRate);
4000568a:	fe842783          	lw	a5,-24(s0)
4000568e:	47dc                	lw	a5,12(a5)
40005690:	85be                	mv	a1,a5
40005692:	fec42503          	lw	a0,-20(s0)
40005696:	3551                	jal	4000551a <UART_AutoBaudConfig>
    UART_DataWidthConfig(UARTx, InitStruct->DataWidth);
40005698:	fe842783          	lw	a5,-24(s0)
4000569c:	479c                	lw	a5,8(a5)
4000569e:	85be                	mv	a1,a5
400056a0:	fec42503          	lw	a0,-20(s0)
400056a4:	3b09                	jal	400053b6 <UART_DataWidthConfig>
    UART_StopBitConfig(UARTx, InitStruct->StopBit);
400056a6:	fe842783          	lw	a5,-24(s0)
400056aa:	439c                	lw	a5,0(a5)
400056ac:	85be                	mv	a1,a5
400056ae:	fec42503          	lw	a0,-20(s0)
400056b2:	3b2d                	jal	400053ec <UART_StopBitConfig>
    UART_ParityBitConfig(UARTx, InitStruct->ParityBit);
400056b4:	fe842783          	lw	a5,-24(s0)
400056b8:	43dc                	lw	a5,4(a5)
400056ba:	85be                	mv	a1,a5
400056bc:	fec42503          	lw	a0,-20(s0)
400056c0:	3385                	jal	40005420 <UART_ParityBitConfig>
    UART_FIFOCmd(UARTx, InitStruct->FIFO);
400056c2:	fe842783          	lw	a5,-24(s0)
400056c6:	4b9c                	lw	a5,16(a5)
400056c8:	85be                	mv	a1,a5
400056ca:	fec42503          	lw	a0,-20(s0)
400056ce:	3375                	jal	4000547a <UART_FIFOCmd>
    UART_TxCmd(UARTx, InitStruct->Tx);
400056d0:	fe842783          	lw	a5,-24(s0)
400056d4:	4f9c                	lw	a5,24(a5)
400056d6:	85be                	mv	a1,a5
400056d8:	fec42503          	lw	a0,-20(s0)
400056dc:	3521                	jal	400054e4 <UART_TxCmd>
    UART_RxCmd(UARTx, InitStruct->Rx);
400056de:	fe842783          	lw	a5,-24(s0)
400056e2:	4bdc                	lw	a5,20(a5)
400056e4:	85be                	mv	a1,a5
400056e6:	fec42503          	lw	a0,-20(s0)
400056ea:	33d1                	jal	400054ae <UART_RxCmd>
}
400056ec:	0001                	nop
400056ee:	40f2                	lw	ra,28(sp)
400056f0:	4462                	lw	s0,24(sp)
400056f2:	6105                	addi	sp,sp,32
400056f4:	8082                	ret

400056f6 <UART_StructInit>:
  * @param   InitStruct      @ref UART_Init_TypeDef,
  *                        .
  * @retval  void
  */
void UART_StructInit(UART_Init_TypeDef* InitStruct)
{
400056f6:	1101                	addi	sp,sp,-32
400056f8:	ce22                	sw	s0,28(sp)
400056fa:	1000                	addi	s0,sp,32
400056fc:	fea42623          	sw	a0,-20(s0)
    InitStruct->BaudRate = 9600;
40005700:	fec42783          	lw	a5,-20(s0)
40005704:	6709                	lui	a4,0x2
40005706:	58070713          	addi	a4,a4,1408 # 2580 <STACK_SIZE+0x1d80>
4000570a:	c7d8                	sw	a4,12(a5)
    InitStruct->DataWidth = UART_DataWidth_8;
4000570c:	fec42783          	lw	a5,-20(s0)
40005710:	470d                	li	a4,3
40005712:	c798                	sw	a4,8(a5)
    InitStruct->FIFO = DISABLE;
40005714:	fec42783          	lw	a5,-20(s0)
40005718:	0007a823          	sw	zero,16(a5) # 30008010 <STACK_SIZE+0x30007810>
    InitStruct->ParityBit = UART_ParityBit_Disable;
4000571c:	fec42783          	lw	a5,-20(s0)
40005720:	0007a223          	sw	zero,4(a5)
    InitStruct->StopBit = UART_StopBit_1;
40005724:	fec42783          	lw	a5,-20(s0)
40005728:	0007a023          	sw	zero,0(a5)
    InitStruct->Rx = DISABLE;
4000572c:	fec42783          	lw	a5,-20(s0)
40005730:	0007aa23          	sw	zero,20(a5)
    InitStruct->Tx = DISABLE;
40005734:	fec42783          	lw	a5,-20(s0)
40005738:	0007ac23          	sw	zero,24(a5)
}
4000573c:	0001                	nop
4000573e:	4472                	lw	s0,28(sp)
40005740:	6105                	addi	sp,sp,32
40005742:	8082                	ret

40005744 <memcpy>:
40005744:	832a                	mv	t1,a0
40005746:	ca09                	beqz	a2,40005758 <memcpy+0x14>
40005748:	00058383          	lb	t2,0(a1)
4000574c:	00730023          	sb	t2,0(t1)
40005750:	167d                	addi	a2,a2,-1 # 3000ffff <STACK_SIZE+0x3000f7ff>
40005752:	0305                	addi	t1,t1,1
40005754:	0585                	addi	a1,a1,1
40005756:	fa6d                	bnez	a2,40005748 <memcpy+0x4>
40005758:	8082                	ret

4000575a <memset>:
4000575a:	832a                	mv	t1,a0
4000575c:	c611                	beqz	a2,40005768 <memset+0xe>
4000575e:	00b30023          	sb	a1,0(t1)
40005762:	167d                	addi	a2,a2,-1
40005764:	0305                	addi	t1,t1,1
40005766:	fe65                	bnez	a2,4000575e <memset+0x4>
40005768:	8082                	ret

4000576a <__addsf3>:
4000576a:	00800737          	lui	a4,0x800
4000576e:	1141                	addi	sp,sp,-16
40005770:	177d                	addi	a4,a4,-1 # 7fffff <STACK_SIZE+0x7ff7ff>
40005772:	01755693          	srli	a3,a0,0x17
40005776:	0175d613          	srli	a2,a1,0x17
4000577a:	00a777b3          	and	a5,a4,a0
4000577e:	c226                	sw	s1,4(sp)
40005780:	8f6d                	and	a4,a4,a1
40005782:	c04a                	sw	s2,0(sp)
40005784:	0ff67613          	zext.b	a2,a2
40005788:	0ff6f913          	zext.b	s2,a3
4000578c:	c606                	sw	ra,12(sp)
4000578e:	c422                	sw	s0,8(sp)
40005790:	01f55493          	srli	s1,a0,0x1f
40005794:	81fd                	srli	a1,a1,0x1f
40005796:	078e                	slli	a5,a5,0x3
40005798:	070e                	slli	a4,a4,0x3
4000579a:	40c906b3          	sub	a3,s2,a2
4000579e:	04b48163          	beq	s1,a1,400057e0 <__addsf3+0x76>
400057a2:	00d05f63          	blez	a3,400057c0 <__addsf3+0x56>
400057a6:	ee31                	bnez	a2,40005802 <__addsf3+0x98>
400057a8:	12070163          	beqz	a4,400058ca <__addsf3+0x160>
400057ac:	fff68613          	addi	a2,a3,-1 # 3000dfff <STACK_SIZE+0x3000d7ff>
400057b0:	2a060e63          	beqz	a2,40005a6c <__addsf3+0x302>
400057b4:	0ff00593          	li	a1,255
400057b8:	16b68b63          	beq	a3,a1,4000592e <__addsf3+0x1c4>
400057bc:	86b2                	mv	a3,a2
400057be:	a889                	j	40005810 <__addsf3+0xa6>
400057c0:	c2f1                	beqz	a3,40005884 <__addsf3+0x11a>
400057c2:	412606b3          	sub	a3,a2,s2
400057c6:	1c091c63          	bnez	s2,4000599e <__addsf3+0x234>
400057ca:	cff5                	beqz	a5,400058c6 <__addsf3+0x15c>
400057cc:	fff68513          	addi	a0,a3,-1
400057d0:	2c050963          	beqz	a0,40005aa2 <__addsf3+0x338>
400057d4:	0ff00813          	li	a6,255
400057d8:	15068963          	beq	a3,a6,4000592a <__addsf3+0x1c0>
400057dc:	86aa                	mv	a3,a0
400057de:	a2f9                	j	400059ac <__addsf3+0x242>
400057e0:	8826                	mv	a6,s1
400057e2:	14d05863          	blez	a3,40005932 <__addsf3+0x1c8>
400057e6:	c669                	beqz	a2,400058b0 <__addsf3+0x146>
400057e8:	0ff00613          	li	a2,255
400057ec:	14c90163          	beq	s2,a2,4000592e <__addsf3+0x1c4>
400057f0:	04000637          	lui	a2,0x4000
400057f4:	8f51                	or	a4,a4,a2
400057f6:	466d                	li	a2,27
400057f8:	1ed65963          	bge	a2,a3,400059ea <__addsf3+0x280>
400057fc:	0785                	addi	a5,a5,1
400057fe:	86ca                	mv	a3,s2
40005800:	a089                	j	40005842 <__addsf3+0xd8>
40005802:	0ff00613          	li	a2,255
40005806:	12c90463          	beq	s2,a2,4000592e <__addsf3+0x1c4>
4000580a:	04000637          	lui	a2,0x4000
4000580e:	8f51                	or	a4,a4,a2
40005810:	45ed                	li	a1,27
40005812:	4605                	li	a2,1
40005814:	00d5cd63          	blt	a1,a3,4000582e <__addsf3+0xc4>
40005818:	02000613          	li	a2,32
4000581c:	8e15                	sub	a2,a2,a3
4000581e:	00c71633          	sll	a2,a4,a2
40005822:	00d756b3          	srl	a3,a4,a3
40005826:	00c03733          	snez	a4,a2
4000582a:	00e6e633          	or	a2,a3,a4
4000582e:	8f91                	sub	a5,a5,a2
40005830:	04000737          	lui	a4,0x4000
40005834:	00e7f6b3          	and	a3,a5,a4
40005838:	eacd                	bnez	a3,400058ea <__addsf3+0x180>
4000583a:	0077f713          	andi	a4,a5,7
4000583e:	86ca                	mv	a3,s2
40005840:	c749                	beqz	a4,400058ca <__addsf3+0x160>
40005842:	00f7f713          	andi	a4,a5,15
40005846:	4611                	li	a2,4
40005848:	00c70363          	beq	a4,a2,4000584e <__addsf3+0xe4>
4000584c:	0791                	addi	a5,a5,4
4000584e:	04000737          	lui	a4,0x4000
40005852:	8f7d                	and	a4,a4,a5
40005854:	cb3d                	beqz	a4,400058ca <__addsf3+0x160>
40005856:	00168513          	addi	a0,a3,1
4000585a:	0ff00713          	li	a4,255
4000585e:	8826                	mv	a6,s1
40005860:	08e50163          	beq	a0,a4,400058e2 <__addsf3+0x178>
40005864:	00679713          	slli	a4,a5,0x6
40005868:	0ff57513          	zext.b	a0,a0
4000586c:	8325                	srli	a4,a4,0x9
4000586e:	40b2                	lw	ra,12(sp)
40005870:	4422                	lw	s0,8(sp)
40005872:	055e                	slli	a0,a0,0x17
40005874:	8d59                	or	a0,a0,a4
40005876:	01f81793          	slli	a5,a6,0x1f
4000587a:	4492                	lw	s1,4(sp)
4000587c:	4902                	lw	s2,0(sp)
4000587e:	8d5d                	or	a0,a0,a5
40005880:	0141                	addi	sp,sp,16
40005882:	8082                	ret
40005884:	00190613          	addi	a2,s2,1
40005888:	0fe67613          	andi	a2,a2,254
4000588c:	14061463          	bnez	a2,400059d4 <__addsf3+0x26a>
40005890:	08091a63          	bnez	s2,40005924 <__addsf3+0x1ba>
40005894:	20078363          	beqz	a5,40005a9a <__addsf3+0x330>
40005898:	cb75                	beqz	a4,4000598c <__addsf3+0x222>
4000589a:	40e78533          	sub	a0,a5,a4
4000589e:	04000637          	lui	a2,0x4000
400058a2:	8e69                	and	a2,a2,a0
400058a4:	22060363          	beqz	a2,40005aca <__addsf3+0x360>
400058a8:	40f707b3          	sub	a5,a4,a5
400058ac:	84ae                	mv	s1,a1
400058ae:	a0bd                	j	4000591c <__addsf3+0x1b2>
400058b0:	cf09                	beqz	a4,400058ca <__addsf3+0x160>
400058b2:	fff68613          	addi	a2,a3,-1
400058b6:	1a060363          	beqz	a2,40005a5c <__addsf3+0x2f2>
400058ba:	0ff00593          	li	a1,255
400058be:	06b68863          	beq	a3,a1,4000592e <__addsf3+0x1c4>
400058c2:	86b2                	mv	a3,a2
400058c4:	bf0d                	j	400057f6 <__addsf3+0x8c>
400058c6:	84ae                	mv	s1,a1
400058c8:	87ba                	mv	a5,a4
400058ca:	0ff00713          	li	a4,255
400058ce:	838d                	srli	a5,a5,0x3
400058d0:	0ce69063          	bne	a3,a4,40005990 <__addsf3+0x226>
400058d4:	cfc1                	beqz	a5,4000596c <__addsf3+0x202>
400058d6:	4801                	li	a6,0
400058d8:	0ff00513          	li	a0,255
400058dc:	00400737          	lui	a4,0x400
400058e0:	b779                	j	4000586e <__addsf3+0x104>
400058e2:	0ff00513          	li	a0,255
400058e6:	4701                	li	a4,0
400058e8:	b759                	j	4000586e <__addsf3+0x104>
400058ea:	177d                	addi	a4,a4,-1 # 3fffff <STACK_SIZE+0x3ff7ff>
400058ec:	00e7f433          	and	s0,a5,a4
400058f0:	8522                	mv	a0,s0
400058f2:	43d000ef          	jal	ra,4000652e <__clzsi2>
400058f6:	156d                	addi	a0,a0,-5 # 27fffffb <STACK_SIZE+0x27fff7fb>
400058f8:	00a41433          	sll	s0,s0,a0
400058fc:	07254163          	blt	a0,s2,4000595e <__addsf3+0x1f4>
40005900:	412506b3          	sub	a3,a0,s2
40005904:	0685                	addi	a3,a3,1
40005906:	02000793          	li	a5,32
4000590a:	8f95                	sub	a5,a5,a3
4000590c:	00f417b3          	sll	a5,s0,a5
40005910:	00f037b3          	snez	a5,a5
40005914:	00d45433          	srl	s0,s0,a3
40005918:	8fc1                	or	a5,a5,s0
4000591a:	4681                	li	a3,0
4000591c:	0077f713          	andi	a4,a5,7
40005920:	f30d                	bnez	a4,40005842 <__addsf3+0xd8>
40005922:	b735                	j	4000584e <__addsf3+0xe4>
40005924:	14079963          	bnez	a5,40005a76 <__addsf3+0x30c>
40005928:	d75d                	beqz	a4,400058d6 <__addsf3+0x16c>
4000592a:	84ae                	mv	s1,a1
4000592c:	87ba                	mv	a5,a4
4000592e:	838d                	srli	a5,a5,0x3
40005930:	b755                	j	400058d4 <__addsf3+0x16a>
40005932:	c2b1                	beqz	a3,40005976 <__addsf3+0x20c>
40005934:	412606b3          	sub	a3,a2,s2
40005938:	0e091963          	bnez	s2,40005a2a <__addsf3+0x2c0>
4000593c:	d7d1                	beqz	a5,400058c8 <__addsf3+0x15e>
4000593e:	fff68593          	addi	a1,a3,-1
40005942:	10058d63          	beqz	a1,40005a5c <__addsf3+0x2f2>
40005946:	0ff00513          	li	a0,255
4000594a:	fea681e3          	beq	a3,a0,4000592c <__addsf3+0x1c2>
4000594e:	86ae                	mv	a3,a1
40005950:	45ed                	li	a1,27
40005952:	12d5d663          	bge	a1,a3,40005a7e <__addsf3+0x314>
40005956:	00170793          	addi	a5,a4,1
4000595a:	86b2                	mv	a3,a2
4000595c:	b5dd                	j	40005842 <__addsf3+0xd8>
4000595e:	fc0007b7          	lui	a5,0xfc000
40005962:	17fd                	addi	a5,a5,-1 # fbffffff <__TLS0_BASE__+0xbbfbffff>
40005964:	40a906b3          	sub	a3,s2,a0
40005968:	8fe1                	and	a5,a5,s0
4000596a:	bf4d                	j	4000591c <__addsf3+0x1b2>
4000596c:	8826                	mv	a6,s1
4000596e:	0ff00513          	li	a0,255
40005972:	4701                	li	a4,0
40005974:	bded                	j	4000586e <__addsf3+0x104>
40005976:	00190693          	addi	a3,s2,1
4000597a:	0fe6f613          	andi	a2,a3,254
4000597e:	ee55                	bnez	a2,40005a3a <__addsf3+0x2d0>
40005980:	0e091963          	bnez	s2,40005a72 <__addsf3+0x308>
40005984:	12078463          	beqz	a5,40005aac <__addsf3+0x342>
40005988:	12071463          	bnez	a4,40005ab0 <__addsf3+0x346>
4000598c:	838d                	srli	a5,a5,0x3
4000598e:	4681                	li	a3,0
40005990:	07a6                	slli	a5,a5,0x9
40005992:	0097d713          	srli	a4,a5,0x9
40005996:	0ff6f513          	zext.b	a0,a3
4000599a:	8826                	mv	a6,s1
4000599c:	bdc9                	j	4000586e <__addsf3+0x104>
4000599e:	0ff00513          	li	a0,255
400059a2:	f8a604e3          	beq	a2,a0,4000592a <__addsf3+0x1c0>
400059a6:	04000537          	lui	a0,0x4000
400059aa:	8fc9                	or	a5,a5,a0
400059ac:	486d                	li	a6,27
400059ae:	4505                	li	a0,1
400059b0:	00d84d63          	blt	a6,a3,400059ca <__addsf3+0x260>
400059b4:	02000513          	li	a0,32
400059b8:	8d15                	sub	a0,a0,a3
400059ba:	00a79533          	sll	a0,a5,a0
400059be:	00d7d6b3          	srl	a3,a5,a3
400059c2:	00a037b3          	snez	a5,a0
400059c6:	00f6e533          	or	a0,a3,a5
400059ca:	40a707b3          	sub	a5,a4,a0
400059ce:	8932                	mv	s2,a2
400059d0:	84ae                	mv	s1,a1
400059d2:	bdb9                	j	40005830 <__addsf3+0xc6>
400059d4:	40e78433          	sub	s0,a5,a4
400059d8:	040006b7          	lui	a3,0x4000
400059dc:	8ee1                	and	a3,a3,s0
400059de:	eabd                	bnez	a3,40005a54 <__addsf3+0x2ea>
400059e0:	f801                	bnez	s0,400058f0 <__addsf3+0x186>
400059e2:	4801                	li	a6,0
400059e4:	4501                	li	a0,0
400059e6:	4701                	li	a4,0
400059e8:	b559                	j	4000586e <__addsf3+0x104>
400059ea:	02000613          	li	a2,32
400059ee:	8e15                	sub	a2,a2,a3
400059f0:	00c71633          	sll	a2,a4,a2
400059f4:	00d75733          	srl	a4,a4,a3
400059f8:	00c036b3          	snez	a3,a2
400059fc:	8f55                	or	a4,a4,a3
400059fe:	97ba                	add	a5,a5,a4
40005a00:	04000737          	lui	a4,0x4000
40005a04:	8f7d                	and	a4,a4,a5
40005a06:	e2070ae3          	beqz	a4,4000583a <__addsf3+0xd0>
40005a0a:	00190693          	addi	a3,s2,1
40005a0e:	0ff00513          	li	a0,255
40005a12:	4701                	li	a4,0
40005a14:	e4a68de3          	beq	a3,a0,4000586e <__addsf3+0x104>
40005a18:	7e000637          	lui	a2,0x7e000
40005a1c:	0017d713          	srli	a4,a5,0x1
40005a20:	167d                	addi	a2,a2,-1 # 7dffffff <__TLS0_BASE__+0x3dfbffff>
40005a22:	8b85                	andi	a5,a5,1
40005a24:	8f71                	and	a4,a4,a2
40005a26:	8fd9                	or	a5,a5,a4
40005a28:	bdd5                	j	4000591c <__addsf3+0x1b2>
40005a2a:	0ff00593          	li	a1,255
40005a2e:	eeb60fe3          	beq	a2,a1,4000592c <__addsf3+0x1c2>
40005a32:	040005b7          	lui	a1,0x4000
40005a36:	8fcd                	or	a5,a5,a1
40005a38:	bf21                	j	40005950 <__addsf3+0x1e6>
40005a3a:	0ff00613          	li	a2,255
40005a3e:	eac682e3          	beq	a3,a2,400058e2 <__addsf3+0x178>
40005a42:	973e                	add	a4,a4,a5
40005a44:	00175793          	srli	a5,a4,0x1
40005a48:	0077f613          	andi	a2,a5,7
40005a4c:	de061be3          	bnez	a2,40005842 <__addsf3+0xd8>
40005a50:	838d                	srli	a5,a5,0x3
40005a52:	bf3d                	j	40005990 <__addsf3+0x226>
40005a54:	40f70433          	sub	s0,a4,a5
40005a58:	84ae                	mv	s1,a1
40005a5a:	bd59                	j	400058f0 <__addsf3+0x186>
40005a5c:	97ba                	add	a5,a5,a4
40005a5e:	04000737          	lui	a4,0x4000
40005a62:	8f7d                	and	a4,a4,a5
40005a64:	4689                	li	a3,2
40005a66:	4905                	li	s2,1
40005a68:	fb45                	bnez	a4,40005a18 <__addsf3+0x2ae>
40005a6a:	bbc1                	j	4000583a <__addsf3+0xd0>
40005a6c:	8f99                	sub	a5,a5,a4
40005a6e:	4905                	li	s2,1
40005a70:	b3c1                	j	40005830 <__addsf3+0xc6>
40005a72:	ea078de3          	beqz	a5,4000592c <__addsf3+0x1c2>
40005a76:	e60710e3          	bnez	a4,400058d6 <__addsf3+0x16c>
40005a7a:	838d                	srli	a5,a5,0x3
40005a7c:	bda1                	j	400058d4 <__addsf3+0x16a>
40005a7e:	02000593          	li	a1,32
40005a82:	8d95                	sub	a1,a1,a3
40005a84:	00b795b3          	sll	a1,a5,a1
40005a88:	00d7d6b3          	srl	a3,a5,a3
40005a8c:	00b037b3          	snez	a5,a1
40005a90:	8edd                	or	a3,a3,a5
40005a92:	00e687b3          	add	a5,a3,a4
40005a96:	8932                	mv	s2,a2
40005a98:	b7a5                	j	40005a00 <__addsf3+0x296>
40005a9a:	d721                	beqz	a4,400059e2 <__addsf3+0x278>
40005a9c:	84ae                	mv	s1,a1
40005a9e:	87ba                	mv	a5,a4
40005aa0:	b5f5                	j	4000598c <__addsf3+0x222>
40005aa2:	40f707b3          	sub	a5,a4,a5
40005aa6:	84ae                	mv	s1,a1
40005aa8:	4905                	li	s2,1
40005aaa:	b359                	j	40005830 <__addsf3+0xc6>
40005aac:	87ba                	mv	a5,a4
40005aae:	bdf9                	j	4000598c <__addsf3+0x222>
40005ab0:	97ba                	add	a5,a5,a4
40005ab2:	04000637          	lui	a2,0x4000
40005ab6:	8e7d                	and	a2,a2,a5
40005ab8:	4681                	li	a3,0
40005aba:	da59                	beqz	a2,40005a50 <__addsf3+0x2e6>
40005abc:	fc000737          	lui	a4,0xfc000
40005ac0:	177d                	addi	a4,a4,-1 # fbffffff <__TLS0_BASE__+0xbbfbffff>
40005ac2:	8ff9                	and	a5,a5,a4
40005ac4:	4685                	li	a3,1
40005ac6:	838d                	srli	a5,a5,0x3
40005ac8:	b5e1                	j	40005990 <__addsf3+0x226>
40005aca:	87aa                	mv	a5,a0
40005acc:	d919                	beqz	a0,400059e2 <__addsf3+0x278>
40005ace:	838d                	srli	a5,a5,0x3
40005ad0:	b5c1                	j	40005990 <__addsf3+0x226>

40005ad2 <__divsf3>:
40005ad2:	7179                	addi	sp,sp,-48
40005ad4:	01755793          	srli	a5,a0,0x17
40005ad8:	d04a                	sw	s2,32(sp)
40005ada:	ce4e                	sw	s3,28(sp)
40005adc:	d606                	sw	ra,44(sp)
40005ade:	00951993          	slli	s3,a0,0x9
40005ae2:	d422                	sw	s0,40(sp)
40005ae4:	d226                	sw	s1,36(sp)
40005ae6:	cc52                	sw	s4,24(sp)
40005ae8:	ca56                	sw	s5,20(sp)
40005aea:	c85a                	sw	s6,16(sp)
40005aec:	0ff7f793          	zext.b	a5,a5
40005af0:	0099d993          	srli	s3,s3,0x9
40005af4:	01f55913          	srli	s2,a0,0x1f
40005af8:	cff1                	beqz	a5,40005bd4 <__divsf3+0x102>
40005afa:	0ff00713          	li	a4,255
40005afe:	0ee78163          	beq	a5,a4,40005be0 <__divsf3+0x10e>
40005b02:	098e                	slli	s3,s3,0x3
40005b04:	04000737          	lui	a4,0x4000
40005b08:	00e9e9b3          	or	s3,s3,a4
40005b0c:	f8178a93          	addi	s5,a5,-127
40005b10:	4401                	li	s0,0
40005b12:	4b01                	li	s6,0
40005b14:	0175d793          	srli	a5,a1,0x17
40005b18:	00959a13          	slli	s4,a1,0x9
40005b1c:	0ff7f793          	zext.b	a5,a5
40005b20:	009a5a13          	srli	s4,s4,0x9
40005b24:	01f5d493          	srli	s1,a1,0x1f
40005b28:	c7c1                	beqz	a5,40005bb0 <__divsf3+0xde>
40005b2a:	0ff00713          	li	a4,255
40005b2e:	0ce78063          	beq	a5,a4,40005bee <__divsf3+0x11c>
40005b32:	0a0e                	slli	s4,s4,0x3
40005b34:	04000737          	lui	a4,0x4000
40005b38:	00ea6a33          	or	s4,s4,a4
40005b3c:	f8178793          	addi	a5,a5,-127
40005b40:	4601                	li	a2,0
40005b42:	46bd                	li	a3,15
40005b44:	00994733          	xor	a4,s2,s1
40005b48:	40fa8ab3          	sub	s5,s5,a5
40005b4c:	1a86eb63          	bltu	a3,s0,40005d02 <__divsf3+0x230>
40005b50:	00001697          	auipc	a3,0x1
40005b54:	b4c68693          	addi	a3,a3,-1204 # 4000669c <led_sequence+0x1c>
40005b58:	040a                	slli	s0,s0,0x2
40005b5a:	9436                	add	s0,s0,a3
40005b5c:	401c                	lw	a5,0(s0)
40005b5e:	97b6                	add	a5,a5,a3
40005b60:	8782                	jr	a5
40005b62:	0ff00793          	li	a5,255
40005b66:	4681                	li	a3,0
40005b68:	50b2                	lw	ra,44(sp)
40005b6a:	5422                	lw	s0,40(sp)
40005b6c:	01779513          	slli	a0,a5,0x17
40005b70:	8d55                	or	a0,a0,a3
40005b72:	077e                	slli	a4,a4,0x1f
40005b74:	5492                	lw	s1,36(sp)
40005b76:	5902                	lw	s2,32(sp)
40005b78:	49f2                	lw	s3,28(sp)
40005b7a:	4a62                	lw	s4,24(sp)
40005b7c:	4ad2                	lw	s5,20(sp)
40005b7e:	4b42                	lw	s6,16(sp)
40005b80:	8d59                	or	a0,a0,a4
40005b82:	6145                	addi	sp,sp,48
40005b84:	8082                	ret
40005b86:	478d                	li	a5,3
40005b88:	00fb0e63          	beq	s6,a5,40005ba4 <__divsf3+0xd2>
40005b8c:	4785                	li	a5,1
40005b8e:	0efb1563          	bne	s6,a5,40005c78 <__divsf3+0x1a6>
40005b92:	872a                	mv	a4,a0
40005b94:	4781                	li	a5,0
40005b96:	4681                	li	a3,0
40005b98:	bfc1                	j	40005b68 <__divsf3+0x96>
40005b9a:	478d                	li	a5,3
40005b9c:	8526                	mv	a0,s1
40005b9e:	89d2                	mv	s3,s4
40005ba0:	0cf61c63          	bne	a2,a5,40005c78 <__divsf3+0x1a6>
40005ba4:	4701                	li	a4,0
40005ba6:	0ff00793          	li	a5,255
40005baa:	004006b7          	lui	a3,0x400
40005bae:	bf6d                	j	40005b68 <__divsf3+0x96>
40005bb0:	080a1d63          	bnez	s4,40005c4a <__divsf3+0x178>
40005bb4:	00146413          	ori	s0,s0,1
40005bb8:	47b5                	li	a5,13
40005bba:	00994733          	xor	a4,s2,s1
40005bbe:	fa87e2e3          	bltu	a5,s0,40005b62 <__divsf3+0x90>
40005bc2:	00001697          	auipc	a3,0x1
40005bc6:	b1a68693          	addi	a3,a3,-1254 # 400066dc <led_sequence+0x5c>
40005bca:	040a                	slli	s0,s0,0x2
40005bcc:	9436                	add	s0,s0,a3
40005bce:	401c                	lw	a5,0(s0)
40005bd0:	97b6                	add	a5,a5,a3
40005bd2:	8782                	jr	a5
40005bd4:	04099b63          	bnez	s3,40005c2a <__divsf3+0x158>
40005bd8:	4411                	li	s0,4
40005bda:	4a81                	li	s5,0
40005bdc:	4b05                	li	s6,1
40005bde:	bf1d                	j	40005b14 <__divsf3+0x42>
40005be0:	04099063          	bnez	s3,40005c20 <__divsf3+0x14e>
40005be4:	4421                	li	s0,8
40005be6:	0ff00a93          	li	s5,255
40005bea:	4b09                	li	s6,2
40005bec:	b725                	j	40005b14 <__divsf3+0x42>
40005bee:	020a1363          	bnez	s4,40005c14 <__divsf3+0x142>
40005bf2:	00246413          	ori	s0,s0,2
40005bf6:	1475                	addi	s0,s0,-3
40005bf8:	46ad                	li	a3,11
40005bfa:	00994733          	xor	a4,s2,s1
40005bfe:	f886ebe3          	bltu	a3,s0,40005b94 <__divsf3+0xc2>
40005c02:	00001617          	auipc	a2,0x1
40005c06:	b1260613          	addi	a2,a2,-1262 # 40006714 <led_sequence+0x94>
40005c0a:	040a                	slli	s0,s0,0x2
40005c0c:	9432                	add	s0,s0,a2
40005c0e:	4014                	lw	a3,0(s0)
40005c10:	96b2                	add	a3,a3,a2
40005c12:	8682                	jr	a3
40005c14:	00346413          	ori	s0,s0,3
40005c18:	0ff00793          	li	a5,255
40005c1c:	460d                	li	a2,3
40005c1e:	b715                	j	40005b42 <__divsf3+0x70>
40005c20:	4431                	li	s0,12
40005c22:	0ff00a93          	li	s5,255
40005c26:	4b0d                	li	s6,3
40005c28:	b5f5                	j	40005b14 <__divsf3+0x42>
40005c2a:	854e                	mv	a0,s3
40005c2c:	c62e                	sw	a1,12(sp)
40005c2e:	101000ef          	jal	ra,4000652e <__clzsi2>
40005c32:	ffb50793          	addi	a5,a0,-5 # 3fffffb <STACK_SIZE+0x3fff7fb>
40005c36:	00f999b3          	sll	s3,s3,a5
40005c3a:	f8a00793          	li	a5,-118
40005c3e:	45b2                	lw	a1,12(sp)
40005c40:	40a78ab3          	sub	s5,a5,a0
40005c44:	4401                	li	s0,0
40005c46:	4b01                	li	s6,0
40005c48:	b5f1                	j	40005b14 <__divsf3+0x42>
40005c4a:	8552                	mv	a0,s4
40005c4c:	0e3000ef          	jal	ra,4000652e <__clzsi2>
40005c50:	ffb50793          	addi	a5,a0,-5
40005c54:	00fa1a33          	sll	s4,s4,a5
40005c58:	f8a00793          	li	a5,-118
40005c5c:	8f89                	sub	a5,a5,a0
40005c5e:	4601                	li	a2,0
40005c60:	b5cd                	j	40005b42 <__divsf3+0x70>
40005c62:	f01a8a93          	addi	s5,s5,-255
40005c66:	4789                	li	a5,2
40005c68:	854a                	mv	a0,s2
40005c6a:	f0fb1ee3          	bne	s6,a5,40005b86 <__divsf3+0xb4>
40005c6e:	872a                	mv	a4,a0
40005c70:	0ff00793          	li	a5,255
40005c74:	4681                	li	a3,0
40005c76:	bdcd                	j	40005b68 <__divsf3+0x96>
40005c78:	872a                	mv	a4,a0
40005c7a:	07fa8793          	addi	a5,s5,127
40005c7e:	04f05163          	blez	a5,40005cc0 <__divsf3+0x1ee>
40005c82:	0079f693          	andi	a3,s3,7
40005c86:	c699                	beqz	a3,40005c94 <__divsf3+0x1c2>
40005c88:	00f9f693          	andi	a3,s3,15
40005c8c:	4611                	li	a2,4
40005c8e:	00c68363          	beq	a3,a2,40005c94 <__divsf3+0x1c2>
40005c92:	0991                	addi	s3,s3,4
40005c94:	080006b7          	lui	a3,0x8000
40005c98:	00d9f6b3          	and	a3,s3,a3
40005c9c:	ca81                	beqz	a3,40005cac <__divsf3+0x1da>
40005c9e:	f80007b7          	lui	a5,0xf8000
40005ca2:	17fd                	addi	a5,a5,-1 # f7ffffff <__TLS0_BASE__+0xb7fbffff>
40005ca4:	00f9f9b3          	and	s3,s3,a5
40005ca8:	080a8793          	addi	a5,s5,128
40005cac:	0fe00693          	li	a3,254
40005cb0:	eaf6c9e3          	blt	a3,a5,40005b62 <__divsf3+0x90>
40005cb4:	00699693          	slli	a3,s3,0x6
40005cb8:	82a5                	srli	a3,a3,0x9
40005cba:	0ff7f793          	zext.b	a5,a5
40005cbe:	b56d                	j	40005b68 <__divsf3+0x96>
40005cc0:	4605                	li	a2,1
40005cc2:	c799                	beqz	a5,40005cd0 <__divsf3+0x1fe>
40005cc4:	8e1d                	sub	a2,a2,a5
40005cc6:	45ed                	li	a1,27
40005cc8:	4781                	li	a5,0
40005cca:	4681                	li	a3,0
40005ccc:	e8c5cee3          	blt	a1,a2,40005b68 <__divsf3+0x96>
40005cd0:	09ea8693          	addi	a3,s5,158
40005cd4:	00d996b3          	sll	a3,s3,a3
40005cd8:	00d036b3          	snez	a3,a3
40005cdc:	00c9d7b3          	srl	a5,s3,a2
40005ce0:	8fd5                	or	a5,a5,a3
40005ce2:	0077f693          	andi	a3,a5,7
40005ce6:	c699                	beqz	a3,40005cf4 <__divsf3+0x222>
40005ce8:	00f7f693          	andi	a3,a5,15
40005cec:	4611                	li	a2,4
40005cee:	00c68363          	beq	a3,a2,40005cf4 <__divsf3+0x222>
40005cf2:	0791                	addi	a5,a5,4
40005cf4:	040006b7          	lui	a3,0x4000
40005cf8:	8efd                	and	a3,a3,a5
40005cfa:	cad5                	beqz	a3,40005dae <__divsf3+0x2dc>
40005cfc:	4785                	li	a5,1
40005cfe:	4681                	li	a3,0
40005d00:	b5a5                	j	40005b68 <__divsf3+0x96>
40005d02:	66c1                	lui	a3,0x10
40005d04:	005a1813          	slli	a6,s4,0x5
40005d08:	16fd                	addi	a3,a3,-1 # ffff <STACK_SIZE+0xf7ff>
40005d0a:	01085593          	srli	a1,a6,0x10
40005d0e:	00d876b3          	and	a3,a6,a3
40005d12:	0749f863          	bgeu	s3,s4,40005d82 <__divsf3+0x2b0>
40005d16:	02b9d633          	divu	a2,s3,a1
40005d1a:	87ce                	mv	a5,s3
40005d1c:	1afd                	addi	s5,s5,-1
40005d1e:	4981                	li	s3,0
40005d20:	02d60533          	mul	a0,a2,a3
40005d24:	02b7f7b3          	remu	a5,a5,a1
40005d28:	07c2                	slli	a5,a5,0x10
40005d2a:	0137e7b3          	or	a5,a5,s3
40005d2e:	00a7f863          	bgeu	a5,a0,40005d3e <__divsf3+0x26c>
40005d32:	97c2                	add	a5,a5,a6
40005d34:	fff60893          	addi	a7,a2,-1
40005d38:	0707f663          	bgeu	a5,a6,40005da4 <__divsf3+0x2d2>
40005d3c:	8646                	mv	a2,a7
40005d3e:	8f89                	sub	a5,a5,a0
40005d40:	02b7d533          	divu	a0,a5,a1
40005d44:	02b7f7b3          	remu	a5,a5,a1
40005d48:	02d506b3          	mul	a3,a0,a3
40005d4c:	07c2                	slli	a5,a5,0x10
40005d4e:	02d7f263          	bgeu	a5,a3,40005d72 <__divsf3+0x2a0>
40005d52:	010785b3          	add	a1,a5,a6
40005d56:	00f5b8b3          	sltu	a7,a1,a5
40005d5a:	fff50313          	addi	t1,a0,-1
40005d5e:	87ae                	mv	a5,a1
40005d60:	00089863          	bnez	a7,40005d70 <__divsf3+0x29e>
40005d64:	00d5f663          	bgeu	a1,a3,40005d70 <__divsf3+0x29e>
40005d68:	1579                	addi	a0,a0,-2
40005d6a:	010587b3          	add	a5,a1,a6
40005d6e:	a011                	j	40005d72 <__divsf3+0x2a0>
40005d70:	851a                	mv	a0,t1
40005d72:	0642                	slli	a2,a2,0x10
40005d74:	8f95                	sub	a5,a5,a3
40005d76:	8e49                	or	a2,a2,a0
40005d78:	00f037b3          	snez	a5,a5
40005d7c:	00f669b3          	or	s3,a2,a5
40005d80:	bded                	j	40005c7a <__divsf3+0x1a8>
40005d82:	0019d793          	srli	a5,s3,0x1
40005d86:	02b7d633          	divu	a2,a5,a1
40005d8a:	09fe                	slli	s3,s3,0x1f
40005d8c:	0109d993          	srli	s3,s3,0x10
40005d90:	02d60533          	mul	a0,a2,a3
40005d94:	bf41                	j	40005d24 <__divsf3+0x252>
40005d96:	8526                	mv	a0,s1
40005d98:	872a                	mv	a4,a0
40005d9a:	bbed                	j	40005b94 <__divsf3+0xc2>
40005d9c:	4701                	li	a4,0
40005d9e:	004006b7          	lui	a3,0x400
40005da2:	b3d9                	j	40005b68 <__divsf3+0x96>
40005da4:	f8a7fce3          	bgeu	a5,a0,40005d3c <__divsf3+0x26a>
40005da8:	1679                	addi	a2,a2,-2
40005daa:	97c2                	add	a5,a5,a6
40005dac:	bf49                	j	40005d3e <__divsf3+0x26c>
40005dae:	079a                	slli	a5,a5,0x6
40005db0:	0097d693          	srli	a3,a5,0x9
40005db4:	4781                	li	a5,0
40005db6:	bb4d                	j	40005b68 <__divsf3+0x96>
40005db8:	8526                	mv	a0,s1
40005dba:	bd55                	j	40005c6e <__divsf3+0x19c>

40005dbc <__mulsf3>:
40005dbc:	7179                	addi	sp,sp,-48
40005dbe:	01755793          	srli	a5,a0,0x17
40005dc2:	cc52                	sw	s4,24(sp)
40005dc4:	ca56                	sw	s5,20(sp)
40005dc6:	00951713          	slli	a4,a0,0x9
40005dca:	d606                	sw	ra,44(sp)
40005dcc:	d422                	sw	s0,40(sp)
40005dce:	d226                	sw	s1,36(sp)
40005dd0:	d04a                	sw	s2,32(sp)
40005dd2:	ce4e                	sw	s3,28(sp)
40005dd4:	c85a                	sw	s6,16(sp)
40005dd6:	0ff7f793          	zext.b	a5,a5
40005dda:	00975a93          	srli	s5,a4,0x9
40005dde:	01f55a13          	srli	s4,a0,0x1f
40005de2:	10078b63          	beqz	a5,40005ef8 <__mulsf3+0x13c>
40005de6:	0ff00713          	li	a4,255
40005dea:	10e78d63          	beq	a5,a4,40005f04 <__mulsf3+0x148>
40005dee:	003a9713          	slli	a4,s5,0x3
40005df2:	040006b7          	lui	a3,0x4000
40005df6:	00d76ab3          	or	s5,a4,a3
40005dfa:	f8178493          	addi	s1,a5,-127
40005dfe:	4901                	li	s2,0
40005e00:	4b01                	li	s6,0
40005e02:	0175d793          	srli	a5,a1,0x17
40005e06:	00959413          	slli	s0,a1,0x9
40005e0a:	0ff7f793          	zext.b	a5,a5
40005e0e:	8025                	srli	s0,s0,0x9
40005e10:	01f5d993          	srli	s3,a1,0x1f
40005e14:	c7f9                	beqz	a5,40005ee2 <__mulsf3+0x126>
40005e16:	0ff00713          	li	a4,255
40005e1a:	06e78263          	beq	a5,a4,40005e7e <__mulsf3+0xc2>
40005e1e:	f8178793          	addi	a5,a5,-127
40005e22:	00978533          	add	a0,a5,s1
40005e26:	040e                	slli	s0,s0,0x3
40005e28:	04000737          	lui	a4,0x4000
40005e2c:	47a9                	li	a5,10
40005e2e:	8c59                	or	s0,s0,a4
40005e30:	4681                	li	a3,0
40005e32:	00150493          	addi	s1,a0,1
40005e36:	0f27cf63          	blt	a5,s2,40005f34 <__mulsf3+0x178>
40005e3a:	013a45b3          	xor	a1,s4,s3
40005e3e:	4709                	li	a4,2
40005e40:	882e                	mv	a6,a1
40005e42:	05274c63          	blt	a4,s2,40005e9a <__mulsf3+0xde>
40005e46:	197d                	addi	s2,s2,-1
40005e48:	4605                	li	a2,1
40005e4a:	13266c63          	bltu	a2,s2,40005f82 <__mulsf3+0x1c6>
40005e4e:	0ce68263          	beq	a3,a4,40005f12 <__mulsf3+0x156>
40005e52:	4785                	li	a5,1
40005e54:	85c2                	mv	a1,a6
40005e56:	06f69463          	bne	a3,a5,40005ebe <__mulsf3+0x102>
40005e5a:	4781                	li	a5,0
40005e5c:	4701                	li	a4,0
40005e5e:	50b2                	lw	ra,44(sp)
40005e60:	5422                	lw	s0,40(sp)
40005e62:	01779513          	slli	a0,a5,0x17
40005e66:	8d59                	or	a0,a0,a4
40005e68:	01f59793          	slli	a5,a1,0x1f
40005e6c:	5492                	lw	s1,36(sp)
40005e6e:	5902                	lw	s2,32(sp)
40005e70:	49f2                	lw	s3,28(sp)
40005e72:	4a62                	lw	s4,24(sp)
40005e74:	4ad2                	lw	s5,20(sp)
40005e76:	4b42                	lw	s6,16(sp)
40005e78:	8d5d                	or	a0,a0,a5
40005e7a:	6145                	addi	sp,sp,48
40005e7c:	8082                	ret
40005e7e:	0ff48513          	addi	a0,s1,255
40005e82:	cc49                	beqz	s0,40005f1c <__mulsf3+0x160>
40005e84:	013a45b3          	xor	a1,s4,s3
40005e88:	00396913          	ori	s2,s2,3
40005e8c:	4729                	li	a4,10
40005e8e:	882e                	mv	a6,a1
40005e90:	10048493          	addi	s1,s1,256
40005e94:	1f274763          	blt	a4,s2,40006082 <__mulsf3+0x2c6>
40005e98:	468d                	li	a3,3
40005e9a:	4705                	li	a4,1
40005e9c:	01271733          	sll	a4,a4,s2
40005ea0:	53077613          	andi	a2,a4,1328
40005ea4:	ce19                	beqz	a2,40005ec2 <__mulsf3+0x106>
40005ea6:	4789                	li	a5,2
40005ea8:	06fb0563          	beq	s6,a5,40005f12 <__mulsf3+0x156>
40005eac:	478d                	li	a5,3
40005eae:	02fb0463          	beq	s6,a5,40005ed6 <__mulsf3+0x11a>
40005eb2:	86da                	mv	a3,s6
40005eb4:	4785                	li	a5,1
40005eb6:	8456                	mv	s0,s5
40005eb8:	85c2                	mv	a1,a6
40005eba:	faf680e3          	beq	a3,a5,40005e5a <__mulsf3+0x9e>
40005ebe:	8526                	mv	a0,s1
40005ec0:	a235                	j	40005fec <__mulsf3+0x230>
40005ec2:	24077793          	andi	a5,a4,576
40005ec6:	eb81                	bnez	a5,40005ed6 <__mulsf3+0x11a>
40005ec8:	08877713          	andi	a4,a4,136
40005ecc:	cb5d                	beqz	a4,40005f82 <__mulsf3+0x1c6>
40005ece:	884e                	mv	a6,s3
40005ed0:	8aa2                	mv	s5,s0
40005ed2:	8b36                	mv	s6,a3
40005ed4:	bfc9                	j	40005ea6 <__mulsf3+0xea>
40005ed6:	4581                	li	a1,0
40005ed8:	0ff00793          	li	a5,255
40005edc:	00400737          	lui	a4,0x400
40005ee0:	bfbd                	j	40005e5e <__mulsf3+0xa2>
40005ee2:	ec3d                	bnez	s0,40005f60 <__mulsf3+0x1a4>
40005ee4:	8526                	mv	a0,s1
40005ee6:	00196913          	ori	s2,s2,1
40005eea:	47a9                	li	a5,10
40005eec:	4685                	li	a3,1
40005eee:	00150493          	addi	s1,a0,1
40005ef2:	f527d4e3          	bge	a5,s2,40005e3a <__mulsf3+0x7e>
40005ef6:	a83d                	j	40005f34 <__mulsf3+0x178>
40005ef8:	040a9563          	bnez	s5,40005f42 <__mulsf3+0x186>
40005efc:	4911                	li	s2,4
40005efe:	4481                	li	s1,0
40005f00:	4b05                	li	s6,1
40005f02:	b701                	j	40005e02 <__mulsf3+0x46>
40005f04:	020a9a63          	bnez	s5,40005f38 <__mulsf3+0x17c>
40005f08:	4921                	li	s2,8
40005f0a:	0ff00493          	li	s1,255
40005f0e:	4b09                	li	s6,2
40005f10:	bdcd                	j	40005e02 <__mulsf3+0x46>
40005f12:	85c2                	mv	a1,a6
40005f14:	0ff00793          	li	a5,255
40005f18:	4701                	li	a4,0
40005f1a:	b791                	j	40005e5e <__mulsf3+0xa2>
40005f1c:	00296913          	ori	s2,s2,2
40005f20:	47a9                	li	a5,10
40005f22:	10048493          	addi	s1,s1,256
40005f26:	4739                	li	a4,14
40005f28:	4689                	li	a3,2
40005f2a:	f127d8e3          	bge	a5,s2,40005e3a <__mulsf3+0x7e>
40005f2e:	47ad                	li	a5,11
40005f30:	f8f70fe3          	beq	a4,a5,40005ece <__mulsf3+0x112>
40005f34:	8852                	mv	a6,s4
40005f36:	bf85                	j	40005ea6 <__mulsf3+0xea>
40005f38:	4931                	li	s2,12
40005f3a:	0ff00493          	li	s1,255
40005f3e:	4b0d                	li	s6,3
40005f40:	b5c9                	j	40005e02 <__mulsf3+0x46>
40005f42:	8556                	mv	a0,s5
40005f44:	c62e                	sw	a1,12(sp)
40005f46:	23e5                	jal	4000652e <__clzsi2>
40005f48:	ffb50793          	addi	a5,a0,-5
40005f4c:	00fa9ab3          	sll	s5,s5,a5
40005f50:	f8a00793          	li	a5,-118
40005f54:	45b2                	lw	a1,12(sp)
40005f56:	40a784b3          	sub	s1,a5,a0
40005f5a:	4901                	li	s2,0
40005f5c:	4b01                	li	s6,0
40005f5e:	b555                	j	40005e02 <__mulsf3+0x46>
40005f60:	8522                	mv	a0,s0
40005f62:	23f1                	jal	4000652e <__clzsi2>
40005f64:	40a487b3          	sub	a5,s1,a0
40005f68:	ffb50713          	addi	a4,a0,-5
40005f6c:	f8a78513          	addi	a0,a5,-118
40005f70:	47a9                	li	a5,10
40005f72:	00e41433          	sll	s0,s0,a4
40005f76:	4681                	li	a3,0
40005f78:	00150493          	addi	s1,a0,1
40005f7c:	eb27dfe3          	bge	a5,s2,40005e3a <__mulsf3+0x7e>
40005f80:	bf55                	j	40005f34 <__mulsf3+0x178>
40005f82:	68c1                	lui	a7,0x10
40005f84:	fff88793          	addi	a5,a7,-1 # ffff <STACK_SIZE+0xf7ff>
40005f88:	010ad613          	srli	a2,s5,0x10
40005f8c:	01045813          	srli	a6,s0,0x10
40005f90:	00fafab3          	and	s5,s5,a5
40005f94:	8fe1                	and	a5,a5,s0
40005f96:	035786b3          	mul	a3,a5,s5
40005f9a:	02f607b3          	mul	a5,a2,a5
40005f9e:	0106d713          	srli	a4,a3,0x10
40005fa2:	03580ab3          	mul	s5,a6,s5
40005fa6:	9abe                	add	s5,s5,a5
40005fa8:	9756                	add	a4,a4,s5
40005faa:	03060633          	mul	a2,a2,a6
40005fae:	00f77363          	bgeu	a4,a5,40005fb4 <__mulsf3+0x1f8>
40005fb2:	9646                	add	a2,a2,a7
40005fb4:	6841                	lui	a6,0x10
40005fb6:	187d                	addi	a6,a6,-1 # ffff <STACK_SIZE+0xf7ff>
40005fb8:	010777b3          	and	a5,a4,a6
40005fbc:	0106f6b3          	and	a3,a3,a6
40005fc0:	07c2                	slli	a5,a5,0x10
40005fc2:	97b6                	add	a5,a5,a3
40005fc4:	00679693          	slli	a3,a5,0x6
40005fc8:	01075413          	srli	s0,a4,0x10
40005fcc:	83e9                	srli	a5,a5,0x1a
40005fce:	00d03733          	snez	a4,a3
40005fd2:	9432                	add	s0,s0,a2
40005fd4:	8fd9                	or	a5,a5,a4
40005fd6:	041a                	slli	s0,s0,0x6
40005fd8:	8c5d                	or	s0,s0,a5
40005fda:	080007b7          	lui	a5,0x8000
40005fde:	8fe1                	and	a5,a5,s0
40005fe0:	c791                	beqz	a5,40005fec <__mulsf3+0x230>
40005fe2:	00145793          	srli	a5,s0,0x1
40005fe6:	8805                	andi	s0,s0,1
40005fe8:	8c5d                	or	s0,s0,a5
40005fea:	8526                	mv	a0,s1
40005fec:	07f50793          	addi	a5,a0,127
40005ff0:	02f05f63          	blez	a5,4000602e <__mulsf3+0x272>
40005ff4:	00747713          	andi	a4,s0,7
40005ff8:	c719                	beqz	a4,40006006 <__mulsf3+0x24a>
40005ffa:	00f47713          	andi	a4,s0,15
40005ffe:	4691                	li	a3,4
40006000:	00d70363          	beq	a4,a3,40006006 <__mulsf3+0x24a>
40006004:	0411                	addi	s0,s0,4
40006006:	08000737          	lui	a4,0x8000
4000600a:	8f61                	and	a4,a4,s0
4000600c:	c719                	beqz	a4,4000601a <__mulsf3+0x25e>
4000600e:	f80007b7          	lui	a5,0xf8000
40006012:	17fd                	addi	a5,a5,-1 # f7ffffff <__TLS0_BASE__+0xb7fbffff>
40006014:	8c7d                	and	s0,s0,a5
40006016:	08050793          	addi	a5,a0,128
4000601a:	0fe00713          	li	a4,254
4000601e:	04f74963          	blt	a4,a5,40006070 <__mulsf3+0x2b4>
40006022:	00641713          	slli	a4,s0,0x6
40006026:	8325                	srli	a4,a4,0x9
40006028:	0ff7f793          	zext.b	a5,a5
4000602c:	bd0d                	j	40005e5e <__mulsf3+0xa2>
4000602e:	4685                	li	a3,1
40006030:	c799                	beqz	a5,4000603e <__mulsf3+0x282>
40006032:	8e9d                	sub	a3,a3,a5
40006034:	466d                	li	a2,27
40006036:	4781                	li	a5,0
40006038:	4701                	li	a4,0
4000603a:	e2d642e3          	blt	a2,a3,40005e5e <__mulsf3+0xa2>
4000603e:	09e50713          	addi	a4,a0,158
40006042:	00e41733          	sll	a4,s0,a4
40006046:	00e03733          	snez	a4,a4
4000604a:	00d457b3          	srl	a5,s0,a3
4000604e:	8fd9                	or	a5,a5,a4
40006050:	0077f713          	andi	a4,a5,7
40006054:	c719                	beqz	a4,40006062 <__mulsf3+0x2a6>
40006056:	00f7f713          	andi	a4,a5,15
4000605a:	4691                	li	a3,4
4000605c:	00d70363          	beq	a4,a3,40006062 <__mulsf3+0x2a6>
40006060:	0791                	addi	a5,a5,4
40006062:	04000737          	lui	a4,0x4000
40006066:	8f7d                	and	a4,a4,a5
40006068:	cb01                	beqz	a4,40006078 <__mulsf3+0x2bc>
4000606a:	4785                	li	a5,1
4000606c:	4701                	li	a4,0
4000606e:	bbc5                	j	40005e5e <__mulsf3+0xa2>
40006070:	0ff00793          	li	a5,255
40006074:	4701                	li	a4,0
40006076:	b3e5                	j	40005e5e <__mulsf3+0xa2>
40006078:	079a                	slli	a5,a5,0x6
4000607a:	0097d713          	srli	a4,a5,0x9
4000607e:	4781                	li	a5,0
40006080:	bbf9                	j	40005e5e <__mulsf3+0xa2>
40006082:	46bd                	li	a3,15
40006084:	4581                	li	a1,0
40006086:	00400737          	lui	a4,0x400
4000608a:	dcd90ae3          	beq	s2,a3,40005e5e <__mulsf3+0xa2>
4000608e:	472d                	li	a4,11
40006090:	468d                	li	a3,3
40006092:	bd71                	j	40005f2e <__mulsf3+0x172>

40006094 <__subsf3>:
40006094:	008007b7          	lui	a5,0x800
40006098:	1141                	addi	sp,sp,-16
4000609a:	17fd                	addi	a5,a5,-1 # 7fffff <STACK_SIZE+0x7ff7ff>
4000609c:	0175d613          	srli	a2,a1,0x17
400060a0:	00a7f733          	and	a4,a5,a0
400060a4:	01755693          	srli	a3,a0,0x17
400060a8:	8fed                	and	a5,a5,a1
400060aa:	c226                	sw	s1,4(sp)
400060ac:	c04a                	sw	s2,0(sp)
400060ae:	01f55493          	srli	s1,a0,0x1f
400060b2:	c606                	sw	ra,12(sp)
400060b4:	c422                	sw	s0,8(sp)
400060b6:	0ff67613          	zext.b	a2,a2
400060ba:	0ff00513          	li	a0,255
400060be:	0ff6f913          	zext.b	s2,a3
400060c2:	8826                	mv	a6,s1
400060c4:	070e                	slli	a4,a4,0x3
400060c6:	81fd                	srli	a1,a1,0x1f
400060c8:	00379693          	slli	a3,a5,0x3
400060cc:	04a60363          	beq	a2,a0,40006112 <__subsf3+0x7e>
400060d0:	0015c593          	xori	a1,a1,1
400060d4:	40c907b3          	sub	a5,s2,a2
400060d8:	00b48f63          	beq	s1,a1,400060f6 <__subsf3+0x62>
400060dc:	30f05a63          	blez	a5,400063f0 <__subsf3+0x35c>
400060e0:	e235                	bnez	a2,40006144 <__subsf3+0xb0>
400060e2:	14068f63          	beqz	a3,40006240 <__subsf3+0x1ac>
400060e6:	fff78613          	addi	a2,a5,-1
400060ea:	2a060263          	beqz	a2,4000638e <__subsf3+0x2fa>
400060ee:	02a78f63          	beq	a5,a0,4000612c <__subsf3+0x98>
400060f2:	87b2                	mv	a5,a2
400060f4:	a8a9                	j	4000614e <__subsf3+0xba>
400060f6:	30f05963          	blez	a5,40006408 <__subsf3+0x374>
400060fa:	ca7d                	beqz	a2,400061f0 <__subsf3+0x15c>
400060fc:	02a90863          	beq	s2,a0,4000612c <__subsf3+0x98>
40006100:	04000637          	lui	a2,0x4000
40006104:	8ed1                	or	a3,a3,a2
40006106:	466d                	li	a2,27
40006108:	14f65263          	bge	a2,a5,4000624c <__subsf3+0x1b8>
4000610c:	0705                	addi	a4,a4,1 # 400001 <STACK_SIZE+0x3ff801>
4000610e:	87ca                	mv	a5,s2
40006110:	a88d                	j	40006182 <__subsf3+0xee>
40006112:	f0190793          	addi	a5,s2,-255
40006116:	e6d5                	bnez	a3,400061c2 <__subsf3+0x12e>
40006118:	0015c593          	xori	a1,a1,1
4000611c:	0eb48363          	beq	s1,a1,40006202 <__subsf3+0x16e>
40006120:	18078d63          	beqz	a5,400062ba <__subsf3+0x226>
40006124:	10090963          	beqz	s2,40006236 <__subsf3+0x1a2>
40006128:	84ae                	mv	s1,a1
4000612a:	8736                	mv	a4,a3
4000612c:	830d                	srli	a4,a4,0x3
4000612e:	0014f813          	andi	a6,s1,1
40006132:	0ff00513          	li	a0,255
40006136:	cb3d                	beqz	a4,400061ac <__subsf3+0x118>
40006138:	4801                	li	a6,0
4000613a:	0ff00513          	li	a0,255
4000613e:	00400737          	lui	a4,0x400
40006142:	a0ad                	j	400061ac <__subsf3+0x118>
40006144:	fea904e3          	beq	s2,a0,4000612c <__subsf3+0x98>
40006148:	04000637          	lui	a2,0x4000
4000614c:	8ed1                	or	a3,a3,a2
4000614e:	45ed                	li	a1,27
40006150:	4605                	li	a2,1
40006152:	00f5cd63          	blt	a1,a5,4000616c <__subsf3+0xd8>
40006156:	02000613          	li	a2,32
4000615a:	8e1d                	sub	a2,a2,a5
4000615c:	00c69633          	sll	a2,a3,a2
40006160:	00f6d6b3          	srl	a3,a3,a5
40006164:	00c037b3          	snez	a5,a2
40006168:	00f6e633          	or	a2,a3,a5
4000616c:	8f11                	sub	a4,a4,a2
4000616e:	040007b7          	lui	a5,0x4000
40006172:	00f776b3          	and	a3,a4,a5
40006176:	10069463          	bnez	a3,4000627e <__subsf3+0x1ea>
4000617a:	00777693          	andi	a3,a4,7
4000617e:	87ca                	mv	a5,s2
40006180:	c2e1                	beqz	a3,40006240 <__subsf3+0x1ac>
40006182:	00f77693          	andi	a3,a4,15
40006186:	4611                	li	a2,4
40006188:	00c68363          	beq	a3,a2,4000618e <__subsf3+0xfa>
4000618c:	0711                	addi	a4,a4,4 # 400004 <STACK_SIZE+0x3ff804>
4000618e:	040006b7          	lui	a3,0x4000
40006192:	8ef9                	and	a3,a3,a4
40006194:	c6d5                	beqz	a3,40006240 <__subsf3+0x1ac>
40006196:	0785                	addi	a5,a5,1 # 4000001 <STACK_SIZE+0x3fff801>
40006198:	0ff00693          	li	a3,255
4000619c:	0014f813          	andi	a6,s1,1
400061a0:	0cd78b63          	beq	a5,a3,40006276 <__subsf3+0x1e2>
400061a4:	071a                	slli	a4,a4,0x6
400061a6:	0ff7f513          	zext.b	a0,a5
400061aa:	8325                	srli	a4,a4,0x9
400061ac:	40b2                	lw	ra,12(sp)
400061ae:	4422                	lw	s0,8(sp)
400061b0:	055e                	slli	a0,a0,0x17
400061b2:	8d59                	or	a0,a0,a4
400061b4:	01f81793          	slli	a5,a6,0x1f
400061b8:	4492                	lw	s1,4(sp)
400061ba:	4902                	lw	s2,0(sp)
400061bc:	8d5d                	or	a0,a0,a5
400061be:	0141                	addi	sp,sp,16
400061c0:	8082                	ret
400061c2:	f4b49fe3          	bne	s1,a1,40006120 <__subsf3+0x8c>
400061c6:	c3b9                	beqz	a5,4000620c <__subsf3+0x178>
400061c8:	1c091163          	bnez	s2,4000638a <__subsf3+0x2f6>
400061cc:	0ff00793          	li	a5,255
400061d0:	c73d                	beqz	a4,4000623e <__subsf3+0x1aa>
400061d2:	fff78593          	addi	a1,a5,-1
400061d6:	12058963          	beqz	a1,40006308 <__subsf3+0x274>
400061da:	0ff00513          	li	a0,255
400061de:	1aa78663          	beq	a5,a0,4000638a <__subsf3+0x2f6>
400061e2:	47ed                	li	a5,27
400061e4:	1ab7db63          	bge	a5,a1,4000639a <__subsf3+0x306>
400061e8:	00168713          	addi	a4,a3,1 # 4000001 <STACK_SIZE+0x3fff801>
400061ec:	87b2                	mv	a5,a2
400061ee:	bf51                	j	40006182 <__subsf3+0xee>
400061f0:	caa1                	beqz	a3,40006240 <__subsf3+0x1ac>
400061f2:	fff78613          	addi	a2,a5,-1
400061f6:	10060963          	beqz	a2,40006308 <__subsf3+0x274>
400061fa:	f2a789e3          	beq	a5,a0,4000612c <__subsf3+0x98>
400061fe:	87b2                	mv	a5,a2
40006200:	b719                	j	40006106 <__subsf3+0x72>
40006202:	c789                	beqz	a5,4000620c <__subsf3+0x178>
40006204:	fc0904e3          	beqz	s2,400061cc <__subsf3+0x138>
40006208:	4701                	li	a4,0
4000620a:	b70d                	j	4000612c <__subsf3+0x98>
4000620c:	00190793          	addi	a5,s2,1
40006210:	0fe7f613          	andi	a2,a5,254
40006214:	14061563          	bnez	a2,4000635e <__subsf3+0x2ca>
40006218:	16091863          	bnez	s2,40006388 <__subsf3+0x2f4>
4000621c:	1a070663          	beqz	a4,400063c8 <__subsf3+0x334>
40006220:	1a069663          	bnez	a3,400063cc <__subsf3+0x338>
40006224:	830d                	srli	a4,a4,0x3
40006226:	4781                	li	a5,0
40006228:	0726                	slli	a4,a4,0x9
4000622a:	8325                	srli	a4,a4,0x9
4000622c:	0ff7f513          	zext.b	a0,a5
40006230:	0014f813          	andi	a6,s1,1
40006234:	bfa5                	j	400061ac <__subsf3+0x118>
40006236:	0ff00793          	li	a5,255
4000623a:	eb65                	bnez	a4,4000632a <__subsf3+0x296>
4000623c:	84ae                	mv	s1,a1
4000623e:	8736                	mv	a4,a3
40006240:	0ff00693          	li	a3,255
40006244:	830d                	srli	a4,a4,0x3
40006246:	eed784e3          	beq	a5,a3,4000612e <__subsf3+0x9a>
4000624a:	bff9                	j	40006228 <__subsf3+0x194>
4000624c:	02000613          	li	a2,32
40006250:	8e1d                	sub	a2,a2,a5
40006252:	00c69633          	sll	a2,a3,a2
40006256:	00c03633          	snez	a2,a2
4000625a:	00f6d6b3          	srl	a3,a3,a5
4000625e:	8ed1                	or	a3,a3,a2
40006260:	9736                	add	a4,a4,a3
40006262:	040007b7          	lui	a5,0x4000
40006266:	8ff9                	and	a5,a5,a4
40006268:	db89                	beqz	a5,4000617a <__subsf3+0xe6>
4000626a:	00190793          	addi	a5,s2,1
4000626e:	0ff00693          	li	a3,255
40006272:	0ad79363          	bne	a5,a3,40006318 <__subsf3+0x284>
40006276:	0ff00513          	li	a0,255
4000627a:	4701                	li	a4,0
4000627c:	bf05                	j	400061ac <__subsf3+0x118>
4000627e:	17fd                	addi	a5,a5,-1 # 3ffffff <STACK_SIZE+0x3fff7ff>
40006280:	00f77433          	and	s0,a4,a5
40006284:	8522                	mv	a0,s0
40006286:	2465                	jal	4000652e <__clzsi2>
40006288:	ffb50793          	addi	a5,a0,-5
4000628c:	00f41433          	sll	s0,s0,a5
40006290:	0527ca63          	blt	a5,s2,400062e4 <__subsf3+0x250>
40006294:	412787b3          	sub	a5,a5,s2
40006298:	0785                	addi	a5,a5,1
4000629a:	02000713          	li	a4,32
4000629e:	8f1d                	sub	a4,a4,a5
400062a0:	00e41733          	sll	a4,s0,a4
400062a4:	00e03733          	snez	a4,a4
400062a8:	00f45433          	srl	s0,s0,a5
400062ac:	8f41                	or	a4,a4,s0
400062ae:	4781                	li	a5,0
400062b0:	00777693          	andi	a3,a4,7
400062b4:	ec0697e3          	bnez	a3,40006182 <__subsf3+0xee>
400062b8:	bdd9                	j	4000618e <__subsf3+0xfa>
400062ba:	00190793          	addi	a5,s2,1
400062be:	0fe7f793          	andi	a5,a5,254
400062c2:	eb85                	bnez	a5,400062f2 <__subsf3+0x25e>
400062c4:	0a091a63          	bnez	s2,40006378 <__subsf3+0x2e4>
400062c8:	cf65                	beqz	a4,400063c0 <__subsf3+0x32c>
400062ca:	dea9                	beqz	a3,40006224 <__subsf3+0x190>
400062cc:	40d707b3          	sub	a5,a4,a3
400062d0:	04000637          	lui	a2,0x4000
400062d4:	8e7d                	and	a2,a2,a5
400062d6:	10060863          	beqz	a2,400063e6 <__subsf3+0x352>
400062da:	40e68733          	sub	a4,a3,a4
400062de:	4781                	li	a5,0
400062e0:	84ae                	mv	s1,a1
400062e2:	b7f9                	j	400062b0 <__subsf3+0x21c>
400062e4:	fc000737          	lui	a4,0xfc000
400062e8:	177d                	addi	a4,a4,-1 # fbffffff <__TLS0_BASE__+0xbbfbffff>
400062ea:	40f907b3          	sub	a5,s2,a5
400062ee:	8f61                	and	a4,a4,s0
400062f0:	b7c1                	j	400062b0 <__subsf3+0x21c>
400062f2:	40d70433          	sub	s0,a4,a3
400062f6:	040007b7          	lui	a5,0x4000
400062fa:	8fe1                	and	a5,a5,s0
400062fc:	e3d1                	bnez	a5,40006380 <__subsf3+0x2ec>
400062fe:	f059                	bnez	s0,40006284 <__subsf3+0x1f0>
40006300:	4801                	li	a6,0
40006302:	4501                	li	a0,0
40006304:	4701                	li	a4,0
40006306:	b55d                	j	400061ac <__subsf3+0x118>
40006308:	9736                	add	a4,a4,a3
4000630a:	040006b7          	lui	a3,0x4000
4000630e:	8ef9                	and	a3,a3,a4
40006310:	4789                	li	a5,2
40006312:	4905                	li	s2,1
40006314:	e60683e3          	beqz	a3,4000617a <__subsf3+0xe6>
40006318:	7e000637          	lui	a2,0x7e000
4000631c:	00175693          	srli	a3,a4,0x1
40006320:	167d                	addi	a2,a2,-1 # 7dffffff <__TLS0_BASE__+0x3dfbffff>
40006322:	8b05                	andi	a4,a4,1
40006324:	8ef1                	and	a3,a3,a2
40006326:	8f55                	or	a4,a4,a3
40006328:	b761                	j	400062b0 <__subsf3+0x21c>
4000632a:	fff78513          	addi	a0,a5,-1 # 3ffffff <STACK_SIZE+0x3fff7ff>
4000632e:	c541                	beqz	a0,400063b6 <__subsf3+0x322>
40006330:	0ff00813          	li	a6,255
40006334:	84ae                	mv	s1,a1
40006336:	05078a63          	beq	a5,a6,4000638a <__subsf3+0x2f6>
4000633a:	45ed                	li	a1,27
4000633c:	4785                	li	a5,1
4000633e:	00a5cc63          	blt	a1,a0,40006356 <__subsf3+0x2c2>
40006342:	02000793          	li	a5,32
40006346:	8f89                	sub	a5,a5,a0
40006348:	00f717b3          	sll	a5,a4,a5
4000634c:	00a75533          	srl	a0,a4,a0
40006350:	00f037b3          	snez	a5,a5
40006354:	8fc9                	or	a5,a5,a0
40006356:	40f68733          	sub	a4,a3,a5
4000635a:	8932                	mv	s2,a2
4000635c:	bd09                	j	4000616e <__subsf3+0xda>
4000635e:	0ff00613          	li	a2,255
40006362:	f0c78ae3          	beq	a5,a2,40006276 <__subsf3+0x1e2>
40006366:	96ba                	add	a3,a3,a4
40006368:	0016d713          	srli	a4,a3,0x1
4000636c:	00777613          	andi	a2,a4,7
40006370:	e00619e3          	bnez	a2,40006182 <__subsf3+0xee>
40006374:	830d                	srli	a4,a4,0x3
40006376:	bd4d                	j	40006228 <__subsf3+0x194>
40006378:	ef11                	bnez	a4,40006394 <__subsf3+0x300>
4000637a:	da068fe3          	beqz	a3,40006138 <__subsf3+0xa4>
4000637e:	b36d                	j	40006128 <__subsf3+0x94>
40006380:	40e68433          	sub	s0,a3,a4
40006384:	84ae                	mv	s1,a1
40006386:	bdfd                	j	40006284 <__subsf3+0x1f0>
40006388:	e711                	bnez	a4,40006394 <__subsf3+0x300>
4000638a:	8736                	mv	a4,a3
4000638c:	b345                	j	4000612c <__subsf3+0x98>
4000638e:	8f15                	sub	a4,a4,a3
40006390:	4905                	li	s2,1
40006392:	bbf1                	j	4000616e <__subsf3+0xda>
40006394:	d8068ce3          	beqz	a3,4000612c <__subsf3+0x98>
40006398:	b345                	j	40006138 <__subsf3+0xa4>
4000639a:	02000793          	li	a5,32
4000639e:	8f8d                	sub	a5,a5,a1
400063a0:	00f717b3          	sll	a5,a4,a5
400063a4:	00b755b3          	srl	a1,a4,a1
400063a8:	00f037b3          	snez	a5,a5
400063ac:	8ddd                	or	a1,a1,a5
400063ae:	00d58733          	add	a4,a1,a3
400063b2:	8932                	mv	s2,a2
400063b4:	b57d                	j	40006262 <__subsf3+0x1ce>
400063b6:	40e68733          	sub	a4,a3,a4
400063ba:	84ae                	mv	s1,a1
400063bc:	4905                	li	s2,1
400063be:	bb45                	j	4000616e <__subsf3+0xda>
400063c0:	d2a1                	beqz	a3,40006300 <__subsf3+0x26c>
400063c2:	84ae                	mv	s1,a1
400063c4:	8736                	mv	a4,a3
400063c6:	bdb9                	j	40006224 <__subsf3+0x190>
400063c8:	8736                	mv	a4,a3
400063ca:	bda9                	j	40006224 <__subsf3+0x190>
400063cc:	9736                	add	a4,a4,a3
400063ce:	04000637          	lui	a2,0x4000
400063d2:	8e79                	and	a2,a2,a4
400063d4:	4781                	li	a5,0
400063d6:	de59                	beqz	a2,40006374 <__subsf3+0x2e0>
400063d8:	fc0007b7          	lui	a5,0xfc000
400063dc:	17fd                	addi	a5,a5,-1 # fbffffff <__TLS0_BASE__+0xbbfbffff>
400063de:	8f7d                	and	a4,a4,a5
400063e0:	830d                	srli	a4,a4,0x3
400063e2:	4785                	li	a5,1
400063e4:	b591                	j	40006228 <__subsf3+0x194>
400063e6:	df89                	beqz	a5,40006300 <__subsf3+0x26c>
400063e8:	873e                	mv	a4,a5
400063ea:	830d                	srli	a4,a4,0x3
400063ec:	4781                	li	a5,0
400063ee:	bd2d                	j	40006228 <__subsf3+0x194>
400063f0:	ec0785e3          	beqz	a5,400062ba <__subsf3+0x226>
400063f4:	41260533          	sub	a0,a2,s2
400063f8:	87aa                	mv	a5,a0
400063fa:	e40900e3          	beqz	s2,4000623a <__subsf3+0x1a6>
400063fe:	040007b7          	lui	a5,0x4000
40006402:	8f5d                	or	a4,a4,a5
40006404:	84ae                	mv	s1,a1
40006406:	bf15                	j	4000633a <__subsf3+0x2a6>
40006408:	e00782e3          	beqz	a5,4000620c <__subsf3+0x178>
4000640c:	412605b3          	sub	a1,a2,s2
40006410:	00091463          	bnez	s2,40006418 <__subsf3+0x384>
40006414:	87ae                	mv	a5,a1
40006416:	bb6d                	j	400061d0 <__subsf3+0x13c>
40006418:	040007b7          	lui	a5,0x4000
4000641c:	8f5d                	or	a4,a4,a5
4000641e:	b3d1                	j	400061e2 <__subsf3+0x14e>

40006420 <__fixunssfsi>:
40006420:	01755713          	srli	a4,a0,0x17
40006424:	00800637          	lui	a2,0x800
40006428:	fff60793          	addi	a5,a2,-1 # 7fffff <STACK_SIZE+0x7ff7ff>
4000642c:	0ff77713          	zext.b	a4,a4
40006430:	07e00593          	li	a1,126
40006434:	00a7f6b3          	and	a3,a5,a0
40006438:	01f55793          	srli	a5,a0,0x1f
4000643c:	4501                	li	a0,0
4000643e:	00e5d363          	bge	a1,a4,40006444 <__fixunssfsi+0x24>
40006442:	c391                	beqz	a5,40006446 <__fixunssfsi+0x26>
40006444:	8082                	ret
40006446:	09e00793          	li	a5,158
4000644a:	557d                	li	a0,-1
4000644c:	fee7cce3          	blt	a5,a4,40006444 <__fixunssfsi+0x24>
40006450:	09500593          	li	a1,149
40006454:	00c6e7b3          	or	a5,a3,a2
40006458:	00e5d763          	bge	a1,a4,40006466 <__fixunssfsi+0x46>
4000645c:	f6a70713          	addi	a4,a4,-150
40006460:	00e79533          	sll	a0,a5,a4
40006464:	8082                	ret
40006466:	09600513          	li	a0,150
4000646a:	8d19                	sub	a0,a0,a4
4000646c:	00a7d533          	srl	a0,a5,a0
40006470:	8082                	ret

40006472 <__floatunsisf>:
40006472:	cd0d                	beqz	a0,400064ac <__floatunsisf+0x3a>
40006474:	1141                	addi	sp,sp,-16
40006476:	c422                	sw	s0,8(sp)
40006478:	c606                	sw	ra,12(sp)
4000647a:	842a                	mv	s0,a0
4000647c:	284d                	jal	4000652e <__clzsi2>
4000647e:	09e00793          	li	a5,158
40006482:	8f89                	sub	a5,a5,a0
40006484:	09600713          	li	a4,150
40006488:	02f74763          	blt	a4,a5,400064b6 <__floatunsisf+0x44>
4000648c:	4721                	li	a4,8
4000648e:	08e50a63          	beq	a0,a4,40006522 <__floatunsisf+0xb0>
40006492:	1561                	addi	a0,a0,-8
40006494:	00a41733          	sll	a4,s0,a0
40006498:	0726                	slli	a4,a4,0x9
4000649a:	8325                	srli	a4,a4,0x9
4000649c:	0ff7f513          	zext.b	a0,a5
400064a0:	40b2                	lw	ra,12(sp)
400064a2:	4422                	lw	s0,8(sp)
400064a4:	055e                	slli	a0,a0,0x17
400064a6:	8d59                	or	a0,a0,a4
400064a8:	0141                	addi	sp,sp,16
400064aa:	8082                	ret
400064ac:	4501                	li	a0,0
400064ae:	4701                	li	a4,0
400064b0:	055e                	slli	a0,a0,0x17
400064b2:	8d59                	or	a0,a0,a4
400064b4:	8082                	ret
400064b6:	09900713          	li	a4,153
400064ba:	04f74863          	blt	a4,a5,4000650a <__floatunsisf+0x98>
400064be:	4715                	li	a4,5
400064c0:	ffb50693          	addi	a3,a0,-5
400064c4:	00e50463          	beq	a0,a4,400064cc <__floatunsisf+0x5a>
400064c8:	00d41433          	sll	s0,s0,a3
400064cc:	fc0006b7          	lui	a3,0xfc000
400064d0:	16fd                	addi	a3,a3,-1 # fbffffff <__TLS0_BASE__+0xbbfbffff>
400064d2:	00747613          	andi	a2,s0,7
400064d6:	00d47733          	and	a4,s0,a3
400064da:	ce11                	beqz	a2,400064f6 <__floatunsisf+0x84>
400064dc:	883d                	andi	s0,s0,15
400064de:	4611                	li	a2,4
400064e0:	00c40b63          	beq	s0,a2,400064f6 <__floatunsisf+0x84>
400064e4:	0711                	addi	a4,a4,4
400064e6:	04000637          	lui	a2,0x4000
400064ea:	8e79                	and	a2,a2,a4
400064ec:	c609                	beqz	a2,400064f6 <__floatunsisf+0x84>
400064ee:	09f00793          	li	a5,159
400064f2:	8f75                	and	a4,a4,a3
400064f4:	8f89                	sub	a5,a5,a0
400064f6:	40b2                	lw	ra,12(sp)
400064f8:	4422                	lw	s0,8(sp)
400064fa:	071a                	slli	a4,a4,0x6
400064fc:	0ff7f513          	zext.b	a0,a5
40006500:	8325                	srli	a4,a4,0x9
40006502:	055e                	slli	a0,a0,0x17
40006504:	8d59                	or	a0,a0,a4
40006506:	0141                	addi	sp,sp,16
40006508:	8082                	ret
4000650a:	01b50713          	addi	a4,a0,27
4000650e:	4695                	li	a3,5
40006510:	00e41733          	sll	a4,s0,a4
40006514:	8e89                	sub	a3,a3,a0
40006516:	00e03733          	snez	a4,a4
4000651a:	00d45433          	srl	s0,s0,a3
4000651e:	8c59                	or	s0,s0,a4
40006520:	b775                	j	400064cc <__floatunsisf+0x5a>
40006522:	0426                	slli	s0,s0,0x9
40006524:	00945713          	srli	a4,s0,0x9
40006528:	09600513          	li	a0,150
4000652c:	bf95                	j	400064a0 <__floatunsisf+0x2e>

4000652e <__clzsi2>:
4000652e:	67c1                	lui	a5,0x10
40006530:	02f57663          	bgeu	a0,a5,4000655c <__clzsi2+0x2e>
40006534:	10053793          	sltiu	a5,a0,256
40006538:	0017c793          	xori	a5,a5,1
4000653c:	078e                	slli	a5,a5,0x3
4000653e:	02000713          	li	a4,32
40006542:	8f1d                	sub	a4,a4,a5
40006544:	00f55533          	srl	a0,a0,a5
40006548:	00000797          	auipc	a5,0x0
4000654c:	1fc78793          	addi	a5,a5,508 # 40006744 <__clz_tab>
40006550:	97aa                	add	a5,a5,a0
40006552:	0007c503          	lbu	a0,0(a5)
40006556:	40a70533          	sub	a0,a4,a0
4000655a:	8082                	ret
4000655c:	010007b7          	lui	a5,0x1000
40006560:	02f57063          	bgeu	a0,a5,40006580 <__clzsi2+0x52>
40006564:	47c1                	li	a5,16
40006566:	00f55533          	srl	a0,a0,a5
4000656a:	00000797          	auipc	a5,0x0
4000656e:	1da78793          	addi	a5,a5,474 # 40006744 <__clz_tab>
40006572:	97aa                	add	a5,a5,a0
40006574:	0007c503          	lbu	a0,0(a5)
40006578:	4741                	li	a4,16
4000657a:	40a70533          	sub	a0,a4,a0
4000657e:	8082                	ret
40006580:	47e1                	li	a5,24
40006582:	00f55533          	srl	a0,a0,a5
40006586:	00000797          	auipc	a5,0x0
4000658a:	1be78793          	addi	a5,a5,446 # 40006744 <__clz_tab>
4000658e:	97aa                	add	a5,a5,a0
40006590:	0007c503          	lbu	a0,0(a5)
40006594:	4721                	li	a4,8
40006596:	40a70533          	sub	a0,a4,a0
4000659a:	8082                	ret
