//
// Generated by Bluespec Compiler, version 2012.10.beta2 (build 29674, 2012-10.10)
//
// On Mon Jan 28 13:21:08 EST 2013
//
// Method conflict info:
// Method: interrupt
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before: ctrl_write_writeData
//
// Method: ctrl_read_readAddr
// Conflict-free: interrupt,
// 	       ctrl_read_readData,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced after: ctrl_read_last
// Conflicts: ctrl_read_readAddr
//
// Method: ctrl_read_readData
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before: ctrl_write_writeData,
// 		  fifo_read_readData,
// 		  fifo_write_writeData
// Sequenced after: ctrl_read_last
// Conflicts: ctrl_read_readData
//
// Method: ctrl_read_last
// Conflict-free: interrupt,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before: ctrl_read_readAddr, ctrl_read_readData
//
// Method: ctrl_write_writeAddr
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Conflicts: ctrl_write_writeAddr
//
// Method: ctrl_write_writeData
// Conflict-free: ctrl_read_readAddr,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced after: interrupt, ctrl_read_readData
// Conflicts: ctrl_write_writeData
//
// Method: ctrl_write_writeResponse
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Conflicts: ctrl_write_writeResponse
//
// Method: fifo_read_readAddr
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readData,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced after: fifo_read_last
// Conflicts: fifo_read_readAddr
//
// Method: fifo_read_readData
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced after: ctrl_read_readData, fifo_read_last
// Conflicts: fifo_read_readData
//
// Method: fifo_read_last
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before: fifo_read_readAddr, fifo_read_readData
//
// Method: fifo_write_writeAddr
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Conflicts: fifo_write_writeAddr
//
// Method: fifo_write_writeData
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced after: ctrl_read_readData
// Conflicts: fifo_write_writeData
//
// Method: fifo_write_writeResponse
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Conflicts: fifo_write_writeResponse
//
// Method: axihp0_read_readAddr
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Conflicts: axihp0_read_readAddr
//
// Method: axihp0_read_readBurstLen
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_read_readBurstWidth
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_read_readBurstType
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_read_readBurstProt
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_read_readBurstCache
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_read_readId
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_read_readData
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Conflicts: axihp0_read_readData
//
// Method: axihp0_write_writeAddr
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_write_writeBurstLen
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_write_writeBurstWidth
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_write_writeBurstType
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_write_writeBurstProt
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_write_writeBurstCache
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_write_writeId
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_write_writeData
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_write_writeDataByteEnable
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_write_writeLastDataBeat
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axihp0_write_writeResponse
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: hdmi_hdmi_vsync
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: hdmi_hdmi_hsync
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: hdmi_hdmi_de
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: hdmi_hdmi_data
// Conflict-free: interrupt,
// 	       ctrl_read_readAddr,
// 	       ctrl_read_readData,
// 	       ctrl_read_last,
// 	       ctrl_write_writeAddr,
// 	       ctrl_write_writeData,
// 	       ctrl_write_writeResponse,
// 	       fifo_read_readAddr,
// 	       fifo_read_readData,
// 	       fifo_read_last,
// 	       fifo_write_writeAddr,
// 	       fifo_write_writeData,
// 	       fifo_write_writeResponse,
// 	       axihp0_read_readAddr,
// 	       axihp0_read_readBurstLen,
// 	       axihp0_read_readBurstWidth,
// 	       axihp0_read_readBurstType,
// 	       axihp0_read_readBurstProt,
// 	       axihp0_read_readBurstCache,
// 	       axihp0_read_readId,
// 	       axihp0_read_readData,
// 	       axihp0_write_writeAddr,
// 	       axihp0_write_writeBurstLen,
// 	       axihp0_write_writeBurstWidth,
// 	       axihp0_write_writeBurstType,
// 	       axihp0_write_writeBurstProt,
// 	       axihp0_write_writeBurstCache,
// 	       axihp0_write_writeId,
// 	       axihp0_write_writeData,
// 	       axihp0_write_writeDataByteEnable,
// 	       axihp0_write_writeLastDataBeat,
// 	       axihp0_write_writeResponse,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
//
// Ports:
// Name                         I/O  size props
// interrupt                      O     1
// RDY_interrupt                  O     1 const
// RDY_ctrl_read_readAddr         O     1
// ctrl_read_readData             O    32
// RDY_ctrl_read_readData         O     1
// ctrl_read_last                 O     1
// RDY_ctrl_read_last             O     1 const
// RDY_ctrl_write_writeAddr       O     1
// RDY_ctrl_write_writeData       O     1
// ctrl_write_writeResponse       O     2 reg
// RDY_ctrl_write_writeResponse   O     1 reg
// RDY_fifo_read_readAddr         O     1
// fifo_read_readData             O    32
// RDY_fifo_read_readData         O     1
// fifo_read_last                 O     1
// RDY_fifo_read_last             O     1 const
// RDY_fifo_write_writeAddr       O     1
// RDY_fifo_write_writeData       O     1
// fifo_write_writeResponse       O     2 reg
// RDY_fifo_write_writeResponse   O     1 reg
// axihp0_read_readAddr           O    32
// RDY_axihp0_read_readAddr       O     1
// axihp0_read_readBurstLen       O     8 const
// RDY_axihp0_read_readBurstLen   O     1 const
// axihp0_read_readBurstWidth     O     3 const
// RDY_axihp0_read_readBurstWidth  O     1 const
// axihp0_read_readBurstType      O     2 const
// RDY_axihp0_read_readBurstType  O     1 const
// axihp0_read_readBurstProt      O     3 const
// RDY_axihp0_read_readBurstProt  O     1 const
// axihp0_read_readBurstCache     O     4 const
// RDY_axihp0_read_readBurstCache  O     1 const
// axihp0_read_readId             O     1 const
// RDY_axihp0_read_readId         O     1 const
// RDY_axihp0_read_readData       O     1 const
// axihp0_write_writeAddr         O    32 const
// RDY_axihp0_write_writeAddr     O     1 const
// axihp0_write_writeBurstLen     O     8 const
// RDY_axihp0_write_writeBurstLen  O     1 const
// axihp0_write_writeBurstWidth   O     3 const
// RDY_axihp0_write_writeBurstWidth  O     1 const
// axihp0_write_writeBurstType    O     2 const
// RDY_axihp0_write_writeBurstType  O     1 const
// axihp0_write_writeBurstProt    O     3 const
// RDY_axihp0_write_writeBurstProt  O     1 const
// axihp0_write_writeBurstCache   O     4 const
// RDY_axihp0_write_writeBurstCache  O     1 const
// axihp0_write_writeId           O     1 const
// RDY_axihp0_write_writeId       O     1 const
// axihp0_write_writeData         O    64 const
// RDY_axihp0_write_writeData     O     1 const
// axihp0_write_writeDataByteEnable  O     8 const
// RDY_axihp0_write_writeDataByteEnable  O     1 const
// axihp0_write_writeLastDataBeat  O     1 const
// RDY_axihp0_write_writeLastDataBeat  O     1 const
// RDY_axihp0_write_writeResponse  O     1 const
// hdmi_hdmi_vsync                O     1 reg
// RDY_hdmi_hdmi_vsync            O     1 const
// hdmi_hdmi_hsync                O     1 reg
// RDY_hdmi_hdmi_hsync            O     1 const
// hdmi_hdmi_de                   O     1 reg
// RDY_hdmi_hdmi_de               O     1 const
// hdmi_hdmi_data                 O    16 reg
// RDY_hdmi_hdmi_data             O     1 const
// CLK_hdmi_clk                   I     1 clock
// CLK                            I     1 clock
// RST_N                          I     1 reset
// ctrl_read_readAddr_addr        I    32
// ctrl_read_readAddr_burstLen    I     8
// ctrl_read_readAddr_burstWidth  I     3 unused
// ctrl_read_readAddr_burstType   I     2 unused
// ctrl_read_readAddr_burstProt   I     3 unused
// ctrl_read_readAddr_burstCache  I     4 unused
// ctrl_write_writeAddr_addr      I    32
// ctrl_write_writeAddr_burstLen  I     8
// ctrl_write_writeAddr_burstWidth  I     3 unused
// ctrl_write_writeAddr_burstType  I     2 unused
// ctrl_write_writeAddr_burstProt  I     3 unused
// ctrl_write_writeAddr_burstCache  I     4 unused
// ctrl_write_writeData_data      I    32
// ctrl_write_writeData_byteEnable  I     4 unused
// ctrl_write_writeData_last      I     1 unused
// fifo_read_readAddr_addr        I    32
// fifo_read_readAddr_burstLen    I     8
// fifo_read_readAddr_burstWidth  I     3 unused
// fifo_read_readAddr_burstType   I     2 unused
// fifo_read_readAddr_burstProt   I     3 unused
// fifo_read_readAddr_burstCache  I     4 unused
// fifo_write_writeAddr_addr      I    32
// fifo_write_writeAddr_burstLen  I     8
// fifo_write_writeAddr_burstWidth  I     3 unused
// fifo_write_writeAddr_burstType  I     2 unused
// fifo_write_writeAddr_burstProt  I     3 unused
// fifo_write_writeAddr_burstCache  I     4 unused
// fifo_write_writeData_data      I    32
// fifo_write_writeData_byteEnable  I     4 unused
// fifo_write_writeData_last      I     1 unused
// axihp0_read_readData_data      I    64
// axihp0_read_readData_resp      I     2 unused
// axihp0_read_readData_last      I     1 unused
// axihp0_read_readData_id        I     1 unused
// axihp0_write_writeResponse_responseCode  I     2 unused
// axihp0_write_writeResponse_id  I     1 unused
// EN_ctrl_read_readAddr          I     1
// EN_ctrl_write_writeAddr        I     1
// EN_ctrl_write_writeData        I     1
// EN_fifo_read_readAddr          I     1
// EN_fifo_write_writeAddr        I     1
// EN_fifo_write_writeData        I     1
// EN_axihp0_read_readData        I     1
// EN_axihp0_write_writeResponse  I     1 unused
// EN_ctrl_read_readData          I     1
// EN_ctrl_write_writeResponse    I     1
// EN_fifo_read_readData          I     1
// EN_fifo_write_writeResponse    I     1
// EN_axihp0_read_readAddr        I     1
// EN_axihp0_write_writeAddr      I     1 unused
// EN_axihp0_write_writeData      I     1 unused
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkDUTWrapper(CLK_hdmi_clk,
		    CLK,
		    RST_N,

		    interrupt,
		    RDY_interrupt,

		    ctrl_read_readAddr_addr,
		    ctrl_read_readAddr_burstLen,
		    ctrl_read_readAddr_burstWidth,
		    ctrl_read_readAddr_burstType,
		    ctrl_read_readAddr_burstProt,
		    ctrl_read_readAddr_burstCache,
		    EN_ctrl_read_readAddr,
		    RDY_ctrl_read_readAddr,

		    EN_ctrl_read_readData,
		    ctrl_read_readData,
		    RDY_ctrl_read_readData,

		    ctrl_read_last,
		    RDY_ctrl_read_last,

		    ctrl_write_writeAddr_addr,
		    ctrl_write_writeAddr_burstLen,
		    ctrl_write_writeAddr_burstWidth,
		    ctrl_write_writeAddr_burstType,
		    ctrl_write_writeAddr_burstProt,
		    ctrl_write_writeAddr_burstCache,
		    EN_ctrl_write_writeAddr,
		    RDY_ctrl_write_writeAddr,

		    ctrl_write_writeData_data,
		    ctrl_write_writeData_byteEnable,
		    ctrl_write_writeData_last,
		    EN_ctrl_write_writeData,
		    RDY_ctrl_write_writeData,

		    EN_ctrl_write_writeResponse,
		    ctrl_write_writeResponse,
		    RDY_ctrl_write_writeResponse,

		    fifo_read_readAddr_addr,
		    fifo_read_readAddr_burstLen,
		    fifo_read_readAddr_burstWidth,
		    fifo_read_readAddr_burstType,
		    fifo_read_readAddr_burstProt,
		    fifo_read_readAddr_burstCache,
		    EN_fifo_read_readAddr,
		    RDY_fifo_read_readAddr,

		    EN_fifo_read_readData,
		    fifo_read_readData,
		    RDY_fifo_read_readData,

		    fifo_read_last,
		    RDY_fifo_read_last,

		    fifo_write_writeAddr_addr,
		    fifo_write_writeAddr_burstLen,
		    fifo_write_writeAddr_burstWidth,
		    fifo_write_writeAddr_burstType,
		    fifo_write_writeAddr_burstProt,
		    fifo_write_writeAddr_burstCache,
		    EN_fifo_write_writeAddr,
		    RDY_fifo_write_writeAddr,

		    fifo_write_writeData_data,
		    fifo_write_writeData_byteEnable,
		    fifo_write_writeData_last,
		    EN_fifo_write_writeData,
		    RDY_fifo_write_writeData,

		    EN_fifo_write_writeResponse,
		    fifo_write_writeResponse,
		    RDY_fifo_write_writeResponse,

		    EN_axihp0_read_readAddr,
		    axihp0_read_readAddr,
		    RDY_axihp0_read_readAddr,

		    axihp0_read_readBurstLen,
		    RDY_axihp0_read_readBurstLen,

		    axihp0_read_readBurstWidth,
		    RDY_axihp0_read_readBurstWidth,

		    axihp0_read_readBurstType,
		    RDY_axihp0_read_readBurstType,

		    axihp0_read_readBurstProt,
		    RDY_axihp0_read_readBurstProt,

		    axihp0_read_readBurstCache,
		    RDY_axihp0_read_readBurstCache,

		    axihp0_read_readId,
		    RDY_axihp0_read_readId,

		    axihp0_read_readData_data,
		    axihp0_read_readData_resp,
		    axihp0_read_readData_last,
		    axihp0_read_readData_id,
		    EN_axihp0_read_readData,
		    RDY_axihp0_read_readData,

		    EN_axihp0_write_writeAddr,
		    axihp0_write_writeAddr,
		    RDY_axihp0_write_writeAddr,

		    axihp0_write_writeBurstLen,
		    RDY_axihp0_write_writeBurstLen,

		    axihp0_write_writeBurstWidth,
		    RDY_axihp0_write_writeBurstWidth,

		    axihp0_write_writeBurstType,
		    RDY_axihp0_write_writeBurstType,

		    axihp0_write_writeBurstProt,
		    RDY_axihp0_write_writeBurstProt,

		    axihp0_write_writeBurstCache,
		    RDY_axihp0_write_writeBurstCache,

		    axihp0_write_writeId,
		    RDY_axihp0_write_writeId,

		    EN_axihp0_write_writeData,
		    axihp0_write_writeData,
		    RDY_axihp0_write_writeData,

		    axihp0_write_writeDataByteEnable,
		    RDY_axihp0_write_writeDataByteEnable,

		    axihp0_write_writeLastDataBeat,
		    RDY_axihp0_write_writeLastDataBeat,

		    axihp0_write_writeResponse_responseCode,
		    axihp0_write_writeResponse_id,
		    EN_axihp0_write_writeResponse,
		    RDY_axihp0_write_writeResponse,

		    hdmi_hdmi_vsync,
		    RDY_hdmi_hdmi_vsync,

		    hdmi_hdmi_hsync,
		    RDY_hdmi_hdmi_hsync,

		    hdmi_hdmi_de,
		    RDY_hdmi_hdmi_de,

		    hdmi_hdmi_data,
		    RDY_hdmi_hdmi_data);
  input  CLK_hdmi_clk;
  input  CLK;
  input  RST_N;

  // value method interrupt
  output interrupt;
  output RDY_interrupt;

  // action method ctrl_read_readAddr
  input  [31 : 0] ctrl_read_readAddr_addr;
  input  [7 : 0] ctrl_read_readAddr_burstLen;
  input  [2 : 0] ctrl_read_readAddr_burstWidth;
  input  [1 : 0] ctrl_read_readAddr_burstType;
  input  [2 : 0] ctrl_read_readAddr_burstProt;
  input  [3 : 0] ctrl_read_readAddr_burstCache;
  input  EN_ctrl_read_readAddr;
  output RDY_ctrl_read_readAddr;

  // actionvalue method ctrl_read_readData
  input  EN_ctrl_read_readData;
  output [31 : 0] ctrl_read_readData;
  output RDY_ctrl_read_readData;

  // value method ctrl_read_last
  output ctrl_read_last;
  output RDY_ctrl_read_last;

  // action method ctrl_write_writeAddr
  input  [31 : 0] ctrl_write_writeAddr_addr;
  input  [7 : 0] ctrl_write_writeAddr_burstLen;
  input  [2 : 0] ctrl_write_writeAddr_burstWidth;
  input  [1 : 0] ctrl_write_writeAddr_burstType;
  input  [2 : 0] ctrl_write_writeAddr_burstProt;
  input  [3 : 0] ctrl_write_writeAddr_burstCache;
  input  EN_ctrl_write_writeAddr;
  output RDY_ctrl_write_writeAddr;

  // action method ctrl_write_writeData
  input  [31 : 0] ctrl_write_writeData_data;
  input  [3 : 0] ctrl_write_writeData_byteEnable;
  input  ctrl_write_writeData_last;
  input  EN_ctrl_write_writeData;
  output RDY_ctrl_write_writeData;

  // actionvalue method ctrl_write_writeResponse
  input  EN_ctrl_write_writeResponse;
  output [1 : 0] ctrl_write_writeResponse;
  output RDY_ctrl_write_writeResponse;

  // action method fifo_read_readAddr
  input  [31 : 0] fifo_read_readAddr_addr;
  input  [7 : 0] fifo_read_readAddr_burstLen;
  input  [2 : 0] fifo_read_readAddr_burstWidth;
  input  [1 : 0] fifo_read_readAddr_burstType;
  input  [2 : 0] fifo_read_readAddr_burstProt;
  input  [3 : 0] fifo_read_readAddr_burstCache;
  input  EN_fifo_read_readAddr;
  output RDY_fifo_read_readAddr;

  // actionvalue method fifo_read_readData
  input  EN_fifo_read_readData;
  output [31 : 0] fifo_read_readData;
  output RDY_fifo_read_readData;

  // value method fifo_read_last
  output fifo_read_last;
  output RDY_fifo_read_last;

  // action method fifo_write_writeAddr
  input  [31 : 0] fifo_write_writeAddr_addr;
  input  [7 : 0] fifo_write_writeAddr_burstLen;
  input  [2 : 0] fifo_write_writeAddr_burstWidth;
  input  [1 : 0] fifo_write_writeAddr_burstType;
  input  [2 : 0] fifo_write_writeAddr_burstProt;
  input  [3 : 0] fifo_write_writeAddr_burstCache;
  input  EN_fifo_write_writeAddr;
  output RDY_fifo_write_writeAddr;

  // action method fifo_write_writeData
  input  [31 : 0] fifo_write_writeData_data;
  input  [3 : 0] fifo_write_writeData_byteEnable;
  input  fifo_write_writeData_last;
  input  EN_fifo_write_writeData;
  output RDY_fifo_write_writeData;

  // actionvalue method fifo_write_writeResponse
  input  EN_fifo_write_writeResponse;
  output [1 : 0] fifo_write_writeResponse;
  output RDY_fifo_write_writeResponse;

  // actionvalue method axihp0_read_readAddr
  input  EN_axihp0_read_readAddr;
  output [31 : 0] axihp0_read_readAddr;
  output RDY_axihp0_read_readAddr;

  // value method axihp0_read_readBurstLen
  output [7 : 0] axihp0_read_readBurstLen;
  output RDY_axihp0_read_readBurstLen;

  // value method axihp0_read_readBurstWidth
  output [2 : 0] axihp0_read_readBurstWidth;
  output RDY_axihp0_read_readBurstWidth;

  // value method axihp0_read_readBurstType
  output [1 : 0] axihp0_read_readBurstType;
  output RDY_axihp0_read_readBurstType;

  // value method axihp0_read_readBurstProt
  output [2 : 0] axihp0_read_readBurstProt;
  output RDY_axihp0_read_readBurstProt;

  // value method axihp0_read_readBurstCache
  output [3 : 0] axihp0_read_readBurstCache;
  output RDY_axihp0_read_readBurstCache;

  // value method axihp0_read_readId
  output axihp0_read_readId;
  output RDY_axihp0_read_readId;

  // action method axihp0_read_readData
  input  [63 : 0] axihp0_read_readData_data;
  input  [1 : 0] axihp0_read_readData_resp;
  input  axihp0_read_readData_last;
  input  axihp0_read_readData_id;
  input  EN_axihp0_read_readData;
  output RDY_axihp0_read_readData;

  // actionvalue method axihp0_write_writeAddr
  input  EN_axihp0_write_writeAddr;
  output [31 : 0] axihp0_write_writeAddr;
  output RDY_axihp0_write_writeAddr;

  // value method axihp0_write_writeBurstLen
  output [7 : 0] axihp0_write_writeBurstLen;
  output RDY_axihp0_write_writeBurstLen;

  // value method axihp0_write_writeBurstWidth
  output [2 : 0] axihp0_write_writeBurstWidth;
  output RDY_axihp0_write_writeBurstWidth;

  // value method axihp0_write_writeBurstType
  output [1 : 0] axihp0_write_writeBurstType;
  output RDY_axihp0_write_writeBurstType;

  // value method axihp0_write_writeBurstProt
  output [2 : 0] axihp0_write_writeBurstProt;
  output RDY_axihp0_write_writeBurstProt;

  // value method axihp0_write_writeBurstCache
  output [3 : 0] axihp0_write_writeBurstCache;
  output RDY_axihp0_write_writeBurstCache;

  // value method axihp0_write_writeId
  output axihp0_write_writeId;
  output RDY_axihp0_write_writeId;

  // actionvalue method axihp0_write_writeData
  input  EN_axihp0_write_writeData;
  output [63 : 0] axihp0_write_writeData;
  output RDY_axihp0_write_writeData;

  // value method axihp0_write_writeDataByteEnable
  output [7 : 0] axihp0_write_writeDataByteEnable;
  output RDY_axihp0_write_writeDataByteEnable;

  // value method axihp0_write_writeLastDataBeat
  output axihp0_write_writeLastDataBeat;
  output RDY_axihp0_write_writeLastDataBeat;

  // action method axihp0_write_writeResponse
  input  [1 : 0] axihp0_write_writeResponse_responseCode;
  input  axihp0_write_writeResponse_id;
  input  EN_axihp0_write_writeResponse;
  output RDY_axihp0_write_writeResponse;

  // value method hdmi_hdmi_vsync
  output hdmi_hdmi_vsync;
  output RDY_hdmi_hdmi_vsync;

  // value method hdmi_hdmi_hsync
  output hdmi_hdmi_hsync;
  output RDY_hdmi_hdmi_hsync;

  // value method hdmi_hdmi_de
  output hdmi_hdmi_de;
  output RDY_hdmi_hdmi_de;

  // value method hdmi_hdmi_data
  output [15 : 0] hdmi_hdmi_data;
  output RDY_hdmi_hdmi_data;

  // signals for module outputs
  reg [31 : 0] ctrl_read_readData;
  wire [63 : 0] axihp0_write_writeData;
  wire [31 : 0] axihp0_read_readAddr,
		axihp0_write_writeAddr,
		fifo_read_readData;
  wire [15 : 0] hdmi_hdmi_data;
  wire [7 : 0] axihp0_read_readBurstLen,
	       axihp0_write_writeBurstLen,
	       axihp0_write_writeDataByteEnable;
  wire [3 : 0] axihp0_read_readBurstCache, axihp0_write_writeBurstCache;
  wire [2 : 0] axihp0_read_readBurstProt,
	       axihp0_read_readBurstWidth,
	       axihp0_write_writeBurstProt,
	       axihp0_write_writeBurstWidth;
  wire [1 : 0] axihp0_read_readBurstType,
	       axihp0_write_writeBurstType,
	       ctrl_write_writeResponse,
	       fifo_write_writeResponse;
  wire RDY_axihp0_read_readAddr,
       RDY_axihp0_read_readBurstCache,
       RDY_axihp0_read_readBurstLen,
       RDY_axihp0_read_readBurstProt,
       RDY_axihp0_read_readBurstType,
       RDY_axihp0_read_readBurstWidth,
       RDY_axihp0_read_readData,
       RDY_axihp0_read_readId,
       RDY_axihp0_write_writeAddr,
       RDY_axihp0_write_writeBurstCache,
       RDY_axihp0_write_writeBurstLen,
       RDY_axihp0_write_writeBurstProt,
       RDY_axihp0_write_writeBurstType,
       RDY_axihp0_write_writeBurstWidth,
       RDY_axihp0_write_writeData,
       RDY_axihp0_write_writeDataByteEnable,
       RDY_axihp0_write_writeId,
       RDY_axihp0_write_writeLastDataBeat,
       RDY_axihp0_write_writeResponse,
       RDY_ctrl_read_last,
       RDY_ctrl_read_readAddr,
       RDY_ctrl_read_readData,
       RDY_ctrl_write_writeAddr,
       RDY_ctrl_write_writeData,
       RDY_ctrl_write_writeResponse,
       RDY_fifo_read_last,
       RDY_fifo_read_readAddr,
       RDY_fifo_read_readData,
       RDY_fifo_write_writeAddr,
       RDY_fifo_write_writeData,
       RDY_fifo_write_writeResponse,
       RDY_hdmi_hdmi_data,
       RDY_hdmi_hdmi_de,
       RDY_hdmi_hdmi_hsync,
       RDY_hdmi_hdmi_vsync,
       RDY_interrupt,
       axihp0_read_readId,
       axihp0_write_writeId,
       axihp0_write_writeLastDataBeat,
       ctrl_read_last,
       fifo_read_last,
       hdmi_hdmi_de,
       hdmi_hdmi_hsync,
       hdmi_hdmi_vsync,
       interrupt;

  // inlined wires
  wire [35 : 0] requestFifo_fifo_wDataIn$wget, requestFifo_fifo_wDataOut$wget;
  wire requestFifo_fifo_pwDequeue$whas, requestFifo_fifo_pwEnqueue$whas;

  // register blockedRequestsDiscardedReg
  reg [31 : 0] blockedRequestsDiscardedReg;
  wire [31 : 0] blockedRequestsDiscardedReg$D_IN;
  wire blockedRequestsDiscardedReg$EN;

  // register blockedResponsesDiscardedReg
  reg [31 : 0] blockedResponsesDiscardedReg;
  wire [31 : 0] blockedResponsesDiscardedReg$D_IN;
  wire blockedResponsesDiscardedReg$EN;

  // register ctrlReadAddrReg
  reg [11 : 0] ctrlReadAddrReg;
  wire [11 : 0] ctrlReadAddrReg$D_IN;
  wire ctrlReadAddrReg$EN;

  // register ctrlReadBurstCountReg
  reg [7 : 0] ctrlReadBurstCountReg;
  wire [7 : 0] ctrlReadBurstCountReg$D_IN;
  wire ctrlReadBurstCountReg$EN;

  // register ctrlWriteAddrReg
  reg [11 : 0] ctrlWriteAddrReg;
  wire [11 : 0] ctrlWriteAddrReg$D_IN;
  wire ctrlWriteAddrReg$EN;

  // register ctrlWriteBurstCountReg
  reg [7 : 0] ctrlWriteBurstCountReg;
  wire [7 : 0] ctrlWriteBurstCountReg$D_IN;
  wire ctrlWriteBurstCountReg$EN;

  // register dut_frameBufferEnabled
  reg dut_frameBufferEnabled;
  wire dut_frameBufferEnabled$D_IN, dut_frameBufferEnabled$EN;

  // register dut_frameBuffer_fbc
  reg [68 : 0] dut_frameBuffer_fbc;
  wire [68 : 0] dut_frameBuffer_fbc$D_IN;
  wire dut_frameBuffer_fbc$EN;

  // register dut_frameBuffer_lineAddrReg
  reg [23 : 0] dut_frameBuffer_lineAddrReg;
  wire [23 : 0] dut_frameBuffer_lineAddrReg$D_IN;
  wire dut_frameBuffer_lineAddrReg$EN;

  // register dut_frameBuffer_lineCountReg
  reg [10 : 0] dut_frameBuffer_lineCountReg;
  wire [10 : 0] dut_frameBuffer_lineCountReg$D_IN;
  wire dut_frameBuffer_lineCountReg$EN;

  // register dut_frameBuffer_nextFbc
  reg [68 : 0] dut_frameBuffer_nextFbc;
  wire [68 : 0] dut_frameBuffer_nextFbc$D_IN;
  wire dut_frameBuffer_nextFbc$EN;

  // register dut_frameBuffer_nextent2Enabled
  reg dut_frameBuffer_nextent2Enabled;
  wire dut_frameBuffer_nextent2Enabled$D_IN,
       dut_frameBuffer_nextent2Enabled$EN;

  // register dut_frameBuffer_pixelCountReg
  reg [11 : 0] dut_frameBuffer_pixelCountReg;
  wire [11 : 0] dut_frameBuffer_pixelCountReg$D_IN;
  wire dut_frameBuffer_pixelCountReg$EN;

  // register dut_frameBuffer_pixelCountReg2
  reg [11 : 0] dut_frameBuffer_pixelCountReg2;
  wire [11 : 0] dut_frameBuffer_pixelCountReg2$D_IN;
  wire dut_frameBuffer_pixelCountReg2$EN;

  // register dut_frameBuffer_readAddrReg
  reg [23 : 0] dut_frameBuffer_readAddrReg;
  reg [23 : 0] dut_frameBuffer_readAddrReg$D_IN;
  wire dut_frameBuffer_readAddrReg$EN;

  // register dut_frameBuffer_readLimitReg
  reg [23 : 0] dut_frameBuffer_readLimitReg;
  wire [23 : 0] dut_frameBuffer_readLimitReg$D_IN;
  wire dut_frameBuffer_readLimitReg$EN;

  // register dut_frameBuffer_readingReg
  reg [96 : 0] dut_frameBuffer_readingReg;
  reg [96 : 0] dut_frameBuffer_readingReg$D_IN;
  wire dut_frameBuffer_readingReg$EN;

  // register dut_frameBuffer_runningReg
  reg dut_frameBuffer_runningReg;
  wire dut_frameBuffer_runningReg$D_IN, dut_frameBuffer_runningReg$EN;

  // register dut_frameBuffer_segmentLimitReg
  reg [23 : 0] dut_frameBuffer_segmentLimitReg;
  wire [23 : 0] dut_frameBuffer_segmentLimitReg$D_IN;
  wire dut_frameBuffer_segmentLimitReg$EN;

  // register dut_frameBuffer_segmentOffsetReg
  reg [31 : 0] dut_frameBuffer_segmentOffsetReg;
  wire [31 : 0] dut_frameBuffer_segmentOffsetReg$D_IN;
  wire dut_frameBuffer_segmentOffsetReg$EN;

  // register dut_frameBuffer_sglistIndexReg
  reg [7 : 0] dut_frameBuffer_sglistIndexReg;
  wire [7 : 0] dut_frameBuffer_sglistIndexReg$D_IN;
  wire dut_frameBuffer_sglistIndexReg$EN;

  // register dut_frameBuffer_startFrameEnabled
  reg dut_frameBuffer_startFrameEnabled;
  wire dut_frameBuffer_startFrameEnabled$D_IN,
       dut_frameBuffer_startFrameEnabled$EN;

  // register dut_frameBuffer_traceReadingReg
  reg dut_frameBuffer_traceReadingReg;
  wire dut_frameBuffer_traceReadingReg$D_IN,
       dut_frameBuffer_traceReadingReg$EN;

  // register dut_frameCountReg
  reg [31 : 0] dut_frameCountReg;
  wire [31 : 0] dut_frameCountReg$D_IN;
  wire dut_frameCountReg$EN;

  // register dut_hdmiTpg_dataCount
  reg [11 : 0] dut_hdmiTpg_dataCount;
  wire [11 : 0] dut_hdmiTpg_dataCount$D_IN;
  wire dut_hdmiTpg_dataCount$EN;

  // register dut_hdmiTpg_deLineCountMaximum
  reg [10 : 0] dut_hdmiTpg_deLineCountMaximum;
  wire [10 : 0] dut_hdmiTpg_deLineCountMaximum$D_IN;
  wire dut_hdmiTpg_deLineCountMaximum$EN;

  // register dut_hdmiTpg_deLineCountMinimum
  reg [10 : 0] dut_hdmiTpg_deLineCountMinimum;
  wire [10 : 0] dut_hdmiTpg_deLineCountMinimum$D_IN;
  wire dut_hdmiTpg_deLineCountMinimum$EN;

  // register dut_hdmiTpg_dePixelCountMaximum
  reg [11 : 0] dut_hdmiTpg_dePixelCountMaximum;
  wire [11 : 0] dut_hdmiTpg_dePixelCountMaximum$D_IN;
  wire dut_hdmiTpg_dePixelCountMaximum$EN;

  // register dut_hdmiTpg_dePixelCountMinimum
  reg [11 : 0] dut_hdmiTpg_dePixelCountMinimum;
  wire [11 : 0] dut_hdmiTpg_dePixelCountMinimum$D_IN;
  wire dut_hdmiTpg_dePixelCountMinimum$EN;

  // register dut_hdmiTpg_evenOddPixelReg
  reg dut_hdmiTpg_evenOddPixelReg;
  wire dut_hdmiTpg_evenOddPixelReg$D_IN, dut_hdmiTpg_evenOddPixelReg$EN;

  // register dut_hdmiTpg_hsyncWidth
  reg [11 : 0] dut_hdmiTpg_hsyncWidth;
  wire [11 : 0] dut_hdmiTpg_hsyncWidth$D_IN;
  wire dut_hdmiTpg_hsyncWidth$EN;

  // register dut_hdmiTpg_lineCount
  reg [10 : 0] dut_hdmiTpg_lineCount;
  wire [10 : 0] dut_hdmiTpg_lineCount$D_IN;
  wire dut_hdmiTpg_lineCount$EN;

  // register dut_hdmiTpg_lineMidpoint
  reg [10 : 0] dut_hdmiTpg_lineMidpoint;
  wire [10 : 0] dut_hdmiTpg_lineMidpoint$D_IN;
  wire dut_hdmiTpg_lineMidpoint$EN;

  // register dut_hdmiTpg_numberOfLines
  reg [10 : 0] dut_hdmiTpg_numberOfLines;
  wire [10 : 0] dut_hdmiTpg_numberOfLines$D_IN;
  wire dut_hdmiTpg_numberOfLines$EN;

  // register dut_hdmiTpg_numberOfPixels
  reg [11 : 0] dut_hdmiTpg_numberOfPixels;
  wire [11 : 0] dut_hdmiTpg_numberOfPixels$D_IN;
  wire dut_hdmiTpg_numberOfPixels$EN;

  // register dut_hdmiTpg_patternReg0
  reg [31 : 0] dut_hdmiTpg_patternReg0;
  wire [31 : 0] dut_hdmiTpg_patternReg0$D_IN;
  wire dut_hdmiTpg_patternReg0$EN;

  // register dut_hdmiTpg_patternRegs
  reg [31 : 0] dut_hdmiTpg_patternRegs;
  wire [31 : 0] dut_hdmiTpg_patternRegs$D_IN;
  wire dut_hdmiTpg_patternRegs$EN;

  // register dut_hdmiTpg_patternRegs_1
  reg [31 : 0] dut_hdmiTpg_patternRegs_1;
  wire [31 : 0] dut_hdmiTpg_patternRegs_1$D_IN;
  wire dut_hdmiTpg_patternRegs_1$EN;

  // register dut_hdmiTpg_patternRegs_2
  reg [31 : 0] dut_hdmiTpg_patternRegs_2;
  wire [31 : 0] dut_hdmiTpg_patternRegs_2$D_IN;
  wire dut_hdmiTpg_patternRegs_2$EN;

  // register dut_hdmiTpg_patternRegs_3
  reg [31 : 0] dut_hdmiTpg_patternRegs_3;
  wire [31 : 0] dut_hdmiTpg_patternRegs_3$D_IN;
  wire dut_hdmiTpg_patternRegs_3$EN;

  // register dut_hdmiTpg_pixelCount
  reg [11 : 0] dut_hdmiTpg_pixelCount;
  wire [11 : 0] dut_hdmiTpg_pixelCount$D_IN;
  wire dut_hdmiTpg_pixelCount$EN;

  // register dut_hdmiTpg_pixelMidpoint
  reg [11 : 0] dut_hdmiTpg_pixelMidpoint;
  wire [11 : 0] dut_hdmiTpg_pixelMidpoint$D_IN;
  wire dut_hdmiTpg_pixelMidpoint$EN;

  // register dut_hdmiTpg_rgb888StageReg
  reg [38 : 0] dut_hdmiTpg_rgb888StageReg;
  wire [38 : 0] dut_hdmiTpg_rgb888StageReg$D_IN;
  wire dut_hdmiTpg_rgb888StageReg$EN;

  // register dut_hdmiTpg_shadowTestPatternEnabled
  reg dut_hdmiTpg_shadowTestPatternEnabled;
  wire dut_hdmiTpg_shadowTestPatternEnabled$D_IN,
       dut_hdmiTpg_shadowTestPatternEnabled$EN;

  // register dut_hdmiTpg_testPatternEnabled
  reg dut_hdmiTpg_testPatternEnabled;
  wire dut_hdmiTpg_testPatternEnabled$D_IN, dut_hdmiTpg_testPatternEnabled$EN;

  // register dut_hdmiTpg_vsyncWidth
  reg [10 : 0] dut_hdmiTpg_vsyncWidth;
  wire [10 : 0] dut_hdmiTpg_vsyncWidth$D_IN;
  wire dut_hdmiTpg_vsyncWidth$EN;

  // register dut_hdmiTpg_yuv422StageReg
  reg [18 : 0] dut_hdmiTpg_yuv422StageReg;
  wire [18 : 0] dut_hdmiTpg_yuv422StageReg$D_IN;
  wire dut_hdmiTpg_yuv422StageReg$EN;

  // register dut_hdmiTpg_yuv444IntermediatesStageReg
  reg [146 : 0] dut_hdmiTpg_yuv444IntermediatesStageReg;
  wire [146 : 0] dut_hdmiTpg_yuv444IntermediatesStageReg$D_IN;
  wire dut_hdmiTpg_yuv444IntermediatesStageReg$EN;

  // register dut_hdmiTpg_yuv444StageReg
  reg [26 : 0] dut_hdmiTpg_yuv444StageReg;
  wire [26 : 0] dut_hdmiTpg_yuv444StageReg$D_IN;
  wire dut_hdmiTpg_yuv444StageReg$EN;

  // register dut_linesReg
  reg [10 : 0] dut_linesReg;
  wire [10 : 0] dut_linesReg$D_IN;
  wire dut_linesReg$EN;

  // register dut_pixelsReg
  reg [11 : 0] dut_pixelsReg;
  wire [11 : 0] dut_pixelsReg$D_IN;
  wire dut_pixelsReg$EN;

  // register dut_segmentIndexReg
  reg [7 : 0] dut_segmentIndexReg;
  wire [7 : 0] dut_segmentIndexReg$D_IN;
  wire dut_segmentIndexReg$EN;

  // register dut_segmentOffsetReg
  reg [23 : 0] dut_segmentOffsetReg;
  wire [23 : 0] dut_segmentOffsetReg$D_IN;
  wire dut_segmentOffsetReg$EN;

  // register dut_sendVsyncIndication
  reg dut_sendVsyncIndication;
  wire dut_sendVsyncIndication$D_IN, dut_sendVsyncIndication$EN;

  // register dut_strideBytesReg
  reg [13 : 0] dut_strideBytesReg;
  wire [13 : 0] dut_strideBytesReg$D_IN;
  wire dut_strideBytesReg$EN;

  // register dut_vsyncPulseCountReg
  reg [31 : 0] dut_vsyncPulseCountReg;
  wire [31 : 0] dut_vsyncPulseCountReg$D_IN;
  wire dut_vsyncPulseCountReg$EN;

  // register dut_waitingForVsync
  reg dut_waitingForVsync;
  wire dut_waitingForVsync$D_IN, dut_waitingForVsync$EN;

  // register fifoReadAddrReg
  reg [11 : 0] fifoReadAddrReg;
  wire [11 : 0] fifoReadAddrReg$D_IN;
  wire fifoReadAddrReg$EN;

  // register fifoReadBurstCountReg
  reg [7 : 0] fifoReadBurstCountReg;
  wire [7 : 0] fifoReadBurstCountReg$D_IN;
  wire fifoReadBurstCountReg$EN;

  // register fifoWriteAddrReg
  reg [11 : 0] fifoWriteAddrReg;
  wire [11 : 0] fifoWriteAddrReg$D_IN;
  wire fifoWriteAddrReg$EN;

  // register fifoWriteBurstCountReg
  reg [7 : 0] fifoWriteBurstCountReg;
  wire [7 : 0] fifoWriteBurstCountReg$D_IN;
  wire fifoWriteBurstCountReg$EN;

  // register getWordCount
  reg [31 : 0] getWordCount;
  wire [31 : 0] getWordCount$D_IN;
  wire getWordCount$EN;

  // register interruptCleared
  reg interruptCleared;
  wire interruptCleared$D_IN, interruptCleared$EN;

  // register interruptEnableReg
  reg [31 : 0] interruptEnableReg;
  wire [31 : 0] interruptEnableReg$D_IN;
  wire interruptEnableReg$EN;

  // register interrupted
  reg interrupted;
  wire interrupted$D_IN, interrupted$EN;

  // register junkReqReg
  reg [31 : 0] junkReqReg;
  wire [31 : 0] junkReqReg$D_IN;
  wire junkReqReg$EN;

  // register overflowCount
  reg [31 : 0] overflowCount;
  wire [31 : 0] overflowCount$D_IN;
  wire overflowCount$EN;

  // register putWordCount
  reg [31 : 0] putWordCount;
  wire [31 : 0] putWordCount$D_IN;
  wire putWordCount$EN;

  // register requestFifo_buff
  reg [35 : 0] requestFifo_buff;
  wire [35 : 0] requestFifo_buff$D_IN;
  wire requestFifo_buff$EN;

  // register requestFifo_count
  reg [31 : 0] requestFifo_count;
  wire [31 : 0] requestFifo_count$D_IN;
  wire requestFifo_count$EN;

  // register requestFifo_fifo_rCache
  reg [41 : 0] requestFifo_fifo_rCache;
  wire [41 : 0] requestFifo_fifo_rCache$D_IN;
  wire requestFifo_fifo_rCache$EN;

  // register requestFifo_fifo_rRdPtr
  reg [4 : 0] requestFifo_fifo_rRdPtr;
  wire [4 : 0] requestFifo_fifo_rRdPtr$D_IN;
  wire requestFifo_fifo_rRdPtr$EN;

  // register requestFifo_fifo_rWrPtr
  reg [4 : 0] requestFifo_fifo_rWrPtr;
  wire [4 : 0] requestFifo_fifo_rWrPtr$D_IN;
  wire requestFifo_fifo_rWrPtr$EN;

  // register requestFired
  reg [31 : 0] requestFired;
  wire [31 : 0] requestFired$D_IN;
  wire requestFired$EN;

  // register requestTimeLimitReg
  reg [15 : 0] requestTimeLimitReg;
  wire [15 : 0] requestTimeLimitReg$D_IN;
  wire requestTimeLimitReg$EN;

  // register requestTimerReg
  reg [15 : 0] requestTimerReg;
  wire [15 : 0] requestTimerReg$D_IN;
  wire requestTimerReg$EN;

  // register responseFifo_count
  reg [31 : 0] responseFifo_count;
  wire [31 : 0] responseFifo_count$D_IN;
  wire responseFifo_count$EN;

  // register responseFired
  reg [31 : 0] responseFired;
  wire [31 : 0] responseFired$D_IN;
  wire responseFired$EN;

  // register responseTimeLimitReg
  reg [15 : 0] responseTimeLimitReg;
  wire [15 : 0] responseTimeLimitReg$D_IN;
  wire responseTimeLimitReg$EN;

  // register responseTimerReg
  reg [15 : 0] responseTimerReg;
  wire [15 : 0] responseTimerReg$D_IN;
  wire responseTimerReg$EN;

  // register underflowCount
  reg [31 : 0] underflowCount;
  wire [31 : 0] underflowCount$D_IN;
  wire underflowCount$EN;

  // register word0Put
  reg [31 : 0] word0Put;
  wire [31 : 0] word0Put$D_IN;
  wire word0Put$EN;

  // register word1Put
  reg [31 : 0] word1Put;
  wire [31 : 0] word1Put$D_IN;
  wire word1Put$EN;

  // ports of submodule ctrlBrespFifo
  wire [1 : 0] ctrlBrespFifo$D_IN, ctrlBrespFifo$D_OUT;
  wire ctrlBrespFifo$CLR,
       ctrlBrespFifo$DEQ,
       ctrlBrespFifo$EMPTY_N,
       ctrlBrespFifo$ENQ,
       ctrlBrespFifo$FULL_N;

  // ports of submodule dut_commandFifo
  reg [34 : 0] dut_commandFifo$sD_IN;
  wire [34 : 0] dut_commandFifo$dD_OUT;
  wire dut_commandFifo$dDEQ,
       dut_commandFifo$dEMPTY_N,
       dut_commandFifo$sENQ,
       dut_commandFifo$sFULL_N;

  // ports of submodule dut_frameBuffer_sglist_syncBRAMBVI
  wire [87 : 0] dut_frameBuffer_sglist_syncBRAMBVI$DIA,
		dut_frameBuffer_sglist_syncBRAMBVI$DIB,
		dut_frameBuffer_sglist_syncBRAMBVI$DOA,
		dut_frameBuffer_sglist_syncBRAMBVI$DOB;
  wire [7 : 0] dut_frameBuffer_sglist_syncBRAMBVI$ADDRA,
	       dut_frameBuffer_sglist_syncBRAMBVI$ADDRB;
  wire dut_frameBuffer_sglist_syncBRAMBVI$DRA,
       dut_frameBuffer_sglist_syncBRAMBVI$DRB,
       dut_frameBuffer_sglist_syncBRAMBVI$ENA,
       dut_frameBuffer_sglist_syncBRAMBVI$ENB,
       dut_frameBuffer_sglist_syncBRAMBVI$WEA,
       dut_frameBuffer_sglist_syncBRAMBVI$WEB;

  // ports of submodule dut_frameBuffer_syncBRAM_syncBRAMBVI
  wire [63 : 0] dut_frameBuffer_syncBRAM_syncBRAMBVI$DIA,
		dut_frameBuffer_syncBRAM_syncBRAMBVI$DIB,
		dut_frameBuffer_syncBRAM_syncBRAMBVI$DOA;
  wire [11 : 0] dut_frameBuffer_syncBRAM_syncBRAMBVI$ADDRA,
		dut_frameBuffer_syncBRAM_syncBRAMBVI$ADDRB;
  wire dut_frameBuffer_syncBRAM_syncBRAMBVI$DRA,
       dut_frameBuffer_syncBRAM_syncBRAMBVI$ENA,
       dut_frameBuffer_syncBRAM_syncBRAMBVI$ENB,
       dut_frameBuffer_syncBRAM_syncBRAMBVI$WEA,
       dut_frameBuffer_syncBRAM_syncBRAMBVI$WEB;

  // ports of submodule dut_hdmiTpg_bramOutStageFifo
  wire [38 : 0] dut_hdmiTpg_bramOutStageFifo$D_IN,
		dut_hdmiTpg_bramOutStageFifo$D_OUT;
  wire dut_hdmiTpg_bramOutStageFifo$CLR,
       dut_hdmiTpg_bramOutStageFifo$DEQ,
       dut_hdmiTpg_bramOutStageFifo$EMPTY_N,
       dut_hdmiTpg_bramOutStageFifo$ENQ,
       dut_hdmiTpg_bramOutStageFifo$FULL_N;

  // ports of submodule dut_hdmi_reset
  wire dut_hdmi_reset$OUT_RST;

  // ports of submodule dut_hsyncPulse
  wire dut_hsyncPulse$dPulse, dut_hsyncPulse$sEN, dut_hsyncPulse$sRDY;

  // ports of submodule dut_rgbrgbFifo
  wire [63 : 0] dut_rgbrgbFifo$sD_IN;
  wire dut_rgbrgbFifo$dDEQ, dut_rgbrgbFifo$sENQ;

  // ports of submodule dut_translationEntryFifo
  wire [95 : 0] dut_translationEntryFifo$D_IN, dut_translationEntryFifo$D_OUT;
  wire dut_translationEntryFifo$CLR,
       dut_translationEntryFifo$DEQ,
       dut_translationEntryFifo$EMPTY_N,
       dut_translationEntryFifo$ENQ,
       dut_translationEntryFifo$FULL_N;

  // ports of submodule dut_vsyncPulse
  wire dut_vsyncPulse$dPulse, dut_vsyncPulse$sEN, dut_vsyncPulse$sRDY;

  // ports of submodule fifoBrespFifo
  wire [1 : 0] fifoBrespFifo$D_IN, fifoBrespFifo$D_OUT;
  wire fifoBrespFifo$CLR,
       fifoBrespFifo$DEQ,
       fifoBrespFifo$EMPTY_N,
       fifoBrespFifo$ENQ,
       fifoBrespFifo$FULL_N;

  // ports of submodule requestFifo_fifo_memory
  wire [35 : 0] requestFifo_fifo_memory$DIA,
		requestFifo_fifo_memory$DIB,
		requestFifo_fifo_memory$DOB;
  wire [3 : 0] requestFifo_fifo_memory$ADDRA, requestFifo_fifo_memory$ADDRB;
  wire requestFifo_fifo_memory$ENA,
       requestFifo_fifo_memory$ENB,
       requestFifo_fifo_memory$WEA,
       requestFifo_fifo_memory$WEB;

  // ports of submodule responseFifo_fifo
  wire [97 : 0] responseFifo_fifo$D_IN, responseFifo_fifo$D_OUT;
  wire responseFifo_fifo$CLR,
       responseFifo_fifo$DEQ,
       responseFifo_fifo$EMPTY_N,
       responseFifo_fifo$ENQ,
       responseFifo_fifo$FULL_N;

  // rule scheduling signals
  wire WILL_FIRE_RL_dut_frameBuffer_nextent,
       WILL_FIRE_RL_dut_frameBuffer_nextent2,
       WILL_FIRE_RL_dut_frameBuffer_startFrameRule,
       WILL_FIRE_RL_dut_hdmiTpg_data,
       WILL_FIRE_RL_dut_hdmiTpg_fbRule,
       WILL_FIRE_RL_dut_hsync,
       WILL_FIRE_RL_dut_vsync,
       WILL_FIRE_RL_handleaddTranslationEntryrequest,
       WILL_FIRE_RL_handlebeginTranslationTablerequest,
       WILL_FIRE_RL_handlehdmiBlankLinesPixelsrequest,
       WILL_FIRE_RL_handlehdmiLineCountMinMaxrequest,
       WILL_FIRE_RL_handlehdmiLinesPixelsrequest,
       WILL_FIRE_RL_handlehdmiPixelCountMinMaxrequest,
       WILL_FIRE_RL_handlehdmiStrideBytesrequest,
       WILL_FIRE_RL_handlehdmiSyncWidthsrequest,
       WILL_FIRE_RL_handlesetPatternRegrequest,
       WILL_FIRE_RL_handlestartFrameBufferrequest,
       WILL_FIRE_RL_handlewaitForVsyncrequest,
       WILL_FIRE_RL_translationTableEntryresponse,
       WILL_FIRE_RL_vsyncReceivedresponse;

  // inputs to muxes for submodule ports
  wire [97 : 0] MUX_responseFifo_fifo$enq_1__VAL_1,
		MUX_responseFifo_fifo$enq_1__VAL_2;
  wire [96 : 0] MUX_dut_frameBuffer_readingReg$write_1__VAL_1,
		MUX_dut_frameBuffer_readingReg$write_1__VAL_2,
		MUX_dut_frameBuffer_readingReg$write_1__VAL_3;
  wire [87 : 0] MUX_dut_frameBuffer_sglist_syncBRAMBVI$portAReq_3__VAL_2;
  wire [38 : 0] MUX_dut_hdmiTpg_bramOutStageFifo$enq_1__VAL_1,
		MUX_dut_hdmiTpg_bramOutStageFifo$enq_1__VAL_2;
  wire [34 : 0] MUX_dut_commandFifo$enq_1__VAL_1,
		MUX_dut_commandFifo$enq_1__VAL_3,
		MUX_dut_commandFifo$enq_1__VAL_4,
		MUX_dut_commandFifo$enq_1__VAL_5,
		MUX_dut_commandFifo$enq_1__VAL_6,
		MUX_dut_commandFifo$enq_1__VAL_7;
  wire [23 : 0] MUX_dut_frameBuffer_readAddrReg$write_1__VAL_3,
		MUX_dut_frameBuffer_readLimitReg$write_1__VAL_1;
  wire [15 : 0] MUX_requestTimerReg$write_1__VAL_12;
  wire [11 : 0] MUX_ctrlReadAddrReg$write_1__VAL_2,
		MUX_ctrlWriteAddrReg$write_1__VAL_2,
		MUX_dut_frameBuffer_pixelCountReg2$write_1__VAL_2,
		MUX_dut_frameBuffer_syncBRAM_syncBRAMBVI$portAReq_2__VAL_1,
		MUX_dut_hdmiTpg_dataCount$write_1__VAL_1,
		MUX_dut_hdmiTpg_dataCount$write_1__VAL_2,
		MUX_fifoReadAddrReg$write_1__VAL_2,
		MUX_fifoWriteAddrReg$write_1__VAL_2;
  wire [7 : 0] MUX_ctrlReadBurstCountReg$write_1__VAL_1,
	       MUX_ctrlReadBurstCountReg$write_1__VAL_2,
	       MUX_ctrlWriteBurstCountReg$write_1__VAL_1,
	       MUX_ctrlWriteBurstCountReg$write_1__VAL_2,
	       MUX_dut_segmentIndexReg$write_1__VAL_2,
	       MUX_fifoReadBurstCountReg$write_1__VAL_1,
	       MUX_fifoReadBurstCountReg$write_1__VAL_2,
	       MUX_fifoWriteBurstCountReg$write_1__VAL_1,
	       MUX_fifoWriteBurstCountReg$write_1__VAL_2;
  wire MUX_dut_frameBuffer_lineAddrReg$write_1__SEL_2,
       MUX_dut_frameBuffer_readingReg$write_1__SEL_3,
       MUX_dut_frameBuffer_startFrameEnabled$write_1__SEL_1,
       MUX_dut_hdmiTpg_dataCount$write_1__SEL_1,
       MUX_dut_hdmiTpg_dataCount$write_1__SEL_2,
       MUX_dut_sendVsyncIndication$write_1__SEL_1;

  // remaining internal signals
  reg [31 : 0] data__h6077;
  wire [143 : 0] IF_dut_hdmiTpg_rgb888StageReg_78_BIT_36_80_THE_ETC___d207;
  wire [97 : 0] x__h15028;
  wire [35 : 0] newval__h15403, x__h9238;
  wire [31 : 0] IF_interrupted_87_THEN_1_ELSE_0___d567,
		IF_responseFifo_fifo_i_notFull__04_THEN_0x20_E_ETC___d566,
		_107_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78_ETC___d199,
		_150_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78_ETC___d187,
		_21_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d201,
		_29_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d191,
		_43_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d193,
		_77_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d183,
		_85_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d195,
		result__h14155,
		segmentOffset__h2053,
		segmentOffset__h2494,
		spliced_bits__h2134,
		spliced_bits__h2776,
		v___1__h14783,
		x__h14105,
		x__h14107,
		x__h14109,
		x__h14887,
		x__h15032,
		x__h15504,
		y__h14106,
		y__h14108,
		y__h14110;
  wire [23 : 0] IF_dut_hdmiTpg_testPatternEnabled_02_THEN_dut__ETC___d175,
		lineAddr___1__h7992,
		lineAddr__h7954,
		readLimit___1__h7993,
		readLimit__h7955,
		x__h12118,
		y__h2598;
  wire [19 : 0] length__h11998;
  wire [15 : 0] data__h7576,
		x337_PLUS_dut_hdmiTpg_yuv444IntermediatesStage_ETC__q1,
		x400_PLUS_dut_hdmiTpg_yuv444IntermediatesStage_ETC__q2,
		x455_MINUS_dut_hdmiTpg_yuv444IntermediatesStag_ETC__q3,
		x__h7337,
		x__h7400,
		x__h7402,
		x__h7455,
		x__h7457;
  wire [11 : 0] newPixelCount__h6534, x__h6732;
  wire [10 : 0] IF_dut_hdmiTpg_lineCount_6_EQ_dut_hdmiTpg_numb_ETC___d111,
		lineCount___1__h7994,
		lineCount__h7952,
		newLineCount___1__h6503;
  wire [7 : 0] index__h1910;
  wire [4 : 0] x__h9339;
  wire [1 : 0] _theResult____h6076, result__h6202, x__h6188;
  wire NOT_dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_de_ETC___d95,
       NOT_dut_hdmiTpg_pixelCount_8_ULT_dut_hdmiTpg_d_ETC___d127,
       _dor1dut_hdmiTpg_testPatternEnabled$EN_write,
       dut_frameBuffer_readAddrReg_ULE_dut_frameBuffe_ETC___d5,
       dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_deLine_ETC___d97,
       dut_hdmiTpg_pixelCount_8_EQ_dut_hdmiTpg_number_ETC___d559,
       requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308,
       requestFifo_fifo_rRdPtr_86_PLUS_8_99_EQ_reques_ETC___d569,
       x__h6112,
       x__h6122;

  // value method interrupt
  assign interrupt =
	     interruptEnableReg[0] && !interruptCleared && interrupted ;
  assign RDY_interrupt = 1'd1 ;

  // action method ctrl_read_readAddr
  assign RDY_ctrl_read_readAddr = ctrlReadBurstCountReg == 8'd0 ;

  // actionvalue method ctrl_read_readData
  always@(ctrlReadAddrReg or
	  result__h14155 or
	  interruptEnableReg or
	  requestFired or
	  responseFired or
	  underflowCount or
	  overflowCount or
	  x__h14105 or
	  y__h14106 or
	  putWordCount or
	  getWordCount or
	  word0Put or
	  word1Put or
	  junkReqReg or
	  blockedRequestsDiscardedReg or blockedResponsesDiscardedReg)
  begin
    case (ctrlReadAddrReg)
      12'h0: ctrl_read_readData = result__h14155;
      12'h004: ctrl_read_readData = interruptEnableReg;
      12'h008: ctrl_read_readData = 32'd36;
      12'h00C: ctrl_read_readData = 32'd98;
      12'h010: ctrl_read_readData = requestFired;
      12'h014: ctrl_read_readData = responseFired;
      12'h018: ctrl_read_readData = underflowCount;
      12'h01C: ctrl_read_readData = overflowCount;
      12'h020: ctrl_read_readData = x__h14105 | y__h14106;
      12'h024: ctrl_read_readData = putWordCount;
      12'h028: ctrl_read_readData = getWordCount;
      12'h02C: ctrl_read_readData = word0Put;
      12'h030: ctrl_read_readData = word1Put;
      12'h034: ctrl_read_readData = junkReqReg;
      12'h038: ctrl_read_readData = blockedRequestsDiscardedReg;
      12'h03C: ctrl_read_readData = blockedResponsesDiscardedReg;
      default: ctrl_read_readData = 32'h005A05A0;
    endcase
  end
  assign RDY_ctrl_read_readData = ctrlReadBurstCountReg != 8'd0 ;

  // value method ctrl_read_last
  assign ctrl_read_last = ctrlReadBurstCountReg == 8'd1 ;
  assign RDY_ctrl_read_last = 1'd1 ;

  // action method ctrl_write_writeAddr
  assign RDY_ctrl_write_writeAddr = ctrlWriteBurstCountReg == 8'd0 ;

  // action method ctrl_write_writeData
  assign RDY_ctrl_write_writeData =
	     ctrlWriteBurstCountReg != 8'd0 && ctrlBrespFifo$FULL_N ;

  // actionvalue method ctrl_write_writeResponse
  assign ctrl_write_writeResponse = ctrlBrespFifo$D_OUT ;
  assign RDY_ctrl_write_writeResponse = ctrlBrespFifo$EMPTY_N ;

  // action method fifo_read_readAddr
  assign RDY_fifo_read_readAddr = fifoReadBurstCountReg == 8'd0 ;

  // actionvalue method fifo_read_readData
  assign fifo_read_readData =
	     responseFifo_fifo$EMPTY_N ? v___1__h14783 : 32'h050A050A ;
  assign RDY_fifo_read_readData = fifoReadBurstCountReg != 8'd0 ;

  // value method fifo_read_last
  assign fifo_read_last = fifoReadBurstCountReg == 8'd1 ;
  assign RDY_fifo_read_last = 1'd1 ;

  // action method fifo_write_writeAddr
  assign RDY_fifo_write_writeAddr = fifoWriteBurstCountReg == 8'd0 ;

  // action method fifo_write_writeData
  assign RDY_fifo_write_writeData =
	     fifoWriteBurstCountReg != 8'd0 && fifoBrespFifo$FULL_N &&
	     !requestFifo_fifo_rRdPtr_86_PLUS_8_99_EQ_reques_ETC___d569 ;

  // actionvalue method fifo_write_writeResponse
  assign fifo_write_writeResponse = fifoBrespFifo$D_OUT ;
  assign RDY_fifo_write_writeResponse = fifoBrespFifo$EMPTY_N ;

  // actionvalue method axihp0_read_readAddr
  assign axihp0_read_readAddr =
	     { 8'd0, dut_frameBuffer_readAddrReg } +
	     dut_frameBuffer_segmentOffsetReg ;
  assign RDY_axihp0_read_readAddr =
	     dut_frameBuffer_runningReg &&
	     dut_frameBuffer_readAddrReg < dut_frameBuffer_readLimitReg &&
	     dut_frameBuffer_readAddrReg_ULE_dut_frameBuffe_ETC___d5 ;

  // value method axihp0_read_readBurstLen
  assign axihp0_read_readBurstLen = 8'd15 ;
  assign RDY_axihp0_read_readBurstLen = 1'd1 ;

  // value method axihp0_read_readBurstWidth
  assign axihp0_read_readBurstWidth = 3'b011 ;
  assign RDY_axihp0_read_readBurstWidth = 1'd1 ;

  // value method axihp0_read_readBurstType
  assign axihp0_read_readBurstType = 2'b01 ;
  assign RDY_axihp0_read_readBurstType = 1'd1 ;

  // value method axihp0_read_readBurstProt
  assign axihp0_read_readBurstProt = 3'b0 ;
  assign RDY_axihp0_read_readBurstProt = 1'd1 ;

  // value method axihp0_read_readBurstCache
  assign axihp0_read_readBurstCache = 4'b0011 ;
  assign RDY_axihp0_read_readBurstCache = 1'd1 ;

  // value method axihp0_read_readId
  assign axihp0_read_readId = 1'd0 ;
  assign RDY_axihp0_read_readId = 1'd1 ;

  // action method axihp0_read_readData
  assign RDY_axihp0_read_readData = 1'd1 ;

  // actionvalue method axihp0_write_writeAddr
  assign axihp0_write_writeAddr = 32'd0 ;
  assign RDY_axihp0_write_writeAddr = 1'd0 ;

  // value method axihp0_write_writeBurstLen
  assign axihp0_write_writeBurstLen = 8'd0 ;
  assign RDY_axihp0_write_writeBurstLen = 1'd1 ;

  // value method axihp0_write_writeBurstWidth
  assign axihp0_write_writeBurstWidth = 3'b011 ;
  assign RDY_axihp0_write_writeBurstWidth = 1'd1 ;

  // value method axihp0_write_writeBurstType
  assign axihp0_write_writeBurstType = 2'b01 ;
  assign RDY_axihp0_write_writeBurstType = 1'd1 ;

  // value method axihp0_write_writeBurstProt
  assign axihp0_write_writeBurstProt = 3'b0 ;
  assign RDY_axihp0_write_writeBurstProt = 1'd1 ;

  // value method axihp0_write_writeBurstCache
  assign axihp0_write_writeBurstCache = 4'b0011 ;
  assign RDY_axihp0_write_writeBurstCache = 1'd1 ;

  // value method axihp0_write_writeId
  assign axihp0_write_writeId = 1'd0 ;
  assign RDY_axihp0_write_writeId = 1'd1 ;

  // actionvalue method axihp0_write_writeData
  assign axihp0_write_writeData = 64'd0 ;
  assign RDY_axihp0_write_writeData = 1'd1 ;

  // value method axihp0_write_writeDataByteEnable
  assign axihp0_write_writeDataByteEnable = 8'd255 ;
  assign RDY_axihp0_write_writeDataByteEnable = 1'd1 ;

  // value method axihp0_write_writeLastDataBeat
  assign axihp0_write_writeLastDataBeat = 1'd0 ;
  assign RDY_axihp0_write_writeLastDataBeat = 1'd1 ;

  // action method axihp0_write_writeResponse
  assign RDY_axihp0_write_writeResponse = 1'd1 ;

  // value method hdmi_hdmi_vsync
  assign hdmi_hdmi_vsync = dut_hdmiTpg_yuv422StageReg[18] ;
  assign RDY_hdmi_hdmi_vsync = 1'd1 ;

  // value method hdmi_hdmi_hsync
  assign hdmi_hdmi_hsync = dut_hdmiTpg_yuv422StageReg[17] ;
  assign RDY_hdmi_hdmi_hsync = 1'd1 ;

  // value method hdmi_hdmi_de
  assign hdmi_hdmi_de = dut_hdmiTpg_yuv422StageReg[16] ;
  assign RDY_hdmi_hdmi_de = 1'd1 ;

  // value method hdmi_hdmi_data
  assign hdmi_hdmi_data = dut_hdmiTpg_yuv422StageReg[15:0] ;
  assign RDY_hdmi_hdmi_data = 1'd1 ;

  // submodule ctrlBrespFifo
  FIFO2 #(.width(32'd2), .guarded(32'd1)) ctrlBrespFifo(.RST(RST_N),
							.CLK(CLK),
							.D_IN(ctrlBrespFifo$D_IN),
							.ENQ(ctrlBrespFifo$ENQ),
							.DEQ(ctrlBrespFifo$DEQ),
							.CLR(ctrlBrespFifo$CLR),
							.D_OUT(ctrlBrespFifo$D_OUT),
							.FULL_N(ctrlBrespFifo$FULL_N),
							.EMPTY_N(ctrlBrespFifo$EMPTY_N));

  // submodule dut_commandFifo
  SyncFIFO #(.dataWidth(32'd35),
	     .depth(32'd2),
	     .indxWidth(32'd1)) dut_commandFifo(.sCLK(CLK),
						.dCLK(CLK_hdmi_clk),
						.sRST(RST_N),
						.sD_IN(dut_commandFifo$sD_IN),
						.sENQ(dut_commandFifo$sENQ),
						.dDEQ(dut_commandFifo$dDEQ),
						.dD_OUT(dut_commandFifo$dD_OUT),
						.sFULL_N(dut_commandFifo$sFULL_N),
						.dEMPTY_N(dut_commandFifo$dEMPTY_N));

  // submodule dut_frameBuffer_sglist_syncBRAMBVI
  NRCCBRAM2 #(.ADDR_WIDTH(32'd8),
	      .DATA_WIDTH(32'd88),
	      .MEMSIZE(32'd256),
	      .PIPELINED(32'd0)) dut_frameBuffer_sglist_syncBRAMBVI(.CLKA(CLK),
								    .CLKB(CLK),
								    .RSTA_N(RST_N),
								    .RSTB_N(RST_N),
								    .ADDRA(dut_frameBuffer_sglist_syncBRAMBVI$ADDRA),
								    .ADDRB(dut_frameBuffer_sglist_syncBRAMBVI$ADDRB),
								    .DIA(dut_frameBuffer_sglist_syncBRAMBVI$DIA),
								    .DIB(dut_frameBuffer_sglist_syncBRAMBVI$DIB),
								    .WEA(dut_frameBuffer_sglist_syncBRAMBVI$WEA),
								    .WEB(dut_frameBuffer_sglist_syncBRAMBVI$WEB),
								    .ENA(dut_frameBuffer_sglist_syncBRAMBVI$ENA),
								    .ENB(dut_frameBuffer_sglist_syncBRAMBVI$ENB),
								    .DOA(dut_frameBuffer_sglist_syncBRAMBVI$DOA),
								    .DOB(dut_frameBuffer_sglist_syncBRAMBVI$DOB),
								    .DRA(dut_frameBuffer_sglist_syncBRAMBVI$DRA),
								    .DRB(dut_frameBuffer_sglist_syncBRAMBVI$DRB));

  // submodule dut_frameBuffer_syncBRAM_syncBRAMBVI
  NRCCBRAM2 #(.ADDR_WIDTH(32'd12),
	      .DATA_WIDTH(32'd64),
	      .MEMSIZE(32'd4096),
	      .PIPELINED(32'd0)) dut_frameBuffer_syncBRAM_syncBRAMBVI(.CLKA(CLK_hdmi_clk),
								      .CLKB(CLK),
								      .RSTA_N(dut_hdmi_reset$OUT_RST),
								      .RSTB_N(RST_N),
								      .ADDRA(dut_frameBuffer_syncBRAM_syncBRAMBVI$ADDRA),
								      .ADDRB(dut_frameBuffer_syncBRAM_syncBRAMBVI$ADDRB),
								      .DIA(dut_frameBuffer_syncBRAM_syncBRAMBVI$DIA),
								      .DIB(dut_frameBuffer_syncBRAM_syncBRAMBVI$DIB),
								      .WEA(dut_frameBuffer_syncBRAM_syncBRAMBVI$WEA),
								      .WEB(dut_frameBuffer_syncBRAM_syncBRAMBVI$WEB),
								      .ENA(dut_frameBuffer_syncBRAM_syncBRAMBVI$ENA),
								      .ENB(dut_frameBuffer_syncBRAM_syncBRAMBVI$ENB),
								      .DOA(dut_frameBuffer_syncBRAM_syncBRAMBVI$DOA),
								      .DOB(),
								      .DRA(dut_frameBuffer_syncBRAM_syncBRAMBVI$DRA),
								      .DRB());

  // submodule dut_hdmiTpg_bramOutStageFifo
  SizedFIFO #(.p1width(32'd39),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) dut_hdmiTpg_bramOutStageFifo(.RST(dut_hdmi_reset$OUT_RST),
							    .CLK(CLK_hdmi_clk),
							    .D_IN(dut_hdmiTpg_bramOutStageFifo$D_IN),
							    .ENQ(dut_hdmiTpg_bramOutStageFifo$ENQ),
							    .DEQ(dut_hdmiTpg_bramOutStageFifo$DEQ),
							    .CLR(dut_hdmiTpg_bramOutStageFifo$CLR),
							    .D_OUT(dut_hdmiTpg_bramOutStageFifo$D_OUT),
							    .FULL_N(dut_hdmiTpg_bramOutStageFifo$FULL_N),
							    .EMPTY_N(dut_hdmiTpg_bramOutStageFifo$EMPTY_N));

  // submodule dut_hdmi_reset
  SyncResetA #(.RSTDELAY(32'd1)) dut_hdmi_reset(.CLK(CLK_hdmi_clk),
						.IN_RST(RST_N),
						.OUT_RST(dut_hdmi_reset$OUT_RST));

  // submodule dut_hsyncPulse
  SyncHandshake dut_hsyncPulse(.sCLK(CLK_hdmi_clk),
			       .dCLK(CLK),
			       .sRST(dut_hdmi_reset$OUT_RST),
			       .sEN(dut_hsyncPulse$sEN),
			       .dPulse(dut_hsyncPulse$dPulse),
			       .sRDY(dut_hsyncPulse$sRDY));

  // submodule dut_rgbrgbFifo
  SyncFIFO #(.dataWidth(32'd64),
	     .depth(32'd4),
	     .indxWidth(32'd2)) dut_rgbrgbFifo(.sCLK(CLK),
					       .dCLK(CLK_hdmi_clk),
					       .sRST(RST_N),
					       .sD_IN(dut_rgbrgbFifo$sD_IN),
					       .sENQ(dut_rgbrgbFifo$sENQ),
					       .dDEQ(dut_rgbrgbFifo$dDEQ),
					       .dD_OUT(),
					       .sFULL_N(),
					       .dEMPTY_N());

  // submodule dut_translationEntryFifo
  FIFO2 #(.width(32'd96),
	  .guarded(32'd1)) dut_translationEntryFifo(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(dut_translationEntryFifo$D_IN),
						    .ENQ(dut_translationEntryFifo$ENQ),
						    .DEQ(dut_translationEntryFifo$DEQ),
						    .CLR(dut_translationEntryFifo$CLR),
						    .D_OUT(dut_translationEntryFifo$D_OUT),
						    .FULL_N(dut_translationEntryFifo$FULL_N),
						    .EMPTY_N(dut_translationEntryFifo$EMPTY_N));

  // submodule dut_vsyncPulse
  SyncHandshake dut_vsyncPulse(.sCLK(CLK_hdmi_clk),
			       .dCLK(CLK),
			       .sRST(dut_hdmi_reset$OUT_RST),
			       .sEN(dut_vsyncPulse$sEN),
			       .dPulse(dut_vsyncPulse$dPulse),
			       .sRDY(dut_vsyncPulse$sRDY));

  // submodule fifoBrespFifo
  FIFO2 #(.width(32'd2), .guarded(32'd1)) fifoBrespFifo(.RST(RST_N),
							.CLK(CLK),
							.D_IN(fifoBrespFifo$D_IN),
							.ENQ(fifoBrespFifo$ENQ),
							.DEQ(fifoBrespFifo$DEQ),
							.CLR(fifoBrespFifo$CLR),
							.D_OUT(fifoBrespFifo$D_OUT),
							.FULL_N(fifoBrespFifo$FULL_N),
							.EMPTY_N(fifoBrespFifo$EMPTY_N));

  // submodule requestFifo_fifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd36),
	  .MEMSIZE(5'd16)) requestFifo_fifo_memory(.CLKA(CLK),
						   .CLKB(CLK),
						   .ADDRA(requestFifo_fifo_memory$ADDRA),
						   .ADDRB(requestFifo_fifo_memory$ADDRB),
						   .DIA(requestFifo_fifo_memory$DIA),
						   .DIB(requestFifo_fifo_memory$DIB),
						   .WEA(requestFifo_fifo_memory$WEA),
						   .WEB(requestFifo_fifo_memory$WEB),
						   .ENA(requestFifo_fifo_memory$ENA),
						   .ENB(requestFifo_fifo_memory$ENB),
						   .DOA(),
						   .DOB(requestFifo_fifo_memory$DOB));

  // submodule responseFifo_fifo
  SizedFIFO #(.p1width(32'd98),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd0)) responseFifo_fifo(.RST(RST_N),
						 .CLK(CLK),
						 .D_IN(responseFifo_fifo$D_IN),
						 .ENQ(responseFifo_fifo$ENQ),
						 .DEQ(responseFifo_fifo$DEQ),
						 .CLR(responseFifo_fifo$CLR),
						 .D_OUT(responseFifo_fifo$D_OUT),
						 .FULL_N(responseFifo_fifo$FULL_N),
						 .EMPTY_N(responseFifo_fifo$EMPTY_N));

  // rule RL_vsyncReceivedresponse
  assign WILL_FIRE_RL_vsyncReceivedresponse =
	     responseFifo_fifo$FULL_N && dut_sendVsyncIndication ;

  // rule RL_translationTableEntryresponse
  assign WILL_FIRE_RL_translationTableEntryresponse =
	     responseFifo_fifo$FULL_N && dut_translationEntryFifo$EMPTY_N &&
	     !WILL_FIRE_RL_vsyncReceivedresponse ;

  // rule RL_dut_vsync
  assign WILL_FIRE_RL_dut_vsync =
	     !dut_frameBuffer_startFrameEnabled && dut_vsyncPulse$dPulse ;

  // rule RL_dut_frameBuffer_nextent
  assign WILL_FIRE_RL_dut_frameBuffer_nextent =
	     dut_frameBuffer_readAddrReg != 24'hFFFFFF &&
	     !dut_frameBuffer_readAddrReg_ULE_dut_frameBuffe_ETC___d5 &&
	     !dut_frameBuffer_nextent2Enabled ;

  // rule RL_dut_hsync
  assign WILL_FIRE_RL_dut_hsync =
	     dut_hsyncPulse$dPulse && !EN_axihp0_read_readAddr ;

  // rule RL_dut_frameBuffer_nextent2
  assign WILL_FIRE_RL_dut_frameBuffer_nextent2 =
	     dut_frameBuffer_sglist_syncBRAMBVI$DRA &&
	     dut_frameBuffer_nextent2Enabled &&
	     !WILL_FIRE_RL_dut_hsync &&
	     !EN_axihp0_read_readAddr ;

  // rule RL_dut_frameBuffer_startFrameRule
  assign WILL_FIRE_RL_dut_frameBuffer_startFrameRule =
	     dut_frameBuffer_sglist_syncBRAMBVI$DRB &&
	     dut_frameBuffer_startFrameEnabled ;

  // rule RL_dut_hdmiTpg_data
  assign WILL_FIRE_RL_dut_hdmiTpg_data =
	     dut_hdmiTpg_bramOutStageFifo$FULL_N &&
	     dut_hdmiTpg_testPatternEnabled ;

  // rule RL_dut_hdmiTpg_fbRule
  assign WILL_FIRE_RL_dut_hdmiTpg_fbRule =
	     dut_hdmiTpg_bramOutStageFifo$FULL_N &&
	     !dut_hdmiTpg_testPatternEnabled ;

  // rule RL_handlesetPatternRegrequest
  assign WILL_FIRE_RL_handlesetPatternRegrequest =
	     !requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 &&
	     dut_commandFifo$sFULL_N &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd0 ;

  // rule RL_handlestartFrameBufferrequest
  assign WILL_FIRE_RL_handlestartFrameBufferrequest =
	     !requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 &&
	     dut_commandFifo$sFULL_N &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd1 ;

  // rule RL_handlewaitForVsyncrequest
  assign WILL_FIRE_RL_handlewaitForVsyncrequest =
	     !requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd2 ;

  // rule RL_handlehdmiLinesPixelsrequest
  assign WILL_FIRE_RL_handlehdmiLinesPixelsrequest =
	     !requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 &&
	     dut_commandFifo$sFULL_N &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd3 ;

  // rule RL_handlehdmiBlankLinesPixelsrequest
  assign WILL_FIRE_RL_handlehdmiBlankLinesPixelsrequest =
	     !requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 &&
	     dut_commandFifo$sFULL_N &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd4 ;

  // rule RL_handlehdmiStrideBytesrequest
  assign WILL_FIRE_RL_handlehdmiStrideBytesrequest =
	     !requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd5 ;

  // rule RL_handlehdmiLineCountMinMaxrequest
  assign WILL_FIRE_RL_handlehdmiLineCountMinMaxrequest =
	     !requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 &&
	     dut_commandFifo$sFULL_N &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd6 ;

  // rule RL_handlehdmiPixelCountMinMaxrequest
  assign WILL_FIRE_RL_handlehdmiPixelCountMinMaxrequest =
	     !requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 &&
	     dut_commandFifo$sFULL_N &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd7 ;

  // rule RL_handlehdmiSyncWidthsrequest
  assign WILL_FIRE_RL_handlehdmiSyncWidthsrequest =
	     !requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 &&
	     dut_commandFifo$sFULL_N &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd8 ;

  // rule RL_handlebeginTranslationTablerequest
  assign WILL_FIRE_RL_handlebeginTranslationTablerequest =
	     !requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd9 ;

  // rule RL_handleaddTranslationEntryrequest
  assign WILL_FIRE_RL_handleaddTranslationEntryrequest =
	     !requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 &&
	     dut_translationEntryFifo$FULL_N &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd10 &&
	     !WILL_FIRE_RL_dut_frameBuffer_nextent ;

  // inputs to muxes for submodule ports
  assign MUX_dut_frameBuffer_lineAddrReg$write_1__SEL_2 =
	     WILL_FIRE_RL_dut_hsync && dut_frameBuffer_runningReg ;
  assign MUX_dut_frameBuffer_readingReg$write_1__SEL_3 =
	     WILL_FIRE_RL_dut_hsync && dut_frameBuffer_runningReg &&
	     dut_frameBuffer_readAddrReg == 24'hFFFFFF ;
  assign MUX_dut_frameBuffer_startFrameEnabled$write_1__SEL_1 =
	     WILL_FIRE_RL_dut_vsync && dut_frameBufferEnabled ;
  assign MUX_dut_hdmiTpg_dataCount$write_1__SEL_1 =
	     WILL_FIRE_RL_dut_hdmiTpg_data &&
	     (NOT_dut_hdmiTpg_pixelCount_8_ULT_dut_hdmiTpg_d_ETC___d127 &&
	      dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_deLine_ETC___d97 ||
	      x__h6122) ;
  assign MUX_dut_hdmiTpg_dataCount$write_1__SEL_2 =
	     WILL_FIRE_RL_dut_hdmiTpg_fbRule &&
	     (x__h6122 ||
	      NOT_dut_hdmiTpg_pixelCount_8_ULT_dut_hdmiTpg_d_ETC___d127 &&
	      dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_deLine_ETC___d97) ;
  assign MUX_dut_sendVsyncIndication$write_1__SEL_1 =
	     WILL_FIRE_RL_dut_vsync && dut_waitingForVsync ;
  assign MUX_ctrlReadAddrReg$write_1__VAL_2 = ctrlReadAddrReg + 12'd4 ;
  assign MUX_ctrlReadBurstCountReg$write_1__VAL_1 =
	     ctrl_read_readAddr_burstLen + 8'd1 ;
  assign MUX_ctrlReadBurstCountReg$write_1__VAL_2 =
	     ctrlReadBurstCountReg - 8'd1 ;
  assign MUX_ctrlWriteAddrReg$write_1__VAL_2 = ctrlWriteAddrReg + 12'd4 ;
  assign MUX_ctrlWriteBurstCountReg$write_1__VAL_1 =
	     ctrl_write_writeAddr_burstLen + 8'd1 ;
  assign MUX_ctrlWriteBurstCountReg$write_1__VAL_2 =
	     ctrlWriteBurstCountReg - 8'd1 ;
  assign MUX_dut_commandFifo$enq_1__VAL_1 =
	     { 3'd0, requestFifo_fifo_wDataOut$wget[31:0] } ;
  assign MUX_dut_commandFifo$enq_1__VAL_3 =
	     { 3'd2, requestFifo_fifo_wDataOut$wget[31:0] } ;
  assign MUX_dut_commandFifo$enq_1__VAL_4 =
	     { 3'd3, requestFifo_fifo_wDataOut$wget[31:0] } ;
  assign MUX_dut_commandFifo$enq_1__VAL_5 =
	     { 3'd4, requestFifo_fifo_wDataOut$wget[31:0] } ;
  assign MUX_dut_commandFifo$enq_1__VAL_6 =
	     { 3'd5, requestFifo_fifo_wDataOut$wget[31:0] } ;
  assign MUX_dut_commandFifo$enq_1__VAL_7 =
	     { 3'd6, requestFifo_fifo_wDataOut$wget[31:0] } ;
  assign MUX_dut_frameBuffer_pixelCountReg2$write_1__VAL_2 =
	     dut_frameBuffer_pixelCountReg2 + 12'd2 ;
  assign MUX_dut_frameBuffer_readAddrReg$write_1__VAL_3 =
	     dut_frameBuffer_readAddrReg + 24'd128 ;
  assign MUX_dut_frameBuffer_readLimitReg$write_1__VAL_1 =
	     dut_frameBuffer_sglist_syncBRAMBVI$DOB[87:64] + y__h2598 ;
  assign MUX_dut_frameBuffer_readingReg$write_1__VAL_1 =
	     { 1'd1,
	       segmentOffset__h2494,
	       32'd16777215,
	       spliced_bits__h2776 } ;
  assign MUX_dut_frameBuffer_readingReg$write_1__VAL_2 =
	     { 1'd1,
	       segmentOffset__h2053,
	       8'd0,
	       dut_frameBuffer_readAddrReg,
	       spliced_bits__h2134 } ;
  assign MUX_dut_frameBuffer_readingReg$write_1__VAL_3 =
	     { 1'd1,
	       dut_frameBuffer_segmentOffsetReg,
	       8'd0,
	       lineAddr__h7954,
	       8'd0,
	       dut_frameBuffer_segmentLimitReg } ;
  assign MUX_dut_frameBuffer_sglist_syncBRAMBVI$portAReq_3__VAL_2 =
	     { dut_segmentOffsetReg,
	       x__h12118,
	       requestFifo_fifo_wDataOut$wget[31:12],
	       length__h11998 } ;
  assign MUX_dut_frameBuffer_syncBRAM_syncBRAMBVI$portAReq_2__VAL_1 =
	     { 1'd0, dut_hdmiTpg_dataCount[11:1] } ;
  assign MUX_dut_hdmiTpg_bramOutStageFifo$enq_1__VAL_1 =
	     { x__h6112,
	       x__h6122,
	       NOT_dut_hdmiTpg_pixelCount_8_ULT_dut_hdmiTpg_d_ETC___d127 &&
	       dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_deLine_ETC___d97,
	       data__h6077[23:0],
	       12'hAAA } ;
  assign MUX_dut_hdmiTpg_bramOutStageFifo$enq_1__VAL_2 =
	     { x__h6112,
	       x__h6122,
	       NOT_dut_hdmiTpg_pixelCount_8_ULT_dut_hdmiTpg_d_ETC___d127 &&
	       dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_deLine_ETC___d97,
	       24'hAAAAAA,
	       dut_hdmiTpg_dataCount } ;
  assign MUX_dut_hdmiTpg_dataCount$write_1__VAL_1 =
	     (NOT_dut_hdmiTpg_pixelCount_8_ULT_dut_hdmiTpg_d_ETC___d127 &&
	      dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_deLine_ETC___d97) ?
	       x__h6732 :
	       12'd0 ;
  assign MUX_dut_hdmiTpg_dataCount$write_1__VAL_2 =
	     x__h6122 ? 12'd0 : x__h6732 ;
  assign MUX_dut_segmentIndexReg$write_1__VAL_2 = dut_segmentIndexReg + 8'd1 ;
  assign MUX_fifoReadAddrReg$write_1__VAL_2 = fifoReadAddrReg + 12'd4 ;
  assign MUX_fifoReadBurstCountReg$write_1__VAL_1 =
	     fifo_read_readAddr_burstLen + 8'd1 ;
  assign MUX_fifoReadBurstCountReg$write_1__VAL_2 =
	     fifoReadBurstCountReg - 8'd1 ;
  assign MUX_fifoWriteAddrReg$write_1__VAL_2 = fifoWriteAddrReg + 12'd4 ;
  assign MUX_fifoWriteBurstCountReg$write_1__VAL_1 =
	     fifo_write_writeAddr_burstLen + 8'd1 ;
  assign MUX_fifoWriteBurstCountReg$write_1__VAL_2 =
	     fifoWriteBurstCountReg - 8'd1 ;
  assign MUX_requestTimerReg$write_1__VAL_12 = requestTimerReg + 16'd1 ;
  assign MUX_responseFifo_fifo$enq_1__VAL_1 =
	     { 66'h0AAAAAAAAAAAAAAAA, dut_vsyncPulseCountReg } ;
  assign MUX_responseFifo_fifo$enq_1__VAL_2 =
	     { 2'd1, dut_translationEntryFifo$D_OUT } ;

  // inlined wires
  assign requestFifo_fifo_wDataIn$wget =
	     { fifo_write_writeData_data[3:0], requestFifo_buff[35:4] } ;
  assign requestFifo_fifo_wDataOut$wget =
	     (requestFifo_fifo_rCache[41] &&
	      requestFifo_fifo_rCache[40:36] == requestFifo_fifo_rRdPtr) ?
	       requestFifo_fifo_rCache[35:0] :
	       requestFifo_fifo_memory$DOB ;
  assign requestFifo_fifo_pwDequeue$whas =
	     WILL_FIRE_RL_handleaddTranslationEntryrequest ||
	     WILL_FIRE_RL_handlebeginTranslationTablerequest ||
	     WILL_FIRE_RL_handlehdmiSyncWidthsrequest ||
	     WILL_FIRE_RL_handlehdmiPixelCountMinMaxrequest ||
	     WILL_FIRE_RL_handlehdmiLineCountMinMaxrequest ||
	     WILL_FIRE_RL_handlehdmiStrideBytesrequest ||
	     WILL_FIRE_RL_handlehdmiBlankLinesPixelsrequest ||
	     WILL_FIRE_RL_handlehdmiLinesPixelsrequest ||
	     WILL_FIRE_RL_handlewaitForVsyncrequest ||
	     WILL_FIRE_RL_handlestartFrameBufferrequest ||
	     WILL_FIRE_RL_handlesetPatternRegrequest ;
  assign requestFifo_fifo_pwEnqueue$whas =
	     EN_fifo_write_writeData &&
	     !requestFifo_fifo_rRdPtr_86_PLUS_8_99_EQ_reques_ETC___d569 &&
	     requestFifo_count == 32'd1 ;

  // register blockedRequestsDiscardedReg
  assign blockedRequestsDiscardedReg$D_IN = 32'h0 ;
  assign blockedRequestsDiscardedReg$EN = 1'b0 ;

  // register blockedResponsesDiscardedReg
  assign blockedResponsesDiscardedReg$D_IN = 32'h0 ;
  assign blockedResponsesDiscardedReg$EN = 1'b0 ;

  // register ctrlReadAddrReg
  assign ctrlReadAddrReg$D_IN =
	     EN_ctrl_read_readAddr ?
	       ctrl_read_readAddr_addr[11:0] :
	       MUX_ctrlReadAddrReg$write_1__VAL_2 ;
  assign ctrlReadAddrReg$EN = EN_ctrl_read_readAddr || EN_ctrl_read_readData ;

  // register ctrlReadBurstCountReg
  assign ctrlReadBurstCountReg$D_IN =
	     EN_ctrl_read_readAddr ?
	       MUX_ctrlReadBurstCountReg$write_1__VAL_1 :
	       MUX_ctrlReadBurstCountReg$write_1__VAL_2 ;
  assign ctrlReadBurstCountReg$EN =
	     EN_ctrl_read_readAddr || EN_ctrl_read_readData ;

  // register ctrlWriteAddrReg
  assign ctrlWriteAddrReg$D_IN =
	     EN_ctrl_write_writeAddr ?
	       ctrl_write_writeAddr_addr[11:0] :
	       MUX_ctrlWriteAddrReg$write_1__VAL_2 ;
  assign ctrlWriteAddrReg$EN =
	     EN_ctrl_write_writeAddr || EN_ctrl_write_writeData ;

  // register ctrlWriteBurstCountReg
  assign ctrlWriteBurstCountReg$D_IN =
	     EN_ctrl_write_writeAddr ?
	       MUX_ctrlWriteBurstCountReg$write_1__VAL_1 :
	       MUX_ctrlWriteBurstCountReg$write_1__VAL_2 ;
  assign ctrlWriteBurstCountReg$EN =
	     EN_ctrl_write_writeAddr || EN_ctrl_write_writeData ;

  // register dut_frameBufferEnabled
  assign dut_frameBufferEnabled$D_IN = 1'd1 ;
  assign dut_frameBufferEnabled$EN =
	     WILL_FIRE_RL_handlestartFrameBufferrequest ;

  // register dut_frameBuffer_fbc
  assign dut_frameBuffer_fbc$D_IN = dut_frameBuffer_nextFbc ;
  assign dut_frameBuffer_fbc$EN =
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;

  // register dut_frameBuffer_lineAddrReg
  assign dut_frameBuffer_lineAddrReg$D_IN =
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ?
	       dut_frameBuffer_sglist_syncBRAMBVI$DOB[87:64] :
	       lineAddr__h7954 ;
  assign dut_frameBuffer_lineAddrReg$EN =
	     WILL_FIRE_RL_dut_hsync && dut_frameBuffer_runningReg ||
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;

  // register dut_frameBuffer_lineCountReg
  assign dut_frameBuffer_lineCountReg$D_IN =
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ?
	       dut_frameBuffer_nextFbc[36:26] :
	       lineCount__h7952 ;
  assign dut_frameBuffer_lineCountReg$EN =
	     WILL_FIRE_RL_dut_hsync && dut_frameBuffer_runningReg ||
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;

  // register dut_frameBuffer_nextFbc
  assign dut_frameBuffer_nextFbc$D_IN =
	     { requestFifo_fifo_wDataOut$wget[31:0],
	       dut_linesReg,
	       dut_pixelsReg,
	       dut_strideBytesReg } ;
  assign dut_frameBuffer_nextFbc$EN =
	     WILL_FIRE_RL_handlestartFrameBufferrequest ;

  // register dut_frameBuffer_nextent2Enabled
  assign dut_frameBuffer_nextent2Enabled$D_IN =
	     !WILL_FIRE_RL_dut_frameBuffer_nextent2 ;
  assign dut_frameBuffer_nextent2Enabled$EN =
	     WILL_FIRE_RL_dut_frameBuffer_nextent2 ||
	     WILL_FIRE_RL_dut_frameBuffer_nextent ;

  // register dut_frameBuffer_pixelCountReg
  assign dut_frameBuffer_pixelCountReg$D_IN = dut_frameBuffer_nextFbc[25:14] ;
  assign dut_frameBuffer_pixelCountReg$EN =
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;

  // register dut_frameBuffer_pixelCountReg2
  assign dut_frameBuffer_pixelCountReg2$D_IN =
	     MUX_dut_frameBuffer_lineAddrReg$write_1__SEL_2 ?
	       12'd0 :
	       MUX_dut_frameBuffer_pixelCountReg2$write_1__VAL_2 ;
  assign dut_frameBuffer_pixelCountReg2$EN =
	     WILL_FIRE_RL_dut_hsync && dut_frameBuffer_runningReg ||
	     EN_axihp0_read_readData ;

  // register dut_frameBuffer_readAddrReg
  always@(WILL_FIRE_RL_dut_frameBuffer_startFrameRule or
	  MUX_dut_frameBuffer_lineAddrReg$write_1__SEL_2 or
	  lineAddr__h7954 or
	  EN_axihp0_read_readAddr or
	  MUX_dut_frameBuffer_readAddrReg$write_1__VAL_3)
  case (1'b1)
    WILL_FIRE_RL_dut_frameBuffer_startFrameRule:
	dut_frameBuffer_readAddrReg$D_IN = 24'hFFFFFF;
    MUX_dut_frameBuffer_lineAddrReg$write_1__SEL_2:
	dut_frameBuffer_readAddrReg$D_IN = lineAddr__h7954;
    EN_axihp0_read_readAddr:
	dut_frameBuffer_readAddrReg$D_IN =
	    MUX_dut_frameBuffer_readAddrReg$write_1__VAL_3;
    default: dut_frameBuffer_readAddrReg$D_IN =
		 24'b101010101010101010101010 /* unspecified value */ ;
  endcase
  assign dut_frameBuffer_readAddrReg$EN =
	     WILL_FIRE_RL_dut_hsync && dut_frameBuffer_runningReg ||
	     EN_axihp0_read_readAddr ||
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;

  // register dut_frameBuffer_readLimitReg
  assign dut_frameBuffer_readLimitReg$D_IN =
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ?
	       MUX_dut_frameBuffer_readLimitReg$write_1__VAL_1 :
	       readLimit__h7955 ;
  assign dut_frameBuffer_readLimitReg$EN =
	     WILL_FIRE_RL_dut_hsync && dut_frameBuffer_runningReg ||
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;

  // register dut_frameBuffer_readingReg
  always@(WILL_FIRE_RL_dut_frameBuffer_startFrameRule or
	  MUX_dut_frameBuffer_readingReg$write_1__VAL_1 or
	  WILL_FIRE_RL_dut_frameBuffer_nextent2 or
	  MUX_dut_frameBuffer_readingReg$write_1__VAL_2 or
	  MUX_dut_frameBuffer_readingReg$write_1__SEL_3 or
	  MUX_dut_frameBuffer_readingReg$write_1__VAL_3)
  case (1'b1)
    WILL_FIRE_RL_dut_frameBuffer_startFrameRule:
	dut_frameBuffer_readingReg$D_IN =
	    MUX_dut_frameBuffer_readingReg$write_1__VAL_1;
    WILL_FIRE_RL_dut_frameBuffer_nextent2:
	dut_frameBuffer_readingReg$D_IN =
	    MUX_dut_frameBuffer_readingReg$write_1__VAL_2;
    MUX_dut_frameBuffer_readingReg$write_1__SEL_3:
	dut_frameBuffer_readingReg$D_IN =
	    MUX_dut_frameBuffer_readingReg$write_1__VAL_3;
    default: dut_frameBuffer_readingReg$D_IN =
		 97'h0AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
  endcase
  assign dut_frameBuffer_readingReg$EN =
	     WILL_FIRE_RL_dut_hsync && dut_frameBuffer_runningReg &&
	     dut_frameBuffer_readAddrReg == 24'hFFFFFF ||
	     WILL_FIRE_RL_dut_frameBuffer_nextent2 ||
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;

  // register dut_frameBuffer_runningReg
  assign dut_frameBuffer_runningReg$D_IN =
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;
  assign dut_frameBuffer_runningReg$EN =
	     WILL_FIRE_RL_dut_hsync && dut_frameBuffer_runningReg &&
	     lineCount__h7952 == 11'd0 ||
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;

  // register dut_frameBuffer_segmentLimitReg
  assign dut_frameBuffer_segmentLimitReg$D_IN =
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ?
	       dut_frameBuffer_sglist_syncBRAMBVI$DOB[63:40] :
	       dut_frameBuffer_sglist_syncBRAMBVI$DOA[63:40] ;
  assign dut_frameBuffer_segmentLimitReg$EN =
	     WILL_FIRE_RL_dut_frameBuffer_nextent2 ||
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;

  // register dut_frameBuffer_segmentOffsetReg
  assign dut_frameBuffer_segmentOffsetReg$D_IN =
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ?
	       segmentOffset__h2494 :
	       segmentOffset__h2053 ;
  assign dut_frameBuffer_segmentOffsetReg$EN =
	     WILL_FIRE_RL_dut_frameBuffer_nextent2 ||
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;

  // register dut_frameBuffer_sglistIndexReg
  assign dut_frameBuffer_sglistIndexReg$D_IN =
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ?
	       dut_frameBuffer_nextFbc[44:37] :
	       index__h1910 ;
  assign dut_frameBuffer_sglistIndexReg$EN =
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ||
	     WILL_FIRE_RL_dut_frameBuffer_nextent2 ;

  // register dut_frameBuffer_startFrameEnabled
  assign dut_frameBuffer_startFrameEnabled$D_IN =
	     MUX_dut_frameBuffer_startFrameEnabled$write_1__SEL_1 ;
  assign dut_frameBuffer_startFrameEnabled$EN =
	     WILL_FIRE_RL_dut_vsync && dut_frameBufferEnabled ||
	     WILL_FIRE_RL_dut_frameBuffer_startFrameRule ;

  // register dut_frameBuffer_traceReadingReg
  assign dut_frameBuffer_traceReadingReg$D_IN =
	     WILL_FIRE_RL_handlestartFrameBufferrequest ;
  assign dut_frameBuffer_traceReadingReg$EN =
	     WILL_FIRE_RL_dut_hsync && dut_frameBuffer_runningReg &&
	     lineCount__h7952 == 11'd0 ||
	     WILL_FIRE_RL_handlestartFrameBufferrequest ;

  // register dut_frameCountReg
  assign dut_frameCountReg$D_IN = dut_frameCountReg + 32'd1 ;
  assign dut_frameCountReg$EN =
	     MUX_dut_frameBuffer_startFrameEnabled$write_1__SEL_1 ;

  // register dut_hdmiTpg_dataCount
  assign dut_hdmiTpg_dataCount$D_IN =
	     MUX_dut_hdmiTpg_dataCount$write_1__SEL_1 ?
	       MUX_dut_hdmiTpg_dataCount$write_1__VAL_1 :
	       MUX_dut_hdmiTpg_dataCount$write_1__VAL_2 ;
  assign dut_hdmiTpg_dataCount$EN =
	     MUX_dut_hdmiTpg_dataCount$write_1__SEL_1 ||
	     MUX_dut_hdmiTpg_dataCount$write_1__SEL_2 ;

  // register dut_hdmiTpg_deLineCountMaximum
  assign dut_hdmiTpg_deLineCountMaximum$D_IN = dut_commandFifo$dD_OUT[26:16] ;
  assign dut_hdmiTpg_deLineCountMaximum$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd4 ;

  // register dut_hdmiTpg_deLineCountMinimum
  assign dut_hdmiTpg_deLineCountMinimum$D_IN = dut_commandFifo$dD_OUT[10:0] ;
  assign dut_hdmiTpg_deLineCountMinimum$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd4 ;

  // register dut_hdmiTpg_dePixelCountMaximum
  assign dut_hdmiTpg_dePixelCountMaximum$D_IN =
	     dut_commandFifo$dD_OUT[27:16] ;
  assign dut_hdmiTpg_dePixelCountMaximum$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd5 ;

  // register dut_hdmiTpg_dePixelCountMinimum
  assign dut_hdmiTpg_dePixelCountMinimum$D_IN = dut_commandFifo$dD_OUT[11:0] ;
  assign dut_hdmiTpg_dePixelCountMinimum$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd5 ;

  // register dut_hdmiTpg_evenOddPixelReg
  assign dut_hdmiTpg_evenOddPixelReg$D_IN = !dut_hdmiTpg_evenOddPixelReg ;
  assign dut_hdmiTpg_evenOddPixelReg$EN = dut_hdmiTpg_yuv444StageReg[24] ;

  // register dut_hdmiTpg_hsyncWidth
  assign dut_hdmiTpg_hsyncWidth$D_IN = dut_commandFifo$dD_OUT[27:16] ;
  assign dut_hdmiTpg_hsyncWidth$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd0 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd1 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd2 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd3 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd4 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd5 ;

  // register dut_hdmiTpg_lineCount
  assign dut_hdmiTpg_lineCount$D_IN =
	     dut_hdmiTpg_pixelCount_8_EQ_dut_hdmiTpg_number_ETC___d559 ?
	       IF_dut_hdmiTpg_lineCount_6_EQ_dut_hdmiTpg_numb_ETC___d111 :
	       dut_hdmiTpg_lineCount ;
  assign dut_hdmiTpg_lineCount$EN =
	     WILL_FIRE_RL_dut_hdmiTpg_fbRule ||
	     WILL_FIRE_RL_dut_hdmiTpg_data ;

  // register dut_hdmiTpg_lineMidpoint
  assign dut_hdmiTpg_lineMidpoint$D_IN =
	     dut_commandFifo$dD_OUT[10:0] + dut_commandFifo$dD_OUT[26:16] >>
	     1 ;
  assign dut_hdmiTpg_lineMidpoint$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd4 ;

  // register dut_hdmiTpg_numberOfLines
  assign dut_hdmiTpg_numberOfLines$D_IN = dut_commandFifo$dD_OUT[10:0] ;
  assign dut_hdmiTpg_numberOfLines$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd2 ;

  // register dut_hdmiTpg_numberOfPixels
  assign dut_hdmiTpg_numberOfPixels$D_IN = dut_commandFifo$dD_OUT[27:16] ;
  assign dut_hdmiTpg_numberOfPixels$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd2 ;

  // register dut_hdmiTpg_patternReg0
  assign dut_hdmiTpg_patternReg0$D_IN = dut_commandFifo$dD_OUT[31:0] ;
  assign dut_hdmiTpg_patternReg0$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd0 ;

  // register dut_hdmiTpg_patternRegs
  assign dut_hdmiTpg_patternRegs$D_IN = dut_hdmiTpg_patternReg0 ;
  assign dut_hdmiTpg_patternRegs$EN =
	     WILL_FIRE_RL_dut_hdmiTpg_data &&
	     dut_hdmiTpg_lineCount == 11'd0 &&
	     dut_hdmiTpg_pixelCount == 12'd0 ;

  // register dut_hdmiTpg_patternRegs_1
  assign dut_hdmiTpg_patternRegs_1$D_IN = 32'h00FF0000 ;
  assign dut_hdmiTpg_patternRegs_1$EN =
	     WILL_FIRE_RL_dut_hdmiTpg_data &&
	     dut_hdmiTpg_lineCount == 11'd0 &&
	     dut_hdmiTpg_pixelCount == 12'd0 ;

  // register dut_hdmiTpg_patternRegs_2
  assign dut_hdmiTpg_patternRegs_2$D_IN = 32'h0000FF00 ;
  assign dut_hdmiTpg_patternRegs_2$EN =
	     WILL_FIRE_RL_dut_hdmiTpg_data &&
	     dut_hdmiTpg_lineCount == 11'd0 &&
	     dut_hdmiTpg_pixelCount == 12'd0 ;

  // register dut_hdmiTpg_patternRegs_3
  assign dut_hdmiTpg_patternRegs_3$D_IN = 32'h000000FF ;
  assign dut_hdmiTpg_patternRegs_3$EN =
	     WILL_FIRE_RL_dut_hdmiTpg_data &&
	     dut_hdmiTpg_lineCount == 11'd0 &&
	     dut_hdmiTpg_pixelCount == 12'd0 ;

  // register dut_hdmiTpg_pixelCount
  assign dut_hdmiTpg_pixelCount$D_IN =
	     dut_hdmiTpg_pixelCount_8_EQ_dut_hdmiTpg_number_ETC___d559 ?
	       12'd0 :
	       newPixelCount__h6534 ;
  assign dut_hdmiTpg_pixelCount$EN =
	     WILL_FIRE_RL_dut_hdmiTpg_fbRule ||
	     WILL_FIRE_RL_dut_hdmiTpg_data ;

  // register dut_hdmiTpg_pixelMidpoint
  assign dut_hdmiTpg_pixelMidpoint$D_IN =
	     dut_commandFifo$dD_OUT[11:0] + dut_commandFifo$dD_OUT[27:16] >>
	     1 ;
  assign dut_hdmiTpg_pixelMidpoint$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd5 ;

  // register dut_hdmiTpg_rgb888StageReg
  assign dut_hdmiTpg_rgb888StageReg$D_IN =
	     { dut_hdmiTpg_bramOutStageFifo$D_OUT[38:36],
	       IF_dut_hdmiTpg_testPatternEnabled_02_THEN_dut__ETC___d175,
	       dut_hdmiTpg_bramOutStageFifo$D_OUT[11:0] } ;
  assign dut_hdmiTpg_rgb888StageReg$EN =
	     dut_hdmiTpg_bramOutStageFifo$EMPTY_N &&
	     dut_frameBuffer_syncBRAM_syncBRAMBVI$DRA ;

  // register dut_hdmiTpg_shadowTestPatternEnabled
  assign dut_hdmiTpg_shadowTestPatternEnabled$D_IN =
	     dut_commandFifo$dD_OUT[0] ;
  assign dut_hdmiTpg_shadowTestPatternEnabled$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd1 ;

  // register dut_hdmiTpg_testPatternEnabled
  assign dut_hdmiTpg_testPatternEnabled$D_IN =
	     dut_hdmiTpg_shadowTestPatternEnabled ;
  assign dut_hdmiTpg_testPatternEnabled$EN =
	     _dor1dut_hdmiTpg_testPatternEnabled$EN_write &&
	     dut_hdmiTpg_lineCount == 11'd0 &&
	     dut_hdmiTpg_pixelCount == 12'd0 ;

  // register dut_hdmiTpg_vsyncWidth
  assign dut_hdmiTpg_vsyncWidth$D_IN = dut_commandFifo$dD_OUT[10:0] ;
  assign dut_hdmiTpg_vsyncWidth$EN =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd0 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd1 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd2 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd3 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd4 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd5 ;

  // register dut_hdmiTpg_yuv422StageReg
  assign dut_hdmiTpg_yuv422StageReg$D_IN =
	     { dut_hdmiTpg_yuv444StageReg[26:24], data__h7576 } ;
  assign dut_hdmiTpg_yuv422StageReg$EN = 1'd1 ;

  // register dut_hdmiTpg_yuv444IntermediatesStageReg
  assign dut_hdmiTpg_yuv444IntermediatesStageReg$D_IN =
	     { dut_hdmiTpg_rgb888StageReg[38:36],
	       IF_dut_hdmiTpg_rgb888StageReg_78_BIT_36_80_THE_ETC___d207 } ;
  assign dut_hdmiTpg_yuv444IntermediatesStageReg$EN = 1'd1 ;

  // register dut_hdmiTpg_yuv444StageReg
  assign dut_hdmiTpg_yuv444StageReg$D_IN =
	     { dut_hdmiTpg_yuv444IntermediatesStageReg[146:144],
	       dut_hdmiTpg_yuv444IntermediatesStageReg[144] ?
		 { x337_PLUS_dut_hdmiTpg_yuv444IntermediatesStage_ETC__q1[15:8],
		   x400_PLUS_dut_hdmiTpg_yuv444IntermediatesStage_ETC__q2[15:8],
		   x455_MINUS_dut_hdmiTpg_yuv444IntermediatesStag_ETC__q3[15:8] } :
		 24'd0 } ;
  assign dut_hdmiTpg_yuv444StageReg$EN = 1'd1 ;

  // register dut_linesReg
  assign dut_linesReg$D_IN = requestFifo_fifo_wDataOut$wget[10:0] ;
  assign dut_linesReg$EN = WILL_FIRE_RL_handlehdmiLinesPixelsrequest ;

  // register dut_pixelsReg
  assign dut_pixelsReg$D_IN = requestFifo_fifo_wDataOut$wget[27:16] ;
  assign dut_pixelsReg$EN = WILL_FIRE_RL_handlehdmiLinesPixelsrequest ;

  // register dut_segmentIndexReg
  assign dut_segmentIndexReg$D_IN =
	     WILL_FIRE_RL_handlebeginTranslationTablerequest ?
	       requestFifo_fifo_wDataOut$wget[7:0] :
	       MUX_dut_segmentIndexReg$write_1__VAL_2 ;
  assign dut_segmentIndexReg$EN =
	     WILL_FIRE_RL_handlebeginTranslationTablerequest ||
	     WILL_FIRE_RL_handleaddTranslationEntryrequest ;

  // register dut_segmentOffsetReg
  assign dut_segmentOffsetReg$D_IN =
	     WILL_FIRE_RL_handleaddTranslationEntryrequest ?
	       x__h12118 :
	       24'd0 ;
  assign dut_segmentOffsetReg$EN =
	     WILL_FIRE_RL_handleaddTranslationEntryrequest ||
	     WILL_FIRE_RL_handlebeginTranslationTablerequest ;

  // register dut_sendVsyncIndication
  assign dut_sendVsyncIndication$D_IN =
	     MUX_dut_sendVsyncIndication$write_1__SEL_1 ;
  assign dut_sendVsyncIndication$EN =
	     WILL_FIRE_RL_dut_vsync && dut_waitingForVsync ||
	     WILL_FIRE_RL_vsyncReceivedresponse ;

  // register dut_strideBytesReg
  assign dut_strideBytesReg$D_IN = requestFifo_fifo_wDataOut$wget[13:0] ;
  assign dut_strideBytesReg$EN = WILL_FIRE_RL_handlehdmiStrideBytesrequest ;

  // register dut_vsyncPulseCountReg
  assign dut_vsyncPulseCountReg$D_IN = dut_vsyncPulseCountReg + 32'd1 ;
  assign dut_vsyncPulseCountReg$EN = WILL_FIRE_RL_dut_vsync ;

  // register dut_waitingForVsync
  assign dut_waitingForVsync$D_IN =
	     WILL_FIRE_RL_handlewaitForVsyncrequest ||
	     WILL_FIRE_RL_handlestartFrameBufferrequest ;
  assign dut_waitingForVsync$EN =
	     WILL_FIRE_RL_dut_vsync && dut_waitingForVsync ||
	     WILL_FIRE_RL_handlewaitForVsyncrequest ||
	     WILL_FIRE_RL_handlestartFrameBufferrequest ;

  // register fifoReadAddrReg
  assign fifoReadAddrReg$D_IN =
	     EN_fifo_read_readAddr ?
	       fifo_read_readAddr_addr[11:0] :
	       MUX_fifoReadAddrReg$write_1__VAL_2 ;
  assign fifoReadAddrReg$EN = EN_fifo_read_readAddr || EN_fifo_read_readData ;

  // register fifoReadBurstCountReg
  assign fifoReadBurstCountReg$D_IN =
	     EN_fifo_read_readAddr ?
	       MUX_fifoReadBurstCountReg$write_1__VAL_1 :
	       MUX_fifoReadBurstCountReg$write_1__VAL_2 ;
  assign fifoReadBurstCountReg$EN =
	     EN_fifo_read_readAddr || EN_fifo_read_readData ;

  // register fifoWriteAddrReg
  assign fifoWriteAddrReg$D_IN =
	     EN_fifo_write_writeAddr ?
	       fifo_write_writeAddr_addr[11:0] :
	       MUX_fifoWriteAddrReg$write_1__VAL_2 ;
  assign fifoWriteAddrReg$EN =
	     EN_fifo_write_writeAddr || EN_fifo_write_writeData ;

  // register fifoWriteBurstCountReg
  assign fifoWriteBurstCountReg$D_IN =
	     EN_fifo_write_writeAddr ?
	       MUX_fifoWriteBurstCountReg$write_1__VAL_1 :
	       MUX_fifoWriteBurstCountReg$write_1__VAL_2 ;
  assign fifoWriteBurstCountReg$EN =
	     EN_fifo_write_writeAddr || EN_fifo_write_writeData ;

  // register getWordCount
  assign getWordCount$D_IN = getWordCount + 32'd1 ;
  assign getWordCount$EN =
	     EN_fifo_read_readData && responseFifo_fifo$EMPTY_N ;

  // register interruptCleared
  assign interruptCleared$D_IN = !(!interrupted) ;
  assign interruptCleared$EN =
	     EN_ctrl_write_writeData && ctrlWriteAddrReg == 12'h0 &&
	     ctrl_write_writeData_data[0] &&
	     interrupted ||
	     !interrupted ;

  // register interruptEnableReg
  assign interruptEnableReg$D_IN = ctrl_write_writeData_data ;
  assign interruptEnableReg$EN =
	     EN_ctrl_write_writeData && ctrlWriteAddrReg == 12'h004 ;

  // register interrupted
  assign interrupted$D_IN = responseFifo_fifo$EMPTY_N ;
  assign interrupted$EN = 1'd1 ;

  // register junkReqReg
  assign junkReqReg$D_IN = 32'h0 ;
  assign junkReqReg$EN = 1'b0 ;

  // register overflowCount
  assign overflowCount$D_IN = overflowCount + 32'd1 ;
  assign overflowCount$EN =
	     EN_fifo_write_writeData &&
	     requestFifo_fifo_rRdPtr_86_PLUS_8_99_EQ_reques_ETC___d569 ;

  // register putWordCount
  assign putWordCount$D_IN = putWordCount + 32'd1 ;
  assign putWordCount$EN =
	     EN_fifo_write_writeData &&
	     !requestFifo_fifo_rRdPtr_86_PLUS_8_99_EQ_reques_ETC___d569 ;

  // register requestFifo_buff
  assign requestFifo_buff$D_IN =
	     (requestFifo_count == 32'd1) ?
	       { fifo_write_writeData_data, requestFifo_buff[35:32] } :
	       newval__h15403 ;
  assign requestFifo_buff$EN =
	     EN_fifo_write_writeData &&
	     !requestFifo_fifo_rRdPtr_86_PLUS_8_99_EQ_reques_ETC___d569 ;

  // register requestFifo_count
  assign requestFifo_count$D_IN =
	     (requestFifo_count == 32'd1) ? 32'd0 : x__h15504 ;
  assign requestFifo_count$EN =
	     EN_fifo_write_writeData &&
	     !requestFifo_fifo_rRdPtr_86_PLUS_8_99_EQ_reques_ETC___d569 ;

  // register requestFifo_fifo_rCache
  assign requestFifo_fifo_rCache$D_IN =
	     { 1'd1, requestFifo_fifo_rWrPtr, x__h9238 } ;
  assign requestFifo_fifo_rCache$EN = requestFifo_fifo_pwEnqueue$whas ;

  // register requestFifo_fifo_rRdPtr
  assign requestFifo_fifo_rRdPtr$D_IN = x__h9339 ;
  assign requestFifo_fifo_rRdPtr$EN = requestFifo_fifo_pwDequeue$whas ;

  // register requestFifo_fifo_rWrPtr
  assign requestFifo_fifo_rWrPtr$D_IN = requestFifo_fifo_rWrPtr + 5'd1 ;
  assign requestFifo_fifo_rWrPtr$EN = requestFifo_fifo_pwEnqueue$whas ;

  // register requestFired
  assign requestFired$D_IN = requestFired + 32'd1 ;
  assign requestFired$EN = requestFifo_fifo_pwDequeue$whas ;

  // register requestTimeLimitReg
  assign requestTimeLimitReg$D_IN = 16'h0 ;
  assign requestTimeLimitReg$EN = 1'b0 ;

  // register requestTimerReg
  assign requestTimerReg$D_IN =
	     (WILL_FIRE_RL_handleaddTranslationEntryrequest ||
	      WILL_FIRE_RL_handlebeginTranslationTablerequest ||
	      WILL_FIRE_RL_handlehdmiSyncWidthsrequest ||
	      WILL_FIRE_RL_handlehdmiPixelCountMinMaxrequest ||
	      WILL_FIRE_RL_handlehdmiLineCountMinMaxrequest ||
	      WILL_FIRE_RL_handlehdmiStrideBytesrequest ||
	      WILL_FIRE_RL_handlehdmiBlankLinesPixelsrequest ||
	      WILL_FIRE_RL_handlehdmiLinesPixelsrequest ||
	      WILL_FIRE_RL_handlewaitForVsyncrequest ||
	      WILL_FIRE_RL_handlestartFrameBufferrequest ||
	      WILL_FIRE_RL_handlesetPatternRegrequest) ?
	       16'd0 :
	       MUX_requestTimerReg$write_1__VAL_12 ;
  assign requestTimerReg$EN =
	     !requestFifo_fifo_rRdPtr_86_PLUS_8_99_EQ_reques_ETC___d569 ||
	     WILL_FIRE_RL_handleaddTranslationEntryrequest ||
	     WILL_FIRE_RL_handlebeginTranslationTablerequest ||
	     WILL_FIRE_RL_handlehdmiSyncWidthsrequest ||
	     WILL_FIRE_RL_handlehdmiPixelCountMinMaxrequest ||
	     WILL_FIRE_RL_handlehdmiLineCountMinMaxrequest ||
	     WILL_FIRE_RL_handlehdmiStrideBytesrequest ||
	     WILL_FIRE_RL_handlehdmiBlankLinesPixelsrequest ||
	     WILL_FIRE_RL_handlehdmiLinesPixelsrequest ||
	     WILL_FIRE_RL_handlewaitForVsyncrequest ||
	     WILL_FIRE_RL_handlestartFrameBufferrequest ||
	     WILL_FIRE_RL_handlesetPatternRegrequest ;

  // register responseFifo_count
  assign responseFifo_count$D_IN =
	     (responseFifo_count == 32'd3) ? 32'd0 : x__h14887 ;
  assign responseFifo_count$EN =
	     EN_fifo_read_readData && responseFifo_fifo$EMPTY_N ;

  // register responseFired
  assign responseFired$D_IN = responseFired + 32'd1 ;
  assign responseFired$EN =
	     WILL_FIRE_RL_translationTableEntryresponse ||
	     WILL_FIRE_RL_vsyncReceivedresponse ;

  // register responseTimeLimitReg
  assign responseTimeLimitReg$D_IN = 16'h0 ;
  assign responseTimeLimitReg$EN = 1'b0 ;

  // register responseTimerReg
  assign responseTimerReg$D_IN = responseTimerReg + 16'd1 ;
  assign responseTimerReg$EN = !responseFifo_fifo$FULL_N ;

  // register underflowCount
  assign underflowCount$D_IN = underflowCount + 32'd1 ;
  assign underflowCount$EN =
	     EN_fifo_read_readData && !responseFifo_fifo$EMPTY_N ;

  // register word0Put
  assign word0Put$D_IN = word1Put ;
  assign word0Put$EN = EN_fifo_write_writeData ;

  // register word1Put
  assign word1Put$D_IN = fifo_write_writeData_data ;
  assign word1Put$EN = EN_fifo_write_writeData ;

  // submodule ctrlBrespFifo
  assign ctrlBrespFifo$D_IN = 2'd0 ;
  assign ctrlBrespFifo$ENQ = EN_ctrl_write_writeData ;
  assign ctrlBrespFifo$DEQ = EN_ctrl_write_writeResponse ;
  assign ctrlBrespFifo$CLR = 1'b0 ;

  // submodule dut_commandFifo
  always@(WILL_FIRE_RL_handlesetPatternRegrequest or
	  MUX_dut_commandFifo$enq_1__VAL_1 or
	  WILL_FIRE_RL_handlestartFrameBufferrequest or
	  WILL_FIRE_RL_handlehdmiLinesPixelsrequest or
	  MUX_dut_commandFifo$enq_1__VAL_3 or
	  WILL_FIRE_RL_handlehdmiBlankLinesPixelsrequest or
	  MUX_dut_commandFifo$enq_1__VAL_4 or
	  WILL_FIRE_RL_handlehdmiLineCountMinMaxrequest or
	  MUX_dut_commandFifo$enq_1__VAL_5 or
	  WILL_FIRE_RL_handlehdmiPixelCountMinMaxrequest or
	  MUX_dut_commandFifo$enq_1__VAL_6 or
	  WILL_FIRE_RL_handlehdmiSyncWidthsrequest or
	  MUX_dut_commandFifo$enq_1__VAL_7)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_handlesetPatternRegrequest:
	  dut_commandFifo$sD_IN = MUX_dut_commandFifo$enq_1__VAL_1;
      WILL_FIRE_RL_handlestartFrameBufferrequest:
	  dut_commandFifo$sD_IN = 35'h155555554;
      WILL_FIRE_RL_handlehdmiLinesPixelsrequest:
	  dut_commandFifo$sD_IN = MUX_dut_commandFifo$enq_1__VAL_3;
      WILL_FIRE_RL_handlehdmiBlankLinesPixelsrequest:
	  dut_commandFifo$sD_IN = MUX_dut_commandFifo$enq_1__VAL_4;
      WILL_FIRE_RL_handlehdmiLineCountMinMaxrequest:
	  dut_commandFifo$sD_IN = MUX_dut_commandFifo$enq_1__VAL_5;
      WILL_FIRE_RL_handlehdmiPixelCountMinMaxrequest:
	  dut_commandFifo$sD_IN = MUX_dut_commandFifo$enq_1__VAL_6;
      WILL_FIRE_RL_handlehdmiSyncWidthsrequest:
	  dut_commandFifo$sD_IN = MUX_dut_commandFifo$enq_1__VAL_7;
      default: dut_commandFifo$sD_IN = 35'h2AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign dut_commandFifo$sENQ =
	     WILL_FIRE_RL_handlesetPatternRegrequest ||
	     WILL_FIRE_RL_handlestartFrameBufferrequest ||
	     WILL_FIRE_RL_handlehdmiLinesPixelsrequest ||
	     WILL_FIRE_RL_handlehdmiBlankLinesPixelsrequest ||
	     WILL_FIRE_RL_handlehdmiLineCountMinMaxrequest ||
	     WILL_FIRE_RL_handlehdmiPixelCountMinMaxrequest ||
	     WILL_FIRE_RL_handlehdmiSyncWidthsrequest ;
  assign dut_commandFifo$dDEQ =
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd0 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd1 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd2 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd3 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd4 &&
	     dut_commandFifo$dD_OUT[34:32] != 3'd5 ||
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd5 ||
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd4 ||
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd3 ||
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd2 ||
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd1 ||
	     dut_commandFifo$dEMPTY_N &&
	     dut_commandFifo$dD_OUT[34:32] == 3'd0 ;

  // submodule dut_frameBuffer_sglist_syncBRAMBVI
  assign dut_frameBuffer_sglist_syncBRAMBVI$ADDRA =
	     WILL_FIRE_RL_dut_frameBuffer_nextent ?
	       index__h1910 :
	       dut_segmentIndexReg ;
  assign dut_frameBuffer_sglist_syncBRAMBVI$ADDRB =
	     dut_frameBuffer_nextFbc[44:37] ;
  assign dut_frameBuffer_sglist_syncBRAMBVI$DIA =
	     WILL_FIRE_RL_dut_frameBuffer_nextent ?
	       88'd0 :
	       MUX_dut_frameBuffer_sglist_syncBRAMBVI$portAReq_3__VAL_2 ;
  assign dut_frameBuffer_sglist_syncBRAMBVI$DIB = 88'd0 ;
  assign dut_frameBuffer_sglist_syncBRAMBVI$WEA =
	     !WILL_FIRE_RL_dut_frameBuffer_nextent ;
  assign dut_frameBuffer_sglist_syncBRAMBVI$WEB = 1'd0 ;
  assign dut_frameBuffer_sglist_syncBRAMBVI$ENA =
	     WILL_FIRE_RL_dut_frameBuffer_nextent ||
	     WILL_FIRE_RL_handleaddTranslationEntryrequest ;
  assign dut_frameBuffer_sglist_syncBRAMBVI$ENB =
	     MUX_dut_frameBuffer_startFrameEnabled$write_1__SEL_1 ;

  // submodule dut_frameBuffer_syncBRAM_syncBRAMBVI
  assign dut_frameBuffer_syncBRAM_syncBRAMBVI$ADDRA =
	     WILL_FIRE_RL_dut_hdmiTpg_fbRule ?
	       MUX_dut_frameBuffer_syncBRAM_syncBRAMBVI$portAReq_2__VAL_1 :
	       12'd0 ;
  assign dut_frameBuffer_syncBRAM_syncBRAMBVI$ADDRB =
	     dut_frameBuffer_pixelCountReg2 >> 1 ;
  assign dut_frameBuffer_syncBRAM_syncBRAMBVI$DIA = 64'd0 ;
  assign dut_frameBuffer_syncBRAM_syncBRAMBVI$DIB =
	     axihp0_read_readData_data ;
  assign dut_frameBuffer_syncBRAM_syncBRAMBVI$WEA = 1'd0 ;
  assign dut_frameBuffer_syncBRAM_syncBRAMBVI$WEB = 1'd1 ;
  assign dut_frameBuffer_syncBRAM_syncBRAMBVI$ENA =
	     WILL_FIRE_RL_dut_hdmiTpg_fbRule ||
	     WILL_FIRE_RL_dut_hdmiTpg_data ;
  assign dut_frameBuffer_syncBRAM_syncBRAMBVI$ENB = EN_axihp0_read_readData ;

  // submodule dut_hdmiTpg_bramOutStageFifo
  assign dut_hdmiTpg_bramOutStageFifo$D_IN =
	     WILL_FIRE_RL_dut_hdmiTpg_data ?
	       MUX_dut_hdmiTpg_bramOutStageFifo$enq_1__VAL_1 :
	       MUX_dut_hdmiTpg_bramOutStageFifo$enq_1__VAL_2 ;
  assign dut_hdmiTpg_bramOutStageFifo$ENQ =
	     WILL_FIRE_RL_dut_hdmiTpg_data ||
	     WILL_FIRE_RL_dut_hdmiTpg_fbRule ;
  assign dut_hdmiTpg_bramOutStageFifo$DEQ =
	     dut_hdmiTpg_bramOutStageFifo$EMPTY_N &&
	     dut_frameBuffer_syncBRAM_syncBRAMBVI$DRA ;
  assign dut_hdmiTpg_bramOutStageFifo$CLR = 1'b0 ;

  // submodule dut_hsyncPulse
  assign dut_hsyncPulse$sEN =
	     dut_hsyncPulse$sRDY &&
	     NOT_dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_de_ETC___d95 &&
	     dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_deLine_ETC___d97 &&
	     dut_hdmiTpg_pixelCount == 12'd0 ;

  // submodule dut_rgbrgbFifo
  assign dut_rgbrgbFifo$sD_IN = 64'h0 ;
  assign dut_rgbrgbFifo$sENQ = 1'b0 ;
  assign dut_rgbrgbFifo$dDEQ = 1'b0 ;

  // submodule dut_translationEntryFifo
  assign dut_translationEntryFifo$D_IN =
	     { 12'd0,
	       requestFifo_fifo_wDataOut$wget[31:12],
	       8'd0,
	       dut_segmentOffsetReg,
	       20'd0,
	       requestFifo_fifo_wDataOut$wget[11:0] } ;
  assign dut_translationEntryFifo$ENQ =
	     WILL_FIRE_RL_handleaddTranslationEntryrequest ;
  assign dut_translationEntryFifo$DEQ =
	     WILL_FIRE_RL_translationTableEntryresponse ;
  assign dut_translationEntryFifo$CLR = 1'b0 ;

  // submodule dut_vsyncPulse
  assign dut_vsyncPulse$sEN =
	     dut_vsyncPulse$sRDY && dut_hdmiTpg_lineCount == 11'd0 &&
	     dut_hdmiTpg_pixelCount == 12'd0 ;

  // submodule fifoBrespFifo
  assign fifoBrespFifo$D_IN = 2'd0 ;
  assign fifoBrespFifo$ENQ = EN_fifo_write_writeData ;
  assign fifoBrespFifo$DEQ = EN_fifo_write_writeResponse ;
  assign fifoBrespFifo$CLR = 1'b0 ;

  // submodule requestFifo_fifo_memory
  assign requestFifo_fifo_memory$ADDRA = requestFifo_fifo_rWrPtr[3:0] ;
  assign requestFifo_fifo_memory$ADDRB =
	     requestFifo_fifo_pwDequeue$whas ?
	       x__h9339[3:0] :
	       requestFifo_fifo_rRdPtr[3:0] ;
  assign requestFifo_fifo_memory$DIA = x__h9238 ;
  assign requestFifo_fifo_memory$DIB =
	     36'hAAAAAAAAA /* unspecified value */  ;
  assign requestFifo_fifo_memory$WEA = requestFifo_fifo_pwEnqueue$whas ;
  assign requestFifo_fifo_memory$WEB = 1'd0 ;
  assign requestFifo_fifo_memory$ENA = 1'd1 ;
  assign requestFifo_fifo_memory$ENB = 1'd1 ;

  // submodule responseFifo_fifo
  assign responseFifo_fifo$D_IN =
	     WILL_FIRE_RL_vsyncReceivedresponse ?
	       MUX_responseFifo_fifo$enq_1__VAL_1 :
	       MUX_responseFifo_fifo$enq_1__VAL_2 ;
  assign responseFifo_fifo$ENQ =
	     WILL_FIRE_RL_vsyncReceivedresponse ||
	     WILL_FIRE_RL_translationTableEntryresponse ;
  assign responseFifo_fifo$DEQ =
	     EN_fifo_read_readData && responseFifo_fifo$EMPTY_N &&
	     responseFifo_count == 32'd3 ;
  assign responseFifo_fifo$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_dut_hdmiTpg_lineCount_6_EQ_dut_hdmiTpg_numb_ETC___d111 =
	     (dut_hdmiTpg_lineCount == dut_hdmiTpg_numberOfLines - 11'd1) ?
	       11'd0 :
	       newLineCount___1__h6503 ;
  assign IF_dut_hdmiTpg_rgb888StageReg_78_BIT_36_80_THE_ETC___d207 =
	     dut_hdmiTpg_rgb888StageReg[36] ?
	       { _77_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d183[15:0],
		 _150_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78_ETC___d187[15:0],
		 _29_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d191[15:0],
		 _43_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d193[15:0],
		 _85_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d195[15:0],
		 1'd0,
		 dut_hdmiTpg_rgb888StageReg[35:28],
		 8'd0,
		 dut_hdmiTpg_rgb888StageReg[19:12],
		 7'd0,
		 _107_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78_ETC___d199[15:0],
		 _21_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d201[15:0] } :
	       144'd0 ;
  assign IF_dut_hdmiTpg_testPatternEnabled_02_THEN_dut__ETC___d175 =
	     dut_hdmiTpg_testPatternEnabled ?
	       dut_hdmiTpg_bramOutStageFifo$D_OUT[35:12] :
	       (dut_hdmiTpg_bramOutStageFifo$D_OUT[0] ?
		  dut_frameBuffer_syncBRAM_syncBRAMBVI$DOA[55:32] :
		  dut_frameBuffer_syncBRAM_syncBRAMBVI$DOA[23:0]) ;
  assign IF_interrupted_87_THEN_1_ELSE_0___d567 =
	     interrupted ? 32'd1 : 32'd0 ;
  assign IF_responseFifo_fifo_i_notFull__04_THEN_0x20_E_ETC___d566 =
	     responseFifo_fifo$FULL_N ? 32'h00000020 : 32'd0 ;
  assign NOT_dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_de_ETC___d95 =
	     dut_hdmiTpg_lineCount >= dut_hdmiTpg_deLineCountMinimum ;
  assign NOT_dut_hdmiTpg_pixelCount_8_ULT_dut_hdmiTpg_d_ETC___d127 =
	     dut_hdmiTpg_pixelCount >= dut_hdmiTpg_dePixelCountMinimum &&
	     dut_hdmiTpg_pixelCount < dut_hdmiTpg_dePixelCountMaximum &&
	     NOT_dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_de_ETC___d95 ;
  assign _107_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78_ETC___d199 =
	     16'd107 * { 8'd0, dut_hdmiTpg_rgb888StageReg[27:20] } ;
  assign _150_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78_ETC___d187 =
	     16'd150 * { 8'd0, dut_hdmiTpg_rgb888StageReg[27:20] } ;
  assign _21_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d201 =
	     16'd21 * { 8'd0, dut_hdmiTpg_rgb888StageReg[35:28] } ;
  assign _29_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d191 =
	     16'd29 * { 8'd0, dut_hdmiTpg_rgb888StageReg[35:28] } ;
  assign _43_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d193 =
	     16'd43 * { 8'd0, dut_hdmiTpg_rgb888StageReg[19:12] } ;
  assign _77_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d183 =
	     16'd77 * { 8'd0, dut_hdmiTpg_rgb888StageReg[19:12] } ;
  assign _85_MUL_0_CONCAT_dut_hdmiTpg_rgb888StageReg_78__ETC___d195 =
	     16'd85 * { 8'd0, dut_hdmiTpg_rgb888StageReg[27:20] } ;
  assign _dor1dut_hdmiTpg_testPatternEnabled$EN_write =
	     WILL_FIRE_RL_dut_hdmiTpg_fbRule ||
	     WILL_FIRE_RL_dut_hdmiTpg_data ;
  assign _theResult____h6076 =
	     (dut_hdmiTpg_pixelCount < dut_hdmiTpg_pixelMidpoint) ?
	       2'd0 :
	       2'd1 ;
  assign data__h7576 =
	     { dut_hdmiTpg_evenOddPixelReg ?
		 dut_hdmiTpg_yuv444StageReg[15:8] :
		 dut_hdmiTpg_yuv444StageReg[7:0],
	       dut_hdmiTpg_yuv444StageReg[23:16] } ;
  assign dut_frameBuffer_readAddrReg_ULE_dut_frameBuffe_ETC___d5 =
	     dut_frameBuffer_readAddrReg <= dut_frameBuffer_segmentLimitReg ;
  assign dut_hdmiTpg_lineCount_6_ULT_dut_hdmiTpg_deLine_ETC___d97 =
	     dut_hdmiTpg_lineCount < dut_hdmiTpg_deLineCountMaximum ;
  assign dut_hdmiTpg_pixelCount_8_EQ_dut_hdmiTpg_number_ETC___d559 =
	     dut_hdmiTpg_pixelCount == dut_hdmiTpg_numberOfPixels - 12'd1 ;
  assign index__h1910 = dut_frameBuffer_sglistIndexReg + 8'd1 ;
  assign length__h11998 = { 8'd0, requestFifo_fifo_wDataOut$wget[11:0] } ;
  assign lineAddr___1__h7992 =
	     dut_frameBuffer_lineAddrReg +
	     { 10'd0, dut_frameBuffer_fbc[13:0] } ;
  assign lineAddr__h7954 =
	     (dut_frameBuffer_readAddrReg == 24'hFFFFFF) ?
	       dut_frameBuffer_lineAddrReg :
	       lineAddr___1__h7992 ;
  assign lineCount___1__h7994 = dut_frameBuffer_lineCountReg - 11'd1 ;
  assign lineCount__h7952 =
	     (dut_frameBuffer_readAddrReg == 24'hFFFFFF) ?
	       dut_frameBuffer_lineCountReg :
	       lineCount___1__h7994 ;
  assign newLineCount___1__h6503 = dut_hdmiTpg_lineCount + 11'd1 ;
  assign newPixelCount__h6534 = dut_hdmiTpg_pixelCount + 12'd1 ;
  assign newval__h15403 =
	     { fifo_write_writeData_data, requestFifo_buff[35:32] } ;
  assign readLimit___1__h7993 =
	     dut_frameBuffer_readLimitReg +
	     { 10'd0, dut_frameBuffer_fbc[13:0] } ;
  assign readLimit__h7955 =
	     (dut_frameBuffer_readAddrReg == 24'hFFFFFF) ?
	       dut_frameBuffer_readLimitReg :
	       readLimit___1__h7993 ;
  assign requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 =
	     requestFifo_fifo_rRdPtr == requestFifo_fifo_rWrPtr ;
  assign requestFifo_fifo_rRdPtr_86_PLUS_8_99_EQ_reques_ETC___d569 =
	     requestFifo_fifo_rRdPtr + 5'd8 == requestFifo_fifo_rWrPtr ;
  assign result__h14155 =
	     { IF_interrupted_87_THEN_1_ELSE_0___d567[31:17],
	       responseFifo_fifo$FULL_N,
	       IF_interrupted_87_THEN_1_ELSE_0___d567[15:0] } ;
  assign result__h6202 = { 1'd1, _theResult____h6076[0] } ;
  assign segmentOffset__h2053 =
	     { dut_frameBuffer_sglist_syncBRAMBVI$DOA[39:20], 12'd0 } -
	     { 8'd0, dut_frameBuffer_sglist_syncBRAMBVI$DOA[87:64] } ;
  assign segmentOffset__h2494 =
	     { dut_frameBuffer_sglist_syncBRAMBVI$DOB[39:20], 12'd0 } -
	     { 8'd0, dut_frameBuffer_sglist_syncBRAMBVI$DOB[87:64] } ;
  assign spliced_bits__h2134 =
	     { index__h1910, dut_frameBuffer_sglist_syncBRAMBVI$DOA[63:40] } ;
  assign spliced_bits__h2776 =
	     { 16'd0,
	       dut_frameBuffer_nextFbc[44:37],
	       dut_frameBuffer_nextFbc[44:37] } ;
  assign v___1__h14783 =
	     responseFifo_fifo$EMPTY_N ? x__h15028[31:0] : 32'h050A050A ;
  assign x337_PLUS_dut_hdmiTpg_yuv444IntermediatesStage_ETC__q1 =
	     x__h7337 + dut_hdmiTpg_yuv444IntermediatesStageReg[111:96] ;
  assign x400_PLUS_dut_hdmiTpg_yuv444IntermediatesStage_ETC__q2 =
	     x__h7400 + dut_hdmiTpg_yuv444IntermediatesStageReg[63:48] ;
  assign x455_MINUS_dut_hdmiTpg_yuv444IntermediatesStag_ETC__q3 =
	     x__h7455 - dut_hdmiTpg_yuv444IntermediatesStageReg[15:0] ;
  assign x__h12118 =
	     dut_segmentOffsetReg +
	     { requestFifo_fifo_wDataOut$wget[11:0], 12'd0 } ;
  assign x__h14105 = x__h14107 | y__h14108 ;
  assign x__h14107 = x__h14109 | y__h14110 ;
  assign x__h14109 =
	     { IF_responseFifo_fifo_i_notFull__04_THEN_0x20_E_ETC___d566[31],
	       2'd3,
	       IF_responseFifo_fifo_i_notFull__04_THEN_0x20_E_ETC___d566[28],
	       1'd1,
	       IF_responseFifo_fifo_i_notFull__04_THEN_0x20_E_ETC___d566[26:23],
	       1'd1,
	       IF_responseFifo_fifo_i_notFull__04_THEN_0x20_E_ETC___d566[21:19],
	       3'd7,
	       IF_responseFifo_fifo_i_notFull__04_THEN_0x20_E_ETC___d566[15:0] } ;
  assign x__h14887 = responseFifo_count + 32'd1 ;
  assign x__h15028 = responseFifo_fifo$D_OUT >> x__h15032 ;
  assign x__h15032 = { responseFifo_count[26:0], 5'd0 } ;
  assign x__h15504 = requestFifo_count + 32'd1 ;
  assign x__h6112 = dut_hdmiTpg_lineCount < dut_hdmiTpg_vsyncWidth ;
  assign x__h6122 = dut_hdmiTpg_pixelCount < dut_hdmiTpg_hsyncWidth ;
  assign x__h6188 =
	     (dut_hdmiTpg_lineCount < dut_hdmiTpg_lineMidpoint) ?
	       _theResult____h6076 :
	       result__h6202 ;
  assign x__h6732 = dut_hdmiTpg_dataCount + 12'd1 ;
  assign x__h7337 =
	     dut_hdmiTpg_yuv444IntermediatesStageReg[143:128] +
	     dut_hdmiTpg_yuv444IntermediatesStageReg[127:112] ;
  assign x__h7400 =
	     x__h7402 - dut_hdmiTpg_yuv444IntermediatesStageReg[79:64] ;
  assign x__h7402 =
	     16'd32768 - dut_hdmiTpg_yuv444IntermediatesStageReg[95:80] ;
  assign x__h7455 =
	     x__h7457 - dut_hdmiTpg_yuv444IntermediatesStageReg[31:16] ;
  assign x__h7457 =
	     16'd32768 + dut_hdmiTpg_yuv444IntermediatesStageReg[47:32] ;
  assign x__h9238 =
	     requestFifo_fifo_pwEnqueue$whas ?
	       requestFifo_fifo_wDataIn$wget :
	       36'd0 ;
  assign x__h9339 = requestFifo_fifo_rRdPtr + 5'd1 ;
  assign y__h14106 =
	     requestFifo_fifo_rRdPtr_86_EQ_requestFifo_fifo_ETC___d308 ?
	       32'd0 :
	       32'h00000001 ;
  assign y__h14108 =
	     requestFifo_fifo_rRdPtr_86_PLUS_8_99_EQ_reques_ETC___d569 ?
	       32'd0 :
	       32'h00000002 ;
  assign y__h14110 = responseFifo_fifo$EMPTY_N ? 32'h00000010 : 32'd0 ;
  assign y__h2598 = { 10'd0, dut_frameBuffer_nextFbc[13:0] } ;
  always@(x__h6188 or
	  dut_hdmiTpg_patternRegs_3 or
	  dut_hdmiTpg_patternRegs or
	  dut_hdmiTpg_patternRegs_1 or dut_hdmiTpg_patternRegs_2)
  begin
    case (x__h6188)
      2'd0: data__h6077 = dut_hdmiTpg_patternRegs;
      2'd1: data__h6077 = dut_hdmiTpg_patternRegs_1;
      2'd2: data__h6077 = dut_hdmiTpg_patternRegs_2;
      2'd3: data__h6077 = dut_hdmiTpg_patternRegs_3;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        blockedRequestsDiscardedReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	blockedResponsesDiscardedReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ctrlReadAddrReg <= `BSV_ASSIGNMENT_DELAY 12'd0;
	ctrlReadBurstCountReg <= `BSV_ASSIGNMENT_DELAY 8'd0;
	ctrlWriteAddrReg <= `BSV_ASSIGNMENT_DELAY 12'd0;
	ctrlWriteBurstCountReg <= `BSV_ASSIGNMENT_DELAY 8'd0;
	dut_frameBufferEnabled <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dut_frameBuffer_fbc <= `BSV_ASSIGNMENT_DELAY 69'd0;
	dut_frameBuffer_lineAddrReg <= `BSV_ASSIGNMENT_DELAY 24'd0;
	dut_frameBuffer_lineCountReg <= `BSV_ASSIGNMENT_DELAY 11'd0;
	dut_frameBuffer_nextFbc <= `BSV_ASSIGNMENT_DELAY 69'd0;
	dut_frameBuffer_nextent2Enabled <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dut_frameBuffer_pixelCountReg <= `BSV_ASSIGNMENT_DELAY 12'd0;
	dut_frameBuffer_pixelCountReg2 <= `BSV_ASSIGNMENT_DELAY 12'd0;
	dut_frameBuffer_readAddrReg <= `BSV_ASSIGNMENT_DELAY 24'd0;
	dut_frameBuffer_readLimitReg <= `BSV_ASSIGNMENT_DELAY 24'd0;
	dut_frameBuffer_readingReg <= `BSV_ASSIGNMENT_DELAY
	    97'h0AAAAAAAAAAAAAAAAAAAAAAAA;
	dut_frameBuffer_runningReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dut_frameBuffer_segmentLimitReg <= `BSV_ASSIGNMENT_DELAY 24'd0;
	dut_frameBuffer_segmentOffsetReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dut_frameBuffer_sglistIndexReg <= `BSV_ASSIGNMENT_DELAY 8'd0;
	dut_frameBuffer_startFrameEnabled <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dut_frameBuffer_traceReadingReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dut_frameCountReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dut_linesReg <= `BSV_ASSIGNMENT_DELAY 11'd1080;
	dut_pixelsReg <= `BSV_ASSIGNMENT_DELAY 12'd1920;
	dut_segmentIndexReg <= `BSV_ASSIGNMENT_DELAY 8'd0;
	dut_segmentOffsetReg <= `BSV_ASSIGNMENT_DELAY 24'd0;
	dut_sendVsyncIndication <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dut_strideBytesReg <= `BSV_ASSIGNMENT_DELAY 14'd7680;
	dut_vsyncPulseCountReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dut_waitingForVsync <= `BSV_ASSIGNMENT_DELAY 1'd0;
	fifoReadAddrReg <= `BSV_ASSIGNMENT_DELAY 12'd0;
	fifoReadBurstCountReg <= `BSV_ASSIGNMENT_DELAY 8'd0;
	fifoWriteAddrReg <= `BSV_ASSIGNMENT_DELAY 12'd0;
	fifoWriteBurstCountReg <= `BSV_ASSIGNMENT_DELAY 8'd0;
	getWordCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	interruptCleared <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interruptEnableReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	interrupted <= `BSV_ASSIGNMENT_DELAY 1'd0;
	junkReqReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	overflowCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	putWordCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	requestFifo_buff <= `BSV_ASSIGNMENT_DELAY 36'd0;
	requestFifo_count <= `BSV_ASSIGNMENT_DELAY 32'd0;
	requestFifo_fifo_rCache <= `BSV_ASSIGNMENT_DELAY 42'h0AAAAAAAAAA;
	requestFifo_fifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY 5'd0;
	requestFifo_fifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY 5'd0;
	requestFired <= `BSV_ASSIGNMENT_DELAY 32'd0;
	requestTimeLimitReg <= `BSV_ASSIGNMENT_DELAY 16'd65535;
	requestTimerReg <= `BSV_ASSIGNMENT_DELAY 16'd0;
	responseFifo_count <= `BSV_ASSIGNMENT_DELAY 32'd0;
	responseFired <= `BSV_ASSIGNMENT_DELAY 32'd0;
	responseTimeLimitReg <= `BSV_ASSIGNMENT_DELAY 16'd65535;
	responseTimerReg <= `BSV_ASSIGNMENT_DELAY 16'd0;
	underflowCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	word0Put <= `BSV_ASSIGNMENT_DELAY 32'd0;
	word1Put <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (blockedRequestsDiscardedReg$EN)
	  blockedRequestsDiscardedReg <= `BSV_ASSIGNMENT_DELAY
	      blockedRequestsDiscardedReg$D_IN;
	if (blockedResponsesDiscardedReg$EN)
	  blockedResponsesDiscardedReg <= `BSV_ASSIGNMENT_DELAY
	      blockedResponsesDiscardedReg$D_IN;
	if (ctrlReadAddrReg$EN)
	  ctrlReadAddrReg <= `BSV_ASSIGNMENT_DELAY ctrlReadAddrReg$D_IN;
	if (ctrlReadBurstCountReg$EN)
	  ctrlReadBurstCountReg <= `BSV_ASSIGNMENT_DELAY
	      ctrlReadBurstCountReg$D_IN;
	if (ctrlWriteAddrReg$EN)
	  ctrlWriteAddrReg <= `BSV_ASSIGNMENT_DELAY ctrlWriteAddrReg$D_IN;
	if (ctrlWriteBurstCountReg$EN)
	  ctrlWriteBurstCountReg <= `BSV_ASSIGNMENT_DELAY
	      ctrlWriteBurstCountReg$D_IN;
	if (dut_frameBufferEnabled$EN)
	  dut_frameBufferEnabled <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBufferEnabled$D_IN;
	if (dut_frameBuffer_fbc$EN)
	  dut_frameBuffer_fbc <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_fbc$D_IN;
	if (dut_frameBuffer_lineAddrReg$EN)
	  dut_frameBuffer_lineAddrReg <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_lineAddrReg$D_IN;
	if (dut_frameBuffer_lineCountReg$EN)
	  dut_frameBuffer_lineCountReg <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_lineCountReg$D_IN;
	if (dut_frameBuffer_nextFbc$EN)
	  dut_frameBuffer_nextFbc <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_nextFbc$D_IN;
	if (dut_frameBuffer_nextent2Enabled$EN)
	  dut_frameBuffer_nextent2Enabled <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_nextent2Enabled$D_IN;
	if (dut_frameBuffer_pixelCountReg$EN)
	  dut_frameBuffer_pixelCountReg <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_pixelCountReg$D_IN;
	if (dut_frameBuffer_pixelCountReg2$EN)
	  dut_frameBuffer_pixelCountReg2 <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_pixelCountReg2$D_IN;
	if (dut_frameBuffer_readAddrReg$EN)
	  dut_frameBuffer_readAddrReg <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_readAddrReg$D_IN;
	if (dut_frameBuffer_readLimitReg$EN)
	  dut_frameBuffer_readLimitReg <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_readLimitReg$D_IN;
	if (dut_frameBuffer_readingReg$EN)
	  dut_frameBuffer_readingReg <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_readingReg$D_IN;
	if (dut_frameBuffer_runningReg$EN)
	  dut_frameBuffer_runningReg <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_runningReg$D_IN;
	if (dut_frameBuffer_segmentLimitReg$EN)
	  dut_frameBuffer_segmentLimitReg <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_segmentLimitReg$D_IN;
	if (dut_frameBuffer_segmentOffsetReg$EN)
	  dut_frameBuffer_segmentOffsetReg <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_segmentOffsetReg$D_IN;
	if (dut_frameBuffer_sglistIndexReg$EN)
	  dut_frameBuffer_sglistIndexReg <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_sglistIndexReg$D_IN;
	if (dut_frameBuffer_startFrameEnabled$EN)
	  dut_frameBuffer_startFrameEnabled <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_startFrameEnabled$D_IN;
	if (dut_frameBuffer_traceReadingReg$EN)
	  dut_frameBuffer_traceReadingReg <= `BSV_ASSIGNMENT_DELAY
	      dut_frameBuffer_traceReadingReg$D_IN;
	if (dut_frameCountReg$EN)
	  dut_frameCountReg <= `BSV_ASSIGNMENT_DELAY dut_frameCountReg$D_IN;
	if (dut_linesReg$EN)
	  dut_linesReg <= `BSV_ASSIGNMENT_DELAY dut_linesReg$D_IN;
	if (dut_pixelsReg$EN)
	  dut_pixelsReg <= `BSV_ASSIGNMENT_DELAY dut_pixelsReg$D_IN;
	if (dut_segmentIndexReg$EN)
	  dut_segmentIndexReg <= `BSV_ASSIGNMENT_DELAY
	      dut_segmentIndexReg$D_IN;
	if (dut_segmentOffsetReg$EN)
	  dut_segmentOffsetReg <= `BSV_ASSIGNMENT_DELAY
	      dut_segmentOffsetReg$D_IN;
	if (dut_sendVsyncIndication$EN)
	  dut_sendVsyncIndication <= `BSV_ASSIGNMENT_DELAY
	      dut_sendVsyncIndication$D_IN;
	if (dut_strideBytesReg$EN)
	  dut_strideBytesReg <= `BSV_ASSIGNMENT_DELAY dut_strideBytesReg$D_IN;
	if (dut_vsyncPulseCountReg$EN)
	  dut_vsyncPulseCountReg <= `BSV_ASSIGNMENT_DELAY
	      dut_vsyncPulseCountReg$D_IN;
	if (dut_waitingForVsync$EN)
	  dut_waitingForVsync <= `BSV_ASSIGNMENT_DELAY
	      dut_waitingForVsync$D_IN;
	if (fifoReadAddrReg$EN)
	  fifoReadAddrReg <= `BSV_ASSIGNMENT_DELAY fifoReadAddrReg$D_IN;
	if (fifoReadBurstCountReg$EN)
	  fifoReadBurstCountReg <= `BSV_ASSIGNMENT_DELAY
	      fifoReadBurstCountReg$D_IN;
	if (fifoWriteAddrReg$EN)
	  fifoWriteAddrReg <= `BSV_ASSIGNMENT_DELAY fifoWriteAddrReg$D_IN;
	if (fifoWriteBurstCountReg$EN)
	  fifoWriteBurstCountReg <= `BSV_ASSIGNMENT_DELAY
	      fifoWriteBurstCountReg$D_IN;
	if (getWordCount$EN)
	  getWordCount <= `BSV_ASSIGNMENT_DELAY getWordCount$D_IN;
	if (interruptCleared$EN)
	  interruptCleared <= `BSV_ASSIGNMENT_DELAY interruptCleared$D_IN;
	if (interruptEnableReg$EN)
	  interruptEnableReg <= `BSV_ASSIGNMENT_DELAY interruptEnableReg$D_IN;
	if (interrupted$EN)
	  interrupted <= `BSV_ASSIGNMENT_DELAY interrupted$D_IN;
	if (junkReqReg$EN)
	  junkReqReg <= `BSV_ASSIGNMENT_DELAY junkReqReg$D_IN;
	if (overflowCount$EN)
	  overflowCount <= `BSV_ASSIGNMENT_DELAY overflowCount$D_IN;
	if (putWordCount$EN)
	  putWordCount <= `BSV_ASSIGNMENT_DELAY putWordCount$D_IN;
	if (requestFifo_buff$EN)
	  requestFifo_buff <= `BSV_ASSIGNMENT_DELAY requestFifo_buff$D_IN;
	if (requestFifo_count$EN)
	  requestFifo_count <= `BSV_ASSIGNMENT_DELAY requestFifo_count$D_IN;
	if (requestFifo_fifo_rCache$EN)
	  requestFifo_fifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      requestFifo_fifo_rCache$D_IN;
	if (requestFifo_fifo_rRdPtr$EN)
	  requestFifo_fifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      requestFifo_fifo_rRdPtr$D_IN;
	if (requestFifo_fifo_rWrPtr$EN)
	  requestFifo_fifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      requestFifo_fifo_rWrPtr$D_IN;
	if (requestFired$EN)
	  requestFired <= `BSV_ASSIGNMENT_DELAY requestFired$D_IN;
	if (requestTimeLimitReg$EN)
	  requestTimeLimitReg <= `BSV_ASSIGNMENT_DELAY
	      requestTimeLimitReg$D_IN;
	if (requestTimerReg$EN)
	  requestTimerReg <= `BSV_ASSIGNMENT_DELAY requestTimerReg$D_IN;
	if (responseFifo_count$EN)
	  responseFifo_count <= `BSV_ASSIGNMENT_DELAY responseFifo_count$D_IN;
	if (responseFired$EN)
	  responseFired <= `BSV_ASSIGNMENT_DELAY responseFired$D_IN;
	if (responseTimeLimitReg$EN)
	  responseTimeLimitReg <= `BSV_ASSIGNMENT_DELAY
	      responseTimeLimitReg$D_IN;
	if (responseTimerReg$EN)
	  responseTimerReg <= `BSV_ASSIGNMENT_DELAY responseTimerReg$D_IN;
	if (underflowCount$EN)
	  underflowCount <= `BSV_ASSIGNMENT_DELAY underflowCount$D_IN;
	if (word0Put$EN) word0Put <= `BSV_ASSIGNMENT_DELAY word0Put$D_IN;
	if (word1Put$EN) word1Put <= `BSV_ASSIGNMENT_DELAY word1Put$D_IN;
      end
  end

  always@(posedge CLK_hdmi_clk)
  begin
    if (dut_hdmi_reset$OUT_RST == `BSV_RESET_VALUE)
      begin
        dut_hdmiTpg_dataCount <= `BSV_ASSIGNMENT_DELAY 12'd0;
	dut_hdmiTpg_deLineCountMaximum <= `BSV_ASSIGNMENT_DELAY 11'd1121;
	dut_hdmiTpg_deLineCountMinimum <= `BSV_ASSIGNMENT_DELAY 11'd41;
	dut_hdmiTpg_dePixelCountMaximum <= `BSV_ASSIGNMENT_DELAY 12'd2112;
	dut_hdmiTpg_dePixelCountMinimum <= `BSV_ASSIGNMENT_DELAY 12'd192;
	dut_hdmiTpg_evenOddPixelReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dut_hdmiTpg_hsyncWidth <= `BSV_ASSIGNMENT_DELAY 12'd44;
	dut_hdmiTpg_lineCount <= `BSV_ASSIGNMENT_DELAY 11'd0;
	dut_hdmiTpg_lineMidpoint <= `BSV_ASSIGNMENT_DELAY 11'd581;
	dut_hdmiTpg_numberOfLines <= `BSV_ASSIGNMENT_DELAY 11'd1125;
	dut_hdmiTpg_numberOfPixels <= `BSV_ASSIGNMENT_DELAY 12'd2200;
	dut_hdmiTpg_patternReg0 <= `BSV_ASSIGNMENT_DELAY 32'h00FFFFFF;
	dut_hdmiTpg_patternRegs <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dut_hdmiTpg_patternRegs_1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dut_hdmiTpg_patternRegs_2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dut_hdmiTpg_patternRegs_3 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dut_hdmiTpg_pixelCount <= `BSV_ASSIGNMENT_DELAY 12'd0;
	dut_hdmiTpg_pixelMidpoint <= `BSV_ASSIGNMENT_DELAY 12'd1152;
	dut_hdmiTpg_rgb888StageReg <= `BSV_ASSIGNMENT_DELAY 39'd0;
	dut_hdmiTpg_shadowTestPatternEnabled <= `BSV_ASSIGNMENT_DELAY 1'd1;
	dut_hdmiTpg_testPatternEnabled <= `BSV_ASSIGNMENT_DELAY 1'd1;
	dut_hdmiTpg_vsyncWidth <= `BSV_ASSIGNMENT_DELAY 11'd5;
	dut_hdmiTpg_yuv422StageReg <= `BSV_ASSIGNMENT_DELAY 19'd0;
	dut_hdmiTpg_yuv444IntermediatesStageReg <= `BSV_ASSIGNMENT_DELAY
	    147'd0;
	dut_hdmiTpg_yuv444StageReg <= `BSV_ASSIGNMENT_DELAY 27'd0;
      end
    else
      begin
        if (dut_hdmiTpg_dataCount$EN)
	  dut_hdmiTpg_dataCount <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_dataCount$D_IN;
	if (dut_hdmiTpg_deLineCountMaximum$EN)
	  dut_hdmiTpg_deLineCountMaximum <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_deLineCountMaximum$D_IN;
	if (dut_hdmiTpg_deLineCountMinimum$EN)
	  dut_hdmiTpg_deLineCountMinimum <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_deLineCountMinimum$D_IN;
	if (dut_hdmiTpg_dePixelCountMaximum$EN)
	  dut_hdmiTpg_dePixelCountMaximum <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_dePixelCountMaximum$D_IN;
	if (dut_hdmiTpg_dePixelCountMinimum$EN)
	  dut_hdmiTpg_dePixelCountMinimum <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_dePixelCountMinimum$D_IN;
	if (dut_hdmiTpg_evenOddPixelReg$EN)
	  dut_hdmiTpg_evenOddPixelReg <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_evenOddPixelReg$D_IN;
	if (dut_hdmiTpg_hsyncWidth$EN)
	  dut_hdmiTpg_hsyncWidth <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_hsyncWidth$D_IN;
	if (dut_hdmiTpg_lineCount$EN)
	  dut_hdmiTpg_lineCount <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_lineCount$D_IN;
	if (dut_hdmiTpg_lineMidpoint$EN)
	  dut_hdmiTpg_lineMidpoint <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_lineMidpoint$D_IN;
	if (dut_hdmiTpg_numberOfLines$EN)
	  dut_hdmiTpg_numberOfLines <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_numberOfLines$D_IN;
	if (dut_hdmiTpg_numberOfPixels$EN)
	  dut_hdmiTpg_numberOfPixels <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_numberOfPixels$D_IN;
	if (dut_hdmiTpg_patternReg0$EN)
	  dut_hdmiTpg_patternReg0 <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_patternReg0$D_IN;
	if (dut_hdmiTpg_patternRegs$EN)
	  dut_hdmiTpg_patternRegs <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_patternRegs$D_IN;
	if (dut_hdmiTpg_patternRegs_1$EN)
	  dut_hdmiTpg_patternRegs_1 <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_patternRegs_1$D_IN;
	if (dut_hdmiTpg_patternRegs_2$EN)
	  dut_hdmiTpg_patternRegs_2 <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_patternRegs_2$D_IN;
	if (dut_hdmiTpg_patternRegs_3$EN)
	  dut_hdmiTpg_patternRegs_3 <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_patternRegs_3$D_IN;
	if (dut_hdmiTpg_pixelCount$EN)
	  dut_hdmiTpg_pixelCount <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_pixelCount$D_IN;
	if (dut_hdmiTpg_pixelMidpoint$EN)
	  dut_hdmiTpg_pixelMidpoint <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_pixelMidpoint$D_IN;
	if (dut_hdmiTpg_rgb888StageReg$EN)
	  dut_hdmiTpg_rgb888StageReg <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_rgb888StageReg$D_IN;
	if (dut_hdmiTpg_shadowTestPatternEnabled$EN)
	  dut_hdmiTpg_shadowTestPatternEnabled <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_shadowTestPatternEnabled$D_IN;
	if (dut_hdmiTpg_testPatternEnabled$EN)
	  dut_hdmiTpg_testPatternEnabled <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_testPatternEnabled$D_IN;
	if (dut_hdmiTpg_vsyncWidth$EN)
	  dut_hdmiTpg_vsyncWidth <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_vsyncWidth$D_IN;
	if (dut_hdmiTpg_yuv422StageReg$EN)
	  dut_hdmiTpg_yuv422StageReg <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_yuv422StageReg$D_IN;
	if (dut_hdmiTpg_yuv444IntermediatesStageReg$EN)
	  dut_hdmiTpg_yuv444IntermediatesStageReg <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_yuv444IntermediatesStageReg$D_IN;
	if (dut_hdmiTpg_yuv444StageReg$EN)
	  dut_hdmiTpg_yuv444StageReg <= `BSV_ASSIGNMENT_DELAY
	      dut_hdmiTpg_yuv444StageReg$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    blockedRequestsDiscardedReg = 32'hAAAAAAAA;
    blockedResponsesDiscardedReg = 32'hAAAAAAAA;
    ctrlReadAddrReg = 12'hAAA;
    ctrlReadBurstCountReg = 8'hAA;
    ctrlWriteAddrReg = 12'hAAA;
    ctrlWriteBurstCountReg = 8'hAA;
    dut_frameBufferEnabled = 1'h0;
    dut_frameBuffer_fbc = 69'h0AAAAAAAAAAAAAAAAA;
    dut_frameBuffer_lineAddrReg = 24'hAAAAAA;
    dut_frameBuffer_lineCountReg = 11'h2AA;
    dut_frameBuffer_nextFbc = 69'h0AAAAAAAAAAAAAAAAA;
    dut_frameBuffer_nextent2Enabled = 1'h0;
    dut_frameBuffer_pixelCountReg = 12'hAAA;
    dut_frameBuffer_pixelCountReg2 = 12'hAAA;
    dut_frameBuffer_readAddrReg = 24'hAAAAAA;
    dut_frameBuffer_readLimitReg = 24'hAAAAAA;
    dut_frameBuffer_readingReg = 97'h0AAAAAAAAAAAAAAAAAAAAAAAA;
    dut_frameBuffer_runningReg = 1'h0;
    dut_frameBuffer_segmentLimitReg = 24'hAAAAAA;
    dut_frameBuffer_segmentOffsetReg = 32'hAAAAAAAA;
    dut_frameBuffer_sglistIndexReg = 8'hAA;
    dut_frameBuffer_startFrameEnabled = 1'h0;
    dut_frameBuffer_traceReadingReg = 1'h0;
    dut_frameCountReg = 32'hAAAAAAAA;
    dut_hdmiTpg_dataCount = 12'hAAA;
    dut_hdmiTpg_deLineCountMaximum = 11'h2AA;
    dut_hdmiTpg_deLineCountMinimum = 11'h2AA;
    dut_hdmiTpg_dePixelCountMaximum = 12'hAAA;
    dut_hdmiTpg_dePixelCountMinimum = 12'hAAA;
    dut_hdmiTpg_evenOddPixelReg = 1'h0;
    dut_hdmiTpg_hsyncWidth = 12'hAAA;
    dut_hdmiTpg_lineCount = 11'h2AA;
    dut_hdmiTpg_lineMidpoint = 11'h2AA;
    dut_hdmiTpg_numberOfLines = 11'h2AA;
    dut_hdmiTpg_numberOfPixels = 12'hAAA;
    dut_hdmiTpg_patternReg0 = 32'hAAAAAAAA;
    dut_hdmiTpg_patternRegs = 32'hAAAAAAAA;
    dut_hdmiTpg_patternRegs_1 = 32'hAAAAAAAA;
    dut_hdmiTpg_patternRegs_2 = 32'hAAAAAAAA;
    dut_hdmiTpg_patternRegs_3 = 32'hAAAAAAAA;
    dut_hdmiTpg_pixelCount = 12'hAAA;
    dut_hdmiTpg_pixelMidpoint = 12'hAAA;
    dut_hdmiTpg_rgb888StageReg = 39'h2AAAAAAAAA;
    dut_hdmiTpg_shadowTestPatternEnabled = 1'h0;
    dut_hdmiTpg_testPatternEnabled = 1'h0;
    dut_hdmiTpg_vsyncWidth = 11'h2AA;
    dut_hdmiTpg_yuv422StageReg = 19'h2AAAA;
    dut_hdmiTpg_yuv444IntermediatesStageReg =
	147'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    dut_hdmiTpg_yuv444StageReg = 27'h2AAAAAA;
    dut_linesReg = 11'h2AA;
    dut_pixelsReg = 12'hAAA;
    dut_segmentIndexReg = 8'hAA;
    dut_segmentOffsetReg = 24'hAAAAAA;
    dut_sendVsyncIndication = 1'h0;
    dut_strideBytesReg = 14'h2AAA;
    dut_vsyncPulseCountReg = 32'hAAAAAAAA;
    dut_waitingForVsync = 1'h0;
    fifoReadAddrReg = 12'hAAA;
    fifoReadBurstCountReg = 8'hAA;
    fifoWriteAddrReg = 12'hAAA;
    fifoWriteBurstCountReg = 8'hAA;
    getWordCount = 32'hAAAAAAAA;
    interruptCleared = 1'h0;
    interruptEnableReg = 32'hAAAAAAAA;
    interrupted = 1'h0;
    junkReqReg = 32'hAAAAAAAA;
    overflowCount = 32'hAAAAAAAA;
    putWordCount = 32'hAAAAAAAA;
    requestFifo_buff = 36'hAAAAAAAAA;
    requestFifo_count = 32'hAAAAAAAA;
    requestFifo_fifo_rCache = 42'h2AAAAAAAAAA;
    requestFifo_fifo_rRdPtr = 5'h0A;
    requestFifo_fifo_rWrPtr = 5'h0A;
    requestFired = 32'hAAAAAAAA;
    requestTimeLimitReg = 16'hAAAA;
    requestTimerReg = 16'hAAAA;
    responseFifo_count = 32'hAAAAAAAA;
    responseFired = 32'hAAAAAAAA;
    responseTimeLimitReg = 16'hAAAA;
    responseTimerReg = 16'hAAAA;
    underflowCount = 32'hAAAAAAAA;
    word0Put = 32'hAAAAAAAA;
    word1Put = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dut_vsync)
	$display("vsync pulse received %h", dut_frameBufferEnabled);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dut_vsync && dut_frameBufferEnabled)
	$display("frame started");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dut_frameBuffer_nextent)
	$display("nextent readAddrReg %h segmentLimitReg %h",
		 dut_frameBuffer_readAddrReg,
		 dut_frameBuffer_segmentLimitReg);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dut_hsync && dut_frameBuffer_runningReg)
	$display("startLine readAddr %h readLimit %h stridebytes %h",
		 lineAddr__h7954,
		 readLimit__h7955,
		 dut_frameBuffer_fbc[13:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dut_frameBuffer_startFrameRule)
	$display("startFrame address %h startingOffset %h segmentOffset %h readLimit %h",
		 { dut_frameBuffer_sglist_syncBRAMBVI$DOB[39:20], 12'd0 },
		 dut_frameBuffer_sglist_syncBRAMBVI$DOB[87:64],
		 segmentOffset__h2494,
		 dut_frameBuffer_sglist_syncBRAMBVI$DOB[87:64] + y__h2598);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handlestartFrameBufferrequest)
	$display("startFrameBuffer %h", requestFifo_fifo_wDataOut$wget[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handlestartFrameBufferrequest)
	$display("startFrameBuffer lines %d pixels %d bytesperpixel %d stridebytes %d",
		 dut_linesReg,
		 dut_pixelsReg,
		 $signed(32'd4),
		 dut_strideBytesReg);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handleaddTranslationEntryrequest)
	$display("setSgEntry startingOffset %d address %d length %h limitOffset %h",
		 dut_segmentOffsetReg,
		 requestFifo_fifo_wDataOut$wget[31:12],
		 length__h11998,
		 dut_segmentOffsetReg + { length__h11998, 4'd0 });
  end
  // synopsys translate_on

  // synopsys translate_off
  always@(negedge CLK_hdmi_clk)
  begin
    #0;
    if (dut_hdmi_reset$OUT_RST != `BSV_RESET_VALUE)
      if (dut_vsyncPulse$sRDY && dut_hdmiTpg_lineCount == 11'd0 &&
	  dut_hdmiTpg_pixelCount == 12'd0)
	$display("vsync pulse sent");
    if (dut_hdmi_reset$OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dut_hdmiTpg_data && dut_hdmiTpg_lineCount == 11'd0 &&
	  dut_hdmiTpg_pixelCount == 12'd0)
	$display("testPatternEnabled %d",
		 dut_hdmiTpg_shadowTestPatternEnabled);
    if (dut_hdmi_reset$OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dut_hdmiTpg_fbRule && dut_hdmiTpg_lineCount == 11'd0 &&
	  dut_hdmiTpg_pixelCount == 12'd0)
	$display("testPatternEnabled %d",
		 dut_hdmiTpg_shadowTestPatternEnabled);
  end
  // synopsys translate_on
endmodule  // mkDUTWrapper

