// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Wed Jun 29 17:30:05 2022
// Host        : alveo-build-01.inf.ethz.ch running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_dpa_trace_s2mm_0_sim_netlist.v
// Design      : ulp_dpa_trace_s2mm_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu55c-fsvh2892-2L-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "ulp_dpa_trace_s2mm_0,ulp_dpa_trace_s2mm_0_trace_s2mm,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "ulp_dpa_trace_s2mm_0_trace_s2mm,Vivado 2022.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_TVALID,
    s_axis_TKEEP,
    s_axis_TLAST,
    s_axis_TREADY,
    s_axis_TSTRB,
    s_axis_TDATA,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 300000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst_n, ASSOCIATED_BUSIF s_axis:s_axi_control:m_axi_gmem, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) input s_axis_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TKEEP" *) input [7:0]s_axis_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) input s_axis_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) output s_axis_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TSTRB" *) input [7:0]s_axis_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, LAYERED_METADATA undef, INSERT_VIP 0" *) input [63:0]s_axis_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [63:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [7:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [63:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [1:0]m_axi_gmem_BRESP;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:3]\^m_axi_gmem_AWADDR ;
  wire [5:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TREADY;
  wire s_axis_TVALID;

  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const1> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:3] = \^m_axi_gmem_AWADDR [63:3];
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5:0] = \^m_axi_gmem_AWLEN [5:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const1> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_trace_s2mm inst
       (.\FSM_onehot_rstate_reg[1] (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1] (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2] (s_axi_control_WREADY),
        .WLAST(m_axi_gmem_WLAST),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .s_axis_TDATA(s_axis_TDATA),
        .s_axis_TREADY(s_axis_TREADY),
        .s_axis_TVALID(s_axis_TVALID),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_control_s_axi
   (interrupt,
    reset_i,
    circular_i,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    E,
    ap_start,
    int_ap_start_reg_0,
    D,
    \int_out_r_reg[63]_0 ,
    int_ap_start_reg_1,
    SR,
    s_axi_control_BVALID,
    \ap_CS_fsm_reg[0] ,
    int_ap_start_reg_2,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    s_axi_control_WVALID,
    Q,
    circular_1_vld_reg,
    circular_1_vld_reg_reg,
    s_axi_control_BREADY,
    p_9_in,
    reset_1_vld_reg,
    \int_written_reg[0]_0 ,
    s_axi_control_AWADDR,
    \int_written_reg[63]_0 );
  output interrupt;
  output reset_i;
  output circular_i;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [0:0]E;
  output ap_start;
  output int_ap_start_reg_0;
  output [63:0]D;
  output [61:0]\int_out_r_reg[63]_0 ;
  output [1:0]int_ap_start_reg_1;
  output [0:0]SR;
  output s_axi_control_BVALID;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output int_ap_start_reg_2;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [6:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_WVALID;
  input [2:0]Q;
  input circular_1_vld_reg;
  input circular_1_vld_reg_reg;
  input s_axi_control_BREADY;
  input p_9_in;
  input reset_1_vld_reg;
  input [0:0]\int_written_reg[0]_0 ;
  input [6:0]s_axi_control_AWADDR;
  input [63:0]\int_written_reg[63]_0 ;

  wire [63:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire circular_1_vld_reg;
  wire circular_1_vld_reg_reg;
  wire circular_i;
  wire [31:0]data12;
  wire [1:0]data3;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_ready_i_2_n_0;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire [1:0]int_ap_start_reg_1;
  wire int_ap_start_reg_2;
  wire int_auto_restart_i_1_n_0;
  wire \int_circular_i[0]_i_1_n_0 ;
  wire \int_circular_i[0]_i_2_n_0 ;
  wire int_circular_o_ap_vld;
  wire int_circular_o_ap_vld_i_1_n_0;
  wire int_circular_o_ap_vld_i_2_n_0;
  wire \int_count[31]_i_1_n_0 ;
  wire \int_count[31]_i_3_n_0 ;
  wire \int_count[63]_i_1_n_0 ;
  wire [31:0]int_count_reg0;
  wire [31:0]int_count_reg04_out;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_2_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_out_r[31]_i_1_n_0 ;
  wire \int_out_r[31]_i_3_n_0 ;
  wire \int_out_r[63]_i_1_n_0 ;
  wire [31:0]int_out_r_reg0;
  wire [31:0]int_out_r_reg01_out;
  wire [61:0]\int_out_r_reg[63]_0 ;
  wire \int_reset_i[0]_i_1_n_0 ;
  wire \int_reset_i[0]_i_2_n_0 ;
  wire int_reset_o_ap_vld;
  wire int_reset_o_ap_vld_i_1_n_0;
  wire int_reset_o_ap_vld_i_2_n_0;
  wire int_reset_o_ap_vld_i_3_n_0;
  wire int_reset_o_ap_vld_i_4_n_0;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire int_written_ap_vld;
  wire int_written_ap_vld_i_1_n_0;
  wire [0:0]\int_written_reg[0]_0 ;
  wire [63:0]\int_written_reg[63]_0 ;
  wire \int_written_reg_n_0_[0] ;
  wire \int_written_reg_n_0_[10] ;
  wire \int_written_reg_n_0_[11] ;
  wire \int_written_reg_n_0_[12] ;
  wire \int_written_reg_n_0_[13] ;
  wire \int_written_reg_n_0_[14] ;
  wire \int_written_reg_n_0_[15] ;
  wire \int_written_reg_n_0_[16] ;
  wire \int_written_reg_n_0_[17] ;
  wire \int_written_reg_n_0_[18] ;
  wire \int_written_reg_n_0_[19] ;
  wire \int_written_reg_n_0_[1] ;
  wire \int_written_reg_n_0_[20] ;
  wire \int_written_reg_n_0_[21] ;
  wire \int_written_reg_n_0_[22] ;
  wire \int_written_reg_n_0_[23] ;
  wire \int_written_reg_n_0_[24] ;
  wire \int_written_reg_n_0_[25] ;
  wire \int_written_reg_n_0_[26] ;
  wire \int_written_reg_n_0_[27] ;
  wire \int_written_reg_n_0_[28] ;
  wire \int_written_reg_n_0_[29] ;
  wire \int_written_reg_n_0_[2] ;
  wire \int_written_reg_n_0_[30] ;
  wire \int_written_reg_n_0_[31] ;
  wire \int_written_reg_n_0_[3] ;
  wire \int_written_reg_n_0_[4] ;
  wire \int_written_reg_n_0_[5] ;
  wire \int_written_reg_n_0_[6] ;
  wire \int_written_reg_n_0_[7] ;
  wire \int_written_reg_n_0_[8] ;
  wire \int_written_reg_n_0_[9] ;
  wire interrupt;
  wire [1:0]out_r;
  wire p_0_in17_in;
  wire [7:2]p_12_in;
  wire p_9_in;
  wire [0:0]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire reset_1_vld_reg;
  wire reset_i;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[2]),
        .O(int_ap_start_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(int_ap_start_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_12_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00FB0000)) 
    circular_1_vld_reg_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(circular_1_vld_reg),
        .I3(circular_1_vld_reg_reg),
        .I4(Q[1]),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \count_0_data_reg[63]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_96[63]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_12_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF4FFF44444444)) 
    int_ap_ready_i_1
       (.I0(p_12_in[7]),
        .I1(Q[2]),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(int_ap_ready_i_2_n_0),
        .I4(s_axi_control_ARADDR[6]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .O(int_ap_ready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_12_in[7]),
        .I1(Q[2]),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_count[31]_i_3_n_0 ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(s_axi_control_WDATA[0]),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_12_in[7]),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_count[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_12_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_circular_i[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_circular_i[0]_i_2_n_0 ),
        .I3(\int_out_r[31]_i_3_n_0 ),
        .I4(circular_i),
        .O(\int_circular_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \int_circular_i[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_circular_i[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_i_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_circular_i[0]_i_1_n_0 ),
        .Q(circular_i),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFF0000)) 
    int_circular_o_ap_vld_i_1
       (.I0(int_reset_o_ap_vld_i_2_n_0),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(int_circular_o_ap_vld_i_2_n_0),
        .I4(circular_1_vld_reg),
        .I5(int_circular_o_ap_vld),
        .O(int_circular_o_ap_vld_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_circular_o_ap_vld_i_2
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .O(int_circular_o_ap_vld_i_2_n_0));
  FDRE int_circular_o_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_circular_o_ap_vld_i_1_n_0),
        .Q(int_circular_o_ap_vld),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[0]_i_1 
       (.I0(D[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_count_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[10]_i_1 
       (.I0(D[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_count_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[11]_i_1 
       (.I0(D[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_count_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[12]_i_1 
       (.I0(D[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_count_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[13]_i_1 
       (.I0(D[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_count_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[14]_i_1 
       (.I0(D[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_count_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[15]_i_1 
       (.I0(D[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_count_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[16]_i_1 
       (.I0(D[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_count_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[17]_i_1 
       (.I0(D[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_count_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[18]_i_1 
       (.I0(D[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_count_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[19]_i_1 
       (.I0(D[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_count_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[1]_i_1 
       (.I0(D[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_count_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[20]_i_1 
       (.I0(D[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_count_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[21]_i_1 
       (.I0(D[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_count_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[22]_i_1 
       (.I0(D[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_count_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[23]_i_1 
       (.I0(D[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_count_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[24]_i_1 
       (.I0(D[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_count_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[25]_i_1 
       (.I0(D[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_count_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[26]_i_1 
       (.I0(D[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_count_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[27]_i_1 
       (.I0(D[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_count_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[28]_i_1 
       (.I0(D[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_count_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[29]_i_1 
       (.I0(D[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_count_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[2]_i_1 
       (.I0(D[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_count_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[30]_i_1 
       (.I0(D[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_count_reg04_out[30]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_count[31]_i_1 
       (.I0(\int_count[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\int_count[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[31]_i_2 
       (.I0(D[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_count_reg04_out[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \int_count[31]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_count[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[32]_i_1 
       (.I0(D[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_count_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[33]_i_1 
       (.I0(D[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_count_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[34]_i_1 
       (.I0(D[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_count_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[35]_i_1 
       (.I0(D[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_count_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[36]_i_1 
       (.I0(D[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_count_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[37]_i_1 
       (.I0(D[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_count_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[38]_i_1 
       (.I0(D[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_count_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[39]_i_1 
       (.I0(D[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_count_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[3]_i_1 
       (.I0(D[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_count_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[40]_i_1 
       (.I0(D[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_count_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[41]_i_1 
       (.I0(D[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_count_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[42]_i_1 
       (.I0(D[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_count_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[43]_i_1 
       (.I0(D[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_count_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[44]_i_1 
       (.I0(D[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_count_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[45]_i_1 
       (.I0(D[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_count_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[46]_i_1 
       (.I0(D[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_count_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[47]_i_1 
       (.I0(D[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_count_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[48]_i_1 
       (.I0(D[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_count_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[49]_i_1 
       (.I0(D[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_count_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[4]_i_1 
       (.I0(D[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_count_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[50]_i_1 
       (.I0(D[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_count_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[51]_i_1 
       (.I0(D[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_count_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[52]_i_1 
       (.I0(D[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_count_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[53]_i_1 
       (.I0(D[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_count_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[54]_i_1 
       (.I0(D[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_count_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[55]_i_1 
       (.I0(D[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_count_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[56]_i_1 
       (.I0(D[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_count_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[57]_i_1 
       (.I0(D[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_count_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[58]_i_1 
       (.I0(D[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_count_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[59]_i_1 
       (.I0(D[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_count_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[5]_i_1 
       (.I0(D[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_count_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[60]_i_1 
       (.I0(D[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_count_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[61]_i_1 
       (.I0(D[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_count_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[62]_i_1 
       (.I0(D[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_count_reg0[30]));
  LUT4 #(
    .INIT(16'h0020)) 
    \int_count[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_count[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_count[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[63]_i_2 
       (.I0(D[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_count_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[6]_i_1 
       (.I0(D[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_count_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[7]_i_1 
       (.I0(D[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_count_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[8]_i_1 
       (.I0(D[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_count_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[9]_i_1 
       (.I0(D[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_count_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[0] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[0]),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[10] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[10]),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[11] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[11]),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[12] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[12]),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[13] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[13]),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[14] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[14]),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[15] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[15]),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[16] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[16]),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[17] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[17]),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[18] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[18]),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[19] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[19]),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[1] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[1]),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[20] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[20]),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[21] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[21]),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[22] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[22]),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[23] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[23]),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[24] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[24]),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[25] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[25]),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[26] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[26]),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[27] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[27]),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[28] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[28]),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[29] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[29]),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[2] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[2]),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[30] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[30]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[31] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[31]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[32] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[0]),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[33] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[1]),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[34] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[2]),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[35] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[3]),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[36] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[4]),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[37] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[5]),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[38] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[6]),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[39] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[7]),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[3] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[3]),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[40] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[8]),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[41] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[9]),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[42] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[10]),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[43] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[11]),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[44] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[12]),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[45] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[13]),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[46] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[14]),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[47] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[15]),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[48] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[16]),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[49] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[17]),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[4] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[4]),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[50] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[18]),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[51] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[19]),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[52] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[20]),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[53] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[21]),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[54] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[22]),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[55] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[23]),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[56] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[24]),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[57] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[25]),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[58] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[26]),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[59] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[27]),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[5] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[5]),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[60] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[28]),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[61] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[29]),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[62] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[30]),
        .Q(D[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[63] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[31]),
        .Q(D[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[6] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[6]),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[7] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[7]),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[8] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[8]),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[9] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[9]),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_count[31]_i_3_n_0 ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000020)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_count[31]_i_3_n_0 ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in17_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(data3[0]),
        .I1(data3[1]),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF8FFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(Q[2]),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[6]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\int_isr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8FFF88888888)) 
    \int_isr[1]_i_1 
       (.I0(Q[2]),
        .I1(p_0_in17_in),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[6]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[0]_i_1 
       (.I0(out_r[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[10]_i_1 
       (.I0(\int_out_r_reg[63]_0 [8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[11]_i_1 
       (.I0(\int_out_r_reg[63]_0 [9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[12]_i_1 
       (.I0(\int_out_r_reg[63]_0 [10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[13]_i_1 
       (.I0(\int_out_r_reg[63]_0 [11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[14]_i_1 
       (.I0(\int_out_r_reg[63]_0 [12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[15]_i_1 
       (.I0(\int_out_r_reg[63]_0 [13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[16]_i_1 
       (.I0(\int_out_r_reg[63]_0 [14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[17]_i_1 
       (.I0(\int_out_r_reg[63]_0 [15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[18]_i_1 
       (.I0(\int_out_r_reg[63]_0 [16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[19]_i_1 
       (.I0(\int_out_r_reg[63]_0 [17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[1]_i_1 
       (.I0(out_r[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[20]_i_1 
       (.I0(\int_out_r_reg[63]_0 [18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[21]_i_1 
       (.I0(\int_out_r_reg[63]_0 [19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[22]_i_1 
       (.I0(\int_out_r_reg[63]_0 [20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[23]_i_1 
       (.I0(\int_out_r_reg[63]_0 [21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[24]_i_1 
       (.I0(\int_out_r_reg[63]_0 [22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[25]_i_1 
       (.I0(\int_out_r_reg[63]_0 [23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[26]_i_1 
       (.I0(\int_out_r_reg[63]_0 [24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[27]_i_1 
       (.I0(\int_out_r_reg[63]_0 [25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[28]_i_1 
       (.I0(\int_out_r_reg[63]_0 [26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[29]_i_1 
       (.I0(\int_out_r_reg[63]_0 [27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[2]_i_1 
       (.I0(\int_out_r_reg[63]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[30]_i_1 
       (.I0(\int_out_r_reg[63]_0 [28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg01_out[30]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_out_r[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_out_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[31]_i_2 
       (.I0(\int_out_r_reg[63]_0 [29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg01_out[31]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_out_r[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_out_r[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[32]_i_1 
       (.I0(\int_out_r_reg[63]_0 [30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[33]_i_1 
       (.I0(\int_out_r_reg[63]_0 [31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[34]_i_1 
       (.I0(\int_out_r_reg[63]_0 [32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[35]_i_1 
       (.I0(\int_out_r_reg[63]_0 [33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[36]_i_1 
       (.I0(\int_out_r_reg[63]_0 [34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[37]_i_1 
       (.I0(\int_out_r_reg[63]_0 [35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[38]_i_1 
       (.I0(\int_out_r_reg[63]_0 [36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[39]_i_1 
       (.I0(\int_out_r_reg[63]_0 [37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[3]_i_1 
       (.I0(\int_out_r_reg[63]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[40]_i_1 
       (.I0(\int_out_r_reg[63]_0 [38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[41]_i_1 
       (.I0(\int_out_r_reg[63]_0 [39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[42]_i_1 
       (.I0(\int_out_r_reg[63]_0 [40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[43]_i_1 
       (.I0(\int_out_r_reg[63]_0 [41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[44]_i_1 
       (.I0(\int_out_r_reg[63]_0 [42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[45]_i_1 
       (.I0(\int_out_r_reg[63]_0 [43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[46]_i_1 
       (.I0(\int_out_r_reg[63]_0 [44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[47]_i_1 
       (.I0(\int_out_r_reg[63]_0 [45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[48]_i_1 
       (.I0(\int_out_r_reg[63]_0 [46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[49]_i_1 
       (.I0(\int_out_r_reg[63]_0 [47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[4]_i_1 
       (.I0(\int_out_r_reg[63]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[50]_i_1 
       (.I0(\int_out_r_reg[63]_0 [48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[51]_i_1 
       (.I0(\int_out_r_reg[63]_0 [49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[52]_i_1 
       (.I0(\int_out_r_reg[63]_0 [50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[53]_i_1 
       (.I0(\int_out_r_reg[63]_0 [51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[54]_i_1 
       (.I0(\int_out_r_reg[63]_0 [52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[55]_i_1 
       (.I0(\int_out_r_reg[63]_0 [53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[56]_i_1 
       (.I0(\int_out_r_reg[63]_0 [54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[57]_i_1 
       (.I0(\int_out_r_reg[63]_0 [55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[58]_i_1 
       (.I0(\int_out_r_reg[63]_0 [56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[59]_i_1 
       (.I0(\int_out_r_reg[63]_0 [57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[5]_i_1 
       (.I0(\int_out_r_reg[63]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[60]_i_1 
       (.I0(\int_out_r_reg[63]_0 [58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[61]_i_1 
       (.I0(\int_out_r_reg[63]_0 [59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[62]_i_1 
       (.I0(\int_out_r_reg[63]_0 [60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \int_out_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_out_r[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_out_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[63]_i_2 
       (.I0(\int_out_r_reg[63]_0 [61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[6]_i_1 
       (.I0(\int_out_r_reg[63]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[7]_i_1 
       (.I0(\int_out_r_reg[63]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[8]_i_1 
       (.I0(\int_out_r_reg[63]_0 [6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[9]_i_1 
       (.I0(\int_out_r_reg[63]_0 [7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[0]),
        .Q(out_r[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[10]),
        .Q(\int_out_r_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[11]),
        .Q(\int_out_r_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[12]),
        .Q(\int_out_r_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[13]),
        .Q(\int_out_r_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[14]),
        .Q(\int_out_r_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[15]),
        .Q(\int_out_r_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[16]),
        .Q(\int_out_r_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[17]),
        .Q(\int_out_r_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[18]),
        .Q(\int_out_r_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[19]),
        .Q(\int_out_r_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[1]),
        .Q(out_r[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[20]),
        .Q(\int_out_r_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[21]),
        .Q(\int_out_r_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[22]),
        .Q(\int_out_r_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[23]),
        .Q(\int_out_r_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[24]),
        .Q(\int_out_r_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[25]),
        .Q(\int_out_r_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[26]),
        .Q(\int_out_r_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[27]),
        .Q(\int_out_r_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[28]),
        .Q(\int_out_r_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[29]),
        .Q(\int_out_r_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[2]),
        .Q(\int_out_r_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[30]),
        .Q(\int_out_r_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[31]),
        .Q(\int_out_r_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[0]),
        .Q(\int_out_r_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[1]),
        .Q(\int_out_r_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[2]),
        .Q(\int_out_r_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[3]),
        .Q(\int_out_r_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[4]),
        .Q(\int_out_r_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[5]),
        .Q(\int_out_r_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[6]),
        .Q(\int_out_r_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[7]),
        .Q(\int_out_r_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[3]),
        .Q(\int_out_r_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[8]),
        .Q(\int_out_r_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[9]),
        .Q(\int_out_r_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[10]),
        .Q(\int_out_r_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[11]),
        .Q(\int_out_r_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[12]),
        .Q(\int_out_r_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[13]),
        .Q(\int_out_r_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[14]),
        .Q(\int_out_r_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[15]),
        .Q(\int_out_r_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[16]),
        .Q(\int_out_r_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[17]),
        .Q(\int_out_r_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[4]),
        .Q(\int_out_r_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[18]),
        .Q(\int_out_r_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[19]),
        .Q(\int_out_r_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[20]),
        .Q(\int_out_r_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[21]),
        .Q(\int_out_r_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[22]),
        .Q(\int_out_r_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[23]),
        .Q(\int_out_r_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[24]),
        .Q(\int_out_r_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[25]),
        .Q(\int_out_r_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[26]),
        .Q(\int_out_r_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[27]),
        .Q(\int_out_r_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[5]),
        .Q(\int_out_r_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[28]),
        .Q(\int_out_r_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[29]),
        .Q(\int_out_r_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[30]),
        .Q(\int_out_r_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[31]),
        .Q(\int_out_r_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[6]),
        .Q(\int_out_r_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[7]),
        .Q(\int_out_r_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[8]),
        .Q(\int_out_r_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[9]),
        .Q(\int_out_r_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \int_reset_i[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_reset_i[0]_i_2_n_0 ),
        .I3(\int_count[31]_i_3_n_0 ),
        .I4(reset_i),
        .O(\int_reset_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_reset_i[0]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(\int_reset_i[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_reset_i_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_reset_i[0]_i_1_n_0 ),
        .Q(reset_i),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFF0000)) 
    int_reset_o_ap_vld_i_1
       (.I0(int_reset_o_ap_vld_i_2_n_0),
        .I1(s_axi_control_ARADDR[6]),
        .I2(int_reset_o_ap_vld_i_3_n_0),
        .I3(int_reset_o_ap_vld_i_4_n_0),
        .I4(reset_1_vld_reg),
        .I5(int_reset_o_ap_vld),
        .O(int_reset_o_ap_vld_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    int_reset_o_ap_vld_i_2
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(int_reset_o_ap_vld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_reset_o_ap_vld_i_3
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(int_reset_o_ap_vld_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_reset_o_ap_vld_i_4
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(int_reset_o_ap_vld_i_4_n_0));
  FDRE int_reset_o_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_reset_o_ap_vld_i_1_n_0),
        .Q(int_reset_o_ap_vld),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(Q[2]),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_12_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done_i_2_n_0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_isr[0]_i_2_n_0 ),
        .O(int_task_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    int_written_ap_vld_i_1
       (.I0(\int_isr[0]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\int_written_reg[0]_0 ),
        .I5(int_written_ap_vld),
        .O(int_written_ap_vld_i_1_n_0));
  FDRE int_written_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_written_ap_vld_i_1_n_0),
        .Q(int_written_ap_vld),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[0] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [0]),
        .Q(\int_written_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[10] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [10]),
        .Q(\int_written_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[11] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [11]),
        .Q(\int_written_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[12] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [12]),
        .Q(\int_written_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[13] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [13]),
        .Q(\int_written_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[14] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [14]),
        .Q(\int_written_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[15] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [15]),
        .Q(\int_written_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[16] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [16]),
        .Q(\int_written_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[17] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [17]),
        .Q(\int_written_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[18] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [18]),
        .Q(\int_written_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[19] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [19]),
        .Q(\int_written_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[1] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [1]),
        .Q(\int_written_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[20] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [20]),
        .Q(\int_written_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[21] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [21]),
        .Q(\int_written_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[22] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [22]),
        .Q(\int_written_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[23] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [23]),
        .Q(\int_written_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[24] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [24]),
        .Q(\int_written_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[25] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [25]),
        .Q(\int_written_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[26] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [26]),
        .Q(\int_written_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[27] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [27]),
        .Q(\int_written_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[28] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [28]),
        .Q(\int_written_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[29] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [29]),
        .Q(\int_written_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[2] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [2]),
        .Q(\int_written_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[30] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [30]),
        .Q(\int_written_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[31] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [31]),
        .Q(\int_written_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[32] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [32]),
        .Q(data12[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[33] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [33]),
        .Q(data12[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[34] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [34]),
        .Q(data12[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[35] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [35]),
        .Q(data12[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[36] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [36]),
        .Q(data12[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[37] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [37]),
        .Q(data12[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[38] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [38]),
        .Q(data12[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[39] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [39]),
        .Q(data12[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[3] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [3]),
        .Q(\int_written_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[40] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [40]),
        .Q(data12[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[41] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [41]),
        .Q(data12[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[42] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [42]),
        .Q(data12[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[43] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [43]),
        .Q(data12[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[44] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [44]),
        .Q(data12[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[45] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [45]),
        .Q(data12[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[46] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [46]),
        .Q(data12[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[47] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [47]),
        .Q(data12[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[48] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [48]),
        .Q(data12[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[49] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [49]),
        .Q(data12[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[4] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [4]),
        .Q(\int_written_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[50] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [50]),
        .Q(data12[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[51] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [51]),
        .Q(data12[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[52] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [52]),
        .Q(data12[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[53] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [53]),
        .Q(data12[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[54] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [54]),
        .Q(data12[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[55] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [55]),
        .Q(data12[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[56] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [56]),
        .Q(data12[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[57] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [57]),
        .Q(data12[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[58] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [58]),
        .Q(data12[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[59] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [59]),
        .Q(data12[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[5] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [5]),
        .Q(\int_written_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[60] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [60]),
        .Q(data12[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[61] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [61]),
        .Q(data12[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[62] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [62]),
        .Q(data12[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[63] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [63]),
        .Q(data12[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[6] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [6]),
        .Q(\int_written_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[7] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [7]),
        .Q(\int_written_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[8] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [8]),
        .Q(\int_written_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[9] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [9]),
        .Q(\int_written_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rdata[0]_i_1 
       (.I0(rdata),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000C0A0A)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_3_n_0 ),
        .I1(\rdata[0]_i_4_n_0 ),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(s_axi_control_ARADDR[0]),
        .O(rdata));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\rdata[0]_i_5_n_0 ),
        .I2(\rdata[0]_i_6_n_0 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[0]_i_7_n_0 ),
        .I5(\rdata[0]_i_8_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA00C000FA00C0000)) 
    \rdata[0]_i_4 
       (.I0(int_circular_o_ap_vld),
        .I1(circular_i),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(int_written_ap_vld),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_5 
       (.I0(int_gie_reg_n_0),
        .I1(data3[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(ap_start),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[0]_i_6 
       (.I0(D[0]),
        .I1(D[32]),
        .I2(reset_i),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00008C80)) 
    \rdata[0]_i_7 
       (.I0(out_r[0]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(int_reset_o_ap_vld),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB391A28000000000)) 
    \rdata[0]_i_8 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data12[0]),
        .I3(\int_written_reg_n_0_[0] ),
        .I4(\int_out_r_reg[63]_0 [30]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [8]),
        .I2(\rdata[10]_i_2_n_0 ),
        .I3(\rdata[10]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[10]_i_2 
       (.I0(D[42]),
        .I1(D[10]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[10]_i_3 
       (.I0(\int_out_r_reg[63]_0 [40]),
        .I1(\int_written_reg_n_0_[10] ),
        .I2(data12[10]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [9]),
        .I2(\rdata[11]_i_2_n_0 ),
        .I3(\rdata[11]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[11]_i_2 
       (.I0(D[43]),
        .I1(D[11]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[11]_i_3 
       (.I0(\int_out_r_reg[63]_0 [41]),
        .I1(\int_written_reg_n_0_[11] ),
        .I2(data12[11]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [10]),
        .I2(\rdata[12]_i_2_n_0 ),
        .I3(\rdata[12]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[12]_i_2 
       (.I0(D[44]),
        .I1(D[12]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[12]_i_3 
       (.I0(\int_out_r_reg[63]_0 [42]),
        .I1(\int_written_reg_n_0_[12] ),
        .I2(data12[12]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [11]),
        .I2(\rdata[13]_i_2_n_0 ),
        .I3(\rdata[13]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[13]_i_2 
       (.I0(D[45]),
        .I1(D[13]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[13]_i_3 
       (.I0(\int_out_r_reg[63]_0 [43]),
        .I1(\int_written_reg_n_0_[13] ),
        .I2(data12[13]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [12]),
        .I2(\rdata[14]_i_2_n_0 ),
        .I3(\rdata[14]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[14]_i_2 
       (.I0(D[46]),
        .I1(D[14]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[14]_i_3 
       (.I0(\int_out_r_reg[63]_0 [44]),
        .I1(\int_written_reg_n_0_[14] ),
        .I2(data12[14]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [13]),
        .I2(\rdata[15]_i_2_n_0 ),
        .I3(\rdata[15]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[15]_i_2 
       (.I0(D[47]),
        .I1(D[15]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[15]_i_3 
       (.I0(\int_out_r_reg[63]_0 [45]),
        .I1(\int_written_reg_n_0_[15] ),
        .I2(data12[15]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [14]),
        .I2(\rdata[16]_i_2_n_0 ),
        .I3(\rdata[16]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[16]_i_2 
       (.I0(D[48]),
        .I1(D[16]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[16]_i_3 
       (.I0(\int_out_r_reg[63]_0 [46]),
        .I1(\int_written_reg_n_0_[16] ),
        .I2(data12[16]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [15]),
        .I2(\rdata[17]_i_2_n_0 ),
        .I3(\rdata[17]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[17]_i_2 
       (.I0(D[49]),
        .I1(D[17]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[17]_i_3 
       (.I0(\int_out_r_reg[63]_0 [47]),
        .I1(\int_written_reg_n_0_[17] ),
        .I2(data12[17]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [16]),
        .I2(\rdata[18]_i_2_n_0 ),
        .I3(\rdata[18]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[18]_i_2 
       (.I0(D[50]),
        .I1(D[18]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[18]_i_3 
       (.I0(\int_out_r_reg[63]_0 [48]),
        .I1(\int_written_reg_n_0_[18] ),
        .I2(data12[18]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [17]),
        .I2(\rdata[19]_i_2_n_0 ),
        .I3(\rdata[19]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[19]_i_2 
       (.I0(D[51]),
        .I1(D[19]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[19]_i_3 
       (.I0(\int_out_r_reg[63]_0 [49]),
        .I1(\int_written_reg_n_0_[19] ),
        .I2(data12[19]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(out_r[1]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(D[1]),
        .I2(D[33]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[1]_i_3 
       (.I0(\int_out_r_reg[63]_0 [31]),
        .I1(\int_written_reg_n_0_[1] ),
        .I2(data12[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B391A280)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data3[1]),
        .I3(p_0_in17_in),
        .I4(int_task_ap_done),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [18]),
        .I2(\rdata[20]_i_2_n_0 ),
        .I3(\rdata[20]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[20]_i_2 
       (.I0(D[52]),
        .I1(D[20]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[20]_i_3 
       (.I0(\int_out_r_reg[63]_0 [50]),
        .I1(\int_written_reg_n_0_[20] ),
        .I2(data12[20]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [19]),
        .I2(\rdata[21]_i_2_n_0 ),
        .I3(\rdata[21]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[21]_i_2 
       (.I0(D[53]),
        .I1(D[21]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[21]_i_3 
       (.I0(\int_out_r_reg[63]_0 [51]),
        .I1(\int_written_reg_n_0_[21] ),
        .I2(data12[21]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [20]),
        .I2(\rdata[22]_i_2_n_0 ),
        .I3(\rdata[22]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[22]_i_2 
       (.I0(D[54]),
        .I1(D[22]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[22]_i_3 
       (.I0(\int_out_r_reg[63]_0 [52]),
        .I1(\int_written_reg_n_0_[22] ),
        .I2(data12[22]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [21]),
        .I2(\rdata[23]_i_2_n_0 ),
        .I3(\rdata[23]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[23]_i_2 
       (.I0(D[55]),
        .I1(D[23]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[23]_i_3 
       (.I0(\int_out_r_reg[63]_0 [53]),
        .I1(\int_written_reg_n_0_[23] ),
        .I2(data12[23]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [22]),
        .I2(\rdata[24]_i_2_n_0 ),
        .I3(\rdata[24]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[24]_i_2 
       (.I0(D[56]),
        .I1(D[24]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[24]_i_3 
       (.I0(\int_out_r_reg[63]_0 [54]),
        .I1(\int_written_reg_n_0_[24] ),
        .I2(data12[24]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [23]),
        .I2(\rdata[25]_i_2_n_0 ),
        .I3(\rdata[25]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[25]_i_2 
       (.I0(D[57]),
        .I1(D[25]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[25]_i_3 
       (.I0(\int_out_r_reg[63]_0 [55]),
        .I1(\int_written_reg_n_0_[25] ),
        .I2(data12[25]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [24]),
        .I2(\rdata[26]_i_2_n_0 ),
        .I3(\rdata[26]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[26]_i_2 
       (.I0(D[58]),
        .I1(D[26]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[26]_i_3 
       (.I0(\int_out_r_reg[63]_0 [56]),
        .I1(\int_written_reg_n_0_[26] ),
        .I2(data12[26]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [25]),
        .I2(\rdata[27]_i_2_n_0 ),
        .I3(\rdata[27]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[27]_i_2 
       (.I0(D[59]),
        .I1(D[27]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[27]_i_3 
       (.I0(\int_out_r_reg[63]_0 [57]),
        .I1(\int_written_reg_n_0_[27] ),
        .I2(data12[27]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [26]),
        .I2(\rdata[28]_i_2_n_0 ),
        .I3(\rdata[28]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[28]_i_2 
       (.I0(D[60]),
        .I1(D[28]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[28]_i_3 
       (.I0(\int_out_r_reg[63]_0 [58]),
        .I1(\int_written_reg_n_0_[28] ),
        .I2(data12[28]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [27]),
        .I2(\rdata[29]_i_2_n_0 ),
        .I3(\rdata[29]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[29]_i_2 
       (.I0(D[61]),
        .I1(D[29]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[29]_i_3 
       (.I0(\int_out_r_reg[63]_0 [59]),
        .I1(\int_written_reg_n_0_[29] ),
        .I2(data12[29]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAAAAAA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_out_r_reg[63]_0 [0]),
        .I3(\rdata[2]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC000000AA)) 
    \rdata[2]_i_2 
       (.I0(p_12_in[2]),
        .I1(D[2]),
        .I2(D[34]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[2]_i_3 
       (.I0(\int_out_r_reg[63]_0 [32]),
        .I1(\int_written_reg_n_0_[2] ),
        .I2(data12[2]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [28]),
        .I2(\rdata[30]_i_2_n_0 ),
        .I3(\rdata[30]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[30]_i_2 
       (.I0(D[62]),
        .I1(D[30]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[30]_i_3 
       (.I0(\int_out_r_reg[63]_0 [60]),
        .I1(\int_written_reg_n_0_[30] ),
        .I2(data12[30]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [29]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[31]_i_5 
       (.I0(D[63]),
        .I1(D[31]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[31]_i_6 
       (.I0(\int_out_r_reg[63]_0 [61]),
        .I1(\int_written_reg_n_0_[31] ),
        .I2(data12[31]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAAAAAA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_out_r_reg[63]_0 [1]),
        .I3(\rdata[3]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC000000AA)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready),
        .I1(D[3]),
        .I2(D[35]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[3]_i_3 
       (.I0(\int_out_r_reg[63]_0 [33]),
        .I1(\int_written_reg_n_0_[3] ),
        .I2(data12[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [2]),
        .I2(\rdata[4]_i_2_n_0 ),
        .I3(\rdata[4]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[4]_i_2 
       (.I0(D[36]),
        .I1(D[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[4]_i_3 
       (.I0(\int_out_r_reg[63]_0 [34]),
        .I1(\int_written_reg_n_0_[4] ),
        .I2(data12[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [3]),
        .I2(\rdata[5]_i_2_n_0 ),
        .I3(\rdata[5]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[5]_i_2 
       (.I0(D[37]),
        .I1(D[5]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[5]_i_3 
       (.I0(\int_out_r_reg[63]_0 [35]),
        .I1(\int_written_reg_n_0_[5] ),
        .I2(data12[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [4]),
        .I2(\rdata[6]_i_2_n_0 ),
        .I3(\rdata[6]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[6]_i_2 
       (.I0(D[38]),
        .I1(D[6]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[6]_i_3 
       (.I0(\int_out_r_reg[63]_0 [36]),
        .I1(\int_written_reg_n_0_[6] ),
        .I2(data12[6]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAAAAAA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_out_r_reg[63]_0 [5]),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC000000AA)) 
    \rdata[7]_i_2 
       (.I0(p_12_in[7]),
        .I1(D[7]),
        .I2(D[39]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[7]_i_3 
       (.I0(\int_out_r_reg[63]_0 [37]),
        .I1(\int_written_reg_n_0_[7] ),
        .I2(data12[7]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F8F8F0F0F0F0)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [6]),
        .I2(\rdata[8]_i_2_n_0 ),
        .I3(\rdata[8]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \rdata[8]_i_2 
       (.I0(D[40]),
        .I1(D[8]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[8]_i_3 
       (.I0(\int_out_r_reg[63]_0 [38]),
        .I1(\int_written_reg_n_0_[8] ),
        .I2(data12[8]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAAAAAA)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_out_r_reg[63]_0 [7]),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC000000AA)) 
    \rdata[9]_i_2 
       (.I0(interrupt),
        .I1(D[9]),
        .I2(D[41]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[9]_i_3 
       (.I0(\int_out_r_reg[63]_0 [39]),
        .I1(\int_written_reg_n_0_[9] ),
        .I2(data12[9]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    reset_1_vld_reg_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .O(int_ap_start_reg_2));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \written_1_data_reg[63]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(p_9_in),
        .O(\ap_CS_fsm_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi
   (Q,
    wrsp_type,
    last_resp,
    wreq_valid,
    gmem_AWREADY,
    WVALID_Dummy,
    gmem_WREADY,
    wrsp_valid,
    wrsp_ready,
    gmem_BVALID,
    ursp_ready,
    AWVALID_Dummy,
    dout_vld_reg,
    RREADY_Dummy,
    AWREADY_Dummy,
    burst_valid,
    fifo_burst_ready,
    rs_req_ready,
    req_fifo_valid,
    AWREADY_Dummy_0,
    fifo_valid,
    WREADY_Dummy,
    flying_req_reg,
    s_ready_t_reg,
    need_wrsp,
    fifo_resp_ready,
    WVALID_Dummy_reg,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    WLAST_Dummy_reg,
    s_ready_t_reg_0,
    \dout_reg[72] ,
    p_7_in,
    \could_multi_bursts.last_loop__4 ,
    \could_multi_bursts.next_loop ,
    next_wreq,
    pop,
    empty_n_reg,
    empty_n_reg_0,
    empty_n_reg_1,
    empty_n_reg_2,
    next_burst,
    empty_n_reg_3,
    \state_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    resp_ready__1,
    empty_n_reg_4,
    empty_n_reg_5,
    req_en__0,
    rs_req_valid__0,
    \FSM_sequential_state_reg[1]_0 ,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    data_en__5,
    empty_n_reg_6,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[1]_2 ,
    gmem_AWVALID1__0,
    empty_n_reg_7,
    \data_p1_reg[69] ,
    ap_clk,
    ap_rst_n_inv,
    dout_vld_reg_0,
    dout_vld_reg_1,
    dout_vld_reg_2,
    dout_vld_reg_3,
    tmp_valid_reg,
    dout_vld_reg_4,
    s_ready_t_reg_1,
    dout_vld_reg_5,
    s_ready_t_reg_2,
    dout_vld_reg_6,
    dout_vld_reg_7,
    flying_req_reg_0,
    s_ready_t_reg_3,
    dout_vld_reg_8,
    WVALID_Dummy_reg_0,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    WLAST_Dummy_reg_0,
    s_ready_t_reg_4,
    push,
    push_1,
    pop_2,
    mOutPtr18_out,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_RVALID,
    dout_vld_reg_9,
    \dout_reg[60] ,
    mem_reg);
  output [0:0]Q;
  output wrsp_type;
  output last_resp;
  output wreq_valid;
  output gmem_AWREADY;
  output WVALID_Dummy;
  output gmem_WREADY;
  output wrsp_valid;
  output wrsp_ready;
  output gmem_BVALID;
  output ursp_ready;
  output AWVALID_Dummy;
  output dout_vld_reg;
  output RREADY_Dummy;
  output AWREADY_Dummy;
  output burst_valid;
  output fifo_burst_ready;
  output rs_req_ready;
  output req_fifo_valid;
  output AWREADY_Dummy_0;
  output fifo_valid;
  output WREADY_Dummy;
  output flying_req_reg;
  output s_ready_t_reg;
  output need_wrsp;
  output fifo_resp_ready;
  output WVALID_Dummy_reg;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output WLAST_Dummy_reg;
  output s_ready_t_reg_0;
  output [72:0]\dout_reg[72] ;
  output p_7_in;
  output \could_multi_bursts.last_loop__4 ;
  output \could_multi_bursts.next_loop ;
  output next_wreq;
  output pop;
  output empty_n_reg;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output empty_n_reg_2;
  output next_burst;
  output empty_n_reg_3;
  output [0:0]\state_reg[0] ;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output resp_ready__1;
  output empty_n_reg_4;
  output empty_n_reg_5;
  output req_en__0;
  output rs_req_valid__0;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output data_en__5;
  output empty_n_reg_6;
  output [1:0]\FSM_sequential_state_reg[1]_1 ;
  output [1:0]\FSM_sequential_state_reg[1]_2 ;
  output gmem_AWVALID1__0;
  output empty_n_reg_7;
  output [66:0]\data_p1_reg[69] ;
  input ap_clk;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input dout_vld_reg_2;
  input dout_vld_reg_3;
  input tmp_valid_reg;
  input dout_vld_reg_4;
  input s_ready_t_reg_1;
  input dout_vld_reg_5;
  input s_ready_t_reg_2;
  input dout_vld_reg_6;
  input dout_vld_reg_7;
  input flying_req_reg_0;
  input s_ready_t_reg_3;
  input dout_vld_reg_8;
  input WVALID_Dummy_reg_0;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input WLAST_Dummy_reg_0;
  input s_ready_t_reg_4;
  input push;
  input push_1;
  input pop_2;
  input mOutPtr18_out;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_RVALID;
  input [1:0]dout_vld_reg_9;
  input [60:0]\dout_reg[60] ;
  input [63:0]mem_reg;

  wire [63:3]AWADDR_Dummy;
  wire [31:3]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire [1:0]\FSM_sequential_state_reg[1]_1 ;
  wire [1:0]\FSM_sequential_state_reg[1]_2 ;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [63:0]WDATA_Dummy;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire bus_write_n_116;
  wire bus_write_n_18;
  wire bus_write_n_99;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.last_loop__4 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_buf;
  wire data_en__5;
  wire [66:0]\data_p1_reg[69] ;
  wire [60:0]\dout_reg[60] ;
  wire [72:0]\dout_reg[72] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire dout_vld_reg_5;
  wire dout_vld_reg_6;
  wire dout_vld_reg_7;
  wire dout_vld_reg_8;
  wire [1:0]dout_vld_reg_9;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire empty_n_reg_4;
  wire empty_n_reg_5;
  wire empty_n_reg_6;
  wire empty_n_reg_7;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire gmem_AWREADY;
  wire gmem_AWVALID1__0;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire last_resp;
  wire mOutPtr18_out;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire [63:0]mem_reg;
  wire need_wrsp;
  wire next_burst;
  wire next_wreq;
  wire p_7_in;
  wire pop;
  wire pop_2;
  wire push;
  wire push_1;
  wire req_en__0;
  wire req_fifo_valid;
  wire resp_ready__1;
  wire rs_req_ready;
  wire rs_req_valid__0;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire s_ready_t_reg_3;
  wire s_ready_t_reg_4;
  wire [0:0]\state_reg[0] ;
  wire [7:0]strb_buf;
  wire tmp_valid_reg;
  wire ursp_ready;
  wire wreq_handling_reg;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_read bus_read
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1]_2 ),
        .\FSM_sequential_state_reg[1]_0 (RREADY_Dummy),
        .Q(RVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0),
        .s_ready_t_reg_0(s_ready_t_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_write bus_write
       (.D({AWLEN_Dummy[31],AWLEN_Dummy[3],AWADDR_Dummy}),
        .E(\could_multi_bursts.next_loop ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1]_0 ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state_reg[1]_1 ),
        .\FSM_sequential_state_reg[1]_2 (AWVALID_Dummy),
        .Q(\dout_reg[72] ),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WVALID_Dummy_reg_0(WVALID_Dummy_reg),
        .WVALID_Dummy_reg_1(WVALID_Dummy_reg_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(bus_write_n_18),
        .ap_rst_n_inv_reg_0(bus_write_n_116),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg ),
        .\could_multi_bursts.sect_handling_reg_1 (next_wreq),
        .\could_multi_bursts.sect_handling_reg_2 (\could_multi_bursts.sect_handling_reg_0 ),
        .data_buf(data_buf),
        .data_en__5(data_en__5),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .\data_p2_reg[3] (\rs_wreq/load_p2 ),
        .\dout_reg[0] (last_resp),
        .\dout_reg[0]_0 (wrsp_type),
        .\dout_reg[0]_1 (ursp_ready),
        .\dout_reg[71] ({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(burst_valid),
        .dout_vld_reg_0(req_fifo_valid),
        .dout_vld_reg_1(fifo_valid),
        .dout_vld_reg_2(need_wrsp),
        .dout_vld_reg_3(bus_write_n_99),
        .dout_vld_reg_4(pop),
        .dout_vld_reg_5(rs_req_valid__0),
        .dout_vld_reg_6(dout_vld_reg_5),
        .dout_vld_reg_7(dout_vld_reg_6),
        .dout_vld_reg_8(dout_vld_reg_7),
        .dout_vld_reg_9(dout_vld_reg_8),
        .empty_n_reg(empty_n_reg_2),
        .empty_n_reg_0(empty_n_reg_4),
        .empty_n_reg_1(empty_n_reg_5),
        .empty_n_reg_2(empty_n_reg_6),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .full_n_reg(fifo_burst_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .full_n_reg_1(WREADY_Dummy),
        .full_n_reg_2(fifo_resp_ready),
        .in(WLAST_Dummy_reg),
        .\len_cnt_reg[7]_0 (WVALID_Dummy),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(req_en__0),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(empty_n_reg_3),
        .next_burst(next_burst),
        .p_7_in(p_7_in),
        .push_1(push_1),
        .s_ready_t_reg(AWREADY_Dummy),
        .s_ready_t_reg_0(rs_req_ready),
        .s_ready_t_reg_1(s_ready_t_reg),
        .s_ready_t_reg_2(s_ready_t_reg_1),
        .s_ready_t_reg_3(s_ready_t_reg_2),
        .s_ready_t_reg_4(s_ready_t_reg_3),
        .\sect_len_buf_reg[7]_0 (\could_multi_bursts.last_loop__4 ),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[1] (resp_ready__1),
        .wreq_handling_reg_0(wreq_handling_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(dout_vld_reg_4),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(RREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_store store_unit
       (.D({AWLEN_Dummy[31],AWLEN_Dummy[3],AWADDR_Dummy}),
        .E(bus_write_n_99),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_buf(data_buf),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (\state_reg[0] ),
        .\dout_reg[0]_1 (last_resp),
        .\dout_reg[60] (\dout_reg[60] ),
        .dout_vld_reg(wreq_valid),
        .dout_vld_reg_0(wrsp_valid),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(dout_vld_reg_1),
        .dout_vld_reg_3(dout_vld_reg_2),
        .dout_vld_reg_4(dout_vld_reg_3),
        .dout_vld_reg_5(dout_vld_reg_9),
        .empty_n_reg(empty_n_reg_0),
        .empty_n_reg_0(empty_n_reg_1),
        .empty_n_reg_1(empty_n_reg_3),
        .empty_n_reg_2(empty_n_reg_7),
        .full_n_reg(wrsp_ready),
        .full_n_reg_0(ursp_ready),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID1__0(gmem_AWVALID1__0),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0] (AWREADY_Dummy),
        .mem_reg({strb_buf,WDATA_Dummy}),
        .mem_reg_0(bus_write_n_116),
        .mem_reg_1(bus_write_n_18),
        .mem_reg_2(mem_reg),
        .need_wrsp(need_wrsp),
        .pop_2(pop_2),
        .push(push),
        .push_1(push_1),
        .\raddr_reg_reg[0] (pop),
        .resp_ready__1(resp_ready__1),
        .tmp_valid_reg_0(AWVALID_Dummy),
        .tmp_valid_reg_1(\rs_wreq/load_p2 ),
        .tmp_valid_reg_2(tmp_valid_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo
   (dout_vld_reg_0,
    gmem_AWREADY,
    empty_n_reg_0,
    push_0,
    S,
    Q,
    ap_rst_n_inv,
    dout_vld_reg_1,
    ap_clk,
    push,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[60] );
  output dout_vld_reg_0;
  output gmem_AWREADY;
  output empty_n_reg_0;
  output push_0;
  output [0:0]S;
  output [61:0]Q;
  input ap_rst_n_inv;
  input dout_vld_reg_1;
  input ap_clk;
  input push;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input [60:0]\dout_reg[60] ;

  wire [61:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [60:0]\dout_reg[60] ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2_n_0;
  wire gmem_AWREADY;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1__4_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[2]_i_2_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl U_fifo_srl
       (.Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .\dout_reg[0]_3 (dout_vld_reg_0),
        .\dout_reg[0]_4 (empty_n_reg_0),
        .\dout_reg[60]_0 (\dout_reg[60] ),
        .\dout_reg[64]_0 ({\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_i_2_n_0),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFAAFFFFFEFEFFAA)) 
    full_n_i_1
       (.I0(ap_rst_n_inv),
        .I1(empty_n_i_2_n_0),
        .I2(full_n_i_2_n_0),
        .I3(gmem_AWREADY),
        .I4(push),
        .I5(pop),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(gmem_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[3]_i_1 
       (.I0(push),
        .I1(\dout_reg[0] ),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_1 ),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_0),
        .I1(push),
        .I2(pop),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEFEFF000000)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE7EEE11118111)) 
    \raddr[2]_i_2 
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(pop),
        .I5(\raddr_reg_n_0_[2] ),
        .O(\raddr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[2]_i_1_n_0 ),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[2]_i_1_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[2]_i_1_n_0 ),
        .D(\raddr[2]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    gmem_WREADY,
    mem_reg,
    empty_n_reg_0,
    ap_rst_n_inv,
    dout_vld_reg_0,
    ap_clk,
    mem_reg_0,
    data_buf,
    mem_reg_1,
    mem_reg_2,
    push_1,
    \raddr_reg_reg[0] ,
    mOutPtr18_out,
    E);
  output WVALID_Dummy;
  output gmem_WREADY;
  output [71:0]mem_reg;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input ap_clk;
  input mem_reg_0;
  input data_buf;
  input mem_reg_1;
  input [63:0]mem_reg_2;
  input push_1;
  input \raddr_reg_reg[0] ;
  input mOutPtr18_out;
  input [0:0]E;

  wire [0:0]E;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_buf;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3_n_0;
  wire gmem_WREADY;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[6]_i_2_n_0 ;
  wire \mOutPtr[6]_i_3_n_0 ;
  wire \mOutPtr[6]_i_5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire [71:0]mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [63:0]mem_reg_2;
  wire push_1;
  wire [5:0]raddr;
  wire \raddr_reg_reg[0] ;
  wire [5:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_buf(data_buf),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(mem_reg_2),
        .push_1(push_1),
        .raddr(raddr),
        .\raddr_reg_reg[0]_0 (\raddr_reg_reg[0] ),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(\raddr_reg_reg[0] ),
        .I2(push_1),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(empty_n_i_3_n_0),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__1_n_0),
        .I2(gmem_WREADY),
        .I3(push_1),
        .I4(\raddr_reg_reg[0] ),
        .O(full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__1
       (.I0(full_n_i_3_n_0),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    full_n_i_3
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(gmem_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[6]_i_3_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[6]_i_5_n_0 ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr[6]_i_3_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[6]_i_5_n_0 ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[6]_i_3 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[6]_i_5 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[6]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \waddr[0]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    dout_vld_reg_0,
    full_n_reg_0,
    E,
    empty_n_reg_0,
    full_n_reg_1,
    push__0,
    resp_ready__1,
    push,
    Q,
    ap_clk,
    ap_rst_n_inv,
    dout_vld_reg_1,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    pop_2,
    need_wrsp);
  output \dout_reg[0] ;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [0:0]E;
  output empty_n_reg_0;
  output [0:0]full_n_reg_1;
  output push__0;
  output resp_ready__1;
  input push;
  input [0:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input dout_vld_reg_1;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input \dout_reg[0]_0 ;
  input [0:0]\dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input pop_2;
  input need_wrsp;

  wire [0:0]E;
  wire [0:0]Q;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_0;
  wire full_n_i_2__2_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_wrsp;
  wire pop;
  wire pop_2;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_0 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (raddr_reg),
        .\dout_reg[0]_2 (empty_n_reg_0),
        .\dout_reg[0]_3 (\dout_reg[0]_0 ),
        .\dout_reg[0]_4 (dout_vld_reg_0),
        .\dout_reg[0]_5 (\dout_reg[0]_1 ),
        .\dout_reg[0]_6 (\dout_reg[0]_2 ),
        .full_n_reg(full_n_reg_1),
        .full_n_reg_0(full_n_i_2__2_n_0),
        .\mOutPtr_reg[0] (full_n_reg_0),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_2 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .need_wrsp(need_wrsp),
        .pop(pop),
        .pop_2(pop_2),
        .push(push),
        .push__0(push__0),
        .\raddr_reg[0] (U_fifo_srl_n_4),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(U_fifo_srl_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(E),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_2 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1_1
   (\dout_reg[0] ,
    dout_vld_reg_0,
    full_n_reg_0,
    empty_n_reg_0,
    sel,
    ap_clk,
    ap_rst_n_inv,
    dout_vld_reg_1,
    full_n_reg_1,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \mOutPtr_reg[0]_0 ,
    Q,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 );
  output \dout_reg[0] ;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  input sel;
  input ap_clk;
  input ap_rst_n_inv;
  input dout_vld_reg_1;
  input full_n_reg_1;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;

  wire [0:0]Q;
  wire U_fifo_srl_n_2;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_0;
  wire full_n_i_2__7_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire \raddr[0]_i_1__3_n_0 ;
  wire \raddr[1]_i_1__2_n_0 ;
  wire \raddr[2]_i_1__2_n_0 ;
  wire \raddr[3]_i_1__1_n_0 ;
  wire \raddr[3]_i_2__1_n_0 ;
  wire [3:0]raddr_reg;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0_2 U_fifo_srl
       (.Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .\dout_reg[0]_3 (\dout_reg[0]_2 ),
        .\dout_reg[0]_4 (\dout_reg[0]_3 ),
        .\dout_reg[0]_5 (Q),
        .\dout_reg[0]_6 (dout_vld_reg_0),
        .\dout_reg[0]_7 (empty_n_reg_0),
        .full_n_reg(full_n_i_2__7_n_0),
        .full_n_reg_0(full_n_reg_1),
        .full_n_reg_1(full_n_reg_0),
        .pop(pop),
        .sel(sel));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__1 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__1 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(full_n_reg_1),
        .I5(full_n_reg_0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__0 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[1]_i_1__2_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[2]_i_1__2_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[3]_i_2__1_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized2
   (gmem_BVALID,
    full_n_reg_0,
    gmem_AWVALID1__0,
    empty_n_reg_0,
    ap_rst_n_inv,
    dout_vld_reg_0,
    ap_clk,
    push__0,
    pop_2,
    dout_vld_reg_1,
    E);
  output gmem_BVALID;
  output full_n_reg_0;
  output gmem_AWVALID1__0;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input ap_clk;
  input push__0;
  input pop_2;
  input [1:0]dout_vld_reg_1;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_reg_0;
  wire [1:0]dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_reg_0;
  wire gmem_AWVALID1__0;
  wire gmem_BVALID;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop_2;
  wire push__0;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(gmem_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_i_2__2_n_0),
        .I3(pop_2),
        .I4(push__0),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFAAFFFFFEFEFFAA)) 
    full_n_i_1__2
       (.I0(ap_rst_n_inv),
        .I1(empty_n_i_2__2_n_0),
        .I2(full_n_i_2__0_n_0),
        .I3(full_n_reg_0),
        .I4(push__0),
        .I5(pop_2),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__3 
       (.I0(pop_2),
        .I1(push__0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop_2),
        .I3(push__0),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop_2),
        .I4(push__0),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[3][0]_srl4_i_3 
       (.I0(dout_vld_reg_1[0]),
        .I1(dout_vld_reg_1[1]),
        .O(gmem_AWVALID1__0));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    full_n_reg_0,
    empty_n_reg_0,
    ap_rst_n_inv,
    dout_vld_reg_1,
    ap_clk,
    Q);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input dout_vld_reg_1;
  input ap_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_0),
        .I1(empty_n_i_3__0_n_0),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFAAFFFFEFAAEFAA)) 
    full_n_i_1__3
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__3_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_0),
        .O(full_n_i_1__3_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__3
       (.I0(full_n_i_3__0_n_0),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6696999999999999)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3_n_0 ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_5_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_0 ),
        .I5(\mOutPtr_reg_n_0_[8] ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[8]_i_4 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_0),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized4
   (dout_vld_reg_0,
    full_n_reg_0,
    ap_rst_n_inv_reg,
    \could_multi_bursts.sect_handling_reg ,
    \sect_len_buf_reg[7] ,
    full_n_reg_1,
    SR,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    E,
    \could_multi_bursts.sect_handling_reg_2 ,
    empty_n_reg_0,
    ap_rst_n_inv_reg_0,
    next_burst,
    data_buf,
    dout_vld_reg_1,
    dout_vld_reg_2,
    \could_multi_bursts.sect_handling_reg_3 ,
    in,
    ap_rst_n_inv,
    dout_vld_reg_3,
    ap_clk,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    \mOutPtr_reg[0]_0 ,
    \sect_addr_buf_reg[3] ,
    CO,
    \start_addr_reg[63] ,
    Q,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \mOutPtr_reg[0]_3 ,
    \len_cnt_reg[0] ,
    \dout_reg[0] ,
    push_1,
    \mOutPtr_reg[0]_4 ,
    \could_multi_bursts.awlen_buf_reg[5] ,
    \could_multi_bursts.awlen_buf_reg[5]_0 ,
    sel);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output ap_rst_n_inv_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output \sect_len_buf_reg[7] ;
  output full_n_reg_1;
  output [0:0]SR;
  output [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output [0:0]E;
  output \could_multi_bursts.sect_handling_reg_2 ;
  output empty_n_reg_0;
  output [0:0]ap_rst_n_inv_reg_0;
  output next_burst;
  output data_buf;
  output [0:0]dout_vld_reg_1;
  output dout_vld_reg_2;
  output [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  output [5:0]in;
  input ap_rst_n_inv;
  input dout_vld_reg_3;
  input ap_clk;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input \mOutPtr_reg[0]_0 ;
  input \sect_addr_buf_reg[3] ;
  input [0:0]CO;
  input [0:0]\start_addr_reg[63] ;
  input [0:0]Q;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input \mOutPtr_reg[0]_3 ;
  input [0:0]\len_cnt_reg[0] ;
  input [7:0]\dout_reg[0] ;
  input push_1;
  input \mOutPtr_reg[0]_4 ;
  input [8:0]\could_multi_bursts.awlen_buf_reg[5] ;
  input [2:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  input sel;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire [0:0]ap_rst_n_inv_reg_0;
  wire [8:0]\could_multi_bursts.awlen_buf_reg[5] ;
  wire [2:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  wire data_buf;
  wire [7:0]\dout_reg[0] ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_reg_0;
  wire full_n_i_2__4_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [5:0]in;
  wire [0:0]\len_cnt_reg[0] ;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[0]_3 ;
  wire \mOutPtr_reg[0]_4 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire next_burst;
  wire pop;
  wire push_1;
  wire raddr17_in__1;
  wire \raddr[0]_i_1__0_n_0 ;
  wire [3:0]raddr_reg;
  wire \sect_addr_buf_reg[3] ;
  wire \sect_len_buf_reg[7] ;
  wire sel;
  wire [0:0]\start_addr_reg[63] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.D({U_fifo_srl_n_4,U_fifo_srl_n_5,U_fifo_srl_n_6}),
        .E(U_fifo_srl_n_2),
        .Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_0),
        .ap_rst_n_inv_reg_0(ap_rst_n_inv_reg_0),
        .\could_multi_bursts.awlen_buf_reg[5] (\could_multi_bursts.awlen_buf_reg[5] ),
        .\could_multi_bursts.awlen_buf_reg[5]_0 (\could_multi_bursts.awlen_buf_reg[5]_0 ),
        .\dout_reg[0]_0 (empty_n_reg_0),
        .\dout_reg[0]_1 (dout_vld_reg_0),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .\dout_reg[0]_3 (mem_reg),
        .\dout_reg[0]_4 (mem_reg_0),
        .\dout_reg[0]_5 (mem_reg_1),
        .empty_n_reg(U_fifo_srl_n_3),
        .full_n_reg(full_n_i_2__4_n_0),
        .in(in),
        .\len_cnt_reg[0] (\len_cnt_reg[0] ),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_2 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_3 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .next_burst(next_burst),
        .pop(pop),
        .raddr17_in__1(raddr17_in__1),
        .\raddr_reg[0] (full_n_reg_1),
        .\raddr_reg[0]_0 (full_n_reg_0),
        .\sect_len_buf_reg[7] (\sect_len_buf_reg[7] ),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .I4(ap_rst_n_inv),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_3 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_2 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_3),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[6]_i_1 
       (.I0(push_1),
        .I1(dout_vld_reg_0),
        .I2(mem_reg_0),
        .I3(mem_reg_1),
        .I4(mem_reg),
        .I5(\mOutPtr_reg[0]_4 ),
        .O(dout_vld_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFFF8808)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(dout_vld_reg_0),
        .I2(mem_reg_0),
        .I3(mem_reg_1),
        .I4(ap_rst_n_inv),
        .O(data_buf));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    mem_reg_i_3
       (.I0(ap_rst_n_inv),
        .I1(mem_reg),
        .I2(dout_vld_reg_0),
        .I3(mem_reg_0),
        .I4(mem_reg_1),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__1));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_4),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[5]_i_4 
       (.I0(dout_vld_reg_0),
        .I1(mem_reg_0),
        .I2(mem_reg_1),
        .I3(mem_reg),
        .I4(\mOutPtr_reg[0]_4 ),
        .O(dout_vld_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008F00)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .I4(CO),
        .I5(ap_rst_n_inv),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \sect_cnt[51]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .I4(\could_multi_bursts.sect_handling_reg_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[8]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h8FFF00FF00000000)) 
    \start_addr[63]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7000FF00)) 
    wreq_handling_i_1
       (.I0(\sect_len_buf_reg[7] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized5
   (dout_vld_reg_0,
    full_n_reg_0,
    sel,
    empty_n_reg_0,
    req_en1,
    \dout_reg[69] ,
    ap_rst_n_inv,
    dout_vld_reg_1,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[3] ,
    \dout_reg[3]_0 ,
    Q,
    \dout_reg[69]_0 );
  output dout_vld_reg_0;
  output full_n_reg_0;
  output sel;
  output empty_n_reg_0;
  output req_en1;
  output [66:0]\dout_reg[69] ;
  input ap_rst_n_inv;
  input dout_vld_reg_1;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[3] ;
  input \dout_reg[3]_0 ;
  input [5:0]Q;
  input [66:0]\dout_reg[69]_0 ;

  wire [5:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[3] ;
  wire \dout_reg[3]_0 ;
  wire [66:0]\dout_reg[69] ;
  wire [66:0]\dout_reg[69]_0 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire pop;
  wire push;
  wire raddr17_in__2;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en1;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .\dout_reg[3]_0 (\dout_reg[3]_0 ),
        .\dout_reg[3]_1 (\dout_reg[3] ),
        .\dout_reg[3]_2 (dout_vld_reg_0),
        .\dout_reg[3]_3 (empty_n_reg_0),
        .\dout_reg[69]_0 (\dout_reg[69] ),
        .\dout_reg[69]_1 (\dout_reg[69]_0 ),
        .\dout_reg[69]_2 (raddr_reg),
        .pop(pop),
        .push(push),
        .req_en1(req_en1),
        .sel(sel));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__5
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__5_n_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__6 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__4 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .I4(\dout_reg[3] ),
        .I5(\dout_reg[3]_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr17_in__2),
        .I1(empty_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__2));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[3]_i_2__2_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized6
   (dout_vld_reg_0,
    full_n_reg_0,
    S,
    \dout_reg[72] ,
    E,
    s_ready_t_reg,
    dout_vld_reg_1,
    m_axi_gmem_WREADY_0,
    \last_cnt_reg[1] ,
    m_axi_gmem_WVALID,
    data_en__5,
    empty_n_reg_0,
    \dout_reg[72]_0 ,
    ap_rst_n_inv_reg,
    ap_rst_n_inv,
    dout_vld_reg_2,
    ap_clk,
    Q,
    p_7_in,
    in,
    \len_cnt_reg[7] ,
    \len_cnt_reg[7]_0 ,
    \len_cnt_reg[7]_1 ,
    \data_p2_reg[69] ,
    \data_p2_reg[69]_0 ,
    m_axi_gmem_WREADY,
    req_en1,
    \dout_reg[0] ,
    mem_reg);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [0:0]S;
  output [72:0]\dout_reg[72] ;
  output [0:0]E;
  output [0:0]s_ready_t_reg;
  output dout_vld_reg_1;
  output m_axi_gmem_WREADY_0;
  output \last_cnt_reg[1] ;
  output m_axi_gmem_WVALID;
  output data_en__5;
  output empty_n_reg_0;
  output [0:0]\dout_reg[72]_0 ;
  output ap_rst_n_inv_reg;
  input ap_rst_n_inv;
  input dout_vld_reg_2;
  input ap_clk;
  input [6:0]Q;
  input p_7_in;
  input [72:0]in;
  input \len_cnt_reg[7] ;
  input \len_cnt_reg[7]_0 ;
  input \len_cnt_reg[7]_1 ;
  input \data_p2_reg[69] ;
  input \data_p2_reg[69]_0 ;
  input m_axi_gmem_WREADY;
  input req_en1;
  input \dout_reg[0] ;
  input mem_reg;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire data_en__5;
  wire \data_p2_reg[69] ;
  wire \data_p2_reg[69]_0 ;
  wire \dout_reg[0] ;
  wire [72:0]\dout_reg[72] ;
  wire [0:0]\dout_reg[72]_0 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire [72:0]in;
  wire \last_cnt_reg[1] ;
  wire \len_cnt_reg[7] ;
  wire \len_cnt_reg[7]_0 ;
  wire \len_cnt_reg[7]_1 ;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[6]_i_1__1_n_0 ;
  wire \mOutPtr[6]_i_2__0_n_0 ;
  wire \mOutPtr[6]_i_3__0_n_0 ;
  wire \mOutPtr[6]_i_4__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WREADY_0;
  wire m_axi_gmem_WVALID;
  wire m_axi_gmem_WVALID_INST_0_i_2_n_0;
  wire mem_reg;
  wire p_12_in;
  wire p_7_in;
  wire pop;
  wire push;
  wire raddr17_in__3;
  wire \raddr[0]_i_1__2_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__4_n_0 ;
  wire \raddr[3]_i_1__3_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[5]_i_2_n_0 ;
  wire \raddr[5]_i_4_n_0 ;
  wire [5:0]raddr_reg;
  wire req_en1;
  wire [0:0]s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[69] (\data_p2_reg[69] ),
        .\data_p2_reg[69]_0 (\data_p2_reg[69]_0 ),
        .\dout_reg[0]_0 (dout_vld_reg_0),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[0]_2 (empty_n_reg_0),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[72]_1 (\dout_reg[72]_0 ),
        .\dout_reg[72]_2 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_1),
        .in(in),
        .\last_cnt_reg[0] (full_n_reg_0),
        .\last_cnt_reg[0]_0 (\len_cnt_reg[7] ),
        .\last_cnt_reg[1] (\last_cnt_reg[1] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(m_axi_gmem_WREADY_0),
        .p_7_in(p_7_in),
        .pop(pop),
        .push(push),
        .req_en1(req_en1),
        .s_ready_t_reg(s_ready_t_reg));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_2),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__6
       (.I0(empty_n_i_3__1_n_0),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__6
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__6_n_0),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__6_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__6
       (.I0(full_n_i_3__1_n_0),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__6_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\len_cnt_reg[7] ),
        .I2(\len_cnt_reg[7]_0 ),
        .I3(\len_cnt_reg[7]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__7 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_2__3 
       (.I0(push),
        .I1(pop),
        .O(p_12_in));
  LUT5 #(
    .INIT(32'h8ABA7545)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr[6]_i_3__0_n_0 ),
        .I1(pop),
        .I2(push),
        .I3(\mOutPtr[6]_i_4__0_n_0 ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[6]_i_1__1 
       (.I0(push),
        .I1(pop),
        .O(\mOutPtr[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hE5EEEFEE1A111011)) 
    \mOutPtr[6]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr[6]_i_3__0_n_0 ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr[6]_i_4__0_n_0 ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[6]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[6]_i_4__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[6]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__1_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__1_n_0 ),
        .D(\mOutPtr[6]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(\dout_reg[0] ),
        .I1(dout_vld_reg_0),
        .I2(data_en__5),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(m_axi_gmem_WVALID_INST_0_i_2_n_0),
        .I5(Q[4]),
        .O(data_en__5));
  LUT2 #(
    .INIT(4'hE)) 
    m_axi_gmem_WVALID_INST_0_i_2
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(m_axi_gmem_WVALID_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hEEAEEEEEAEAEAEAE)) 
    mem_reg_i_1
       (.I0(ap_rst_n_inv),
        .I1(mem_reg),
        .I2(\len_cnt_reg[7]_1 ),
        .I3(full_n_reg_0),
        .I4(\len_cnt_reg[7] ),
        .I5(\len_cnt_reg[7]_0 ),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(push),
        .I3(pop),
        .I4(raddr_reg[1]),
        .O(\raddr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__4 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_1__3 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \raddr[4]_i_1 
       (.I0(raddr_reg[2]),
        .I1(\raddr[5]_i_4_n_0 ),
        .I2(raddr_reg[4]),
        .I3(raddr_reg[3]),
        .O(\raddr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \raddr[5]_i_1 
       (.I0(raddr17_in__3),
        .I1(empty_n_reg_0),
        .I2(push),
        .I3(pop),
        .O(\raddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \raddr[5]_i_2 
       (.I0(raddr_reg[2]),
        .I1(\raddr[5]_i_4_n_0 ),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[5]),
        .I4(raddr_reg[4]),
        .O(\raddr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \raddr[5]_i_3 
       (.I0(raddr_reg[4]),
        .I1(raddr_reg[5]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[1]),
        .O(raddr17_in__3));
  LUT6 #(
    .INIT(64'h5555D55544445444)) 
    \raddr[5]_i_4 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[2]_i_1__4_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[3]_i_1__3_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[5]_i_2_n_0 ),
        .Q(raddr_reg[5]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_load
   (dout_vld_reg,
    full_n_reg,
    empty_n_reg,
    ap_rst_n_inv,
    dout_vld_reg_0,
    ap_clk,
    Q);
  output dout_vld_reg;
  output full_n_reg;
  output empty_n_reg;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input ap_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_mem
   (mem_reg_0,
    rnext,
    ap_clk,
    mem_reg_1,
    data_buf,
    ap_rst_n_inv,
    mem_reg_2,
    Q,
    mem_reg_3,
    push_1,
    raddr,
    \raddr_reg_reg[0]_0 );
  output [71:0]mem_reg_0;
  output [5:0]rnext;
  input ap_clk;
  input mem_reg_1;
  input data_buf;
  input ap_rst_n_inv;
  input mem_reg_2;
  input [5:0]Q;
  input [63:0]mem_reg_3;
  input push_1;
  input [5:0]raddr;
  input \raddr_reg_reg[0]_0 ;

  wire [5:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_buf;
  wire [71:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [63:0]mem_reg_3;
  wire push_1;
  wire [5:0]raddr;
  wire [5:0]raddr_reg;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[5]_i_3_n_0 ;
  wire \raddr_reg_reg[0]_0 ;
  wire [5:0]rnext;
  wire NLW_mem_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4536" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "448" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[31:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[31:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[3:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DINADIN(mem_reg_3[31:0]),
        .DINBDIN(mem_reg_3[63:32]),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(mem_reg_0[31:0]),
        .DOUTBDOUT(mem_reg_0[63:32]),
        .DOUTPADOUTP(mem_reg_0[67:64]),
        .DOUTPBDOUTP(mem_reg_0[71:68]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(mem_reg_1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(data_buf),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_2),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({push_1,push_1,push_1,push_1,push_1,push_1,push_1,push_1}));
  LUT3 #(
    .INIT(8'h38)) 
    \raddr_reg[0]_i_1 
       (.I0(\raddr_reg[5]_i_3_n_0 ),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg[5]_i_3_n_0 ),
        .I1(raddr[0]),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg[5]_i_3_n_0 ),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg[5]_i_3_n_0 ),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[5]_i_3_n_0 ),
        .I1(\raddr_reg[5]_i_2_n_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr[4]),
        .I1(\raddr_reg[5]_i_2_n_0 ),
        .I2(\raddr_reg[5]_i_3_n_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[5]),
        .O(rnext[5]));
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \raddr_reg[5]_i_3 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(\raddr_reg[5]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_read
   (s_ready_t_reg,
    \FSM_sequential_state_reg[1] ,
    Q,
    ap_rst_n_inv,
    s_ready_t_reg_0,
    ap_clk,
    \FSM_sequential_state_reg[1]_0 ,
    m_axi_gmem_RVALID);
  output s_ready_t_reg;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output [0:0]Q;
  input ap_rst_n_inv;
  input s_ready_t_reg_0;
  input ap_clk;
  input \FSM_sequential_state_reg[1]_0 ;
  input m_axi_gmem_RVALID;

  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem_RVALID;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state_reg[1]_0 ),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    S,
    \FSM_sequential_state_reg[1]_0 ,
    \state_reg[0]_0 ,
    D,
    \data_p1_reg[95]_0 ,
    \data_p1_reg[63]_0 ,
    ap_rst_n_inv,
    s_ready_t_reg_1,
    ap_clk,
    Q,
    last_sect_buf_reg,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[1]_2 ,
    sect_cnt0,
    \data_p2_reg[68]_0 ,
    \end_addr_reg[10] ,
    \end_addr_reg[18] ,
    \end_addr_reg[26] ,
    \end_addr_reg[34] ,
    \data_p2_reg[3]_0 );
  output s_ready_t_reg_0;
  output [1:0]S;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output [0:0]\state_reg[0]_0 ;
  output [51:0]D;
  output [62:0]\data_p1_reg[95]_0 ;
  output [60:0]\data_p1_reg[63]_0 ;
  input ap_rst_n_inv;
  input s_ready_t_reg_1;
  input ap_clk;
  input [3:0]Q;
  input [4:0]last_sect_buf_reg;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[1]_2 ;
  input [50:0]sect_cnt0;
  input [62:0]\data_p2_reg[68]_0 ;
  input [7:0]\end_addr_reg[10] ;
  input [7:0]\end_addr_reg[18] ;
  input [7:0]\end_addr_reg[26] ;
  input [4:0]\end_addr_reg[34] ;
  input [0:0]\data_p2_reg[3]_0 ;

  wire [51:0]D;
  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire [3:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [60:0]\data_p1_reg[63]_0 ;
  wire [62:0]\data_p1_reg[95]_0 ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire [62:0]\data_p2_reg[68]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire [7:0]\end_addr_reg[10] ;
  wire \end_addr_reg[10]_i_1_n_0 ;
  wire \end_addr_reg[10]_i_1_n_1 ;
  wire \end_addr_reg[10]_i_1_n_2 ;
  wire \end_addr_reg[10]_i_1_n_3 ;
  wire \end_addr_reg[10]_i_1_n_4 ;
  wire \end_addr_reg[10]_i_1_n_5 ;
  wire \end_addr_reg[10]_i_1_n_6 ;
  wire \end_addr_reg[10]_i_1_n_7 ;
  wire [7:0]\end_addr_reg[18] ;
  wire \end_addr_reg[18]_i_1_n_0 ;
  wire \end_addr_reg[18]_i_1_n_1 ;
  wire \end_addr_reg[18]_i_1_n_2 ;
  wire \end_addr_reg[18]_i_1_n_3 ;
  wire \end_addr_reg[18]_i_1_n_4 ;
  wire \end_addr_reg[18]_i_1_n_5 ;
  wire \end_addr_reg[18]_i_1_n_6 ;
  wire \end_addr_reg[18]_i_1_n_7 ;
  wire [7:0]\end_addr_reg[26] ;
  wire \end_addr_reg[26]_i_1_n_0 ;
  wire \end_addr_reg[26]_i_1_n_1 ;
  wire \end_addr_reg[26]_i_1_n_2 ;
  wire \end_addr_reg[26]_i_1_n_3 ;
  wire \end_addr_reg[26]_i_1_n_4 ;
  wire \end_addr_reg[26]_i_1_n_5 ;
  wire \end_addr_reg[26]_i_1_n_6 ;
  wire \end_addr_reg[26]_i_1_n_7 ;
  wire [4:0]\end_addr_reg[34] ;
  wire \end_addr_reg[34]_i_1_n_0 ;
  wire \end_addr_reg[34]_i_1_n_1 ;
  wire \end_addr_reg[34]_i_1_n_2 ;
  wire \end_addr_reg[34]_i_1_n_3 ;
  wire \end_addr_reg[34]_i_1_n_4 ;
  wire \end_addr_reg[34]_i_1_n_5 ;
  wire \end_addr_reg[34]_i_1_n_6 ;
  wire \end_addr_reg[34]_i_1_n_7 ;
  wire \end_addr_reg[42]_i_1_n_0 ;
  wire \end_addr_reg[42]_i_1_n_1 ;
  wire \end_addr_reg[42]_i_1_n_2 ;
  wire \end_addr_reg[42]_i_1_n_3 ;
  wire \end_addr_reg[42]_i_1_n_4 ;
  wire \end_addr_reg[42]_i_1_n_5 ;
  wire \end_addr_reg[42]_i_1_n_6 ;
  wire \end_addr_reg[42]_i_1_n_7 ;
  wire \end_addr_reg[50]_i_1_n_0 ;
  wire \end_addr_reg[50]_i_1_n_1 ;
  wire \end_addr_reg[50]_i_1_n_2 ;
  wire \end_addr_reg[50]_i_1_n_3 ;
  wire \end_addr_reg[50]_i_1_n_4 ;
  wire \end_addr_reg[50]_i_1_n_5 ;
  wire \end_addr_reg[50]_i_1_n_6 ;
  wire \end_addr_reg[50]_i_1_n_7 ;
  wire \end_addr_reg[58]_i_1_n_0 ;
  wire \end_addr_reg[58]_i_1_n_1 ;
  wire \end_addr_reg[58]_i_1_n_2 ;
  wire \end_addr_reg[58]_i_1_n_3 ;
  wire \end_addr_reg[58]_i_1_n_4 ;
  wire \end_addr_reg[58]_i_1_n_5 ;
  wire \end_addr_reg[58]_i_1_n_6 ;
  wire \end_addr_reg[58]_i_1_n_7 ;
  wire \end_addr_reg[63]_i_1_n_4 ;
  wire \end_addr_reg[63]_i_1_n_5 ;
  wire \end_addr_reg[63]_i_1_n_6 ;
  wire \end_addr_reg[63]_i_1_n_7 ;
  wire [4:0]last_sect_buf_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [0:0]\state_reg[0]_0 ;
  wire [7:4]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(\FSM_sequential_state_reg[1]_0 [0]),
        .I3(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\FSM_sequential_state_reg[1]_0 [0]),
        .I4(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(\FSM_sequential_state_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(\FSM_sequential_state_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [7]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [8]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [9]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [10]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [11]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [12]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [13]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [14]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [15]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [16]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [17]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [18]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [19]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [20]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [21]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [22]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [23]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [24]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [25]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [26]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [27]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [28]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [29]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [30]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [31]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [32]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [33]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [34]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [35]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [36]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [0]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [37]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [38]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [39]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [40]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [41]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [42]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [43]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [44]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [45]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [46]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [1]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [47]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [48]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [49]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [50]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [51]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [52]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [53]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [54]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [55]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [56]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [2]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [57]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [58]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [59]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [60]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [61]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [3]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [4]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [5]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_2 ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [62]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[68]_0 [6]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [7]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [8]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [9]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [10]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [11]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [12]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [13]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [14]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [15]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [16]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [17]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [18]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [19]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [20]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [21]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [22]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [23]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [24]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [25]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [26]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [27]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [28]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [29]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [30]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [31]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [32]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [33]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [34]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [35]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [36]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [0]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [37]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [38]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [39]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [40]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [41]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [42]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [43]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [44]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [45]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [46]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [1]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [47]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [48]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [49]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [50]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [51]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [52]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [53]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [54]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [55]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [56]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [2]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [57]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [58]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [59]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [60]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [61]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [62]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [3]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [4]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [5]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[68]_0 [6]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[10]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[10]_i_1_n_0 ,\end_addr_reg[10]_i_1_n_1 ,\end_addr_reg[10]_i_1_n_2 ,\end_addr_reg[10]_i_1_n_3 ,\end_addr_reg[10]_i_1_n_4 ,\end_addr_reg[10]_i_1_n_5 ,\end_addr_reg[10]_i_1_n_6 ,\end_addr_reg[10]_i_1_n_7 }),
        .DI(\data_p1_reg[95]_0 [7:0]),
        .O(\data_p1_reg[63]_0 [7:0]),
        .S(\end_addr_reg[10] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[18]_i_1 
       (.CI(\end_addr_reg[10]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[18]_i_1_n_0 ,\end_addr_reg[18]_i_1_n_1 ,\end_addr_reg[18]_i_1_n_2 ,\end_addr_reg[18]_i_1_n_3 ,\end_addr_reg[18]_i_1_n_4 ,\end_addr_reg[18]_i_1_n_5 ,\end_addr_reg[18]_i_1_n_6 ,\end_addr_reg[18]_i_1_n_7 }),
        .DI(\data_p1_reg[95]_0 [15:8]),
        .O(\data_p1_reg[63]_0 [15:8]),
        .S(\end_addr_reg[18] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[26]_i_1 
       (.CI(\end_addr_reg[18]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[26]_i_1_n_0 ,\end_addr_reg[26]_i_1_n_1 ,\end_addr_reg[26]_i_1_n_2 ,\end_addr_reg[26]_i_1_n_3 ,\end_addr_reg[26]_i_1_n_4 ,\end_addr_reg[26]_i_1_n_5 ,\end_addr_reg[26]_i_1_n_6 ,\end_addr_reg[26]_i_1_n_7 }),
        .DI(\data_p1_reg[95]_0 [23:16]),
        .O(\data_p1_reg[63]_0 [23:16]),
        .S(\end_addr_reg[26] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[34]_i_1 
       (.CI(\end_addr_reg[26]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[34]_i_1_n_0 ,\end_addr_reg[34]_i_1_n_1 ,\end_addr_reg[34]_i_1_n_2 ,\end_addr_reg[34]_i_1_n_3 ,\end_addr_reg[34]_i_1_n_4 ,\end_addr_reg[34]_i_1_n_5 ,\end_addr_reg[34]_i_1_n_6 ,\end_addr_reg[34]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\data_p1_reg[95]_0 [28:24]}),
        .O(\data_p1_reg[63]_0 [31:24]),
        .S({\data_p1_reg[95]_0 [31:29],\end_addr_reg[34] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[42]_i_1 
       (.CI(\end_addr_reg[34]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[42]_i_1_n_0 ,\end_addr_reg[42]_i_1_n_1 ,\end_addr_reg[42]_i_1_n_2 ,\end_addr_reg[42]_i_1_n_3 ,\end_addr_reg[42]_i_1_n_4 ,\end_addr_reg[42]_i_1_n_5 ,\end_addr_reg[42]_i_1_n_6 ,\end_addr_reg[42]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:32]),
        .S(\data_p1_reg[95]_0 [39:32]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[50]_i_1 
       (.CI(\end_addr_reg[42]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[50]_i_1_n_0 ,\end_addr_reg[50]_i_1_n_1 ,\end_addr_reg[50]_i_1_n_2 ,\end_addr_reg[50]_i_1_n_3 ,\end_addr_reg[50]_i_1_n_4 ,\end_addr_reg[50]_i_1_n_5 ,\end_addr_reg[50]_i_1_n_6 ,\end_addr_reg[50]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:40]),
        .S(\data_p1_reg[95]_0 [47:40]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[58]_i_1 
       (.CI(\end_addr_reg[50]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[58]_i_1_n_0 ,\end_addr_reg[58]_i_1_n_1 ,\end_addr_reg[58]_i_1_n_2 ,\end_addr_reg[58]_i_1_n_3 ,\end_addr_reg[58]_i_1_n_4 ,\end_addr_reg[58]_i_1_n_5 ,\end_addr_reg[58]_i_1_n_6 ,\end_addr_reg[58]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:48]),
        .S(\data_p1_reg[95]_0 [55:48]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[58]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [7:4],\end_addr_reg[63]_i_1_n_4 ,\end_addr_reg[63]_i_1_n_5 ,\end_addr_reg[63]_i_1_n_6 ,\end_addr_reg[63]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [7:5],\data_p1_reg[63]_0 [60:56]}),
        .S({1'b0,1'b0,1'b0,\data_p1_reg[95]_0 [60:56]}));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1
       (.I0(Q[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(Q[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(Q[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(Q[2]),
        .O(S[0]));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_1),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [9]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[1]_2 ),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    Q,
    m_axi_gmem_AWVALID,
    \data_p1_reg[69]_0 ,
    ap_rst_n_inv,
    s_ready_t_reg_1,
    ap_clk,
    \state_reg[0]_0 ,
    m_axi_gmem_AWREADY,
    D,
    E);
  output s_ready_t_reg_0;
  output [1:0]Q;
  output m_axi_gmem_AWVALID;
  output [66:0]\data_p1_reg[69]_0 ;
  input ap_rst_n_inv;
  input s_ready_t_reg_1;
  input ap_clk;
  input \state_reg[0]_0 ;
  input m_axi_gmem_AWREADY;
  input [66:0]D;
  input [0:0]E;

  wire [66:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [66:0]\data_p1_reg[69]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\state_reg[0]_0 ),
        .I1(m_axi_gmem_AWREADY),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_AWREADY),
        .I2(\state_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[7]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[8]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[9]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[10]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[11]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[12]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[13]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[14]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[15]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[16]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[17]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[18]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[19]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[20]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[21]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[22]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[23]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[24]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[25]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[26]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[27]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[28]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[29]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[30]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[31]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[32]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[33]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[34]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[35]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[36]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[0]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[37]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[38]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[39]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[40]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[41]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[42]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[43]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[44]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[45]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[46]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[1]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[47]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[48]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[49]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[50]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[51]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[52]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[53]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[54]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[55]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[56]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[2]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[57]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[58]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[59]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2E02)) 
    \data_p1[63]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[60]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[61]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[62]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[63]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[64]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[65]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[66]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[3]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[4]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[5]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[6]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[69]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[69]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[69]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[69]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(\data_p1_reg[69]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(\data_p1_reg[69]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(D[66]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_1),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(m_axi_gmem_AWREADY),
        .I3(\state_reg[0]_0 ),
        .I4(m_axi_gmem_AWVALID),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(m_axi_gmem_AWVALID),
        .I1(state),
        .I2(m_axi_gmem_AWREADY),
        .I3(\state_reg[0]_0 ),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(m_axi_gmem_AWVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    \FSM_sequential_state_reg[1]_0 ,
    ap_rst_n_inv,
    s_ready_t_reg_1,
    ap_clk,
    \state_reg[1]_0 ,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  input ap_rst_n_inv;
  input s_ready_t_reg_1;
  input ap_clk;
  input \state_reg[1]_0 ;
  input m_axi_gmem_BVALID;

  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire \state_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(m_axi_gmem_BVALID),
        .I1(\state_reg[1]_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 [0]),
        .I3(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(\state_reg[1]_0 ),
        .I2(m_axi_gmem_BVALID),
        .I3(\FSM_sequential_state_reg[1]_0 [0]),
        .I4(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(\FSM_sequential_state_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(\FSM_sequential_state_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_1),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(\state_reg[1]_0 ),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(\state_reg[1]_0 ),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    \FSM_sequential_state_reg[1]_0 ,
    Q,
    ap_rst_n_inv,
    s_ready_t_reg_1,
    ap_clk,
    \FSM_sequential_state_reg[1]_1 ,
    m_axi_gmem_RVALID);
  output s_ready_t_reg_0;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output [0:0]Q;
  input ap_rst_n_inv;
  input s_ready_t_reg_1;
  input ap_clk;
  input \FSM_sequential_state_reg[1]_1 ;
  input m_axi_gmem_RVALID;

  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(\FSM_sequential_state_reg[1]_0 [0]),
        .I3(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(\FSM_sequential_state_reg[1]_0 [1]),
        .I2(\FSM_sequential_state_reg[1]_0 [0]),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(\FSM_sequential_state_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(\FSM_sequential_state_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_1),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(\FSM_sequential_state_reg[1]_1 ),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(\FSM_sequential_state_reg[1]_1 ),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl
   (pop,
    push_0,
    S,
    Q,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    push,
    \dout_reg[60]_0 ,
    \dout_reg[64]_0 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output push_0;
  output [0:0]S;
  output [61:0]Q;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input push;
  input [60:0]\dout_reg[60]_0 ;
  input [1:0]\dout_reg[64]_0 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [61:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire [60:0]\dout_reg[60]_0 ;
  wire [1:0]\dout_reg[64]_0 ;
  wire \mem_reg[3][0]_srl4_n_0 ;
  wire \mem_reg[3][10]_srl4_n_0 ;
  wire \mem_reg[3][11]_srl4_n_0 ;
  wire \mem_reg[3][12]_srl4_n_0 ;
  wire \mem_reg[3][13]_srl4_n_0 ;
  wire \mem_reg[3][14]_srl4_n_0 ;
  wire \mem_reg[3][15]_srl4_n_0 ;
  wire \mem_reg[3][16]_srl4_n_0 ;
  wire \mem_reg[3][17]_srl4_n_0 ;
  wire \mem_reg[3][18]_srl4_n_0 ;
  wire \mem_reg[3][19]_srl4_n_0 ;
  wire \mem_reg[3][1]_srl4_n_0 ;
  wire \mem_reg[3][20]_srl4_n_0 ;
  wire \mem_reg[3][21]_srl4_n_0 ;
  wire \mem_reg[3][22]_srl4_n_0 ;
  wire \mem_reg[3][23]_srl4_n_0 ;
  wire \mem_reg[3][24]_srl4_n_0 ;
  wire \mem_reg[3][25]_srl4_n_0 ;
  wire \mem_reg[3][26]_srl4_n_0 ;
  wire \mem_reg[3][27]_srl4_n_0 ;
  wire \mem_reg[3][28]_srl4_n_0 ;
  wire \mem_reg[3][29]_srl4_n_0 ;
  wire \mem_reg[3][2]_srl4_n_0 ;
  wire \mem_reg[3][30]_srl4_n_0 ;
  wire \mem_reg[3][31]_srl4_n_0 ;
  wire \mem_reg[3][32]_srl4_n_0 ;
  wire \mem_reg[3][33]_srl4_n_0 ;
  wire \mem_reg[3][34]_srl4_n_0 ;
  wire \mem_reg[3][35]_srl4_n_0 ;
  wire \mem_reg[3][36]_srl4_n_0 ;
  wire \mem_reg[3][37]_srl4_n_0 ;
  wire \mem_reg[3][38]_srl4_n_0 ;
  wire \mem_reg[3][39]_srl4_n_0 ;
  wire \mem_reg[3][3]_srl4_n_0 ;
  wire \mem_reg[3][40]_srl4_n_0 ;
  wire \mem_reg[3][41]_srl4_n_0 ;
  wire \mem_reg[3][42]_srl4_n_0 ;
  wire \mem_reg[3][43]_srl4_n_0 ;
  wire \mem_reg[3][44]_srl4_n_0 ;
  wire \mem_reg[3][45]_srl4_n_0 ;
  wire \mem_reg[3][46]_srl4_n_0 ;
  wire \mem_reg[3][47]_srl4_n_0 ;
  wire \mem_reg[3][48]_srl4_n_0 ;
  wire \mem_reg[3][49]_srl4_n_0 ;
  wire \mem_reg[3][4]_srl4_n_0 ;
  wire \mem_reg[3][50]_srl4_n_0 ;
  wire \mem_reg[3][51]_srl4_n_0 ;
  wire \mem_reg[3][52]_srl4_n_0 ;
  wire \mem_reg[3][53]_srl4_n_0 ;
  wire \mem_reg[3][54]_srl4_n_0 ;
  wire \mem_reg[3][55]_srl4_n_0 ;
  wire \mem_reg[3][56]_srl4_n_0 ;
  wire \mem_reg[3][57]_srl4_n_0 ;
  wire \mem_reg[3][58]_srl4_n_0 ;
  wire \mem_reg[3][59]_srl4_n_0 ;
  wire \mem_reg[3][5]_srl4_n_0 ;
  wire \mem_reg[3][60]_srl4_n_0 ;
  wire \mem_reg[3][64]_srl4_n_0 ;
  wire \mem_reg[3][6]_srl4_n_0 ;
  wire \mem_reg[3][7]_srl4_n_0 ;
  wire \mem_reg[3][8]_srl4_n_0 ;
  wire \mem_reg[3][9]_srl4_n_0 ;
  wire pop;
  wire push;
  wire push_0;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[64]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_2 ),
        .I3(\dout_reg[0]_3 ),
        .I4(\dout_reg[0]_4 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_0 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_0 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_0 ),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_0 ),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_0 ),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_0 ),
        .Q(Q[36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_0 ),
        .Q(Q[37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_0 ),
        .Q(Q[38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_0 ),
        .Q(Q[39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_0 ),
        .Q(Q[40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_0 ),
        .Q(Q[41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_0 ),
        .Q(Q[42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_0 ),
        .Q(Q[43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_0 ),
        .Q(Q[44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_0 ),
        .Q(Q[45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_0 ),
        .Q(Q[46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_0 ),
        .Q(Q[47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_0 ),
        .Q(Q[48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_0 ),
        .Q(Q[49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_0 ),
        .Q(Q[50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_0 ),
        .Q(Q[51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_0 ),
        .Q(Q[52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_0 ),
        .Q(Q[53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_0 ),
        .Q(Q[54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_0 ),
        .Q(Q[55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_0 ),
        .Q(Q[56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_0 ),
        .Q(Q[57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_0 ),
        .Q(Q[58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_0 ),
        .Q(Q[59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_0 ),
        .Q(Q[60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_0 ),
        .Q(Q[61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\dout_reg[0]_2 ),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_3 ),
        .I3(\dout_reg[0]_0 ),
        .O(push_0));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [0]),
        .Q(\mem_reg[3][0]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [10]),
        .Q(\mem_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [11]),
        .Q(\mem_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [12]),
        .Q(\mem_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [13]),
        .Q(\mem_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [14]),
        .Q(\mem_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [15]),
        .Q(\mem_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [16]),
        .Q(\mem_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [17]),
        .Q(\mem_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [18]),
        .Q(\mem_reg[3][18]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [19]),
        .Q(\mem_reg[3][19]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [1]),
        .Q(\mem_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [20]),
        .Q(\mem_reg[3][20]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [21]),
        .Q(\mem_reg[3][21]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [22]),
        .Q(\mem_reg[3][22]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [23]),
        .Q(\mem_reg[3][23]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [24]),
        .Q(\mem_reg[3][24]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [25]),
        .Q(\mem_reg[3][25]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [26]),
        .Q(\mem_reg[3][26]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [27]),
        .Q(\mem_reg[3][27]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [28]),
        .Q(\mem_reg[3][28]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [29]),
        .Q(\mem_reg[3][29]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [2]),
        .Q(\mem_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [30]),
        .Q(\mem_reg[3][30]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [31]),
        .Q(\mem_reg[3][31]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [32]),
        .Q(\mem_reg[3][32]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [33]),
        .Q(\mem_reg[3][33]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [34]),
        .Q(\mem_reg[3][34]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [35]),
        .Q(\mem_reg[3][35]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [36]),
        .Q(\mem_reg[3][36]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [37]),
        .Q(\mem_reg[3][37]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [38]),
        .Q(\mem_reg[3][38]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [39]),
        .Q(\mem_reg[3][39]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [3]),
        .Q(\mem_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [40]),
        .Q(\mem_reg[3][40]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [41]),
        .Q(\mem_reg[3][41]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [42]),
        .Q(\mem_reg[3][42]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [43]),
        .Q(\mem_reg[3][43]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [44]),
        .Q(\mem_reg[3][44]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [45]),
        .Q(\mem_reg[3][45]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [46]),
        .Q(\mem_reg[3][46]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [47]),
        .Q(\mem_reg[3][47]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [48]),
        .Q(\mem_reg[3][48]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [49]),
        .Q(\mem_reg[3][49]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [4]),
        .Q(\mem_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [50]),
        .Q(\mem_reg[3][50]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [51]),
        .Q(\mem_reg[3][51]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [52]),
        .Q(\mem_reg[3][52]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [53]),
        .Q(\mem_reg[3][53]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [54]),
        .Q(\mem_reg[3][54]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [55]),
        .Q(\mem_reg[3][55]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [56]),
        .Q(\mem_reg[3][56]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [57]),
        .Q(\mem_reg[3][57]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [58]),
        .Q(\mem_reg[3][58]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [59]),
        .Q(\mem_reg[3][59]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [5]),
        .Q(\mem_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [60]),
        .Q(\mem_reg[3][60]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][64]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [6]),
        .Q(\mem_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [7]),
        .Q(\mem_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [8]),
        .Q(\mem_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[64]_0 [0]),
        .A1(\dout_reg[64]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[60]_0 [9]),
        .Q(\mem_reg[3][9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[61]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_inv_reg,
    s_ready_t_reg,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    full_n_reg,
    push__0,
    resp_ready__1,
    push,
    Q,
    \dout_reg[0]_1 ,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg_0,
    E,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \dout_reg[0]_2 ,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    \dout_reg[0]_5 ,
    \dout_reg[0]_6 ,
    pop_2,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_inv_reg;
  output [0:0]s_ready_t_reg;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output [0:0]full_n_reg;
  output push__0;
  output resp_ready__1;
  input push;
  input [0:0]Q;
  input [3:0]\dout_reg[0]_1 ;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg_0;
  input [0:0]E;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input \dout_reg[0]_2 ;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input [0:0]\dout_reg[0]_5 ;
  input \dout_reg[0]_6 ;
  input pop_2;
  input need_wrsp;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire \dout_reg[0]_0 ;
  wire [3:0]\dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire [0:0]\dout_reg[0]_5 ;
  wire \dout_reg[0]_6 ;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire pop_2;
  wire push;
  wire push__0;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire resp_ready__1;
  wire [0:0]s_ready_t_reg;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1 
       (.I0(\dout_reg[0]_3 ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_5 ),
        .I3(\dout_reg[0]_6 ),
        .I4(\dout_reg[0]_4 ),
        .I5(\dout_reg[0]_2 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg_0),
        .I2(E),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h77F7F7F788080808)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\dout_reg[0]_3 ),
        .I1(\dout_reg[0]_4 ),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_5 ),
        .I4(\dout_reg[0]_6 ),
        .I5(pop_2),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[3]_i_4 
       (.I0(\dout_reg[0]_3 ),
        .I1(\dout_reg[0]_4 ),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_5 ),
        .I4(\dout_reg[0]_6 ),
        .O(push__0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[4]_i_3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[0]_2 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(pop),
        .O(p_12_in));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[0]_1 [0]),
        .A1(\dout_reg[0]_1 [1]),
        .A2(\dout_reg[0]_1 [2]),
        .A3(\dout_reg[0]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(Q),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__0 
       (.I0(\dout_reg[0]_1 [0]),
        .I1(\dout_reg[0]_2 ),
        .I2(p_12_in),
        .I3(\dout_reg[0]_1 [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(\dout_reg[0]_2 ),
        .I2(\dout_reg[0]_1 [0]),
        .I3(\dout_reg[0]_1 [2]),
        .I4(\dout_reg[0]_1 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(\dout_reg[0]_1 [0]),
        .I1(\dout_reg[0]_1 [1]),
        .I2(\dout_reg[0]_1 [3]),
        .I3(\dout_reg[0]_1 [2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(\dout_reg[0]_1 [1]),
        .I1(p_12_in),
        .I2(\dout_reg[0]_2 ),
        .I3(\dout_reg[0]_1 [0]),
        .I4(\dout_reg[0]_1 [3]),
        .I5(\dout_reg[0]_1 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4 
       (.I0(p_12_in),
        .I1(\dout_reg[0]_2 ),
        .O(raddr113_out));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_3 ),
        .I2(\dout_reg[0]_6 ),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0_2
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_inv_reg,
    sel,
    Q,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg,
    full_n_reg_0,
    full_n_reg_1,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    \dout_reg[0]_5 ,
    \dout_reg[0]_6 ,
    \dout_reg[0]_7 );
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_inv_reg;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg;
  input full_n_reg_0;
  input full_n_reg_1;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input [0:0]\dout_reg[0]_5 ;
  input \dout_reg[0]_6 ;
  input \dout_reg[0]_7 ;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire aw2b_info;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire [0:0]\dout_reg[0]_5 ;
  wire \dout_reg[0]_6 ;
  wire \dout_reg[0]_7 ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire pop;
  wire sel;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__0 
       (.I0(\dout_reg[0]_3 ),
        .I1(\dout_reg[0]_4 ),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_5 ),
        .I4(\dout_reg[0]_6 ),
        .I5(\dout_reg[0]_7 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__7
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(pop),
        .O(ap_rst_n_inv_reg));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_2 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized2
   (ap_rst_n_inv_reg,
    pop,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[3] ,
    ap_rst_n_inv_reg_0,
    next_burst,
    in,
    \sect_len_buf_reg[7] ,
    ap_rst_n_inv,
    full_n_reg,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    raddr17_in__1,
    \dout_reg[0]_0 ,
    Q,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_1 ,
    \len_cnt_reg[0] ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    \dout_reg[0]_5 ,
    \could_multi_bursts.awlen_buf_reg[5] ,
    \could_multi_bursts.awlen_buf_reg[5]_0 ,
    sel,
    ap_clk);
  output ap_rst_n_inv_reg;
  output pop;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output [0:0]ap_rst_n_inv_reg_0;
  output next_burst;
  output [5:0]in;
  output \sect_len_buf_reg[7] ;
  input ap_rst_n_inv;
  input full_n_reg;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input raddr17_in__1;
  input \dout_reg[0]_0 ;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_1 ;
  input [0:0]\len_cnt_reg[0] ;
  input [7:0]\dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input \dout_reg[0]_5 ;
  input [8:0]\could_multi_bursts.awlen_buf_reg[5] ;
  input [2:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  input sel;
  input ap_clk;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire [0:0]ap_rst_n_inv_reg_0;
  wire [8:0]\could_multi_bursts.awlen_buf_reg[5] ;
  wire [2:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  wire \dout[5]_i_2_n_0 ;
  wire \dout[5]_i_3_n_0 ;
  wire \dout[5]_i_4_n_0 ;
  wire \dout[5]_i_5_n_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [7:0]\dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire \dout_reg[0]_5 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire \dout_reg_n_0_[4] ;
  wire \dout_reg_n_0_[5] ;
  wire [0:0]empty_n_reg;
  wire full_n_reg;
  wire [5:0]in;
  wire [0:0]\len_cnt_reg[0] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire next_burst;
  wire p_12_in;
  wire pop;
  wire raddr17_in__1;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire \sect_len_buf_reg[7] ;
  wire sel;

  LUT6 #(
    .INIT(64'h0002FFFF00000000)) 
    \dout[5]_i_1 
       (.I0(\dout[5]_i_2_n_0 ),
        .I1(\dout[5]_i_3_n_0 ),
        .I2(\dout[5]_i_4_n_0 ),
        .I3(\dout[5]_i_5_n_0 ),
        .I4(\dout_reg[0]_1 ),
        .I5(\dout_reg[0]_0 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[5]_i_2 
       (.I0(\dout_reg[0]_2 [7]),
        .I1(\dout_reg[0]_2 [6]),
        .I2(\dout_reg[0]_3 ),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[0]_4 ),
        .I5(\dout_reg[0]_5 ),
        .O(\dout[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[5]_i_3 
       (.I0(\dout_reg[0]_2 [5]),
        .I1(\dout_reg_n_0_[5] ),
        .I2(\dout_reg[0]_2 [2]),
        .I3(\dout_reg_n_0_[2] ),
        .O(\dout[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[5]_i_4 
       (.I0(\dout_reg[0]_2 [1]),
        .I1(\dout_reg_n_0_[1] ),
        .I2(\dout_reg[0]_2 [0]),
        .I3(\dout_reg_n_0_[0] ),
        .O(\dout[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[5]_i_5 
       (.I0(\dout_reg[0]_2 [4]),
        .I1(\dout_reg_n_0_[4] ),
        .I2(\dout_reg[0]_2 [3]),
        .I3(\dout_reg_n_0_[3] ),
        .O(\dout[5]_i_5_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__4
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .O(ap_rst_n_inv_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \len_cnt[7]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(next_burst),
        .O(ap_rst_n_inv_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \len_cnt[7]_i_4 
       (.I0(\len_cnt_reg[0] ),
        .I1(\dout_reg[0]_2 [6]),
        .I2(\dout_reg[0]_2 [7]),
        .I3(\dout[5]_i_3_n_0 ),
        .I4(\dout[5]_i_4_n_0 ),
        .I5(\dout[5]_i_5_n_0 ),
        .O(next_burst));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_2 ),
        .I4(\raddr_reg[0]_0 ),
        .I5(pop),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\raddr_reg[0]_0 ),
        .I1(\mOutPtr_reg[0]_2 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[0] ),
        .I5(pop),
        .O(p_12_in));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [7]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[5] [6]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[5] [8]),
        .O(\sect_len_buf_reg[7] ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][4]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [4]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[4]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][5]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [5]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__1 
       (.I0(Q[0]),
        .I1(\dout_reg[0]_0 ),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__1 
       (.I0(p_12_in),
        .I1(\dout_reg[0]_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr17_in__1),
        .I1(\dout_reg[0]_0 ),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(\dout_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized3
   (sel,
    pop,
    req_en1,
    push,
    \dout_reg[69]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[3]_0 ,
    \dout_reg[3]_1 ,
    \dout_reg[3]_2 ,
    \dout_reg[3]_3 ,
    Q,
    \dout_reg[69]_1 ,
    \dout_reg[69]_2 ,
    ap_clk,
    ap_rst_n_inv);
  output sel;
  output pop;
  output req_en1;
  output push;
  output [66:0]\dout_reg[69]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input \dout_reg[3]_0 ;
  input \dout_reg[3]_1 ;
  input \dout_reg[3]_2 ;
  input \dout_reg[3]_3 ;
  input [5:0]Q;
  input [66:0]\dout_reg[69]_1 ;
  input [3:0]\dout_reg[69]_2 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [5:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg[3]_3 ;
  wire [66:0]\dout_reg[69]_0 ;
  wire [66:0]\dout_reg[69]_1 ;
  wire [3:0]\dout_reg[69]_2 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][64]_srl15_n_0 ;
  wire \mem_reg[14][65]_srl15_n_0 ;
  wire \mem_reg[14][66]_srl15_n_0 ;
  wire \mem_reg[14][67]_srl15_n_0 ;
  wire \mem_reg[14][68]_srl15_n_0 ;
  wire \mem_reg[14][69]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;
  wire req_en1;
  wire sel;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[69]_i_1 
       (.I0(\dout_reg[3]_0 ),
        .I1(\dout_reg[3]_1 ),
        .I2(\dout_reg[3]_2 ),
        .I3(\dout_reg[3]_3 ),
        .O(pop));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dout[69]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(req_en1));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][68]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][69]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [6]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[0]_2 ),
        .I4(\dout_reg[0]_3 ),
        .O(sel));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [7]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [8]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [9]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [10]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [11]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [12]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [13]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [14]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [15]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [16]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [17]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [18]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [19]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [20]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [21]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [22]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [23]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [24]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [25]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [26]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [27]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [28]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [29]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [30]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [31]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [32]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [33]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [34]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [35]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [36]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [0]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][3]_srl15_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [37]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [38]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [39]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [40]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [41]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [42]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [43]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [44]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [45]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [46]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [1]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [47]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [48]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [49]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [50]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [51]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [52]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [53]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [54]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [55]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [56]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [2]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [57]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [58]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [59]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [60]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [61]),
        .Q(\mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [62]),
        .Q(\mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [63]),
        .Q(\mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [64]),
        .Q(\mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][68]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][68]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [65]),
        .Q(\mem_reg[14][68]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][69]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][69]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [66]),
        .Q(\mem_reg[14][69]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [3]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [4]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [5]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[69]_2 [0]),
        .A1(\dout_reg[69]_2 [1]),
        .A2(\dout_reg[69]_2 [2]),
        .A3(\dout_reg[69]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_1 [6]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized4
   (S,
    \dout_reg[72]_0 ,
    push,
    s_ready_t_reg,
    dout_vld_reg,
    m_axi_gmem_WREADY_0,
    \last_cnt_reg[1] ,
    pop,
    \dout_reg[72]_1 ,
    Q,
    \dout_reg[0]_0 ,
    p_7_in,
    in,
    \data_p2_reg[69] ,
    \data_p2_reg[69]_0 ,
    m_axi_gmem_WREADY,
    req_en1,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    \dout_reg[72]_2 ,
    ap_clk,
    ap_rst_n_inv);
  output [0:0]S;
  output [72:0]\dout_reg[72]_0 ;
  output push;
  output [0:0]s_ready_t_reg;
  output dout_vld_reg;
  output m_axi_gmem_WREADY_0;
  output \last_cnt_reg[1] ;
  output pop;
  output [0:0]\dout_reg[72]_1 ;
  input [6:0]Q;
  input \dout_reg[0]_0 ;
  input p_7_in;
  input [72:0]in;
  input \data_p2_reg[69] ;
  input \data_p2_reg[69]_0 ;
  input m_axi_gmem_WREADY;
  input req_en1;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [5:0]\dout_reg[72]_2 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [6:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p2_reg[69] ;
  wire \data_p2_reg[69]_0 ;
  wire \dout[63]_i_2_n_0 ;
  wire \dout[69]_i_3_n_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire [72:0]\dout_reg[72]_0 ;
  wire [0:0]\dout_reg[72]_1 ;
  wire [5:0]\dout_reg[72]_2 ;
  wire dout_vld_reg;
  wire [72:0]in;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire \last_cnt_reg[1] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WREADY_0;
  wire \mem_reg[62][0]_mux_n_0 ;
  wire \mem_reg[62][0]_srl32__0_n_0 ;
  wire \mem_reg[62][0]_srl32_n_0 ;
  wire \mem_reg[62][0]_srl32_n_1 ;
  wire \mem_reg[62][10]_mux_n_0 ;
  wire \mem_reg[62][10]_srl32__0_n_0 ;
  wire \mem_reg[62][10]_srl32_n_0 ;
  wire \mem_reg[62][10]_srl32_n_1 ;
  wire \mem_reg[62][11]_mux_n_0 ;
  wire \mem_reg[62][11]_srl32__0_n_0 ;
  wire \mem_reg[62][11]_srl32_n_0 ;
  wire \mem_reg[62][11]_srl32_n_1 ;
  wire \mem_reg[62][12]_mux_n_0 ;
  wire \mem_reg[62][12]_srl32__0_n_0 ;
  wire \mem_reg[62][12]_srl32_n_0 ;
  wire \mem_reg[62][12]_srl32_n_1 ;
  wire \mem_reg[62][13]_mux_n_0 ;
  wire \mem_reg[62][13]_srl32__0_n_0 ;
  wire \mem_reg[62][13]_srl32_n_0 ;
  wire \mem_reg[62][13]_srl32_n_1 ;
  wire \mem_reg[62][14]_mux_n_0 ;
  wire \mem_reg[62][14]_srl32__0_n_0 ;
  wire \mem_reg[62][14]_srl32_n_0 ;
  wire \mem_reg[62][14]_srl32_n_1 ;
  wire \mem_reg[62][15]_mux_n_0 ;
  wire \mem_reg[62][15]_srl32__0_n_0 ;
  wire \mem_reg[62][15]_srl32_n_0 ;
  wire \mem_reg[62][15]_srl32_n_1 ;
  wire \mem_reg[62][16]_mux_n_0 ;
  wire \mem_reg[62][16]_srl32__0_n_0 ;
  wire \mem_reg[62][16]_srl32_n_0 ;
  wire \mem_reg[62][16]_srl32_n_1 ;
  wire \mem_reg[62][17]_mux_n_0 ;
  wire \mem_reg[62][17]_srl32__0_n_0 ;
  wire \mem_reg[62][17]_srl32_n_0 ;
  wire \mem_reg[62][17]_srl32_n_1 ;
  wire \mem_reg[62][18]_mux_n_0 ;
  wire \mem_reg[62][18]_srl32__0_n_0 ;
  wire \mem_reg[62][18]_srl32_n_0 ;
  wire \mem_reg[62][18]_srl32_n_1 ;
  wire \mem_reg[62][19]_mux_n_0 ;
  wire \mem_reg[62][19]_srl32__0_n_0 ;
  wire \mem_reg[62][19]_srl32_n_0 ;
  wire \mem_reg[62][19]_srl32_n_1 ;
  wire \mem_reg[62][1]_mux_n_0 ;
  wire \mem_reg[62][1]_srl32__0_n_0 ;
  wire \mem_reg[62][1]_srl32_n_0 ;
  wire \mem_reg[62][1]_srl32_n_1 ;
  wire \mem_reg[62][20]_mux_n_0 ;
  wire \mem_reg[62][20]_srl32__0_n_0 ;
  wire \mem_reg[62][20]_srl32_n_0 ;
  wire \mem_reg[62][20]_srl32_n_1 ;
  wire \mem_reg[62][21]_mux_n_0 ;
  wire \mem_reg[62][21]_srl32__0_n_0 ;
  wire \mem_reg[62][21]_srl32_n_0 ;
  wire \mem_reg[62][21]_srl32_n_1 ;
  wire \mem_reg[62][22]_mux_n_0 ;
  wire \mem_reg[62][22]_srl32__0_n_0 ;
  wire \mem_reg[62][22]_srl32_n_0 ;
  wire \mem_reg[62][22]_srl32_n_1 ;
  wire \mem_reg[62][23]_mux_n_0 ;
  wire \mem_reg[62][23]_srl32__0_n_0 ;
  wire \mem_reg[62][23]_srl32_n_0 ;
  wire \mem_reg[62][23]_srl32_n_1 ;
  wire \mem_reg[62][24]_mux_n_0 ;
  wire \mem_reg[62][24]_srl32__0_n_0 ;
  wire \mem_reg[62][24]_srl32_n_0 ;
  wire \mem_reg[62][24]_srl32_n_1 ;
  wire \mem_reg[62][25]_mux_n_0 ;
  wire \mem_reg[62][25]_srl32__0_n_0 ;
  wire \mem_reg[62][25]_srl32_n_0 ;
  wire \mem_reg[62][25]_srl32_n_1 ;
  wire \mem_reg[62][26]_mux_n_0 ;
  wire \mem_reg[62][26]_srl32__0_n_0 ;
  wire \mem_reg[62][26]_srl32_n_0 ;
  wire \mem_reg[62][26]_srl32_n_1 ;
  wire \mem_reg[62][27]_mux_n_0 ;
  wire \mem_reg[62][27]_srl32__0_n_0 ;
  wire \mem_reg[62][27]_srl32_n_0 ;
  wire \mem_reg[62][27]_srl32_n_1 ;
  wire \mem_reg[62][28]_mux_n_0 ;
  wire \mem_reg[62][28]_srl32__0_n_0 ;
  wire \mem_reg[62][28]_srl32_n_0 ;
  wire \mem_reg[62][28]_srl32_n_1 ;
  wire \mem_reg[62][29]_mux_n_0 ;
  wire \mem_reg[62][29]_srl32__0_n_0 ;
  wire \mem_reg[62][29]_srl32_n_0 ;
  wire \mem_reg[62][29]_srl32_n_1 ;
  wire \mem_reg[62][2]_mux_n_0 ;
  wire \mem_reg[62][2]_srl32__0_n_0 ;
  wire \mem_reg[62][2]_srl32_n_0 ;
  wire \mem_reg[62][2]_srl32_n_1 ;
  wire \mem_reg[62][30]_mux_n_0 ;
  wire \mem_reg[62][30]_srl32__0_n_0 ;
  wire \mem_reg[62][30]_srl32_n_0 ;
  wire \mem_reg[62][30]_srl32_n_1 ;
  wire \mem_reg[62][31]_mux_n_0 ;
  wire \mem_reg[62][31]_srl32__0_n_0 ;
  wire \mem_reg[62][31]_srl32_n_0 ;
  wire \mem_reg[62][31]_srl32_n_1 ;
  wire \mem_reg[62][32]_mux_n_0 ;
  wire \mem_reg[62][32]_srl32__0_n_0 ;
  wire \mem_reg[62][32]_srl32_n_0 ;
  wire \mem_reg[62][32]_srl32_n_1 ;
  wire \mem_reg[62][33]_mux_n_0 ;
  wire \mem_reg[62][33]_srl32__0_n_0 ;
  wire \mem_reg[62][33]_srl32_n_0 ;
  wire \mem_reg[62][33]_srl32_n_1 ;
  wire \mem_reg[62][34]_mux_n_0 ;
  wire \mem_reg[62][34]_srl32__0_n_0 ;
  wire \mem_reg[62][34]_srl32_n_0 ;
  wire \mem_reg[62][34]_srl32_n_1 ;
  wire \mem_reg[62][35]_mux_n_0 ;
  wire \mem_reg[62][35]_srl32__0_n_0 ;
  wire \mem_reg[62][35]_srl32_n_0 ;
  wire \mem_reg[62][35]_srl32_n_1 ;
  wire \mem_reg[62][36]_mux_n_0 ;
  wire \mem_reg[62][36]_srl32__0_n_0 ;
  wire \mem_reg[62][36]_srl32_n_0 ;
  wire \mem_reg[62][36]_srl32_n_1 ;
  wire \mem_reg[62][37]_mux_n_0 ;
  wire \mem_reg[62][37]_srl32__0_n_0 ;
  wire \mem_reg[62][37]_srl32_n_0 ;
  wire \mem_reg[62][37]_srl32_n_1 ;
  wire \mem_reg[62][38]_mux_n_0 ;
  wire \mem_reg[62][38]_srl32__0_n_0 ;
  wire \mem_reg[62][38]_srl32_n_0 ;
  wire \mem_reg[62][38]_srl32_n_1 ;
  wire \mem_reg[62][39]_mux_n_0 ;
  wire \mem_reg[62][39]_srl32__0_n_0 ;
  wire \mem_reg[62][39]_srl32_n_0 ;
  wire \mem_reg[62][39]_srl32_n_1 ;
  wire \mem_reg[62][3]_mux_n_0 ;
  wire \mem_reg[62][3]_srl32__0_n_0 ;
  wire \mem_reg[62][3]_srl32_n_0 ;
  wire \mem_reg[62][3]_srl32_n_1 ;
  wire \mem_reg[62][40]_mux_n_0 ;
  wire \mem_reg[62][40]_srl32__0_n_0 ;
  wire \mem_reg[62][40]_srl32_n_0 ;
  wire \mem_reg[62][40]_srl32_n_1 ;
  wire \mem_reg[62][41]_mux_n_0 ;
  wire \mem_reg[62][41]_srl32__0_n_0 ;
  wire \mem_reg[62][41]_srl32_n_0 ;
  wire \mem_reg[62][41]_srl32_n_1 ;
  wire \mem_reg[62][42]_mux_n_0 ;
  wire \mem_reg[62][42]_srl32__0_n_0 ;
  wire \mem_reg[62][42]_srl32_n_0 ;
  wire \mem_reg[62][42]_srl32_n_1 ;
  wire \mem_reg[62][43]_mux_n_0 ;
  wire \mem_reg[62][43]_srl32__0_n_0 ;
  wire \mem_reg[62][43]_srl32_n_0 ;
  wire \mem_reg[62][43]_srl32_n_1 ;
  wire \mem_reg[62][44]_mux_n_0 ;
  wire \mem_reg[62][44]_srl32__0_n_0 ;
  wire \mem_reg[62][44]_srl32_n_0 ;
  wire \mem_reg[62][44]_srl32_n_1 ;
  wire \mem_reg[62][45]_mux_n_0 ;
  wire \mem_reg[62][45]_srl32__0_n_0 ;
  wire \mem_reg[62][45]_srl32_n_0 ;
  wire \mem_reg[62][45]_srl32_n_1 ;
  wire \mem_reg[62][46]_mux_n_0 ;
  wire \mem_reg[62][46]_srl32__0_n_0 ;
  wire \mem_reg[62][46]_srl32_n_0 ;
  wire \mem_reg[62][46]_srl32_n_1 ;
  wire \mem_reg[62][47]_mux_n_0 ;
  wire \mem_reg[62][47]_srl32__0_n_0 ;
  wire \mem_reg[62][47]_srl32_n_0 ;
  wire \mem_reg[62][47]_srl32_n_1 ;
  wire \mem_reg[62][48]_mux_n_0 ;
  wire \mem_reg[62][48]_srl32__0_n_0 ;
  wire \mem_reg[62][48]_srl32_n_0 ;
  wire \mem_reg[62][48]_srl32_n_1 ;
  wire \mem_reg[62][49]_mux_n_0 ;
  wire \mem_reg[62][49]_srl32__0_n_0 ;
  wire \mem_reg[62][49]_srl32_n_0 ;
  wire \mem_reg[62][49]_srl32_n_1 ;
  wire \mem_reg[62][4]_mux_n_0 ;
  wire \mem_reg[62][4]_srl32__0_n_0 ;
  wire \mem_reg[62][4]_srl32_n_0 ;
  wire \mem_reg[62][4]_srl32_n_1 ;
  wire \mem_reg[62][50]_mux_n_0 ;
  wire \mem_reg[62][50]_srl32__0_n_0 ;
  wire \mem_reg[62][50]_srl32_n_0 ;
  wire \mem_reg[62][50]_srl32_n_1 ;
  wire \mem_reg[62][51]_mux_n_0 ;
  wire \mem_reg[62][51]_srl32__0_n_0 ;
  wire \mem_reg[62][51]_srl32_n_0 ;
  wire \mem_reg[62][51]_srl32_n_1 ;
  wire \mem_reg[62][52]_mux_n_0 ;
  wire \mem_reg[62][52]_srl32__0_n_0 ;
  wire \mem_reg[62][52]_srl32_n_0 ;
  wire \mem_reg[62][52]_srl32_n_1 ;
  wire \mem_reg[62][53]_mux_n_0 ;
  wire \mem_reg[62][53]_srl32__0_n_0 ;
  wire \mem_reg[62][53]_srl32_n_0 ;
  wire \mem_reg[62][53]_srl32_n_1 ;
  wire \mem_reg[62][54]_mux_n_0 ;
  wire \mem_reg[62][54]_srl32__0_n_0 ;
  wire \mem_reg[62][54]_srl32_n_0 ;
  wire \mem_reg[62][54]_srl32_n_1 ;
  wire \mem_reg[62][55]_mux_n_0 ;
  wire \mem_reg[62][55]_srl32__0_n_0 ;
  wire \mem_reg[62][55]_srl32_n_0 ;
  wire \mem_reg[62][55]_srl32_n_1 ;
  wire \mem_reg[62][56]_mux_n_0 ;
  wire \mem_reg[62][56]_srl32__0_n_0 ;
  wire \mem_reg[62][56]_srl32_n_0 ;
  wire \mem_reg[62][56]_srl32_n_1 ;
  wire \mem_reg[62][57]_mux_n_0 ;
  wire \mem_reg[62][57]_srl32__0_n_0 ;
  wire \mem_reg[62][57]_srl32_n_0 ;
  wire \mem_reg[62][57]_srl32_n_1 ;
  wire \mem_reg[62][58]_mux_n_0 ;
  wire \mem_reg[62][58]_srl32__0_n_0 ;
  wire \mem_reg[62][58]_srl32_n_0 ;
  wire \mem_reg[62][58]_srl32_n_1 ;
  wire \mem_reg[62][59]_mux_n_0 ;
  wire \mem_reg[62][59]_srl32__0_n_0 ;
  wire \mem_reg[62][59]_srl32_n_0 ;
  wire \mem_reg[62][59]_srl32_n_1 ;
  wire \mem_reg[62][5]_mux_n_0 ;
  wire \mem_reg[62][5]_srl32__0_n_0 ;
  wire \mem_reg[62][5]_srl32_n_0 ;
  wire \mem_reg[62][5]_srl32_n_1 ;
  wire \mem_reg[62][60]_mux_n_0 ;
  wire \mem_reg[62][60]_srl32__0_n_0 ;
  wire \mem_reg[62][60]_srl32_n_0 ;
  wire \mem_reg[62][60]_srl32_n_1 ;
  wire \mem_reg[62][61]_mux_n_0 ;
  wire \mem_reg[62][61]_srl32__0_n_0 ;
  wire \mem_reg[62][61]_srl32_n_0 ;
  wire \mem_reg[62][61]_srl32_n_1 ;
  wire \mem_reg[62][62]_mux_n_0 ;
  wire \mem_reg[62][62]_srl32__0_n_0 ;
  wire \mem_reg[62][62]_srl32_n_0 ;
  wire \mem_reg[62][62]_srl32_n_1 ;
  wire \mem_reg[62][63]_mux_n_0 ;
  wire \mem_reg[62][63]_srl32__0_n_0 ;
  wire \mem_reg[62][63]_srl32_n_0 ;
  wire \mem_reg[62][63]_srl32_n_1 ;
  wire \mem_reg[62][64]_mux_n_0 ;
  wire \mem_reg[62][64]_srl32__0_n_0 ;
  wire \mem_reg[62][64]_srl32_n_0 ;
  wire \mem_reg[62][64]_srl32_n_1 ;
  wire \mem_reg[62][65]_mux_n_0 ;
  wire \mem_reg[62][65]_srl32__0_n_0 ;
  wire \mem_reg[62][65]_srl32_n_0 ;
  wire \mem_reg[62][65]_srl32_n_1 ;
  wire \mem_reg[62][66]_mux_n_0 ;
  wire \mem_reg[62][66]_srl32__0_n_0 ;
  wire \mem_reg[62][66]_srl32_n_0 ;
  wire \mem_reg[62][66]_srl32_n_1 ;
  wire \mem_reg[62][67]_mux_n_0 ;
  wire \mem_reg[62][67]_srl32__0_n_0 ;
  wire \mem_reg[62][67]_srl32_n_0 ;
  wire \mem_reg[62][67]_srl32_n_1 ;
  wire \mem_reg[62][68]_mux_n_0 ;
  wire \mem_reg[62][68]_srl32__0_n_0 ;
  wire \mem_reg[62][68]_srl32_n_0 ;
  wire \mem_reg[62][68]_srl32_n_1 ;
  wire \mem_reg[62][69]_mux_n_0 ;
  wire \mem_reg[62][69]_srl32__0_n_0 ;
  wire \mem_reg[62][69]_srl32_n_0 ;
  wire \mem_reg[62][69]_srl32_n_1 ;
  wire \mem_reg[62][6]_mux_n_0 ;
  wire \mem_reg[62][6]_srl32__0_n_0 ;
  wire \mem_reg[62][6]_srl32_n_0 ;
  wire \mem_reg[62][6]_srl32_n_1 ;
  wire \mem_reg[62][70]_mux_n_0 ;
  wire \mem_reg[62][70]_srl32__0_n_0 ;
  wire \mem_reg[62][70]_srl32_n_0 ;
  wire \mem_reg[62][70]_srl32_n_1 ;
  wire \mem_reg[62][71]_mux_n_0 ;
  wire \mem_reg[62][71]_srl32__0_n_0 ;
  wire \mem_reg[62][71]_srl32_n_0 ;
  wire \mem_reg[62][71]_srl32_n_1 ;
  wire \mem_reg[62][72]_mux_n_0 ;
  wire \mem_reg[62][72]_srl32__0_n_0 ;
  wire \mem_reg[62][72]_srl32_n_0 ;
  wire \mem_reg[62][72]_srl32_n_1 ;
  wire \mem_reg[62][7]_mux_n_0 ;
  wire \mem_reg[62][7]_srl32__0_n_0 ;
  wire \mem_reg[62][7]_srl32_n_0 ;
  wire \mem_reg[62][7]_srl32_n_1 ;
  wire \mem_reg[62][8]_mux_n_0 ;
  wire \mem_reg[62][8]_srl32__0_n_0 ;
  wire \mem_reg[62][8]_srl32_n_0 ;
  wire \mem_reg[62][8]_srl32_n_1 ;
  wire \mem_reg[62][9]_mux_n_0 ;
  wire \mem_reg[62][9]_srl32__0_n_0 ;
  wire \mem_reg[62][9]_srl32_n_0 ;
  wire \mem_reg[62][9]_srl32_n_1 ;
  wire p_7_in;
  wire pop;
  wire push;
  wire req_en1;
  wire [0:0]s_ready_t_reg;
  wire \NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][37]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][38]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][39]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][40]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][41]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][42]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][43]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][44]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][45]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][46]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][47]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][48]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][49]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][50]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][51]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][52]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][53]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][54]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][55]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][56]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][57]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][58]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][59]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][60]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][61]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][62]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][63]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][64]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][65]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][66]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][67]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][68]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][69]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][70]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][71]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][72]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[69]_i_1 
       (.I0(dout_vld_reg),
        .I1(\data_p2_reg[69] ),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h8880FFFF00000000)) 
    \dout[63]_i_1 
       (.I0(m_axi_gmem_WREADY),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout[63]_i_2_n_0 ),
        .I3(\last_cnt_reg[1] ),
        .I4(\dout_reg[0]_0 ),
        .I5(\dout_reg[0]_2 ),
        .O(pop));
  LUT3 #(
    .INIT(8'hFE)) 
    \dout[63]_i_2 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .O(\dout[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dout[63]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\last_cnt_reg[1] ));
  LUT6 #(
    .INIT(64'h80FF80FF80FF0000)) 
    \dout[69]_i_2 
       (.I0(\dout[69]_i_3_n_0 ),
        .I1(m_axi_gmem_WREADY),
        .I2(req_en1),
        .I3(\dout_reg[0]_1 ),
        .I4(\last_cnt_reg[1] ),
        .I5(\dout[63]_i_2_n_0 ),
        .O(m_axi_gmem_WREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dout[69]_i_3 
       (.I0(\dout_reg[72]_0 [72]),
        .I1(\dout_reg[0]_0 ),
        .O(\dout[69]_i_3_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][0]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][10]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][11]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][12]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][13]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][14]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][15]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][16]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][17]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][18]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][19]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][1]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][20]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][21]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][22]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][23]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][24]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][25]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][26]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][27]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][28]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][29]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][2]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][30]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][31]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][32]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][33]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][34]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][35]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][36]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][37]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][38]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][39]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][3]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][40]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][41]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][42]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][43]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][44]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][45]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][46]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][47]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][48]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][49]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][4]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][50]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][51]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][52]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][53]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][54]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][55]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][56]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][57]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][58]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][59]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][5]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][60]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][61]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][62]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][63]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][64]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][65]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][66]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][67]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][68]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][69]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][6]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][70]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][71]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][72]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][7]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][8]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][9]_mux_n_0 ),
        .Q(\dout_reg[72]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7F808080)) 
    \last_cnt[6]_i_1 
       (.I0(p_7_in),
        .I1(\dout_reg[72]_0 [72]),
        .I2(\dout_reg[0]_0 ),
        .I3(in[72]),
        .I4(push),
        .O(\dout_reg[72]_1 ));
  MUXF7 \mem_reg[62][0]_mux 
       (.I0(\mem_reg[62][0]_srl32_n_0 ),
        .I1(\mem_reg[62][0]_srl32__0_n_0 ),
        .O(\mem_reg[62][0]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[62][0]_srl32_n_0 ),
        .Q31(\mem_reg[62][0]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][0]_srl32_n_1 ),
        .Q(\mem_reg[62][0]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[62][0]_srl32_i_1 
       (.I0(\last_cnt_reg[0] ),
        .I1(\last_cnt_reg[0]_0 ),
        .O(push));
  MUXF7 \mem_reg[62][10]_mux 
       (.I0(\mem_reg[62][10]_srl32_n_0 ),
        .I1(\mem_reg[62][10]_srl32__0_n_0 ),
        .O(\mem_reg[62][10]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][10]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[62][10]_srl32_n_0 ),
        .Q31(\mem_reg[62][10]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][10]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][10]_srl32_n_1 ),
        .Q(\mem_reg[62][10]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][11]_mux 
       (.I0(\mem_reg[62][11]_srl32_n_0 ),
        .I1(\mem_reg[62][11]_srl32__0_n_0 ),
        .O(\mem_reg[62][11]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][11]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[62][11]_srl32_n_0 ),
        .Q31(\mem_reg[62][11]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][11]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][11]_srl32_n_1 ),
        .Q(\mem_reg[62][11]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][12]_mux 
       (.I0(\mem_reg[62][12]_srl32_n_0 ),
        .I1(\mem_reg[62][12]_srl32__0_n_0 ),
        .O(\mem_reg[62][12]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][12]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[62][12]_srl32_n_0 ),
        .Q31(\mem_reg[62][12]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][12]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][12]_srl32_n_1 ),
        .Q(\mem_reg[62][12]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][13]_mux 
       (.I0(\mem_reg[62][13]_srl32_n_0 ),
        .I1(\mem_reg[62][13]_srl32__0_n_0 ),
        .O(\mem_reg[62][13]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][13]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[62][13]_srl32_n_0 ),
        .Q31(\mem_reg[62][13]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][13]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][13]_srl32_n_1 ),
        .Q(\mem_reg[62][13]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][14]_mux 
       (.I0(\mem_reg[62][14]_srl32_n_0 ),
        .I1(\mem_reg[62][14]_srl32__0_n_0 ),
        .O(\mem_reg[62][14]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][14]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[62][14]_srl32_n_0 ),
        .Q31(\mem_reg[62][14]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][14]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][14]_srl32_n_1 ),
        .Q(\mem_reg[62][14]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][15]_mux 
       (.I0(\mem_reg[62][15]_srl32_n_0 ),
        .I1(\mem_reg[62][15]_srl32__0_n_0 ),
        .O(\mem_reg[62][15]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][15]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[62][15]_srl32_n_0 ),
        .Q31(\mem_reg[62][15]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][15]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][15]_srl32_n_1 ),
        .Q(\mem_reg[62][15]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][16]_mux 
       (.I0(\mem_reg[62][16]_srl32_n_0 ),
        .I1(\mem_reg[62][16]_srl32__0_n_0 ),
        .O(\mem_reg[62][16]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][16]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[62][16]_srl32_n_0 ),
        .Q31(\mem_reg[62][16]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][16]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][16]_srl32_n_1 ),
        .Q(\mem_reg[62][16]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][17]_mux 
       (.I0(\mem_reg[62][17]_srl32_n_0 ),
        .I1(\mem_reg[62][17]_srl32__0_n_0 ),
        .O(\mem_reg[62][17]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][17]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[62][17]_srl32_n_0 ),
        .Q31(\mem_reg[62][17]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][17]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][17]_srl32_n_1 ),
        .Q(\mem_reg[62][17]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][18]_mux 
       (.I0(\mem_reg[62][18]_srl32_n_0 ),
        .I1(\mem_reg[62][18]_srl32__0_n_0 ),
        .O(\mem_reg[62][18]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][18]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[62][18]_srl32_n_0 ),
        .Q31(\mem_reg[62][18]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][18]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][18]_srl32_n_1 ),
        .Q(\mem_reg[62][18]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][19]_mux 
       (.I0(\mem_reg[62][19]_srl32_n_0 ),
        .I1(\mem_reg[62][19]_srl32__0_n_0 ),
        .O(\mem_reg[62][19]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][19]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[62][19]_srl32_n_0 ),
        .Q31(\mem_reg[62][19]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][19]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][19]_srl32_n_1 ),
        .Q(\mem_reg[62][19]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][1]_mux 
       (.I0(\mem_reg[62][1]_srl32_n_0 ),
        .I1(\mem_reg[62][1]_srl32__0_n_0 ),
        .O(\mem_reg[62][1]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[62][1]_srl32_n_0 ),
        .Q31(\mem_reg[62][1]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][1]_srl32_n_1 ),
        .Q(\mem_reg[62][1]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][20]_mux 
       (.I0(\mem_reg[62][20]_srl32_n_0 ),
        .I1(\mem_reg[62][20]_srl32__0_n_0 ),
        .O(\mem_reg[62][20]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][20]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[62][20]_srl32_n_0 ),
        .Q31(\mem_reg[62][20]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][20]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][20]_srl32_n_1 ),
        .Q(\mem_reg[62][20]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][21]_mux 
       (.I0(\mem_reg[62][21]_srl32_n_0 ),
        .I1(\mem_reg[62][21]_srl32__0_n_0 ),
        .O(\mem_reg[62][21]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][21]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[62][21]_srl32_n_0 ),
        .Q31(\mem_reg[62][21]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][21]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][21]_srl32_n_1 ),
        .Q(\mem_reg[62][21]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][22]_mux 
       (.I0(\mem_reg[62][22]_srl32_n_0 ),
        .I1(\mem_reg[62][22]_srl32__0_n_0 ),
        .O(\mem_reg[62][22]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][22]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[62][22]_srl32_n_0 ),
        .Q31(\mem_reg[62][22]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][22]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][22]_srl32_n_1 ),
        .Q(\mem_reg[62][22]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][23]_mux 
       (.I0(\mem_reg[62][23]_srl32_n_0 ),
        .I1(\mem_reg[62][23]_srl32__0_n_0 ),
        .O(\mem_reg[62][23]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][23]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[62][23]_srl32_n_0 ),
        .Q31(\mem_reg[62][23]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][23]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][23]_srl32_n_1 ),
        .Q(\mem_reg[62][23]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][24]_mux 
       (.I0(\mem_reg[62][24]_srl32_n_0 ),
        .I1(\mem_reg[62][24]_srl32__0_n_0 ),
        .O(\mem_reg[62][24]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][24]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[62][24]_srl32_n_0 ),
        .Q31(\mem_reg[62][24]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][24]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][24]_srl32_n_1 ),
        .Q(\mem_reg[62][24]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][25]_mux 
       (.I0(\mem_reg[62][25]_srl32_n_0 ),
        .I1(\mem_reg[62][25]_srl32__0_n_0 ),
        .O(\mem_reg[62][25]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][25]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[62][25]_srl32_n_0 ),
        .Q31(\mem_reg[62][25]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][25]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][25]_srl32_n_1 ),
        .Q(\mem_reg[62][25]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][26]_mux 
       (.I0(\mem_reg[62][26]_srl32_n_0 ),
        .I1(\mem_reg[62][26]_srl32__0_n_0 ),
        .O(\mem_reg[62][26]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][26]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[62][26]_srl32_n_0 ),
        .Q31(\mem_reg[62][26]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][26]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][26]_srl32_n_1 ),
        .Q(\mem_reg[62][26]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][27]_mux 
       (.I0(\mem_reg[62][27]_srl32_n_0 ),
        .I1(\mem_reg[62][27]_srl32__0_n_0 ),
        .O(\mem_reg[62][27]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][27]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[62][27]_srl32_n_0 ),
        .Q31(\mem_reg[62][27]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][27]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][27]_srl32_n_1 ),
        .Q(\mem_reg[62][27]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][28]_mux 
       (.I0(\mem_reg[62][28]_srl32_n_0 ),
        .I1(\mem_reg[62][28]_srl32__0_n_0 ),
        .O(\mem_reg[62][28]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][28]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[62][28]_srl32_n_0 ),
        .Q31(\mem_reg[62][28]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][28]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][28]_srl32_n_1 ),
        .Q(\mem_reg[62][28]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][29]_mux 
       (.I0(\mem_reg[62][29]_srl32_n_0 ),
        .I1(\mem_reg[62][29]_srl32__0_n_0 ),
        .O(\mem_reg[62][29]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][29]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[62][29]_srl32_n_0 ),
        .Q31(\mem_reg[62][29]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][29]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][29]_srl32_n_1 ),
        .Q(\mem_reg[62][29]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][2]_mux 
       (.I0(\mem_reg[62][2]_srl32_n_0 ),
        .I1(\mem_reg[62][2]_srl32__0_n_0 ),
        .O(\mem_reg[62][2]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[62][2]_srl32_n_0 ),
        .Q31(\mem_reg[62][2]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][2]_srl32_n_1 ),
        .Q(\mem_reg[62][2]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][30]_mux 
       (.I0(\mem_reg[62][30]_srl32_n_0 ),
        .I1(\mem_reg[62][30]_srl32__0_n_0 ),
        .O(\mem_reg[62][30]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][30]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[62][30]_srl32_n_0 ),
        .Q31(\mem_reg[62][30]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][30]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][30]_srl32_n_1 ),
        .Q(\mem_reg[62][30]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][31]_mux 
       (.I0(\mem_reg[62][31]_srl32_n_0 ),
        .I1(\mem_reg[62][31]_srl32__0_n_0 ),
        .O(\mem_reg[62][31]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][31]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[62][31]_srl32_n_0 ),
        .Q31(\mem_reg[62][31]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][31]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][31]_srl32_n_1 ),
        .Q(\mem_reg[62][31]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][32]_mux 
       (.I0(\mem_reg[62][32]_srl32_n_0 ),
        .I1(\mem_reg[62][32]_srl32__0_n_0 ),
        .O(\mem_reg[62][32]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][32]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[62][32]_srl32_n_0 ),
        .Q31(\mem_reg[62][32]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][32]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][32]_srl32_n_1 ),
        .Q(\mem_reg[62][32]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][33]_mux 
       (.I0(\mem_reg[62][33]_srl32_n_0 ),
        .I1(\mem_reg[62][33]_srl32__0_n_0 ),
        .O(\mem_reg[62][33]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][33]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[62][33]_srl32_n_0 ),
        .Q31(\mem_reg[62][33]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][33]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][33]_srl32_n_1 ),
        .Q(\mem_reg[62][33]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][34]_mux 
       (.I0(\mem_reg[62][34]_srl32_n_0 ),
        .I1(\mem_reg[62][34]_srl32__0_n_0 ),
        .O(\mem_reg[62][34]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][34]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[62][34]_srl32_n_0 ),
        .Q31(\mem_reg[62][34]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][34]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][34]_srl32_n_1 ),
        .Q(\mem_reg[62][34]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][35]_mux 
       (.I0(\mem_reg[62][35]_srl32_n_0 ),
        .I1(\mem_reg[62][35]_srl32__0_n_0 ),
        .O(\mem_reg[62][35]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][35]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[62][35]_srl32_n_0 ),
        .Q31(\mem_reg[62][35]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][35]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][35]_srl32_n_1 ),
        .Q(\mem_reg[62][35]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][36]_mux 
       (.I0(\mem_reg[62][36]_srl32_n_0 ),
        .I1(\mem_reg[62][36]_srl32__0_n_0 ),
        .O(\mem_reg[62][36]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][36]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[62][36]_srl32_n_0 ),
        .Q31(\mem_reg[62][36]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][36]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][36]_srl32_n_1 ),
        .Q(\mem_reg[62][36]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][37]_mux 
       (.I0(\mem_reg[62][37]_srl32_n_0 ),
        .I1(\mem_reg[62][37]_srl32__0_n_0 ),
        .O(\mem_reg[62][37]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][37]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[62][37]_srl32_n_0 ),
        .Q31(\mem_reg[62][37]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][37]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][37]_srl32_n_1 ),
        .Q(\mem_reg[62][37]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][37]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][38]_mux 
       (.I0(\mem_reg[62][38]_srl32_n_0 ),
        .I1(\mem_reg[62][38]_srl32__0_n_0 ),
        .O(\mem_reg[62][38]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][38]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[62][38]_srl32_n_0 ),
        .Q31(\mem_reg[62][38]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][38]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][38]_srl32_n_1 ),
        .Q(\mem_reg[62][38]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][38]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][39]_mux 
       (.I0(\mem_reg[62][39]_srl32_n_0 ),
        .I1(\mem_reg[62][39]_srl32__0_n_0 ),
        .O(\mem_reg[62][39]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][39]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[62][39]_srl32_n_0 ),
        .Q31(\mem_reg[62][39]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][39]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][39]_srl32_n_1 ),
        .Q(\mem_reg[62][39]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][39]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][3]_mux 
       (.I0(\mem_reg[62][3]_srl32_n_0 ),
        .I1(\mem_reg[62][3]_srl32__0_n_0 ),
        .O(\mem_reg[62][3]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[62][3]_srl32_n_0 ),
        .Q31(\mem_reg[62][3]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][3]_srl32_n_1 ),
        .Q(\mem_reg[62][3]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][40]_mux 
       (.I0(\mem_reg[62][40]_srl32_n_0 ),
        .I1(\mem_reg[62][40]_srl32__0_n_0 ),
        .O(\mem_reg[62][40]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][40]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[62][40]_srl32_n_0 ),
        .Q31(\mem_reg[62][40]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][40]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][40]_srl32_n_1 ),
        .Q(\mem_reg[62][40]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][40]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][41]_mux 
       (.I0(\mem_reg[62][41]_srl32_n_0 ),
        .I1(\mem_reg[62][41]_srl32__0_n_0 ),
        .O(\mem_reg[62][41]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][41]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[62][41]_srl32_n_0 ),
        .Q31(\mem_reg[62][41]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][41]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][41]_srl32_n_1 ),
        .Q(\mem_reg[62][41]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][41]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][42]_mux 
       (.I0(\mem_reg[62][42]_srl32_n_0 ),
        .I1(\mem_reg[62][42]_srl32__0_n_0 ),
        .O(\mem_reg[62][42]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][42]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[62][42]_srl32_n_0 ),
        .Q31(\mem_reg[62][42]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][42]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][42]_srl32_n_1 ),
        .Q(\mem_reg[62][42]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][42]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][43]_mux 
       (.I0(\mem_reg[62][43]_srl32_n_0 ),
        .I1(\mem_reg[62][43]_srl32__0_n_0 ),
        .O(\mem_reg[62][43]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][43]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[62][43]_srl32_n_0 ),
        .Q31(\mem_reg[62][43]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][43]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][43]_srl32_n_1 ),
        .Q(\mem_reg[62][43]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][43]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][44]_mux 
       (.I0(\mem_reg[62][44]_srl32_n_0 ),
        .I1(\mem_reg[62][44]_srl32__0_n_0 ),
        .O(\mem_reg[62][44]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][44]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[62][44]_srl32_n_0 ),
        .Q31(\mem_reg[62][44]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][44]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][44]_srl32_n_1 ),
        .Q(\mem_reg[62][44]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][44]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][45]_mux 
       (.I0(\mem_reg[62][45]_srl32_n_0 ),
        .I1(\mem_reg[62][45]_srl32__0_n_0 ),
        .O(\mem_reg[62][45]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][45]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[62][45]_srl32_n_0 ),
        .Q31(\mem_reg[62][45]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][45]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][45]_srl32_n_1 ),
        .Q(\mem_reg[62][45]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][45]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][46]_mux 
       (.I0(\mem_reg[62][46]_srl32_n_0 ),
        .I1(\mem_reg[62][46]_srl32__0_n_0 ),
        .O(\mem_reg[62][46]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][46]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[62][46]_srl32_n_0 ),
        .Q31(\mem_reg[62][46]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][46]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][46]_srl32_n_1 ),
        .Q(\mem_reg[62][46]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][46]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][47]_mux 
       (.I0(\mem_reg[62][47]_srl32_n_0 ),
        .I1(\mem_reg[62][47]_srl32__0_n_0 ),
        .O(\mem_reg[62][47]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][47]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[62][47]_srl32_n_0 ),
        .Q31(\mem_reg[62][47]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][47]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][47]_srl32_n_1 ),
        .Q(\mem_reg[62][47]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][47]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][48]_mux 
       (.I0(\mem_reg[62][48]_srl32_n_0 ),
        .I1(\mem_reg[62][48]_srl32__0_n_0 ),
        .O(\mem_reg[62][48]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][48]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[62][48]_srl32_n_0 ),
        .Q31(\mem_reg[62][48]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][48]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][48]_srl32_n_1 ),
        .Q(\mem_reg[62][48]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][48]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][49]_mux 
       (.I0(\mem_reg[62][49]_srl32_n_0 ),
        .I1(\mem_reg[62][49]_srl32__0_n_0 ),
        .O(\mem_reg[62][49]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][49]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[62][49]_srl32_n_0 ),
        .Q31(\mem_reg[62][49]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][49]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][49]_srl32_n_1 ),
        .Q(\mem_reg[62][49]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][49]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][4]_mux 
       (.I0(\mem_reg[62][4]_srl32_n_0 ),
        .I1(\mem_reg[62][4]_srl32__0_n_0 ),
        .O(\mem_reg[62][4]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[62][4]_srl32_n_0 ),
        .Q31(\mem_reg[62][4]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][4]_srl32_n_1 ),
        .Q(\mem_reg[62][4]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][50]_mux 
       (.I0(\mem_reg[62][50]_srl32_n_0 ),
        .I1(\mem_reg[62][50]_srl32__0_n_0 ),
        .O(\mem_reg[62][50]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][50]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[62][50]_srl32_n_0 ),
        .Q31(\mem_reg[62][50]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][50]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][50]_srl32_n_1 ),
        .Q(\mem_reg[62][50]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][50]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][51]_mux 
       (.I0(\mem_reg[62][51]_srl32_n_0 ),
        .I1(\mem_reg[62][51]_srl32__0_n_0 ),
        .O(\mem_reg[62][51]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][51]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[62][51]_srl32_n_0 ),
        .Q31(\mem_reg[62][51]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][51]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][51]_srl32_n_1 ),
        .Q(\mem_reg[62][51]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][51]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][52]_mux 
       (.I0(\mem_reg[62][52]_srl32_n_0 ),
        .I1(\mem_reg[62][52]_srl32__0_n_0 ),
        .O(\mem_reg[62][52]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][52]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[62][52]_srl32_n_0 ),
        .Q31(\mem_reg[62][52]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][52]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][52]_srl32_n_1 ),
        .Q(\mem_reg[62][52]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][52]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][53]_mux 
       (.I0(\mem_reg[62][53]_srl32_n_0 ),
        .I1(\mem_reg[62][53]_srl32__0_n_0 ),
        .O(\mem_reg[62][53]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][53]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[62][53]_srl32_n_0 ),
        .Q31(\mem_reg[62][53]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][53]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][53]_srl32_n_1 ),
        .Q(\mem_reg[62][53]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][53]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][54]_mux 
       (.I0(\mem_reg[62][54]_srl32_n_0 ),
        .I1(\mem_reg[62][54]_srl32__0_n_0 ),
        .O(\mem_reg[62][54]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][54]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[62][54]_srl32_n_0 ),
        .Q31(\mem_reg[62][54]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][54]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][54]_srl32_n_1 ),
        .Q(\mem_reg[62][54]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][54]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][55]_mux 
       (.I0(\mem_reg[62][55]_srl32_n_0 ),
        .I1(\mem_reg[62][55]_srl32__0_n_0 ),
        .O(\mem_reg[62][55]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][55]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[62][55]_srl32_n_0 ),
        .Q31(\mem_reg[62][55]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][55]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][55]_srl32_n_1 ),
        .Q(\mem_reg[62][55]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][55]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][56]_mux 
       (.I0(\mem_reg[62][56]_srl32_n_0 ),
        .I1(\mem_reg[62][56]_srl32__0_n_0 ),
        .O(\mem_reg[62][56]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][56]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[62][56]_srl32_n_0 ),
        .Q31(\mem_reg[62][56]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][56]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][56]_srl32_n_1 ),
        .Q(\mem_reg[62][56]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][56]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][57]_mux 
       (.I0(\mem_reg[62][57]_srl32_n_0 ),
        .I1(\mem_reg[62][57]_srl32__0_n_0 ),
        .O(\mem_reg[62][57]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][57]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[62][57]_srl32_n_0 ),
        .Q31(\mem_reg[62][57]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][57]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][57]_srl32_n_1 ),
        .Q(\mem_reg[62][57]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][57]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][58]_mux 
       (.I0(\mem_reg[62][58]_srl32_n_0 ),
        .I1(\mem_reg[62][58]_srl32__0_n_0 ),
        .O(\mem_reg[62][58]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][58]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[62][58]_srl32_n_0 ),
        .Q31(\mem_reg[62][58]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][58]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][58]_srl32_n_1 ),
        .Q(\mem_reg[62][58]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][58]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][59]_mux 
       (.I0(\mem_reg[62][59]_srl32_n_0 ),
        .I1(\mem_reg[62][59]_srl32__0_n_0 ),
        .O(\mem_reg[62][59]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][59]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[62][59]_srl32_n_0 ),
        .Q31(\mem_reg[62][59]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][59]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][59]_srl32_n_1 ),
        .Q(\mem_reg[62][59]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][59]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][5]_mux 
       (.I0(\mem_reg[62][5]_srl32_n_0 ),
        .I1(\mem_reg[62][5]_srl32__0_n_0 ),
        .O(\mem_reg[62][5]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[62][5]_srl32_n_0 ),
        .Q31(\mem_reg[62][5]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][5]_srl32_n_1 ),
        .Q(\mem_reg[62][5]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][60]_mux 
       (.I0(\mem_reg[62][60]_srl32_n_0 ),
        .I1(\mem_reg[62][60]_srl32__0_n_0 ),
        .O(\mem_reg[62][60]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][60]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[62][60]_srl32_n_0 ),
        .Q31(\mem_reg[62][60]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][60]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][60]_srl32_n_1 ),
        .Q(\mem_reg[62][60]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][60]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][61]_mux 
       (.I0(\mem_reg[62][61]_srl32_n_0 ),
        .I1(\mem_reg[62][61]_srl32__0_n_0 ),
        .O(\mem_reg[62][61]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][61]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[62][61]_srl32_n_0 ),
        .Q31(\mem_reg[62][61]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][61]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][61]_srl32_n_1 ),
        .Q(\mem_reg[62][61]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][61]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][62]_mux 
       (.I0(\mem_reg[62][62]_srl32_n_0 ),
        .I1(\mem_reg[62][62]_srl32__0_n_0 ),
        .O(\mem_reg[62][62]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][62]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][62]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[62][62]_srl32_n_0 ),
        .Q31(\mem_reg[62][62]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][62]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][62]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][62]_srl32_n_1 ),
        .Q(\mem_reg[62][62]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][62]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][63]_mux 
       (.I0(\mem_reg[62][63]_srl32_n_0 ),
        .I1(\mem_reg[62][63]_srl32__0_n_0 ),
        .O(\mem_reg[62][63]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][63]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[62][63]_srl32_n_0 ),
        .Q31(\mem_reg[62][63]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][63]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][63]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][63]_srl32_n_1 ),
        .Q(\mem_reg[62][63]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][63]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][64]_mux 
       (.I0(\mem_reg[62][64]_srl32_n_0 ),
        .I1(\mem_reg[62][64]_srl32__0_n_0 ),
        .O(\mem_reg[62][64]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][64]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[62][64]_srl32_n_0 ),
        .Q31(\mem_reg[62][64]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][64]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][64]_srl32_n_1 ),
        .Q(\mem_reg[62][64]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][64]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][65]_mux 
       (.I0(\mem_reg[62][65]_srl32_n_0 ),
        .I1(\mem_reg[62][65]_srl32__0_n_0 ),
        .O(\mem_reg[62][65]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][65]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[62][65]_srl32_n_0 ),
        .Q31(\mem_reg[62][65]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][65]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][65]_srl32_n_1 ),
        .Q(\mem_reg[62][65]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][65]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][66]_mux 
       (.I0(\mem_reg[62][66]_srl32_n_0 ),
        .I1(\mem_reg[62][66]_srl32__0_n_0 ),
        .O(\mem_reg[62][66]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][66]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[62][66]_srl32_n_0 ),
        .Q31(\mem_reg[62][66]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][66]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][66]_srl32_n_1 ),
        .Q(\mem_reg[62][66]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][66]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][67]_mux 
       (.I0(\mem_reg[62][67]_srl32_n_0 ),
        .I1(\mem_reg[62][67]_srl32__0_n_0 ),
        .O(\mem_reg[62][67]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][67]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[62][67]_srl32_n_0 ),
        .Q31(\mem_reg[62][67]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][67]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][67]_srl32_n_1 ),
        .Q(\mem_reg[62][67]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][67]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][68]_mux 
       (.I0(\mem_reg[62][68]_srl32_n_0 ),
        .I1(\mem_reg[62][68]_srl32__0_n_0 ),
        .O(\mem_reg[62][68]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][68]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[62][68]_srl32_n_0 ),
        .Q31(\mem_reg[62][68]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][68]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][68]_srl32_n_1 ),
        .Q(\mem_reg[62][68]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][68]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][69]_mux 
       (.I0(\mem_reg[62][69]_srl32_n_0 ),
        .I1(\mem_reg[62][69]_srl32__0_n_0 ),
        .O(\mem_reg[62][69]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][69]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[62][69]_srl32_n_0 ),
        .Q31(\mem_reg[62][69]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][69]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][69]_srl32_n_1 ),
        .Q(\mem_reg[62][69]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][69]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][6]_mux 
       (.I0(\mem_reg[62][6]_srl32_n_0 ),
        .I1(\mem_reg[62][6]_srl32__0_n_0 ),
        .O(\mem_reg[62][6]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[62][6]_srl32_n_0 ),
        .Q31(\mem_reg[62][6]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][6]_srl32_n_1 ),
        .Q(\mem_reg[62][6]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][70]_mux 
       (.I0(\mem_reg[62][70]_srl32_n_0 ),
        .I1(\mem_reg[62][70]_srl32__0_n_0 ),
        .O(\mem_reg[62][70]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][70]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[62][70]_srl32_n_0 ),
        .Q31(\mem_reg[62][70]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][70]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][70]_srl32_n_1 ),
        .Q(\mem_reg[62][70]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][70]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][71]_mux 
       (.I0(\mem_reg[62][71]_srl32_n_0 ),
        .I1(\mem_reg[62][71]_srl32__0_n_0 ),
        .O(\mem_reg[62][71]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][71]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[62][71]_srl32_n_0 ),
        .Q31(\mem_reg[62][71]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][71]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][71]_srl32_n_1 ),
        .Q(\mem_reg[62][71]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][71]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][72]_mux 
       (.I0(\mem_reg[62][72]_srl32_n_0 ),
        .I1(\mem_reg[62][72]_srl32__0_n_0 ),
        .O(\mem_reg[62][72]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][72]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[62][72]_srl32_n_0 ),
        .Q31(\mem_reg[62][72]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][72]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][72]_srl32_n_1 ),
        .Q(\mem_reg[62][72]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][72]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][7]_mux 
       (.I0(\mem_reg[62][7]_srl32_n_0 ),
        .I1(\mem_reg[62][7]_srl32__0_n_0 ),
        .O(\mem_reg[62][7]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[62][7]_srl32_n_0 ),
        .Q31(\mem_reg[62][7]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][7]_srl32_n_1 ),
        .Q(\mem_reg[62][7]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][8]_mux 
       (.I0(\mem_reg[62][8]_srl32_n_0 ),
        .I1(\mem_reg[62][8]_srl32__0_n_0 ),
        .O(\mem_reg[62][8]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[62][8]_srl32_n_0 ),
        .Q31(\mem_reg[62][8]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][8]_srl32_n_1 ),
        .Q(\mem_reg[62][8]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][9]_mux 
       (.I0(\mem_reg[62][9]_srl32_n_0 ),
        .I1(\mem_reg[62][9]_srl32__0_n_0 ),
        .O(\mem_reg[62][9]_mux_n_0 ),
        .S(\dout_reg[72]_2 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][9]_srl32 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[62][9]_srl32_n_0 ),
        .Q31(\mem_reg[62][9]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][9]_srl32__0 
       (.A(\dout_reg[72]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][9]_srl32_n_1 ),
        .Q(\mem_reg[62][9]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h6AAA555555555555)) 
    p_0_out_carry_i_7
       (.I0(Q[1]),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[72]_0 [72]),
        .I3(p_7_in),
        .I4(push),
        .I5(in[72]),
        .O(S));
  LUT2 #(
    .INIT(4'h8)) 
    \state[0]_i_2 
       (.I0(m_axi_gmem_WREADY_0),
        .I1(\data_p2_reg[69]_0 ),
        .O(dout_vld_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_store
   (Q,
    \dout_reg[0] ,
    dout_vld_reg,
    gmem_AWREADY,
    WVALID_Dummy,
    gmem_WREADY,
    dout_vld_reg_0,
    full_n_reg,
    gmem_BVALID,
    full_n_reg_0,
    tmp_valid_reg_0,
    mem_reg,
    empty_n_reg,
    empty_n_reg_0,
    tmp_valid_reg_1,
    resp_ready__1,
    gmem_AWVALID1__0,
    empty_n_reg_1,
    empty_n_reg_2,
    D,
    ap_clk,
    ap_rst_n_inv,
    dout_vld_reg_1,
    dout_vld_reg_2,
    dout_vld_reg_3,
    dout_vld_reg_4,
    tmp_valid_reg_2,
    mem_reg_0,
    data_buf,
    mem_reg_1,
    mem_reg_2,
    push_1,
    push,
    \raddr_reg_reg[0] ,
    pop_2,
    \mOutPtr_reg[0] ,
    mOutPtr18_out,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    need_wrsp,
    dout_vld_reg_5,
    \dout_reg[60] ,
    E);
  output [0:0]Q;
  output \dout_reg[0] ;
  output dout_vld_reg;
  output gmem_AWREADY;
  output WVALID_Dummy;
  output gmem_WREADY;
  output dout_vld_reg_0;
  output full_n_reg;
  output gmem_BVALID;
  output full_n_reg_0;
  output tmp_valid_reg_0;
  output [71:0]mem_reg;
  output empty_n_reg;
  output empty_n_reg_0;
  output [0:0]tmp_valid_reg_1;
  output resp_ready__1;
  output gmem_AWVALID1__0;
  output empty_n_reg_1;
  output empty_n_reg_2;
  output [62:0]D;
  input ap_clk;
  input ap_rst_n_inv;
  input dout_vld_reg_1;
  input dout_vld_reg_2;
  input dout_vld_reg_3;
  input dout_vld_reg_4;
  input tmp_valid_reg_2;
  input mem_reg_0;
  input data_buf;
  input mem_reg_1;
  input [63:0]mem_reg_2;
  input push_1;
  input push;
  input \raddr_reg_reg[0] ;
  input pop_2;
  input \mOutPtr_reg[0] ;
  input mOutPtr18_out;
  input [0:0]\dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input need_wrsp;
  input [1:0]dout_vld_reg_5;
  input [60:0]\dout_reg[60] ;
  input [0:0]E;

  wire [62:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_buf;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [60:0]\dout_reg[60] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire [1:0]dout_vld_reg_5;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wrsp_n_5;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_AWREADY;
  wire gmem_AWVALID1__0;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[0] ;
  wire [71:0]mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [63:0]mem_reg_2;
  wire need_wrsp;
  wire next_wreq;
  wire pop_2;
  wire push;
  wire push_0;
  wire push_1;
  wire push__0;
  wire \raddr_reg_reg[0] ;
  wire resp_ready__1;
  wire [31:3]tmp_len0;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire tmp_valid_reg_0;
  wire [0:0]tmp_valid_reg_1;
  wire tmp_valid_reg_2;
  wire [7:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [7:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized0 buff_wdata
       (.E(E),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_buf(data_buf),
        .dout_vld_reg_0(dout_vld_reg_2),
        .empty_n_reg_0(empty_n_reg_1),
        .gmem_WREADY(gmem_WREADY),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(mem_reg_2),
        .push_1(push_1),
        .\raddr_reg_reg[0] (\raddr_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[68]_i_1 
       (.I0(tmp_valid_reg_0),
        .I1(\mOutPtr_reg[0] ),
        .O(tmp_valid_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo fifo_wreq
       (.Q({Q,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66}),
        .S(fifo_wreq_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (full_n_reg),
        .\dout_reg[0]_0 (tmp_valid_reg_0),
        .\dout_reg[0]_1 (\mOutPtr_reg[0] ),
        .\dout_reg[60] (\dout_reg[60] ),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg_0(empty_n_reg),
        .gmem_AWREADY(gmem_AWREADY),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1 fifo_wrsp
       (.E(next_wreq),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (full_n_reg_0),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_3),
        .empty_n_reg_0(empty_n_reg_0),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(fifo_wrsp_n_5),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_1 (tmp_valid_reg_0),
        .\mOutPtr_reg[0]_2 (dout_vld_reg),
        .need_wrsp(need_wrsp),
        .pop_2(pop_2),
        .push(push_0),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_8),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_7),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_6),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  CARRY8 tmp_len0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[7:2],tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[7:3],tmp_len0[31],tmp_len0[3],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,fifo_wreq_n_4,1'b1}));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(D[62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_valid_reg_2),
        .Q(tmp_valid_reg_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized2 user_resp
       (.E(fifo_wrsp_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(dout_vld_reg_4),
        .dout_vld_reg_1(dout_vld_reg_5),
        .empty_n_reg_0(empty_n_reg_2),
        .full_n_reg_0(full_n_reg_0),
        .gmem_AWVALID1__0(gmem_AWVALID1__0),
        .gmem_BVALID(gmem_BVALID),
        .pop_2(pop_2),
        .push__0(push__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_throttle
   (s_ready_t_reg,
    dout_vld_reg,
    full_n_reg,
    dout_vld_reg_0,
    full_n_reg_0,
    flying_req_reg_0,
    S,
    Q,
    \dout_reg[72] ,
    p_7_in,
    E,
    sel,
    empty_n_reg,
    m_axi_gmem_WREADY_0,
    dout_vld_reg_1,
    \FSM_sequential_state_reg[1] ,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    data_en__5,
    empty_n_reg_0,
    DI,
    ap_rst_n_inv_reg,
    \data_p1_reg[69] ,
    ap_rst_n_inv,
    s_ready_t_reg_0,
    ap_clk,
    dout_vld_reg_2,
    dout_vld_reg_3,
    flying_req_reg_1,
    in,
    \mOutPtr_reg[1] ,
    \len_cnt_reg[7] ,
    \len_cnt_reg[7]_0 ,
    \len_cnt_reg[7]_1 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    mem_reg,
    \dout_reg[69] ,
    D);
  output s_ready_t_reg;
  output dout_vld_reg;
  output full_n_reg;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output flying_req_reg_0;
  output [5:0]S;
  output [4:0]Q;
  output [72:0]\dout_reg[72] ;
  output p_7_in;
  output [0:0]E;
  output sel;
  output empty_n_reg;
  output m_axi_gmem_WREADY_0;
  output dout_vld_reg_1;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output data_en__5;
  output empty_n_reg_0;
  output [0:0]DI;
  output ap_rst_n_inv_reg;
  output [66:0]\data_p1_reg[69] ;
  input ap_rst_n_inv;
  input s_ready_t_reg_0;
  input ap_clk;
  input dout_vld_reg_2;
  input dout_vld_reg_3;
  input flying_req_reg_1;
  input [72:0]in;
  input \mOutPtr_reg[1] ;
  input \len_cnt_reg[7] ;
  input \len_cnt_reg[7]_0 ;
  input \len_cnt_reg[7]_1 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input mem_reg;
  input [66:0]\dout_reg[69] ;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire [4:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire data_en__5;
  wire data_fifo_n_80;
  wire data_fifo_n_84;
  wire [66:0]\data_p1_reg[69] ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [66:0]\dout_reg[69] ;
  wire [72:0]\dout_reg[72] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire flying_req_reg_0;
  wire flying_req_reg_1;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [72:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [6:5]last_cnt_reg;
  wire \len_cnt_reg[7] ;
  wire \len_cnt_reg[7]_0 ;
  wire \len_cnt_reg[7]_1 ;
  wire load_p2;
  wire \mOutPtr_reg[1] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WREADY_0;
  wire m_axi_gmem_WVALID;
  wire mem_reg;
  wire p_7_in;
  wire req_en1;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_5;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_70;
  wire req_fifo_n_71;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized6 data_fifo
       (.E(E),
        .Q({last_cnt_reg,Q}),
        .S(S[0]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg),
        .data_en__5(data_en__5),
        .\data_p2_reg[69] (s_ready_t_reg),
        .\data_p2_reg[69]_0 (dout_vld_reg),
        .\dout_reg[0] (flying_req_reg_0),
        .\dout_reg[72] (\dout_reg[72] ),
        .\dout_reg[72]_0 (data_fifo_n_84),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .dout_vld_reg_2(dout_vld_reg_3),
        .empty_n_reg_0(empty_n_reg_0),
        .full_n_reg_0(full_n_reg_0),
        .in(in),
        .\last_cnt_reg[1] (data_fifo_n_80),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .\len_cnt_reg[7]_0 (\len_cnt_reg[7]_0 ),
        .\len_cnt_reg[7]_1 (\len_cnt_reg[7]_1 ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(m_axi_gmem_WREADY_0),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(mem_reg),
        .p_7_in(p_7_in),
        .req_en1(req_en1),
        .s_ready_t_reg(load_p2));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flying_req_reg_1),
        .Q(flying_req_reg_0),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(Q[0]),
        .O(\last_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \last_cnt[6]_i_2 
       (.I0(m_axi_gmem_WREADY),
        .I1(flying_req_reg_0),
        .I2(Q[4]),
        .I3(last_cnt_reg[6]),
        .I4(last_cnt_reg[5]),
        .I5(data_fifo_n_80),
        .O(p_7_in));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[5] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(D[4]),
        .Q(last_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[6] 
       (.C(ap_clk),
        .CE(data_fifo_n_84),
        .D(D[5]),
        .Q(last_cnt_reg[6]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(last_cnt_reg[6]),
        .I1(last_cnt_reg[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[4]),
        .I1(last_cnt_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized5 req_fifo
       (.Q({last_cnt_reg,Q[4:1]}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (\dout_reg[0]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0]_1 ),
        .\dout_reg[3] (s_ready_t_reg),
        .\dout_reg[3]_0 (m_axi_gmem_WREADY_0),
        .\dout_reg[69] ({req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71}),
        .\dout_reg[69]_0 (\dout_reg[69] ),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_2),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .req_en1(req_en1),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71}),
        .E(load_p2),
        .Q(\FSM_sequential_state_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[69]_0 (\data_p1_reg[69] ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .\state_reg[0]_0 (dout_vld_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_write
   (\dout_reg[0] ,
    s_ready_t_reg,
    dout_vld_reg,
    full_n_reg,
    s_ready_t_reg_0,
    dout_vld_reg_0,
    full_n_reg_0,
    dout_vld_reg_1,
    full_n_reg_1,
    flying_req_reg,
    s_ready_t_reg_1,
    dout_vld_reg_2,
    full_n_reg_2,
    WVALID_Dummy_reg_0,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    in,
    ap_rst_n_inv_reg,
    Q,
    p_7_in,
    \sect_len_buf_reg[7]_0 ,
    E,
    \could_multi_bursts.sect_handling_reg_1 ,
    empty_n_reg,
    next_burst,
    data_buf,
    dout_vld_reg_3,
    dout_vld_reg_4,
    \FSM_sequential_state_reg[1] ,
    \state_reg[0] ,
    empty_n_reg_0,
    empty_n_reg_1,
    m_axi_gmem_WREADY_0,
    dout_vld_reg_5,
    \FSM_sequential_state_reg[1]_0 ,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    data_en__5,
    empty_n_reg_2,
    \FSM_sequential_state_reg[1]_1 ,
    ap_rst_n_inv_reg_0,
    \data_p1_reg[69] ,
    ap_clk,
    ap_rst_n_inv,
    s_ready_t_reg_2,
    dout_vld_reg_6,
    s_ready_t_reg_3,
    dout_vld_reg_7,
    dout_vld_reg_8,
    flying_req_reg_0,
    s_ready_t_reg_4,
    dout_vld_reg_9,
    WVALID_Dummy_reg_1,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    \could_multi_bursts.sect_handling_reg_2 ,
    WLAST_Dummy_reg_0,
    \len_cnt_reg[7]_0 ,
    push_1,
    mem_reg,
    \FSM_sequential_state_reg[1]_2 ,
    \state_reg[1] ,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    m_axi_gmem_BVALID,
    D,
    \dout_reg[71] ,
    \data_p2_reg[3] );
  output \dout_reg[0] ;
  output s_ready_t_reg;
  output dout_vld_reg;
  output full_n_reg;
  output s_ready_t_reg_0;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output dout_vld_reg_1;
  output full_n_reg_1;
  output flying_req_reg;
  output s_ready_t_reg_1;
  output dout_vld_reg_2;
  output full_n_reg_2;
  output WVALID_Dummy_reg_0;
  output \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  output wreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]in;
  output ap_rst_n_inv_reg;
  output [72:0]Q;
  output p_7_in;
  output \sect_len_buf_reg[7]_0 ;
  output [0:0]E;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output empty_n_reg;
  output next_burst;
  output data_buf;
  output [0:0]dout_vld_reg_3;
  output dout_vld_reg_4;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output [0:0]\state_reg[0] ;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output m_axi_gmem_WREADY_0;
  output dout_vld_reg_5;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output data_en__5;
  output empty_n_reg_2;
  output [1:0]\FSM_sequential_state_reg[1]_1 ;
  output ap_rst_n_inv_reg_0;
  output [66:0]\data_p1_reg[69] ;
  input ap_clk;
  input ap_rst_n_inv;
  input s_ready_t_reg_2;
  input dout_vld_reg_6;
  input s_ready_t_reg_3;
  input dout_vld_reg_7;
  input dout_vld_reg_8;
  input flying_req_reg_0;
  input s_ready_t_reg_4;
  input dout_vld_reg_9;
  input WVALID_Dummy_reg_1;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input \could_multi_bursts.sect_handling_reg_2 ;
  input WLAST_Dummy_reg_0;
  input \len_cnt_reg[7]_0 ;
  input push_1;
  input mem_reg;
  input \FSM_sequential_state_reg[1]_2 ;
  input \state_reg[1] ;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_BVALID;
  input [62:0]D;
  input [71:0]\dout_reg[71] ;
  input [0:0]\data_p2_reg[3] ;

  wire [62:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire [1:0]\FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire [72:0]Q;
  wire WLAST_Dummy_reg_0;
  wire WVALID_Dummy_reg_0;
  wire WVALID_Dummy_reg_1;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_rst_n_inv_reg_0;
  wire [63:3]awaddr_tmp0;
  wire [5:0]awlen_tmp;
  wire [5:0]beat_len;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire [63:3]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[9]_i_10_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_6_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_7_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_8_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_9_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_7 ;
  wire [5:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_buf;
  wire data_en__5;
  wire [66:0]\data_p1_reg[69] ;
  wire [0:0]\data_p2_reg[3] ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [71:0]\dout_reg[71] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire [0:0]dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire dout_vld_reg_5;
  wire dout_vld_reg_6;
  wire dout_vld_reg_7;
  wire dout_vld_reg_8;
  wire dout_vld_reg_9;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire \end_addr[10]_i_2_n_0 ;
  wire \end_addr[10]_i_3_n_0 ;
  wire \end_addr[10]_i_4_n_0 ;
  wire \end_addr[10]_i_5_n_0 ;
  wire \end_addr[10]_i_6_n_0 ;
  wire \end_addr[10]_i_7_n_0 ;
  wire \end_addr[10]_i_8_n_0 ;
  wire \end_addr[10]_i_9_n_0 ;
  wire \end_addr[18]_i_2_n_0 ;
  wire \end_addr[18]_i_3_n_0 ;
  wire \end_addr[18]_i_4_n_0 ;
  wire \end_addr[18]_i_5_n_0 ;
  wire \end_addr[18]_i_6_n_0 ;
  wire \end_addr[18]_i_7_n_0 ;
  wire \end_addr[18]_i_8_n_0 ;
  wire \end_addr[18]_i_9_n_0 ;
  wire \end_addr[26]_i_2_n_0 ;
  wire \end_addr[26]_i_3_n_0 ;
  wire \end_addr[26]_i_4_n_0 ;
  wire \end_addr[26]_i_5_n_0 ;
  wire \end_addr[26]_i_6_n_0 ;
  wire \end_addr[26]_i_7_n_0 ;
  wire \end_addr[26]_i_8_n_0 ;
  wire \end_addr[26]_i_9_n_0 ;
  wire \end_addr[34]_i_2_n_0 ;
  wire \end_addr[34]_i_3_n_0 ;
  wire \end_addr[34]_i_4_n_0 ;
  wire \end_addr[34]_i_5_n_0 ;
  wire \end_addr[34]_i_6_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_10;
  wire fifo_burst_n_12;
  wire fifo_burst_n_3;
  wire fifo_burst_n_6;
  wire fifo_burst_n_7;
  wire fifo_burst_n_9;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_i_5_n_0;
  wire first_sect_carry__0_i_6_n_0;
  wire first_sect_carry__0_i_7_n_0;
  wire first_sect_carry__0_i_8_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_i_5_n_0;
  wire first_sect_carry_i_6_n_0;
  wire first_sect_carry_i_7_n_0;
  wire first_sect_carry_i_8_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire [0:0]in;
  wire [4:1]last_cnt_reg;
  wire [0:0]last_cnt_reg__0;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_i_5_n_0;
  wire last_sect_carry__0_i_6_n_0;
  wire last_sect_carry__0_i_7_n_0;
  wire last_sect_carry__0_i_8_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_i_5_n_0;
  wire last_sect_carry_i_6_n_0;
  wire last_sect_carry_i_7_n_0;
  wire last_sect_carry_i_8_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire \len_cnt[7]_i_5_n_0 ;
  wire [7:0]len_cnt_reg;
  wire \len_cnt_reg[7]_0 ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WREADY_0;
  wire m_axi_gmem_WVALID;
  wire mem_reg;
  wire next_burst;
  wire [7:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_14_in;
  wire p_18_in;
  wire [3:3]p_1_in;
  wire [63:3]p_1_out;
  wire p_7_in;
  wire push;
  wire push_1;
  wire rs_wreq_n_1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_19;
  wire rs_wreq_n_2;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire s_ready_t_reg_3;
  wire s_ready_t_reg_4;
  wire [63:3]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_2_n_0 ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[1] ;
  wire wreq_handling_reg_0;
  wire wreq_throttle_n_10;
  wire wreq_throttle_n_102;
  wire wreq_throttle_n_11;
  wire wreq_throttle_n_6;
  wire wreq_throttle_n_7;
  wire wreq_throttle_n_8;
  wire wreq_throttle_n_9;
  wire wreq_valid;
  wire [7:5]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[9]_i_2_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(WLAST_Dummy_reg_0),
        .Q(in),
        .R(ap_rst_n_inv));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(WVALID_Dummy_reg_1),
        .Q(WVALID_Dummy_reg_0),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(p_1_in),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_58),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[10]),
        .O(p_1_out[10]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[11]),
        .O(p_1_out[11]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[12]),
        .O(p_1_out[12]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[13]),
        .O(p_1_out[13]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[14]),
        .O(p_1_out[14]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[15]),
        .O(p_1_out[15]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[16]),
        .O(p_1_out[16]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[17]),
        .O(p_1_out[17]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[18]),
        .O(p_1_out[18]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[19]),
        .O(p_1_out[19]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[20]),
        .O(p_1_out[20]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[21]),
        .O(p_1_out[21]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[22]),
        .O(p_1_out[22]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[23]),
        .O(p_1_out[23]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[24]),
        .O(p_1_out[24]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[25]),
        .O(p_1_out[25]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[26]),
        .O(p_1_out[26]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[27]),
        .O(p_1_out[27]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[28]),
        .O(p_1_out[28]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[29]),
        .O(p_1_out[29]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[30]),
        .O(p_1_out[30]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[31]),
        .O(p_1_out[31]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[32]),
        .O(p_1_out[32]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[33]),
        .O(p_1_out[33]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[34]),
        .O(p_1_out[34]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[35]),
        .O(p_1_out[35]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[36]),
        .O(p_1_out[36]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[37]),
        .O(p_1_out[37]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[38]),
        .O(p_1_out[38]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[39]),
        .O(p_1_out[39]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[3]),
        .O(p_1_out[3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[40]),
        .O(p_1_out[40]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[41]),
        .O(p_1_out[41]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[42]),
        .O(p_1_out[42]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[43]),
        .O(p_1_out[43]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[44]),
        .O(p_1_out[44]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[45]),
        .O(p_1_out[45]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[46]),
        .O(p_1_out[46]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[47]),
        .O(p_1_out[47]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[48]),
        .O(p_1_out[48]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[49]),
        .O(p_1_out[49]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[4]),
        .O(p_1_out[4]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[50]),
        .O(p_1_out[50]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[51]),
        .O(p_1_out[51]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[52]),
        .O(p_1_out[52]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[53]),
        .O(p_1_out[53]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[54]),
        .O(p_1_out[54]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[55]),
        .O(p_1_out[55]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[56]),
        .O(p_1_out[56]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[57]),
        .O(p_1_out[57]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[58]),
        .O(p_1_out[58]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[59]),
        .O(p_1_out[59]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[5]),
        .O(p_1_out[5]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[60]),
        .O(p_1_out[60]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[61]),
        .O(p_1_out[61]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[62]),
        .O(p_1_out[62]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[63]),
        .O(p_1_out[63]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[6]),
        .O(p_1_out[6]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[7]),
        .O(p_1_out[7]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[8]),
        .O(p_1_out[8]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[9]),
        .O(p_1_out[9]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \could_multi_bursts.awaddr_buf[9]_i_10 
       (.I0(\could_multi_bursts.awlen_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.awaddr_buf[9]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [9]),
        .I1(\could_multi_bursts.awaddr_buf[9]_i_10_n_0 ),
        .I2(\could_multi_bursts.awlen_buf [5]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[9]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [8]),
        .I1(\could_multi_bursts.awlen_buf [5]),
        .I2(\could_multi_bursts.awaddr_buf[9]_i_10_n_0 ),
        .O(\could_multi_bursts.awaddr_buf[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [7]),
        .I1(\could_multi_bursts.awlen_buf [4]),
        .I2(\could_multi_bursts.awlen_buf [3]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [0]),
        .I5(\could_multi_bursts.awlen_buf [2]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_6 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[9]_i_7 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[9]_i_8 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[9]_i_9 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_9_n_0 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\could_multi_bursts.awaddr_buf [11:10]}),
        .O(awaddr_tmp0[17:10]),
        .S(\could_multi_bursts.awaddr_buf [17:10]));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[25:18]),
        .S(\could_multi_bursts.awaddr_buf [25:18]));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[33]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[33:26]),
        .S(\could_multi_bursts.awaddr_buf [33:26]));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[41]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[41:34]),
        .S(\could_multi_bursts.awaddr_buf [41:34]));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[49]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[49:42]),
        .S(\could_multi_bursts.awaddr_buf [49:42]));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[57]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[57:50]),
        .S(\could_multi_bursts.awaddr_buf [57:50]));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED [7:5],\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED [7:6],awaddr_tmp0[63:58]}),
        .S({1'b0,1'b0,\could_multi_bursts.awaddr_buf [63:58]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[9]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_7 }),
        .DI({\could_multi_bursts.awaddr_buf [9:3],1'b0}),
        .O({awaddr_tmp0[9:3],\NLW_could_multi_bursts.awaddr_buf_reg[9]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[9]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_5_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_6_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_7_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_8_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_9_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(awlen_tmp[4]),
        .Q(\could_multi_bursts.awlen_buf [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(awlen_tmp[5]),
        .Q(\could_multi_bursts.awlen_buf [5]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.loop_cnt[2]_i_3_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(fifo_burst_n_7));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(fifo_burst_n_7));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.loop_cnt[2]_i_3_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(fifo_burst_n_7));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_reg_2 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_2 
       (.I0(rs_wreq_n_113),
        .I1(rs_wreq_n_58),
        .O(\end_addr[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_3 
       (.I0(rs_wreq_n_114),
        .I1(rs_wreq_n_58),
        .O(\end_addr[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_4 
       (.I0(rs_wreq_n_115),
        .I1(rs_wreq_n_58),
        .O(\end_addr[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_5 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_58),
        .O(\end_addr[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_6 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_58),
        .O(\end_addr[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_7 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_58),
        .O(\end_addr[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_8 
       (.I0(rs_wreq_n_119),
        .I1(rs_wreq_n_58),
        .O(\end_addr[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_9 
       (.I0(rs_wreq_n_120),
        .I1(p_1_in),
        .O(\end_addr[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_2 
       (.I0(rs_wreq_n_105),
        .I1(rs_wreq_n_58),
        .O(\end_addr[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_3 
       (.I0(rs_wreq_n_106),
        .I1(rs_wreq_n_58),
        .O(\end_addr[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_4 
       (.I0(rs_wreq_n_107),
        .I1(rs_wreq_n_58),
        .O(\end_addr[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_5 
       (.I0(rs_wreq_n_108),
        .I1(rs_wreq_n_58),
        .O(\end_addr[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_6 
       (.I0(rs_wreq_n_109),
        .I1(rs_wreq_n_58),
        .O(\end_addr[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_7 
       (.I0(rs_wreq_n_110),
        .I1(rs_wreq_n_58),
        .O(\end_addr[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_8 
       (.I0(rs_wreq_n_111),
        .I1(rs_wreq_n_58),
        .O(\end_addr[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_9 
       (.I0(rs_wreq_n_112),
        .I1(rs_wreq_n_58),
        .O(\end_addr[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_2 
       (.I0(rs_wreq_n_97),
        .I1(rs_wreq_n_58),
        .O(\end_addr[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_3 
       (.I0(rs_wreq_n_98),
        .I1(rs_wreq_n_58),
        .O(\end_addr[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_4 
       (.I0(rs_wreq_n_99),
        .I1(rs_wreq_n_58),
        .O(\end_addr[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_5 
       (.I0(rs_wreq_n_100),
        .I1(rs_wreq_n_58),
        .O(\end_addr[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_6 
       (.I0(rs_wreq_n_101),
        .I1(rs_wreq_n_58),
        .O(\end_addr[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_7 
       (.I0(rs_wreq_n_102),
        .I1(rs_wreq_n_58),
        .O(\end_addr[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_8 
       (.I0(rs_wreq_n_103),
        .I1(rs_wreq_n_58),
        .O(\end_addr[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_9 
       (.I0(rs_wreq_n_104),
        .I1(rs_wreq_n_58),
        .O(\end_addr[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_2 
       (.I0(rs_wreq_n_92),
        .I1(rs_wreq_n_58),
        .O(\end_addr[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_3 
       (.I0(rs_wreq_n_93),
        .I1(rs_wreq_n_58),
        .O(\end_addr[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_4 
       (.I0(rs_wreq_n_94),
        .I1(rs_wreq_n_58),
        .O(\end_addr[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_5 
       (.I0(rs_wreq_n_95),
        .I1(rs_wreq_n_58),
        .O(\end_addr[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_6 
       (.I0(rs_wreq_n_96),
        .I1(rs_wreq_n_58),
        .O(\end_addr[34]_i_6_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_174),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_173),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_181),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_180),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_130),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_129),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_128),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_127),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_126),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_125),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_179),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_124),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_123),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_122),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_121),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_178),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_177),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_176),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_175),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized4 fifo_burst
       (.CO(first_sect),
        .E(fifo_burst_n_9),
        .Q(wreq_valid),
        .SR(fifo_burst_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg),
        .ap_rst_n_inv_reg_0(fifo_burst_n_12),
        .\could_multi_bursts.awlen_buf_reg[5] ({\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.awlen_buf_reg[5]_0 ({\could_multi_bursts.loop_cnt_reg_n_0_[2] ,\could_multi_bursts.loop_cnt_reg_n_0_[1] ,\could_multi_bursts.loop_cnt_reg_n_0_[0] }),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_3),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_burst_n_7),
        .\could_multi_bursts.sect_handling_reg_1 (\could_multi_bursts.sect_handling_reg_1 ),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_burst_n_10),
        .\could_multi_bursts.sect_handling_reg_3 (p_14_in),
        .data_buf(data_buf),
        .\dout_reg[0] (len_cnt_reg),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_3),
        .dout_vld_reg_2(dout_vld_reg_4),
        .dout_vld_reg_3(dout_vld_reg_6),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(E),
        .in(awlen_tmp),
        .\len_cnt_reg[0] (p_18_in),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.sect_handling_reg_0 ),
        .\mOutPtr_reg[0]_1 (full_n_reg_0),
        .\mOutPtr_reg[0]_2 (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .\mOutPtr_reg[0]_3 (full_n_reg_2),
        .\mOutPtr_reg[0]_4 (mem_reg),
        .mem_reg(\len_cnt_reg[7]_0 ),
        .mem_reg_0(WVALID_Dummy_reg_0),
        .mem_reg_1(full_n_reg_1),
        .next_burst(next_burst),
        .push_1(push_1),
        .\sect_addr_buf_reg[3] (wreq_handling_reg_0),
        .\sect_len_buf_reg[7] (\sect_len_buf_reg[7]_0 ),
        .sel(push),
        .\start_addr_reg[63] (last_sect));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1_1 fifo_resp
       (.Q(\state_reg[0] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (\sect_len_buf_reg[7]_0 ),
        .\dout_reg[0]_1 (last_sect_buf_reg_n_0),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .dout_vld_reg_0(dout_vld_reg_2),
        .dout_vld_reg_1(dout_vld_reg_9),
        .empty_n_reg_0(empty_n_reg_0),
        .full_n_reg_0(full_n_reg_2),
        .full_n_reg_1(E),
        .\mOutPtr_reg[0]_0 (\state_reg[1] ),
        .sel(push));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0,first_sect_carry_i_5_n_0,first_sect_carry_i_6_n_0,first_sect_carry_i_7_n_0,first_sect_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0,first_sect_carry__0_i_5_n_0,first_sect_carry__0_i_6_n_0,first_sect_carry__0_i_7_n_0,first_sect_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in_0[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in_0[45]),
        .I4(p_0_in_0[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in_0[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in_0[42]),
        .I4(p_0_in_0[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in_0[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(p_0_in_0[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in_0[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_0[36]),
        .I4(p_0_in_0[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in_0[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(p_0_in_0[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in_0[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(p_0_in_0[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in_0[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(p_0_in_0[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(first_sect_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in_0[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_0[24]),
        .I4(p_0_in_0[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(first_sect_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in_0[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(p_0_in_0[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in_0[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in_0[21]),
        .I4(p_0_in_0[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_0[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(p_0_in_0[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_0[15]),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(p_0_in_0[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_8_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0,last_sect_carry_i_5_n_0,last_sect_carry_i_6_n_0,last_sect_carry_i_7_n_0,last_sect_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0,last_sect_carry__0_i_5_n_0,last_sect_carry__0_i_6_n_0,last_sect_carry__0_i_7_n_0,last_sect_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_wreq_n_1,rs_wreq_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_5_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_5_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_5 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_5_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_12));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_12));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_12));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_12));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_12));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_12));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_12));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(last_cnt_reg__0),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,last_cnt_reg,wreq_throttle_n_102}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,1'b0,wreq_throttle_n_6,wreq_throttle_n_7,wreq_throttle_n_8,wreq_throttle_n_9,wreq_throttle_n_10,wreq_throttle_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1]_1 ),
        .Q(\state_reg[0] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .s_ready_t_reg_0(s_ready_t_reg_1),
        .s_ready_t_reg_1(s_ready_t_reg_4),
        .\state_reg[1]_0 (\state_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice rs_wreq
       (.D({rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57}),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state_reg[1]_2 ),
        .\FSM_sequential_state_reg[1]_2 (\could_multi_bursts.sect_handling_reg_1 ),
        .Q(p_0_in0_in[51:48]),
        .S({rs_wreq_n_1,rs_wreq_n_2}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[63]_0 ({rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_58,p_1_in,rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120}),
        .\data_p2_reg[3]_0 (\data_p2_reg[3] ),
        .\data_p2_reg[68]_0 (D),
        .\end_addr_reg[10] ({\end_addr[10]_i_2_n_0 ,\end_addr[10]_i_3_n_0 ,\end_addr[10]_i_4_n_0 ,\end_addr[10]_i_5_n_0 ,\end_addr[10]_i_6_n_0 ,\end_addr[10]_i_7_n_0 ,\end_addr[10]_i_8_n_0 ,\end_addr[10]_i_9_n_0 }),
        .\end_addr_reg[18] ({\end_addr[18]_i_2_n_0 ,\end_addr[18]_i_3_n_0 ,\end_addr[18]_i_4_n_0 ,\end_addr[18]_i_5_n_0 ,\end_addr[18]_i_6_n_0 ,\end_addr[18]_i_7_n_0 ,\end_addr[18]_i_8_n_0 ,\end_addr[18]_i_9_n_0 }),
        .\end_addr_reg[26] ({\end_addr[26]_i_2_n_0 ,\end_addr[26]_i_3_n_0 ,\end_addr[26]_i_4_n_0 ,\end_addr[26]_i_5_n_0 ,\end_addr[26]_i_6_n_0 ,\end_addr[26]_i_7_n_0 ,\end_addr[26]_i_8_n_0 ,\end_addr[26]_i_9_n_0 }),
        .\end_addr_reg[34] ({\end_addr[34]_i_2_n_0 ,\end_addr[34]_i_3_n_0 ,\end_addr[34]_i_4_n_0 ,\end_addr[34]_i_5_n_0 ,\end_addr[34]_i_6_n_0 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_2),
        .sect_cnt0(sect_cnt0),
        .\state_reg[0]_0 (wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_burst_n_6));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_burst_n_6));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_burst_n_6));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_burst_n_6));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_burst_n_6));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_burst_n_6));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_burst_n_6));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_burst_n_6));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_burst_n_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] ,\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] ,\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] ,\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] ,\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_57),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_56),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_9),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_0_[3] ),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\end_addr_reg_n_0_[4] ),
        .I2(beat_len[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\end_addr_reg_n_0_[5] ),
        .I2(beat_len[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\end_addr_reg_n_0_[6] ),
        .I2(beat_len[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\end_addr_reg_n_0_[7] ),
        .I2(beat_len[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\end_addr_reg_n_0_[8] ),
        .I2(beat_len[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\end_addr_reg_n_0_[9] ),
        .I2(beat_len[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\end_addr_reg_n_0_[10] ),
        .I2(beat_len[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_2 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\end_addr_reg_n_0_[11] ),
        .I2(beat_len[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_3),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_3),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_3),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_3),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_3),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_3),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_3),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_3),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_3),
        .D(\sect_len_buf[8]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_113),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_112),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_111),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_110),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_109),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_108),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_107),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_106),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_105),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_104),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_103),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_102),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_101),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_100),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_99),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_98),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_97),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_96),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_95),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_94),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_93),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_92),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_91),
        .Q(p_0_in_0[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_90),
        .Q(p_0_in_0[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_89),
        .Q(p_0_in_0[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_88),
        .Q(p_0_in_0[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_87),
        .Q(p_0_in_0[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_86),
        .Q(p_0_in_0[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_85),
        .Q(p_0_in_0[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_84),
        .Q(p_0_in_0[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_120),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_83),
        .Q(p_0_in_0[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_82),
        .Q(p_0_in_0[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_81),
        .Q(p_0_in_0[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_80),
        .Q(p_0_in_0[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_79),
        .Q(p_0_in_0[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_78),
        .Q(p_0_in_0[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_77),
        .Q(p_0_in_0[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_76),
        .Q(p_0_in_0[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_75),
        .Q(p_0_in_0[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_74),
        .Q(p_0_in_0[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_119),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_73),
        .Q(p_0_in_0[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_72),
        .Q(p_0_in_0[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_71),
        .Q(p_0_in_0[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_70),
        .Q(p_0_in_0[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_69),
        .Q(p_0_in_0[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_68),
        .Q(p_0_in_0[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_67),
        .Q(p_0_in_0[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_66),
        .Q(p_0_in_0[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_65),
        .Q(p_0_in_0[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_64),
        .Q(p_0_in_0[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_118),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_63),
        .Q(p_0_in_0[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_62),
        .Q(p_0_in_0[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_61),
        .Q(p_0_in_0[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_60),
        .Q(p_0_in_0[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_117),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_116),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_115),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_114),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_10),
        .Q(wreq_handling_reg_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_throttle wreq_throttle
       (.D({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .DI(wreq_throttle_n_102),
        .E(p_18_in),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1]_0 ),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .S({wreq_throttle_n_6,wreq_throttle_n_7,wreq_throttle_n_8,wreq_throttle_n_9,wreq_throttle_n_10,wreq_throttle_n_11}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg_0),
        .data_en__5(data_en__5),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_0 ),
        .\dout_reg[0]_0 (full_n_reg_2),
        .\dout_reg[0]_1 (full_n_reg),
        .\dout_reg[69] ({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\dout_reg[72] (Q),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(dout_vld_reg_5),
        .dout_vld_reg_2(dout_vld_reg_7),
        .dout_vld_reg_3(dout_vld_reg_8),
        .empty_n_reg(empty_n_reg_1),
        .empty_n_reg_0(empty_n_reg_2),
        .flying_req_reg_0(flying_req_reg),
        .flying_req_reg_1(flying_req_reg_0),
        .full_n_reg(full_n_reg_0),
        .full_n_reg_0(full_n_reg_1),
        .in({in,\dout_reg[71] }),
        .\len_cnt_reg[7] (WVALID_Dummy_reg_0),
        .\len_cnt_reg[7]_0 (dout_vld_reg),
        .\len_cnt_reg[7]_1 (\len_cnt_reg[7]_0 ),
        .\mOutPtr_reg[1] (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(m_axi_gmem_WREADY_0),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(mem_reg),
        .p_7_in(p_7_in),
        .s_ready_t_reg(s_ready_t_reg_0),
        .s_ready_t_reg_0(s_ready_t_reg_3),
        .sel(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    s_axis_TVALID_int_regslice,
    \B_V_data_1_payload_B_reg[63]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY,
    Q,
    s_axis_TVALID,
    s_axis_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output s_axis_TVALID_int_regslice;
  output [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY;
  input [0:0]Q;
  input s_axis_TVALID;
  input [63:0]s_axis_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[32] ;
  wire \B_V_data_1_payload_A_reg_n_0_[33] ;
  wire \B_V_data_1_payload_A_reg_n_0_[34] ;
  wire \B_V_data_1_payload_A_reg_n_0_[35] ;
  wire \B_V_data_1_payload_A_reg_n_0_[36] ;
  wire \B_V_data_1_payload_A_reg_n_0_[37] ;
  wire \B_V_data_1_payload_A_reg_n_0_[38] ;
  wire \B_V_data_1_payload_A_reg_n_0_[39] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[40] ;
  wire \B_V_data_1_payload_A_reg_n_0_[41] ;
  wire \B_V_data_1_payload_A_reg_n_0_[42] ;
  wire \B_V_data_1_payload_A_reg_n_0_[43] ;
  wire \B_V_data_1_payload_A_reg_n_0_[44] ;
  wire \B_V_data_1_payload_A_reg_n_0_[45] ;
  wire \B_V_data_1_payload_A_reg_n_0_[46] ;
  wire \B_V_data_1_payload_A_reg_n_0_[47] ;
  wire \B_V_data_1_payload_A_reg_n_0_[48] ;
  wire \B_V_data_1_payload_A_reg_n_0_[49] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[50] ;
  wire \B_V_data_1_payload_A_reg_n_0_[51] ;
  wire \B_V_data_1_payload_A_reg_n_0_[52] ;
  wire \B_V_data_1_payload_A_reg_n_0_[53] ;
  wire \B_V_data_1_payload_A_reg_n_0_[54] ;
  wire \B_V_data_1_payload_A_reg_n_0_[55] ;
  wire \B_V_data_1_payload_A_reg_n_0_[56] ;
  wire \B_V_data_1_payload_A_reg_n_0_[57] ;
  wire \B_V_data_1_payload_A_reg_n_0_[58] ;
  wire \B_V_data_1_payload_A_reg_n_0_[59] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[60] ;
  wire \B_V_data_1_payload_A_reg_n_0_[61] ;
  wire \B_V_data_1_payload_A_reg_n_0_[62] ;
  wire \B_V_data_1_payload_A_reg_n_0_[63] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[32] ;
  wire \B_V_data_1_payload_B_reg_n_0_[33] ;
  wire \B_V_data_1_payload_B_reg_n_0_[34] ;
  wire \B_V_data_1_payload_B_reg_n_0_[35] ;
  wire \B_V_data_1_payload_B_reg_n_0_[36] ;
  wire \B_V_data_1_payload_B_reg_n_0_[37] ;
  wire \B_V_data_1_payload_B_reg_n_0_[38] ;
  wire \B_V_data_1_payload_B_reg_n_0_[39] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[40] ;
  wire \B_V_data_1_payload_B_reg_n_0_[41] ;
  wire \B_V_data_1_payload_B_reg_n_0_[42] ;
  wire \B_V_data_1_payload_B_reg_n_0_[43] ;
  wire \B_V_data_1_payload_B_reg_n_0_[44] ;
  wire \B_V_data_1_payload_B_reg_n_0_[45] ;
  wire \B_V_data_1_payload_B_reg_n_0_[46] ;
  wire \B_V_data_1_payload_B_reg_n_0_[47] ;
  wire \B_V_data_1_payload_B_reg_n_0_[48] ;
  wire \B_V_data_1_payload_B_reg_n_0_[49] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[50] ;
  wire \B_V_data_1_payload_B_reg_n_0_[51] ;
  wire \B_V_data_1_payload_B_reg_n_0_[52] ;
  wire \B_V_data_1_payload_B_reg_n_0_[53] ;
  wire \B_V_data_1_payload_B_reg_n_0_[54] ;
  wire \B_V_data_1_payload_B_reg_n_0_[55] ;
  wire \B_V_data_1_payload_B_reg_n_0_[56] ;
  wire \B_V_data_1_payload_B_reg_n_0_[57] ;
  wire \B_V_data_1_payload_B_reg_n_0_[58] ;
  wire \B_V_data_1_payload_B_reg_n_0_[59] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[60] ;
  wire \B_V_data_1_payload_B_reg_n_0_[61] ;
  wire \B_V_data_1_payload_B_reg_n_0_[62] ;
  wire \B_V_data_1_payload_B_reg_n_0_[63] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_rd_reg_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TVALID;
  wire s_axis_TVALID_int_regslice;

  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[33]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[34]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[36]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[37]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[38]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[39]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[40]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[41]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[42]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[43]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[44]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[45]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[46]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[47]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[48]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[49]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[50]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[51]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[52]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[53]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[54]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[55]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[56]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[57]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[58]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[59]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [59]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[60]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[61]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[62]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [62]));
  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__0 
       (.I0(s_axis_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[63]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [63]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 [9]));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[48]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[49]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[50]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[51]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[52]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[53]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[54]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[55]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[56]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[57]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[58]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[59]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[60]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[61]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[62]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[63]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(s_axis_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[48]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[49]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[50]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[51]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[52]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[53]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[54]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[55]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[56]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[57]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[58]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[59]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[60]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[61]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[62]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[63]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(Q),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY),
        .I2(s_axis_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_0),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel_rd_reg_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(s_axis_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5454545404444444)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n_inv),
        .I1(s_axis_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY),
        .I4(Q),
        .I5(s_axis_TVALID),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF555FDDD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(s_axis_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY),
        .I3(Q),
        .I4(s_axis_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(s_axis_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_regslice_both_0
   (\B_V_data_1_state_reg[1]_0 ,
    empty_23_nbread_fu_132_p5_0,
    E,
    full_n_reg,
    grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg_reg,
    s_axis_TREADY_int_regslice__2,
    \ap_CS_fsm_reg[3] ,
    full_n_reg_0,
    D,
    \tmp_data_V_1_fu_90_reg[63] ,
    DI,
    S,
    \ap_CS_fsm_reg[3]_0 ,
    ap_rst_n_inv,
    ap_clk,
    reset_0_data_reg,
    Q,
    CO,
    ap_NS_fsm1,
    \written_1_data_reg_reg[0] ,
    ap_start,
    p_9_in,
    written_1_vld_reg_reg,
    s_axis_TVALID_int_regslice,
    ap_enable_reg_pp0_iter0,
    gmem_AWREADY,
    \i_V_fu_94_reg[63] ,
    p_vld_reg_338,
    gmem_WREADY,
    ap_enable_reg_pp0_iter2,
    p_vld_reg_338_pp0_iter1_reg,
    p_vld_reg_338_pp0_iter6_reg,
    \ap_CS_fsm[3]_i_2 ,
    gmem_BVALID,
    \tmp_data_V_1_fu_90_reg[63]_0 ,
    icmp_ln1073_fu_221_p2_carry__2,
    out,
    \tmp_data_V_3_reg_342_reg[63] ,
    \B_V_data_1_payload_B_reg[63]_0 );
  output \B_V_data_1_state_reg[1]_0 ;
  output empty_23_nbread_fu_132_p5_0;
  output [0:0]E;
  output full_n_reg;
  output grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg_reg;
  output s_axis_TREADY_int_regslice__2;
  output \ap_CS_fsm_reg[3] ;
  output full_n_reg_0;
  output [63:0]D;
  output [63:0]\tmp_data_V_1_fu_90_reg[63] ;
  output [7:0]DI;
  output [7:0]S;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input reset_0_data_reg;
  input [0:0]Q;
  input [0:0]CO;
  input ap_NS_fsm1;
  input [1:0]\written_1_data_reg_reg[0] ;
  input ap_start;
  input p_9_in;
  input [0:0]written_1_vld_reg_reg;
  input s_axis_TVALID_int_regslice;
  input ap_enable_reg_pp0_iter0;
  input gmem_AWREADY;
  input \i_V_fu_94_reg[63] ;
  input p_vld_reg_338;
  input gmem_WREADY;
  input ap_enable_reg_pp0_iter2;
  input p_vld_reg_338_pp0_iter1_reg;
  input p_vld_reg_338_pp0_iter6_reg;
  input \ap_CS_fsm[3]_i_2 ;
  input gmem_BVALID;
  input [63:0]\tmp_data_V_1_fu_90_reg[63]_0 ;
  input [15:0]icmp_ln1073_fu_221_p2_carry__2;
  input [15:0]out;
  input [63:0]\tmp_data_V_3_reg_342_reg[63] ;
  input [63:0]\B_V_data_1_payload_B_reg[63]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[32] ;
  wire \B_V_data_1_payload_A_reg_n_0_[33] ;
  wire \B_V_data_1_payload_A_reg_n_0_[34] ;
  wire \B_V_data_1_payload_A_reg_n_0_[35] ;
  wire \B_V_data_1_payload_A_reg_n_0_[36] ;
  wire \B_V_data_1_payload_A_reg_n_0_[37] ;
  wire \B_V_data_1_payload_A_reg_n_0_[38] ;
  wire \B_V_data_1_payload_A_reg_n_0_[39] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[40] ;
  wire \B_V_data_1_payload_A_reg_n_0_[41] ;
  wire \B_V_data_1_payload_A_reg_n_0_[42] ;
  wire \B_V_data_1_payload_A_reg_n_0_[43] ;
  wire \B_V_data_1_payload_A_reg_n_0_[44] ;
  wire \B_V_data_1_payload_A_reg_n_0_[45] ;
  wire \B_V_data_1_payload_A_reg_n_0_[46] ;
  wire \B_V_data_1_payload_A_reg_n_0_[47] ;
  wire \B_V_data_1_payload_A_reg_n_0_[48] ;
  wire \B_V_data_1_payload_A_reg_n_0_[49] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[50] ;
  wire \B_V_data_1_payload_A_reg_n_0_[51] ;
  wire \B_V_data_1_payload_A_reg_n_0_[52] ;
  wire \B_V_data_1_payload_A_reg_n_0_[53] ;
  wire \B_V_data_1_payload_A_reg_n_0_[54] ;
  wire \B_V_data_1_payload_A_reg_n_0_[55] ;
  wire \B_V_data_1_payload_A_reg_n_0_[56] ;
  wire \B_V_data_1_payload_A_reg_n_0_[57] ;
  wire \B_V_data_1_payload_A_reg_n_0_[58] ;
  wire \B_V_data_1_payload_A_reg_n_0_[59] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[60] ;
  wire \B_V_data_1_payload_A_reg_n_0_[61] ;
  wire \B_V_data_1_payload_A_reg_n_0_[62] ;
  wire \B_V_data_1_payload_A_reg_n_0_[63] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[32] ;
  wire \B_V_data_1_payload_B_reg_n_0_[33] ;
  wire \B_V_data_1_payload_B_reg_n_0_[34] ;
  wire \B_V_data_1_payload_B_reg_n_0_[35] ;
  wire \B_V_data_1_payload_B_reg_n_0_[36] ;
  wire \B_V_data_1_payload_B_reg_n_0_[37] ;
  wire \B_V_data_1_payload_B_reg_n_0_[38] ;
  wire \B_V_data_1_payload_B_reg_n_0_[39] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[40] ;
  wire \B_V_data_1_payload_B_reg_n_0_[41] ;
  wire \B_V_data_1_payload_B_reg_n_0_[42] ;
  wire \B_V_data_1_payload_B_reg_n_0_[43] ;
  wire \B_V_data_1_payload_B_reg_n_0_[44] ;
  wire \B_V_data_1_payload_B_reg_n_0_[45] ;
  wire \B_V_data_1_payload_B_reg_n_0_[46] ;
  wire \B_V_data_1_payload_B_reg_n_0_[47] ;
  wire \B_V_data_1_payload_B_reg_n_0_[48] ;
  wire \B_V_data_1_payload_B_reg_n_0_[49] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[50] ;
  wire \B_V_data_1_payload_B_reg_n_0_[51] ;
  wire \B_V_data_1_payload_B_reg_n_0_[52] ;
  wire \B_V_data_1_payload_B_reg_n_0_[53] ;
  wire \B_V_data_1_payload_B_reg_n_0_[54] ;
  wire \B_V_data_1_payload_B_reg_n_0_[55] ;
  wire \B_V_data_1_payload_B_reg_n_0_[56] ;
  wire \B_V_data_1_payload_B_reg_n_0_[57] ;
  wire \B_V_data_1_payload_B_reg_n_0_[58] ;
  wire \B_V_data_1_payload_B_reg_n_0_[59] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[60] ;
  wire \B_V_data_1_payload_B_reg_n_0_[61] ;
  wire \B_V_data_1_payload_B_reg_n_0_[62] ;
  wire \B_V_data_1_payload_B_reg_n_0_[63] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [63:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]S;
  wire \ap_CS_fsm[3]_i_2 ;
  wire \ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n_inv;
  wire ap_start;
  wire empty_23_nbread_fu_132_p5_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg_reg;
  wire \i_V_fu_94_reg[63] ;
  wire [15:0]icmp_ln1073_fu_221_p2_carry__2;
  wire [15:0]out;
  wire p_9_in;
  wire p_vld_reg_338;
  wire p_vld_reg_338_pp0_iter1_reg;
  wire p_vld_reg_338_pp0_iter6_reg;
  wire reset_0_data_reg;
  wire s_axis_TREADY_int_regslice__2;
  wire s_axis_TVALID_int_regslice;
  wire [63:0]\tmp_data_V_1_fu_90_reg[63] ;
  wire [63:0]\tmp_data_V_1_fu_90_reg[63]_0 ;
  wire [63:0]\tmp_data_V_3_reg_342_reg[63] ;
  wire [1:0]\written_1_data_reg_reg[0] ;
  wire [0:0]written_1_vld_reg_reg;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1 
       (.I0(empty_23_nbread_fu_132_p5_0),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [32]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [33]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [34]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [35]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [36]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [37]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [38]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [39]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [40]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [41]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [42]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [43]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [44]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [45]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [46]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [47]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [48]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [49]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [50]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [51]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [52]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [53]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [54]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [55]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [56]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [57]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [58]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [59]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [60]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [61]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [62]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [63]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(empty_23_nbread_fu_132_p5_0),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [32]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [33]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [34]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [35]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [36]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [37]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [38]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [39]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [40]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [41]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [42]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [43]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [44]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [45]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [46]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [47]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [48]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [49]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [50]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [51]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [52]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [53]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [54]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [55]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [56]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [57]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [58]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [59]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [60]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [61]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [62]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [63]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(s_axis_TREADY_int_regslice__2),
        .I1(empty_23_nbread_fu_132_p5_0),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(s_axis_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h54540444)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(empty_23_nbread_fu_132_p5_0),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(s_axis_TREADY_int_regslice__2),
        .I4(s_axis_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(empty_23_nbread_fu_132_p5_0),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_TREADY_int_regslice__2),
        .I3(s_axis_TVALID_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(empty_23_nbread_fu_132_p5_0),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \empty_22_fu_98[0]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(s_axis_TREADY_int_regslice__2),
        .O(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \i_V_fu_94[0]_i_2 
       (.I0(empty_23_nbread_fu_132_p5_0),
        .I1(reset_0_data_reg),
        .I2(Q),
        .I3(CO),
        .I4(full_n_reg),
        .I5(ap_enable_reg_pp0_iter0),
        .O(s_axis_TREADY_int_regslice__2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__2_i_1
       (.I0(icmp_ln1073_fu_221_p2_carry__2[14]),
        .I1(out[14]),
        .I2(out[15]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[15]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__2_i_10
       (.I0(out[13]),
        .I1(icmp_ln1073_fu_221_p2_carry__2[13]),
        .I2(out[12]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__2_i_11
       (.I0(out[11]),
        .I1(icmp_ln1073_fu_221_p2_carry__2[11]),
        .I2(out[10]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__2_i_12
       (.I0(out[9]),
        .I1(icmp_ln1073_fu_221_p2_carry__2[9]),
        .I2(out[8]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__2_i_13
       (.I0(out[7]),
        .I1(icmp_ln1073_fu_221_p2_carry__2[7]),
        .I2(out[6]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__2_i_14
       (.I0(out[5]),
        .I1(icmp_ln1073_fu_221_p2_carry__2[5]),
        .I2(out[4]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__2_i_15
       (.I0(out[3]),
        .I1(icmp_ln1073_fu_221_p2_carry__2[3]),
        .I2(out[2]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__2_i_16
       (.I0(out[1]),
        .I1(icmp_ln1073_fu_221_p2_carry__2[1]),
        .I2(out[0]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__2_i_2
       (.I0(icmp_ln1073_fu_221_p2_carry__2[12]),
        .I1(out[12]),
        .I2(out[13]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[13]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__2_i_3
       (.I0(icmp_ln1073_fu_221_p2_carry__2[10]),
        .I1(out[10]),
        .I2(out[11]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[11]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__2_i_4
       (.I0(icmp_ln1073_fu_221_p2_carry__2[8]),
        .I1(out[8]),
        .I2(out[9]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[9]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__2_i_5
       (.I0(icmp_ln1073_fu_221_p2_carry__2[6]),
        .I1(out[6]),
        .I2(out[7]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__2_i_6
       (.I0(icmp_ln1073_fu_221_p2_carry__2[4]),
        .I1(out[4]),
        .I2(out[5]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__2_i_7
       (.I0(icmp_ln1073_fu_221_p2_carry__2[2]),
        .I1(out[2]),
        .I2(out[3]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__2_i_8
       (.I0(icmp_ln1073_fu_221_p2_carry__2[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__2_i_9
       (.I0(out[15]),
        .I1(icmp_ln1073_fu_221_p2_carry__2[15]),
        .I2(out[14]),
        .I3(icmp_ln1073_fu_221_p2_carry__2[14]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \mem_reg[3][0]_srl4_i_2 
       (.I0(full_n_reg_0),
        .I1(gmem_AWREADY),
        .I2(\i_V_fu_94_reg[63] ),
        .I3(p_vld_reg_338),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \mem_reg[3][0]_srl4_i_4 
       (.I0(gmem_WREADY),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(p_vld_reg_338_pp0_iter1_reg),
        .I3(p_vld_reg_338_pp0_iter6_reg),
        .I4(\ap_CS_fsm[3]_i_2 ),
        .I5(gmem_BVALID),
        .O(full_n_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[0]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [0]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[10]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [10]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[11]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [11]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[12]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [12]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[13]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [13]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[14]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [14]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[15]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [15]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[16]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [16]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[17]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [17]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[18]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [18]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[19]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [19]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[1]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [1]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[20]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [20]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[21]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [21]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[22]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [22]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[23]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [23]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[24]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [24]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[25]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [25]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[26]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [26]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[27]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [27]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[28]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [28]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[29]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [29]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[2]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [2]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[30]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [30]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[31]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [31]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[32]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [32]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [32]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[33]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [33]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[34]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [34]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [34]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[35]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [35]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[36]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [36]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [36]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[37]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [37]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[38]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [38]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [38]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[39]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [39]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [39]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[3]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [3]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[40]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [40]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [40]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[41]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [41]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [41]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[42]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [42]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [42]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[43]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [43]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [43]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[44]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [44]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [44]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[45]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [45]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [45]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[46]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [46]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [46]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[47]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [47]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [47]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[48]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [48]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [48]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[49]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [49]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [49]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[4]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [4]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[50]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [50]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [50]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[51]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [51]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [51]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[52]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [52]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [52]),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[53]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [53]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [53]),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[54]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [54]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [54]),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[55]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [55]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [55]),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[56]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [56]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [56]),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[57]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [57]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [57]),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[58]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [58]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [58]),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[59]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [59]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [59]),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[5]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [5]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[60]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [60]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [60]),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[61]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [61]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [61]),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[62]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [62]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [62]),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[63]_i_2 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [63]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [63]),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[6]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [6]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[7]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [7]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[8]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [8]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_90[9]_i_1 
       (.I0(\tmp_data_V_1_fu_90_reg[63]_0 [9]),
        .I1(ap_NS_fsm1),
        .I2(\tmp_data_V_1_fu_90_reg[63] [9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[0]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [0]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [0]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[10]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [10]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [10]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[11]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [11]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [11]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[12]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [12]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [12]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[13]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [13]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [13]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[14]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [14]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [14]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[15]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [15]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [15]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[16]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [16]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [16]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[17]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [17]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [17]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[18]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [18]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [18]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[19]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [19]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [19]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[1]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [1]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [1]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[20]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [20]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [20]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[21]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [21]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [21]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[22]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [22]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [22]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[23]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [23]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [23]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[24]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [24]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [24]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[25]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [25]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [25]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[26]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [26]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [26]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[27]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [27]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [27]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[28]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [28]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [28]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[29]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [29]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [29]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[2]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [2]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [2]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[30]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [30]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [30]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[31]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [31]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [31]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[32]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [32]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [32]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[33]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [33]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [33]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[34]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [34]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [34]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[35]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [35]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [35]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[36]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [36]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [36]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[37]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [37]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [37]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[38]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [38]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [38]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[39]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [39]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [39]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[3]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [3]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [3]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[40]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [40]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [40]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[41]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [41]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [41]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[42]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [42]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [42]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[43]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [43]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [43]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[44]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [44]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [44]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[45]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [45]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [45]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[46]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [46]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [46]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[47]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [47]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [47]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[48]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [48]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [48]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[49]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [49]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [49]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[4]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [4]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [4]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[50]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [50]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [50]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[51]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [51]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [51]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[52]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [52]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [52]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[53]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [53]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [53]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[54]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [54]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [54]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[55]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [55]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [55]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[56]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [56]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [56]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[57]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [57]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [57]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[58]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [58]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [58]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[59]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [59]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [59]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[5]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [5]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [5]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[60]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [60]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [60]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[61]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [61]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [61]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[62]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [62]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [62]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[63]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [63]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [63]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[6]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [6]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [6]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[7]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [7]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [7]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[8]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [8]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [8]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_342[9]_i_1 
       (.I0(\tmp_data_V_3_reg_342_reg[63] [9]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I3(B_V_data_1_sel),
        .I4(empty_23_nbread_fu_132_p5_0),
        .O(\tmp_data_V_1_fu_90_reg[63] [9]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \trunc_ln_reg_347[60]_i_1 
       (.I0(empty_23_nbread_fu_132_p5_0),
        .I1(reset_0_data_reg),
        .I2(Q),
        .I3(CO),
        .I4(full_n_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hFF0FF808)) 
    \written_1_data_reg[63]_i_2 
       (.I0(s_axis_TREADY_int_regslice__2),
        .I1(\written_1_data_reg_reg[0] [1]),
        .I2(\written_1_data_reg_reg[0] [0]),
        .I3(ap_start),
        .I4(p_9_in),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888FF0FF808)) 
    written_1_vld_reg_i_1
       (.I0(s_axis_TREADY_int_regslice__2),
        .I1(\written_1_data_reg_reg[0] [1]),
        .I2(\written_1_data_reg_reg[0] [0]),
        .I3(ap_start),
        .I4(p_9_in),
        .I5(written_1_vld_reg_reg),
        .O(\ap_CS_fsm_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_trace_s2mm
   (WLAST,
    \FSM_onehot_rstate_reg[1] ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2] ,
    \FSM_onehot_wstate_reg[1] ,
    s_axi_control_RVALID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    m_axi_gmem_WVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    s_axis_TREADY,
    interrupt,
    s_axi_control_RDATA,
    ap_clk,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_RVALID,
    s_axis_TDATA,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axis_TVALID,
    s_axi_control_BREADY,
    ap_rst_n);
  output WLAST;
  output \FSM_onehot_rstate_reg[1] ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2] ;
  output \FSM_onehot_wstate_reg[1] ;
  output s_axi_control_RVALID;
  output [5:0]m_axi_gmem_AWLEN;
  output [60:0]m_axi_gmem_AWADDR;
  output m_axi_gmem_AWVALID;
  output [7:0]m_axi_gmem_WSTRB;
  output [63:0]m_axi_gmem_WDATA;
  output m_axi_gmem_WVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output s_axis_TREADY;
  output interrupt;
  output [31:0]s_axi_control_RDATA;
  input ap_clk;
  input [6:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_RVALID;
  input [63:0]s_axis_TDATA;
  input [6:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axis_TVALID;
  input s_axi_control_BREADY;
  input ap_rst_n;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire \FSM_onehot_rstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[2] ;
  wire RREADY_Dummy;
  wire WLAST;
  wire WLAST_Dummy_i_1_n_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_i_1_n_0;
  wire [63:0]add_ln886_fu_263_p2;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire ap_rst_reg_2_i_1_n_0;
  wire ap_start;
  wire [1:0]\bus_read/rs_rdata/state__0 ;
  wire \bus_write/AWREADY_Dummy ;
  wire \bus_write/WREADY_Dummy ;
  wire \bus_write/burst_valid ;
  wire \bus_write/could_multi_bursts.last_loop__4 ;
  wire \bus_write/could_multi_bursts.next_loop ;
  wire \bus_write/fifo_burst_ready ;
  wire \bus_write/fifo_resp_ready ;
  wire \bus_write/last_resp ;
  wire \bus_write/need_wrsp ;
  wire \bus_write/next_burst ;
  wire \bus_write/next_wreq ;
  wire \bus_write/resp_ready__1 ;
  wire \bus_write/resp_valid ;
  wire [1:0]\bus_write/rs_resp/state__0 ;
  wire [1:0]\bus_write/rs_wreq/state__0 ;
  wire \bus_write/wreq_throttle/data_en__5 ;
  wire \bus_write/wreq_throttle/fifo_valid ;
  wire \bus_write/wreq_throttle/p_7_in ;
  wire \bus_write/wreq_throttle/req_en__0 ;
  wire \bus_write/wreq_throttle/req_fifo_valid ;
  wire [1:0]\bus_write/wreq_throttle/rs_req/state__0 ;
  wire \bus_write/wreq_throttle/rs_req_ready ;
  wire \bus_write/wreq_throttle/rs_req_valid__0 ;
  wire circular_0_data_reg;
  wire circular_1_vld_reg;
  wire circular_1_vld_reg2;
  wire circular_i;
  wire control_s_axi_U_n_141;
  wire control_s_axi_U_n_9;
  wire \could_multi_bursts.AWVALID_Dummy_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire [63:0]count;
  wire [63:0]count_0_data_reg;
  wire [63:0]count_read_reg_243;
  wire dout_vld_i_1__0_n_0;
  wire dout_vld_i_1__1_n_0;
  wire dout_vld_i_1__2_n_0;
  wire dout_vld_i_1__3_n_0;
  wire dout_vld_i_1__4_n_0;
  wire dout_vld_i_1__5_n_0;
  wire dout_vld_i_1__6_n_0;
  wire dout_vld_i_1__7_n_0;
  wire dout_vld_i_1_n_0;
  wire [63:0]empty_22_fu_98_reg;
  wire [63:0]empty_25_reg_150;
  wire empty_25_reg_1500;
  wire empty_25_reg_150_1;
  wire [63:0]empty_fu_96;
  wire flying_req_i_1_n_0;
  wire gmem_AWREADY;
  wire gmem_AWVALID1__0;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire gmem_m_axi_U_n_110;
  wire gmem_m_axi_U_n_111;
  wire gmem_m_axi_U_n_112;
  wire gmem_m_axi_U_n_113;
  wire gmem_m_axi_U_n_115;
  wire gmem_m_axi_U_n_12;
  wire gmem_m_axi_U_n_120;
  wire gmem_m_axi_U_n_121;
  wire gmem_m_axi_U_n_129;
  wire gmem_m_axi_U_n_135;
  wire gmem_m_axi_U_n_22;
  wire gmem_m_axi_U_n_26;
  wire gmem_m_axi_U_n_27;
  wire gmem_m_axi_U_n_28;
  wire gmem_m_axi_U_n_29;
  wire gmem_m_axi_U_n_30;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg;
  wire [60:0]grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_m_axi_gmem_AWADDR;
  wire [63:0]grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_m_axi_gmem_WDATA;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_130;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_137;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_205;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_206;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY;
  wire interrupt;
  wire [60:0]m_axi_gmem_AWADDR;
  wire [5:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:2]out_r;
  wire \out_r_0_data_reg_reg_n_0_[10] ;
  wire \out_r_0_data_reg_reg_n_0_[11] ;
  wire \out_r_0_data_reg_reg_n_0_[12] ;
  wire \out_r_0_data_reg_reg_n_0_[13] ;
  wire \out_r_0_data_reg_reg_n_0_[14] ;
  wire \out_r_0_data_reg_reg_n_0_[15] ;
  wire \out_r_0_data_reg_reg_n_0_[16] ;
  wire \out_r_0_data_reg_reg_n_0_[17] ;
  wire \out_r_0_data_reg_reg_n_0_[18] ;
  wire \out_r_0_data_reg_reg_n_0_[19] ;
  wire \out_r_0_data_reg_reg_n_0_[20] ;
  wire \out_r_0_data_reg_reg_n_0_[21] ;
  wire \out_r_0_data_reg_reg_n_0_[22] ;
  wire \out_r_0_data_reg_reg_n_0_[23] ;
  wire \out_r_0_data_reg_reg_n_0_[24] ;
  wire \out_r_0_data_reg_reg_n_0_[25] ;
  wire \out_r_0_data_reg_reg_n_0_[26] ;
  wire \out_r_0_data_reg_reg_n_0_[27] ;
  wire \out_r_0_data_reg_reg_n_0_[28] ;
  wire \out_r_0_data_reg_reg_n_0_[29] ;
  wire \out_r_0_data_reg_reg_n_0_[2] ;
  wire \out_r_0_data_reg_reg_n_0_[30] ;
  wire \out_r_0_data_reg_reg_n_0_[31] ;
  wire \out_r_0_data_reg_reg_n_0_[32] ;
  wire \out_r_0_data_reg_reg_n_0_[33] ;
  wire \out_r_0_data_reg_reg_n_0_[34] ;
  wire \out_r_0_data_reg_reg_n_0_[35] ;
  wire \out_r_0_data_reg_reg_n_0_[36] ;
  wire \out_r_0_data_reg_reg_n_0_[37] ;
  wire \out_r_0_data_reg_reg_n_0_[38] ;
  wire \out_r_0_data_reg_reg_n_0_[39] ;
  wire \out_r_0_data_reg_reg_n_0_[3] ;
  wire \out_r_0_data_reg_reg_n_0_[40] ;
  wire \out_r_0_data_reg_reg_n_0_[41] ;
  wire \out_r_0_data_reg_reg_n_0_[42] ;
  wire \out_r_0_data_reg_reg_n_0_[43] ;
  wire \out_r_0_data_reg_reg_n_0_[44] ;
  wire \out_r_0_data_reg_reg_n_0_[45] ;
  wire \out_r_0_data_reg_reg_n_0_[46] ;
  wire \out_r_0_data_reg_reg_n_0_[47] ;
  wire \out_r_0_data_reg_reg_n_0_[48] ;
  wire \out_r_0_data_reg_reg_n_0_[49] ;
  wire \out_r_0_data_reg_reg_n_0_[4] ;
  wire \out_r_0_data_reg_reg_n_0_[50] ;
  wire \out_r_0_data_reg_reg_n_0_[51] ;
  wire \out_r_0_data_reg_reg_n_0_[52] ;
  wire \out_r_0_data_reg_reg_n_0_[53] ;
  wire \out_r_0_data_reg_reg_n_0_[54] ;
  wire \out_r_0_data_reg_reg_n_0_[55] ;
  wire \out_r_0_data_reg_reg_n_0_[56] ;
  wire \out_r_0_data_reg_reg_n_0_[57] ;
  wire \out_r_0_data_reg_reg_n_0_[58] ;
  wire \out_r_0_data_reg_reg_n_0_[59] ;
  wire \out_r_0_data_reg_reg_n_0_[5] ;
  wire \out_r_0_data_reg_reg_n_0_[60] ;
  wire \out_r_0_data_reg_reg_n_0_[61] ;
  wire \out_r_0_data_reg_reg_n_0_[62] ;
  wire \out_r_0_data_reg_reg_n_0_[63] ;
  wire \out_r_0_data_reg_reg_n_0_[6] ;
  wire \out_r_0_data_reg_reg_n_0_[7] ;
  wire \out_r_0_data_reg_reg_n_0_[8] ;
  wire \out_r_0_data_reg_reg_n_0_[9] ;
  wire [63:2]out_r_read_reg_238;
  wire p_9_in;
  wire [63:0]p_loc_fu_104;
  wire p_vld_reg_338_pp0_iter6_reg;
  wire regslice_both_s_axis_V_data_V_U_n_10;
  wire regslice_both_s_axis_V_data_V_U_n_11;
  wire regslice_both_s_axis_V_data_V_U_n_12;
  wire regslice_both_s_axis_V_data_V_U_n_13;
  wire regslice_both_s_axis_V_data_V_U_n_14;
  wire regslice_both_s_axis_V_data_V_U_n_15;
  wire regslice_both_s_axis_V_data_V_U_n_16;
  wire regslice_both_s_axis_V_data_V_U_n_17;
  wire regslice_both_s_axis_V_data_V_U_n_18;
  wire regslice_both_s_axis_V_data_V_U_n_19;
  wire regslice_both_s_axis_V_data_V_U_n_2;
  wire regslice_both_s_axis_V_data_V_U_n_20;
  wire regslice_both_s_axis_V_data_V_U_n_21;
  wire regslice_both_s_axis_V_data_V_U_n_22;
  wire regslice_both_s_axis_V_data_V_U_n_23;
  wire regslice_both_s_axis_V_data_V_U_n_24;
  wire regslice_both_s_axis_V_data_V_U_n_25;
  wire regslice_both_s_axis_V_data_V_U_n_26;
  wire regslice_both_s_axis_V_data_V_U_n_27;
  wire regslice_both_s_axis_V_data_V_U_n_28;
  wire regslice_both_s_axis_V_data_V_U_n_29;
  wire regslice_both_s_axis_V_data_V_U_n_3;
  wire regslice_both_s_axis_V_data_V_U_n_30;
  wire regslice_both_s_axis_V_data_V_U_n_31;
  wire regslice_both_s_axis_V_data_V_U_n_32;
  wire regslice_both_s_axis_V_data_V_U_n_33;
  wire regslice_both_s_axis_V_data_V_U_n_34;
  wire regslice_both_s_axis_V_data_V_U_n_35;
  wire regslice_both_s_axis_V_data_V_U_n_36;
  wire regslice_both_s_axis_V_data_V_U_n_37;
  wire regslice_both_s_axis_V_data_V_U_n_38;
  wire regslice_both_s_axis_V_data_V_U_n_39;
  wire regslice_both_s_axis_V_data_V_U_n_4;
  wire regslice_both_s_axis_V_data_V_U_n_40;
  wire regslice_both_s_axis_V_data_V_U_n_41;
  wire regslice_both_s_axis_V_data_V_U_n_42;
  wire regslice_both_s_axis_V_data_V_U_n_43;
  wire regslice_both_s_axis_V_data_V_U_n_44;
  wire regslice_both_s_axis_V_data_V_U_n_45;
  wire regslice_both_s_axis_V_data_V_U_n_46;
  wire regslice_both_s_axis_V_data_V_U_n_47;
  wire regslice_both_s_axis_V_data_V_U_n_48;
  wire regslice_both_s_axis_V_data_V_U_n_49;
  wire regslice_both_s_axis_V_data_V_U_n_5;
  wire regslice_both_s_axis_V_data_V_U_n_50;
  wire regslice_both_s_axis_V_data_V_U_n_51;
  wire regslice_both_s_axis_V_data_V_U_n_52;
  wire regslice_both_s_axis_V_data_V_U_n_53;
  wire regslice_both_s_axis_V_data_V_U_n_54;
  wire regslice_both_s_axis_V_data_V_U_n_55;
  wire regslice_both_s_axis_V_data_V_U_n_56;
  wire regslice_both_s_axis_V_data_V_U_n_57;
  wire regslice_both_s_axis_V_data_V_U_n_58;
  wire regslice_both_s_axis_V_data_V_U_n_59;
  wire regslice_both_s_axis_V_data_V_U_n_6;
  wire regslice_both_s_axis_V_data_V_U_n_60;
  wire regslice_both_s_axis_V_data_V_U_n_61;
  wire regslice_both_s_axis_V_data_V_U_n_62;
  wire regslice_both_s_axis_V_data_V_U_n_63;
  wire regslice_both_s_axis_V_data_V_U_n_64;
  wire regslice_both_s_axis_V_data_V_U_n_65;
  wire regslice_both_s_axis_V_data_V_U_n_7;
  wire regslice_both_s_axis_V_data_V_U_n_8;
  wire regslice_both_s_axis_V_data_V_U_n_9;
  wire reset_0_data_reg;
  wire reset_1_vld_in;
  wire reset_1_vld_reg;
  wire reset_i;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TREADY;
  wire s_axis_TVALID;
  wire s_axis_TVALID_int_regslice;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire \store_unit/buff_wdata/mOutPtr18_out ;
  wire \store_unit/buff_wdata/pop ;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/fifo_wreq/push ;
  wire \store_unit/ursp_ready ;
  wire \store_unit/user_resp/pop ;
  wire [0:0]\store_unit/wreq_len ;
  wire \store_unit/wreq_valid ;
  wire \store_unit/wrsp_ready ;
  wire \store_unit/wrsp_type ;
  wire \store_unit/wrsp_valid ;
  wire \targetBlock_reg_254_reg_n_0_[0] ;
  wire [63:0]tmp_data_V_1_fu_90;
  wire [63:0]tmp_data_V_1_loc_fu_100;
  wire [63:0]tmp_data_V_fu_92;
  wire tmp_valid_i_1_n_0;
  wire [63:0]written_1_data_reg;
  wire written_1_data_reg0;
  wire written_1_data_reg_0;
  wire written_1_vld_reg;

  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(\bus_write/next_burst ),
        .I1(gmem_m_axi_U_n_26),
        .I2(\bus_write/WREADY_Dummy ),
        .I3(gmem_m_axi_U_n_30),
        .O(WLAST_Dummy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(\bus_write/burst_valid ),
        .I2(gmem_m_axi_U_n_26),
        .I3(\bus_write/WREADY_Dummy ),
        .O(WVALID_Dummy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(circular_0_data_reg),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(circular_0_data_reg),
        .I1(ap_CS_fsm_state7),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_reg_2_i_1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2_i_1_n_0),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    circular_0_data_reg_reg
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(circular_i),
        .Q(circular_0_data_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    circular_1_vld_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_9),
        .Q(circular_1_vld_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_control_s_axi control_s_axi_U
       (.D(count),
        .E(circular_1_vld_reg2),
        .\FSM_onehot_rstate_reg[1]_0 (\FSM_onehot_rstate_reg[1] ),
        .\FSM_onehot_wstate_reg[1]_0 (\FSM_onehot_wstate_reg[1] ),
        .\FSM_onehot_wstate_reg[2]_0 (\FSM_onehot_wstate_reg[2] ),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state5,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(reset_1_vld_in),
        .\ap_CS_fsm_reg[0] (written_1_data_reg_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .circular_1_vld_reg(circular_1_vld_reg),
        .circular_1_vld_reg_reg(\targetBlock_reg_254_reg_n_0_[0] ),
        .circular_i(circular_i),
        .int_ap_start_reg_0(control_s_axi_U_n_9),
        .int_ap_start_reg_1(ap_NS_fsm[1:0]),
        .int_ap_start_reg_2(control_s_axi_U_n_141),
        .\int_out_r_reg[63]_0 (out_r),
        .\int_written_reg[0]_0 (written_1_vld_reg),
        .\int_written_reg[63]_0 (written_1_data_reg),
        .interrupt(interrupt),
        .p_9_in(p_9_in),
        .reset_1_vld_reg(reset_1_vld_reg),
        .reset_i(reset_i),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(gmem_m_axi_U_n_27),
        .I1(gmem_m_axi_U_n_29),
        .I2(\bus_write/fifo_resp_ready ),
        .I3(\bus_write/fifo_burst_ready ),
        .I4(\bus_write/AWREADY_Dummy ),
        .O(\could_multi_bursts.AWVALID_Dummy_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(gmem_m_axi_U_n_29),
        .I1(\bus_write/could_multi_bursts.last_loop__4 ),
        .I2(\bus_write/could_multi_bursts.next_loop ),
        .I3(gmem_m_axi_U_n_28),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[0] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[0]),
        .Q(count_0_data_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[10]),
        .Q(count_0_data_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[11]),
        .Q(count_0_data_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[12]),
        .Q(count_0_data_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[13]),
        .Q(count_0_data_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[14]),
        .Q(count_0_data_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[15]),
        .Q(count_0_data_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[16]),
        .Q(count_0_data_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[17]),
        .Q(count_0_data_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[18]),
        .Q(count_0_data_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[19]),
        .Q(count_0_data_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[1] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[1]),
        .Q(count_0_data_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[20]),
        .Q(count_0_data_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[21]),
        .Q(count_0_data_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[22]),
        .Q(count_0_data_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[23]),
        .Q(count_0_data_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[24]),
        .Q(count_0_data_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[25]),
        .Q(count_0_data_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[26]),
        .Q(count_0_data_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[27]),
        .Q(count_0_data_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[28]),
        .Q(count_0_data_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[29]),
        .Q(count_0_data_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[2]),
        .Q(count_0_data_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[30]),
        .Q(count_0_data_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[31]),
        .Q(count_0_data_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[32]),
        .Q(count_0_data_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[33]),
        .Q(count_0_data_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[34]),
        .Q(count_0_data_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[35]),
        .Q(count_0_data_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[36]),
        .Q(count_0_data_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[37]),
        .Q(count_0_data_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[38]),
        .Q(count_0_data_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[39]),
        .Q(count_0_data_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[3]),
        .Q(count_0_data_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[40]),
        .Q(count_0_data_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[41]),
        .Q(count_0_data_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[42]),
        .Q(count_0_data_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[43]),
        .Q(count_0_data_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[44]),
        .Q(count_0_data_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[45]),
        .Q(count_0_data_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[46]),
        .Q(count_0_data_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[47]),
        .Q(count_0_data_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[48]),
        .Q(count_0_data_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[49]),
        .Q(count_0_data_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[4]),
        .Q(count_0_data_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[50]),
        .Q(count_0_data_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[51]),
        .Q(count_0_data_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[52]),
        .Q(count_0_data_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[53]),
        .Q(count_0_data_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[54]),
        .Q(count_0_data_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[55]),
        .Q(count_0_data_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[56]),
        .Q(count_0_data_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[57]),
        .Q(count_0_data_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[58]),
        .Q(count_0_data_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[59]),
        .Q(count_0_data_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[5]),
        .Q(count_0_data_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[60]),
        .Q(count_0_data_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[61]),
        .Q(count_0_data_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[62]),
        .Q(count_0_data_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[63]),
        .Q(count_0_data_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[6]),
        .Q(count_0_data_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[7]),
        .Q(count_0_data_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[8]),
        .Q(count_0_data_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(count[9]),
        .Q(count_0_data_reg[9]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[0]),
        .Q(count_read_reg_243[0]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[10]),
        .Q(count_read_reg_243[10]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[11]),
        .Q(count_read_reg_243[11]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[12]),
        .Q(count_read_reg_243[12]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[13]),
        .Q(count_read_reg_243[13]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[14]),
        .Q(count_read_reg_243[14]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[15]),
        .Q(count_read_reg_243[15]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[16]),
        .Q(count_read_reg_243[16]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[17]),
        .Q(count_read_reg_243[17]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[18]),
        .Q(count_read_reg_243[18]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[19]),
        .Q(count_read_reg_243[19]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[1]),
        .Q(count_read_reg_243[1]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[20]),
        .Q(count_read_reg_243[20]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[21]),
        .Q(count_read_reg_243[21]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[22]),
        .Q(count_read_reg_243[22]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[23]),
        .Q(count_read_reg_243[23]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[24]),
        .Q(count_read_reg_243[24]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[25]),
        .Q(count_read_reg_243[25]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[26]),
        .Q(count_read_reg_243[26]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[27]),
        .Q(count_read_reg_243[27]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[28]),
        .Q(count_read_reg_243[28]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[29]),
        .Q(count_read_reg_243[29]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[2]),
        .Q(count_read_reg_243[2]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[30]),
        .Q(count_read_reg_243[30]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[31]),
        .Q(count_read_reg_243[31]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[32]),
        .Q(count_read_reg_243[32]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[33]),
        .Q(count_read_reg_243[33]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[34]),
        .Q(count_read_reg_243[34]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[35]),
        .Q(count_read_reg_243[35]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[36]),
        .Q(count_read_reg_243[36]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[37]),
        .Q(count_read_reg_243[37]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[38]),
        .Q(count_read_reg_243[38]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[39]),
        .Q(count_read_reg_243[39]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[3]),
        .Q(count_read_reg_243[3]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[40]),
        .Q(count_read_reg_243[40]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[41]),
        .Q(count_read_reg_243[41]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[42]),
        .Q(count_read_reg_243[42]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[43]),
        .Q(count_read_reg_243[43]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[44]),
        .Q(count_read_reg_243[44]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[45]),
        .Q(count_read_reg_243[45]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[46]),
        .Q(count_read_reg_243[46]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[47]),
        .Q(count_read_reg_243[47]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[48]),
        .Q(count_read_reg_243[48]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[49]),
        .Q(count_read_reg_243[49]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[4]),
        .Q(count_read_reg_243[4]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[50]),
        .Q(count_read_reg_243[50]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[51]),
        .Q(count_read_reg_243[51]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[52]),
        .Q(count_read_reg_243[52]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[53]),
        .Q(count_read_reg_243[53]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[54]),
        .Q(count_read_reg_243[54]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[55]),
        .Q(count_read_reg_243[55]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[56]),
        .Q(count_read_reg_243[56]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[57]),
        .Q(count_read_reg_243[57]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[58]),
        .Q(count_read_reg_243[58]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[59]),
        .Q(count_read_reg_243[59]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[5]),
        .Q(count_read_reg_243[5]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[60]),
        .Q(count_read_reg_243[60]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[61]),
        .Q(count_read_reg_243[61]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[62]),
        .Q(count_read_reg_243[62]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[63]),
        .Q(count_read_reg_243[63]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[6]),
        .Q(count_read_reg_243[6]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[7]),
        .Q(count_read_reg_243[7]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[8]),
        .Q(count_read_reg_243[8]),
        .R(1'b0));
  FDRE \count_read_reg_243_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(count_0_data_reg[9]),
        .Q(count_read_reg_243[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1
       (.I0(gmem_m_axi_U_n_111),
        .I1(AWREADY_Dummy),
        .I2(AWVALID_Dummy),
        .I3(\store_unit/wreq_valid ),
        .I4(\store_unit/wrsp_ready ),
        .O(dout_vld_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__0
       (.I0(gmem_m_axi_U_n_115),
        .I1(WVALID_Dummy),
        .I2(\bus_write/WREADY_Dummy ),
        .I3(gmem_m_axi_U_n_26),
        .I4(\bus_write/burst_valid ),
        .O(dout_vld_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__1
       (.I0(gmem_m_axi_U_n_112),
        .I1(\bus_write/last_resp ),
        .I2(\bus_write/resp_valid ),
        .I3(\store_unit/wrsp_type ),
        .I4(\store_unit/wrsp_valid ),
        .I5(\store_unit/ursp_ready ),
        .O(dout_vld_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hEEAEEEEEEEEEEEEE)) 
    dout_vld_i_1__2
       (.I0(gmem_m_axi_U_n_135),
        .I1(gmem_BVALID),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_130),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(gmem_AWVALID1__0),
        .I5(p_vld_reg_338_pp0_iter6_reg),
        .O(dout_vld_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__3
       (.I0(gmem_m_axi_U_n_113),
        .I1(\bus_write/burst_valid ),
        .I2(\bus_write/next_burst ),
        .O(dout_vld_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__4
       (.I0(gmem_m_axi_U_n_121),
        .I1(\bus_write/wreq_throttle/req_fifo_valid ),
        .I2(\bus_write/wreq_throttle/rs_req_ready ),
        .I3(\bus_write/wreq_throttle/req_en__0 ),
        .O(dout_vld_i_1__4_n_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__5
       (.I0(gmem_m_axi_U_n_129),
        .I1(\bus_write/wreq_throttle/fifo_valid ),
        .I2(\bus_write/wreq_throttle/data_en__5 ),
        .I3(gmem_m_axi_U_n_22),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__6
       (.I0(gmem_m_axi_U_n_120),
        .I1(\bus_write/need_wrsp ),
        .I2(\bus_write/resp_valid ),
        .I3(\bus_write/last_resp ),
        .I4(\store_unit/ursp_ready ),
        .I5(\store_unit/wrsp_type ),
        .O(dout_vld_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__7
       (.I0(gmem_m_axi_U_n_110),
        .I1(gmem_m_axi_U_n_12),
        .O(dout_vld_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_25_reg_150[63]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\targetBlock_reg_254_reg_n_0_[0] ),
        .O(empty_25_reg_150_1));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_25_reg_150[63]_i_2 
       (.I0(\targetBlock_reg_254_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state5),
        .O(empty_25_reg_1500));
  FDRE \empty_25_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[0]),
        .Q(empty_25_reg_150[0]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[10]),
        .Q(empty_25_reg_150[10]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[11] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[11]),
        .Q(empty_25_reg_150[11]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[12] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[12]),
        .Q(empty_25_reg_150[12]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[13] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[13]),
        .Q(empty_25_reg_150[13]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[14] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[14]),
        .Q(empty_25_reg_150[14]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[15] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[15]),
        .Q(empty_25_reg_150[15]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[16] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[16]),
        .Q(empty_25_reg_150[16]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[17] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[17]),
        .Q(empty_25_reg_150[17]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[18] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[18]),
        .Q(empty_25_reg_150[18]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[19] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[19]),
        .Q(empty_25_reg_150[19]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[1]),
        .Q(empty_25_reg_150[1]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[20] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[20]),
        .Q(empty_25_reg_150[20]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[21] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[21]),
        .Q(empty_25_reg_150[21]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[22] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[22]),
        .Q(empty_25_reg_150[22]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[23] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[23]),
        .Q(empty_25_reg_150[23]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[24] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[24]),
        .Q(empty_25_reg_150[24]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[25] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[25]),
        .Q(empty_25_reg_150[25]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[26] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[26]),
        .Q(empty_25_reg_150[26]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[27] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[27]),
        .Q(empty_25_reg_150[27]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[28] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[28]),
        .Q(empty_25_reg_150[28]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[29] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[29]),
        .Q(empty_25_reg_150[29]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[2]),
        .Q(empty_25_reg_150[2]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[30] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[30]),
        .Q(empty_25_reg_150[30]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[31] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[31]),
        .Q(empty_25_reg_150[31]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[32] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[32]),
        .Q(empty_25_reg_150[32]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[33] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[33]),
        .Q(empty_25_reg_150[33]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[34] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[34]),
        .Q(empty_25_reg_150[34]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[35] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[35]),
        .Q(empty_25_reg_150[35]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[36] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[36]),
        .Q(empty_25_reg_150[36]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[37] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[37]),
        .Q(empty_25_reg_150[37]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[38] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[38]),
        .Q(empty_25_reg_150[38]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[39] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[39]),
        .Q(empty_25_reg_150[39]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[3]),
        .Q(empty_25_reg_150[3]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[40] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[40]),
        .Q(empty_25_reg_150[40]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[41] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[41]),
        .Q(empty_25_reg_150[41]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[42] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[42]),
        .Q(empty_25_reg_150[42]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[43] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[43]),
        .Q(empty_25_reg_150[43]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[44] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[44]),
        .Q(empty_25_reg_150[44]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[45] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[45]),
        .Q(empty_25_reg_150[45]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[46] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[46]),
        .Q(empty_25_reg_150[46]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[47] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[47]),
        .Q(empty_25_reg_150[47]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[48] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[48]),
        .Q(empty_25_reg_150[48]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[49] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[49]),
        .Q(empty_25_reg_150[49]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[4]),
        .Q(empty_25_reg_150[4]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[50] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[50]),
        .Q(empty_25_reg_150[50]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[51] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[51]),
        .Q(empty_25_reg_150[51]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[52] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[52]),
        .Q(empty_25_reg_150[52]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[53] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[53]),
        .Q(empty_25_reg_150[53]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[54] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[54]),
        .Q(empty_25_reg_150[54]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[55] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[55]),
        .Q(empty_25_reg_150[55]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[56] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[56]),
        .Q(empty_25_reg_150[56]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[57] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[57]),
        .Q(empty_25_reg_150[57]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[58] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[58]),
        .Q(empty_25_reg_150[58]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[59] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[59]),
        .Q(empty_25_reg_150[59]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[5]),
        .Q(empty_25_reg_150[5]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[60] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[60]),
        .Q(empty_25_reg_150[60]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[61] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[61]),
        .Q(empty_25_reg_150[61]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[62] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[62]),
        .Q(empty_25_reg_150[62]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[63] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[63]),
        .Q(empty_25_reg_150[63]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[6]),
        .Q(empty_25_reg_150[6]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[7]),
        .Q(empty_25_reg_150[7]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[8]),
        .Q(empty_25_reg_150[8]),
        .R(empty_25_reg_150_1));
  FDRE \empty_25_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(empty_25_reg_1500),
        .D(p_loc_fu_104[9]),
        .Q(empty_25_reg_150[9]),
        .R(empty_25_reg_150_1));
  FDRE \empty_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[0]),
        .Q(empty_fu_96[0]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[10]),
        .Q(empty_fu_96[10]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[11]),
        .Q(empty_fu_96[11]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[12]),
        .Q(empty_fu_96[12]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[13]),
        .Q(empty_fu_96[13]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[14]),
        .Q(empty_fu_96[14]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[15]),
        .Q(empty_fu_96[15]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[16]),
        .Q(empty_fu_96[16]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[17]),
        .Q(empty_fu_96[17]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[18]),
        .Q(empty_fu_96[18]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[19]),
        .Q(empty_fu_96[19]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[1]),
        .Q(empty_fu_96[1]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[20]),
        .Q(empty_fu_96[20]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[21]),
        .Q(empty_fu_96[21]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[22]),
        .Q(empty_fu_96[22]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[23]),
        .Q(empty_fu_96[23]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[24]),
        .Q(empty_fu_96[24]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[25]),
        .Q(empty_fu_96[25]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[26]),
        .Q(empty_fu_96[26]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[27]),
        .Q(empty_fu_96[27]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[28]),
        .Q(empty_fu_96[28]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[29]),
        .Q(empty_fu_96[29]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[2]),
        .Q(empty_fu_96[2]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[30]),
        .Q(empty_fu_96[30]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[31]),
        .Q(empty_fu_96[31]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[32]),
        .Q(empty_fu_96[32]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[33]),
        .Q(empty_fu_96[33]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[34]),
        .Q(empty_fu_96[34]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[35]),
        .Q(empty_fu_96[35]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[36]),
        .Q(empty_fu_96[36]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[37]),
        .Q(empty_fu_96[37]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[38]),
        .Q(empty_fu_96[38]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[39]),
        .Q(empty_fu_96[39]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[3]),
        .Q(empty_fu_96[3]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[40]),
        .Q(empty_fu_96[40]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[41]),
        .Q(empty_fu_96[41]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[42]),
        .Q(empty_fu_96[42]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[43]),
        .Q(empty_fu_96[43]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[44]),
        .Q(empty_fu_96[44]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[45]),
        .Q(empty_fu_96[45]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[46]),
        .Q(empty_fu_96[46]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[47]),
        .Q(empty_fu_96[47]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[48]),
        .Q(empty_fu_96[48]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[49]),
        .Q(empty_fu_96[49]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[4]),
        .Q(empty_fu_96[4]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[50]),
        .Q(empty_fu_96[50]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[51]),
        .Q(empty_fu_96[51]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[52]),
        .Q(empty_fu_96[52]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[53]),
        .Q(empty_fu_96[53]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[54]),
        .Q(empty_fu_96[54]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[55]),
        .Q(empty_fu_96[55]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[56]),
        .Q(empty_fu_96[56]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[57]),
        .Q(empty_fu_96[57]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[58]),
        .Q(empty_fu_96[58]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[59]),
        .Q(empty_fu_96[59]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[5]),
        .Q(empty_fu_96[5]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[60]),
        .Q(empty_fu_96[60]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[61]),
        .Q(empty_fu_96[61]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[62]),
        .Q(empty_fu_96[62]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[63] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[63]),
        .Q(empty_fu_96[63]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[6]),
        .Q(empty_fu_96[6]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[7]),
        .Q(empty_fu_96[7]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[8]),
        .Q(empty_fu_96[8]),
        .R(reset_1_vld_in));
  FDRE \empty_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(empty_25_reg_150[9]),
        .Q(empty_fu_96[9]),
        .R(reset_1_vld_in));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    flying_req_i_1
       (.I0(\bus_write/wreq_throttle/rs_req_valid__0 ),
        .I1(\bus_write/wreq_throttle/rs_req_ready ),
        .I2(\bus_write/wreq_throttle/p_7_in ),
        .I3(WLAST),
        .I4(\bus_write/wreq_throttle/fifo_valid ),
        .I5(gmem_m_axi_U_n_22),
        .O(flying_req_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi gmem_m_axi_U
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWREADY_Dummy_0(\bus_write/AWREADY_Dummy ),
        .AWVALID_Dummy(AWVALID_Dummy),
        .\FSM_sequential_state_reg[1] (\bus_write/rs_wreq/state__0 ),
        .\FSM_sequential_state_reg[1]_0 (\bus_write/wreq_throttle/rs_req/state__0 ),
        .\FSM_sequential_state_reg[1]_1 (\bus_write/rs_resp/state__0 ),
        .\FSM_sequential_state_reg[1]_2 (\bus_read/rs_rdata/state__0 ),
        .Q(\store_unit/wreq_len ),
        .RREADY_Dummy(RREADY_Dummy),
        .WLAST_Dummy_reg(gmem_m_axi_U_n_30),
        .WLAST_Dummy_reg_0(WLAST_Dummy_i_1_n_0),
        .WREADY_Dummy(\bus_write/WREADY_Dummy ),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(gmem_m_axi_U_n_26),
        .WVALID_Dummy_reg_0(WVALID_Dummy_i_1_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(\bus_write/burst_valid ),
        .\could_multi_bursts.AWVALID_Dummy_reg (gmem_m_axi_U_n_27),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_i_1_n_0 ),
        .\could_multi_bursts.last_loop__4 (\bus_write/could_multi_bursts.last_loop__4 ),
        .\could_multi_bursts.next_loop (\bus_write/could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (gmem_m_axi_U_n_29),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_i_1_n_0 ),
        .data_en__5(\bus_write/wreq_throttle/data_en__5 ),
        .\data_p1_reg[69] ({m_axi_gmem_AWLEN,m_axi_gmem_AWADDR}),
        .\dout_reg[60] (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_m_axi_gmem_AWADDR),
        .\dout_reg[72] ({WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .dout_vld_reg(gmem_m_axi_U_n_12),
        .dout_vld_reg_0(dout_vld_i_1_n_0),
        .dout_vld_reg_1(dout_vld_i_1__0_n_0),
        .dout_vld_reg_2(dout_vld_i_1__1_n_0),
        .dout_vld_reg_3(dout_vld_i_1__2_n_0),
        .dout_vld_reg_4(dout_vld_i_1__7_n_0),
        .dout_vld_reg_5(dout_vld_i_1__3_n_0),
        .dout_vld_reg_6(dout_vld_i_1__4_n_0),
        .dout_vld_reg_7(dout_vld_i_1__5_n_0),
        .dout_vld_reg_8(dout_vld_i_1__6_n_0),
        .dout_vld_reg_9({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .empty_n_reg(gmem_m_axi_U_n_110),
        .empty_n_reg_0(gmem_m_axi_U_n_111),
        .empty_n_reg_1(gmem_m_axi_U_n_112),
        .empty_n_reg_2(gmem_m_axi_U_n_113),
        .empty_n_reg_3(gmem_m_axi_U_n_115),
        .empty_n_reg_4(gmem_m_axi_U_n_120),
        .empty_n_reg_5(gmem_m_axi_U_n_121),
        .empty_n_reg_6(gmem_m_axi_U_n_129),
        .empty_n_reg_7(gmem_m_axi_U_n_135),
        .fifo_burst_ready(\bus_write/fifo_burst_ready ),
        .fifo_resp_ready(\bus_write/fifo_resp_ready ),
        .fifo_valid(\bus_write/wreq_throttle/fifo_valid ),
        .flying_req_reg(gmem_m_axi_U_n_22),
        .flying_req_reg_0(flying_req_i_1_n_0),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID1__0(gmem_AWVALID1__0),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .last_resp(\bus_write/last_resp ),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_m_axi_gmem_WDATA),
        .need_wrsp(\bus_write/need_wrsp ),
        .next_burst(\bus_write/next_burst ),
        .next_wreq(\bus_write/next_wreq ),
        .p_7_in(\bus_write/wreq_throttle/p_7_in ),
        .pop(\store_unit/buff_wdata/pop ),
        .pop_2(\store_unit/user_resp/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .push_1(\store_unit/buff_wdata/push ),
        .req_en__0(\bus_write/wreq_throttle/req_en__0 ),
        .req_fifo_valid(\bus_write/wreq_throttle/req_fifo_valid ),
        .resp_ready__1(\bus_write/resp_ready__1 ),
        .rs_req_ready(\bus_write/wreq_throttle/rs_req_ready ),
        .rs_req_valid__0(\bus_write/wreq_throttle/rs_req_valid__0 ),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .s_ready_t_reg_1(s_ready_t_i_1_n_0),
        .s_ready_t_reg_2(s_ready_t_i_1__0_n_0),
        .s_ready_t_reg_3(s_ready_t_i_1__1_n_0),
        .s_ready_t_reg_4(s_ready_t_i_1__2_n_0),
        .\state_reg[0] (\bus_write/resp_valid ),
        .tmp_valid_reg(tmp_valid_i_1_n_0),
        .ursp_ready(\store_unit/ursp_ready ),
        .wreq_handling_reg(gmem_m_axi_U_n_28),
        .wreq_valid(\store_unit/wreq_valid ),
        .wrsp_ready(\store_unit/wrsp_ready ),
        .wrsp_type(\store_unit/wrsp_type ),
        .wrsp_valid(\store_unit/wrsp_valid ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_trace_s2mm_Pipeline_VITIS_LOOP_39_2 grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161
       (.\B_V_data_1_payload_B_reg[63] ({regslice_both_s_axis_V_data_V_U_n_2,regslice_both_s_axis_V_data_V_U_n_3,regslice_both_s_axis_V_data_V_U_n_4,regslice_both_s_axis_V_data_V_U_n_5,regslice_both_s_axis_V_data_V_U_n_6,regslice_both_s_axis_V_data_V_U_n_7,regslice_both_s_axis_V_data_V_U_n_8,regslice_both_s_axis_V_data_V_U_n_9,regslice_both_s_axis_V_data_V_U_n_10,regslice_both_s_axis_V_data_V_U_n_11,regslice_both_s_axis_V_data_V_U_n_12,regslice_both_s_axis_V_data_V_U_n_13,regslice_both_s_axis_V_data_V_U_n_14,regslice_both_s_axis_V_data_V_U_n_15,regslice_both_s_axis_V_data_V_U_n_16,regslice_both_s_axis_V_data_V_U_n_17,regslice_both_s_axis_V_data_V_U_n_18,regslice_both_s_axis_V_data_V_U_n_19,regslice_both_s_axis_V_data_V_U_n_20,regslice_both_s_axis_V_data_V_U_n_21,regslice_both_s_axis_V_data_V_U_n_22,regslice_both_s_axis_V_data_V_U_n_23,regslice_both_s_axis_V_data_V_U_n_24,regslice_both_s_axis_V_data_V_U_n_25,regslice_both_s_axis_V_data_V_U_n_26,regslice_both_s_axis_V_data_V_U_n_27,regslice_both_s_axis_V_data_V_U_n_28,regslice_both_s_axis_V_data_V_U_n_29,regslice_both_s_axis_V_data_V_U_n_30,regslice_both_s_axis_V_data_V_U_n_31,regslice_both_s_axis_V_data_V_U_n_32,regslice_both_s_axis_V_data_V_U_n_33,regslice_both_s_axis_V_data_V_U_n_34,regslice_both_s_axis_V_data_V_U_n_35,regslice_both_s_axis_V_data_V_U_n_36,regslice_both_s_axis_V_data_V_U_n_37,regslice_both_s_axis_V_data_V_U_n_38,regslice_both_s_axis_V_data_V_U_n_39,regslice_both_s_axis_V_data_V_U_n_40,regslice_both_s_axis_V_data_V_U_n_41,regslice_both_s_axis_V_data_V_U_n_42,regslice_both_s_axis_V_data_V_U_n_43,regslice_both_s_axis_V_data_V_U_n_44,regslice_both_s_axis_V_data_V_U_n_45,regslice_both_s_axis_V_data_V_U_n_46,regslice_both_s_axis_V_data_V_U_n_47,regslice_both_s_axis_V_data_V_U_n_48,regslice_both_s_axis_V_data_V_U_n_49,regslice_both_s_axis_V_data_V_U_n_50,regslice_both_s_axis_V_data_V_U_n_51,regslice_both_s_axis_V_data_V_U_n_52,regslice_both_s_axis_V_data_V_U_n_53,regslice_both_s_axis_V_data_V_U_n_54,regslice_both_s_axis_V_data_V_U_n_55,regslice_both_s_axis_V_data_V_U_n_56,regslice_both_s_axis_V_data_V_U_n_57,regslice_both_s_axis_V_data_V_U_n_58,regslice_both_s_axis_V_data_V_U_n_59,regslice_both_s_axis_V_data_V_U_n_60,regslice_both_s_axis_V_data_V_U_n_61,regslice_both_s_axis_V_data_V_U_n_62,regslice_both_s_axis_V_data_V_U_n_63,regslice_both_s_axis_V_data_V_U_n_64,regslice_both_s_axis_V_data_V_U_n_65}),
        .D(add_ln886_fu_263_p2),
        .E(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .Q(empty_fu_96),
        .\ap_CS_fsm_reg[2]_0 (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_206),
        .\ap_CS_fsm_reg[3]_0 (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_137),
        .\ap_CS_fsm_reg[3]_1 (ap_NS_fsm[4:3]),
        .\ap_CS_fsm_reg[3]_2 (written_1_data_reg0),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter7_reg_0(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_130),
        .\ap_return_reg[0]_0 (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_205),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\count_load_0_data_reg_reg[63]_0 (count_read_reg_243),
        .empty_22_fu_98_reg(empty_22_fu_98_reg),
        .empty_n_reg(gmem_m_axi_U_n_135),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID1__0(gmem_AWVALID1__0),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg),
        .grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .\out_r_0_data_reg_reg[63]_0 (out_r_read_reg_238),
        .p_9_in(p_9_in),
        .p_vld_reg_338_pp0_iter6_reg(p_vld_reg_338_pp0_iter6_reg),
        .pop(\store_unit/user_resp/pop ),
        .pop_1(\store_unit/buff_wdata/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .push_0(\store_unit/buff_wdata/push ),
        .reset_0_data_reg(reset_0_data_reg),
        .s_axis_TVALID_int_regslice(s_axis_TVALID_int_regslice),
        .\targetBlock_reg_254_reg[0] (\targetBlock_reg_254_reg_n_0_[0] ),
        .\tmp_data_V_1_fu_90_reg[63]_0 (tmp_data_V_1_fu_90),
        .\tmp_data_V_1_fu_90_reg[63]_1 (tmp_data_V_fu_92),
        .\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_m_axi_gmem_WDATA),
        .\trunc_ln_reg_347_reg[60]_0 (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_m_axi_gmem_AWADDR),
        .\written_1_data_reg_reg[0] ({ap_CS_fsm_state4,ap_CS_fsm_state3,\ap_CS_fsm_reg_n_0_[0] }),
        .written_1_vld_reg_reg(written_1_vld_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_206),
        .Q(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[10]),
        .Q(\out_r_0_data_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[11]),
        .Q(\out_r_0_data_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[12]),
        .Q(\out_r_0_data_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[13]),
        .Q(\out_r_0_data_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[14]),
        .Q(\out_r_0_data_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[15]),
        .Q(\out_r_0_data_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[16]),
        .Q(\out_r_0_data_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[17]),
        .Q(\out_r_0_data_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[18]),
        .Q(\out_r_0_data_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[19]),
        .Q(\out_r_0_data_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[20]),
        .Q(\out_r_0_data_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[21]),
        .Q(\out_r_0_data_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[22]),
        .Q(\out_r_0_data_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[23]),
        .Q(\out_r_0_data_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[24]),
        .Q(\out_r_0_data_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[25]),
        .Q(\out_r_0_data_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[26]),
        .Q(\out_r_0_data_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[27]),
        .Q(\out_r_0_data_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[28]),
        .Q(\out_r_0_data_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[29]),
        .Q(\out_r_0_data_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[2]),
        .Q(\out_r_0_data_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[30]),
        .Q(\out_r_0_data_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[31]),
        .Q(\out_r_0_data_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[32]),
        .Q(\out_r_0_data_reg_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[33]),
        .Q(\out_r_0_data_reg_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[34]),
        .Q(\out_r_0_data_reg_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[35]),
        .Q(\out_r_0_data_reg_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[36]),
        .Q(\out_r_0_data_reg_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[37]),
        .Q(\out_r_0_data_reg_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[38]),
        .Q(\out_r_0_data_reg_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[39]),
        .Q(\out_r_0_data_reg_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[3]),
        .Q(\out_r_0_data_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[40]),
        .Q(\out_r_0_data_reg_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[41]),
        .Q(\out_r_0_data_reg_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[42]),
        .Q(\out_r_0_data_reg_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[43]),
        .Q(\out_r_0_data_reg_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[44]),
        .Q(\out_r_0_data_reg_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[45]),
        .Q(\out_r_0_data_reg_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[46]),
        .Q(\out_r_0_data_reg_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[47]),
        .Q(\out_r_0_data_reg_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[48]),
        .Q(\out_r_0_data_reg_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[49]),
        .Q(\out_r_0_data_reg_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[4]),
        .Q(\out_r_0_data_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[50]),
        .Q(\out_r_0_data_reg_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[51]),
        .Q(\out_r_0_data_reg_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[52]),
        .Q(\out_r_0_data_reg_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[53]),
        .Q(\out_r_0_data_reg_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[54]),
        .Q(\out_r_0_data_reg_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[55]),
        .Q(\out_r_0_data_reg_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[56]),
        .Q(\out_r_0_data_reg_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[57]),
        .Q(\out_r_0_data_reg_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[58]),
        .Q(\out_r_0_data_reg_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[59]),
        .Q(\out_r_0_data_reg_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[5]),
        .Q(\out_r_0_data_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[60]),
        .Q(\out_r_0_data_reg_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[61]),
        .Q(\out_r_0_data_reg_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[62]),
        .Q(\out_r_0_data_reg_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[63]),
        .Q(\out_r_0_data_reg_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[6]),
        .Q(\out_r_0_data_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[7]),
        .Q(\out_r_0_data_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[8]),
        .Q(\out_r_0_data_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(out_r[9]),
        .Q(\out_r_0_data_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[10] ),
        .Q(out_r_read_reg_238[10]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[11] ),
        .Q(out_r_read_reg_238[11]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[12] ),
        .Q(out_r_read_reg_238[12]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[13] ),
        .Q(out_r_read_reg_238[13]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[14] ),
        .Q(out_r_read_reg_238[14]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[15] ),
        .Q(out_r_read_reg_238[15]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[16] ),
        .Q(out_r_read_reg_238[16]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[17] ),
        .Q(out_r_read_reg_238[17]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[18] ),
        .Q(out_r_read_reg_238[18]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[19] ),
        .Q(out_r_read_reg_238[19]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[20] ),
        .Q(out_r_read_reg_238[20]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[21] ),
        .Q(out_r_read_reg_238[21]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[22] ),
        .Q(out_r_read_reg_238[22]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[23] ),
        .Q(out_r_read_reg_238[23]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[24] ),
        .Q(out_r_read_reg_238[24]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[25] ),
        .Q(out_r_read_reg_238[25]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[26] ),
        .Q(out_r_read_reg_238[26]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[27] ),
        .Q(out_r_read_reg_238[27]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[28] ),
        .Q(out_r_read_reg_238[28]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[29] ),
        .Q(out_r_read_reg_238[29]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[2] ),
        .Q(out_r_read_reg_238[2]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[30] ),
        .Q(out_r_read_reg_238[30]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[31] ),
        .Q(out_r_read_reg_238[31]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[32] ),
        .Q(out_r_read_reg_238[32]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[33] ),
        .Q(out_r_read_reg_238[33]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[34] ),
        .Q(out_r_read_reg_238[34]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[35] ),
        .Q(out_r_read_reg_238[35]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[36] ),
        .Q(out_r_read_reg_238[36]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[37] ),
        .Q(out_r_read_reg_238[37]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[38] ),
        .Q(out_r_read_reg_238[38]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[39] ),
        .Q(out_r_read_reg_238[39]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[3] ),
        .Q(out_r_read_reg_238[3]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[40] ),
        .Q(out_r_read_reg_238[40]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[41] ),
        .Q(out_r_read_reg_238[41]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[42] ),
        .Q(out_r_read_reg_238[42]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[43] ),
        .Q(out_r_read_reg_238[43]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[44] ),
        .Q(out_r_read_reg_238[44]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[45] ),
        .Q(out_r_read_reg_238[45]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[46] ),
        .Q(out_r_read_reg_238[46]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[47] ),
        .Q(out_r_read_reg_238[47]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[48] ),
        .Q(out_r_read_reg_238[48]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[49] ),
        .Q(out_r_read_reg_238[49]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[4] ),
        .Q(out_r_read_reg_238[4]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[50] ),
        .Q(out_r_read_reg_238[50]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[51] ),
        .Q(out_r_read_reg_238[51]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[52] ),
        .Q(out_r_read_reg_238[52]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[53] ),
        .Q(out_r_read_reg_238[53]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[54] ),
        .Q(out_r_read_reg_238[54]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[55] ),
        .Q(out_r_read_reg_238[55]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[56] ),
        .Q(out_r_read_reg_238[56]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[57] ),
        .Q(out_r_read_reg_238[57]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[58] ),
        .Q(out_r_read_reg_238[58]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[59] ),
        .Q(out_r_read_reg_238[59]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[5] ),
        .Q(out_r_read_reg_238[5]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[60] ),
        .Q(out_r_read_reg_238[60]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[61] ),
        .Q(out_r_read_reg_238[61]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[62] ),
        .Q(out_r_read_reg_238[62]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[63] ),
        .Q(out_r_read_reg_238[63]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[6] ),
        .Q(out_r_read_reg_238[6]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[7] ),
        .Q(out_r_read_reg_238[7]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[8] ),
        .Q(out_r_read_reg_238[8]),
        .R(1'b0));
  FDRE \out_r_read_reg_238_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_r_0_data_reg_reg_n_0_[9] ),
        .Q(out_r_read_reg_238[9]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[0]),
        .Q(p_loc_fu_104[0]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[10]),
        .Q(p_loc_fu_104[10]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[11]),
        .Q(p_loc_fu_104[11]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[12]),
        .Q(p_loc_fu_104[12]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[13] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[13]),
        .Q(p_loc_fu_104[13]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[14] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[14]),
        .Q(p_loc_fu_104[14]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[15] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[15]),
        .Q(p_loc_fu_104[15]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[16] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[16]),
        .Q(p_loc_fu_104[16]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[17] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[17]),
        .Q(p_loc_fu_104[17]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[18] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[18]),
        .Q(p_loc_fu_104[18]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[19] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[19]),
        .Q(p_loc_fu_104[19]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[1]),
        .Q(p_loc_fu_104[1]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[20] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[20]),
        .Q(p_loc_fu_104[20]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[21] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[21]),
        .Q(p_loc_fu_104[21]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[22] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[22]),
        .Q(p_loc_fu_104[22]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[23] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[23]),
        .Q(p_loc_fu_104[23]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[24] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[24]),
        .Q(p_loc_fu_104[24]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[25] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[25]),
        .Q(p_loc_fu_104[25]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[26] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[26]),
        .Q(p_loc_fu_104[26]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[27] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[27]),
        .Q(p_loc_fu_104[27]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[28] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[28]),
        .Q(p_loc_fu_104[28]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[29] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[29]),
        .Q(p_loc_fu_104[29]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[2]),
        .Q(p_loc_fu_104[2]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[30] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[30]),
        .Q(p_loc_fu_104[30]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[31] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[31]),
        .Q(p_loc_fu_104[31]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[32] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[32]),
        .Q(p_loc_fu_104[32]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[33] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[33]),
        .Q(p_loc_fu_104[33]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[34] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[34]),
        .Q(p_loc_fu_104[34]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[35] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[35]),
        .Q(p_loc_fu_104[35]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[36] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[36]),
        .Q(p_loc_fu_104[36]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[37] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[37]),
        .Q(p_loc_fu_104[37]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[38] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[38]),
        .Q(p_loc_fu_104[38]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[39] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[39]),
        .Q(p_loc_fu_104[39]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[3]),
        .Q(p_loc_fu_104[3]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[40] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[40]),
        .Q(p_loc_fu_104[40]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[41] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[41]),
        .Q(p_loc_fu_104[41]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[42] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[42]),
        .Q(p_loc_fu_104[42]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[43] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[43]),
        .Q(p_loc_fu_104[43]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[44] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[44]),
        .Q(p_loc_fu_104[44]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[45] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[45]),
        .Q(p_loc_fu_104[45]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[46] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[46]),
        .Q(p_loc_fu_104[46]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[47] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[47]),
        .Q(p_loc_fu_104[47]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[48] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[48]),
        .Q(p_loc_fu_104[48]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[49] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[49]),
        .Q(p_loc_fu_104[49]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[4]),
        .Q(p_loc_fu_104[4]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[50] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[50]),
        .Q(p_loc_fu_104[50]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[51] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[51]),
        .Q(p_loc_fu_104[51]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[52] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[52]),
        .Q(p_loc_fu_104[52]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[53] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[53]),
        .Q(p_loc_fu_104[53]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[54] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[54]),
        .Q(p_loc_fu_104[54]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[55] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[55]),
        .Q(p_loc_fu_104[55]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[56] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[56]),
        .Q(p_loc_fu_104[56]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[57] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[57]),
        .Q(p_loc_fu_104[57]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[58] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[58]),
        .Q(p_loc_fu_104[58]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[59] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[59]),
        .Q(p_loc_fu_104[59]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[5]),
        .Q(p_loc_fu_104[5]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[60] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[60]),
        .Q(p_loc_fu_104[60]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[61] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[61]),
        .Q(p_loc_fu_104[61]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[62] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[62]),
        .Q(p_loc_fu_104[62]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[63] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[63]),
        .Q(p_loc_fu_104[63]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[6]),
        .Q(p_loc_fu_104[6]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[7]),
        .Q(p_loc_fu_104[7]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[8]),
        .Q(p_loc_fu_104[8]),
        .R(1'b0));
  FDRE \p_loc_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(empty_22_fu_98_reg[9]),
        .Q(p_loc_fu_104[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_regslice_both regslice_both_s_axis_V_data_V_U
       (.\B_V_data_1_payload_B_reg[63]_0 ({regslice_both_s_axis_V_data_V_U_n_2,regslice_both_s_axis_V_data_V_U_n_3,regslice_both_s_axis_V_data_V_U_n_4,regslice_both_s_axis_V_data_V_U_n_5,regslice_both_s_axis_V_data_V_U_n_6,regslice_both_s_axis_V_data_V_U_n_7,regslice_both_s_axis_V_data_V_U_n_8,regslice_both_s_axis_V_data_V_U_n_9,regslice_both_s_axis_V_data_V_U_n_10,regslice_both_s_axis_V_data_V_U_n_11,regslice_both_s_axis_V_data_V_U_n_12,regslice_both_s_axis_V_data_V_U_n_13,regslice_both_s_axis_V_data_V_U_n_14,regslice_both_s_axis_V_data_V_U_n_15,regslice_both_s_axis_V_data_V_U_n_16,regslice_both_s_axis_V_data_V_U_n_17,regslice_both_s_axis_V_data_V_U_n_18,regslice_both_s_axis_V_data_V_U_n_19,regslice_both_s_axis_V_data_V_U_n_20,regslice_both_s_axis_V_data_V_U_n_21,regslice_both_s_axis_V_data_V_U_n_22,regslice_both_s_axis_V_data_V_U_n_23,regslice_both_s_axis_V_data_V_U_n_24,regslice_both_s_axis_V_data_V_U_n_25,regslice_both_s_axis_V_data_V_U_n_26,regslice_both_s_axis_V_data_V_U_n_27,regslice_both_s_axis_V_data_V_U_n_28,regslice_both_s_axis_V_data_V_U_n_29,regslice_both_s_axis_V_data_V_U_n_30,regslice_both_s_axis_V_data_V_U_n_31,regslice_both_s_axis_V_data_V_U_n_32,regslice_both_s_axis_V_data_V_U_n_33,regslice_both_s_axis_V_data_V_U_n_34,regslice_both_s_axis_V_data_V_U_n_35,regslice_both_s_axis_V_data_V_U_n_36,regslice_both_s_axis_V_data_V_U_n_37,regslice_both_s_axis_V_data_V_U_n_38,regslice_both_s_axis_V_data_V_U_n_39,regslice_both_s_axis_V_data_V_U_n_40,regslice_both_s_axis_V_data_V_U_n_41,regslice_both_s_axis_V_data_V_U_n_42,regslice_both_s_axis_V_data_V_U_n_43,regslice_both_s_axis_V_data_V_U_n_44,regslice_both_s_axis_V_data_V_U_n_45,regslice_both_s_axis_V_data_V_U_n_46,regslice_both_s_axis_V_data_V_U_n_47,regslice_both_s_axis_V_data_V_U_n_48,regslice_both_s_axis_V_data_V_U_n_49,regslice_both_s_axis_V_data_V_U_n_50,regslice_both_s_axis_V_data_V_U_n_51,regslice_both_s_axis_V_data_V_U_n_52,regslice_both_s_axis_V_data_V_U_n_53,regslice_both_s_axis_V_data_V_U_n_54,regslice_both_s_axis_V_data_V_U_n_55,regslice_both_s_axis_V_data_V_U_n_56,regslice_both_s_axis_V_data_V_U_n_57,regslice_both_s_axis_V_data_V_U_n_58,regslice_both_s_axis_V_data_V_U_n_59,regslice_both_s_axis_V_data_V_U_n_60,regslice_both_s_axis_V_data_V_U_n_61,regslice_both_s_axis_V_data_V_U_n_62,regslice_both_s_axis_V_data_V_U_n_63,regslice_both_s_axis_V_data_V_U_n_64,regslice_both_s_axis_V_data_V_U_n_65}),
        .\B_V_data_1_state_reg[1]_0 (s_axis_TREADY),
        .Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY),
        .s_axis_TDATA(s_axis_TDATA),
        .s_axis_TVALID(s_axis_TVALID),
        .s_axis_TVALID_int_regslice(s_axis_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    reset_0_data_reg_reg
       (.C(ap_clk),
        .CE(circular_1_vld_reg2),
        .D(reset_i),
        .Q(reset_0_data_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    reset_1_vld_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_141),
        .Q(reset_1_vld_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(AWREADY_Dummy),
        .I1(AWVALID_Dummy),
        .I2(\bus_write/next_wreq ),
        .I3(\bus_write/rs_wreq/state__0 [1]),
        .I4(\bus_write/rs_wreq/state__0 [0]),
        .O(s_ready_t_i_1_n_0));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(\bus_write/wreq_throttle/rs_req_valid__0 ),
        .I1(m_axi_gmem_AWREADY),
        .I2(\bus_write/wreq_throttle/rs_req_ready ),
        .I3(\bus_write/wreq_throttle/rs_req/state__0 [1]),
        .I4(\bus_write/wreq_throttle/rs_req/state__0 [0]),
        .O(s_ready_t_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg),
        .I1(m_axi_gmem_BVALID),
        .I2(\bus_write/resp_ready__1 ),
        .I3(\bus_write/rs_resp/state__0 [1]),
        .I4(\bus_write/rs_resp/state__0 [0]),
        .O(s_ready_t_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(\bus_read/rs_rdata/state__0 [1]),
        .I4(\bus_read/rs_rdata/state__0 [0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE \targetBlock_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_205),
        .Q(\targetBlock_reg_254_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[0]),
        .Q(tmp_data_V_1_loc_fu_100[0]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[10]),
        .Q(tmp_data_V_1_loc_fu_100[10]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[11]),
        .Q(tmp_data_V_1_loc_fu_100[11]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[12] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[12]),
        .Q(tmp_data_V_1_loc_fu_100[12]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[13] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[13]),
        .Q(tmp_data_V_1_loc_fu_100[13]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[14] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[14]),
        .Q(tmp_data_V_1_loc_fu_100[14]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[15] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[15]),
        .Q(tmp_data_V_1_loc_fu_100[15]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[16] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[16]),
        .Q(tmp_data_V_1_loc_fu_100[16]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[17] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[17]),
        .Q(tmp_data_V_1_loc_fu_100[17]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[18] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[18]),
        .Q(tmp_data_V_1_loc_fu_100[18]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[19] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[19]),
        .Q(tmp_data_V_1_loc_fu_100[19]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[1]),
        .Q(tmp_data_V_1_loc_fu_100[1]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[20] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[20]),
        .Q(tmp_data_V_1_loc_fu_100[20]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[21] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[21]),
        .Q(tmp_data_V_1_loc_fu_100[21]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[22] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[22]),
        .Q(tmp_data_V_1_loc_fu_100[22]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[23] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[23]),
        .Q(tmp_data_V_1_loc_fu_100[23]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[24] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[24]),
        .Q(tmp_data_V_1_loc_fu_100[24]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[25] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[25]),
        .Q(tmp_data_V_1_loc_fu_100[25]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[26] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[26]),
        .Q(tmp_data_V_1_loc_fu_100[26]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[27] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[27]),
        .Q(tmp_data_V_1_loc_fu_100[27]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[28] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[28]),
        .Q(tmp_data_V_1_loc_fu_100[28]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[29] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[29]),
        .Q(tmp_data_V_1_loc_fu_100[29]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[2]),
        .Q(tmp_data_V_1_loc_fu_100[2]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[30] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[30]),
        .Q(tmp_data_V_1_loc_fu_100[30]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[31] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[31]),
        .Q(tmp_data_V_1_loc_fu_100[31]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[32] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[32]),
        .Q(tmp_data_V_1_loc_fu_100[32]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[33] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[33]),
        .Q(tmp_data_V_1_loc_fu_100[33]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[34] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[34]),
        .Q(tmp_data_V_1_loc_fu_100[34]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[35] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[35]),
        .Q(tmp_data_V_1_loc_fu_100[35]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[36] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[36]),
        .Q(tmp_data_V_1_loc_fu_100[36]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[37] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[37]),
        .Q(tmp_data_V_1_loc_fu_100[37]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[38] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[38]),
        .Q(tmp_data_V_1_loc_fu_100[38]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[39] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[39]),
        .Q(tmp_data_V_1_loc_fu_100[39]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[3]),
        .Q(tmp_data_V_1_loc_fu_100[3]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[40] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[40]),
        .Q(tmp_data_V_1_loc_fu_100[40]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[41] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[41]),
        .Q(tmp_data_V_1_loc_fu_100[41]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[42] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[42]),
        .Q(tmp_data_V_1_loc_fu_100[42]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[43] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[43]),
        .Q(tmp_data_V_1_loc_fu_100[43]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[44] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[44]),
        .Q(tmp_data_V_1_loc_fu_100[44]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[45] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[45]),
        .Q(tmp_data_V_1_loc_fu_100[45]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[46] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[46]),
        .Q(tmp_data_V_1_loc_fu_100[46]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[47] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[47]),
        .Q(tmp_data_V_1_loc_fu_100[47]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[48] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[48]),
        .Q(tmp_data_V_1_loc_fu_100[48]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[49] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[49]),
        .Q(tmp_data_V_1_loc_fu_100[49]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[4]),
        .Q(tmp_data_V_1_loc_fu_100[4]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[50] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[50]),
        .Q(tmp_data_V_1_loc_fu_100[50]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[51] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[51]),
        .Q(tmp_data_V_1_loc_fu_100[51]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[52] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[52]),
        .Q(tmp_data_V_1_loc_fu_100[52]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[53] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[53]),
        .Q(tmp_data_V_1_loc_fu_100[53]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[54] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[54]),
        .Q(tmp_data_V_1_loc_fu_100[54]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[55] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[55]),
        .Q(tmp_data_V_1_loc_fu_100[55]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[56] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[56]),
        .Q(tmp_data_V_1_loc_fu_100[56]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[57] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[57]),
        .Q(tmp_data_V_1_loc_fu_100[57]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[58] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[58]),
        .Q(tmp_data_V_1_loc_fu_100[58]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[59] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[59]),
        .Q(tmp_data_V_1_loc_fu_100[59]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[5]),
        .Q(tmp_data_V_1_loc_fu_100[5]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[60] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[60]),
        .Q(tmp_data_V_1_loc_fu_100[60]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[61] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[61]),
        .Q(tmp_data_V_1_loc_fu_100[61]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[62] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[62]),
        .Q(tmp_data_V_1_loc_fu_100[62]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[63] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[63]),
        .Q(tmp_data_V_1_loc_fu_100[63]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[6]),
        .Q(tmp_data_V_1_loc_fu_100[6]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[7]),
        .Q(tmp_data_V_1_loc_fu_100[7]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[8]),
        .Q(tmp_data_V_1_loc_fu_100[8]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_131),
        .D(tmp_data_V_1_fu_90[9]),
        .Q(tmp_data_V_1_loc_fu_100[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_data_V_fu_92[63]_i_1 
       (.I0(circular_0_data_reg),
        .I1(ap_CS_fsm_state7),
        .O(ap_NS_fsm1));
  FDRE \tmp_data_V_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[0]),
        .Q(tmp_data_V_fu_92[0]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[10]),
        .Q(tmp_data_V_fu_92[10]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[11]),
        .Q(tmp_data_V_fu_92[11]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[12]),
        .Q(tmp_data_V_fu_92[12]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[13]),
        .Q(tmp_data_V_fu_92[13]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[14]),
        .Q(tmp_data_V_fu_92[14]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[15]),
        .Q(tmp_data_V_fu_92[15]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[16]),
        .Q(tmp_data_V_fu_92[16]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[17]),
        .Q(tmp_data_V_fu_92[17]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[18]),
        .Q(tmp_data_V_fu_92[18]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[19]),
        .Q(tmp_data_V_fu_92[19]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[1]),
        .Q(tmp_data_V_fu_92[1]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[20]),
        .Q(tmp_data_V_fu_92[20]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[21]),
        .Q(tmp_data_V_fu_92[21]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[22]),
        .Q(tmp_data_V_fu_92[22]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[23]),
        .Q(tmp_data_V_fu_92[23]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[24]),
        .Q(tmp_data_V_fu_92[24]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[25]),
        .Q(tmp_data_V_fu_92[25]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[26]),
        .Q(tmp_data_V_fu_92[26]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[27]),
        .Q(tmp_data_V_fu_92[27]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[28]),
        .Q(tmp_data_V_fu_92[28]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[29]),
        .Q(tmp_data_V_fu_92[29]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[2]),
        .Q(tmp_data_V_fu_92[2]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[30]),
        .Q(tmp_data_V_fu_92[30]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[31]),
        .Q(tmp_data_V_fu_92[31]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[32]),
        .Q(tmp_data_V_fu_92[32]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[33]),
        .Q(tmp_data_V_fu_92[33]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[34]),
        .Q(tmp_data_V_fu_92[34]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[35]),
        .Q(tmp_data_V_fu_92[35]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[36]),
        .Q(tmp_data_V_fu_92[36]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[37]),
        .Q(tmp_data_V_fu_92[37]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[38]),
        .Q(tmp_data_V_fu_92[38]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[39]),
        .Q(tmp_data_V_fu_92[39]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[3]),
        .Q(tmp_data_V_fu_92[3]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[40]),
        .Q(tmp_data_V_fu_92[40]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[41]),
        .Q(tmp_data_V_fu_92[41]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[42]),
        .Q(tmp_data_V_fu_92[42]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[43]),
        .Q(tmp_data_V_fu_92[43]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[44]),
        .Q(tmp_data_V_fu_92[44]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[45]),
        .Q(tmp_data_V_fu_92[45]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[46]),
        .Q(tmp_data_V_fu_92[46]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[47]),
        .Q(tmp_data_V_fu_92[47]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[48]),
        .Q(tmp_data_V_fu_92[48]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[49]),
        .Q(tmp_data_V_fu_92[49]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[4]),
        .Q(tmp_data_V_fu_92[4]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[50]),
        .Q(tmp_data_V_fu_92[50]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[51]),
        .Q(tmp_data_V_fu_92[51]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[52]),
        .Q(tmp_data_V_fu_92[52]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[53]),
        .Q(tmp_data_V_fu_92[53]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[54]),
        .Q(tmp_data_V_fu_92[54]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[55]),
        .Q(tmp_data_V_fu_92[55]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[56]),
        .Q(tmp_data_V_fu_92[56]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[57]),
        .Q(tmp_data_V_fu_92[57]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[58]),
        .Q(tmp_data_V_fu_92[58]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[59]),
        .Q(tmp_data_V_fu_92[59]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[5]),
        .Q(tmp_data_V_fu_92[5]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[60]),
        .Q(tmp_data_V_fu_92[60]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[61]),
        .Q(tmp_data_V_fu_92[61]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[62]),
        .Q(tmp_data_V_fu_92[62]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[63] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[63]),
        .Q(tmp_data_V_fu_92[63]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[6]),
        .Q(tmp_data_V_fu_92[6]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[7]),
        .Q(tmp_data_V_fu_92[7]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[8]),
        .Q(tmp_data_V_fu_92[8]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_data_V_1_loc_fu_100[9]),
        .Q(tmp_data_V_fu_92[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1
       (.I0(\store_unit/wreq_len ),
        .I1(\store_unit/wrsp_ready ),
        .I2(\store_unit/wreq_valid ),
        .I3(AWVALID_Dummy),
        .I4(AWREADY_Dummy),
        .O(tmp_valid_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \written_1_data_reg[63]_i_3 
       (.I0(ap_CS_fsm_state5),
        .I1(\targetBlock_reg_254_reg_n_0_[0] ),
        .O(p_9_in));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[0] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[0]),
        .Q(written_1_data_reg[0]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[10]),
        .Q(written_1_data_reg[10]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[11]),
        .Q(written_1_data_reg[11]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[12]),
        .Q(written_1_data_reg[12]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[13]),
        .Q(written_1_data_reg[13]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[14]),
        .Q(written_1_data_reg[14]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[15]),
        .Q(written_1_data_reg[15]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[16]),
        .Q(written_1_data_reg[16]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[17]),
        .Q(written_1_data_reg[17]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[18]),
        .Q(written_1_data_reg[18]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[19]),
        .Q(written_1_data_reg[19]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[1] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[1]),
        .Q(written_1_data_reg[1]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[20]),
        .Q(written_1_data_reg[20]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[21]),
        .Q(written_1_data_reg[21]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[22]),
        .Q(written_1_data_reg[22]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[23]),
        .Q(written_1_data_reg[23]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[24]),
        .Q(written_1_data_reg[24]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[25]),
        .Q(written_1_data_reg[25]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[26]),
        .Q(written_1_data_reg[26]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[27]),
        .Q(written_1_data_reg[27]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[28]),
        .Q(written_1_data_reg[28]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[29]),
        .Q(written_1_data_reg[29]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[2]),
        .Q(written_1_data_reg[2]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[30]),
        .Q(written_1_data_reg[30]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[31]),
        .Q(written_1_data_reg[31]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[32]),
        .Q(written_1_data_reg[32]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[33]),
        .Q(written_1_data_reg[33]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[34]),
        .Q(written_1_data_reg[34]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[35]),
        .Q(written_1_data_reg[35]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[36]),
        .Q(written_1_data_reg[36]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[37]),
        .Q(written_1_data_reg[37]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[38]),
        .Q(written_1_data_reg[38]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[39]),
        .Q(written_1_data_reg[39]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[3]),
        .Q(written_1_data_reg[3]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[40]),
        .Q(written_1_data_reg[40]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[41]),
        .Q(written_1_data_reg[41]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[42]),
        .Q(written_1_data_reg[42]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[43]),
        .Q(written_1_data_reg[43]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[44]),
        .Q(written_1_data_reg[44]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[45]),
        .Q(written_1_data_reg[45]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[46]),
        .Q(written_1_data_reg[46]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[47]),
        .Q(written_1_data_reg[47]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[48]),
        .Q(written_1_data_reg[48]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[49]),
        .Q(written_1_data_reg[49]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[4]),
        .Q(written_1_data_reg[4]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[50]),
        .Q(written_1_data_reg[50]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[51]),
        .Q(written_1_data_reg[51]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[52]),
        .Q(written_1_data_reg[52]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[53]),
        .Q(written_1_data_reg[53]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[54]),
        .Q(written_1_data_reg[54]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[55]),
        .Q(written_1_data_reg[55]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[56]),
        .Q(written_1_data_reg[56]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[57]),
        .Q(written_1_data_reg[57]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[58]),
        .Q(written_1_data_reg[58]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[59]),
        .Q(written_1_data_reg[59]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[5]),
        .Q(written_1_data_reg[5]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[60]),
        .Q(written_1_data_reg[60]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[61]),
        .Q(written_1_data_reg[61]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[62]),
        .Q(written_1_data_reg[62]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[63]),
        .Q(written_1_data_reg[63]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[6]),
        .Q(written_1_data_reg[6]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[7]),
        .Q(written_1_data_reg[7]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[8]),
        .Q(written_1_data_reg[8]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(add_ln886_fu_263_p2[9]),
        .Q(written_1_data_reg[9]),
        .R(written_1_data_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    written_1_vld_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_n_137),
        .Q(written_1_vld_reg),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_trace_s2mm_Pipeline_VITIS_LOOP_39_2
   (p_vld_reg_338_pp0_iter6_reg,
    grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY,
    empty_22_fu_98_reg,
    D,
    ap_enable_reg_pp0_iter7_reg_0,
    E,
    push,
    ap_block_pp0_stage0_11001__0,
    mOutPtr18_out,
    push_0,
    pop,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \tmp_data_V_1_fu_90_reg[63]_0 ,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_return_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \trunc_ln_reg_347_reg[60]_0 ,
    \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    \written_1_data_reg_reg[0] ,
    gmem_AWREADY,
    gmem_AWVALID1__0,
    gmem_WREADY,
    pop_1,
    gmem_BVALID,
    empty_n_reg,
    reset_0_data_reg,
    ap_start,
    p_9_in,
    written_1_vld_reg_reg,
    s_axis_TVALID_int_regslice,
    \tmp_data_V_1_fu_90_reg[63]_1 ,
    grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg,
    \targetBlock_reg_254_reg[0] ,
    \count_load_0_data_reg_reg[63]_0 ,
    \out_r_0_data_reg_reg[63]_0 ,
    \B_V_data_1_payload_B_reg[63] );
  output p_vld_reg_338_pp0_iter6_reg;
  output grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY;
  output [63:0]empty_22_fu_98_reg;
  output [63:0]D;
  output ap_enable_reg_pp0_iter7_reg_0;
  output [0:0]E;
  output push;
  output ap_block_pp0_stage0_11001__0;
  output mOutPtr18_out;
  output push_0;
  output pop;
  output \ap_CS_fsm_reg[3]_0 ;
  output [1:0]\ap_CS_fsm_reg[3]_1 ;
  output [63:0]\tmp_data_V_1_fu_90_reg[63]_0 ;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output \ap_return_reg[0]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [60:0]\trunc_ln_reg_347_reg[60]_0 ;
  output [63:0]\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [63:0]Q;
  input [2:0]\written_1_data_reg_reg[0] ;
  input gmem_AWREADY;
  input gmem_AWVALID1__0;
  input gmem_WREADY;
  input pop_1;
  input gmem_BVALID;
  input empty_n_reg;
  input reset_0_data_reg;
  input ap_start;
  input p_9_in;
  input [0:0]written_1_vld_reg_reg;
  input s_axis_TVALID_int_regslice;
  input [63:0]\tmp_data_V_1_fu_90_reg[63]_1 ;
  input grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg;
  input \targetBlock_reg_254_reg[0] ;
  input [63:0]\count_load_0_data_reg_reg[63]_0 ;
  input [61:0]\out_r_0_data_reg_reg[63]_0 ;
  input [63:0]\B_V_data_1_payload_B_reg[63] ;

  wire [63:0]\B_V_data_1_payload_B_reg[63] ;
  wire [63:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire UnifiedRetVal_reg_181;
  wire \UnifiedRetVal_reg_181[0]_i_1_n_0 ;
  wire [63:3]add_ln47_fu_248_p2;
  wire add_ln47_fu_248_p2_carry__0_i_1_n_0;
  wire add_ln47_fu_248_p2_carry__0_i_2_n_0;
  wire add_ln47_fu_248_p2_carry__0_i_3_n_0;
  wire add_ln47_fu_248_p2_carry__0_i_4_n_0;
  wire add_ln47_fu_248_p2_carry__0_i_5_n_0;
  wire add_ln47_fu_248_p2_carry__0_i_6_n_0;
  wire add_ln47_fu_248_p2_carry__0_i_7_n_0;
  wire add_ln47_fu_248_p2_carry__0_i_8_n_0;
  wire add_ln47_fu_248_p2_carry__0_n_0;
  wire add_ln47_fu_248_p2_carry__0_n_1;
  wire add_ln47_fu_248_p2_carry__0_n_2;
  wire add_ln47_fu_248_p2_carry__0_n_3;
  wire add_ln47_fu_248_p2_carry__0_n_4;
  wire add_ln47_fu_248_p2_carry__0_n_5;
  wire add_ln47_fu_248_p2_carry__0_n_6;
  wire add_ln47_fu_248_p2_carry__0_n_7;
  wire add_ln47_fu_248_p2_carry__1_i_1_n_0;
  wire add_ln47_fu_248_p2_carry__1_i_2_n_0;
  wire add_ln47_fu_248_p2_carry__1_i_3_n_0;
  wire add_ln47_fu_248_p2_carry__1_i_4_n_0;
  wire add_ln47_fu_248_p2_carry__1_i_5_n_0;
  wire add_ln47_fu_248_p2_carry__1_i_6_n_0;
  wire add_ln47_fu_248_p2_carry__1_i_7_n_0;
  wire add_ln47_fu_248_p2_carry__1_i_8_n_0;
  wire add_ln47_fu_248_p2_carry__1_n_0;
  wire add_ln47_fu_248_p2_carry__1_n_1;
  wire add_ln47_fu_248_p2_carry__1_n_2;
  wire add_ln47_fu_248_p2_carry__1_n_3;
  wire add_ln47_fu_248_p2_carry__1_n_4;
  wire add_ln47_fu_248_p2_carry__1_n_5;
  wire add_ln47_fu_248_p2_carry__1_n_6;
  wire add_ln47_fu_248_p2_carry__1_n_7;
  wire add_ln47_fu_248_p2_carry__2_i_1_n_0;
  wire add_ln47_fu_248_p2_carry__2_i_2_n_0;
  wire add_ln47_fu_248_p2_carry__2_i_3_n_0;
  wire add_ln47_fu_248_p2_carry__2_i_4_n_0;
  wire add_ln47_fu_248_p2_carry__2_i_5_n_0;
  wire add_ln47_fu_248_p2_carry__2_i_6_n_0;
  wire add_ln47_fu_248_p2_carry__2_i_7_n_0;
  wire add_ln47_fu_248_p2_carry__2_i_8_n_0;
  wire add_ln47_fu_248_p2_carry__2_n_0;
  wire add_ln47_fu_248_p2_carry__2_n_1;
  wire add_ln47_fu_248_p2_carry__2_n_2;
  wire add_ln47_fu_248_p2_carry__2_n_3;
  wire add_ln47_fu_248_p2_carry__2_n_4;
  wire add_ln47_fu_248_p2_carry__2_n_5;
  wire add_ln47_fu_248_p2_carry__2_n_6;
  wire add_ln47_fu_248_p2_carry__2_n_7;
  wire add_ln47_fu_248_p2_carry__3_i_1_n_0;
  wire add_ln47_fu_248_p2_carry__3_i_2_n_0;
  wire add_ln47_fu_248_p2_carry__3_i_3_n_0;
  wire add_ln47_fu_248_p2_carry__3_i_4_n_0;
  wire add_ln47_fu_248_p2_carry__3_i_5_n_0;
  wire add_ln47_fu_248_p2_carry__3_i_6_n_0;
  wire add_ln47_fu_248_p2_carry__3_i_7_n_0;
  wire add_ln47_fu_248_p2_carry__3_i_8_n_0;
  wire add_ln47_fu_248_p2_carry__3_n_0;
  wire add_ln47_fu_248_p2_carry__3_n_1;
  wire add_ln47_fu_248_p2_carry__3_n_2;
  wire add_ln47_fu_248_p2_carry__3_n_3;
  wire add_ln47_fu_248_p2_carry__3_n_4;
  wire add_ln47_fu_248_p2_carry__3_n_5;
  wire add_ln47_fu_248_p2_carry__3_n_6;
  wire add_ln47_fu_248_p2_carry__3_n_7;
  wire add_ln47_fu_248_p2_carry__4_i_1_n_0;
  wire add_ln47_fu_248_p2_carry__4_i_2_n_0;
  wire add_ln47_fu_248_p2_carry__4_i_3_n_0;
  wire add_ln47_fu_248_p2_carry__4_i_4_n_0;
  wire add_ln47_fu_248_p2_carry__4_i_5_n_0;
  wire add_ln47_fu_248_p2_carry__4_i_6_n_0;
  wire add_ln47_fu_248_p2_carry__4_i_7_n_0;
  wire add_ln47_fu_248_p2_carry__4_i_8_n_0;
  wire add_ln47_fu_248_p2_carry__4_n_0;
  wire add_ln47_fu_248_p2_carry__4_n_1;
  wire add_ln47_fu_248_p2_carry__4_n_2;
  wire add_ln47_fu_248_p2_carry__4_n_3;
  wire add_ln47_fu_248_p2_carry__4_n_4;
  wire add_ln47_fu_248_p2_carry__4_n_5;
  wire add_ln47_fu_248_p2_carry__4_n_6;
  wire add_ln47_fu_248_p2_carry__4_n_7;
  wire add_ln47_fu_248_p2_carry__5_i_1_n_0;
  wire add_ln47_fu_248_p2_carry__5_i_2_n_0;
  wire add_ln47_fu_248_p2_carry__5_i_3_n_0;
  wire add_ln47_fu_248_p2_carry__5_i_4_n_0;
  wire add_ln47_fu_248_p2_carry__5_i_5_n_0;
  wire add_ln47_fu_248_p2_carry__5_i_6_n_0;
  wire add_ln47_fu_248_p2_carry__5_i_7_n_0;
  wire add_ln47_fu_248_p2_carry__5_i_8_n_0;
  wire add_ln47_fu_248_p2_carry__5_n_0;
  wire add_ln47_fu_248_p2_carry__5_n_1;
  wire add_ln47_fu_248_p2_carry__5_n_2;
  wire add_ln47_fu_248_p2_carry__5_n_3;
  wire add_ln47_fu_248_p2_carry__5_n_4;
  wire add_ln47_fu_248_p2_carry__5_n_5;
  wire add_ln47_fu_248_p2_carry__5_n_6;
  wire add_ln47_fu_248_p2_carry__5_n_7;
  wire add_ln47_fu_248_p2_carry__6_i_1_n_0;
  wire add_ln47_fu_248_p2_carry__6_i_2_n_0;
  wire add_ln47_fu_248_p2_carry__6_i_3_n_0;
  wire add_ln47_fu_248_p2_carry__6_i_4_n_0;
  wire add_ln47_fu_248_p2_carry__6_i_5_n_0;
  wire add_ln47_fu_248_p2_carry__6_i_6_n_0;
  wire add_ln47_fu_248_p2_carry__6_n_3;
  wire add_ln47_fu_248_p2_carry__6_n_4;
  wire add_ln47_fu_248_p2_carry__6_n_5;
  wire add_ln47_fu_248_p2_carry__6_n_6;
  wire add_ln47_fu_248_p2_carry__6_n_7;
  wire add_ln47_fu_248_p2_carry_i_1_n_0;
  wire add_ln47_fu_248_p2_carry_i_2_n_0;
  wire add_ln47_fu_248_p2_carry_i_3_n_0;
  wire add_ln47_fu_248_p2_carry_i_4_n_0;
  wire add_ln47_fu_248_p2_carry_i_5_n_0;
  wire add_ln47_fu_248_p2_carry_i_6_n_0;
  wire add_ln47_fu_248_p2_carry_i_7_n_0;
  wire add_ln47_fu_248_p2_carry_n_0;
  wire add_ln47_fu_248_p2_carry_n_1;
  wire add_ln47_fu_248_p2_carry_n_2;
  wire add_ln47_fu_248_p2_carry_n_3;
  wire add_ln47_fu_248_p2_carry_n_4;
  wire add_ln47_fu_248_p2_carry_n_5;
  wire add_ln47_fu_248_p2_carry_n_6;
  wire add_ln47_fu_248_p2_carry_n_7;
  wire add_ln886_fu_263_p2_carry__0_n_0;
  wire add_ln886_fu_263_p2_carry__0_n_1;
  wire add_ln886_fu_263_p2_carry__0_n_2;
  wire add_ln886_fu_263_p2_carry__0_n_3;
  wire add_ln886_fu_263_p2_carry__0_n_4;
  wire add_ln886_fu_263_p2_carry__0_n_5;
  wire add_ln886_fu_263_p2_carry__0_n_6;
  wire add_ln886_fu_263_p2_carry__0_n_7;
  wire add_ln886_fu_263_p2_carry__1_n_0;
  wire add_ln886_fu_263_p2_carry__1_n_1;
  wire add_ln886_fu_263_p2_carry__1_n_2;
  wire add_ln886_fu_263_p2_carry__1_n_3;
  wire add_ln886_fu_263_p2_carry__1_n_4;
  wire add_ln886_fu_263_p2_carry__1_n_5;
  wire add_ln886_fu_263_p2_carry__1_n_6;
  wire add_ln886_fu_263_p2_carry__1_n_7;
  wire add_ln886_fu_263_p2_carry__2_n_0;
  wire add_ln886_fu_263_p2_carry__2_n_1;
  wire add_ln886_fu_263_p2_carry__2_n_2;
  wire add_ln886_fu_263_p2_carry__2_n_3;
  wire add_ln886_fu_263_p2_carry__2_n_4;
  wire add_ln886_fu_263_p2_carry__2_n_5;
  wire add_ln886_fu_263_p2_carry__2_n_6;
  wire add_ln886_fu_263_p2_carry__2_n_7;
  wire add_ln886_fu_263_p2_carry__3_n_0;
  wire add_ln886_fu_263_p2_carry__3_n_1;
  wire add_ln886_fu_263_p2_carry__3_n_2;
  wire add_ln886_fu_263_p2_carry__3_n_3;
  wire add_ln886_fu_263_p2_carry__3_n_4;
  wire add_ln886_fu_263_p2_carry__3_n_5;
  wire add_ln886_fu_263_p2_carry__3_n_6;
  wire add_ln886_fu_263_p2_carry__3_n_7;
  wire add_ln886_fu_263_p2_carry__4_n_0;
  wire add_ln886_fu_263_p2_carry__4_n_1;
  wire add_ln886_fu_263_p2_carry__4_n_2;
  wire add_ln886_fu_263_p2_carry__4_n_3;
  wire add_ln886_fu_263_p2_carry__4_n_4;
  wire add_ln886_fu_263_p2_carry__4_n_5;
  wire add_ln886_fu_263_p2_carry__4_n_6;
  wire add_ln886_fu_263_p2_carry__4_n_7;
  wire add_ln886_fu_263_p2_carry__5_n_0;
  wire add_ln886_fu_263_p2_carry__5_n_1;
  wire add_ln886_fu_263_p2_carry__5_n_2;
  wire add_ln886_fu_263_p2_carry__5_n_3;
  wire add_ln886_fu_263_p2_carry__5_n_4;
  wire add_ln886_fu_263_p2_carry__5_n_5;
  wire add_ln886_fu_263_p2_carry__5_n_6;
  wire add_ln886_fu_263_p2_carry__5_n_7;
  wire add_ln886_fu_263_p2_carry__6_n_2;
  wire add_ln886_fu_263_p2_carry__6_n_3;
  wire add_ln886_fu_263_p2_carry__6_n_4;
  wire add_ln886_fu_263_p2_carry__6_n_5;
  wire add_ln886_fu_263_p2_carry__6_n_6;
  wire add_ln886_fu_263_p2_carry__6_n_7;
  wire add_ln886_fu_263_p2_carry_n_0;
  wire add_ln886_fu_263_p2_carry_n_1;
  wire add_ln886_fu_263_p2_carry_n_2;
  wire add_ln886_fu_263_p2_carry_n_3;
  wire add_ln886_fu_263_p2_carry_n_4;
  wire add_ln886_fu_263_p2_carry_n_5;
  wire add_ln886_fu_263_p2_carry_n_6;
  wire add_ln886_fu_263_p2_carry_n_7;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire \ap_CS_fsm[4]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state2;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm119_out__3;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm412_out__1;
  wire ap_NS_fsm4__1;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7_i_1_n_0;
  wire ap_enable_reg_pp0_iter7_reg_0;
  wire [0:0]ap_exit_tran_regpp0;
  wire \ap_exit_tran_regpp0[0]_i_1_n_0 ;
  wire ap_return;
  wire \ap_return[0]_i_1_n_0 ;
  wire \ap_return_reg[0]_0 ;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [63:0]count_load_0_data_reg;
  wire \count_load_0_data_reg[63]_i_1_n_0 ;
  wire [63:0]\count_load_0_data_reg_reg[63]_0 ;
  wire \empty_22_fu_98[0]_i_10_n_0 ;
  wire \empty_22_fu_98[0]_i_11_n_0 ;
  wire \empty_22_fu_98[0]_i_3_n_0 ;
  wire \empty_22_fu_98[0]_i_4_n_0 ;
  wire \empty_22_fu_98[0]_i_5_n_0 ;
  wire \empty_22_fu_98[0]_i_6_n_0 ;
  wire \empty_22_fu_98[0]_i_7_n_0 ;
  wire \empty_22_fu_98[0]_i_8_n_0 ;
  wire \empty_22_fu_98[0]_i_9_n_0 ;
  wire \empty_22_fu_98[16]_i_2_n_0 ;
  wire \empty_22_fu_98[16]_i_3_n_0 ;
  wire \empty_22_fu_98[16]_i_4_n_0 ;
  wire \empty_22_fu_98[16]_i_5_n_0 ;
  wire \empty_22_fu_98[16]_i_6_n_0 ;
  wire \empty_22_fu_98[16]_i_7_n_0 ;
  wire \empty_22_fu_98[16]_i_8_n_0 ;
  wire \empty_22_fu_98[16]_i_9_n_0 ;
  wire \empty_22_fu_98[24]_i_2_n_0 ;
  wire \empty_22_fu_98[24]_i_3_n_0 ;
  wire \empty_22_fu_98[24]_i_4_n_0 ;
  wire \empty_22_fu_98[24]_i_5_n_0 ;
  wire \empty_22_fu_98[24]_i_6_n_0 ;
  wire \empty_22_fu_98[24]_i_7_n_0 ;
  wire \empty_22_fu_98[24]_i_8_n_0 ;
  wire \empty_22_fu_98[24]_i_9_n_0 ;
  wire \empty_22_fu_98[32]_i_2_n_0 ;
  wire \empty_22_fu_98[32]_i_3_n_0 ;
  wire \empty_22_fu_98[32]_i_4_n_0 ;
  wire \empty_22_fu_98[32]_i_5_n_0 ;
  wire \empty_22_fu_98[32]_i_6_n_0 ;
  wire \empty_22_fu_98[32]_i_7_n_0 ;
  wire \empty_22_fu_98[32]_i_8_n_0 ;
  wire \empty_22_fu_98[32]_i_9_n_0 ;
  wire \empty_22_fu_98[40]_i_2_n_0 ;
  wire \empty_22_fu_98[40]_i_3_n_0 ;
  wire \empty_22_fu_98[40]_i_4_n_0 ;
  wire \empty_22_fu_98[40]_i_5_n_0 ;
  wire \empty_22_fu_98[40]_i_6_n_0 ;
  wire \empty_22_fu_98[40]_i_7_n_0 ;
  wire \empty_22_fu_98[40]_i_8_n_0 ;
  wire \empty_22_fu_98[40]_i_9_n_0 ;
  wire \empty_22_fu_98[48]_i_2_n_0 ;
  wire \empty_22_fu_98[48]_i_3_n_0 ;
  wire \empty_22_fu_98[48]_i_4_n_0 ;
  wire \empty_22_fu_98[48]_i_5_n_0 ;
  wire \empty_22_fu_98[48]_i_6_n_0 ;
  wire \empty_22_fu_98[48]_i_7_n_0 ;
  wire \empty_22_fu_98[48]_i_8_n_0 ;
  wire \empty_22_fu_98[48]_i_9_n_0 ;
  wire \empty_22_fu_98[56]_i_2_n_0 ;
  wire \empty_22_fu_98[56]_i_3_n_0 ;
  wire \empty_22_fu_98[56]_i_4_n_0 ;
  wire \empty_22_fu_98[56]_i_5_n_0 ;
  wire \empty_22_fu_98[56]_i_6_n_0 ;
  wire \empty_22_fu_98[56]_i_7_n_0 ;
  wire \empty_22_fu_98[56]_i_8_n_0 ;
  wire \empty_22_fu_98[56]_i_9_n_0 ;
  wire \empty_22_fu_98[8]_i_2_n_0 ;
  wire \empty_22_fu_98[8]_i_3_n_0 ;
  wire \empty_22_fu_98[8]_i_4_n_0 ;
  wire \empty_22_fu_98[8]_i_5_n_0 ;
  wire \empty_22_fu_98[8]_i_6_n_0 ;
  wire \empty_22_fu_98[8]_i_7_n_0 ;
  wire \empty_22_fu_98[8]_i_8_n_0 ;
  wire \empty_22_fu_98[8]_i_9_n_0 ;
  wire [63:0]empty_22_fu_98_reg;
  wire \empty_22_fu_98_reg[0]_i_2_n_0 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_1 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_10 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_11 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_12 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_13 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_14 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_15 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_2 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_3 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_4 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_5 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_6 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_7 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_8 ;
  wire \empty_22_fu_98_reg[0]_i_2_n_9 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_0 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_1 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_10 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_11 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_12 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_13 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_14 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_15 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_2 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_3 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_4 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_5 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_6 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_7 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_8 ;
  wire \empty_22_fu_98_reg[16]_i_1_n_9 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_0 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_1 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_10 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_11 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_12 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_13 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_14 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_15 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_2 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_3 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_4 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_5 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_6 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_7 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_8 ;
  wire \empty_22_fu_98_reg[24]_i_1_n_9 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_0 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_1 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_10 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_11 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_12 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_13 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_14 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_15 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_2 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_3 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_4 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_5 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_6 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_7 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_8 ;
  wire \empty_22_fu_98_reg[32]_i_1_n_9 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_0 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_1 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_10 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_11 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_12 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_13 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_14 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_15 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_2 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_3 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_4 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_5 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_6 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_7 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_8 ;
  wire \empty_22_fu_98_reg[40]_i_1_n_9 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_0 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_1 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_10 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_11 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_12 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_13 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_14 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_15 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_2 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_3 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_4 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_5 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_6 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_7 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_8 ;
  wire \empty_22_fu_98_reg[48]_i_1_n_9 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_1 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_10 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_11 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_12 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_13 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_14 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_15 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_2 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_3 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_4 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_5 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_6 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_7 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_8 ;
  wire \empty_22_fu_98_reg[56]_i_1_n_9 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_0 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_1 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_10 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_11 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_12 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_13 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_14 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_15 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_2 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_3 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_4 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_5 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_6 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_7 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_8 ;
  wire \empty_22_fu_98_reg[8]_i_1_n_9 ;
  wire empty_23_nbread_fu_132_p5_0;
  wire empty_n_reg;
  wire gmem_AWREADY;
  wire gmem_AWVALID1__0;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_ready;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY;
  wire \i_V_fu_94[0]_i_4_n_0 ;
  wire [63:0]i_V_fu_94_reg;
  wire \i_V_fu_94_reg[0]_i_3_n_0 ;
  wire \i_V_fu_94_reg[0]_i_3_n_1 ;
  wire \i_V_fu_94_reg[0]_i_3_n_10 ;
  wire \i_V_fu_94_reg[0]_i_3_n_11 ;
  wire \i_V_fu_94_reg[0]_i_3_n_12 ;
  wire \i_V_fu_94_reg[0]_i_3_n_13 ;
  wire \i_V_fu_94_reg[0]_i_3_n_14 ;
  wire \i_V_fu_94_reg[0]_i_3_n_15 ;
  wire \i_V_fu_94_reg[0]_i_3_n_2 ;
  wire \i_V_fu_94_reg[0]_i_3_n_3 ;
  wire \i_V_fu_94_reg[0]_i_3_n_4 ;
  wire \i_V_fu_94_reg[0]_i_3_n_5 ;
  wire \i_V_fu_94_reg[0]_i_3_n_6 ;
  wire \i_V_fu_94_reg[0]_i_3_n_7 ;
  wire \i_V_fu_94_reg[0]_i_3_n_8 ;
  wire \i_V_fu_94_reg[0]_i_3_n_9 ;
  wire \i_V_fu_94_reg[16]_i_1_n_0 ;
  wire \i_V_fu_94_reg[16]_i_1_n_1 ;
  wire \i_V_fu_94_reg[16]_i_1_n_10 ;
  wire \i_V_fu_94_reg[16]_i_1_n_11 ;
  wire \i_V_fu_94_reg[16]_i_1_n_12 ;
  wire \i_V_fu_94_reg[16]_i_1_n_13 ;
  wire \i_V_fu_94_reg[16]_i_1_n_14 ;
  wire \i_V_fu_94_reg[16]_i_1_n_15 ;
  wire \i_V_fu_94_reg[16]_i_1_n_2 ;
  wire \i_V_fu_94_reg[16]_i_1_n_3 ;
  wire \i_V_fu_94_reg[16]_i_1_n_4 ;
  wire \i_V_fu_94_reg[16]_i_1_n_5 ;
  wire \i_V_fu_94_reg[16]_i_1_n_6 ;
  wire \i_V_fu_94_reg[16]_i_1_n_7 ;
  wire \i_V_fu_94_reg[16]_i_1_n_8 ;
  wire \i_V_fu_94_reg[16]_i_1_n_9 ;
  wire \i_V_fu_94_reg[24]_i_1_n_0 ;
  wire \i_V_fu_94_reg[24]_i_1_n_1 ;
  wire \i_V_fu_94_reg[24]_i_1_n_10 ;
  wire \i_V_fu_94_reg[24]_i_1_n_11 ;
  wire \i_V_fu_94_reg[24]_i_1_n_12 ;
  wire \i_V_fu_94_reg[24]_i_1_n_13 ;
  wire \i_V_fu_94_reg[24]_i_1_n_14 ;
  wire \i_V_fu_94_reg[24]_i_1_n_15 ;
  wire \i_V_fu_94_reg[24]_i_1_n_2 ;
  wire \i_V_fu_94_reg[24]_i_1_n_3 ;
  wire \i_V_fu_94_reg[24]_i_1_n_4 ;
  wire \i_V_fu_94_reg[24]_i_1_n_5 ;
  wire \i_V_fu_94_reg[24]_i_1_n_6 ;
  wire \i_V_fu_94_reg[24]_i_1_n_7 ;
  wire \i_V_fu_94_reg[24]_i_1_n_8 ;
  wire \i_V_fu_94_reg[24]_i_1_n_9 ;
  wire \i_V_fu_94_reg[32]_i_1_n_0 ;
  wire \i_V_fu_94_reg[32]_i_1_n_1 ;
  wire \i_V_fu_94_reg[32]_i_1_n_10 ;
  wire \i_V_fu_94_reg[32]_i_1_n_11 ;
  wire \i_V_fu_94_reg[32]_i_1_n_12 ;
  wire \i_V_fu_94_reg[32]_i_1_n_13 ;
  wire \i_V_fu_94_reg[32]_i_1_n_14 ;
  wire \i_V_fu_94_reg[32]_i_1_n_15 ;
  wire \i_V_fu_94_reg[32]_i_1_n_2 ;
  wire \i_V_fu_94_reg[32]_i_1_n_3 ;
  wire \i_V_fu_94_reg[32]_i_1_n_4 ;
  wire \i_V_fu_94_reg[32]_i_1_n_5 ;
  wire \i_V_fu_94_reg[32]_i_1_n_6 ;
  wire \i_V_fu_94_reg[32]_i_1_n_7 ;
  wire \i_V_fu_94_reg[32]_i_1_n_8 ;
  wire \i_V_fu_94_reg[32]_i_1_n_9 ;
  wire \i_V_fu_94_reg[40]_i_1_n_0 ;
  wire \i_V_fu_94_reg[40]_i_1_n_1 ;
  wire \i_V_fu_94_reg[40]_i_1_n_10 ;
  wire \i_V_fu_94_reg[40]_i_1_n_11 ;
  wire \i_V_fu_94_reg[40]_i_1_n_12 ;
  wire \i_V_fu_94_reg[40]_i_1_n_13 ;
  wire \i_V_fu_94_reg[40]_i_1_n_14 ;
  wire \i_V_fu_94_reg[40]_i_1_n_15 ;
  wire \i_V_fu_94_reg[40]_i_1_n_2 ;
  wire \i_V_fu_94_reg[40]_i_1_n_3 ;
  wire \i_V_fu_94_reg[40]_i_1_n_4 ;
  wire \i_V_fu_94_reg[40]_i_1_n_5 ;
  wire \i_V_fu_94_reg[40]_i_1_n_6 ;
  wire \i_V_fu_94_reg[40]_i_1_n_7 ;
  wire \i_V_fu_94_reg[40]_i_1_n_8 ;
  wire \i_V_fu_94_reg[40]_i_1_n_9 ;
  wire \i_V_fu_94_reg[48]_i_1_n_0 ;
  wire \i_V_fu_94_reg[48]_i_1_n_1 ;
  wire \i_V_fu_94_reg[48]_i_1_n_10 ;
  wire \i_V_fu_94_reg[48]_i_1_n_11 ;
  wire \i_V_fu_94_reg[48]_i_1_n_12 ;
  wire \i_V_fu_94_reg[48]_i_1_n_13 ;
  wire \i_V_fu_94_reg[48]_i_1_n_14 ;
  wire \i_V_fu_94_reg[48]_i_1_n_15 ;
  wire \i_V_fu_94_reg[48]_i_1_n_2 ;
  wire \i_V_fu_94_reg[48]_i_1_n_3 ;
  wire \i_V_fu_94_reg[48]_i_1_n_4 ;
  wire \i_V_fu_94_reg[48]_i_1_n_5 ;
  wire \i_V_fu_94_reg[48]_i_1_n_6 ;
  wire \i_V_fu_94_reg[48]_i_1_n_7 ;
  wire \i_V_fu_94_reg[48]_i_1_n_8 ;
  wire \i_V_fu_94_reg[48]_i_1_n_9 ;
  wire \i_V_fu_94_reg[56]_i_1_n_1 ;
  wire \i_V_fu_94_reg[56]_i_1_n_10 ;
  wire \i_V_fu_94_reg[56]_i_1_n_11 ;
  wire \i_V_fu_94_reg[56]_i_1_n_12 ;
  wire \i_V_fu_94_reg[56]_i_1_n_13 ;
  wire \i_V_fu_94_reg[56]_i_1_n_14 ;
  wire \i_V_fu_94_reg[56]_i_1_n_15 ;
  wire \i_V_fu_94_reg[56]_i_1_n_2 ;
  wire \i_V_fu_94_reg[56]_i_1_n_3 ;
  wire \i_V_fu_94_reg[56]_i_1_n_4 ;
  wire \i_V_fu_94_reg[56]_i_1_n_5 ;
  wire \i_V_fu_94_reg[56]_i_1_n_6 ;
  wire \i_V_fu_94_reg[56]_i_1_n_7 ;
  wire \i_V_fu_94_reg[56]_i_1_n_8 ;
  wire \i_V_fu_94_reg[56]_i_1_n_9 ;
  wire \i_V_fu_94_reg[8]_i_1_n_0 ;
  wire \i_V_fu_94_reg[8]_i_1_n_1 ;
  wire \i_V_fu_94_reg[8]_i_1_n_10 ;
  wire \i_V_fu_94_reg[8]_i_1_n_11 ;
  wire \i_V_fu_94_reg[8]_i_1_n_12 ;
  wire \i_V_fu_94_reg[8]_i_1_n_13 ;
  wire \i_V_fu_94_reg[8]_i_1_n_14 ;
  wire \i_V_fu_94_reg[8]_i_1_n_15 ;
  wire \i_V_fu_94_reg[8]_i_1_n_2 ;
  wire \i_V_fu_94_reg[8]_i_1_n_3 ;
  wire \i_V_fu_94_reg[8]_i_1_n_4 ;
  wire \i_V_fu_94_reg[8]_i_1_n_5 ;
  wire \i_V_fu_94_reg[8]_i_1_n_6 ;
  wire \i_V_fu_94_reg[8]_i_1_n_7 ;
  wire \i_V_fu_94_reg[8]_i_1_n_8 ;
  wire \i_V_fu_94_reg[8]_i_1_n_9 ;
  wire icmp_ln1073_fu_221_p2;
  wire icmp_ln1073_fu_221_p2_carry__0_i_10_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_11_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_12_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_13_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_14_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_15_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_16_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_1_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_2_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_3_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_4_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_5_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_6_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_7_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_8_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_i_9_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_n_0;
  wire icmp_ln1073_fu_221_p2_carry__0_n_1;
  wire icmp_ln1073_fu_221_p2_carry__0_n_2;
  wire icmp_ln1073_fu_221_p2_carry__0_n_3;
  wire icmp_ln1073_fu_221_p2_carry__0_n_4;
  wire icmp_ln1073_fu_221_p2_carry__0_n_5;
  wire icmp_ln1073_fu_221_p2_carry__0_n_6;
  wire icmp_ln1073_fu_221_p2_carry__0_n_7;
  wire icmp_ln1073_fu_221_p2_carry__1_i_10_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_11_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_12_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_13_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_14_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_15_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_16_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_1_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_2_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_3_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_4_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_5_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_6_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_7_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_8_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_i_9_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_n_0;
  wire icmp_ln1073_fu_221_p2_carry__1_n_1;
  wire icmp_ln1073_fu_221_p2_carry__1_n_2;
  wire icmp_ln1073_fu_221_p2_carry__1_n_3;
  wire icmp_ln1073_fu_221_p2_carry__1_n_4;
  wire icmp_ln1073_fu_221_p2_carry__1_n_5;
  wire icmp_ln1073_fu_221_p2_carry__1_n_6;
  wire icmp_ln1073_fu_221_p2_carry__1_n_7;
  wire icmp_ln1073_fu_221_p2_carry__2_n_1;
  wire icmp_ln1073_fu_221_p2_carry__2_n_2;
  wire icmp_ln1073_fu_221_p2_carry__2_n_3;
  wire icmp_ln1073_fu_221_p2_carry__2_n_4;
  wire icmp_ln1073_fu_221_p2_carry__2_n_5;
  wire icmp_ln1073_fu_221_p2_carry__2_n_6;
  wire icmp_ln1073_fu_221_p2_carry__2_n_7;
  wire icmp_ln1073_fu_221_p2_carry_i_10_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_11_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_12_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_13_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_14_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_15_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_16_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_1_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_2_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_3_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_4_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_5_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_6_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_7_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_8_n_0;
  wire icmp_ln1073_fu_221_p2_carry_i_9_n_0;
  wire icmp_ln1073_fu_221_p2_carry_n_0;
  wire icmp_ln1073_fu_221_p2_carry_n_1;
  wire icmp_ln1073_fu_221_p2_carry_n_2;
  wire icmp_ln1073_fu_221_p2_carry_n_3;
  wire icmp_ln1073_fu_221_p2_carry_n_4;
  wire icmp_ln1073_fu_221_p2_carry_n_5;
  wire icmp_ln1073_fu_221_p2_carry_n_6;
  wire icmp_ln1073_fu_221_p2_carry_n_7;
  wire mOutPtr18_out;
  wire [63:2]out_r_0_data_reg;
  wire [61:0]\out_r_0_data_reg_reg[63]_0 ;
  wire [1:1]p_0_in;
  wire [63:0]p_1_in;
  wire p_9_in;
  wire p_vld_reg_338;
  wire p_vld_reg_3380;
  wire p_vld_reg_338_pp0_iter1_reg;
  wire p_vld_reg_338_pp0_iter1_reg0;
  wire \p_vld_reg_338_pp0_iter5_reg_reg[0]_srl4_n_0 ;
  wire p_vld_reg_338_pp0_iter6_reg;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire regslice_both_s_axis_V_data_V_U_n_136;
  wire regslice_both_s_axis_V_data_V_U_n_137;
  wire regslice_both_s_axis_V_data_V_U_n_138;
  wire regslice_both_s_axis_V_data_V_U_n_139;
  wire regslice_both_s_axis_V_data_V_U_n_140;
  wire regslice_both_s_axis_V_data_V_U_n_141;
  wire regslice_both_s_axis_V_data_V_U_n_142;
  wire regslice_both_s_axis_V_data_V_U_n_143;
  wire regslice_both_s_axis_V_data_V_U_n_144;
  wire regslice_both_s_axis_V_data_V_U_n_145;
  wire regslice_both_s_axis_V_data_V_U_n_146;
  wire regslice_both_s_axis_V_data_V_U_n_147;
  wire regslice_both_s_axis_V_data_V_U_n_148;
  wire regslice_both_s_axis_V_data_V_U_n_149;
  wire regslice_both_s_axis_V_data_V_U_n_150;
  wire regslice_both_s_axis_V_data_V_U_n_151;
  wire regslice_both_s_axis_V_data_V_U_n_4;
  wire regslice_both_s_axis_V_data_V_U_n_7;
  wire reset_0_data_reg;
  wire s_axis_TREADY_int_regslice__2;
  wire s_axis_TVALID_int_regslice;
  wire \targetBlock_reg_254_reg[0] ;
  wire \tmp_data_V_1_fu_90[63]_i_1_n_0 ;
  wire [63:0]\tmp_data_V_1_fu_90_reg[63]_0 ;
  wire [63:0]\tmp_data_V_1_fu_90_reg[63]_1 ;
  wire [63:0]tmp_data_V_3_fu_234_p3;
  wire [63:0]tmp_data_V_3_reg_342;
  wire [63:0]\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 ;
  wire trunc_ln_reg_3470;
  wire [60:0]\trunc_ln_reg_347_reg[60]_0 ;
  wire [2:0]\written_1_data_reg_reg[0] ;
  wire [0:0]written_1_vld_reg_reg;
  wire [0:0]NLW_add_ln47_fu_248_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_add_ln47_fu_248_p2_carry__6_CO_UNCONNECTED;
  wire [7:6]NLW_add_ln47_fu_248_p2_carry__6_O_UNCONNECTED;
  wire [7:6]NLW_add_ln886_fu_263_p2_carry__6_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln886_fu_263_p2_carry__6_O_UNCONNECTED;
  wire [7:7]\NLW_empty_22_fu_98_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_i_V_fu_94_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:0]NLW_icmp_ln1073_fu_221_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1073_fu_221_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1073_fu_221_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1073_fu_221_p2_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \UnifiedRetVal_reg_181[0]_i_1 
       (.I0(UnifiedRetVal_reg_181),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state11),
        .O(\UnifiedRetVal_reg_181[0]_i_1_n_0 ));
  FDRE \UnifiedRetVal_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\UnifiedRetVal_reg_181[0]_i_1_n_0 ),
        .Q(UnifiedRetVal_reg_181),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_248_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_248_p2_carry_n_0,add_ln47_fu_248_p2_carry_n_1,add_ln47_fu_248_p2_carry_n_2,add_ln47_fu_248_p2_carry_n_3,add_ln47_fu_248_p2_carry_n_4,add_ln47_fu_248_p2_carry_n_5,add_ln47_fu_248_p2_carry_n_6,add_ln47_fu_248_p2_carry_n_7}),
        .DI({i_V_fu_94_reg[6:0],1'b0}),
        .O({add_ln47_fu_248_p2[9:3],NLW_add_ln47_fu_248_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln47_fu_248_p2_carry_i_1_n_0,add_ln47_fu_248_p2_carry_i_2_n_0,add_ln47_fu_248_p2_carry_i_3_n_0,add_ln47_fu_248_p2_carry_i_4_n_0,add_ln47_fu_248_p2_carry_i_5_n_0,add_ln47_fu_248_p2_carry_i_6_n_0,add_ln47_fu_248_p2_carry_i_7_n_0,out_r_0_data_reg[2]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_248_p2_carry__0
       (.CI(add_ln47_fu_248_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_248_p2_carry__0_n_0,add_ln47_fu_248_p2_carry__0_n_1,add_ln47_fu_248_p2_carry__0_n_2,add_ln47_fu_248_p2_carry__0_n_3,add_ln47_fu_248_p2_carry__0_n_4,add_ln47_fu_248_p2_carry__0_n_5,add_ln47_fu_248_p2_carry__0_n_6,add_ln47_fu_248_p2_carry__0_n_7}),
        .DI(i_V_fu_94_reg[14:7]),
        .O(add_ln47_fu_248_p2[17:10]),
        .S({add_ln47_fu_248_p2_carry__0_i_1_n_0,add_ln47_fu_248_p2_carry__0_i_2_n_0,add_ln47_fu_248_p2_carry__0_i_3_n_0,add_ln47_fu_248_p2_carry__0_i_4_n_0,add_ln47_fu_248_p2_carry__0_i_5_n_0,add_ln47_fu_248_p2_carry__0_i_6_n_0,add_ln47_fu_248_p2_carry__0_i_7_n_0,add_ln47_fu_248_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__0_i_1
       (.I0(i_V_fu_94_reg[14]),
        .I1(out_r_0_data_reg[17]),
        .O(add_ln47_fu_248_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__0_i_2
       (.I0(i_V_fu_94_reg[13]),
        .I1(out_r_0_data_reg[16]),
        .O(add_ln47_fu_248_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__0_i_3
       (.I0(i_V_fu_94_reg[12]),
        .I1(out_r_0_data_reg[15]),
        .O(add_ln47_fu_248_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__0_i_4
       (.I0(i_V_fu_94_reg[11]),
        .I1(out_r_0_data_reg[14]),
        .O(add_ln47_fu_248_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__0_i_5
       (.I0(i_V_fu_94_reg[10]),
        .I1(out_r_0_data_reg[13]),
        .O(add_ln47_fu_248_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__0_i_6
       (.I0(i_V_fu_94_reg[9]),
        .I1(out_r_0_data_reg[12]),
        .O(add_ln47_fu_248_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__0_i_7
       (.I0(i_V_fu_94_reg[8]),
        .I1(out_r_0_data_reg[11]),
        .O(add_ln47_fu_248_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__0_i_8
       (.I0(i_V_fu_94_reg[7]),
        .I1(out_r_0_data_reg[10]),
        .O(add_ln47_fu_248_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_248_p2_carry__1
       (.CI(add_ln47_fu_248_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_248_p2_carry__1_n_0,add_ln47_fu_248_p2_carry__1_n_1,add_ln47_fu_248_p2_carry__1_n_2,add_ln47_fu_248_p2_carry__1_n_3,add_ln47_fu_248_p2_carry__1_n_4,add_ln47_fu_248_p2_carry__1_n_5,add_ln47_fu_248_p2_carry__1_n_6,add_ln47_fu_248_p2_carry__1_n_7}),
        .DI(i_V_fu_94_reg[22:15]),
        .O(add_ln47_fu_248_p2[25:18]),
        .S({add_ln47_fu_248_p2_carry__1_i_1_n_0,add_ln47_fu_248_p2_carry__1_i_2_n_0,add_ln47_fu_248_p2_carry__1_i_3_n_0,add_ln47_fu_248_p2_carry__1_i_4_n_0,add_ln47_fu_248_p2_carry__1_i_5_n_0,add_ln47_fu_248_p2_carry__1_i_6_n_0,add_ln47_fu_248_p2_carry__1_i_7_n_0,add_ln47_fu_248_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__1_i_1
       (.I0(i_V_fu_94_reg[22]),
        .I1(out_r_0_data_reg[25]),
        .O(add_ln47_fu_248_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__1_i_2
       (.I0(i_V_fu_94_reg[21]),
        .I1(out_r_0_data_reg[24]),
        .O(add_ln47_fu_248_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__1_i_3
       (.I0(i_V_fu_94_reg[20]),
        .I1(out_r_0_data_reg[23]),
        .O(add_ln47_fu_248_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__1_i_4
       (.I0(i_V_fu_94_reg[19]),
        .I1(out_r_0_data_reg[22]),
        .O(add_ln47_fu_248_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__1_i_5
       (.I0(i_V_fu_94_reg[18]),
        .I1(out_r_0_data_reg[21]),
        .O(add_ln47_fu_248_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__1_i_6
       (.I0(i_V_fu_94_reg[17]),
        .I1(out_r_0_data_reg[20]),
        .O(add_ln47_fu_248_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__1_i_7
       (.I0(i_V_fu_94_reg[16]),
        .I1(out_r_0_data_reg[19]),
        .O(add_ln47_fu_248_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__1_i_8
       (.I0(i_V_fu_94_reg[15]),
        .I1(out_r_0_data_reg[18]),
        .O(add_ln47_fu_248_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_248_p2_carry__2
       (.CI(add_ln47_fu_248_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_248_p2_carry__2_n_0,add_ln47_fu_248_p2_carry__2_n_1,add_ln47_fu_248_p2_carry__2_n_2,add_ln47_fu_248_p2_carry__2_n_3,add_ln47_fu_248_p2_carry__2_n_4,add_ln47_fu_248_p2_carry__2_n_5,add_ln47_fu_248_p2_carry__2_n_6,add_ln47_fu_248_p2_carry__2_n_7}),
        .DI(i_V_fu_94_reg[30:23]),
        .O(add_ln47_fu_248_p2[33:26]),
        .S({add_ln47_fu_248_p2_carry__2_i_1_n_0,add_ln47_fu_248_p2_carry__2_i_2_n_0,add_ln47_fu_248_p2_carry__2_i_3_n_0,add_ln47_fu_248_p2_carry__2_i_4_n_0,add_ln47_fu_248_p2_carry__2_i_5_n_0,add_ln47_fu_248_p2_carry__2_i_6_n_0,add_ln47_fu_248_p2_carry__2_i_7_n_0,add_ln47_fu_248_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__2_i_1
       (.I0(i_V_fu_94_reg[30]),
        .I1(out_r_0_data_reg[33]),
        .O(add_ln47_fu_248_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__2_i_2
       (.I0(i_V_fu_94_reg[29]),
        .I1(out_r_0_data_reg[32]),
        .O(add_ln47_fu_248_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__2_i_3
       (.I0(i_V_fu_94_reg[28]),
        .I1(out_r_0_data_reg[31]),
        .O(add_ln47_fu_248_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__2_i_4
       (.I0(i_V_fu_94_reg[27]),
        .I1(out_r_0_data_reg[30]),
        .O(add_ln47_fu_248_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__2_i_5
       (.I0(i_V_fu_94_reg[26]),
        .I1(out_r_0_data_reg[29]),
        .O(add_ln47_fu_248_p2_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__2_i_6
       (.I0(i_V_fu_94_reg[25]),
        .I1(out_r_0_data_reg[28]),
        .O(add_ln47_fu_248_p2_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__2_i_7
       (.I0(i_V_fu_94_reg[24]),
        .I1(out_r_0_data_reg[27]),
        .O(add_ln47_fu_248_p2_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__2_i_8
       (.I0(i_V_fu_94_reg[23]),
        .I1(out_r_0_data_reg[26]),
        .O(add_ln47_fu_248_p2_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_248_p2_carry__3
       (.CI(add_ln47_fu_248_p2_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_248_p2_carry__3_n_0,add_ln47_fu_248_p2_carry__3_n_1,add_ln47_fu_248_p2_carry__3_n_2,add_ln47_fu_248_p2_carry__3_n_3,add_ln47_fu_248_p2_carry__3_n_4,add_ln47_fu_248_p2_carry__3_n_5,add_ln47_fu_248_p2_carry__3_n_6,add_ln47_fu_248_p2_carry__3_n_7}),
        .DI(i_V_fu_94_reg[38:31]),
        .O(add_ln47_fu_248_p2[41:34]),
        .S({add_ln47_fu_248_p2_carry__3_i_1_n_0,add_ln47_fu_248_p2_carry__3_i_2_n_0,add_ln47_fu_248_p2_carry__3_i_3_n_0,add_ln47_fu_248_p2_carry__3_i_4_n_0,add_ln47_fu_248_p2_carry__3_i_5_n_0,add_ln47_fu_248_p2_carry__3_i_6_n_0,add_ln47_fu_248_p2_carry__3_i_7_n_0,add_ln47_fu_248_p2_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__3_i_1
       (.I0(i_V_fu_94_reg[38]),
        .I1(out_r_0_data_reg[41]),
        .O(add_ln47_fu_248_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__3_i_2
       (.I0(i_V_fu_94_reg[37]),
        .I1(out_r_0_data_reg[40]),
        .O(add_ln47_fu_248_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__3_i_3
       (.I0(i_V_fu_94_reg[36]),
        .I1(out_r_0_data_reg[39]),
        .O(add_ln47_fu_248_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__3_i_4
       (.I0(i_V_fu_94_reg[35]),
        .I1(out_r_0_data_reg[38]),
        .O(add_ln47_fu_248_p2_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__3_i_5
       (.I0(i_V_fu_94_reg[34]),
        .I1(out_r_0_data_reg[37]),
        .O(add_ln47_fu_248_p2_carry__3_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__3_i_6
       (.I0(i_V_fu_94_reg[33]),
        .I1(out_r_0_data_reg[36]),
        .O(add_ln47_fu_248_p2_carry__3_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__3_i_7
       (.I0(i_V_fu_94_reg[32]),
        .I1(out_r_0_data_reg[35]),
        .O(add_ln47_fu_248_p2_carry__3_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__3_i_8
       (.I0(i_V_fu_94_reg[31]),
        .I1(out_r_0_data_reg[34]),
        .O(add_ln47_fu_248_p2_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_248_p2_carry__4
       (.CI(add_ln47_fu_248_p2_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_248_p2_carry__4_n_0,add_ln47_fu_248_p2_carry__4_n_1,add_ln47_fu_248_p2_carry__4_n_2,add_ln47_fu_248_p2_carry__4_n_3,add_ln47_fu_248_p2_carry__4_n_4,add_ln47_fu_248_p2_carry__4_n_5,add_ln47_fu_248_p2_carry__4_n_6,add_ln47_fu_248_p2_carry__4_n_7}),
        .DI(i_V_fu_94_reg[46:39]),
        .O(add_ln47_fu_248_p2[49:42]),
        .S({add_ln47_fu_248_p2_carry__4_i_1_n_0,add_ln47_fu_248_p2_carry__4_i_2_n_0,add_ln47_fu_248_p2_carry__4_i_3_n_0,add_ln47_fu_248_p2_carry__4_i_4_n_0,add_ln47_fu_248_p2_carry__4_i_5_n_0,add_ln47_fu_248_p2_carry__4_i_6_n_0,add_ln47_fu_248_p2_carry__4_i_7_n_0,add_ln47_fu_248_p2_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__4_i_1
       (.I0(i_V_fu_94_reg[46]),
        .I1(out_r_0_data_reg[49]),
        .O(add_ln47_fu_248_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__4_i_2
       (.I0(i_V_fu_94_reg[45]),
        .I1(out_r_0_data_reg[48]),
        .O(add_ln47_fu_248_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__4_i_3
       (.I0(i_V_fu_94_reg[44]),
        .I1(out_r_0_data_reg[47]),
        .O(add_ln47_fu_248_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__4_i_4
       (.I0(i_V_fu_94_reg[43]),
        .I1(out_r_0_data_reg[46]),
        .O(add_ln47_fu_248_p2_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__4_i_5
       (.I0(i_V_fu_94_reg[42]),
        .I1(out_r_0_data_reg[45]),
        .O(add_ln47_fu_248_p2_carry__4_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__4_i_6
       (.I0(i_V_fu_94_reg[41]),
        .I1(out_r_0_data_reg[44]),
        .O(add_ln47_fu_248_p2_carry__4_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__4_i_7
       (.I0(i_V_fu_94_reg[40]),
        .I1(out_r_0_data_reg[43]),
        .O(add_ln47_fu_248_p2_carry__4_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__4_i_8
       (.I0(i_V_fu_94_reg[39]),
        .I1(out_r_0_data_reg[42]),
        .O(add_ln47_fu_248_p2_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_248_p2_carry__5
       (.CI(add_ln47_fu_248_p2_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_248_p2_carry__5_n_0,add_ln47_fu_248_p2_carry__5_n_1,add_ln47_fu_248_p2_carry__5_n_2,add_ln47_fu_248_p2_carry__5_n_3,add_ln47_fu_248_p2_carry__5_n_4,add_ln47_fu_248_p2_carry__5_n_5,add_ln47_fu_248_p2_carry__5_n_6,add_ln47_fu_248_p2_carry__5_n_7}),
        .DI(i_V_fu_94_reg[54:47]),
        .O(add_ln47_fu_248_p2[57:50]),
        .S({add_ln47_fu_248_p2_carry__5_i_1_n_0,add_ln47_fu_248_p2_carry__5_i_2_n_0,add_ln47_fu_248_p2_carry__5_i_3_n_0,add_ln47_fu_248_p2_carry__5_i_4_n_0,add_ln47_fu_248_p2_carry__5_i_5_n_0,add_ln47_fu_248_p2_carry__5_i_6_n_0,add_ln47_fu_248_p2_carry__5_i_7_n_0,add_ln47_fu_248_p2_carry__5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__5_i_1
       (.I0(i_V_fu_94_reg[54]),
        .I1(out_r_0_data_reg[57]),
        .O(add_ln47_fu_248_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__5_i_2
       (.I0(i_V_fu_94_reg[53]),
        .I1(out_r_0_data_reg[56]),
        .O(add_ln47_fu_248_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__5_i_3
       (.I0(i_V_fu_94_reg[52]),
        .I1(out_r_0_data_reg[55]),
        .O(add_ln47_fu_248_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__5_i_4
       (.I0(i_V_fu_94_reg[51]),
        .I1(out_r_0_data_reg[54]),
        .O(add_ln47_fu_248_p2_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__5_i_5
       (.I0(i_V_fu_94_reg[50]),
        .I1(out_r_0_data_reg[53]),
        .O(add_ln47_fu_248_p2_carry__5_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__5_i_6
       (.I0(i_V_fu_94_reg[49]),
        .I1(out_r_0_data_reg[52]),
        .O(add_ln47_fu_248_p2_carry__5_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__5_i_7
       (.I0(i_V_fu_94_reg[48]),
        .I1(out_r_0_data_reg[51]),
        .O(add_ln47_fu_248_p2_carry__5_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__5_i_8
       (.I0(i_V_fu_94_reg[47]),
        .I1(out_r_0_data_reg[50]),
        .O(add_ln47_fu_248_p2_carry__5_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_248_p2_carry__6
       (.CI(add_ln47_fu_248_p2_carry__5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln47_fu_248_p2_carry__6_CO_UNCONNECTED[7:5],add_ln47_fu_248_p2_carry__6_n_3,add_ln47_fu_248_p2_carry__6_n_4,add_ln47_fu_248_p2_carry__6_n_5,add_ln47_fu_248_p2_carry__6_n_6,add_ln47_fu_248_p2_carry__6_n_7}),
        .DI({1'b0,1'b0,1'b0,i_V_fu_94_reg[59:55]}),
        .O({NLW_add_ln47_fu_248_p2_carry__6_O_UNCONNECTED[7:6],add_ln47_fu_248_p2[63:58]}),
        .S({1'b0,1'b0,add_ln47_fu_248_p2_carry__6_i_1_n_0,add_ln47_fu_248_p2_carry__6_i_2_n_0,add_ln47_fu_248_p2_carry__6_i_3_n_0,add_ln47_fu_248_p2_carry__6_i_4_n_0,add_ln47_fu_248_p2_carry__6_i_5_n_0,add_ln47_fu_248_p2_carry__6_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__6_i_1
       (.I0(i_V_fu_94_reg[60]),
        .I1(out_r_0_data_reg[63]),
        .O(add_ln47_fu_248_p2_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__6_i_2
       (.I0(i_V_fu_94_reg[59]),
        .I1(out_r_0_data_reg[62]),
        .O(add_ln47_fu_248_p2_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__6_i_3
       (.I0(i_V_fu_94_reg[58]),
        .I1(out_r_0_data_reg[61]),
        .O(add_ln47_fu_248_p2_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__6_i_4
       (.I0(i_V_fu_94_reg[57]),
        .I1(out_r_0_data_reg[60]),
        .O(add_ln47_fu_248_p2_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__6_i_5
       (.I0(i_V_fu_94_reg[56]),
        .I1(out_r_0_data_reg[59]),
        .O(add_ln47_fu_248_p2_carry__6_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry__6_i_6
       (.I0(i_V_fu_94_reg[55]),
        .I1(out_r_0_data_reg[58]),
        .O(add_ln47_fu_248_p2_carry__6_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry_i_1
       (.I0(i_V_fu_94_reg[6]),
        .I1(out_r_0_data_reg[9]),
        .O(add_ln47_fu_248_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry_i_2
       (.I0(i_V_fu_94_reg[5]),
        .I1(out_r_0_data_reg[8]),
        .O(add_ln47_fu_248_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry_i_3
       (.I0(i_V_fu_94_reg[4]),
        .I1(out_r_0_data_reg[7]),
        .O(add_ln47_fu_248_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry_i_4
       (.I0(i_V_fu_94_reg[3]),
        .I1(out_r_0_data_reg[6]),
        .O(add_ln47_fu_248_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry_i_5
       (.I0(i_V_fu_94_reg[2]),
        .I1(out_r_0_data_reg[5]),
        .O(add_ln47_fu_248_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry_i_6
       (.I0(i_V_fu_94_reg[1]),
        .I1(out_r_0_data_reg[4]),
        .O(add_ln47_fu_248_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_248_p2_carry_i_7
       (.I0(i_V_fu_94_reg[0]),
        .I1(out_r_0_data_reg[3]),
        .O(add_ln47_fu_248_p2_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln886_fu_263_p2_carry
       (.CI(empty_22_fu_98_reg[0]),
        .CI_TOP(1'b0),
        .CO({add_ln886_fu_263_p2_carry_n_0,add_ln886_fu_263_p2_carry_n_1,add_ln886_fu_263_p2_carry_n_2,add_ln886_fu_263_p2_carry_n_3,add_ln886_fu_263_p2_carry_n_4,add_ln886_fu_263_p2_carry_n_5,add_ln886_fu_263_p2_carry_n_6,add_ln886_fu_263_p2_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:1]),
        .S(empty_22_fu_98_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln886_fu_263_p2_carry__0
       (.CI(add_ln886_fu_263_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln886_fu_263_p2_carry__0_n_0,add_ln886_fu_263_p2_carry__0_n_1,add_ln886_fu_263_p2_carry__0_n_2,add_ln886_fu_263_p2_carry__0_n_3,add_ln886_fu_263_p2_carry__0_n_4,add_ln886_fu_263_p2_carry__0_n_5,add_ln886_fu_263_p2_carry__0_n_6,add_ln886_fu_263_p2_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[16:9]),
        .S(empty_22_fu_98_reg[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln886_fu_263_p2_carry__1
       (.CI(add_ln886_fu_263_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln886_fu_263_p2_carry__1_n_0,add_ln886_fu_263_p2_carry__1_n_1,add_ln886_fu_263_p2_carry__1_n_2,add_ln886_fu_263_p2_carry__1_n_3,add_ln886_fu_263_p2_carry__1_n_4,add_ln886_fu_263_p2_carry__1_n_5,add_ln886_fu_263_p2_carry__1_n_6,add_ln886_fu_263_p2_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[24:17]),
        .S(empty_22_fu_98_reg[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln886_fu_263_p2_carry__2
       (.CI(add_ln886_fu_263_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln886_fu_263_p2_carry__2_n_0,add_ln886_fu_263_p2_carry__2_n_1,add_ln886_fu_263_p2_carry__2_n_2,add_ln886_fu_263_p2_carry__2_n_3,add_ln886_fu_263_p2_carry__2_n_4,add_ln886_fu_263_p2_carry__2_n_5,add_ln886_fu_263_p2_carry__2_n_6,add_ln886_fu_263_p2_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[32:25]),
        .S(empty_22_fu_98_reg[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln886_fu_263_p2_carry__3
       (.CI(add_ln886_fu_263_p2_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln886_fu_263_p2_carry__3_n_0,add_ln886_fu_263_p2_carry__3_n_1,add_ln886_fu_263_p2_carry__3_n_2,add_ln886_fu_263_p2_carry__3_n_3,add_ln886_fu_263_p2_carry__3_n_4,add_ln886_fu_263_p2_carry__3_n_5,add_ln886_fu_263_p2_carry__3_n_6,add_ln886_fu_263_p2_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[40:33]),
        .S(empty_22_fu_98_reg[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln886_fu_263_p2_carry__4
       (.CI(add_ln886_fu_263_p2_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln886_fu_263_p2_carry__4_n_0,add_ln886_fu_263_p2_carry__4_n_1,add_ln886_fu_263_p2_carry__4_n_2,add_ln886_fu_263_p2_carry__4_n_3,add_ln886_fu_263_p2_carry__4_n_4,add_ln886_fu_263_p2_carry__4_n_5,add_ln886_fu_263_p2_carry__4_n_6,add_ln886_fu_263_p2_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[48:41]),
        .S(empty_22_fu_98_reg[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln886_fu_263_p2_carry__5
       (.CI(add_ln886_fu_263_p2_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln886_fu_263_p2_carry__5_n_0,add_ln886_fu_263_p2_carry__5_n_1,add_ln886_fu_263_p2_carry__5_n_2,add_ln886_fu_263_p2_carry__5_n_3,add_ln886_fu_263_p2_carry__5_n_4,add_ln886_fu_263_p2_carry__5_n_5,add_ln886_fu_263_p2_carry__5_n_6,add_ln886_fu_263_p2_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[56:49]),
        .S(empty_22_fu_98_reg[56:49]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln886_fu_263_p2_carry__6
       (.CI(add_ln886_fu_263_p2_carry__5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln886_fu_263_p2_carry__6_CO_UNCONNECTED[7:6],add_ln886_fu_263_p2_carry__6_n_2,add_ln886_fu_263_p2_carry__6_n_3,add_ln886_fu_263_p2_carry__6_n_4,add_ln886_fu_263_p2_carry__6_n_5,add_ln886_fu_263_p2_carry__6_n_6,add_ln886_fu_263_p2_carry__6_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln886_fu_263_p2_carry__6_O_UNCONNECTED[7],D[63:57]}),
        .S({1'b0,empty_22_fu_98_reg[63:57]}));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(p_0_in),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_ready),
        .I2(ap_NS_fsm1),
        .I3(\ap_CS_fsm[1]_i_2_n_0 ),
        .I4(ap_CS_fsm_state2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hEEAAEFAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_NS_fsm119_out__3),
        .I2(ap_NS_fsm13_out),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(\ap_CS_fsm[2]_i_3_n_0 ),
        .I2(\ap_CS_fsm[4]_i_4_n_0 ),
        .I3(reset_0_data_reg),
        .I4(icmp_ln1073_fu_221_p2),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm13_out));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_exit_tran_regpp0),
        .I1(ap_enable_reg_pp0_iter6),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CC4C0040)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_exit_tran_regpp0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(ap_NS_fsm4__1),
        .I5(ap_NS_fsm412_out__1),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(p_0_in),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_ready),
        .I3(\written_1_data_reg_reg[0] [2]),
        .I4(\written_1_data_reg_reg[0] [1]),
        .O(\ap_CS_fsm_reg[3]_1 [0]));
  LUT5 #(
    .INIT(32'h0000AA2A)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter7_reg_0),
        .I1(p_vld_reg_338),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(gmem_AWREADY),
        .I4(regslice_both_s_axis_V_data_V_U_n_7),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(icmp_ln1073_fu_221_p2),
        .I2(reset_0_data_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm4__1));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(icmp_ln1073_fu_221_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm412_out__1));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .I2(ap_NS_fsm119_out__3),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\written_1_data_reg_reg[0] [2]),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_ready),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg),
        .I3(p_0_in),
        .O(\ap_CS_fsm_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'h080808080808FF08)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_exit_tran_regpp0),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(\ap_CS_fsm[4]_i_4_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(icmp_ln1073_fu_221_p2),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFEF0000CFEFCFEF)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(icmp_ln1073_fu_221_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[4]_i_4_n_0 ),
        .I3(reset_0_data_reg),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(ap_NS_fsm119_out__3));
  LUT5 #(
    .INIT(32'h0000AA2A)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_vld_reg_338),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(gmem_AWREADY),
        .I4(regslice_both_s_axis_V_data_V_U_n_7),
        .O(\ap_CS_fsm[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state11),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(p_0_in),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0E0E0E0E000E0E0E)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state2),
        .I2(ap_rst_n_inv),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(reset_0_data_reg),
        .I1(icmp_ln1073_fu_221_p2),
        .O(ap_condition_pp0_exit_iter0_state3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C0C0C0C00000A00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n_inv),
        .I3(icmp_ln1073_fu_221_p2),
        .I4(reset_0_data_reg),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h000C0A0A)) 
    ap_enable_reg_pp0_iter7_i_1
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_enable_reg_pp0_iter7_reg_0),
        .I2(ap_rst_n_inv),
        .I3(ap_CS_fsm_state2),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter7_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter7_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hBFFF0044)) 
    \ap_exit_tran_regpp0[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(reset_0_data_reg),
        .I3(icmp_ln1073_fu_221_p2),
        .I4(ap_exit_tran_regpp0),
        .O(\ap_exit_tran_regpp0[0]_i_1_n_0 ));
  FDRE \ap_exit_tran_regpp0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_exit_tran_regpp0[0]_i_1_n_0 ),
        .Q(ap_exit_tran_regpp0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return[0]_i_1 
       (.I0(UnifiedRetVal_reg_181),
        .I1(ap_CS_fsm_state13),
        .I2(ap_return),
        .O(\ap_return[0]_i_1_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return[0]_i_1_n_0 ),
        .Q(ap_return),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \count_load_0_data_reg[63]_i_1 
       (.I0(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg),
        .I1(p_0_in),
        .O(\count_load_0_data_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[0] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [0]),
        .Q(count_load_0_data_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [10]),
        .Q(count_load_0_data_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [11]),
        .Q(count_load_0_data_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [12]),
        .Q(count_load_0_data_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [13]),
        .Q(count_load_0_data_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [14]),
        .Q(count_load_0_data_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [15]),
        .Q(count_load_0_data_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [16]),
        .Q(count_load_0_data_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [17]),
        .Q(count_load_0_data_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [18]),
        .Q(count_load_0_data_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [19]),
        .Q(count_load_0_data_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[1] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [1]),
        .Q(count_load_0_data_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [20]),
        .Q(count_load_0_data_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [21]),
        .Q(count_load_0_data_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [22]),
        .Q(count_load_0_data_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [23]),
        .Q(count_load_0_data_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [24]),
        .Q(count_load_0_data_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [25]),
        .Q(count_load_0_data_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [26]),
        .Q(count_load_0_data_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [27]),
        .Q(count_load_0_data_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [28]),
        .Q(count_load_0_data_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [29]),
        .Q(count_load_0_data_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [2]),
        .Q(count_load_0_data_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [30]),
        .Q(count_load_0_data_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [31]),
        .Q(count_load_0_data_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [32]),
        .Q(count_load_0_data_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [33]),
        .Q(count_load_0_data_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [34]),
        .Q(count_load_0_data_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [35]),
        .Q(count_load_0_data_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [36]),
        .Q(count_load_0_data_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [37]),
        .Q(count_load_0_data_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [38]),
        .Q(count_load_0_data_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [39]),
        .Q(count_load_0_data_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [3]),
        .Q(count_load_0_data_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [40]),
        .Q(count_load_0_data_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [41]),
        .Q(count_load_0_data_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [42]),
        .Q(count_load_0_data_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [43]),
        .Q(count_load_0_data_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [44]),
        .Q(count_load_0_data_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [45]),
        .Q(count_load_0_data_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [46]),
        .Q(count_load_0_data_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [47]),
        .Q(count_load_0_data_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [48]),
        .Q(count_load_0_data_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [49]),
        .Q(count_load_0_data_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [4]),
        .Q(count_load_0_data_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [50]),
        .Q(count_load_0_data_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [51]),
        .Q(count_load_0_data_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [52]),
        .Q(count_load_0_data_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [53]),
        .Q(count_load_0_data_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [54]),
        .Q(count_load_0_data_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [55]),
        .Q(count_load_0_data_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [56]),
        .Q(count_load_0_data_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [57]),
        .Q(count_load_0_data_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [58]),
        .Q(count_load_0_data_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [59]),
        .Q(count_load_0_data_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [5]),
        .Q(count_load_0_data_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [60]),
        .Q(count_load_0_data_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [61]),
        .Q(count_load_0_data_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [62]),
        .Q(count_load_0_data_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [63]),
        .Q(count_load_0_data_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [6]),
        .Q(count_load_0_data_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [7]),
        .Q(count_load_0_data_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [8]),
        .Q(count_load_0_data_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_load_0_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\count_load_0_data_reg_reg[63]_0 [9]),
        .Q(count_load_0_data_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[0]_i_10 
       (.I0(Q[1]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[1]),
        .O(\empty_22_fu_98[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \empty_22_fu_98[0]_i_11 
       (.I0(empty_22_fu_98_reg[0]),
        .I1(Q[0]),
        .I2(ap_NS_fsm1),
        .O(\empty_22_fu_98[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[0]_i_3 
       (.I0(Q[0]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[0]),
        .O(\empty_22_fu_98[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[0]_i_4 
       (.I0(Q[7]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[7]),
        .O(\empty_22_fu_98[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[0]_i_5 
       (.I0(Q[6]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[6]),
        .O(\empty_22_fu_98[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[0]_i_6 
       (.I0(Q[5]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[5]),
        .O(\empty_22_fu_98[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[0]_i_7 
       (.I0(Q[4]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[4]),
        .O(\empty_22_fu_98[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[0]_i_8 
       (.I0(Q[3]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[3]),
        .O(\empty_22_fu_98[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[0]_i_9 
       (.I0(Q[2]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[2]),
        .O(\empty_22_fu_98[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[16]_i_2 
       (.I0(Q[23]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[23]),
        .O(\empty_22_fu_98[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[16]_i_3 
       (.I0(Q[22]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[22]),
        .O(\empty_22_fu_98[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[16]_i_4 
       (.I0(Q[21]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[21]),
        .O(\empty_22_fu_98[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[16]_i_5 
       (.I0(Q[20]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[20]),
        .O(\empty_22_fu_98[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[16]_i_6 
       (.I0(Q[19]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[19]),
        .O(\empty_22_fu_98[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[16]_i_7 
       (.I0(Q[18]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[18]),
        .O(\empty_22_fu_98[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[16]_i_8 
       (.I0(Q[17]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[17]),
        .O(\empty_22_fu_98[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[16]_i_9 
       (.I0(Q[16]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[16]),
        .O(\empty_22_fu_98[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[24]_i_2 
       (.I0(Q[31]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[31]),
        .O(\empty_22_fu_98[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[24]_i_3 
       (.I0(Q[30]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[30]),
        .O(\empty_22_fu_98[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[24]_i_4 
       (.I0(Q[29]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[29]),
        .O(\empty_22_fu_98[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[24]_i_5 
       (.I0(Q[28]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[28]),
        .O(\empty_22_fu_98[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[24]_i_6 
       (.I0(Q[27]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[27]),
        .O(\empty_22_fu_98[24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[24]_i_7 
       (.I0(Q[26]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[26]),
        .O(\empty_22_fu_98[24]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[24]_i_8 
       (.I0(Q[25]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[25]),
        .O(\empty_22_fu_98[24]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[24]_i_9 
       (.I0(Q[24]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[24]),
        .O(\empty_22_fu_98[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[32]_i_2 
       (.I0(Q[39]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[39]),
        .O(\empty_22_fu_98[32]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[32]_i_3 
       (.I0(Q[38]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[38]),
        .O(\empty_22_fu_98[32]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[32]_i_4 
       (.I0(Q[37]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[37]),
        .O(\empty_22_fu_98[32]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[32]_i_5 
       (.I0(Q[36]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[36]),
        .O(\empty_22_fu_98[32]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[32]_i_6 
       (.I0(Q[35]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[35]),
        .O(\empty_22_fu_98[32]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[32]_i_7 
       (.I0(Q[34]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[34]),
        .O(\empty_22_fu_98[32]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[32]_i_8 
       (.I0(Q[33]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[33]),
        .O(\empty_22_fu_98[32]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[32]_i_9 
       (.I0(Q[32]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[32]),
        .O(\empty_22_fu_98[32]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[40]_i_2 
       (.I0(Q[47]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[47]),
        .O(\empty_22_fu_98[40]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[40]_i_3 
       (.I0(Q[46]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[46]),
        .O(\empty_22_fu_98[40]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[40]_i_4 
       (.I0(Q[45]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[45]),
        .O(\empty_22_fu_98[40]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[40]_i_5 
       (.I0(Q[44]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[44]),
        .O(\empty_22_fu_98[40]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[40]_i_6 
       (.I0(Q[43]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[43]),
        .O(\empty_22_fu_98[40]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[40]_i_7 
       (.I0(Q[42]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[42]),
        .O(\empty_22_fu_98[40]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[40]_i_8 
       (.I0(Q[41]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[41]),
        .O(\empty_22_fu_98[40]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[40]_i_9 
       (.I0(Q[40]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[40]),
        .O(\empty_22_fu_98[40]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[48]_i_2 
       (.I0(Q[55]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[55]),
        .O(\empty_22_fu_98[48]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[48]_i_3 
       (.I0(Q[54]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[54]),
        .O(\empty_22_fu_98[48]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[48]_i_4 
       (.I0(Q[53]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[53]),
        .O(\empty_22_fu_98[48]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[48]_i_5 
       (.I0(Q[52]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[52]),
        .O(\empty_22_fu_98[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[48]_i_6 
       (.I0(Q[51]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[51]),
        .O(\empty_22_fu_98[48]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[48]_i_7 
       (.I0(Q[50]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[50]),
        .O(\empty_22_fu_98[48]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[48]_i_8 
       (.I0(Q[49]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[49]),
        .O(\empty_22_fu_98[48]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[48]_i_9 
       (.I0(Q[48]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[48]),
        .O(\empty_22_fu_98[48]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[56]_i_2 
       (.I0(Q[63]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[63]),
        .O(\empty_22_fu_98[56]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[56]_i_3 
       (.I0(Q[62]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[62]),
        .O(\empty_22_fu_98[56]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[56]_i_4 
       (.I0(Q[61]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[61]),
        .O(\empty_22_fu_98[56]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[56]_i_5 
       (.I0(Q[60]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[60]),
        .O(\empty_22_fu_98[56]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[56]_i_6 
       (.I0(Q[59]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[59]),
        .O(\empty_22_fu_98[56]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[56]_i_7 
       (.I0(Q[58]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[58]),
        .O(\empty_22_fu_98[56]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[56]_i_8 
       (.I0(Q[57]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[57]),
        .O(\empty_22_fu_98[56]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[56]_i_9 
       (.I0(Q[56]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[56]),
        .O(\empty_22_fu_98[56]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[8]_i_2 
       (.I0(Q[15]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[15]),
        .O(\empty_22_fu_98[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[8]_i_3 
       (.I0(Q[14]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[14]),
        .O(\empty_22_fu_98[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[8]_i_4 
       (.I0(Q[13]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[13]),
        .O(\empty_22_fu_98[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[8]_i_5 
       (.I0(Q[12]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[12]),
        .O(\empty_22_fu_98[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[8]_i_6 
       (.I0(Q[11]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[11]),
        .O(\empty_22_fu_98[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[8]_i_7 
       (.I0(Q[10]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[10]),
        .O(\empty_22_fu_98[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[8]_i_8 
       (.I0(Q[9]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[9]),
        .O(\empty_22_fu_98[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_98[8]_i_9 
       (.I0(Q[8]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_98_reg[8]),
        .O(\empty_22_fu_98[8]_i_9_n_0 ));
  FDRE \empty_22_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[0]_i_2_n_15 ),
        .Q(empty_22_fu_98_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_98_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_98_reg[0]_i_2_n_0 ,\empty_22_fu_98_reg[0]_i_2_n_1 ,\empty_22_fu_98_reg[0]_i_2_n_2 ,\empty_22_fu_98_reg[0]_i_2_n_3 ,\empty_22_fu_98_reg[0]_i_2_n_4 ,\empty_22_fu_98_reg[0]_i_2_n_5 ,\empty_22_fu_98_reg[0]_i_2_n_6 ,\empty_22_fu_98_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\empty_22_fu_98[0]_i_3_n_0 }),
        .O({\empty_22_fu_98_reg[0]_i_2_n_8 ,\empty_22_fu_98_reg[0]_i_2_n_9 ,\empty_22_fu_98_reg[0]_i_2_n_10 ,\empty_22_fu_98_reg[0]_i_2_n_11 ,\empty_22_fu_98_reg[0]_i_2_n_12 ,\empty_22_fu_98_reg[0]_i_2_n_13 ,\empty_22_fu_98_reg[0]_i_2_n_14 ,\empty_22_fu_98_reg[0]_i_2_n_15 }),
        .S({\empty_22_fu_98[0]_i_4_n_0 ,\empty_22_fu_98[0]_i_5_n_0 ,\empty_22_fu_98[0]_i_6_n_0 ,\empty_22_fu_98[0]_i_7_n_0 ,\empty_22_fu_98[0]_i_8_n_0 ,\empty_22_fu_98[0]_i_9_n_0 ,\empty_22_fu_98[0]_i_10_n_0 ,\empty_22_fu_98[0]_i_11_n_0 }));
  FDRE \empty_22_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[8]_i_1_n_13 ),
        .Q(empty_22_fu_98_reg[10]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[8]_i_1_n_12 ),
        .Q(empty_22_fu_98_reg[11]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[8]_i_1_n_11 ),
        .Q(empty_22_fu_98_reg[12]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[8]_i_1_n_10 ),
        .Q(empty_22_fu_98_reg[13]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[8]_i_1_n_9 ),
        .Q(empty_22_fu_98_reg[14]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[8]_i_1_n_8 ),
        .Q(empty_22_fu_98_reg[15]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[16]_i_1_n_15 ),
        .Q(empty_22_fu_98_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_98_reg[16]_i_1 
       (.CI(\empty_22_fu_98_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_98_reg[16]_i_1_n_0 ,\empty_22_fu_98_reg[16]_i_1_n_1 ,\empty_22_fu_98_reg[16]_i_1_n_2 ,\empty_22_fu_98_reg[16]_i_1_n_3 ,\empty_22_fu_98_reg[16]_i_1_n_4 ,\empty_22_fu_98_reg[16]_i_1_n_5 ,\empty_22_fu_98_reg[16]_i_1_n_6 ,\empty_22_fu_98_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_98_reg[16]_i_1_n_8 ,\empty_22_fu_98_reg[16]_i_1_n_9 ,\empty_22_fu_98_reg[16]_i_1_n_10 ,\empty_22_fu_98_reg[16]_i_1_n_11 ,\empty_22_fu_98_reg[16]_i_1_n_12 ,\empty_22_fu_98_reg[16]_i_1_n_13 ,\empty_22_fu_98_reg[16]_i_1_n_14 ,\empty_22_fu_98_reg[16]_i_1_n_15 }),
        .S({\empty_22_fu_98[16]_i_2_n_0 ,\empty_22_fu_98[16]_i_3_n_0 ,\empty_22_fu_98[16]_i_4_n_0 ,\empty_22_fu_98[16]_i_5_n_0 ,\empty_22_fu_98[16]_i_6_n_0 ,\empty_22_fu_98[16]_i_7_n_0 ,\empty_22_fu_98[16]_i_8_n_0 ,\empty_22_fu_98[16]_i_9_n_0 }));
  FDRE \empty_22_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[16]_i_1_n_14 ),
        .Q(empty_22_fu_98_reg[17]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[16]_i_1_n_13 ),
        .Q(empty_22_fu_98_reg[18]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[16]_i_1_n_12 ),
        .Q(empty_22_fu_98_reg[19]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[0]_i_2_n_14 ),
        .Q(empty_22_fu_98_reg[1]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[16]_i_1_n_11 ),
        .Q(empty_22_fu_98_reg[20]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[16]_i_1_n_10 ),
        .Q(empty_22_fu_98_reg[21]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[16]_i_1_n_9 ),
        .Q(empty_22_fu_98_reg[22]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[16]_i_1_n_8 ),
        .Q(empty_22_fu_98_reg[23]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[24]_i_1_n_15 ),
        .Q(empty_22_fu_98_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_98_reg[24]_i_1 
       (.CI(\empty_22_fu_98_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_98_reg[24]_i_1_n_0 ,\empty_22_fu_98_reg[24]_i_1_n_1 ,\empty_22_fu_98_reg[24]_i_1_n_2 ,\empty_22_fu_98_reg[24]_i_1_n_3 ,\empty_22_fu_98_reg[24]_i_1_n_4 ,\empty_22_fu_98_reg[24]_i_1_n_5 ,\empty_22_fu_98_reg[24]_i_1_n_6 ,\empty_22_fu_98_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_98_reg[24]_i_1_n_8 ,\empty_22_fu_98_reg[24]_i_1_n_9 ,\empty_22_fu_98_reg[24]_i_1_n_10 ,\empty_22_fu_98_reg[24]_i_1_n_11 ,\empty_22_fu_98_reg[24]_i_1_n_12 ,\empty_22_fu_98_reg[24]_i_1_n_13 ,\empty_22_fu_98_reg[24]_i_1_n_14 ,\empty_22_fu_98_reg[24]_i_1_n_15 }),
        .S({\empty_22_fu_98[24]_i_2_n_0 ,\empty_22_fu_98[24]_i_3_n_0 ,\empty_22_fu_98[24]_i_4_n_0 ,\empty_22_fu_98[24]_i_5_n_0 ,\empty_22_fu_98[24]_i_6_n_0 ,\empty_22_fu_98[24]_i_7_n_0 ,\empty_22_fu_98[24]_i_8_n_0 ,\empty_22_fu_98[24]_i_9_n_0 }));
  FDRE \empty_22_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[24]_i_1_n_14 ),
        .Q(empty_22_fu_98_reg[25]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[24]_i_1_n_13 ),
        .Q(empty_22_fu_98_reg[26]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[24]_i_1_n_12 ),
        .Q(empty_22_fu_98_reg[27]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[24]_i_1_n_11 ),
        .Q(empty_22_fu_98_reg[28]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[24]_i_1_n_10 ),
        .Q(empty_22_fu_98_reg[29]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[0]_i_2_n_13 ),
        .Q(empty_22_fu_98_reg[2]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[24]_i_1_n_9 ),
        .Q(empty_22_fu_98_reg[30]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[31] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[24]_i_1_n_8 ),
        .Q(empty_22_fu_98_reg[31]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[32] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[32]_i_1_n_15 ),
        .Q(empty_22_fu_98_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_98_reg[32]_i_1 
       (.CI(\empty_22_fu_98_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_98_reg[32]_i_1_n_0 ,\empty_22_fu_98_reg[32]_i_1_n_1 ,\empty_22_fu_98_reg[32]_i_1_n_2 ,\empty_22_fu_98_reg[32]_i_1_n_3 ,\empty_22_fu_98_reg[32]_i_1_n_4 ,\empty_22_fu_98_reg[32]_i_1_n_5 ,\empty_22_fu_98_reg[32]_i_1_n_6 ,\empty_22_fu_98_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_98_reg[32]_i_1_n_8 ,\empty_22_fu_98_reg[32]_i_1_n_9 ,\empty_22_fu_98_reg[32]_i_1_n_10 ,\empty_22_fu_98_reg[32]_i_1_n_11 ,\empty_22_fu_98_reg[32]_i_1_n_12 ,\empty_22_fu_98_reg[32]_i_1_n_13 ,\empty_22_fu_98_reg[32]_i_1_n_14 ,\empty_22_fu_98_reg[32]_i_1_n_15 }),
        .S({\empty_22_fu_98[32]_i_2_n_0 ,\empty_22_fu_98[32]_i_3_n_0 ,\empty_22_fu_98[32]_i_4_n_0 ,\empty_22_fu_98[32]_i_5_n_0 ,\empty_22_fu_98[32]_i_6_n_0 ,\empty_22_fu_98[32]_i_7_n_0 ,\empty_22_fu_98[32]_i_8_n_0 ,\empty_22_fu_98[32]_i_9_n_0 }));
  FDRE \empty_22_fu_98_reg[33] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[32]_i_1_n_14 ),
        .Q(empty_22_fu_98_reg[33]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[34] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[32]_i_1_n_13 ),
        .Q(empty_22_fu_98_reg[34]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[35] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[32]_i_1_n_12 ),
        .Q(empty_22_fu_98_reg[35]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[36] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[32]_i_1_n_11 ),
        .Q(empty_22_fu_98_reg[36]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[37] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[32]_i_1_n_10 ),
        .Q(empty_22_fu_98_reg[37]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[38] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[32]_i_1_n_9 ),
        .Q(empty_22_fu_98_reg[38]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[39] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[32]_i_1_n_8 ),
        .Q(empty_22_fu_98_reg[39]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[0]_i_2_n_12 ),
        .Q(empty_22_fu_98_reg[3]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[40] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[40]_i_1_n_15 ),
        .Q(empty_22_fu_98_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_98_reg[40]_i_1 
       (.CI(\empty_22_fu_98_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_98_reg[40]_i_1_n_0 ,\empty_22_fu_98_reg[40]_i_1_n_1 ,\empty_22_fu_98_reg[40]_i_1_n_2 ,\empty_22_fu_98_reg[40]_i_1_n_3 ,\empty_22_fu_98_reg[40]_i_1_n_4 ,\empty_22_fu_98_reg[40]_i_1_n_5 ,\empty_22_fu_98_reg[40]_i_1_n_6 ,\empty_22_fu_98_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_98_reg[40]_i_1_n_8 ,\empty_22_fu_98_reg[40]_i_1_n_9 ,\empty_22_fu_98_reg[40]_i_1_n_10 ,\empty_22_fu_98_reg[40]_i_1_n_11 ,\empty_22_fu_98_reg[40]_i_1_n_12 ,\empty_22_fu_98_reg[40]_i_1_n_13 ,\empty_22_fu_98_reg[40]_i_1_n_14 ,\empty_22_fu_98_reg[40]_i_1_n_15 }),
        .S({\empty_22_fu_98[40]_i_2_n_0 ,\empty_22_fu_98[40]_i_3_n_0 ,\empty_22_fu_98[40]_i_4_n_0 ,\empty_22_fu_98[40]_i_5_n_0 ,\empty_22_fu_98[40]_i_6_n_0 ,\empty_22_fu_98[40]_i_7_n_0 ,\empty_22_fu_98[40]_i_8_n_0 ,\empty_22_fu_98[40]_i_9_n_0 }));
  FDRE \empty_22_fu_98_reg[41] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[40]_i_1_n_14 ),
        .Q(empty_22_fu_98_reg[41]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[42] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[40]_i_1_n_13 ),
        .Q(empty_22_fu_98_reg[42]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[43] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[40]_i_1_n_12 ),
        .Q(empty_22_fu_98_reg[43]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[44] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[40]_i_1_n_11 ),
        .Q(empty_22_fu_98_reg[44]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[45] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[40]_i_1_n_10 ),
        .Q(empty_22_fu_98_reg[45]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[46] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[40]_i_1_n_9 ),
        .Q(empty_22_fu_98_reg[46]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[47] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[40]_i_1_n_8 ),
        .Q(empty_22_fu_98_reg[47]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[48] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[48]_i_1_n_15 ),
        .Q(empty_22_fu_98_reg[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_98_reg[48]_i_1 
       (.CI(\empty_22_fu_98_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_98_reg[48]_i_1_n_0 ,\empty_22_fu_98_reg[48]_i_1_n_1 ,\empty_22_fu_98_reg[48]_i_1_n_2 ,\empty_22_fu_98_reg[48]_i_1_n_3 ,\empty_22_fu_98_reg[48]_i_1_n_4 ,\empty_22_fu_98_reg[48]_i_1_n_5 ,\empty_22_fu_98_reg[48]_i_1_n_6 ,\empty_22_fu_98_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_98_reg[48]_i_1_n_8 ,\empty_22_fu_98_reg[48]_i_1_n_9 ,\empty_22_fu_98_reg[48]_i_1_n_10 ,\empty_22_fu_98_reg[48]_i_1_n_11 ,\empty_22_fu_98_reg[48]_i_1_n_12 ,\empty_22_fu_98_reg[48]_i_1_n_13 ,\empty_22_fu_98_reg[48]_i_1_n_14 ,\empty_22_fu_98_reg[48]_i_1_n_15 }),
        .S({\empty_22_fu_98[48]_i_2_n_0 ,\empty_22_fu_98[48]_i_3_n_0 ,\empty_22_fu_98[48]_i_4_n_0 ,\empty_22_fu_98[48]_i_5_n_0 ,\empty_22_fu_98[48]_i_6_n_0 ,\empty_22_fu_98[48]_i_7_n_0 ,\empty_22_fu_98[48]_i_8_n_0 ,\empty_22_fu_98[48]_i_9_n_0 }));
  FDRE \empty_22_fu_98_reg[49] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[48]_i_1_n_14 ),
        .Q(empty_22_fu_98_reg[49]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[0]_i_2_n_11 ),
        .Q(empty_22_fu_98_reg[4]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[50] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[48]_i_1_n_13 ),
        .Q(empty_22_fu_98_reg[50]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[51] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[48]_i_1_n_12 ),
        .Q(empty_22_fu_98_reg[51]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[52] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[48]_i_1_n_11 ),
        .Q(empty_22_fu_98_reg[52]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[53] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[48]_i_1_n_10 ),
        .Q(empty_22_fu_98_reg[53]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[54] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[48]_i_1_n_9 ),
        .Q(empty_22_fu_98_reg[54]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[55] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[48]_i_1_n_8 ),
        .Q(empty_22_fu_98_reg[55]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[56] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[56]_i_1_n_15 ),
        .Q(empty_22_fu_98_reg[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_98_reg[56]_i_1 
       (.CI(\empty_22_fu_98_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_22_fu_98_reg[56]_i_1_CO_UNCONNECTED [7],\empty_22_fu_98_reg[56]_i_1_n_1 ,\empty_22_fu_98_reg[56]_i_1_n_2 ,\empty_22_fu_98_reg[56]_i_1_n_3 ,\empty_22_fu_98_reg[56]_i_1_n_4 ,\empty_22_fu_98_reg[56]_i_1_n_5 ,\empty_22_fu_98_reg[56]_i_1_n_6 ,\empty_22_fu_98_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_98_reg[56]_i_1_n_8 ,\empty_22_fu_98_reg[56]_i_1_n_9 ,\empty_22_fu_98_reg[56]_i_1_n_10 ,\empty_22_fu_98_reg[56]_i_1_n_11 ,\empty_22_fu_98_reg[56]_i_1_n_12 ,\empty_22_fu_98_reg[56]_i_1_n_13 ,\empty_22_fu_98_reg[56]_i_1_n_14 ,\empty_22_fu_98_reg[56]_i_1_n_15 }),
        .S({\empty_22_fu_98[56]_i_2_n_0 ,\empty_22_fu_98[56]_i_3_n_0 ,\empty_22_fu_98[56]_i_4_n_0 ,\empty_22_fu_98[56]_i_5_n_0 ,\empty_22_fu_98[56]_i_6_n_0 ,\empty_22_fu_98[56]_i_7_n_0 ,\empty_22_fu_98[56]_i_8_n_0 ,\empty_22_fu_98[56]_i_9_n_0 }));
  FDRE \empty_22_fu_98_reg[57] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[56]_i_1_n_14 ),
        .Q(empty_22_fu_98_reg[57]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[58] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[56]_i_1_n_13 ),
        .Q(empty_22_fu_98_reg[58]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[59] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[56]_i_1_n_12 ),
        .Q(empty_22_fu_98_reg[59]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[0]_i_2_n_10 ),
        .Q(empty_22_fu_98_reg[5]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[60] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[56]_i_1_n_11 ),
        .Q(empty_22_fu_98_reg[60]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[61] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[56]_i_1_n_10 ),
        .Q(empty_22_fu_98_reg[61]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[62] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[56]_i_1_n_9 ),
        .Q(empty_22_fu_98_reg[62]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[63] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[56]_i_1_n_8 ),
        .Q(empty_22_fu_98_reg[63]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[0]_i_2_n_9 ),
        .Q(empty_22_fu_98_reg[6]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[0]_i_2_n_8 ),
        .Q(empty_22_fu_98_reg[7]),
        .R(1'b0));
  FDRE \empty_22_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[8]_i_1_n_15 ),
        .Q(empty_22_fu_98_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_98_reg[8]_i_1 
       (.CI(\empty_22_fu_98_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_98_reg[8]_i_1_n_0 ,\empty_22_fu_98_reg[8]_i_1_n_1 ,\empty_22_fu_98_reg[8]_i_1_n_2 ,\empty_22_fu_98_reg[8]_i_1_n_3 ,\empty_22_fu_98_reg[8]_i_1_n_4 ,\empty_22_fu_98_reg[8]_i_1_n_5 ,\empty_22_fu_98_reg[8]_i_1_n_6 ,\empty_22_fu_98_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_98_reg[8]_i_1_n_8 ,\empty_22_fu_98_reg[8]_i_1_n_9 ,\empty_22_fu_98_reg[8]_i_1_n_10 ,\empty_22_fu_98_reg[8]_i_1_n_11 ,\empty_22_fu_98_reg[8]_i_1_n_12 ,\empty_22_fu_98_reg[8]_i_1_n_13 ,\empty_22_fu_98_reg[8]_i_1_n_14 ,\empty_22_fu_98_reg[8]_i_1_n_15 }),
        .S({\empty_22_fu_98[8]_i_2_n_0 ,\empty_22_fu_98[8]_i_3_n_0 ,\empty_22_fu_98[8]_i_4_n_0 ,\empty_22_fu_98[8]_i_5_n_0 ,\empty_22_fu_98[8]_i_6_n_0 ,\empty_22_fu_98[8]_i_7_n_0 ,\empty_22_fu_98[8]_i_8_n_0 ,\empty_22_fu_98[8]_i_9_n_0 }));
  FDRE \empty_22_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_s_axis_V_data_V_U_n_4),
        .D(\empty_22_fu_98_reg[8]_i_1_n_14 ),
        .Q(empty_22_fu_98_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg_i_1
       (.I0(\written_1_data_reg_reg[0] [1]),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_ready),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_V_fu_94[0]_i_1 
       (.I0(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg),
        .I1(p_0_in),
        .O(ap_NS_fsm1));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_fu_94[0]_i_4 
       (.I0(i_V_fu_94_reg[0]),
        .O(\i_V_fu_94[0]_i_4_n_0 ));
  FDRE \i_V_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[0]_i_3_n_15 ),
        .Q(i_V_fu_94_reg[0]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_94_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_94_reg[0]_i_3_n_0 ,\i_V_fu_94_reg[0]_i_3_n_1 ,\i_V_fu_94_reg[0]_i_3_n_2 ,\i_V_fu_94_reg[0]_i_3_n_3 ,\i_V_fu_94_reg[0]_i_3_n_4 ,\i_V_fu_94_reg[0]_i_3_n_5 ,\i_V_fu_94_reg[0]_i_3_n_6 ,\i_V_fu_94_reg[0]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_V_fu_94_reg[0]_i_3_n_8 ,\i_V_fu_94_reg[0]_i_3_n_9 ,\i_V_fu_94_reg[0]_i_3_n_10 ,\i_V_fu_94_reg[0]_i_3_n_11 ,\i_V_fu_94_reg[0]_i_3_n_12 ,\i_V_fu_94_reg[0]_i_3_n_13 ,\i_V_fu_94_reg[0]_i_3_n_14 ,\i_V_fu_94_reg[0]_i_3_n_15 }),
        .S({i_V_fu_94_reg[7:1],\i_V_fu_94[0]_i_4_n_0 }));
  FDRE \i_V_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[8]_i_1_n_13 ),
        .Q(i_V_fu_94_reg[10]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[8]_i_1_n_12 ),
        .Q(i_V_fu_94_reg[11]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[8]_i_1_n_11 ),
        .Q(i_V_fu_94_reg[12]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[13] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[8]_i_1_n_10 ),
        .Q(i_V_fu_94_reg[13]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[14] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[8]_i_1_n_9 ),
        .Q(i_V_fu_94_reg[14]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[15] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[8]_i_1_n_8 ),
        .Q(i_V_fu_94_reg[15]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[16] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[16]_i_1_n_15 ),
        .Q(i_V_fu_94_reg[16]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_94_reg[16]_i_1 
       (.CI(\i_V_fu_94_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_94_reg[16]_i_1_n_0 ,\i_V_fu_94_reg[16]_i_1_n_1 ,\i_V_fu_94_reg[16]_i_1_n_2 ,\i_V_fu_94_reg[16]_i_1_n_3 ,\i_V_fu_94_reg[16]_i_1_n_4 ,\i_V_fu_94_reg[16]_i_1_n_5 ,\i_V_fu_94_reg[16]_i_1_n_6 ,\i_V_fu_94_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_94_reg[16]_i_1_n_8 ,\i_V_fu_94_reg[16]_i_1_n_9 ,\i_V_fu_94_reg[16]_i_1_n_10 ,\i_V_fu_94_reg[16]_i_1_n_11 ,\i_V_fu_94_reg[16]_i_1_n_12 ,\i_V_fu_94_reg[16]_i_1_n_13 ,\i_V_fu_94_reg[16]_i_1_n_14 ,\i_V_fu_94_reg[16]_i_1_n_15 }),
        .S(i_V_fu_94_reg[23:16]));
  FDRE \i_V_fu_94_reg[17] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[16]_i_1_n_14 ),
        .Q(i_V_fu_94_reg[17]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[18] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[16]_i_1_n_13 ),
        .Q(i_V_fu_94_reg[18]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[19] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[16]_i_1_n_12 ),
        .Q(i_V_fu_94_reg[19]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[0]_i_3_n_14 ),
        .Q(i_V_fu_94_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[20] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[16]_i_1_n_11 ),
        .Q(i_V_fu_94_reg[20]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[21] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[16]_i_1_n_10 ),
        .Q(i_V_fu_94_reg[21]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[22] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[16]_i_1_n_9 ),
        .Q(i_V_fu_94_reg[22]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[23] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[16]_i_1_n_8 ),
        .Q(i_V_fu_94_reg[23]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[24] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[24]_i_1_n_15 ),
        .Q(i_V_fu_94_reg[24]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_94_reg[24]_i_1 
       (.CI(\i_V_fu_94_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_94_reg[24]_i_1_n_0 ,\i_V_fu_94_reg[24]_i_1_n_1 ,\i_V_fu_94_reg[24]_i_1_n_2 ,\i_V_fu_94_reg[24]_i_1_n_3 ,\i_V_fu_94_reg[24]_i_1_n_4 ,\i_V_fu_94_reg[24]_i_1_n_5 ,\i_V_fu_94_reg[24]_i_1_n_6 ,\i_V_fu_94_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_94_reg[24]_i_1_n_8 ,\i_V_fu_94_reg[24]_i_1_n_9 ,\i_V_fu_94_reg[24]_i_1_n_10 ,\i_V_fu_94_reg[24]_i_1_n_11 ,\i_V_fu_94_reg[24]_i_1_n_12 ,\i_V_fu_94_reg[24]_i_1_n_13 ,\i_V_fu_94_reg[24]_i_1_n_14 ,\i_V_fu_94_reg[24]_i_1_n_15 }),
        .S(i_V_fu_94_reg[31:24]));
  FDRE \i_V_fu_94_reg[25] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[24]_i_1_n_14 ),
        .Q(i_V_fu_94_reg[25]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[26] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[24]_i_1_n_13 ),
        .Q(i_V_fu_94_reg[26]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[27] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[24]_i_1_n_12 ),
        .Q(i_V_fu_94_reg[27]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[28] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[24]_i_1_n_11 ),
        .Q(i_V_fu_94_reg[28]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[29] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[24]_i_1_n_10 ),
        .Q(i_V_fu_94_reg[29]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[0]_i_3_n_13 ),
        .Q(i_V_fu_94_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[30] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[24]_i_1_n_9 ),
        .Q(i_V_fu_94_reg[30]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[31] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[24]_i_1_n_8 ),
        .Q(i_V_fu_94_reg[31]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[32] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[32]_i_1_n_15 ),
        .Q(i_V_fu_94_reg[32]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_94_reg[32]_i_1 
       (.CI(\i_V_fu_94_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_94_reg[32]_i_1_n_0 ,\i_V_fu_94_reg[32]_i_1_n_1 ,\i_V_fu_94_reg[32]_i_1_n_2 ,\i_V_fu_94_reg[32]_i_1_n_3 ,\i_V_fu_94_reg[32]_i_1_n_4 ,\i_V_fu_94_reg[32]_i_1_n_5 ,\i_V_fu_94_reg[32]_i_1_n_6 ,\i_V_fu_94_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_94_reg[32]_i_1_n_8 ,\i_V_fu_94_reg[32]_i_1_n_9 ,\i_V_fu_94_reg[32]_i_1_n_10 ,\i_V_fu_94_reg[32]_i_1_n_11 ,\i_V_fu_94_reg[32]_i_1_n_12 ,\i_V_fu_94_reg[32]_i_1_n_13 ,\i_V_fu_94_reg[32]_i_1_n_14 ,\i_V_fu_94_reg[32]_i_1_n_15 }),
        .S(i_V_fu_94_reg[39:32]));
  FDRE \i_V_fu_94_reg[33] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[32]_i_1_n_14 ),
        .Q(i_V_fu_94_reg[33]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[34] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[32]_i_1_n_13 ),
        .Q(i_V_fu_94_reg[34]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[35] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[32]_i_1_n_12 ),
        .Q(i_V_fu_94_reg[35]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[36] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[32]_i_1_n_11 ),
        .Q(i_V_fu_94_reg[36]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[37] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[32]_i_1_n_10 ),
        .Q(i_V_fu_94_reg[37]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[38] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[32]_i_1_n_9 ),
        .Q(i_V_fu_94_reg[38]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[39] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[32]_i_1_n_8 ),
        .Q(i_V_fu_94_reg[39]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[0]_i_3_n_12 ),
        .Q(i_V_fu_94_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[40] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[40]_i_1_n_15 ),
        .Q(i_V_fu_94_reg[40]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_94_reg[40]_i_1 
       (.CI(\i_V_fu_94_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_94_reg[40]_i_1_n_0 ,\i_V_fu_94_reg[40]_i_1_n_1 ,\i_V_fu_94_reg[40]_i_1_n_2 ,\i_V_fu_94_reg[40]_i_1_n_3 ,\i_V_fu_94_reg[40]_i_1_n_4 ,\i_V_fu_94_reg[40]_i_1_n_5 ,\i_V_fu_94_reg[40]_i_1_n_6 ,\i_V_fu_94_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_94_reg[40]_i_1_n_8 ,\i_V_fu_94_reg[40]_i_1_n_9 ,\i_V_fu_94_reg[40]_i_1_n_10 ,\i_V_fu_94_reg[40]_i_1_n_11 ,\i_V_fu_94_reg[40]_i_1_n_12 ,\i_V_fu_94_reg[40]_i_1_n_13 ,\i_V_fu_94_reg[40]_i_1_n_14 ,\i_V_fu_94_reg[40]_i_1_n_15 }),
        .S(i_V_fu_94_reg[47:40]));
  FDRE \i_V_fu_94_reg[41] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[40]_i_1_n_14 ),
        .Q(i_V_fu_94_reg[41]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[42] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[40]_i_1_n_13 ),
        .Q(i_V_fu_94_reg[42]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[43] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[40]_i_1_n_12 ),
        .Q(i_V_fu_94_reg[43]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[44] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[40]_i_1_n_11 ),
        .Q(i_V_fu_94_reg[44]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[45] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[40]_i_1_n_10 ),
        .Q(i_V_fu_94_reg[45]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[46] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[40]_i_1_n_9 ),
        .Q(i_V_fu_94_reg[46]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[47] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[40]_i_1_n_8 ),
        .Q(i_V_fu_94_reg[47]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[48] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[48]_i_1_n_15 ),
        .Q(i_V_fu_94_reg[48]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_94_reg[48]_i_1 
       (.CI(\i_V_fu_94_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_94_reg[48]_i_1_n_0 ,\i_V_fu_94_reg[48]_i_1_n_1 ,\i_V_fu_94_reg[48]_i_1_n_2 ,\i_V_fu_94_reg[48]_i_1_n_3 ,\i_V_fu_94_reg[48]_i_1_n_4 ,\i_V_fu_94_reg[48]_i_1_n_5 ,\i_V_fu_94_reg[48]_i_1_n_6 ,\i_V_fu_94_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_94_reg[48]_i_1_n_8 ,\i_V_fu_94_reg[48]_i_1_n_9 ,\i_V_fu_94_reg[48]_i_1_n_10 ,\i_V_fu_94_reg[48]_i_1_n_11 ,\i_V_fu_94_reg[48]_i_1_n_12 ,\i_V_fu_94_reg[48]_i_1_n_13 ,\i_V_fu_94_reg[48]_i_1_n_14 ,\i_V_fu_94_reg[48]_i_1_n_15 }),
        .S(i_V_fu_94_reg[55:48]));
  FDRE \i_V_fu_94_reg[49] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[48]_i_1_n_14 ),
        .Q(i_V_fu_94_reg[49]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[0]_i_3_n_11 ),
        .Q(i_V_fu_94_reg[4]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[50] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[48]_i_1_n_13 ),
        .Q(i_V_fu_94_reg[50]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[51] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[48]_i_1_n_12 ),
        .Q(i_V_fu_94_reg[51]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[52] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[48]_i_1_n_11 ),
        .Q(i_V_fu_94_reg[52]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[53] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[48]_i_1_n_10 ),
        .Q(i_V_fu_94_reg[53]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[54] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[48]_i_1_n_9 ),
        .Q(i_V_fu_94_reg[54]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[55] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[48]_i_1_n_8 ),
        .Q(i_V_fu_94_reg[55]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[56] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[56]_i_1_n_15 ),
        .Q(i_V_fu_94_reg[56]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_94_reg[56]_i_1 
       (.CI(\i_V_fu_94_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_V_fu_94_reg[56]_i_1_CO_UNCONNECTED [7],\i_V_fu_94_reg[56]_i_1_n_1 ,\i_V_fu_94_reg[56]_i_1_n_2 ,\i_V_fu_94_reg[56]_i_1_n_3 ,\i_V_fu_94_reg[56]_i_1_n_4 ,\i_V_fu_94_reg[56]_i_1_n_5 ,\i_V_fu_94_reg[56]_i_1_n_6 ,\i_V_fu_94_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_94_reg[56]_i_1_n_8 ,\i_V_fu_94_reg[56]_i_1_n_9 ,\i_V_fu_94_reg[56]_i_1_n_10 ,\i_V_fu_94_reg[56]_i_1_n_11 ,\i_V_fu_94_reg[56]_i_1_n_12 ,\i_V_fu_94_reg[56]_i_1_n_13 ,\i_V_fu_94_reg[56]_i_1_n_14 ,\i_V_fu_94_reg[56]_i_1_n_15 }),
        .S(i_V_fu_94_reg[63:56]));
  FDRE \i_V_fu_94_reg[57] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[56]_i_1_n_14 ),
        .Q(i_V_fu_94_reg[57]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[58] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[56]_i_1_n_13 ),
        .Q(i_V_fu_94_reg[58]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[59] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[56]_i_1_n_12 ),
        .Q(i_V_fu_94_reg[59]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[0]_i_3_n_10 ),
        .Q(i_V_fu_94_reg[5]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[60] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[56]_i_1_n_11 ),
        .Q(i_V_fu_94_reg[60]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[61] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[56]_i_1_n_10 ),
        .Q(i_V_fu_94_reg[61]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[62] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[56]_i_1_n_9 ),
        .Q(i_V_fu_94_reg[62]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[63] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[56]_i_1_n_8 ),
        .Q(i_V_fu_94_reg[63]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[0]_i_3_n_9 ),
        .Q(i_V_fu_94_reg[6]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[0]_i_3_n_8 ),
        .Q(i_V_fu_94_reg[7]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[8]_i_1_n_15 ),
        .Q(i_V_fu_94_reg[8]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_94_reg[8]_i_1 
       (.CI(\i_V_fu_94_reg[0]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_94_reg[8]_i_1_n_0 ,\i_V_fu_94_reg[8]_i_1_n_1 ,\i_V_fu_94_reg[8]_i_1_n_2 ,\i_V_fu_94_reg[8]_i_1_n_3 ,\i_V_fu_94_reg[8]_i_1_n_4 ,\i_V_fu_94_reg[8]_i_1_n_5 ,\i_V_fu_94_reg[8]_i_1_n_6 ,\i_V_fu_94_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_94_reg[8]_i_1_n_8 ,\i_V_fu_94_reg[8]_i_1_n_9 ,\i_V_fu_94_reg[8]_i_1_n_10 ,\i_V_fu_94_reg[8]_i_1_n_11 ,\i_V_fu_94_reg[8]_i_1_n_12 ,\i_V_fu_94_reg[8]_i_1_n_13 ,\i_V_fu_94_reg[8]_i_1_n_14 ,\i_V_fu_94_reg[8]_i_1_n_15 }),
        .S(i_V_fu_94_reg[15:8]));
  FDRE \i_V_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\i_V_fu_94_reg[8]_i_1_n_14 ),
        .Q(i_V_fu_94_reg[9]),
        .R(ap_NS_fsm1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1073_fu_221_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1073_fu_221_p2_carry_n_0,icmp_ln1073_fu_221_p2_carry_n_1,icmp_ln1073_fu_221_p2_carry_n_2,icmp_ln1073_fu_221_p2_carry_n_3,icmp_ln1073_fu_221_p2_carry_n_4,icmp_ln1073_fu_221_p2_carry_n_5,icmp_ln1073_fu_221_p2_carry_n_6,icmp_ln1073_fu_221_p2_carry_n_7}),
        .DI({icmp_ln1073_fu_221_p2_carry_i_1_n_0,icmp_ln1073_fu_221_p2_carry_i_2_n_0,icmp_ln1073_fu_221_p2_carry_i_3_n_0,icmp_ln1073_fu_221_p2_carry_i_4_n_0,icmp_ln1073_fu_221_p2_carry_i_5_n_0,icmp_ln1073_fu_221_p2_carry_i_6_n_0,icmp_ln1073_fu_221_p2_carry_i_7_n_0,icmp_ln1073_fu_221_p2_carry_i_8_n_0}),
        .O(NLW_icmp_ln1073_fu_221_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1073_fu_221_p2_carry_i_9_n_0,icmp_ln1073_fu_221_p2_carry_i_10_n_0,icmp_ln1073_fu_221_p2_carry_i_11_n_0,icmp_ln1073_fu_221_p2_carry_i_12_n_0,icmp_ln1073_fu_221_p2_carry_i_13_n_0,icmp_ln1073_fu_221_p2_carry_i_14_n_0,icmp_ln1073_fu_221_p2_carry_i_15_n_0,icmp_ln1073_fu_221_p2_carry_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1073_fu_221_p2_carry__0
       (.CI(icmp_ln1073_fu_221_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1073_fu_221_p2_carry__0_n_0,icmp_ln1073_fu_221_p2_carry__0_n_1,icmp_ln1073_fu_221_p2_carry__0_n_2,icmp_ln1073_fu_221_p2_carry__0_n_3,icmp_ln1073_fu_221_p2_carry__0_n_4,icmp_ln1073_fu_221_p2_carry__0_n_5,icmp_ln1073_fu_221_p2_carry__0_n_6,icmp_ln1073_fu_221_p2_carry__0_n_7}),
        .DI({icmp_ln1073_fu_221_p2_carry__0_i_1_n_0,icmp_ln1073_fu_221_p2_carry__0_i_2_n_0,icmp_ln1073_fu_221_p2_carry__0_i_3_n_0,icmp_ln1073_fu_221_p2_carry__0_i_4_n_0,icmp_ln1073_fu_221_p2_carry__0_i_5_n_0,icmp_ln1073_fu_221_p2_carry__0_i_6_n_0,icmp_ln1073_fu_221_p2_carry__0_i_7_n_0,icmp_ln1073_fu_221_p2_carry__0_i_8_n_0}),
        .O(NLW_icmp_ln1073_fu_221_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln1073_fu_221_p2_carry__0_i_9_n_0,icmp_ln1073_fu_221_p2_carry__0_i_10_n_0,icmp_ln1073_fu_221_p2_carry__0_i_11_n_0,icmp_ln1073_fu_221_p2_carry__0_i_12_n_0,icmp_ln1073_fu_221_p2_carry__0_i_13_n_0,icmp_ln1073_fu_221_p2_carry__0_i_14_n_0,icmp_ln1073_fu_221_p2_carry__0_i_15_n_0,icmp_ln1073_fu_221_p2_carry__0_i_16_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__0_i_1
       (.I0(count_load_0_data_reg[30]),
        .I1(i_V_fu_94_reg[30]),
        .I2(i_V_fu_94_reg[31]),
        .I3(count_load_0_data_reg[31]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__0_i_10
       (.I0(i_V_fu_94_reg[29]),
        .I1(count_load_0_data_reg[29]),
        .I2(i_V_fu_94_reg[28]),
        .I3(count_load_0_data_reg[28]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__0_i_11
       (.I0(i_V_fu_94_reg[27]),
        .I1(count_load_0_data_reg[27]),
        .I2(i_V_fu_94_reg[26]),
        .I3(count_load_0_data_reg[26]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__0_i_12
       (.I0(i_V_fu_94_reg[25]),
        .I1(count_load_0_data_reg[25]),
        .I2(i_V_fu_94_reg[24]),
        .I3(count_load_0_data_reg[24]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__0_i_13
       (.I0(i_V_fu_94_reg[23]),
        .I1(count_load_0_data_reg[23]),
        .I2(i_V_fu_94_reg[22]),
        .I3(count_load_0_data_reg[22]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__0_i_14
       (.I0(i_V_fu_94_reg[21]),
        .I1(count_load_0_data_reg[21]),
        .I2(i_V_fu_94_reg[20]),
        .I3(count_load_0_data_reg[20]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__0_i_15
       (.I0(i_V_fu_94_reg[19]),
        .I1(count_load_0_data_reg[19]),
        .I2(i_V_fu_94_reg[18]),
        .I3(count_load_0_data_reg[18]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__0_i_16
       (.I0(i_V_fu_94_reg[17]),
        .I1(count_load_0_data_reg[17]),
        .I2(i_V_fu_94_reg[16]),
        .I3(count_load_0_data_reg[16]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__0_i_2
       (.I0(count_load_0_data_reg[28]),
        .I1(i_V_fu_94_reg[28]),
        .I2(i_V_fu_94_reg[29]),
        .I3(count_load_0_data_reg[29]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__0_i_3
       (.I0(count_load_0_data_reg[26]),
        .I1(i_V_fu_94_reg[26]),
        .I2(i_V_fu_94_reg[27]),
        .I3(count_load_0_data_reg[27]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__0_i_4
       (.I0(count_load_0_data_reg[24]),
        .I1(i_V_fu_94_reg[24]),
        .I2(i_V_fu_94_reg[25]),
        .I3(count_load_0_data_reg[25]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__0_i_5
       (.I0(count_load_0_data_reg[22]),
        .I1(i_V_fu_94_reg[22]),
        .I2(i_V_fu_94_reg[23]),
        .I3(count_load_0_data_reg[23]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__0_i_6
       (.I0(count_load_0_data_reg[20]),
        .I1(i_V_fu_94_reg[20]),
        .I2(i_V_fu_94_reg[21]),
        .I3(count_load_0_data_reg[21]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__0_i_7
       (.I0(count_load_0_data_reg[18]),
        .I1(i_V_fu_94_reg[18]),
        .I2(i_V_fu_94_reg[19]),
        .I3(count_load_0_data_reg[19]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__0_i_8
       (.I0(count_load_0_data_reg[16]),
        .I1(i_V_fu_94_reg[16]),
        .I2(i_V_fu_94_reg[17]),
        .I3(count_load_0_data_reg[17]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__0_i_9
       (.I0(i_V_fu_94_reg[31]),
        .I1(count_load_0_data_reg[31]),
        .I2(i_V_fu_94_reg[30]),
        .I3(count_load_0_data_reg[30]),
        .O(icmp_ln1073_fu_221_p2_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1073_fu_221_p2_carry__1
       (.CI(icmp_ln1073_fu_221_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1073_fu_221_p2_carry__1_n_0,icmp_ln1073_fu_221_p2_carry__1_n_1,icmp_ln1073_fu_221_p2_carry__1_n_2,icmp_ln1073_fu_221_p2_carry__1_n_3,icmp_ln1073_fu_221_p2_carry__1_n_4,icmp_ln1073_fu_221_p2_carry__1_n_5,icmp_ln1073_fu_221_p2_carry__1_n_6,icmp_ln1073_fu_221_p2_carry__1_n_7}),
        .DI({icmp_ln1073_fu_221_p2_carry__1_i_1_n_0,icmp_ln1073_fu_221_p2_carry__1_i_2_n_0,icmp_ln1073_fu_221_p2_carry__1_i_3_n_0,icmp_ln1073_fu_221_p2_carry__1_i_4_n_0,icmp_ln1073_fu_221_p2_carry__1_i_5_n_0,icmp_ln1073_fu_221_p2_carry__1_i_6_n_0,icmp_ln1073_fu_221_p2_carry__1_i_7_n_0,icmp_ln1073_fu_221_p2_carry__1_i_8_n_0}),
        .O(NLW_icmp_ln1073_fu_221_p2_carry__1_O_UNCONNECTED[7:0]),
        .S({icmp_ln1073_fu_221_p2_carry__1_i_9_n_0,icmp_ln1073_fu_221_p2_carry__1_i_10_n_0,icmp_ln1073_fu_221_p2_carry__1_i_11_n_0,icmp_ln1073_fu_221_p2_carry__1_i_12_n_0,icmp_ln1073_fu_221_p2_carry__1_i_13_n_0,icmp_ln1073_fu_221_p2_carry__1_i_14_n_0,icmp_ln1073_fu_221_p2_carry__1_i_15_n_0,icmp_ln1073_fu_221_p2_carry__1_i_16_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__1_i_1
       (.I0(count_load_0_data_reg[46]),
        .I1(i_V_fu_94_reg[46]),
        .I2(i_V_fu_94_reg[47]),
        .I3(count_load_0_data_reg[47]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__1_i_10
       (.I0(i_V_fu_94_reg[45]),
        .I1(count_load_0_data_reg[45]),
        .I2(i_V_fu_94_reg[44]),
        .I3(count_load_0_data_reg[44]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__1_i_11
       (.I0(i_V_fu_94_reg[43]),
        .I1(count_load_0_data_reg[43]),
        .I2(i_V_fu_94_reg[42]),
        .I3(count_load_0_data_reg[42]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__1_i_12
       (.I0(i_V_fu_94_reg[41]),
        .I1(count_load_0_data_reg[41]),
        .I2(i_V_fu_94_reg[40]),
        .I3(count_load_0_data_reg[40]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__1_i_13
       (.I0(i_V_fu_94_reg[39]),
        .I1(count_load_0_data_reg[39]),
        .I2(i_V_fu_94_reg[38]),
        .I3(count_load_0_data_reg[38]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__1_i_14
       (.I0(i_V_fu_94_reg[37]),
        .I1(count_load_0_data_reg[37]),
        .I2(i_V_fu_94_reg[36]),
        .I3(count_load_0_data_reg[36]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__1_i_15
       (.I0(i_V_fu_94_reg[35]),
        .I1(count_load_0_data_reg[35]),
        .I2(i_V_fu_94_reg[34]),
        .I3(count_load_0_data_reg[34]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__1_i_16
       (.I0(i_V_fu_94_reg[33]),
        .I1(count_load_0_data_reg[33]),
        .I2(i_V_fu_94_reg[32]),
        .I3(count_load_0_data_reg[32]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__1_i_2
       (.I0(count_load_0_data_reg[44]),
        .I1(i_V_fu_94_reg[44]),
        .I2(i_V_fu_94_reg[45]),
        .I3(count_load_0_data_reg[45]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__1_i_3
       (.I0(count_load_0_data_reg[42]),
        .I1(i_V_fu_94_reg[42]),
        .I2(i_V_fu_94_reg[43]),
        .I3(count_load_0_data_reg[43]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__1_i_4
       (.I0(count_load_0_data_reg[40]),
        .I1(i_V_fu_94_reg[40]),
        .I2(i_V_fu_94_reg[41]),
        .I3(count_load_0_data_reg[41]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__1_i_5
       (.I0(count_load_0_data_reg[38]),
        .I1(i_V_fu_94_reg[38]),
        .I2(i_V_fu_94_reg[39]),
        .I3(count_load_0_data_reg[39]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__1_i_6
       (.I0(count_load_0_data_reg[36]),
        .I1(i_V_fu_94_reg[36]),
        .I2(i_V_fu_94_reg[37]),
        .I3(count_load_0_data_reg[37]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__1_i_7
       (.I0(count_load_0_data_reg[34]),
        .I1(i_V_fu_94_reg[34]),
        .I2(i_V_fu_94_reg[35]),
        .I3(count_load_0_data_reg[35]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry__1_i_8
       (.I0(count_load_0_data_reg[32]),
        .I1(i_V_fu_94_reg[32]),
        .I2(i_V_fu_94_reg[33]),
        .I3(count_load_0_data_reg[33]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry__1_i_9
       (.I0(i_V_fu_94_reg[47]),
        .I1(count_load_0_data_reg[47]),
        .I2(i_V_fu_94_reg[46]),
        .I3(count_load_0_data_reg[46]),
        .O(icmp_ln1073_fu_221_p2_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1073_fu_221_p2_carry__2
       (.CI(icmp_ln1073_fu_221_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1073_fu_221_p2,icmp_ln1073_fu_221_p2_carry__2_n_1,icmp_ln1073_fu_221_p2_carry__2_n_2,icmp_ln1073_fu_221_p2_carry__2_n_3,icmp_ln1073_fu_221_p2_carry__2_n_4,icmp_ln1073_fu_221_p2_carry__2_n_5,icmp_ln1073_fu_221_p2_carry__2_n_6,icmp_ln1073_fu_221_p2_carry__2_n_7}),
        .DI({regslice_both_s_axis_V_data_V_U_n_136,regslice_both_s_axis_V_data_V_U_n_137,regslice_both_s_axis_V_data_V_U_n_138,regslice_both_s_axis_V_data_V_U_n_139,regslice_both_s_axis_V_data_V_U_n_140,regslice_both_s_axis_V_data_V_U_n_141,regslice_both_s_axis_V_data_V_U_n_142,regslice_both_s_axis_V_data_V_U_n_143}),
        .O(NLW_icmp_ln1073_fu_221_p2_carry__2_O_UNCONNECTED[7:0]),
        .S({regslice_both_s_axis_V_data_V_U_n_144,regslice_both_s_axis_V_data_V_U_n_145,regslice_both_s_axis_V_data_V_U_n_146,regslice_both_s_axis_V_data_V_U_n_147,regslice_both_s_axis_V_data_V_U_n_148,regslice_both_s_axis_V_data_V_U_n_149,regslice_both_s_axis_V_data_V_U_n_150,regslice_both_s_axis_V_data_V_U_n_151}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry_i_1
       (.I0(count_load_0_data_reg[14]),
        .I1(i_V_fu_94_reg[14]),
        .I2(i_V_fu_94_reg[15]),
        .I3(count_load_0_data_reg[15]),
        .O(icmp_ln1073_fu_221_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry_i_10
       (.I0(i_V_fu_94_reg[13]),
        .I1(count_load_0_data_reg[13]),
        .I2(i_V_fu_94_reg[12]),
        .I3(count_load_0_data_reg[12]),
        .O(icmp_ln1073_fu_221_p2_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry_i_11
       (.I0(i_V_fu_94_reg[11]),
        .I1(count_load_0_data_reg[11]),
        .I2(i_V_fu_94_reg[10]),
        .I3(count_load_0_data_reg[10]),
        .O(icmp_ln1073_fu_221_p2_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry_i_12
       (.I0(i_V_fu_94_reg[9]),
        .I1(count_load_0_data_reg[9]),
        .I2(i_V_fu_94_reg[8]),
        .I3(count_load_0_data_reg[8]),
        .O(icmp_ln1073_fu_221_p2_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry_i_13
       (.I0(i_V_fu_94_reg[7]),
        .I1(count_load_0_data_reg[7]),
        .I2(i_V_fu_94_reg[6]),
        .I3(count_load_0_data_reg[6]),
        .O(icmp_ln1073_fu_221_p2_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry_i_14
       (.I0(i_V_fu_94_reg[5]),
        .I1(count_load_0_data_reg[5]),
        .I2(i_V_fu_94_reg[4]),
        .I3(count_load_0_data_reg[4]),
        .O(icmp_ln1073_fu_221_p2_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry_i_15
       (.I0(i_V_fu_94_reg[3]),
        .I1(count_load_0_data_reg[3]),
        .I2(i_V_fu_94_reg[2]),
        .I3(count_load_0_data_reg[2]),
        .O(icmp_ln1073_fu_221_p2_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry_i_16
       (.I0(i_V_fu_94_reg[1]),
        .I1(count_load_0_data_reg[1]),
        .I2(i_V_fu_94_reg[0]),
        .I3(count_load_0_data_reg[0]),
        .O(icmp_ln1073_fu_221_p2_carry_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry_i_2
       (.I0(count_load_0_data_reg[12]),
        .I1(i_V_fu_94_reg[12]),
        .I2(i_V_fu_94_reg[13]),
        .I3(count_load_0_data_reg[13]),
        .O(icmp_ln1073_fu_221_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry_i_3
       (.I0(count_load_0_data_reg[10]),
        .I1(i_V_fu_94_reg[10]),
        .I2(i_V_fu_94_reg[11]),
        .I3(count_load_0_data_reg[11]),
        .O(icmp_ln1073_fu_221_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry_i_4
       (.I0(count_load_0_data_reg[8]),
        .I1(i_V_fu_94_reg[8]),
        .I2(i_V_fu_94_reg[9]),
        .I3(count_load_0_data_reg[9]),
        .O(icmp_ln1073_fu_221_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry_i_5
       (.I0(count_load_0_data_reg[6]),
        .I1(i_V_fu_94_reg[6]),
        .I2(i_V_fu_94_reg[7]),
        .I3(count_load_0_data_reg[7]),
        .O(icmp_ln1073_fu_221_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry_i_6
       (.I0(count_load_0_data_reg[4]),
        .I1(i_V_fu_94_reg[4]),
        .I2(i_V_fu_94_reg[5]),
        .I3(count_load_0_data_reg[5]),
        .O(icmp_ln1073_fu_221_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry_i_7
       (.I0(count_load_0_data_reg[2]),
        .I1(i_V_fu_94_reg[2]),
        .I2(i_V_fu_94_reg[3]),
        .I3(count_load_0_data_reg[3]),
        .O(icmp_ln1073_fu_221_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_221_p2_carry_i_8
       (.I0(count_load_0_data_reg[0]),
        .I1(i_V_fu_94_reg[0]),
        .I2(i_V_fu_94_reg[1]),
        .I3(count_load_0_data_reg[1]),
        .O(icmp_ln1073_fu_221_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_221_p2_carry_i_9
       (.I0(i_V_fu_94_reg[15]),
        .I1(count_load_0_data_reg[15]),
        .I2(i_V_fu_94_reg[14]),
        .I3(count_load_0_data_reg[14]),
        .O(icmp_ln1073_fu_221_p2_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h0800FFFF00000000)) 
    \mOutPtr[3]_i_3 
       (.I0(p_vld_reg_338_pp0_iter6_reg),
        .I1(gmem_AWVALID1__0),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter7_reg_0),
        .I4(gmem_BVALID),
        .I5(empty_n_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mOutPtr[6]_i_4 
       (.I0(gmem_AWVALID1__0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(p_vld_reg_338_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(gmem_WREADY),
        .I5(pop_1),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(p_vld_reg_338),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(gmem_AWVALID1__0),
        .O(push));
  LUT6 #(
    .INIT(64'h2000200020000000)) 
    mem_reg_i_4
       (.I0(gmem_WREADY),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(p_vld_reg_338_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\written_1_data_reg_reg[0] [2]),
        .I5(\written_1_data_reg_reg[0] [1]),
        .O(push_0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [8]),
        .Q(out_r_0_data_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [9]),
        .Q(out_r_0_data_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [10]),
        .Q(out_r_0_data_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [11]),
        .Q(out_r_0_data_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [12]),
        .Q(out_r_0_data_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [13]),
        .Q(out_r_0_data_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [14]),
        .Q(out_r_0_data_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [15]),
        .Q(out_r_0_data_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [16]),
        .Q(out_r_0_data_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [17]),
        .Q(out_r_0_data_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [18]),
        .Q(out_r_0_data_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [19]),
        .Q(out_r_0_data_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [20]),
        .Q(out_r_0_data_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [21]),
        .Q(out_r_0_data_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [22]),
        .Q(out_r_0_data_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [23]),
        .Q(out_r_0_data_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [24]),
        .Q(out_r_0_data_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [25]),
        .Q(out_r_0_data_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [26]),
        .Q(out_r_0_data_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [27]),
        .Q(out_r_0_data_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [0]),
        .Q(out_r_0_data_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [28]),
        .Q(out_r_0_data_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [29]),
        .Q(out_r_0_data_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [30]),
        .Q(out_r_0_data_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [31]),
        .Q(out_r_0_data_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [32]),
        .Q(out_r_0_data_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [33]),
        .Q(out_r_0_data_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [34]),
        .Q(out_r_0_data_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [35]),
        .Q(out_r_0_data_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [36]),
        .Q(out_r_0_data_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [37]),
        .Q(out_r_0_data_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [1]),
        .Q(out_r_0_data_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [38]),
        .Q(out_r_0_data_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [39]),
        .Q(out_r_0_data_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [40]),
        .Q(out_r_0_data_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [41]),
        .Q(out_r_0_data_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [42]),
        .Q(out_r_0_data_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [43]),
        .Q(out_r_0_data_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [44]),
        .Q(out_r_0_data_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [45]),
        .Q(out_r_0_data_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [46]),
        .Q(out_r_0_data_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [47]),
        .Q(out_r_0_data_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [2]),
        .Q(out_r_0_data_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [48]),
        .Q(out_r_0_data_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [49]),
        .Q(out_r_0_data_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [50]),
        .Q(out_r_0_data_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [51]),
        .Q(out_r_0_data_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [52]),
        .Q(out_r_0_data_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [53]),
        .Q(out_r_0_data_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [54]),
        .Q(out_r_0_data_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [55]),
        .Q(out_r_0_data_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [56]),
        .Q(out_r_0_data_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [57]),
        .Q(out_r_0_data_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [3]),
        .Q(out_r_0_data_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [58]),
        .Q(out_r_0_data_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [59]),
        .Q(out_r_0_data_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [60]),
        .Q(out_r_0_data_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [61]),
        .Q(out_r_0_data_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [4]),
        .Q(out_r_0_data_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [5]),
        .Q(out_r_0_data_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [6]),
        .Q(out_r_0_data_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(\count_load_0_data_reg[63]_i_1_n_0 ),
        .D(\out_r_0_data_reg_reg[63]_0 [7]),
        .Q(out_r_0_data_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \p_vld_reg_338[0]_i_1 
       (.I0(icmp_ln1073_fu_221_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(reset_0_data_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(p_vld_reg_3380));
  LUT2 #(
    .INIT(4'h2)) 
    \p_vld_reg_338_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(p_vld_reg_338_pp0_iter1_reg0));
  FDRE \p_vld_reg_338_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(p_vld_reg_338),
        .Q(p_vld_reg_338_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "\inst/grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161/p_vld_reg_338_pp0_iter5_reg_reg " *) 
  (* srl_name = "\inst/grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161/p_vld_reg_338_pp0_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \p_vld_reg_338_pp0_iter5_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_vld_reg_338_pp0_iter1_reg),
        .Q(\p_vld_reg_338_pp0_iter5_reg_reg[0]_srl4_n_0 ));
  FDRE \p_vld_reg_338_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_vld_reg_338_pp0_iter5_reg_reg[0]_srl4_n_0 ),
        .Q(p_vld_reg_338_pp0_iter6_reg),
        .R(1'b0));
  FDRE \p_vld_reg_338_reg[0] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(empty_23_nbread_fu_132_p5_0),
        .Q(p_vld_reg_338),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_regslice_both_0 regslice_both_s_axis_V_data_V_U
       (.\B_V_data_1_payload_B_reg[63]_0 (\B_V_data_1_payload_B_reg[63] ),
        .\B_V_data_1_state_reg[1]_0 (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_s_axis_TREADY),
        .CO(icmp_ln1073_fu_221_p2),
        .D(p_1_in),
        .DI({regslice_both_s_axis_V_data_V_U_n_136,regslice_both_s_axis_V_data_V_U_n_137,regslice_both_s_axis_V_data_V_U_n_138,regslice_both_s_axis_V_data_V_U_n_139,regslice_both_s_axis_V_data_V_U_n_140,regslice_both_s_axis_V_data_V_U_n_141,regslice_both_s_axis_V_data_V_U_n_142,regslice_both_s_axis_V_data_V_U_n_143}),
        .E(trunc_ln_reg_3470),
        .Q(ap_CS_fsm_pp0_stage0),
        .S({regslice_both_s_axis_V_data_V_U_n_144,regslice_both_s_axis_V_data_V_U_n_145,regslice_both_s_axis_V_data_V_U_n_146,regslice_both_s_axis_V_data_V_U_n_147,regslice_both_s_axis_V_data_V_U_n_148,regslice_both_s_axis_V_data_V_U_n_149,regslice_both_s_axis_V_data_V_U_n_150,regslice_both_s_axis_V_data_V_U_n_151}),
        .\ap_CS_fsm[3]_i_2 (ap_enable_reg_pp0_iter7_reg_0),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_2 ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .empty_23_nbread_fu_132_p5_0(empty_23_nbread_fu_132_p5_0),
        .full_n_reg(ap_block_pp0_stage0_11001__0),
        .full_n_reg_0(regslice_both_s_axis_V_data_V_U_n_7),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_161_ap_start_reg_reg(regslice_both_s_axis_V_data_V_U_n_4),
        .\i_V_fu_94_reg[63] (ap_enable_reg_pp0_iter1_reg_n_0),
        .icmp_ln1073_fu_221_p2_carry__2(count_load_0_data_reg[63:48]),
        .out(i_V_fu_94_reg[63:48]),
        .p_9_in(p_9_in),
        .p_vld_reg_338(p_vld_reg_338),
        .p_vld_reg_338_pp0_iter1_reg(p_vld_reg_338_pp0_iter1_reg),
        .p_vld_reg_338_pp0_iter6_reg(p_vld_reg_338_pp0_iter6_reg),
        .reset_0_data_reg(reset_0_data_reg),
        .s_axis_TREADY_int_regslice__2(s_axis_TREADY_int_regslice__2),
        .s_axis_TVALID_int_regslice(s_axis_TVALID_int_regslice),
        .\tmp_data_V_1_fu_90_reg[63] (tmp_data_V_3_fu_234_p3),
        .\tmp_data_V_1_fu_90_reg[63]_0 (\tmp_data_V_1_fu_90_reg[63]_1 ),
        .\tmp_data_V_3_reg_342_reg[63] (\tmp_data_V_1_fu_90_reg[63]_0 ),
        .\written_1_data_reg_reg[0] ({\written_1_data_reg_reg[0] [2],\written_1_data_reg_reg[0] [0]}),
        .written_1_vld_reg_reg(written_1_vld_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \targetBlock_reg_254[0]_i_1 
       (.I0(ap_return),
        .I1(\written_1_data_reg_reg[0] [2]),
        .I2(\targetBlock_reg_254_reg[0] ),
        .O(\ap_return_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \tmp_data_V_1_fu_90[63]_i_1 
       (.I0(reset_0_data_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1073_fu_221_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(ap_NS_fsm1),
        .O(\tmp_data_V_1_fu_90[63]_i_1_n_0 ));
  FDRE \tmp_data_V_1_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[16] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[17] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[18] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[18]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[19] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[19]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[20] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[20]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[21] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[21]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[22] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[22]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[23] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[23]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[24] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[24]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[25] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[25]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[26] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[26]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[27] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[27]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[28] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[28]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[29] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[29]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[30] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[30]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[31] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[31]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[32] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[32]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[33] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[33]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[34] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[34]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[35] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[35]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[36] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[36]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[37] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[37]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[38] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[38]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[39] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[39]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[40] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[40]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[41] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[41]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[42] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[42]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[43] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[43]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[44] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[44]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[45] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[45]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[46] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[46]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[47] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[47]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[48] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[48]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[49] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[49]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[50] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[50]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[51] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[51]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[52] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[52]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[53] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[53]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[54] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[54]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[55] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[55]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[56] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[56]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[57] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[57]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[58] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[58]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[59] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[59]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[60] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[60]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[61] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[61]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[62] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[62]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[63] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[63]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_90[63]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\tmp_data_V_1_fu_90_reg[63]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \tmp_data_V_1_loc_fu_100[63]_i_1 
       (.I0(\written_1_data_reg_reg[0] [2]),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state11),
        .O(E));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[0]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[10]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[11]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[12]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[13]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[14]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[15]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[16] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[16]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[17] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[17]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[18] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[18]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[19] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[19]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[1]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[20] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[20]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[21] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[21]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[22] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[22]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[23] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[23]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[24] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[24]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[25] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[25]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[26] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[26]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[27] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[27]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[28] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[28]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[29] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[29]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[2]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[30] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[30]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[31] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[31]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[32] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[32]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[33] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[33]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[34] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[34]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[35] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[35]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[36] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[36]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[37] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[37]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[38] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[38]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[39] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[39]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[3]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[40] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[40]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[41] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[41]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[42] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[42]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[43] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[43]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[44] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[44]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[45] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[45]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[46] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[46]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[47] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[47]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[48] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[48]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[49] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[49]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[4]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[50] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[50]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[51] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[51]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[52] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[52]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[53] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[53]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[54] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[54]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[55] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[55]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[56] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[56]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[57] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[57]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[58] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[58]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[59] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[59]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[5]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[60] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[60]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[61] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[61]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[62] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[62]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[63]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[6]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[7]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[8]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_vld_reg_338_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_342[9]),
        .Q(\tmp_data_V_3_reg_342_pp0_iter1_reg_reg[63]_0 [9]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[0]),
        .Q(tmp_data_V_3_reg_342[0]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[10] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[10]),
        .Q(tmp_data_V_3_reg_342[10]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[11] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[11]),
        .Q(tmp_data_V_3_reg_342[11]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[12] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[12]),
        .Q(tmp_data_V_3_reg_342[12]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[13] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[13]),
        .Q(tmp_data_V_3_reg_342[13]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[14] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[14]),
        .Q(tmp_data_V_3_reg_342[14]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[15] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[15]),
        .Q(tmp_data_V_3_reg_342[15]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[16] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[16]),
        .Q(tmp_data_V_3_reg_342[16]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[17] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[17]),
        .Q(tmp_data_V_3_reg_342[17]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[18] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[18]),
        .Q(tmp_data_V_3_reg_342[18]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[19] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[19]),
        .Q(tmp_data_V_3_reg_342[19]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[1]),
        .Q(tmp_data_V_3_reg_342[1]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[20] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[20]),
        .Q(tmp_data_V_3_reg_342[20]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[21] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[21]),
        .Q(tmp_data_V_3_reg_342[21]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[22] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[22]),
        .Q(tmp_data_V_3_reg_342[22]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[23] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[23]),
        .Q(tmp_data_V_3_reg_342[23]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[24] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[24]),
        .Q(tmp_data_V_3_reg_342[24]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[25] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[25]),
        .Q(tmp_data_V_3_reg_342[25]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[26] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[26]),
        .Q(tmp_data_V_3_reg_342[26]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[27] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[27]),
        .Q(tmp_data_V_3_reg_342[27]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[28] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[28]),
        .Q(tmp_data_V_3_reg_342[28]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[29] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[29]),
        .Q(tmp_data_V_3_reg_342[29]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[2]),
        .Q(tmp_data_V_3_reg_342[2]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[30] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[30]),
        .Q(tmp_data_V_3_reg_342[30]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[31] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[31]),
        .Q(tmp_data_V_3_reg_342[31]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[32] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[32]),
        .Q(tmp_data_V_3_reg_342[32]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[33] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[33]),
        .Q(tmp_data_V_3_reg_342[33]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[34] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[34]),
        .Q(tmp_data_V_3_reg_342[34]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[35] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[35]),
        .Q(tmp_data_V_3_reg_342[35]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[36] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[36]),
        .Q(tmp_data_V_3_reg_342[36]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[37] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[37]),
        .Q(tmp_data_V_3_reg_342[37]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[38] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[38]),
        .Q(tmp_data_V_3_reg_342[38]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[39] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[39]),
        .Q(tmp_data_V_3_reg_342[39]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[3]),
        .Q(tmp_data_V_3_reg_342[3]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[40] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[40]),
        .Q(tmp_data_V_3_reg_342[40]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[41] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[41]),
        .Q(tmp_data_V_3_reg_342[41]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[42] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[42]),
        .Q(tmp_data_V_3_reg_342[42]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[43] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[43]),
        .Q(tmp_data_V_3_reg_342[43]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[44] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[44]),
        .Q(tmp_data_V_3_reg_342[44]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[45] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[45]),
        .Q(tmp_data_V_3_reg_342[45]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[46] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[46]),
        .Q(tmp_data_V_3_reg_342[46]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[47] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[47]),
        .Q(tmp_data_V_3_reg_342[47]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[48] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[48]),
        .Q(tmp_data_V_3_reg_342[48]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[49] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[49]),
        .Q(tmp_data_V_3_reg_342[49]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[4] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[4]),
        .Q(tmp_data_V_3_reg_342[4]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[50] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[50]),
        .Q(tmp_data_V_3_reg_342[50]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[51] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[51]),
        .Q(tmp_data_V_3_reg_342[51]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[52] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[52]),
        .Q(tmp_data_V_3_reg_342[52]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[53] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[53]),
        .Q(tmp_data_V_3_reg_342[53]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[54] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[54]),
        .Q(tmp_data_V_3_reg_342[54]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[55] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[55]),
        .Q(tmp_data_V_3_reg_342[55]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[56] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[56]),
        .Q(tmp_data_V_3_reg_342[56]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[57] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[57]),
        .Q(tmp_data_V_3_reg_342[57]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[58] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[58]),
        .Q(tmp_data_V_3_reg_342[58]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[59] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[59]),
        .Q(tmp_data_V_3_reg_342[59]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[5] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[5]),
        .Q(tmp_data_V_3_reg_342[5]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[60] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[60]),
        .Q(tmp_data_V_3_reg_342[60]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[61] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[61]),
        .Q(tmp_data_V_3_reg_342[61]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[62] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[62]),
        .Q(tmp_data_V_3_reg_342[62]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[63] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[63]),
        .Q(tmp_data_V_3_reg_342[63]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[6] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[6]),
        .Q(tmp_data_V_3_reg_342[6]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[7] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[7]),
        .Q(tmp_data_V_3_reg_342[7]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[8] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[8]),
        .Q(tmp_data_V_3_reg_342[8]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_342_reg[9] 
       (.C(ap_clk),
        .CE(p_vld_reg_3380),
        .D(tmp_data_V_3_fu_234_p3[9]),
        .Q(tmp_data_V_3_reg_342[9]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[3]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[13]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[14]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[15]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[16]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[17]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[18]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[19]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[20]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[21]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[22]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[4]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[23]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[24]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[25]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[26]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[27]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[28]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[29]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[30]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[31]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[32]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[5]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[33]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [30]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[34]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[35]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[36]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[37]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [34]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[38]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[39]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[40]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[41]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [38]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[42]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[6]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[43]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[44]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[45]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [42]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[46]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[47]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[48]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[49]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [46]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[50]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[51]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[52]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[7]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[53]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [50]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[54]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[55]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[56]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[57]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [54]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[58]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[59]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[60]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[61]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [58]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[62]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [59]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[8]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[63]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [60]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[9]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[10]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[11]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3470),
        .D(add_ln47_fu_248_p2[12]),
        .Q(\trunc_ln_reg_347_reg[60]_0 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \written_1_data_reg[0]_i_1 
       (.I0(empty_22_fu_98_reg[0]),
        .O(D[0]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
