Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/top_level is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/top_level.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/top_level.vhd".
WARNING:HDLParsers:3607 - Unit work/top_level/Behavioral is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/top_level.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/top_level.vhd".
WARNING:HDLParsers:3607 - Unit work/ball is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/ball.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/ball.vhd".
WARNING:HDLParsers:3607 - Unit work/ball/Behavioral is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/ball.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/ball.vhd".
WARNING:HDLParsers:3607 - Unit work/clock_divider_2 is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/clock_divider_2.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/clock_divider_2.vhd".
WARNING:HDLParsers:3607 - Unit work/clock_divider_2/Behavioral is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/clock_divider_2.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/clock_divider_2.vhd".
WARNING:HDLParsers:3607 - Unit work/count_gen is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/count_gen.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/count_gen.vhd".
WARNING:HDLParsers:3607 - Unit work/count_gen/Behavioral is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/count_gen.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/count_gen.vhd".
WARNING:HDLParsers:3607 - Unit work/ila is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/ipcore_dir/ila.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/ipcore_dir/ila.vhd".
WARNING:HDLParsers:3607 - Unit work/ila/ila_a is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/ipcore_dir/ila.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/ipcore_dir/ila.vhd".
WARNING:HDLParsers:3607 - Unit work/paddle is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/paddle.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/paddle.vhd".
WARNING:HDLParsers:3607 - Unit work/paddle/Behavioral is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/paddle.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/paddle.vhd".
WARNING:HDLParsers:3607 - Unit work/sync_gen is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/sync_gen.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/sync_gen.vhd".
WARNING:HDLParsers:3607 - Unit work/sync_gen/Behavioral is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/sync_gen.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/sync_gen.vhd".
WARNING:HDLParsers:3607 - Unit work/VGA is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/VGA.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/VGA.vhd".
WARNING:HDLParsers:3607 - Unit work/VGA/Behavioral is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/VGA.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/VGA.vhd".
WARNING:HDLParsers:3607 - Unit work/constants is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/constants.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/constants.vhd".
WARNING:HDLParsers:3607 - Unit work/constants is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/constants.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/constants.vhd".
WARNING:HDLParsers:3607 - Unit work/icon is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/ipcore_dir/icon.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/ipcore_dir/icon.vhd".
WARNING:HDLParsers:3607 - Unit work/icon/icon_a is now defined in a different file.  It was defined in "/home/student1/npirathe/Desktop/coe758_pong_final.2/ipcore_dir/icon.vhd", and is now defined in "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/ipcore_dir/icon.vhd".
Compiling vhdl file "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/constants.vhd" in Library work.
Package <constants> compiled.
Package body <constants> compiled.
Compiling vhdl file "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/clock_divider_2.vhd" in Library work.
Entity <clock_divider_2> compiled.
Entity <clock_divider_2> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/count_gen.vhd" in Library work.
Entity <count_gen> compiled.
Entity <count_gen> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/sync_gen.vhd" in Library work.
Entity <sync_gen> compiled.
Entity <sync_gen> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/paddle.vhd" in Library work.
Entity <paddle> compiled.
Entity <paddle> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/ball.vhd" in Library work.
Entity <ball> compiled.
Entity <ball> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/VGA.vhd" in Library work.
Entity <vga> compiled.
Entity <vga> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/ipcore_dir/icon.vhd" in Library work.
Entity <icon> compiled.
Entity <icon> (Architecture <icon_a>) compiled.
Compiling vhdl file "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/ipcore_dir/ila.vhd" in Library work.
Entity <ila> compiled.
Entity <ila> (Architecture <ila_a>) compiled.
Compiling vhdl file "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/top_level.vhd" in Library work.
Entity <top_level> compiled.
Entity <top_level> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_level> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_divider_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <count_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sync_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <paddle> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ball> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_level> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/top_level.vhd" line 195: Instantiating black box module <icon>.
WARNING:Xst:2211 - "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/top_level.vhd" line 199: Instantiating black box module <ila>.
Entity <top_level> analyzed. Unit <top_level> generated.

Analyzing Entity <clock_divider_2> in library <work> (Architecture <behavioral>).
Entity <clock_divider_2> analyzed. Unit <clock_divider_2> generated.

Analyzing Entity <count_gen> in library <work> (Architecture <behavioral>).
Entity <count_gen> analyzed. Unit <count_gen> generated.

Analyzing Entity <sync_gen> in library <work> (Architecture <behavioral>).
Entity <sync_gen> analyzed. Unit <sync_gen> generated.

Analyzing Entity <paddle> in library <work> (Architecture <behavioral>).
Entity <paddle> analyzed. Unit <paddle> generated.

Analyzing Entity <ball> in library <work> (Architecture <behavioral>).
Entity <ball> analyzed. Unit <ball> generated.

Analyzing Entity <VGA> in library <work> (Architecture <behavioral>).
Entity <VGA> analyzed. Unit <VGA> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_divider_2>.
    Related source file is "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/clock_divider_2.vhd".
    Found 1-bit register for signal <clk_25_s>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_divider_2> synthesized.


Synthesizing Unit <count_gen>.
    Related source file is "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/count_gen.vhd".
    Found 10-bit up counter for signal <h_count_s>.
    Found 1-bit register for signal <new_frame_s>.
    Found 10-bit comparator less for signal <new_frame_s$cmp_lt0000> created at line 28.
    Found 10-bit comparator less for signal <new_frame_s$cmp_lt0001> created at line 30.
    Found 10-bit up counter for signal <v_count_s>.
    Found 10-bit comparator greatequal for signal <v_count_s$cmp_ge0000> created at line 28.
    Found 10-bit comparator greatequal for signal <v_count_s$cmp_ge0001> created at line 30.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <count_gen> synthesized.


Synthesizing Unit <sync_gen>.
    Related source file is "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/sync_gen.vhd".
    Found 1-bit register for signal <h_sync_s>.
    Found 10-bit comparator greater for signal <h_sync_s$cmp_gt0000> created at line 28.
    Found 10-bit comparator less for signal <h_sync_s$cmp_lt0000> created at line 28.
    Found 1-bit register for signal <v_sync_s>.
    Found 10-bit comparator greater for signal <v_sync_s$cmp_gt0000> created at line 39.
    Found 10-bit comparator less for signal <v_sync_s$cmp_lt0000> created at line 39.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <sync_gen> synthesized.


Synthesizing Unit <paddle>.
    Related source file is "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/paddle.vhd".
    Found 1-bit register for signal <right_paddle>.
    Found 1-bit register for signal <left_paddle>.
    Found 9-bit subtractor for signal <$sub0000> created at line 91.
    Found 9-bit subtractor for signal <$sub0001> created at line 93.
    Found 1-bit register for signal <left_down_s>.
    Found 9-bit updown accumulator for signal <left_pos_s>.
    Found 9-bit comparator greatequal for signal <left_pos_s$cmp_ge0000> created at line 56.
    Found 9-bit comparator lessequal for signal <left_pos_s$cmp_le0000> created at line 50.
    Found 1-bit register for signal <left_up_s>.
    Found 1-bit register for signal <right_down_s>.
    Found 10-bit comparator greatequal for signal <right_paddle$cmp_ge0000> created at line 91.
    Found 10-bit comparator greatequal for signal <right_paddle$cmp_ge0001> created at line 91.
    Found 10-bit comparator greatequal for signal <right_paddle$cmp_ge0002> created at line 93.
    Found 10-bit comparator greatequal for signal <right_paddle$cmp_ge0003> created at line 93.
    Found 10-bit comparator lessequal for signal <right_paddle$cmp_le0000> created at line 91.
    Found 10-bit comparator lessequal for signal <right_paddle$cmp_le0001> created at line 91.
    Found 10-bit comparator lessequal for signal <right_paddle$cmp_le0002> created at line 93.
    Found 10-bit comparator lessequal for signal <right_paddle$cmp_le0003> created at line 93.
    Found 9-bit updown accumulator for signal <right_pos_s>.
    Found 9-bit comparator greatequal for signal <right_pos_s$cmp_ge0000> created at line 78.
    Found 9-bit comparator lessequal for signal <right_pos_s$cmp_le0000> created at line 72.
    Found 1-bit register for signal <right_up_s>.
    Found 9-bit adder for signal <sub0000$addsub0000> created at line 91.
    Found 9-bit adder for signal <sub0001$addsub0000> created at line 93.
    Summary:
	inferred   2 Accumulator(s).
	inferred   6 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <paddle> synthesized.


Synthesizing Unit <ball>.
    Related source file is "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/ball.vhd".
    Found 1-bit register for signal <ball>.
    Found 9-bit subtractor for signal <$sub0000> created at line 91.
    Found 10-bit adder for signal <ball$add0000> created at line 91.
    Found 10-bit subtractor for signal <ball$addsub0000> created at line 91.
    Found 10-bit comparator greatequal for signal <ball$cmp_ge0000> created at line 91.
    Found 10-bit comparator greatequal for signal <ball$cmp_ge0001> created at line 91.
    Found 10-bit comparator lessequal for signal <ball$cmp_le0000> created at line 91.
    Found 10-bit comparator lessequal for signal <ball$cmp_le0001> created at line 91.
    Found 10-bit register for signal <h_ball>.
    Found 10-bit comparator greatequal for signal <h_ball$cmp_ge0000> created at line 54.
    Found 10-bit comparator greatequal for signal <h_ball$cmp_ge0001> created at line 57.
    Found 9-bit comparator greater for signal <h_ball$cmp_gt0000> created at line 57.
    Found 10-bit comparator lessequal for signal <h_ball$cmp_le0000> created at line 36.
    Found 10-bit comparator lessequal for signal <h_ball$cmp_le0001> created at line 39.
    Found 9-bit comparator less for signal <h_ball$cmp_lt0000> created at line 57.
    Found 10-bit addsub for signal <h_ball$share0000>.
    Found 1-bit register for signal <h_ball_mov>.
    Found 10-bit comparator greater for signal <h_ball_mov$cmp_gt0000> created at line 36.
    Found 9-bit comparator greater for signal <h_ball_mov$cmp_gt0001> created at line 36.
    Found 9-bit comparator greater for signal <h_ball_mov$cmp_gt0002> created at line 54.
    Found 9-bit comparator less for signal <h_ball_mov$cmp_lt0000> created at line 36.
    Found 10-bit comparator less for signal <h_ball_mov$cmp_lt0001> created at line 54.
    Found 9-bit comparator less for signal <h_ball_mov$cmp_lt0002> created at line 54.
    Found 9-bit adder for signal <sub0000$add0000> created at line 91.
    Found 9-bit updown accumulator for signal <v_ball>.
    Found 1-bit register for signal <v_ball_mov>.
    Found 9-bit adder for signal <v_ball_mov$add0000> created at line 36.
    Found 9-bit adder for signal <v_ball_mov$add0001> created at line 54.
    Found 9-bit comparator greatequal for signal <v_ball_mov$cmp_ge0000> created at line 36.
    Found 9-bit comparator greatequal for signal <v_ball_mov$cmp_ge0001> created at line 39.
    Found 9-bit comparator greatequal for signal <v_ball_mov$cmp_ge0002> created at line 54.
    Found 9-bit comparator greatequal for signal <v_ball_mov$cmp_ge0003> created at line 79.
    Found 10-bit comparator greater for signal <v_ball_mov$cmp_gt0000> created at line 39.
    Found 9-bit comparator greater for signal <v_ball_mov$cmp_gt0001> created at line 74.
    Found 9-bit comparator lessequal for signal <v_ball_mov$cmp_le0000> created at line 36.
    Found 9-bit comparator lessequal for signal <v_ball_mov$cmp_le0001> created at line 39.
    Found 9-bit comparator lessequal for signal <v_ball_mov$cmp_le0002> created at line 54.
    Found 9-bit comparator lessequal for signal <v_ball_mov$cmp_le0003> created at line 74.
    Found 10-bit comparator less for signal <v_ball_mov$cmp_lt0000> created at line 57.
    Found 9-bit comparator less for signal <v_ball_mov$cmp_lt0001> created at line 79.
    Summary:
	inferred   1 Accumulator(s).
	inferred  13 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  28 Comparator(s).
Unit <ball> synthesized.


Synthesizing Unit <VGA>.
    Related source file is "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/VGA.vhd".
    Found 8-bit register for signal <Bout_s>.
    Found 8-bit register for signal <Gout_s>.
    Found 10-bit comparator greatequal for signal <Gout_s$cmp_ge0000> created at line 64.
    Found 10-bit comparator greater for signal <Gout_s$cmp_gt0000> created at line 32.
    Found 10-bit comparator greater for signal <Gout_s$cmp_gt0001> created at line 64.
    Found 10-bit comparator greater for signal <Gout_s$cmp_gt0002> created at line 64.
    Found 10-bit comparator greater for signal <Gout_s$cmp_gt0003> created at line 64.
    Found 10-bit comparator greater for signal <Gout_s$cmp_gt0004> created at line 64.
    Found 10-bit comparator lessequal for signal <Gout_s$cmp_le0000> created at line 64.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0000> created at line 32.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0001> created at line 64.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0002> created at line 64.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0003> created at line 64.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0004> created at line 64.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0005> created at line 74.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0006> created at line 74.
    Found 8-bit register for signal <Rout_s>.
    Found 10-bit comparator greater for signal <Rout_s$cmp_gt0000> created at line 50.
    Found 10-bit comparator greater for signal <Rout_s$cmp_gt0001> created at line 50.
    Found 10-bit comparator greater for signal <Rout_s$cmp_gt0002> created at line 50.
    Found 10-bit comparator greater for signal <Rout_s$cmp_gt0003> created at line 56.
    Found 10-bit comparator greater for signal <Rout_s$cmp_gt0004> created at line 56.
    Found 10-bit comparator less for signal <Rout_s$cmp_lt0000> created at line 50.
    Found 10-bit comparator less for signal <Rout_s$cmp_lt0001> created at line 50.
    Found 10-bit comparator less for signal <Rout_s$cmp_lt0002> created at line 50.
    Found 10-bit comparator less for signal <Rout_s$cmp_lt0003> created at line 56.
    Found 10-bit comparator less for signal <Rout_s$cmp_lt0004> created at line 56.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred  24 Comparator(s).
Unit <VGA> synthesized.


Synthesizing Unit <top_level>.
    Related source file is "/home/student1/s96gill/Desktop/COE758/COE758Project_JS_SSG/top_level.vhd".
WARNING:Xst:653 - Signal <trig0<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ila_data<6:4>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
Unit <top_level> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 9-bit adder                                           : 5
 9-bit subtractor                                      : 3
# Counters                                             : 2
 10-bit up counter                                     : 2
# Accumulators                                         : 3
 9-bit updown accumulator                              : 3
# Registers                                            : 17
 1-bit register                                        : 13
 10-bit register                                       : 1
 8-bit register                                        : 3
# Comparators                                          : 72
 10-bit comparator greatequal                          : 11
 10-bit comparator greater                             : 14
 10-bit comparator less                                : 18
 10-bit comparator lessequal                           : 9
 9-bit comparator greatequal                           : 6
 9-bit comparator greater                              : 4
 9-bit comparator less                                 : 4
 9-bit comparator lessequal                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/icon.ngc>.
Reading core <ipcore_dir/ila.ngc>.
Loading core <icon> for timing and area information for instance <Inst_icon>.
Loading core <ila> for timing and area information for instance <Inst_ila>.

Synthesizing (advanced) Unit <paddle>.
The following registers are absorbed into accumulator <left_pos_s_ren>: 1 register on signal <left_up_s>.
The following registers are absorbed into accumulator <right_pos_s_ren>: 1 register on signal <right_up_s>.
Unit <paddle> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 9-bit adder                                           : 5
 9-bit subtractor                                      : 3
# Counters                                             : 2
 10-bit up counter                                     : 2
# Accumulators                                         : 3
 9-bit updown accumulator                              : 3
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 72
 10-bit comparator greatequal                          : 11
 10-bit comparator greater                             : 14
 10-bit comparator less                                : 18
 10-bit comparator lessequal                           : 9
 9-bit comparator greatequal                           : 6
 9-bit comparator greater                              : 4
 9-bit comparator less                                 : 4
 9-bit comparator lessequal                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Gout_s_0> in Unit <VGA> is equivalent to the following 7 FFs/Latches, which will be removed : <Gout_s_1> <Gout_s_2> <Gout_s_3> <Gout_s_4> <Gout_s_5> <Gout_s_6> <Gout_s_7> 
INFO:Xst:2261 - The FF/Latch <Rout_s_0> in Unit <VGA> is equivalent to the following 7 FFs/Latches, which will be removed : <Rout_s_1> <Rout_s_2> <Rout_s_3> <Rout_s_4> <Rout_s_5> <Rout_s_6> <Rout_s_7> 
INFO:Xst:2261 - The FF/Latch <Bout_s_0> in Unit <VGA> is equivalent to the following 7 FFs/Latches, which will be removed : <Bout_s_1> <Bout_s_2> <Bout_s_3> <Bout_s_4> <Bout_s_5> <Bout_s_6> <Bout_s_7> 
INFO:Xst:2261 - The FF/Latch <left_up_s> in Unit <paddle> is equivalent to the following FF/Latch, which will be removed : <name> 
INFO:Xst:2261 - The FF/Latch <right_up_s> in Unit <paddle> is equivalent to the following FF/Latch, which will be removed : <name1> 

Optimizing unit <top_level> ...

Optimizing unit <sync_gen> ...

Optimizing unit <paddle> ...

Optimizing unit <ball> ...

Optimizing unit <VGA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_level.ngr
Top Level Output File Name         : top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 1136
#      GND                         : 3
#      INV                         : 33
#      LUT1                        : 81
#      LUT2                        : 193
#      LUT2_D                      : 6
#      LUT2_L                      : 4
#      LUT3                        : 72
#      LUT3_D                      : 7
#      LUT3_L                      : 4
#      LUT4                        : 234
#      LUT4_D                      : 10
#      LUT4_L                      : 15
#      MUXCY                       : 217
#      MUXCY_L                     : 54
#      MUXF5                       : 39
#      MUXF6                       : 9
#      VCC                         : 3
#      XORCY                       : 152
# FlipFlops/Latches                : 322
#      FD                          : 36
#      FDC                         : 1
#      FDCE                        : 24
#      FDE                         : 73
#      FDP                         : 34
#      FDPE                        : 4
#      FDR                         : 57
#      FDRE                        : 74
#      FDRS                        : 5
#      FDS                         : 12
#      FDSE                        : 1
#      LDC                         : 1
# RAMS                             : 2
#      RAMB16_S1_S36               : 2
# Shift Registers                  : 85
#      SRL16                       : 32
#      SRL16E                      : 1
#      SRLC16E                     : 52
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      OBUF                        : 27
# Others                           : 1
#      BSCAN_SPARTAN3              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      471  out of   4656    10%  
 Number of Slice Flip Flops:            322  out of   9312     3%  
 Number of 4 input LUTs:                744  out of   9312     7%  
    Number used as logic:               659
    Number used as Shift registers:      85
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+------------------------------------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)                                | Load  |
--------------------------------------------------------------------------------+------------------------------------------------------+-------+
Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1                                      | BUFG                                                 | 133   |
Inst_icon/U0/iUPDATE_OUT                                                        | NONE(Inst_icon/U0/U_ICON/U_iDATA_CMD)                | 1     |
clk_50                                                                          | BUFGP                                                | 204   |
Inst_icon/CONTROL0<13>(Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
Inst_clock_divider_2/clk_25_s1                                                  | BUFG                                                 | 72    |
--------------------------------------------------------------------------------+------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                               | Buffer(FF name)                                                                                                       | Load  |
-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
Inst_ila/N0(Inst_ila/XST_GND:G)                                                                              | NONE(Inst_ila/U0/I_DQ.G_DW[0].U_DQ)                                                                                   | 34    |
Inst_icon/U0/U_ICON/U_CMD/iSEL_n(Inst_icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                        | NONE(Inst_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                           | 10    |
Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                              | 4     |
Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                             | 4     |
Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                 | 4     |
Inst_icon/CONTROL0<20>(Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                             | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 2     |
Inst_ila/U0/I_YES_D.U_ILA/iARM(Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                   | 2     |
Inst_icon/CONTROL0<13>(Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                             | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                   | 1     |
Inst_icon/U0/U_ICON/iSEL_n(Inst_icon/U0/U_ICON/U_iSEL_n:O)                                                   | NONE(Inst_icon/U0/U_ICON/U_iDATA_CMD)                                                                                 | 1     |
Inst_ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                       | 1     |
Inst_ila/U0/I_YES_D.U_ILA/iRESET<1>(Inst_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                | 1     |
-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.202ns (Maximum Frequency: 89.268MHz)
   Minimum input arrival time before clock: 10.256ns
   Maximum output required time after clock: 4.562ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Clock period: 11.202ns (frequency: 89.268MHz)
  Total number of paths / destination ports: 3320 / 280
-------------------------------------------------------------------------
Delay:               11.202ns (Levels of Logic = 17)
  Source:            Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Source Clock:      Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising
  Destination Clock: Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.514   1.074  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.612   1.103  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O           78   0.612   1.115  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE (CONTROL0<9>)
     end scope: 'Inst_icon'
     begin scope: 'Inst_ila'
     LUT4:I2->O            1   0.612   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.404   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>)
     MUXCY:CI->O           3   0.399   0.603  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>)
     LUT3:I0->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G (N41)
     MUXF5:I1->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5 (U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5)
     LUT3_L:I2->LO         1   0.612   0.103  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0 (N38)
     LUT4:I3->O            1   0.612   0.360  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39)
     LUT4:I3->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     11.202ns (6.456ns logic, 4.746ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_icon/U0/iUPDATE_OUT'
  Clock period: 2.202ns (frequency: 454.060MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.202ns (Levels of Logic = 1)
  Source:            Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      Inst_icon/U0/iUPDATE_OUT rising
  Destination Clock: Inst_icon/U0/iUPDATE_OUT rising

  Data Path: Inst_icon/U0/U_ICON/U_iDATA_CMD to Inst_icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.612   0.357  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.268          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.202ns (1.394ns logic, 0.808ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 4.068ns (frequency: 245.797MHz)
  Total number of paths / destination ports: 477 / 310
-------------------------------------------------------------------------
Delay:               4.068ns (Levels of Logic = 2)
  Source:            Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (FF)
  Destination:       Inst_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Source Clock:      clk_50 rising
  Destination Clock: clk_50 rising

  Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD to Inst_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (U0/I_YES_D.U_ILA/U_RST/HALT_pulse)
     LUT3:I0->O            1   0.612   0.360  U0/I_YES_D.U_ILA/U_RST/U_PRST1 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET1)
     LUT4:I3->O            8   0.612   0.643  U0/I_YES_D.U_ILA/U_RST/U_PRST0 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET0)
     FDS:S                     0.795          U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
    ----------------------------------------
    Total                      4.068ns (2.533ns logic, 1.535ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clock_divider_2/clk_25_s1'
  Clock period: 10.281ns (frequency: 97.268MHz)
  Total number of paths / destination ports: 9476 / 143
-------------------------------------------------------------------------
Delay:               10.281ns (Levels of Logic = 10)
  Source:            Inst_ball/v_ball_5 (FF)
  Destination:       Inst_ball/h_ball_9 (FF)
  Source Clock:      Inst_clock_divider_2/clk_25_s1 rising
  Destination Clock: Inst_clock_divider_2/clk_25_s1 rising

  Data Path: Inst_ball/v_ball_5 to Inst_ball/h_ball_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.514   1.002  Inst_ball/v_ball_5 (Inst_ball/v_ball_5)
     LUT2:I0->O            3   0.612   0.481  Inst_ball/v_ball_mov_mux0000221 (Inst_ball/N32)
     LUT4:I2->O            5   0.612   0.568  Inst_ball/v_ball_mov_mux0000211 (Inst_ball/N21)
     LUT4:I2->O            2   0.612   0.449  Inst_ball/Madd_sub0000_add0000_xor<7>12 (Inst_ball/sub0000_add0000<7>)
     LUT2:I1->O            1   0.612   0.000  Inst_ball/Mcompar_v_ball_mov_cmp_ge0000_lut<7> (Inst_ball/Mcompar_v_ball_mov_cmp_ge0000_lut<7>)
     MUXCY:S->O            1   0.404   0.000  Inst_ball/Mcompar_v_ball_mov_cmp_ge0000_cy<7> (Inst_ball/Mcompar_v_ball_mov_cmp_ge0000_cy<7>)
     MUXCY:CI->O           3   0.399   0.454  Inst_ball/Mcompar_v_ball_mov_cmp_ge0000_cy<8> (Inst_ball/v_ball_mov_cmp_ge0000)
     LUT4:I3->O            1   0.612   0.360  Inst_ball/h_ball_mov_not000112 (Inst_ball/N311)
     LUT4:I3->O            1   0.612   0.000  Inst_ball/h_ball_mux0005<0>1140_F (N31)
     MUXF5:I0->O          10   0.278   0.819  Inst_ball/h_ball_mux0005<0>1140 (Inst_ball/N2)
     LUT2:I1->O            1   0.612   0.000  Inst_ball/h_ball_mux0005<9>1 (Inst_ball/h_ball_mux0005<9>)
     FDE:D                     0.268          Inst_ball/h_ball_9
    ----------------------------------------
    Total                     10.281ns (6.147ns logic, 4.133ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 272 / 152
-------------------------------------------------------------------------
Offset:              10.256ns (Levels of Logic = 17)
  Source:            Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT (PAD)
  Destination:       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Destination Clock: Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    3   0.000   0.520  U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.612   1.225  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           78   0.612   1.115  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE (CONTROL0<9>)
     end scope: 'Inst_icon'
     begin scope: 'Inst_ila'
     LUT4:I2->O            1   0.612   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.404   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>)
     MUXCY:CI->O           3   0.399   0.603  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>)
     LUT3:I0->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G (N41)
     MUXF5:I1->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5 (U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5)
     LUT3_L:I2->LO         1   0.612   0.103  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0 (N38)
     LUT4:I3->O            1   0.612   0.360  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39)
     LUT4:I3->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     10.256ns (5.942ns logic, 4.314ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_clock_divider_2/clk_25_s1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            right_down (PAD)
  Destination:       Inst_paddle/right_down_s (FF)
  Destination Clock: Inst_clock_divider_2/clk_25_s1 rising

  Data Path: right_down to Inst_paddle/right_down_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  right_down_IBUF (right_down_IBUF)
     FD:D                      0.268          Inst_paddle/right_down_s
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_clock_divider_2/clk_25_s1'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              4.562ns (Levels of Logic = 1)
  Source:            Inst_VGA/Bout_s_0 (FF)
  Destination:       Bout<7> (PAD)
  Source Clock:      Inst_clock_divider_2/clk_25_s1 rising

  Data Path: Inst_VGA/Bout_s_0 to Bout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            16   0.514   0.879  Inst_VGA/Bout_s_0 (Inst_VGA/Bout_s_0)
     OBUF:I->O                 3.169          Bout_7_OBUF (Bout<7>)
    ----------------------------------------
    Total                      4.562ns (3.683ns logic, 0.879ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 1)
  Source:            Inst_clock_divider_2/clk_25_s (FF)
  Destination:       clk_25 (PAD)
  Source Clock:      clk_50 rising

  Data Path: Inst_clock_divider_2/clk_25_s to clk_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.514   0.499  Inst_clock_divider_2/clk_25_s (Inst_clock_divider_2/clk_25_s1)
     OBUF:I->O                 3.169          clk_25_OBUF (clk_25)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.514ns (Levels of Logic = 0)
  Source:            Inst_icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1 (PAD)
  Source Clock:      Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: Inst_icon/U0/U_ICON/U_TDO_reg to Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.514   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN3:TDO1        0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS
    ----------------------------------------
    Total                      0.514ns (0.514ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 8.39 secs
 
--> 


Total memory usage is 671716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    7 (   0 filtered)

