parameter RESET_VALUE =0;parameter WIDTH =8 ;
module i_can_register_asyn_syn(
input             rst_sync,
input             rst,
input [WIDTH-1:0] data_out,
input             clk,
input [WIDTH-1:0] data_in,
input             we
);

assert property(@(posedge clk)  (we == 1) |-> (data_out == data_in));
assert property(@(posedge clk)  (we == 0) |-> (data_out == data_out));

endmodule