VERILOG bram_block_0_elaborate_v1_00_a D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\elaborate\bram_block_0_elaborate_v1_00_a/hdl/verilog/bram_block_0_elaborate.v
verilog work ../hdl/system_bram_block_0_wrapper.v
