set_min_delay 10 -from clk* -fall_through xor1 -rise_to clk* -fall_to port1 -ignore_clock_latency -reset_path
