{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645989533142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645989533151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 27 14:18:53 2022 " "Processing started: Sun Feb 27 14:18:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645989533151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989533151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989533151 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989533394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645989533955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645989533955 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator traffic_light.vhd(84) " "VHDL syntax error at traffic_light.vhd(84) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546967 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator traffic_light.vhd(85) " "VHDL syntax error at traffic_light.vhd(85) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 85 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546968 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" traffic_light.vhd(92) " "VHDL syntax error at traffic_light.vhd(92) near text \"if\";  expecting \"case\"" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546968 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator traffic_light.vhd(94) " "VHDL syntax error at traffic_light.vhd(94) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546968 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" traffic_light.vhd(101) " "VHDL syntax error at traffic_light.vhd(101) near text \"if\";  expecting \"case\"" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546968 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator traffic_light.vhd(103) " "VHDL syntax error at traffic_light.vhd(103) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 103 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546968 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" traffic_light.vhd(110) " "VHDL syntax error at traffic_light.vhd(110) near text \"if\";  expecting \"case\"" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 110 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546968 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator traffic_light.vhd(112) " "VHDL syntax error at traffic_light.vhd(112) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546968 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" traffic_light.vhd(119) " "VHDL syntax error at traffic_light.vhd(119) near text \"if\";  expecting \"case\"" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 119 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546968 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator traffic_light.vhd(121) " "VHDL syntax error at traffic_light.vhd(121) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546969 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" traffic_light.vhd(128) " "VHDL syntax error at traffic_light.vhd(128) near text \"if\";  expecting \"case\"" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 128 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546969 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator traffic_light.vhd(130) " "VHDL syntax error at traffic_light.vhd(130) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 130 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546969 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" traffic_light.vhd(137) " "VHDL syntax error at traffic_light.vhd(137) near text \"if\";  expecting \"case\"" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 137 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546969 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator traffic_light.vhd(139) " "VHDL syntax error at traffic_light.vhd(139) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 139 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546969 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" traffic_light.vhd(146) " "VHDL syntax error at traffic_light.vhd(146) near text \"if\";  expecting \"case\"" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546969 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator traffic_light.vhd(148) " "VHDL syntax error at traffic_light.vhd(148) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 148 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546969 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" traffic_light.vhd(155) " "VHDL syntax error at traffic_light.vhd(155) near text \"if\";  expecting \"case\"" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 155 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.vhd 0 0 " "Found 0 design units, including 0 entities, in source file traffic_light.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989546970 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645989547128 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 27 14:19:07 2022 " "Processing ended: Sun Feb 27 14:19:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645989547128 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645989547128 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645989547128 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645989547128 ""}
