Jan 07 16:26:59.737 VTTY: Console port: waiting connection on tcp port 5001 for protocol IPv4 (FD 10)
Jan 07 16:26:59.741 slot0: C/H/S settings = 0/4/32
Jan 07 16:26:59.741 slot1: C/H/S settings = 0/4/32
Jan 07 16:26:59.979 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x60a68e70,JIT on)
Jan 07 16:26:59.979 CPU0: CPU_STATE: Starting CPU (old state=2)...
Jan 07 16:27:00.140 ROM: Microcode has started.
Jan 07 16:27:00.149 ROM: trying to read bootvar 'WARM_REBOOT'
Jan 07 16:27:00.282 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Jan 07 16:27:00.282 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Jan 07 16:27:00.470 ROM: trying to read bootvar 'RANDOM_NUM'
Jan 07 16:27:00.482 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Jan 07 16:27:00.482 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Jan 07 16:27:00.482 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Jan 07 16:27:00.482 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Jan 07 16:27:00.482 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Jan 07 16:27:00.483 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Jan 07 16:27:00.483 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Jan 07 16:27:00.483 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Jan 07 16:27:00.483 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Jan 07 16:27:00.485 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Jan 07 16:27:00.485 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Jan 07 16:27:00.927 ROM: trying to read bootvar 'BOOT'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'CONFIG_FILE'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'BOOTLDR'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'RSHELF'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'DSHELF'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'DSHELFINFO'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'RESET_COUNTER'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'CHRG_ID'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'SLOTCACHE'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'OVERTEMP'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'DIAG'
Jan 07 16:27:00.928 ROM: trying to read bootvar 'WARM_REBOOT'
Jan 07 16:27:01.003 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Jan 07 16:27:01.003 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Jan 07 16:27:01.003 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Jan 07 16:27:01.003 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Jan 07 16:27:01.003 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Jan 07 16:27:01.003 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Jan 07 16:27:01.003 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Jan 07 16:27:01.003 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Jan 07 16:27:01.003 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Jan 07 16:27:01.040 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Jan 07 16:27:01.076 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Jan 07 16:27:01.113 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Jan 07 16:27:01.149 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Jan 07 16:27:01.186 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Jan 07 16:27:01.224 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Jan 07 16:27:01.224 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Jan 07 16:27:01.224 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Jan 07 16:27:01.224 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Jan 07 16:27:01.224 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Jan 07 16:27:01.224 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Jan 07 16:27:01.224 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Jan 07 16:27:01.224 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Jan 07 16:27:01.474 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Jan 07 16:27:01.474 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Jan 07 16:27:01.475 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Jan 07 16:27:01.475 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Jan 07 16:27:01.475 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x14
Jan 07 16:27:01.475 NM-1FE-TX(1): registers are mapped at 0x4d000000
Jan 07 16:27:01.475 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x14
Jan 07 16:27:01.475 NM-1FE-TX(1): registers are mapped at 0x4d000000
Jan 07 16:27:01.475 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x04
Jan 07 16:27:01.475 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x04
Jan 07 16:27:01.475 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Jan 07 16:27:01.475 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Jan 07 16:27:01.475 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Jan 07 16:27:01.475 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Jan 07 16:27:01.475 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Jan 07 16:27:01.475 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Jan 07 16:27:01.479 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Jan 07 16:27:01.479 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Jan 07 16:27:01.479 NM-1FE-TX(1): CSR0 = 0x0101
Jan 07 16:27:01.480 CPU0: PCI: read request for device 'NM-4T(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Jan 07 16:27:01.480 CPU0: PCI: read request for device 'NM-4T(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Jan 07 16:27:01.480 CPU0: PCI: read request for device 'NM-4T(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Jan 07 16:27:01.480 CPU0: PCI: read request for device 'NM-4T(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x4d800000) for device 'NM-4T(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x10
Jan 07 16:27:01.480 NM-4T(2): registers are mapped at 0x4d800000
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x4d800000) for device 'NM-4T(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x10
Jan 07 16:27:01.480 NM-4T(2): registers are mapped at 0x4d800000
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x4d802000) for device 'NM-4T(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x14
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x4d802000) for device 'NM-4T(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x14
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x40
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x40
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x04
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x04
Jan 07 16:27:01.480 CPU0: PCI: read request for device 'NM-4T(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x08
Jan 07 16:27:01.480 CPU0: PCI: read request for device 'NM-4T(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x08
Jan 07 16:27:01.480 NM-4T(2): channel 0: unknown value for CRC ctrl reg 0x0600
Jan 07 16:27:01.480 NM-4T(2): channel 0: CRC size set to 0x0002
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Jan 07 16:27:01.480 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Jan 07 16:27:01.480 NM-4T(2): channel 0: unknown value for CRC ctrl reg 0x0000
Jan 07 16:27:01.480 NM-4T(2): channel 0: CRC size set to 0x0002
Jan 07 16:27:01.482 NM-4T(2): channel 0 disabled
Jan 07 16:27:01.483 NM-4T(2): channel 0: CRC size set to 0x0002
Jan 07 16:27:01.483 NM-4T(2): channel 0: clock rate set to 2016000
Jan 07 16:27:01.483 NM-4T(2): channel 0 enabled
Jan 07 16:27:01.483 NM-4T(2): unknown command 0x3000c
Jan 07 16:27:01.483 NM-4T(2): channel 0 enabled
Jan 07 16:27:01.483 NM-4T(2): channel 1 disabled
Jan 07 16:27:01.483 NM-4T(2): channel 1: CRC size set to 0x0002
Jan 07 16:27:01.483 NM-4T(2): channel 1: clock rate set to 2016000
Jan 07 16:27:01.484 NM-4T(2): channel 1 enabled
Jan 07 16:27:01.484 NM-4T(2): unknown command 0x3000c
Jan 07 16:27:01.484 NM-4T(2): channel 1 enabled
Jan 07 16:27:01.484 NM-4T(2): channel 2 disabled
Jan 07 16:27:01.484 NM-4T(2): channel 2: CRC size set to 0x0002
Jan 07 16:27:01.484 NM-4T(2): channel 2: clock rate set to 2016000
Jan 07 16:27:01.484 NM-4T(2): channel 2 enabled
Jan 07 16:27:01.484 NM-4T(2): unknown command 0x3000c
Jan 07 16:27:01.484 NM-4T(2): channel 2 enabled
Jan 07 16:27:01.485 NM-4T(2): channel 3 disabled
Jan 07 16:27:01.485 NM-4T(2): channel 3: CRC size set to 0x0002
Jan 07 16:27:01.485 NM-4T(2): channel 3: clock rate set to 2016000
Jan 07 16:27:01.485 NM-4T(2): channel 3 enabled
Jan 07 16:27:01.485 NM-4T(2): unknown command 0x3000c
Jan 07 16:27:01.485 NM-4T(2): channel 3 enabled
Jan 07 16:27:01.495 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Jan 07 16:27:01.498 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Jan 07 16:27:01.498 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Jan 07 16:27:01.498 NM-1FE-TX(1): CSR0 = 0x0101
Jan 07 16:27:01.524 CPU0: JIT: partial JIT flush (count=848)
Jan 07 16:27:01.593 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Jan 07 16:27:01.593 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Jan 07 16:27:01.593 NM-1FE-TX(1): CSR0 = 0x0101
Jan 07 16:27:01.842 CPU0: JIT: flushing data structures (compiled pages=1002)
Jan 07 16:27:02.182 CPU0: JIT: partial JIT flush (count=813)
Jan 07 16:27:02.414 ROM: trying to read bootvar 'PMDEBUG'
Jan 07 16:27:02.420 ROM: trying to read bootvar 'MONDEBUG'
Jan 07 16:27:02.675 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Jan 07 16:27:02.675 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Jan 07 16:27:02.685 CPU0: JIT: flushing data structures (compiled pages=1033)
Jan 07 16:27:02.901 NM-4T(2): channel 0 disabled
Jan 07 16:27:02.902 NM-4T(2): channel 1 disabled
Jan 07 16:27:02.902 NM-4T(2): channel 2 disabled
Jan 07 16:27:02.903 NM-4T(2): channel 3 disabled
Jan 07 16:27:02.909 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Jan 07 16:27:02.909 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Jan 07 16:27:02.911 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Jan 07 16:27:03.117 CPU0: JIT: partial JIT flush (count=840)
Jan 07 16:27:03.147 ROM: trying to set bootvar 'BSI=0'
Jan 07 16:27:03.147 ROM: trying to read bootvar 'RET_2_RCALTS'
Jan 07 16:27:03.147 ROM: trying to set bootvar 'RET_2_RCALTS='
Jan 07 16:27:03.166 ROM: trying to read bootvar 'RANDOM_NUM'
Jan 07 16:29:24.358 VTTY: Console port is now connected (accept_fd=10,conn_fd=17)
Jan 07 16:29:43.658 CPU0: JIT: flushing data structures (compiled pages=1056)
Jan 07 16:29:56.205 ROM: trying to set bootvar 'RANDOM_NUM=937430545'
Jan 07 16:30:21.172 CPU0: JIT: partial JIT flush (count=814)
Jan 07 16:31:00.387 ROM: trying to read bootvar 'WARM_REBOOT'
Jan 07 16:31:00.445 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Jan 07 16:31:00.520 CPU0: JIT: flushing data structures (compiled pages=1091)
Jan 07 16:31:00.937 CPU0: JIT: partial JIT flush (count=840)
Jan 07 16:54:51.308 VTTY: Console port is now connected (accept_fd=10,conn_fd=17)
Jan 07 16:57:09.311 CPU0: JIT: flushing data structures (compiled pages=1387)
Jan 07 16:57:42.838 CPU0: JIT: partial JIT flush (count=817)
Jan 07 16:57:52.120 CPU0: JIT: flushing data structures (compiled pages=1435)
Jan 07 16:58:11.788 ROM: trying to read bootvar 'WARM_REBOOT'
Jan 07 16:58:11.893 CPU0: JIT: partial JIT flush (count=840)
Jan 07 16:58:12.255 CPU0: JIT: flushing data structures (compiled pages=1511)
