INFO: [VRFC 10-2263] Analyzing Verilog file "D:/courses/University courses/Design Automation/Homeworks/HW5/codes/codes.sim/sim_1/synth/timing/sqrt_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-311] analyzing module glbl
