#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Feb 05 16:37:19 2014
# Process ID: 3992
# Log file: U:/private/keypadCtrl/keypadCtrl.runs/synth_1/keypadTest.rds
# Journal file: U:/private/keypadCtrl/keypadCtrl.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source keypadTest.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_verilog {
#   U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/bouncer.v
#   U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/new/keypadController.v
#   U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/new/keyConverter.v
#   U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/slowclock.v
#   U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/SevenSegmentDecoder.v
#   U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/sevenSegCtrl.v
#   U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/bin2bcd.v
#   U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/new/keypadTest.v
# }
# read_xdc U:/private/keypadCtrl/keypadCtrl.srcs/constrs_1/new/keypadTest_const.xdc
# set_property used_in_implementation false [get_files U:/private/keypadCtrl/keypadCtrl.srcs/constrs_1/new/keypadTest_const.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir U:/private/keypadCtrl/keypadCtrl.data/wt [current_project]
# set_property parent.project_dir U:/private/keypadCtrl [current_project]
# synth_design -top keypadTest -part xc7z020clg484-1
Command: synth_design -top keypadTest -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 234.020 ; gain = 86.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'keypadTest' [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/new/keypadTest.v:23]
INFO: [Synth 8-638] synthesizing module 'slowclock' [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/slowclock.v:26]
	Parameter LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slowclock' (1#1) [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/slowclock.v:26]
INFO: [Synth 8-638] synthesizing module 'slowclock__parameterized0' [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/slowclock.v:26]
	Parameter LENGTH bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slowclock__parameterized0' (1#1) [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/slowclock.v:26]
INFO: [Synth 8-638] synthesizing module 'keypadController' [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/new/keypadController.v:23]
INFO: [Synth 8-638] synthesizing module 'debouncer' [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/bouncer.v:33]
	Parameter firstLow bound to: 2'b00 
	Parameter secondLow bound to: 2'b01 
	Parameter firstHigh bound to: 2'b10 
	Parameter secondHigh bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/bouncer.v:53]
INFO: [Synth 8-226] default block is never used [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/bouncer.v:82]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/bouncer.v:33]
INFO: [Synth 8-256] done synthesizing module 'keypadController' (3#1) [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/new/keypadController.v:23]
INFO: [Synth 8-638] synthesizing module 'keyConverter' [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/new/keyConverter.v:23]
INFO: [Synth 8-256] done synthesizing module 'keyConverter' (4#1) [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/new/keyConverter.v:23]
INFO: [Synth 8-638] synthesizing module 'bin2bcd' [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/bin2bcd.v:77]
INFO: [Synth 8-638] synthesizing module 'add3' [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/bin2bcd.v:44]
INFO: [Synth 8-256] done synthesizing module 'add3' (5#1) [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/bin2bcd.v:44]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd' (6#1) [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/bin2bcd.v:77]
INFO: [Synth 8-638] synthesizing module 'SevenSegmenDecoder' [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/SevenSegmentDecoder.v:24]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmenDecoder' (7#1) [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/SevenSegmentDecoder.v:24]
INFO: [Synth 8-638] synthesizing module 'sevenSegCtrl' [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/sevenSegCtrl.v:26]
INFO: [Synth 8-256] done synthesizing module 'sevenSegCtrl' (8#1) [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/imports/verilog/sevenSegCtrl.v:26]
INFO: [Synth 8-256] done synthesizing module 'keypadTest' (9#1) [U:/private/keypadCtrl/keypadCtrl.srcs/sources_1/new/keypadTest.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 267.203 ; gain = 119.641
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [U:/private/keypadCtrl/keypadCtrl.srcs/constrs_1/new/keypadTest_const.xdc]
Finished Parsing XDC File [U:/private/keypadCtrl/keypadCtrl.srcs/constrs_1/new/keypadTest_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/private/keypadCtrl/keypadCtrl.srcs/constrs_1/new/keypadTest_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [U:/private/keypadCtrl/keypadCtrl.runs/synth_1/.Xil/keypadTest_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [U:/private/keypadCtrl/keypadCtrl.runs/synth_1/.Xil/keypadTest_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 481.164 ; gain = 333.602
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 481.164 ; gain = 333.602
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 554.961 ; gain = 407.398
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 5     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 4     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module keypadTest 
Detailed RTL Component Info : 
Module slowclock 
Detailed RTL Component Info : 
Module slowclock__parameterized0 
Detailed RTL Component Info : 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module keypadController 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module keyConverter 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module add3 
Detailed RTL Component Info : 
Module bin2bcd 
Detailed RTL Component Info : 
Module SevenSegmenDecoder 
Detailed RTL Component Info : 
Module sevenSegCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 565.496 ; gain = 417.934
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 587.613 ; gain = 440.051
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 587.613 ; gain = 440.051
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 587.613 ; gain = 440.051
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 587.613 ; gain = 440.051
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 587.613 ; gain = 440.051
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 587.613 ; gain = 440.051
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 587.613 ; gain = 440.051
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    36|
|4     |LUT2   |     3|
|5     |LUT3   |     9|
|6     |LUT4   |     4|
|7     |LUT5   |     3|
|8     |LUT6   |    14|
|9     |FDRE   |    65|
|10    |IBUF   |     5|
|11    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------------------+------+
|      |Instance         |Module                    |Cells |
+------+-----------------+--------------------------+------+
|1     |top              |                          |   163|
|2     |  slowest        |slowclock__parameterized0 |    45|
|3     |  slowclock_i    |slowclock                 |    36|
|4     |  sevenSegCtrl_i |sevenSegCtrl              |    12|
|5     |  keypad         |keypadController          |    50|
|6     |    debouncer_1  |debouncer                 |     5|
|7     |    debouncer_2  |debouncer_0               |     4|
|8     |    debouncer_3  |debouncer_1               |     5|
|9     |    debouncer_0  |debouncer_2               |     4|
+------+-----------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 587.613 ; gain = 440.051
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 587.613 ; gain = 440.051
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 976.453 ; gain = 790.461
# write_checkpoint keypadTest.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file keypadTest_utilization_synth.rpt -pb keypadTest_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 976.453 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 05 16:38:02 2014...
