// Seed: 3249330018
module module_0 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri id_9,
    output supply1 id_10,
    output wor id_11
);
  wire id_13;
  assign id_11 = 1;
  wire id_14;
  wire id_15;
endmodule
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri0 id_3
    , id_10,
    output tri0 module_1,
    output tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output wand id_8
);
  always @(posedge id_1, posedge id_0) begin : LABEL_0
    id_10 = {id_1, id_0};
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_8,
      id_3,
      id_1,
      id_5,
      id_1,
      id_2,
      id_10,
      id_8,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
