{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678383724019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678383724020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:42:03 2023 " "Processing started: Thu Mar  9 17:42:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678383724020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383724020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulation -c simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulation -c simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383724020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678383724348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678383724348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 simulation " "Found entity 1: simulation" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678383733114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383733114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 2 2 " "Found 2 design units, including 2 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678383733116 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_testbench " "Found entity 2: control_testbench" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678383733116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383733116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pi control.v(11) " "Verilog HDL Implicit Net warning at control.v(11): created implicit net for \"pi\"" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678383733116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "interval_counts control.v(19) " "Verilog HDL Implicit Net warning at control.v(19): created implicit net for \"interval_counts\"" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678383733116 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "counter packed simulation.v(30) " "Verilog HDL Port Declaration warning at simulation.v(30): data type declaration for \"counter\" declares packed dimensions but the port declaration declaration does not" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 30 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1678383733116 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "counter simulation.v(11) " "HDL info at simulation.v(11): see declaration for object \"counter\"" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678383733116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simulation " "Elaborating entity \"simulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678383733142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_start simulation.v(21) " "Verilog HDL or VHDL warning at simulation.v(21): object \"pi_start\" assigned a value but never read" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678383733143 "|simulation"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interval_2_start simulation.v(22) " "Verilog HDL or VHDL warning at simulation.v(22): object \"interval_2_start\" assigned a value but never read" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678383733143 "|simulation"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_time simulation.v(24) " "Verilog HDL or VHDL warning at simulation.v(24): object \"end_time\" assigned a value but never read" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678383733143 "|simulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 simulation.v(36) " "Verilog HDL assignment warning at simulation.v(36): truncated value with size 32 to match size of target (17)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678383733143 "|simulation"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk simulation.v(34) " "Verilog HDL warning at simulation.v(34): assignments to clk create a combinational loop" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1678383733144 "|simulation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state simulation.v(34) " "Verilog HDL Always Construct warning at simulation.v(34): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678383733144 "|simulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "simulation.v(109) " "Verilog HDL warning at simulation.v(109): ignoring unsupported system task" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 109 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1678383733144 "|simulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "interval 2 start = 60, pi start = 40, second pi_2 start= 80 simulation.v(124) " "Verilog HDL Display System Task info at simulation.v(124): interval 2 start = 60, pi start = 40, second pi_2 start= 80" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 124 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383733145 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00101 simulation.v(34) " "Inferred latch for \"state.00101\" at simulation.v(34)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383733145 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00100 simulation.v(34) " "Inferred latch for \"state.00100\" at simulation.v(34)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383733145 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00011 simulation.v(34) " "Inferred latch for \"state.00011\" at simulation.v(34)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383733145 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00010 simulation.v(34) " "Inferred latch for \"state.00010\" at simulation.v(34)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383733145 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00001 simulation.v(34) " "Inferred latch for \"state.00001\" at simulation.v(34)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383733146 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00000 simulation.v(34) " "Inferred latch for \"state.00000\" at simulation.v(34)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383733146 "|simulation"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00100_214 " "Latch state.00100_214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00011_228 " "Ports D and ENA on the latch are fed by the same signal state.00011_228" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678383733419 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678383733419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00010_242 " "Latch state.00010_242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00001_256 " "Ports D and ENA on the latch are fed by the same signal state.00001_256" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678383733419 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678383733419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00000_270 " "Latch state.00000_270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00101_200 " "Ports D and ENA on the latch are fed by the same signal state.00101_200" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678383733419 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678383733419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00101_200 " "Latch state.00101_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00100_214 " "Ports D and ENA on the latch are fed by the same signal state.00100_214" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678383733420 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678383733420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00001_256 " "Latch state.00001_256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00000_270 " "Ports D and ENA on the latch are fed by the same signal state.00000_270" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678383733420 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678383733420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00011_228 " "Latch state.00011_228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00010_242 " "Ports D and ENA on the latch are fed by the same signal state.00010_242" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678383733420 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678383733420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678383733489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678383733810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678383733810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678383733840 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678383733840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678383733840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678383733840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678383733863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:42:13 2023 " "Processing ended: Thu Mar  9 17:42:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678383733863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678383733863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678383733863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678383733863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678383734993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678383734994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:42:14 2023 " "Processing started: Thu Mar  9 17:42:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678383734994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678383734994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simulation -c simulation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simulation -c simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678383734994 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678383735086 ""}
{ "Info" "0" "" "Project  = simulation" {  } {  } 0 0 "Project  = simulation" 0 0 "Fitter" 0 0 1678383735087 ""}
{ "Info" "0" "" "Revision = simulation" {  } {  } 0 0 "Revision = simulation" 0 0 "Fitter" 0 0 1678383735087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678383735127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678383735128 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simulation 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"simulation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678383735135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678383735176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678383735176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678383735269 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678383735274 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678383735393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678383735393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678383735393 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1678383735393 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Solom/OneDrive/Desktop/Control/simulation/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678383735395 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Solom/OneDrive/Desktop/Control/simulation/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678383735395 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Solom/OneDrive/Desktop/Control/simulation/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678383735395 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Solom/OneDrive/Desktop/Control/simulation/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678383735395 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Solom/OneDrive/Desktop/Control/simulation/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678383735395 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1678383735395 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678383735396 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1678383735624 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1678383735754 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simulation.sdc " "Synopsys Design Constraints File file not found: 'simulation.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678383735754 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678383735755 ""}
{ "Warning" "WSTA_SCC_LOOP" "158 " "Found combinational loop of 158 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~0\|dataa " "Node \"Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|cout " "Node \"Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cin " "Node \"Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~3\|dataa " "Node \"Selector20~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~3\|combout " "Node \"Selector20~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|datad " "Node \"LessThan2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|combout " "Node \"LessThan2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~1\|dataa " "Node \"Selector20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~1\|combout " "Node \"Selector20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~2\|datac " "Node \"Selector20~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~2\|combout " "Node \"Selector20~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~4\|datab " "Node \"LessThan1~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~4\|combout " "Node \"LessThan1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~0\|dataa " "Node \"Selector20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~0\|combout " "Node \"Selector20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~2\|datab " "Node \"Selector20~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datac " "Node \"LessThan2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|combout " "Node \"LessThan2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|dataa " "Node \"LessThan2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector19~0\|datad " "Node \"Selector19~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector19~0\|combout " "Node \"Selector19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|datab " "Node \"LessThan2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~3\|datad " "Node \"Selector20~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|datac " "Node \"LessThan0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|combout " "Node \"LessThan0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~2\|dataa " "Node \"Selector20~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datad " "Node \"Selector6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|combout " "Node \"Selector6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datac " "Node \"LessThan1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|combout " "Node \"LessThan1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~4\|dataa " "Node \"LessThan1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datad " "Node \"LessThan2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|datad " "Node \"LessThan0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|dataa " "Node \"Add0~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|combout " "Node \"Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|dataa " "Node \"Selector6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|cout " "Node \"Add0~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|cin " "Node \"Add0~32\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|combout " "Node \"Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|dataa " "Node \"Selector5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|combout " "Node \"Selector5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|dataa " "Node \"Add0~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datad " "Node \"LessThan1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|datad " "Node \"Selector7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|combout " "Node \"Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datab " "Node \"LessThan1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|dataa " "Node \"Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|combout " "Node \"Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|dataa " "Node \"Selector7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|cout " "Node \"Add0~28\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|cin " "Node \"Add0~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|datab " "Node \"Add0~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|combout " "Node \"Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|datad " "Node \"LessThan1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|combout " "Node \"LessThan1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~4\|datad " "Node \"LessThan1~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|dataa " "Node \"LessThan0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|combout " "Node \"LessThan0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datab " "Node \"LessThan2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|datab " "Node \"LessThan0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|dataa " "Node \"Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cout " "Node \"Add0~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|cin " "Node \"Add0~28\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|datab " "Node \"Add0~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|combout " "Node \"Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|datac " "Node \"LessThan1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|dataa " "Node \"Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cout " "Node \"Add0~24\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cin " "Node \"Add0~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|datab " "Node \"Add0~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|datab " "Node \"LessThan1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|dataa " "Node \"Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cout " "Node \"Add0~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cin " "Node \"Add0~24\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|datab " "Node \"Add0~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|dataa " "Node \"LessThan1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|dataa " "Node \"Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cout " "Node \"Add0~20\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cin " "Node \"Add0~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|datab " "Node \"Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|datad " "Node \"LessThan1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|combout " "Node \"LessThan1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~3\|dataa " "Node \"LessThan1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~3\|combout " "Node \"LessThan1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~4\|datac " "Node \"LessThan1~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datad " "Node \"LessThan0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|combout " "Node \"LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datab " "Node \"LessThan0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|dataa " "Node \"Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cout " "Node \"Add0~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cin " "Node \"Add0~20\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|datab " "Node \"Add0~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|datac " "Node \"LessThan1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datac " "Node \"LessThan0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|dataa " "Node \"Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cout " "Node \"Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cin " "Node \"Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|datab " "Node \"Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~3\|datad " "Node \"LessThan1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datab " "Node \"LessThan0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|dataa " "Node \"Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cout " "Node \"Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cin " "Node \"Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|datab " "Node \"Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~3\|datac " "Node \"LessThan1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|dataa " "Node \"LessThan0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|dataa " "Node \"Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cout " "Node \"Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cin " "Node \"Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|datab " "Node \"Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~3\|datab " "Node \"LessThan1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datad " "Node \"LessThan0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|dataa " "Node \"Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cout " "Node \"Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cin " "Node \"Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|datab " "Node \"Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|datab " "Node \"LessThan1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datac " "Node \"LessThan0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|dataa " "Node \"Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cout " "Node \"Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cin " "Node \"Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|datab " "Node \"Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|combout " "Node \"Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|dataa " "Node \"LessThan1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|dataa " "Node \"LessThan2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|dataa " "Node \"LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|combout " "Node \"LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|dataa " "Node \"LessThan0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|dataa " "Node \"Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cout " "Node \"Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cin " "Node \"Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|datab " "Node \"Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector19~0\|dataa " "Node \"Selector19~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datac " "Node \"LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|dataa " "Node \"Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cout " "Node \"Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cin " "Node \"Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datab " "Node \"Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cout " "Node \"Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cin " "Node \"Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datad " "Node \"Selector5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector21~0\|datad " "Node \"Selector21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector21~0\|combout " "Node \"Selector21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|datac " "Node \"LessThan2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datab " "Node \"LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|dataa " "Node \"Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""} { "Warning" "WSTA_SCC_NODE" "Selector21~0\|dataa " "Node \"Selector21~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383735756 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 36 -1 0 } } { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 38 -1 0 } } { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 76 -1 0 } } { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 69 -1 0 } } { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 62 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678383735756 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "158 " "Design contains combinational loop of 158 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1678383735759 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Selector20~0\|datad  to: LessThan0~3\|combout " "From: Selector20~0\|datad  to: LessThan0~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678383735760 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1678383735760 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678383735760 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1678383735760 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678383735762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector23~0  " "Automatically promoted node Selector23~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678383735767 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Solom/OneDrive/Desktop/Control/simulation/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678383735767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678383735972 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678383735972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678383735972 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678383735972 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678383735973 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678383735973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678383735973 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678383735973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678383735973 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678383735973 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678383735973 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 0 18 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 0 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1678383735974 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1678383735974 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1678383735974 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 8 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678383735975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678383735975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678383735975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678383735975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678383735975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678383735975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678383735975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678383735975 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1678383735975 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1678383735975 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678383735988 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1678383735991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678383736503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678383736536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678383736549 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678383737265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678383737265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678383737433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "C:/Users/Solom/OneDrive/Desktop/Control/simulation/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 12 { 0 ""} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678383737856 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678383737856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678383737977 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678383737977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678383737979 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678383738080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678383738088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678383738203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678383738203 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678383738342 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678383738649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Solom/OneDrive/Desktop/Control/simulation/output_files/simulation.fit.smsg " "Generated suppressed messages file C:/Users/Solom/OneDrive/Desktop/Control/simulation/output_files/simulation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678383738887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 166 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5403 " "Peak virtual memory: 5403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678383739190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:42:19 2023 " "Processing ended: Thu Mar  9 17:42:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678383739190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678383739190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678383739190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678383739190 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678383740227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678383740228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:42:20 2023 " "Processing started: Thu Mar  9 17:42:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678383740228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678383740228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simulation -c simulation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simulation -c simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678383740228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678383740444 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1678383740726 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678383740743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678383740875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:42:20 2023 " "Processing ended: Thu Mar  9 17:42:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678383740875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678383740875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678383740875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678383740875 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678383741483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678383742012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678383742013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:42:21 2023 " "Processing started: Thu Mar  9 17:42:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678383742013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678383742013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simulation -c simulation " "Command: quartus_sta simulation -c simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678383742013 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678383742118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678383742259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678383742259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742295 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1678383742421 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simulation.sdc " "Synopsys Design Constraints File file not found: 'simulation.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678383742436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742436 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.00000_270 state.00000_270 " "create_clock -period 1.000 -name state.00000_270 state.00000_270" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678383742437 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678383742437 ""}
{ "Warning" "WSTA_SCC_LOOP" "158 " "Found combinational loop of 158 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~0\|datab " "Node \"Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|cout " "Node \"Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cin " "Node \"Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cout " "Node \"Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cin " "Node \"Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector19~0\|datad " "Node \"Selector19~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector19~0\|combout " "Node \"Selector19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|dataa " "Node \"LessThan2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|combout " "Node \"LessThan2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~1\|datad " "Node \"Selector20~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~1\|combout " "Node \"Selector20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~2\|datac " "Node \"Selector20~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~2\|combout " "Node \"Selector20~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~4\|dataa " "Node \"LessThan1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~4\|combout " "Node \"LessThan1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~0\|datac " "Node \"Selector20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~0\|combout " "Node \"Selector20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~2\|datad " "Node \"Selector20~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector19~0\|datab " "Node \"Selector19~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|dataa " "Node \"LessThan2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|combout " "Node \"LessThan2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|datac " "Node \"LessThan2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~3\|datab " "Node \"Selector20~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~3\|combout " "Node \"Selector20~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|datad " "Node \"LessThan2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datac " "Node \"Selector5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|combout " "Node \"Selector5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|dataa " "Node \"Add0~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|combout " "Node \"Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datad " "Node \"Selector5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datac " "Node \"LessThan1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|combout " "Node \"LessThan1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~4\|datad " "Node \"LessThan1~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datad " "Node \"LessThan2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|datab " "Node \"LessThan0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|combout " "Node \"LessThan0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~2\|datab " "Node \"Selector20~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|datac " "Node \"Selector7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|combout " "Node \"Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datab " "Node \"LessThan1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|datab " "Node \"Add0~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|combout " "Node \"Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|datad " "Node \"Selector7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|cout " "Node \"Add0~28\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|cin " "Node \"Add0~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|cout " "Node \"Add0~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|cin " "Node \"Add0~32\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|combout " "Node \"Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datab " "Node \"Selector6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|combout " "Node \"Selector6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|datab " "Node \"Add0~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datad " "Node \"LessThan1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|datab " "Node \"Add0~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|combout " "Node \"Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|dataa " "Node \"LessThan1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|combout " "Node \"LessThan1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~4\|datac " "Node \"LessThan1~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datac " "Node \"LessThan0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|combout " "Node \"LessThan0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datac " "Node \"LessThan2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|dataa " "Node \"LessThan0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|dataa " "Node \"Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cout " "Node \"Add0~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|cin " "Node \"Add0~28\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|datab " "Node \"Add0~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|combout " "Node \"Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|datab " "Node \"LessThan1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|dataa " "Node \"Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cout " "Node \"Add0~24\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cin " "Node \"Add0~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|datab " "Node \"Add0~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|datad " "Node \"LessThan1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|dataa " "Node \"Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cout " "Node \"Add0~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cin " "Node \"Add0~24\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|datab " "Node \"Add0~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|datac " "Node \"LessThan1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|dataa " "Node \"Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cout " "Node \"Add0~20\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cin " "Node \"Add0~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|dataa " "Node \"Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cout " "Node \"Add0~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cin " "Node \"Add0~20\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|dataa " "Node \"LessThan1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|combout " "Node \"LessThan1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~3\|datac " "Node \"LessThan1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~3\|combout " "Node \"LessThan1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~4\|datab " "Node \"LessThan1~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|dataa " "Node \"LessThan0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|combout " "Node \"LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datab " "Node \"LessThan0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|datab " "Node \"Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|datab " "Node \"Add0~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|datac " "Node \"LessThan1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datac " "Node \"LessThan0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|dataa " "Node \"Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cout " "Node \"Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cin " "Node \"Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|datab " "Node \"Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~3\|datab " "Node \"LessThan1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datad " "Node \"LessThan0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|dataa " "Node \"Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cout " "Node \"Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cin " "Node \"Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|datab " "Node \"Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~3\|datad " "Node \"LessThan1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datab " "Node \"LessThan0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|dataa " "Node \"Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cout " "Node \"Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cin " "Node \"Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|datab " "Node \"Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~3\|dataa " "Node \"LessThan1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|dataa " "Node \"LessThan0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|dataa " "Node \"Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cout " "Node \"Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cin " "Node \"Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|datab " "Node \"Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|datab " "Node \"LessThan1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datad " "Node \"LessThan0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|dataa " "Node \"Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cout " "Node \"Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cin " "Node \"Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datac " "Node \"Selector6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|datac " "Node \"LessThan0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|datab " "Node \"Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cout " "Node \"Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cin " "Node \"Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|combout " "Node \"Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|datad " "Node \"LessThan1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datab " "Node \"LessThan2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|dataa " "Node \"Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datac " "Node \"LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|combout " "Node \"LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|datad " "Node \"LessThan0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|datab " "Node \"Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cout " "Node \"Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cin " "Node \"Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datab " "Node \"Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector20~3\|datad " "Node \"Selector20~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|dataa " "Node \"Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datad " "Node \"LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector21~0\|datad " "Node \"Selector21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector21~0\|combout " "Node \"Selector21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|datab " "Node \"LessThan2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datab " "Node \"LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|dataa " "Node \"Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""} { "Warning" "WSTA_SCC_NODE" "Selector21~0\|datab " "Node \"Selector21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678383742439 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 36 -1 0 } } { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 38 -1 0 } } { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 76 -1 0 } } { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 69 -1 0 } } { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 62 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1678383742439 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "158 " "Design contains combinational loop of 158 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1678383742460 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Selector20~0\|datad  to: Selector20~1\|combout " "From: Selector20~0\|datad  to: Selector20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678383742463 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678383742463 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1678383742464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678383742464 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678383742467 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678383742477 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678383742485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678383742485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.855 " "Worst-case setup slack is -4.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.855             -25.287 state.00000_270  " "   -4.855             -25.287 state.00000_270 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.268 " "Worst-case hold slack is -3.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.268              -3.268 state.00000_270  " "   -3.268              -3.268 state.00000_270 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678383742502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678383742504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.452 " "Worst-case minimum pulse width slack is -3.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.452            -204.565 state.00000_270  " "   -3.452            -204.565 state.00000_270 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742515 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678383742532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678383742549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678383742707 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Selector20~0\|datad  to: Selector20~1\|combout " "From: Selector20~0\|datad  to: Selector20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678383742752 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678383742752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678383742752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678383742755 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678383742755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.331 " "Worst-case setup slack is -4.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.331             -22.750 state.00000_270  " "   -4.331             -22.750 state.00000_270 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.902 " "Worst-case hold slack is -2.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.902              -2.902 state.00000_270  " "   -2.902              -2.902 state.00000_270 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678383742773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678383742775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444            -197.220 state.00000_270  " "   -3.444            -197.220 state.00000_270 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742785 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678383742804 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Selector20~0\|datad  to: Selector20~1\|combout " "From: Selector20~0\|datad  to: Selector20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678383742908 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678383742908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678383742909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678383742909 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678383742909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.511 " "Worst-case setup slack is -1.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.511              -7.605 state.00000_270  " "   -1.511              -7.605 state.00000_270 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.178 " "Worst-case hold slack is -1.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.178              -1.178 state.00000_270  " "   -1.178              -1.178 state.00000_270 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678383742924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678383742934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -120.196 state.00000_270  " "   -3.000            -120.196 state.00000_270 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678383742937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678383742937 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678383743313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678383743314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 166 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678383743369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:42:23 2023 " "Processing ended: Thu Mar  9 17:42:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678383743369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678383743369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678383743369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678383743369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1678383744309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678383744309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:42:24 2023 " "Processing started: Thu Mar  9 17:42:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678383744309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678383744309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simulation -c simulation " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simulation -c simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678383744309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1678383744684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simulation.vo C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation/modelsim/ simulation " "Generated file simulation.vo in folder \"C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678383744725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678383744746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:42:24 2023 " "Processing ended: Thu Mar  9 17:42:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678383744746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678383744746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678383744746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678383744746 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 357 s " "Quartus Prime Full Compilation was successful. 0 errors, 357 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678383745354 ""}
