-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tvmgen_default_run_tvmgen_default_tvm_main_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of tvmgen_default_run_tvmgen_default_tvm_main_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal global_workspace_ce0 : STD_LOGIC;
    signal global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal global_workspace_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal global_workspace_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal global_workspace_ce1 : STD_LOGIC;
    signal global_workspace_we1 : STD_LOGIC_VECTOR (3 downto 0);
    signal global_workspace_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal global_workspace_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1175_fu_171_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1175_reg_198 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal p_shl3_fu_180_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_shl3_reg_205 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_input_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_input_r_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_ce1 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_we1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_ce1 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_we1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_ce1 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_we1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_ce1 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_we0 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln1174_fu_159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ax1_outer_ax0_outer_fused_fu_68 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal add_ln1174_fu_165_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_210_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_210_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_210_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_210_ce : STD_LOGIC;
    signal grp_fu_214_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_214_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_214_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_214_ce : STD_LOGIC;
    signal grp_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_218_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_218_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_218_ce : STD_LOGIC;
    signal grp_fu_218_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce1 : OUT STD_LOGIC;
        global_workspace_we1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_210_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_ce : OUT STD_LOGIC;
        grp_fu_214_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_214_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_214_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_214_p_ce : OUT STD_LOGIC;
        grp_fu_218_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_218_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_218_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_218_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_218_p_ce : OUT STD_LOGIC );
    end component;


    component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce1 : OUT STD_LOGIC;
        global_workspace_we1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_218_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_218_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_218_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_218_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_218_p_ce : OUT STD_LOGIC );
    end component;


    component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce1 : OUT STD_LOGIC;
        global_workspace_we1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_210_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_ce : OUT STD_LOGIC;
        grp_fu_214_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_214_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_214_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_214_p_ce : OUT STD_LOGIC;
        grp_fu_218_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_218_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_218_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_218_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_218_p_ce : OUT STD_LOGIC );
    end component;


    component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_218_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_218_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_218_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_218_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_218_p_ce : OUT STD_LOGIC );
    end component;


    component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (0 downto 0);
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce1 : OUT STD_LOGIC;
        global_workspace_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_210_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_ce : OUT STD_LOGIC;
        grp_fu_214_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_214_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_214_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_214_p_ce : OUT STD_LOGIC );
    end component;


    component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln1174 : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln1184 : IN STD_LOGIC_VECTOR (2 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_210_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_210_p_ce : OUT STD_LOGIC );
    end component;


    component tvmgen_default_run_fadd_32ns_32ns_32_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_tvm_main_1_global_workspace_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC_VECTOR (3 downto 0);
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC_VECTOR (3 downto 0);
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    global_workspace_U : component tvmgen_default_run_tvmgen_default_tvm_main_1_global_workspace_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 7840,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => global_workspace_address0,
        ce0 => global_workspace_ce0,
        we0 => global_workspace_we0,
        d0 => global_workspace_d0,
        q0 => global_workspace_q0,
        address1 => global_workspace_address1,
        ce1 => global_workspace_ce1,
        we1 => global_workspace_we1,
        d1 => global_workspace_d1,
        q1 => global_workspace_q1);

    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72 : component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_start,
        ap_done => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_done,
        ap_idle => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_idle,
        ap_ready => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_ready,
        input_r_address0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_input_r_address0,
        input_r_ce0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_input_r_ce0,
        input_r_q0 => input_r_q0,
        global_workspace_address0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_d0,
        global_workspace_q0 => global_workspace_q0,
        global_workspace_address1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_address1,
        global_workspace_ce1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_ce1,
        global_workspace_we1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_we1,
        global_workspace_d1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_d1,
        global_workspace_q1 => global_workspace_q1,
        grp_fu_210_p_din0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_din0,
        grp_fu_210_p_din1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_din1,
        grp_fu_210_p_opcode => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_opcode,
        grp_fu_210_p_dout0 => grp_fu_210_p2,
        grp_fu_210_p_ce => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_ce,
        grp_fu_214_p_din0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_din0,
        grp_fu_214_p_din1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_din1,
        grp_fu_214_p_dout0 => grp_fu_214_p2,
        grp_fu_214_p_ce => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_ce,
        grp_fu_218_p_din0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_din0,
        grp_fu_218_p_din1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_din1,
        grp_fu_218_p_opcode => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_opcode,
        grp_fu_218_p_dout0 => grp_fu_218_p2,
        grp_fu_218_p_ce => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_ce);

    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90 : component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_start,
        ap_done => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_done,
        ap_idle => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_idle,
        ap_ready => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_d0,
        global_workspace_q0 => global_workspace_q0,
        global_workspace_address1 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_address1,
        global_workspace_ce1 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_ce1,
        global_workspace_we1 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_we1,
        global_workspace_d1 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_d1,
        global_workspace_q1 => global_workspace_q1,
        grp_fu_218_p_din0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_din0,
        grp_fu_218_p_din1 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_din1,
        grp_fu_218_p_opcode => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_opcode,
        grp_fu_218_p_dout0 => grp_fu_218_p2,
        grp_fu_218_p_ce => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_ce);

    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96 : component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_start,
        ap_done => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_done,
        ap_idle => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_idle,
        ap_ready => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_d0,
        global_workspace_q0 => global_workspace_q0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_d0,
        global_workspace_q0 => global_workspace_q0,
        global_workspace_address1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_address1,
        global_workspace_ce1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_ce1,
        global_workspace_we1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_we1,
        global_workspace_d1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_d1,
        global_workspace_q1 => global_workspace_q1,
        grp_fu_210_p_din0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_din0,
        grp_fu_210_p_din1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_din1,
        grp_fu_210_p_opcode => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_opcode,
        grp_fu_210_p_dout0 => grp_fu_210_p2,
        grp_fu_210_p_ce => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_ce,
        grp_fu_214_p_din0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_din0,
        grp_fu_214_p_din1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_din1,
        grp_fu_214_p_dout0 => grp_fu_214_p2,
        grp_fu_214_p_ce => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_ce,
        grp_fu_218_p_din0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_din0,
        grp_fu_218_p_din1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_din1,
        grp_fu_218_p_opcode => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_opcode,
        grp_fu_218_p_dout0 => grp_fu_218_p2,
        grp_fu_218_p_ce => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_ce);

    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112 : component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_start,
        ap_done => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_done,
        ap_idle => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_idle,
        ap_ready => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_d0,
        global_workspace_q0 => global_workspace_q0,
        grp_fu_218_p_din0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_din0,
        grp_fu_218_p_din1 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_din1,
        grp_fu_218_p_opcode => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_opcode,
        grp_fu_218_p_dout0 => grp_fu_218_p2,
        grp_fu_218_p_ce => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_ce);

    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118 : component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_start,
        ap_done => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_done,
        ap_idle => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_idle,
        ap_ready => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_d0,
        global_workspace_q0 => global_workspace_q0);

    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124 : component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_start,
        ap_done => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_done,
        ap_idle => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_idle,
        ap_ready => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_d0);

    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130 : component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_start,
        ap_done => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_done,
        ap_idle => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_idle,
        ap_ready => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_ready,
        empty => trunc_ln1175_reg_198,
        global_workspace_address0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_d0,
        global_workspace_q0 => global_workspace_q0,
        global_workspace_address1 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_address1,
        global_workspace_ce1 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_ce1,
        global_workspace_q1 => global_workspace_q1,
        grp_fu_210_p_din0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_din0,
        grp_fu_210_p_din1 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_din1,
        grp_fu_210_p_opcode => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_opcode,
        grp_fu_210_p_dout0 => grp_fu_210_p2,
        grp_fu_210_p_ce => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_ce,
        grp_fu_214_p_din0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_din0,
        grp_fu_214_p_din1 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_din1,
        grp_fu_214_p_dout0 => grp_fu_214_p2,
        grp_fu_214_p_ce => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_ce);

    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139 : component tvmgen_default_run_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_start,
        ap_done => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_done,
        ap_idle => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_idle,
        ap_ready => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_ready,
        zext_ln1174 => trunc_ln1175_reg_198,
        zext_ln1184 => p_shl3_reg_205,
        output_r_address0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_address0,
        output_r_ce0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_ce0,
        output_r_we0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_we0,
        output_r_d0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_d0,
        global_workspace_address0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_global_workspace_ce0,
        global_workspace_q0 => global_workspace_q0,
        grp_fu_210_p_din0 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_din0,
        grp_fu_210_p_din1 => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_din1,
        grp_fu_210_p_opcode => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_opcode,
        grp_fu_210_p_dout0 => grp_fu_210_p2,
        grp_fu_210_p_ce => grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_ce);

    fadd_32ns_32ns_32_7_full_dsp_1_U109 : component tvmgen_default_run_fadd_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_210_p0,
        din1 => grp_fu_210_p1,
        ce => grp_fu_210_ce,
        dout => grp_fu_210_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U110 : component tvmgen_default_run_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_214_p0,
        din1 => grp_fu_214_p1,
        ce => grp_fu_214_ce,
        dout => grp_fu_214_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U111 : component tvmgen_default_run_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_218_p0,
        din1 => grp_fu_218_p1,
        ce => grp_fu_218_ce,
        opcode => grp_fu_218_opcode,
        dout => grp_fu_218_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1174_fu_159_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ax1_outer_ax0_outer_fused_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ax1_outer_ax0_outer_fused_fu_68 <= ap_const_lv2_0;
            elsif (((icmp_ln1174_fu_159_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                ax1_outer_ax0_outer_fused_fu_68 <= add_ln1174_fu_165_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                    p_shl3_reg_205(2) <= p_shl3_fu_180_p3(2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                trunc_ln1175_reg_198 <= trunc_ln1175_fu_171_p1;
            end if;
        end if;
    end process;
    p_shl3_reg_205(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state15, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_done, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_done, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_done, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_done, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_done, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_done, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_done, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, icmp_ln1174_fu_159_p2, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((icmp_ln1174_fu_159_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                if (((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1174_fu_165_p2 <= std_logic_vector(unsigned(ax1_outer_ax0_outer_fused_fu_68) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_done)
    begin
        if ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_done)
    begin
        if ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_done)
    begin
        if ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_done)
    begin
        if ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_done)
    begin
        if ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_done)
    begin
        if ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_done)
    begin
        if ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_done)
    begin
        if ((grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state15, icmp_ln1174_fu_159_p2)
    begin
        if ((((icmp_ln1174_fu_159_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15, icmp_ln1174_fu_159_p2)
    begin
        if (((icmp_ln1174_fu_159_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    global_workspace_address0_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_address0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_address0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_address0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_address0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_address0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_address0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_address0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_global_workspace_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            global_workspace_address0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            global_workspace_address0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            global_workspace_address0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            global_workspace_address0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            global_workspace_address0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            global_workspace_address0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            global_workspace_address0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            global_workspace_address0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_address0;
        else 
            global_workspace_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    global_workspace_address1_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_address1, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_address1, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_address1, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_address1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            global_workspace_address1 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            global_workspace_address1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            global_workspace_address1 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            global_workspace_address1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_address1;
        else 
            global_workspace_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    global_workspace_ce0_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_ce0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_ce0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_ce0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_ce0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_ce0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_ce0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_ce0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_global_workspace_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            global_workspace_ce0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            global_workspace_ce0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            global_workspace_ce0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            global_workspace_ce0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            global_workspace_ce0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            global_workspace_ce0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            global_workspace_ce0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            global_workspace_ce0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_ce0;
        else 
            global_workspace_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    global_workspace_ce1_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_ce1, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_ce1, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_ce1, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_ce1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            global_workspace_ce1 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            global_workspace_ce1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            global_workspace_ce1 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            global_workspace_ce1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_ce1;
        else 
            global_workspace_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    global_workspace_d0_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_d0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_d0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_d0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_d0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_d0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_d0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            global_workspace_d0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            global_workspace_d0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            global_workspace_d0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            global_workspace_d0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            global_workspace_d0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            global_workspace_d0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            global_workspace_d0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_d0;
        else 
            global_workspace_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    global_workspace_d1_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_d1, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_d1, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_d1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            global_workspace_d1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            global_workspace_d1 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            global_workspace_d1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_d1;
        else 
            global_workspace_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    global_workspace_we0_assign_proc : process(grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_we0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_we0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_we0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_we0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_we0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_we0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            global_workspace_we0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            global_workspace_we0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            global_workspace_we0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            global_workspace_we0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            global_workspace_we0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            global_workspace_we0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            global_workspace_we0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_global_workspace_we0;
        else 
            global_workspace_we0 <= (0=>ap_const_logic_0, others=>'-');
        end if; 
    end process;


    global_workspace_we1_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_we1, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_we1, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_we1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            global_workspace_we1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_global_workspace_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            global_workspace_we1 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_global_workspace_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            global_workspace_we1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_global_workspace_we1;
        else 
            global_workspace_we1 <= (0=>ap_const_logic_0, others=>'-');
        end if; 
    end process;


    grp_fu_210_ce_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_ce, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_ce, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_ce, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_210_ce <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_210_ce <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_210_ce <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_210_ce <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_ce;
        else 
            grp_fu_210_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_210_p0_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_din0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_din0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_din0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_210_p0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_210_p0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_210_p0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_210_p0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_din0;
        else 
            grp_fu_210_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_210_p1_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_din1, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_din1, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_din1, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_210_p1 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_grp_fu_210_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_210_p1 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_210_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_210_p1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_210_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_210_p1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_210_p_din1;
        else 
            grp_fu_210_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_214_ce_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_ce, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_ce, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_214_ce <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_214_ce <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_214_ce <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_ce;
        else 
            grp_fu_214_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_214_p0_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_din0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_din0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_214_p0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_214_p0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_214_p0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_din0;
        else 
            grp_fu_214_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_214_p1_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_din1, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_din1, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_214_p1 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_grp_fu_214_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_214_p1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_214_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_214_p1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_214_p_din1;
        else 
            grp_fu_214_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_218_ce_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_ce, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_ce, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_ce, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_218_ce <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_218_ce <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_218_ce <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_218_ce <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_ce;
        else 
            grp_fu_218_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_218_opcode_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_opcode, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_opcode, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_opcode, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_218_opcode <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_218_opcode <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_218_opcode <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_218_opcode <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_opcode;
        else 
            grp_fu_218_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_218_p0_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_din0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_din0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_din0, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_218_p0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_218_p0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_218_p0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_218_p0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_din0;
        else 
            grp_fu_218_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_218_p1_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_din1, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_din1, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_din1, grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_218_p1 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_grp_fu_218_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_218_p1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_grp_fu_218_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_218_p1 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_grp_fu_218_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_218_p1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_grp_fu_218_p_din1;
        else 
            grp_fu_218_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_fu_102_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_fu_80_ap_start_reg;
    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_start <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1176_2_fu_124_ap_start_reg;
    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_start <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1179_3_VITIS_LOOP_1180_4_fu_130_ap_start_reg;
    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_start <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_ap_start_reg;
    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_start <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1196_1_VITIS_LOOP_1197_2_fu_90_ap_start_reg;
    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_start <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1218_1_VITIS_LOOP_1219_2_fu_112_ap_start_reg;
    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_start <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1240_1_VITIS_LOOP_1241_2_VITIS_LOO_fu_96_ap_start_reg;
    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_start <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_ap_start_reg;
    grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_start <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_fu_118_ap_start_reg;
    icmp_ln1174_fu_159_p2 <= "1" when (ax1_outer_ax0_outer_fused_fu_68 = ap_const_lv2_2) else "0";
    input_r_address0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_input_r_address0;
    input_r_ce0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1262_1_VITIS_LOOP_1263_2_fu_72_input_r_ce0;
    output_r_address0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_address0;
    output_r_ce0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_ce0;
    output_r_d0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_d0;
    output_r_we0 <= grp_tvmgen_default_tvm_main_1_Pipeline_VITIS_LOOP_1184_5_fu_139_output_r_we0;
    p_shl3_fu_180_p3 <= (trunc_ln1175_reg_198 & ap_const_lv2_0);
    trunc_ln1175_fu_171_p1 <= ax1_outer_ax0_outer_fused_fu_68(1 - 1 downto 0);
end behav;
