{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555755543857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555755543866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 06:19:02 2019 " "Processing started: Sat Apr 20 06:19:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555755543866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555755543866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555755543869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555755546509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 sobel.v(2384) " "Verilog HDL Declaration information at sobel.v(2384): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555755633215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 sobel.v(2384) " "Verilog HDL Declaration information at sobel.v(2384): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555755633216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 sobel.v(2384) " "Verilog HDL Declaration information at sobel.v(2384): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555755633217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 sobel.v(2384) " "Verilog HDL Declaration information at sobel.v(2384): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555755633217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 sobel.v(2384) " "Verilog HDL Declaration information at sobel.v(2384): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555755633218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 sobel.v(2384) " "Verilog HDL Declaration information at sobel.v(2384): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555755633218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 sobel.v(2384) " "Verilog HDL Declaration information at sobel.v(2384): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555755633219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 sobel.v(2384) " "Verilog HDL Declaration information at sobel.v(2384): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555755633219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel.v 10 10 " "Found 10 design units, including 10 entities, in source file sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755633252 ""} { "Info" "ISGN_ENTITY_NAME" "2 main " "Found entity 2: main" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755633252 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_dual_port " "Found entity 3: ram_dual_port" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2021 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755633252 ""} { "Info" "ISGN_ENTITY_NAME" "4 rom_dual_port " "Found entity 4: rom_dual_port" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755633252 ""} { "Info" "ISGN_ENTITY_NAME" "5 ML605 " "Found entity 5: ML605" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755633252 ""} { "Info" "ISGN_ENTITY_NAME" "6 de4 " "Found entity 6: de4" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755633252 ""} { "Info" "ISGN_ENTITY_NAME" "7 de2 " "Found entity 7: de2" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755633252 ""} { "Info" "ISGN_ENTITY_NAME" "8 circuit_start_control " "Found entity 8: circuit_start_control" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755633252 ""} { "Info" "ISGN_ENTITY_NAME" "9 hex_digits " "Found entity 9: hex_digits" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755633252 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_tb " "Found entity 10: main_tb" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755633252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555755633252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2x sobel.v(40) " "Verilog HDL Implicit Net warning at sobel.v(40): created implicit net for \"clk2x\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555755633267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1x_follower sobel.v(41) " "Verilog HDL Implicit Net warning at sobel.v(41): created implicit net for \"clk1x_follower\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555755633267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memory_controller_waitrequest sobel.v(46) " "Verilog HDL Implicit Net warning at sobel.v(46): created implicit net for \"memory_controller_waitrequest\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555755633269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555755634306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main_inst " "Elaborating entity \"main\" for hierarchy \"main:main_inst\"" {  } { { "sobel.v" "main_inst" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755634404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_7_reg sobel.v(126) " "Verilog HDL or VHDL warning at sobel.v(126): object \"main_preheaderi_7_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634456 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_8_reg sobel.v(128) " "Verilog HDL or VHDL warning at sobel.v(128): object \"main_preheaderi_8_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634460 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_10_reg sobel.v(132) " "Verilog HDL or VHDL warning at sobel.v(132): object \"main_preheaderi_10_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634462 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_11_reg sobel.v(134) " "Verilog HDL or VHDL warning at sobel.v(134): object \"main_preheaderi_11_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634465 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_12_reg sobel.v(136) " "Verilog HDL or VHDL warning at sobel.v(136): object \"main_preheaderi_12_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634467 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_13_reg sobel.v(138) " "Verilog HDL or VHDL warning at sobel.v(138): object \"main_preheaderi_13_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634469 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_17_reg sobel.v(146) " "Verilog HDL or VHDL warning at sobel.v(146): object \"main_preheaderi_17_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634472 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_22_reg sobel.v(156) " "Verilog HDL or VHDL warning at sobel.v(156): object \"main_preheaderi_22_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634476 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_23_reg sobel.v(158) " "Verilog HDL or VHDL warning at sobel.v(158): object \"main_preheaderi_23_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634479 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_27_reg sobel.v(166) " "Verilog HDL or VHDL warning at sobel.v(166): object \"main_preheaderi_27_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634481 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_28_reg sobel.v(168) " "Verilog HDL or VHDL warning at sobel.v(168): object \"main_preheaderi_28_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634483 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_29_reg sobel.v(170) " "Verilog HDL or VHDL warning at sobel.v(170): object \"main_preheaderi_29_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634485 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_33_reg sobel.v(178) " "Verilog HDL or VHDL warning at sobel.v(178): object \"main_preheaderi_33_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634487 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_38_reg sobel.v(188) " "Verilog HDL or VHDL warning at sobel.v(188): object \"main_preheaderi_38_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634489 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_39_reg sobel.v(190) " "Verilog HDL or VHDL warning at sobel.v(190): object \"main_preheaderi_39_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634491 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_43_reg sobel.v(198) " "Verilog HDL or VHDL warning at sobel.v(198): object \"main_preheaderi_43_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634493 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_56_reg sobel.v(224) " "Verilog HDL or VHDL warning at sobel.v(224): object \"main_preheaderi_56_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634499 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderpreheader_crit_edgei_indvarnext8_reg sobel.v(230) " "Verilog HDL or VHDL warning at sobel.v(230): object \"main_preheaderpreheader_crit_edgei_indvarnext8_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634501 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_indvar_reg sobel.v(238) " "Verilog HDL or VHDL warning at sobel.v(238): object \"main_59_indvar_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634504 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_60_reg sobel.v(242) " "Verilog HDL or VHDL warning at sobel.v(242): object \"main_59_60_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634506 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_scevgep4_reg sobel.v(244) " "Verilog HDL or VHDL warning at sobel.v(244): object \"main_59_scevgep4_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634508 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_scevgep_reg sobel.v(246) " "Verilog HDL or VHDL warning at sobel.v(246): object \"main_59_scevgep_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634509 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_61_reg sobel.v(248) " "Verilog HDL or VHDL warning at sobel.v(248): object \"main_59_61_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634510 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_62_reg sobel.v(250) " "Verilog HDL or VHDL warning at sobel.v(250): object \"main_59_62_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634511 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_not_reg sobel.v(252) " "Verilog HDL or VHDL warning at sobel.v(252): object \"main_59_not_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634512 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_63_reg sobel.v(254) " "Verilog HDL or VHDL warning at sobel.v(254): object \"main_59_63_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634513 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_indvarnext_reg sobel.v(258) " "Verilog HDL or VHDL warning at sobel.v(258): object \"main_59_indvarnext_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634515 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_exitcond1 sobel.v(259) " "Verilog HDL or VHDL warning at sobel.v(259): object \"main_59_exitcond1\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634517 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_exitcond1_reg sobel.v(260) " "Verilog HDL or VHDL warning at sobel.v(260): object \"main_59_exitcond1_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634518 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_64_exitcond_reg sobel.v(264) " "Verilog HDL or VHDL warning at sobel.v(264): object \"main_64_exitcond_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634519 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_65_66_reg sobel.v(266) " "Verilog HDL or VHDL warning at sobel.v(266): object \"main_65_66_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634520 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "elaine_512_input_write_enable_a sobel.v(268) " "Verilog HDL or VHDL warning at sobel.v(268): object \"elaine_512_input_write_enable_a\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634521 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "elaine_512_input_write_enable_b sobel.v(272) " "Verilog HDL or VHDL warning at sobel.v(272): object \"elaine_512_input_write_enable_b\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634522 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "elaine_512_golden_output_write_enable_a sobel.v(276) " "Verilog HDL or VHDL warning at sobel.v(276): object \"elaine_512_golden_output_write_enable_a\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634523 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "loop1_1_i_stage3 sobel.v(302) " "Verilog HDL or VHDL warning at sobel.v(302): object \"loop1_1_i_stage3\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634526 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_result11_reg_stage3 sobel.v(303) " "Verilog HDL or VHDL warning at sobel.v(303): object \"main_59_result11_reg_stage3\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634528 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_indvarnext_reg_stage1 sobel.v(306) " "Verilog HDL or VHDL warning at sobel.v(306): object \"main_59_indvarnext_reg_stage1\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555755634529 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1653) " "Verilog HDL assignment warning at sobel.v(1653): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 1653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755634954 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1658) " "Verilog HDL assignment warning at sobel.v(1658): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755634957 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1663) " "Verilog HDL assignment warning at sobel.v(1663): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 1663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755634959 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1668) " "Verilog HDL assignment warning at sobel.v(1668): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 1668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755634962 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1699) " "Verilog HDL assignment warning at sobel.v(1699): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 1699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755634968 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1704) " "Verilog HDL assignment warning at sobel.v(1704): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755634971 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1709) " "Verilog HDL assignment warning at sobel.v(1709): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 1709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755634973 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1714) " "Verilog HDL assignment warning at sobel.v(1714): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755634975 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1746) " "Verilog HDL assignment warning at sobel.v(1746): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 1746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755634980 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1763) " "Verilog HDL assignment warning at sobel.v(1763): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755634986 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1769) " "Verilog HDL assignment warning at sobel.v(1769): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 1769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755634988 "|top|main:main_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_dual_port main:main_inst\|rom_dual_port:elaine_512_input " "Elaborating entity \"rom_dual_port\" for hierarchy \"main:main_inst\|rom_dual_port:elaine_512_input\"" {  } { { "sobel.v" "elaine_512_input" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755637573 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram sobel.v(2163) " "Verilog HDL warning at sobel.v(2163): object ram used but never assigned" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2163 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1555755642619 "|top|main:main_inst|rom_dual_port:elaine_512_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(2213) " "Verilog HDL assignment warning at sobel.v(2213): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755643994 "|top|main:main_inst|rom_dual_port:elaine_512_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(2214) " "Verilog HDL assignment warning at sobel.v(2214): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755644000 "|top|main:main_inst|rom_dual_port:elaine_512_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_dual_port main:main_inst\|rom_dual_port:elaine_512_golden_output " "Elaborating entity \"rom_dual_port\" for hierarchy \"main:main_inst\|rom_dual_port:elaine_512_golden_output\"" {  } { { "sobel.v" "elaine_512_golden_output" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755654212 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram sobel.v(2163) " "Verilog HDL warning at sobel.v(2163): object ram used but never assigned" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2163 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1555755658205 "|top|main:main_inst|rom_dual_port:elaine_512_golden_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(2213) " "Verilog HDL assignment warning at sobel.v(2213): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755659434 "|top|main:main_inst|rom_dual_port:elaine_512_golden_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(2214) " "Verilog HDL assignment warning at sobel.v(2214): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755659437 "|top|main:main_inst|rom_dual_port:elaine_512_golden_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:main_0_sobel_output " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:main_0_sobel_output\"" {  } { { "sobel.v" "main_0_sobel_output" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755670743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(2130) " "Verilog HDL assignment warning at sobel.v(2130): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755675701 "|top|main:main_inst|ram_dual_port:main_0_sobel_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(2131) " "Verilog HDL assignment warning at sobel.v(2131): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555755675703 "|top|main:main_inst|ram_dual_port:main_0_sobel_output"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "main:main_inst\|ram_dual_port:main_0_sobel_output\|ram " "RAM logic \"main:main_inst\|ram_dual_port:main_0_sobel_output\|ram\" is uninferred due to asynchronous read logic" {  } { { "sobel.v" "ram" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 2064 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1555755690296 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1555755690296 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main:main_inst\|ram_dual_port:main_0_sobel_output\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main:main_inst\|ram_dual_port:main_0_sobel_output\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 262144 " "Parameter NUMWORDS_A set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 262144 " "Parameter NUMWORDS_B set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE UNUSED.mif " "Parameter INIT_FILE set to UNUSED.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main:main_inst\|rom_dual_port:elaine_512_golden_output\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main:main_inst\|rom_dual_port:elaine_512_golden_output\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 262144 " "Parameter NUMWORDS_A set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE elaine_512_golden_output.mif " "Parameter INIT_FILE set to elaine_512_golden_output.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main:main_inst\|rom_dual_port:elaine_512_input\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main:main_inst\|rom_dual_port:elaine_512_input\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 262144 " "Parameter NUMWORDS_A set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 262144 " "Parameter NUMWORDS_B set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE elaine_512_input.mif " "Parameter INIT_FILE set to elaine_512_input.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555755692707 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1555755692707 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1555755692707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|ram_dual_port:main_0_sobel_output\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|ram_dual_port:main_0_sobel_output\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555755695580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|ram_dual_port:main_0_sobel_output\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"main:main_inst\|ram_dual_port:main_0_sobel_output\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 262144 " "Parameter \"NUMWORDS_A\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 18 " "Parameter \"WIDTHAD_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 262144 " "Parameter \"NUMWORDS_B\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE UNUSED.mif " "Parameter \"INIT_FILE\" = \"UNUSED.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755695587 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555755695587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23l1 " "Found entity 1: altsyncram_23l1" {  } { { "db/altsyncram_23l1.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/db/altsyncram_23l1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755696985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555755696985 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "UNUSED.mif " "Width of data items in \"UNUSED.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "/home/legup/legup-4.0/examples/11sobel/part3/UNUSED.mif" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/UNUSED.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Quartus II" 0 -1 1555755697270 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "262144 1 /home/legup/legup-4.0/examples/11sobel/part3/UNUSED.mif " "Memory depth (262144) in the design file differs from memory depth (1) in the Memory Initialization File \"/home/legup/legup-4.0/examples/11sobel/part3/UNUSED.mif\" -- setting initial value for remaining addresses to 0" {  } { { "altsyncram.tdf" "" { Text "/home/legup/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1555755697274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755699294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555755699294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755699847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555755699847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755700471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555755700471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555755702257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755702265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755702265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755702265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 262144 " "Parameter \"NUMWORDS_A\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755702265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755702265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755702265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755702265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755702265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755702265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE elaine_512_golden_output.mif " "Parameter \"INIT_FILE\" = \"elaine_512_golden_output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755702265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555755702265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tf1 " "Found entity 1: altsyncram_5tf1" {  } { { "db/altsyncram_5tf1.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/db/altsyncram_5tf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755703502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555755703502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555755724884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 18 " "Parameter \"WIDTHAD_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 262144 " "Parameter \"NUMWORDS_A\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 262144 " "Parameter \"NUMWORDS_B\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE elaine_512_input.mif " "Parameter \"INIT_FILE\" = \"elaine_512_input.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555755724891 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555755724891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6jt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6jt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6jt1 " "Found entity 1: altsyncram_6jt1" {  } { { "db/altsyncram_6jt1.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/db/altsyncram_6jt1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555755726539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555755726539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1555755754459 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "135 " "135 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1555755758793 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/legup/legup-4.0/examples/11sobel/part3/top.map.smsg " "Generated suppressed messages file /home/legup/legup-4.0/examples/11sobel/part3/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1555755762483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555755769365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555755769365 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waitrequest " "No output dependent on input pin \"waitrequest\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part3/sobel.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555755773184 "|top|waitrequest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1555755773184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2454 " "Implemented 2454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555755773281 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555755773281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1649 " "Implemented 1649 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555755773281 ""} { "Info" "ICUT_CUT_TM_RAMS" "768 " "Implemented 768 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1555755773281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555755773281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1419 " "Peak virtual memory: 1419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555755773785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 06:22:53 2019 " "Processing ended: Sat Apr 20 06:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555755773785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:51 " "Elapsed time: 00:03:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555755773785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:33 " "Total CPU time (on all processors): 00:02:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555755773785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555755773785 ""}
