<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1849' ll='1851' type='bool llvm::TargetLoweringBase::shouldInsertFencesForAtomic(const llvm::Instruction * I) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1846'>/// Whether AtomicExpandPass should automatically insert fences and reduce
  /// ordering for this atomic. This should be true for most architectures with
  /// weak memory ordering. Defaults to false.</doc>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='221' u='c' c='_ZN12_GLOBAL__N_112AtomicExpand13runOnFunctionERN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='1119' u='c' c='_ZN12_GLOBAL__N_112AtomicExpand19expandAtomicCmpXchgEPN4llvm17AtomicCmpXchgInstE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18682' c='_ZNK4llvm17ARMTargetLowering27shouldInsertFencesForAtomicEPKNS_11InstructionE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.h' l='670' c='_ZNK4llvm18MipsTargetLowering27shouldInsertFencesForAtomicEPKNS_11InstructionE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='817' c='_ZNK4llvm17PPCTargetLowering27shouldInsertFencesForAtomicEPKNS_11InstructionE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='193' c='_ZNK4llvm19RISCVTargetLowering27shouldInsertFencesForAtomicEPKNS_11InstructionE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.h' l='198' c='_ZNK4llvm19SparcTargetLowering27shouldInsertFencesForAtomicEPKNS_11InstructionE'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.h' l='230' c='_ZNK4llvm19XCoreTargetLowering27shouldInsertFencesForAtomicEPKNS_11InstructionE'/>
