

================================================================
== Vivado HLS Report for 'Conv1DBuffer_new398'
================================================================
* Date:           Wed Apr 26 22:20:38 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.165|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8388740|  8388740|  8388740|  8388740|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |      128|      128|         2|          1|          1|      128|    yes   |
        |- Loop 2  |  8388608|  8388608|         2|          1|          1|  8388608|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     301|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     177|
|Register         |        -|      -|     101|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     101|     478|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |inputBuf_0_V_U  |Conv1DBuffer_new3tde  |        1|  0|   0|   128|    8|     1|         1024|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        1|  0|   0|   128|    8|     1|         1024|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next9_fu_247_p2    |     +    |      0|  0|  31|          24|           1|
    |indvar_flatten_op_fu_378_p2       |     +    |      0|  0|  21|          14|           1|
    |nm_3_fu_319_p2                    |     +    |      0|  0|  15|           6|           1|
    |ofm_iter_fu_253_p2                |     +    |      0|  0|  19|          12|           1|
    |ptr_simd_1_fu_212_p2              |     +    |      0|  0|  15|           8|           1|
    |ptr_simd_2_fu_372_p2              |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_235_p2                 |    and   |      0|  0|   2|           1|           1|
    |or_cond_mid1_fu_345_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond_mid_fu_293_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_105_mid_fu_305_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten9_fu_241_p2       |   icmp   |      0|  0|  18|          24|          25|
    |exitcond_flatten_fu_259_p2        |   icmp   |      0|  0|  13|          14|          13|
    |tmp_102_fu_223_p2                 |   icmp   |      0|  0|  13|          12|          11|
    |tmp_102_mid1_fu_273_p2            |   icmp   |      0|  0|  13|          12|          11|
    |tmp_104_fu_229_p2                 |   icmp   |      0|  0|  11|           6|           5|
    |tmp_104_mid1_fu_339_p2            |   icmp   |      0|  0|  11|           6|           5|
    |tmp_294_fu_299_p2                 |   icmp   |      0|  0|  13|           8|           9|
    |tmp_fu_206_p2                     |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_281_fu_325_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_384_p3     |  select  |      0|  0|  14|           1|           1|
    |nm_mid2_fu_359_p3                 |  select  |      0|  0|   6|           1|           6|
    |nm_mid_fu_265_p3                  |  select  |      0|  0|   6|           1|           1|
    |op1_assign_mid2_fu_311_p3         |  select  |      0|  0|  12|           1|          12|
    |or_cond_mid2_fu_351_p3            |  select  |      0|  0|   2|           1|           1|
    |ptr_simd4_mid2_fu_331_p3          |  select  |      0|  0|   8|           1|           1|
    |tmp_102_mid2_fu_279_p3            |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_287_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 301|         186|         135|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1            |  15|          3|    1|          3|
    |ap_phi_mux_ptr_simd_phi_fu_143_p4  |   9|          2|    8|         16|
    |in_V_V_blk_n                       |   9|          2|    1|          2|
    |indvar_flatten9_reg_151            |   9|          2|   24|         48|
    |indvar_flatten_reg_173             |   9|          2|   14|         28|
    |inputBuf_0_V_address0              |  15|          3|    7|         21|
    |nm_reg_184                         |   9|          2|    6|         12|
    |op1_assign_reg_162                 |   9|          2|   12|         24|
    |out_V_V_blk_n                      |   9|          2|    1|          2|
    |ptr_simd4_reg_195                  |   9|          2|    8|         16|
    |ptr_simd_reg_139                   |   9|          2|    8|         16|
    |real_start                         |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 177|         37|   94|        201|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |exitcond_flatten9_reg_401    |   1|   0|    1|          0|
    |indvar_flatten9_reg_151      |  24|   0|   24|          0|
    |indvar_flatten_reg_173       |  14|   0|   14|          0|
    |inputBuf_0_V_addr_1_reg_424  |   7|   0|    7|          0|
    |nm_reg_184                   |   6|   0|    6|          0|
    |op1_assign_reg_162           |  12|   0|   12|          0|
    |or_cond_mid2_reg_415         |   1|   0|    1|          0|
    |ptr_simd4_reg_195            |   8|   0|    8|          0|
    |ptr_simd_1_reg_396           |   8|   0|    8|          0|
    |ptr_simd_reg_139             |   8|   0|    8|          0|
    |start_once_reg               |   1|   0|    1|          0|
    |tmp_reg_392                  |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 101|   0|  101|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DBuffer_new398 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DBuffer_new398 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DBuffer_new398 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DBuffer_new398 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DBuffer_new398 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DBuffer_new398 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DBuffer_new398 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DBuffer_new398 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DBuffer_new398 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DBuffer_new398 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |        in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V       |    pointer   |
|out_V_V_din     | out |    8|   ap_fifo  |       out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V       |    pointer   |
+----------------+-----+-----+------------+---------------------+--------------+

