

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:43:12 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_27 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       71|       71|  0.710 us|  0.710 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 34 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 35 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add20414_loc = alloca i64 1"   --->   Operation 36 'alloca' 'add20414_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add2746_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add2746_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add3378_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add3378_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add301_110_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add301_110_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add239_112_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add239_112_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add371_114_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add371_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg1_r_0_0194_loc = alloca i64 1"   --->   Operation 42 'alloca' 'arg1_r_0_0194_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg1_r_137_0195_loc = alloca i64 1"   --->   Operation 43 'alloca' 'arg1_r_137_0195_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg1_r_238_0196_loc = alloca i64 1"   --->   Operation 44 'alloca' 'arg1_r_238_0196_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg1_r_3_0197_loc = alloca i64 1"   --->   Operation 45 'alloca' 'arg1_r_3_0197_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0198_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg1_r_1_0_0198_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0199_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg1_r_1_1_0199_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r_1_2_0200_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg1_r_1_2_0200_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0201_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg1_r_2_0_0201_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0202_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg1_r_2_1_0202_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_2_2_0203_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg1_r_2_2_0203_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 52 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 53 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 54 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arr_2 = alloca i64 1" [d3.cpp:13]   --->   Operation 55 'alloca' 'arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 57 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 58 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 59 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 61 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 62 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 64 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 65 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 66 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 67 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1, i64 %arr_2"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_2_2_0203_loc, i32 %arg1_r_2_1_0202_loc, i32 %arg1_r_2_0_0201_loc, i32 %arg1_r_1_2_0200_loc, i32 %arg1_r_1_1_0199_loc, i32 %arg1_r_1_0_0198_loc, i32 %arg1_r_3_0197_loc, i32 %arg1_r_238_0196_loc, i32 %arg1_r_137_0195_loc, i32 %arg1_r_0_0194_loc" [d3.cpp:17]   --->   Operation 69 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1, i64 %arr_2"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 71 [1/2] (1.22ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_2_2_0203_loc, i32 %arg1_r_2_1_0202_loc, i32 %arg1_r_2_0_0201_loc, i32 %arg1_r_1_2_0200_loc, i32 %arg1_r_1_1_0199_loc, i32 %arg1_r_1_0_0198_loc, i32 %arg1_r_3_0197_loc, i32 %arg1_r_238_0196_loc, i32 %arg1_r_137_0195_loc, i32 %arg1_r_0_0194_loc" [d3.cpp:17]   --->   Operation 71 'call' 'call_ln17' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 72 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 0"   --->   Operation 73 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_3_0197_loc_load = load i32 %arg1_r_3_0197_loc"   --->   Operation 74 'load' 'arg1_r_3_0197_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 75 '%mul16 = mul i32 %arg1_r_3_0197_loc_load, i32 38'
ST_12 : Operation 75 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_3_0197_loc_load, i32 38"   --->   Operation 75 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 76 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 1" [d3.cpp:30]   --->   Operation 77 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%arr_2_addr_1 = getelementptr i64 %arr_2, i64 0, i64 1" [d3.cpp:30]   --->   Operation 78 'getelementptr' 'arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 79 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 80 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 80 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 81 [2/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 81 'load' 'arr_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 13 <SV = 12> <Delay = 5.18>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_2_2_0203_loc_load = load i32 %arg1_r_2_2_0203_loc"   --->   Operation 82 'load' 'arg1_r_2_2_0203_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_1_2_0200_loc_load = load i32 %arg1_r_1_2_0200_loc"   --->   Operation 83 'load' 'arg1_r_1_2_0200_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 84 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %arg1_r_2_2_0203_loc_load" [d3.cpp:30]   --->   Operation 85 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.84ns)   --->   Input mux for Operation 86 '%mul_ln30 = mul i64 %zext_ln30, i64 %conv17'
ST_13 : Operation 86 [1/1] (2.57ns)   --->   "%mul_ln30 = mul i64 %zext_ln30, i64 %conv17" [d3.cpp:30]   --->   Operation 86 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 87 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 88 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %arr_1_load, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 88 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1" [d3.cpp:30]   --->   Operation 89 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 2" [d3.cpp:30]   --->   Operation 90 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 2" [d3.cpp:30]   --->   Operation 91 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 92 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i32 %arg1_r_1_2_0200_loc_load" [d3.cpp:30]   --->   Operation 93 'zext' 'zext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.72ns)   --->   Input mux for Operation 94 '%mul_ln30_1 = mul i63 %zext_ln30_8, i63 %zext_ln30_9'
ST_13 : Operation 94 [1/1] (2.69ns)   --->   "%mul_ln30_1 = mul i63 %zext_ln30_8, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 94 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0" [d3.cpp:30]   --->   Operation 95 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%arr_2_addr_2 = getelementptr i64 %arr_2, i64 0, i64 2" [d3.cpp:30]   --->   Operation 96 'getelementptr' 'arr_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 97 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 98 [1/1] (1.08ns)   --->   "%add_ln30_1 = add i64 %arr_2_load, i64 %shl_ln" [d3.cpp:30]   --->   Operation 98 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 99 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 100 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 100 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 101 [1/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 101 'load' 'arr_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 102 [2/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_2" [d3.cpp:30]   --->   Operation 102 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 103 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i2 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 103 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 104 [2/2] (0.67ns)   --->   "%arr_2_load_2 = load i2 %arr_2_addr_2" [d3.cpp:30]   --->   Operation 104 'load' 'arr_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 105 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 105 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 106 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_1, i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 106 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 14 <SV = 13> <Delay = 5.18>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0202_loc_load = load i32 %arg1_r_2_1_0202_loc"   --->   Operation 107 'load' 'arg1_r_2_1_0202_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0201_loc_load = load i32 %arg1_r_2_0_0201_loc"   --->   Operation 108 'load' 'arg1_r_2_0_0201_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0199_loc_load = load i32 %arg1_r_1_1_0199_loc"   --->   Operation 109 'load' 'arg1_r_1_1_0199_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0198_loc_load = load i32 %arg1_r_1_0_0198_loc"   --->   Operation 110 'load' 'arg1_r_1_0_0198_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%arg1_r_238_0196_loc_load = load i32 %arg1_r_238_0196_loc"   --->   Operation 111 'load' 'arg1_r_238_0196_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%arg1_r_137_0195_loc_load = load i32 %arg1_r_137_0195_loc"   --->   Operation 112 'load' 'arg1_r_137_0195_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %arg1_r_238_0196_loc_load" [d3.cpp:30]   --->   Operation 113 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.84ns)   --->   Input mux for Operation 114 '%mul_ln30_2 = mul i64 %zext_ln30_2, i64 %conv17'
ST_14 : Operation 114 [1/1] (2.57ns)   --->   "%mul_ln30_2 = mul i64 %zext_ln30_2, i64 %conv17" [d3.cpp:30]   --->   Operation 114 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i32 %arg1_r_2_1_0202_loc_load" [d3.cpp:30]   --->   Operation 115 'zext' 'zext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.72ns)   --->   Input mux for Operation 116 '%mul_ln30_3 = mul i63 %zext_ln30_8, i63 %zext_ln30_10'
ST_14 : Operation 116 [1/1] (2.69ns)   --->   "%mul_ln30_3 = mul i63 %zext_ln30_8, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 116 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0" [d3.cpp:30]   --->   Operation 117 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i32 %arg1_r_1_1_0199_loc_load" [d3.cpp:30]   --->   Operation 118 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.84ns)   --->   Input mux for Operation 119 '%mul_ln30_4 = mul i64 %zext_ln30_4, i64 %conv17'
ST_14 : Operation 119 [1/1] (2.57ns)   --->   "%mul_ln30_4 = mul i64 %zext_ln30_4, i64 %conv17" [d3.cpp:30]   --->   Operation 119 'mul' 'mul_ln30_4' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i32 %arg1_r_137_0195_loc_load" [d3.cpp:30]   --->   Operation 120 'zext' 'zext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.72ns)   --->   Input mux for Operation 121 '%mul_ln30_5 = mul i63 %zext_ln30_8, i63 %zext_ln30_11'
ST_14 : Operation 121 [1/1] (2.69ns)   --->   "%mul_ln30_5 = mul i63 %zext_ln30_8, i63 %zext_ln30_11" [d3.cpp:30]   --->   Operation 121 'mul' 'mul_ln30_5' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_5, i1 0" [d3.cpp:30]   --->   Operation 122 'bitconcatenate' 'shl_ln30_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i32 %arg1_r_2_0_0201_loc_load" [d3.cpp:30]   --->   Operation 123 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.84ns)   --->   Input mux for Operation 124 '%mul_ln30_6 = mul i64 %zext_ln30_6, i64 %conv17'
ST_14 : Operation 124 [1/1] (2.57ns)   --->   "%mul_ln30_6 = mul i64 %zext_ln30_6, i64 %conv17" [d3.cpp:30]   --->   Operation 124 'mul' 'mul_ln30_6' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln30_12 = zext i32 %arg1_r_1_0_0198_loc_load" [d3.cpp:30]   --->   Operation 125 'zext' 'zext_ln30_12' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.72ns)   --->   Input mux for Operation 126 '%mul_ln30_7 = mul i63 %zext_ln30_8, i63 %zext_ln30_12'
ST_14 : Operation 126 [1/1] (2.69ns)   --->   "%mul_ln30_7 = mul i63 %zext_ln30_8, i63 %zext_ln30_12" [d3.cpp:30]   --->   Operation 126 'mul' 'mul_ln30_7' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln30_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_7, i1 0" [d3.cpp:30]   --->   Operation 127 'bitconcatenate' 'shl_ln30_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 128 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 129 [1/1] (1.08ns)   --->   "%add_ln30_2 = add i64 %arr_load, i64 %mul_ln30_2" [d3.cpp:30]   --->   Operation 129 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (1.08ns)   --->   "%add_ln30_3 = add i64 %arr_1_load_1, i64 %shl_ln30_1" [d3.cpp:30]   --->   Operation 130 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (1.08ns)   --->   "%add_ln30_4 = add i64 %arr_2_load_1, i64 %mul_ln30_4" [d3.cpp:30]   --->   Operation 131 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_2" [d3.cpp:30]   --->   Operation 132 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 133 [1/1] (1.08ns)   --->   "%add_ln30_5 = add i64 %arr_load_1, i64 %shl_ln30_2" [d3.cpp:30]   --->   Operation 133 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i2 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 134 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 135 [1/1] (1.08ns)   --->   "%add_ln30_6 = add i64 %arr_1_load_2, i64 %mul_ln30_6" [d3.cpp:30]   --->   Operation 135 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/2] (0.67ns)   --->   "%arr_2_load_2 = load i2 %arr_2_addr_2" [d3.cpp:30]   --->   Operation 136 'load' 'arr_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 137 [1/1] (1.08ns)   --->   "%add_ln30_7 = add i64 %arr_2_load_2, i64 %shl_ln30_3" [d3.cpp:30]   --->   Operation 137 'add' 'add_ln30_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 138 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 139 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_3, i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 139 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 140 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_4, i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 140 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 141 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_5, i2 %arr_addr_2" [d3.cpp:30]   --->   Operation 141 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_6, i2 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 142 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 143 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_7, i2 %arr_2_addr_2" [d3.cpp:30]   --->   Operation 143 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : [1/1] (0.57ns)   --->   Input mux for Operation 144 '%mul45 = mul i32 %arg1_r_2_2_0203_loc_load, i32 19'
ST_14 : Operation 144 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_2_2_0203_loc_load, i32 19"   --->   Operation 144 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.42>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%arg1_r_0_0194_loc_load = load i32 %arg1_r_0_0194_loc"   --->   Operation 145 'load' 'arg1_r_0_0194_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 146 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i32 %arg1_r_137_0195_loc_load, i32 %arg1_r_238_0196_loc_load, i32 %arg1_r_0_0194_loc_load, i32 %arg1_r_1_0_0198_loc_load, i32 %arg1_r_1_1_0199_loc_load, i32 %arg1_r_1_2_0200_loc_load, i32 %arg1_r_2_0_0201_loc_load, i32 %arg1_r_2_1_0202_loc_load, i32 %arg1_r_2_2_0203_loc_load, i32 %mul45, i64 %arr, i64 %arr_1, i64 %arr_2"   --->   Operation 147 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : [1/1] (0.84ns)   --->   Input mux for Operation 148 '%mul157 = mul i64 %conv46, i64 %zext_ln30'
ST_15 : Operation 148 [1/1] (2.57ns)   --->   "%mul157 = mul i64 %conv46, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 148 'mul' 'mul157' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i32 %arg1_r_137_0195_loc_load, i32 %arg1_r_238_0196_loc_load, i32 %arg1_r_0_0194_loc_load, i32 %arg1_r_1_0_0198_loc_load, i32 %arg1_r_1_1_0199_loc_load, i32 %arg1_r_1_2_0200_loc_load, i32 %arg1_r_2_0_0201_loc_load, i32 %arg1_r_2_1_0202_loc_load, i32 %arg1_r_2_2_0203_loc_load, i32 %mul45, i64 %arr, i64 %arr_1, i64 %arr_2"   --->   Operation 149 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.42>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 150 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 151 '%mul219 = mul i32 %arg1_r_1_2_0200_loc_load, i32 38'
ST_17 : Operation 151 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_1_2_0200_loc_load, i32 38"   --->   Operation 151 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 152 '%mul244 = mul i32 %arg1_r_238_0196_loc_load, i32 19'
ST_17 : Operation 152 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_238_0196_loc_load, i32 19"   --->   Operation 152 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 153 '%mul316 = mul i32 %arg1_r_2_1_0202_loc_load, i32 38'
ST_17 : Operation 153 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_2_1_0202_loc_load, i32 38"   --->   Operation 153 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [2/2] (0.67ns)   --->   "%arr_load_3 = load i2 %arr_addr" [d3.cpp:60]   --->   Operation 154 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 155 [2/2] (0.67ns)   --->   "%arr_load_5 = load i2 %arr_addr_2" [d3.cpp:89]   --->   Operation 155 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 156 [2/2] (0.67ns)   --->   "%arr_2_load_4 = load i2 %arr_2_addr_2" [d3.cpp:100]   --->   Operation 156 'load' 'arr_2_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 157 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i2 %arr_1_addr_2" [d3.cpp:94]   --->   Operation 157 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 158 [2/2] (0.67ns)   --->   "%arr_2_load_5 = load i2 %arr_2_addr_1" [d3.cpp:83]   --->   Operation 158 'load' 'arr_2_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 159 [2/2] (0.67ns)   --->   "%arr_1_load_5 = load i2 %arr_1_addr_1" [d3.cpp:106]   --->   Operation 159 'load' 'arr_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 18 <SV = 17> <Delay = 5.48>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %arg1_r_1_2_0200_loc_load" [d3.cpp:30]   --->   Operation 160 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %arg1_r_2_1_0202_loc_load" [d3.cpp:30]   --->   Operation 161 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %arg1_r_137_0195_loc_load" [d3.cpp:30]   --->   Operation 162 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i32 %arg1_r_1_0_0198_loc_load" [d3.cpp:30]   --->   Operation 163 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 3"   --->   Operation 164 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_0_0194_loc_load" [d3.cpp:50]   --->   Operation 165 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i32 %arg1_r_3_0197_loc_load, i32 1" [d3.cpp:50]   --->   Operation 166 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln50" [d3.cpp:50]   --->   Operation 167 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 168 '%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1'
ST_18 : Operation 168 [1/1] (2.57ns)   --->   "%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 168 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [2/2] (0.67ns)   --->   "%arr_load_2 = load i2 %arr_addr_3" [d3.cpp:50]   --->   Operation 169 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln50_1 = shl i32 %arg1_r_2_2_0203_loc_load, i32 1" [d3.cpp:50]   --->   Operation 170 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %shl_ln50_1" [d3.cpp:50]   --->   Operation 171 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 172 '%mul_ln50_1 = mul i64 %zext_ln30_7, i64 %zext_ln50_2'
ST_18 : Operation 172 [1/1] (2.57ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln30_7, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 172 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln50_2 = shl i32 %arg1_r_1_2_0200_loc_load, i32 1" [d3.cpp:50]   --->   Operation 173 'shl' 'shl_ln50_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %shl_ln50_2" [d3.cpp:50]   --->   Operation 174 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 175 '%mul_ln50_2 = mul i64 %zext_ln30_6, i64 %zext_ln50_3'
ST_18 : Operation 175 [1/1] (2.57ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln30_6, i64 %zext_ln50_3" [d3.cpp:50]   --->   Operation 175 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln50_3 = shl i32 %arg1_r_238_0196_loc_load, i32 1" [d3.cpp:50]   --->   Operation 176 'shl' 'shl_ln50_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %shl_ln50_3" [d3.cpp:50]   --->   Operation 177 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 178 '%mul_ln50_3 = mul i64 %zext_ln30_5, i64 %zext_ln50_4'
ST_18 : Operation 178 [1/1] (2.57ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln30_5, i64 %zext_ln50_4" [d3.cpp:50]   --->   Operation 178 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln50_4 = shl i32 %arg1_r_2_1_0202_loc_load, i32 1" [d3.cpp:50]   --->   Operation 179 'shl' 'shl_ln50_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %shl_ln50_4" [d3.cpp:50]   --->   Operation 180 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 181 '%mul_ln50_4 = mul i64 %zext_ln30_4, i64 %zext_ln50_5'
ST_18 : Operation 181 [1/1] (2.57ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln30_4, i64 %zext_ln50_5" [d3.cpp:50]   --->   Operation 181 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50_2, i64 %mul_ln50_1" [d3.cpp:50]   --->   Operation 182 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_1 = add i64 %mul_ln50_3, i64 %mul_ln50" [d3.cpp:50]   --->   Operation 183 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 184 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_2 = add i64 %add_ln50_1, i64 %mul_ln50_4" [d3.cpp:50]   --->   Operation 184 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %add_ln50" [d3.cpp:50]   --->   Operation 185 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %add_ln50_2" [d3.cpp:50]   --->   Operation 186 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 187 '%mul_ln60 = mul i64 %zext_ln50, i64 %zext_ln50_2'
ST_18 : Operation 187 [1/1] (2.57ns)   --->   "%mul_ln60 = mul i64 %zext_ln50, i64 %zext_ln50_2" [d3.cpp:60]   --->   Operation 187 'mul' 'mul_ln60' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 188 '%mul_ln61 = mul i64 %zext_ln50, i64 %zext_ln50_3'
ST_18 : Operation 188 [1/1] (2.57ns)   --->   "%mul_ln61 = mul i64 %zext_ln50, i64 %zext_ln50_3" [d3.cpp:61]   --->   Operation 188 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 189 '%mul_ln62 = mul i64 %zext_ln50, i64 %zext_ln50_4'
ST_18 : Operation 189 [1/1] (2.57ns)   --->   "%mul_ln62 = mul i64 %zext_ln50, i64 %zext_ln50_4" [d3.cpp:62]   --->   Operation 189 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 190 '%mul_ln64 = mul i64 %zext_ln50, i64 %zext_ln50_5'
ST_18 : Operation 190 [1/1] (2.57ns)   --->   "%mul_ln64 = mul i64 %zext_ln50, i64 %zext_ln50_5" [d3.cpp:64]   --->   Operation 190 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i32 %arg1_r_1_2_0200_loc_load, i32 2" [d3.cpp:60]   --->   Operation 191 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %shl_ln60" [d3.cpp:60]   --->   Operation 192 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 193 '%mul_ln60_1 = mul i64 %zext_ln30_7, i64 %zext_ln60'
ST_18 : Operation 193 [1/1] (2.57ns)   --->   "%mul_ln60_1 = mul i64 %zext_ln30_7, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 193 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 194 '%mul_ln61_1 = mul i64 %zext_ln30_7, i64 %zext_ln50_4'
ST_18 : Operation 194 [1/1] (2.57ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln30_7, i64 %zext_ln50_4" [d3.cpp:61]   --->   Operation 194 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %shl_ln50_4" [d3.cpp:62]   --->   Operation 195 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.72ns)   --->   Input mux for Operation 196 '%mul_ln62_1 = mul i63 %zext_ln62, i63 %zext_ln30_12'
ST_18 : Operation 196 [1/1] (2.69ns)   --->   "%mul_ln62_1 = mul i63 %zext_ln62, i63 %zext_ln30_12" [d3.cpp:62]   --->   Operation 196 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln62_1, i1 0" [d3.cpp:62]   --->   Operation 197 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i32 %arg1_r_1_1_0199_loc_load, i32 1" [d3.cpp:64]   --->   Operation 198 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %shl_ln64" [d3.cpp:64]   --->   Operation 199 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 200 '%mul_ln64_1 = mul i64 %zext_ln30_7, i64 %zext_ln64'
ST_18 : Operation 200 [1/1] (2.57ns)   --->   "%mul_ln64_1 = mul i64 %zext_ln30_7, i64 %zext_ln64" [d3.cpp:64]   --->   Operation 200 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 201 '%mul_ln60_2 = mul i64 %zext_ln30_6, i64 %zext_ln50_4'
ST_18 : Operation 201 [1/1] (2.57ns)   --->   "%mul_ln60_2 = mul i64 %zext_ln30_6, i64 %zext_ln50_4" [d3.cpp:60]   --->   Operation 201 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 202 '%mul_ln61_2 = mul i64 %zext_ln30_6, i64 %zext_ln50_5'
ST_18 : Operation 202 [1/1] (2.57ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln30_6, i64 %zext_ln50_5" [d3.cpp:61]   --->   Operation 202 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 203 '%mul_ln62_2 = mul i64 %zext_ln30_6, i64 %zext_ln64'
ST_18 : Operation 203 [1/1] (2.57ns)   --->   "%mul_ln62_2 = mul i64 %zext_ln30_6, i64 %zext_ln64" [d3.cpp:62]   --->   Operation 203 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln64_1 = shl i32 %arg1_r_137_0195_loc_load, i32 1" [d3.cpp:64]   --->   Operation 204 'shl' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i32 %shl_ln64_1" [d3.cpp:64]   --->   Operation 205 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 206 '%mul_ln64_2 = mul i64 %zext_ln30_6, i64 %zext_ln64_1'
ST_18 : Operation 206 [1/1] (2.57ns)   --->   "%mul_ln64_2 = mul i64 %zext_ln30_6, i64 %zext_ln64_1" [d3.cpp:64]   --->   Operation 206 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln60_1 = shl i32 %arg1_r_2_1_0202_loc_load, i32 2" [d3.cpp:60]   --->   Operation 207 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln60_1" [d3.cpp:60]   --->   Operation 208 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 209 '%mul_ln60_3 = mul i64 %zext_ln30_5, i64 %zext_ln60_1'
ST_18 : Operation 209 [1/1] (2.57ns)   --->   "%mul_ln60_3 = mul i64 %zext_ln30_5, i64 %zext_ln60_1" [d3.cpp:60]   --->   Operation 209 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 210 '%mul_ln61_3 = mul i64 %zext_ln30_5, i64 %zext_ln64'
ST_18 : Operation 210 [1/1] (2.57ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln30_5, i64 %zext_ln64" [d3.cpp:61]   --->   Operation 210 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 211 '%mul_ln62_3 = mul i64 %zext_ln64_1, i64 %zext_ln30_5'
ST_18 : Operation 211 [1/1] (2.57ns)   --->   "%mul_ln62_3 = mul i64 %zext_ln64_1, i64 %zext_ln30_5" [d3.cpp:62]   --->   Operation 211 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 212 '%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4'
ST_18 : Operation 212 [1/1] (2.57ns)   --->   "%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 212 'mul' 'mul202' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_3_0197_loc_load"   --->   Operation 213 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 214 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_18 : Operation 214 [1/1] (2.57ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 214 'mul' 'mul211' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 215 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 216 '%mul221 = mul i64 %zext_ln30_2, i64 %conv220'
ST_18 : Operation 216 [1/1] (2.57ns)   --->   "%mul221 = mul i64 %zext_ln30_2, i64 %conv220" [d3.cpp:30]   --->   Operation 216 'mul' 'mul221' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 217 '%mul229 = mul i64 %zext_ln50, i64 %zext_ln64_1'
ST_18 : Operation 217 [1/1] (2.57ns)   --->   "%mul229 = mul i64 %zext_ln50, i64 %zext_ln64_1" [d3.cpp:50]   --->   Operation 217 'mul' 'mul229' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%empty_28 = shl i32 %arg1_r_2_0_0201_loc_load, i32 1"   --->   Operation 218 'shl' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_28"   --->   Operation 219 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 220 '%mul237 = mul i64 %zext_ln30_7, i64 %conv236'
ST_18 : Operation 220 [1/1] (2.57ns)   --->   "%mul237 = mul i64 %zext_ln30_7, i64 %conv236" [d3.cpp:30]   --->   Operation 220 'mul' 'mul237' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 221 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 222 '%mul246 = mul i64 %conv245, i64 %zext_ln30_2'
ST_18 : Operation 222 [1/1] (2.57ns)   --->   "%mul246 = mul i64 %conv245, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 222 'mul' 'mul246' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 223 '%mul254 = mul i64 %zext_ln50, i64 %conv236'
ST_18 : Operation 223 [1/1] (2.57ns)   --->   "%mul254 = mul i64 %zext_ln50, i64 %conv236" [d3.cpp:50]   --->   Operation 223 'mul' 'mul254' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%empty_29 = shl i32 %arg1_r_1_0_0198_loc_load, i32 1"   --->   Operation 224 'shl' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_29"   --->   Operation 225 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 226 '%mul262 = mul i64 %conv261, i64 %zext_ln30_7'
ST_18 : Operation 226 [1/1] (2.57ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 226 'mul' 'mul262' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 227 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.72ns)   --->   Input mux for Operation 228 '%mul2722533 = mul i63 %mul219_cast, i63 %zext_ln30_10'
ST_18 : Operation 228 [1/1] (2.69ns)   --->   "%mul2722533 = mul i63 %mul219_cast, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 228 'mul' 'mul2722533' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2722533, i1 0" [d3.cpp:30]   --->   Operation 229 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 230 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.72ns)   --->   Input mux for Operation 231 '%mul2822431 = mul i63 %mul244_cast, i63 %zext_ln30_10'
ST_18 : Operation 231 [1/1] (2.69ns)   --->   "%mul2822431 = mul i63 %mul244_cast, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 231 'mul' 'mul2822431' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2822431, i1 0" [d3.cpp:30]   --->   Operation 232 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 233 '%mul290 = mul i64 %zext_ln50, i64 %conv261'
ST_18 : Operation 233 [1/1] (2.57ns)   --->   "%mul290 = mul i64 %zext_ln50, i64 %conv261" [d3.cpp:50]   --->   Operation 233 'mul' 'mul290' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 234 '%mul299 = mul i64 %zext_ln30_4, i64 %conv220'
ST_18 : Operation 234 [1/1] (2.57ns)   --->   "%mul299 = mul i64 %zext_ln30_4, i64 %conv220" [d3.cpp:30]   --->   Operation 234 'mul' 'mul299' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0199_cast = zext i32 %arg1_r_1_1_0199_loc_load"   --->   Operation 235 'zext' 'arg1_r_1_1_0199_cast' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.72ns)   --->   Input mux for Operation 236 '%mul3092329 = mul i63 %mul244_cast, i63 %arg1_r_1_1_0199_cast'
ST_18 : Operation 236 [1/1] (2.69ns)   --->   "%mul3092329 = mul i63 %mul244_cast, i63 %arg1_r_1_1_0199_cast"   --->   Operation 236 'mul' 'mul3092329' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3092329, i1 0"   --->   Operation 237 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 238 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 239 '%mul318 = mul i64 %conv317, i64 %zext_ln30_3'
ST_18 : Operation 239 [1/1] (2.57ns)   --->   "%mul318 = mul i64 %conv317, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 239 'mul' 'mul318' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 240 '%mul325 = mul i64 %zext_ln50, i64 %zext_ln50'
ST_18 : Operation 240 [1/1] (2.57ns)   --->   "%mul325 = mul i64 %zext_ln50, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 240 'mul' 'mul325' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.72ns)   --->   Input mux for Operation 241 '%mul3352227 = mul i63 %mul219_cast, i63 %zext_ln30_11'
ST_18 : Operation 241 [1/1] (2.69ns)   --->   "%mul3352227 = mul i63 %mul219_cast, i63 %zext_ln30_11" [d3.cpp:30]   --->   Operation 241 'mul' 'mul3352227' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%mul7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3352227, i1 0" [d3.cpp:30]   --->   Operation 242 'bitconcatenate' 'mul7' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 243 '%mul344 = mul i64 %zext_ln50, i64 %zext_ln64'
ST_18 : Operation 243 [1/1] (2.57ns)   --->   "%mul344 = mul i64 %zext_ln50, i64 %zext_ln64" [d3.cpp:50]   --->   Operation 243 'mul' 'mul344' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%empty_30 = shl i32 %arg1_r_137_0195_loc_load, i32 2"   --->   Operation 244 'shl' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_30"   --->   Operation 245 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 246 '%mul353 = mul i64 %zext_ln30_7, i64 %conv352'
ST_18 : Operation 246 [1/1] (2.57ns)   --->   "%mul353 = mul i64 %zext_ln30_7, i64 %conv352" [d3.cpp:30]   --->   Operation 246 'mul' 'mul353' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 247 '%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6'
ST_18 : Operation 247 [1/1] (2.57ns)   --->   "%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6" [d3.cpp:30]   --->   Operation 247 'mul' 'mul360' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.84ns)   --->   Input mux for Operation 248 '%mul369 = mul i64 %conv220, i64 %zext_ln30_1'
ST_18 : Operation 248 [1/1] (2.57ns)   --->   "%mul369 = mul i64 %conv220, i64 %zext_ln30_1" [d3.cpp:30]   --->   Operation 248 'mul' 'mul369' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 249 [1/2] (0.67ns)   --->   "%arr_load_3 = load i2 %arr_addr" [d3.cpp:60]   --->   Operation 249 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60 = add i64 %arr_load_3, i64 %mul_ln60_2" [d3.cpp:60]   --->   Operation 250 'add' 'add_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_1 = add i64 %mul_ln60_1, i64 %mul_ln60" [d3.cpp:60]   --->   Operation 251 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 252 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_2 = add i64 %add_ln60_1, i64 %mul_ln60_3" [d3.cpp:60]   --->   Operation 252 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 253 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_3 = add i64 %add_ln60_2, i64 %add_ln60" [d3.cpp:60]   --->   Operation 253 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 254 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 254 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 255 [1/1] (1.08ns)   --->   "%add_ln61 = add i64 %mul_ln61_3, i64 %mul_ln61_1" [d3.cpp:61]   --->   Operation 255 'add' 'add_ln61' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [1/1] (1.08ns)   --->   "%add_ln61_1 = add i64 %mul_ln61_2, i64 %mul_ln61" [d3.cpp:61]   --->   Operation 256 'add' 'add_ln61_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %add_ln61" [d3.cpp:61]   --->   Operation 257 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i64 %add_ln61_1" [d3.cpp:61]   --->   Operation 258 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [2/2] (0.67ns)   --->   "%arr_2_load_3 = load i2 %arr_2_addr" [d3.cpp:62]   --->   Operation 259 'load' 'arr_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 260 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %mul_ln62_2, i64 %shl_ln3" [d3.cpp:62]   --->   Operation 260 'add' 'add_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_1 = add i64 %mul_ln62_3, i64 %mul_ln62" [d3.cpp:62]   --->   Operation 261 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 262 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_4 = add i64 %add_ln62_1, i64 %mul157" [d3.cpp:62]   --->   Operation 262 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %add_ln62" [d3.cpp:62]   --->   Operation 263 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i64 %add_ln62_4" [d3.cpp:62]   --->   Operation 264 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64 = add i64 %mul_ln64_2, i64 %mul_ln64" [d3.cpp:64]   --->   Operation 265 'add' 'add_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 266 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln64_1 = add i64 %add_ln64, i64 %mul_ln64_1" [d3.cpp:64]   --->   Operation 266 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 267 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [1/2] (0.67ns)   --->   "%arr_load_5 = load i2 %arr_addr_2" [d3.cpp:89]   --->   Operation 268 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 269 [1/2] (0.67ns)   --->   "%arr_2_load_4 = load i2 %arr_2_addr_2" [d3.cpp:100]   --->   Operation 269 'load' 'arr_2_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 270 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i2 %arr_1_addr_2" [d3.cpp:94]   --->   Operation 270 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 271 [1/2] (0.67ns)   --->   "%arr_2_load_5 = load i2 %arr_2_addr_1" [d3.cpp:83]   --->   Operation 271 'load' 'arr_2_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 272 [1/2] (0.67ns)   --->   "%arr_1_load_5 = load i2 %arr_1_addr_1" [d3.cpp:106]   --->   Operation 272 'load' 'arr_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 273 [2/2] (0.42ns)   --->   "%call_ln106 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_1_load_5, i64 %arr_2_load_5, i64 %arr_1_load_4, i64 %arr_2_load_4, i64 %arr_load_5, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul3, i64 %mul246, i64 %mul254, i64 %mul262, i64 %mul5, i64 %mul318, i64 %mul325, i64 %mul7, i64 %mul360, i64 %mul369, i64 %mul344, i64 %mul353, i64 %mul299, i64 %mul4, i64 %mul290, i64 %mul237, i64 %mul221, i64 %mul229, i64 %add371_114_loc, i64 %add239_112_loc, i64 %add301_110_loc, i64 %add3378_loc, i64 %add2746_loc, i64 %add20414_loc" [d3.cpp:106]   --->   Operation 273 'call' 'call_ln106' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.17>
ST_19 : Operation 274 [1/2] (0.67ns)   --->   "%arr_load_2 = load i2 %arr_addr_3" [d3.cpp:50]   --->   Operation 274 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_3 = add i64 %add_ln50_2, i64 %add_ln50" [d3.cpp:50]   --->   Operation 275 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i64 %arr_load_2" [d3.cpp:50]   --->   Operation 276 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_4 = add i64 %arr_load_2, i64 %add_ln50_3" [d3.cpp:50]   --->   Operation 277 'add' 'add_ln50_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 278 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 278 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_2 = add i64 %add_ln61_1, i64 %add_ln61" [d3.cpp:61]   --->   Operation 279 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i64 %arr_1_load_3" [d3.cpp:61]   --->   Operation 280 'trunc' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 281 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln61_3 = add i64 %arr_1_load_3, i64 %add_ln61_2" [d3.cpp:61]   --->   Operation 281 'add' 'add_ln61_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 282 [1/2] (0.67ns)   --->   "%arr_2_load_3 = load i2 %arr_2_addr" [d3.cpp:62]   --->   Operation 282 'load' 'arr_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_2 = add i64 %add_ln62_4, i64 %add_ln62" [d3.cpp:62]   --->   Operation 283 'add' 'add_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i64 %arr_2_load_3" [d3.cpp:62]   --->   Operation 284 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i64 %arr_2_load_3, i64 %add_ln62_2" [d3.cpp:62]   --->   Operation 285 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 286 [2/2] (0.67ns)   --->   "%arr_load_4 = load i2 %arr_addr_1" [d3.cpp:64]   --->   Operation 286 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 287 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add_ln50_4, i2 %arr_addr_3" [d3.cpp:50]   --->   Operation 287 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 288 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add_ln61_3, i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 288 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 289 [1/1] (0.67ns)   --->   "%store_ln63 = store i64 %add_ln62_3, i2 %arr_2_addr" [d3.cpp:63]   --->   Operation 289 'store' 'store_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 290 [1/2] (0.67ns)   --->   "%call_ln106 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_1_load_5, i64 %arr_2_load_5, i64 %arr_1_load_4, i64 %arr_2_load_4, i64 %arr_load_5, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul3, i64 %mul246, i64 %mul254, i64 %mul262, i64 %mul5, i64 %mul318, i64 %mul325, i64 %mul7, i64 %mul360, i64 %mul369, i64 %mul344, i64 %mul353, i64 %mul299, i64 %mul4, i64 %mul290, i64 %mul237, i64 %mul221, i64 %mul229, i64 %add371_114_loc, i64 %add239_112_loc, i64 %add301_110_loc, i64 %add3378_loc, i64 %add2746_loc, i64 %add20414_loc" [d3.cpp:106]   --->   Operation 290 'call' 'call_ln106' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.09>
ST_20 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_5 = add i26 %trunc_ln62_1, i26 %trunc_ln62" [d3.cpp:62]   --->   Operation 291 'add' 'add_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 292 [1/2] (0.67ns)   --->   "%arr_load_4 = load i2 %arr_addr_1" [d3.cpp:64]   --->   Operation 292 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %arr_load_4" [d3.cpp:64]   --->   Operation 293 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (1.08ns)   --->   "%add_ln64_2 = add i64 %arr_load_4, i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 294 'add' 'add_ln64_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add_ln64_2, i2 %arr_addr_1" [d3.cpp:64]   --->   Operation 295 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%add371_114_loc_load = load i64 %add371_114_loc"   --->   Operation 296 'load' 'add371_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%add239_112_loc_load = load i64 %add239_112_loc"   --->   Operation 297 'load' 'add239_112_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%add301_110_loc_load = load i64 %add301_110_loc"   --->   Operation 298 'load' 'add301_110_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "%add3378_loc_load = load i64 %add3378_loc"   --->   Operation 299 'load' 'add3378_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%add2746_loc_load = load i64 %add2746_loc"   --->   Operation 300 'load' 'add2746_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add2746_loc_load, i2 %arr_addr_2" [d3.cpp:89]   --->   Operation 301 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 302 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add3378_loc_load, i2 %arr_2_addr_2" [d3.cpp:100]   --->   Operation 302 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 303 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add301_110_loc_load, i2 %arr_1_addr_2" [d3.cpp:94]   --->   Operation 303 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 304 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add239_112_loc_load, i2 %arr_2_addr_1" [d3.cpp:83]   --->   Operation 304 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 305 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add371_114_loc_load, i2 %arr_1_addr_1" [d3.cpp:106]   --->   Operation 305 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add3378_loc_load" [d3.cpp:113]   --->   Operation 306 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add3378_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 307 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln" [d3.cpp:113]   --->   Operation 308 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add301_110_loc_load" [d3.cpp:113]   --->   Operation 309 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add3378_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 310 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 311 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add301_110_loc_load" [d3.cpp:113]   --->   Operation 311 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 312 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 313 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %add2746_loc_load" [d3.cpp:113]   --->   Operation 314 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 315 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 316 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add2746_loc_load" [d3.cpp:113]   --->   Operation 316 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 317 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 318 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add239_112_loc_load" [d3.cpp:113]   --->   Operation 319 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 320 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add239_112_loc_load" [d3.cpp:113]   --->   Operation 321 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 322 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 323 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add371_114_loc_load" [d3.cpp:113]   --->   Operation 324 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 325 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 326 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add371_114_loc_load" [d3.cpp:113]   --->   Operation 326 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 327 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 328 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 329 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add_ln64_2" [d3.cpp:113]   --->   Operation 330 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 331 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 331 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 332 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 333 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 334 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add_ln62_3" [d3.cpp:113]   --->   Operation 334 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 335 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 336 'partselect' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 337 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 337 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 338 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 339 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 340 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 340 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_1 = add i25 %trunc_ln64, i25 %trunc_ln113_s" [d3.cpp:118]   --->   Operation 341 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 342 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i25 %add_ln118_1, i25 %trunc_ln64_1" [d3.cpp:118]   --->   Operation 342 'add' 'add_ln118' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 343 [1/1] (0.95ns)   --->   "%add_ln119_1 = add i26 %trunc_ln62_2, i26 %trunc_ln113_8" [d3.cpp:119]   --->   Operation 343 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 344 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i26 %add_ln119_1, i26 %add_ln62_5" [d3.cpp:119]   --->   Operation 344 'add' 'add_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.82>
ST_21 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_5 = add i25 %trunc_ln50_1, i25 %trunc_ln50" [d3.cpp:50]   --->   Operation 345 'add' 'add_ln50_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_4 = add i25 %trunc_ln61_1, i25 %trunc_ln61" [d3.cpp:61]   --->   Operation 346 'add' 'add_ln61_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 347 [1/1] (0.00ns)   --->   "%add20414_loc_load = load i64 %add20414_loc"   --->   Operation 347 'load' 'add20414_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 348 [1/1] (0.67ns)   --->   "%store_ln77 = store i64 %add20414_loc_load, i2 %arr_addr" [d3.cpp:77]   --->   Operation 348 'store' 'store_ln77' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 349 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add_ln61_3" [d3.cpp:113]   --->   Operation 350 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 351 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 351 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 352 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = trunc i64 %add20414_loc_load" [d3.cpp:113]   --->   Operation 353 'trunc' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 354 'partselect' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 355 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add20414_loc_load" [d3.cpp:113]   --->   Operation 355 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 356 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 357 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 358 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add_ln50_4" [d3.cpp:113]   --->   Operation 359 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 360 'partselect' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.94ns)   --->   "%add_ln120_1 = add i25 %trunc_ln61_2, i25 %trunc_ln113_10" [d3.cpp:120]   --->   Operation 361 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 362 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i25 %add_ln120_1, i25 %add_ln61_4" [d3.cpp:120]   --->   Operation 362 'add' 'add_ln120' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 363 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_12, i26 %trunc_ln113_11" [d3.cpp:121]   --->   Operation 363 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 364 [1/1] (0.94ns)   --->   "%add_ln122_1 = add i25 %trunc_ln50_2, i25 %trunc_ln113_13" [d3.cpp:122]   --->   Operation 364 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 365 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i25 %add_ln122_1, i25 %add_ln50_5" [d3.cpp:122]   --->   Operation 365 'add' 'add_ln122' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 6.13>
ST_22 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_14" [d3.cpp:113]   --->   Operation 366 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 367 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 367 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 368 'trunc' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 369 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_15, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 369 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 370 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 371 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 371 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 372 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 372 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_22 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 373 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 374 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 374 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 375 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 376 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 377 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 378 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 378 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 379 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 380 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 380 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 381 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 381 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_22 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 382 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 383 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 383 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 384 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 384 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.63>
ST_23 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 385 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 386 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 387 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 387 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 388 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 388 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 389 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 389 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_23 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 390 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 391 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 391 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 392 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 392 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 24 <SV = 23> <Delay = 0.67>
ST_24 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 393 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 394 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 394 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 395 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 395 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_24 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 396 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 397 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 397 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 398 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 398 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 0.67>
ST_25 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 399 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 400 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 400 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 401 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 401 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 402 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 403 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 403 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 404 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 404 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 405 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 406 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 406 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 407 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 407 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 408 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 409 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 409 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 410 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 410 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln9" [d3.cpp:126]   --->   Operation 411 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 412 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 412 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 413 [1/1] (7.30ns)   --->   "%empty_31 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 413 'writereq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 414 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln9, i27 %out1_w" [d3.cpp:126]   --->   Operation 414 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 415 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln9, i27 %out1_w" [d3.cpp:126]   --->   Operation 415 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 416 [5/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 416 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 417 [4/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 417 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 418 [3/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 418 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 419 [2/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 419 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 420 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [d3.cpp:3]   --->   Operation 420 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 421 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_13, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 421 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 422 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 422 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 423 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_0, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 423 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 424 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 424 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 425 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 425 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 426 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 426 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 427 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 427 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 428 [1/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 428 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 429 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 429 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [40]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [41]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [41]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [41]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [41]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [41]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [41]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [41]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [41]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln17', d3.cpp:17) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [42]  (1.224 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_3_0197_loc_load') on local variable 'arg1_r_3_0197_loc' [49]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [53]  (2.846 ns)

 <State 13>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_2_2_0203_loc_load') on local variable 'arg1_r_2_2_0203_loc' [43]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.844 ns)
'mul' operation ('mul_ln30', d3.cpp:30) [56]  (2.576 ns)
	'add' operation ('add_ln30', d3.cpp:30) [58]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30', d3.cpp:30 on array 'arr', d3.cpp:13 [102]  (0.677 ns)

 <State 14>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_238_0196_loc_load') on local variable 'arg1_r_238_0196_loc' [50]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.844 ns)
'mul' operation ('mul_ln30_2', d3.cpp:30) [70]  (2.576 ns)
	'add' operation ('add_ln30_2', d3.cpp:30) [91]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30_2', d3.cpp:30 on array 'arr', d3.cpp:13 [104]  (0.677 ns)

 <State 15>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.844 ns)
'mul' operation ('mul157', d3.cpp:30) [140]  (2.576 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219') [169]  (2.846 ns)

 <State 18>: 5.485ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.844 ns)
'mul' operation ('mul_ln60_3', d3.cpp:60) [163]  (2.576 ns)
	'add' operation ('add_ln60_2', d3.cpp:60) [209]  (0.819 ns)
	'add' operation ('add_ln60_3', d3.cpp:60) [210]  (0.819 ns)
	'call' operation ('call_ln106', d3.cpp:106) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [245]  (0.427 ns)

 <State 19>: 2.173ns
The critical path consists of the following:
	'load' operation ('arr_load_2', d3.cpp:50) on array 'arr', d3.cpp:13 [118]  (0.677 ns)
	'add' operation ('add_ln50_4', d3.cpp:50) [139]  (0.819 ns)
	'store' operation ('store_ln50', d3.cpp:50) of variable 'add_ln50_4', d3.cpp:50 on array 'arr', d3.cpp:13 [241]  (0.677 ns)

 <State 20>: 7.094ns
The critical path consists of the following:
	'load' operation ('add301_110_loc_load') on local variable 'add301_110_loc' [248]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [263]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [268]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [273]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [278]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [282]  (1.085 ns)
	'add' operation ('add_ln119_1', d3.cpp:119) [340]  (0.955 ns)
	'add' operation ('add_ln119', d3.cpp:119) [341]  (0.715 ns)

 <State 21>: 3.826ns
The critical path consists of the following:
	'add' operation ('add_ln113_6', d3.cpp:113) [290]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [295]  (1.085 ns)
	'add' operation ('add_ln122_1', d3.cpp:122) [354]  (0.945 ns)
	'add' operation ('add_ln122', d3.cpp:122) [355]  (0.712 ns)

 <State 22>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [302]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [309]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [314]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [317]  (0.677 ns)

 <State 23>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [324]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [326]  (0.677 ns)

 <State 24>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [334]  (0.677 ns)

 <State 25>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [344]  (0.677 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [361]  (0.000 ns)
	bus request operation ('empty_31', d3.cpp:126) on port 'mem' (d3.cpp:126) [362]  (7.300 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_32', d3.cpp:131) on port 'mem' (d3.cpp:131) [364]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_32', d3.cpp:131) on port 'mem' (d3.cpp:131) [364]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_32', d3.cpp:131) on port 'mem' (d3.cpp:131) [364]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_32', d3.cpp:131) on port 'mem' (d3.cpp:131) [364]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_32', d3.cpp:131) on port 'mem' (d3.cpp:131) [364]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
