

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Fri Jul 14 14:26:49 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219  |kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226  |kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3  |     1024|     1024|  10.240 us|  10.240 us|  1024|  1024|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237  |kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5  |      789|      789|   7.890 us|   7.890 us|   789|   789|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246                  |kernel_Pipeline_VITIS_LOOP_97_6                  |      103|      103|   1.030 us|   1.030 us|   103|   103|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258                 |kernel_Pipeline_VITIS_LOOP_104_7                 |       88|       88|   0.880 us|   0.880 us|    88|    88|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_1  |        ?|        ?|      2040|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     425|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       14|    14|    6561|    6061|    0|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     818|    -|
|Register         |        -|     -|     819|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|    14|    7380|    7304|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                             |control_s_axi                                    |        0|   0|   246|   424|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U33                      |dadddsub_64ns_64ns_64_5_full_dsp_1               |        0|   3|   445|   782|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U32                             |dcmp_64ns_64ns_1_2_no_dsp_1                      |        0|   0|     0|     0|    0|
    |ddiv_64ns_64ns_64_22_no_dsp_1_U31                           |ddiv_64ns_64ns_64_22_no_dsp_1                    |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U30                           |dmul_64ns_64ns_64_5_max_dsp_1                    |        0|  11|   299|   203|    0|
    |gmem0_m_axi_U                                               |gmem0_m_axi                                      |        8|   0|   884|   880|    0|
    |gmem1_m_axi_U                                               |gmem1_m_axi                                      |        4|   0|   830|   694|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258                 |kernel_Pipeline_VITIS_LOOP_104_7                 |        0|   0|   848|   729|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219  |kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2  |        0|   0|    12|    82|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226  |kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3  |        2|   0|  1597|  1130|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237  |kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5  |        0|   0|   213|   309|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246                  |kernel_Pipeline_VITIS_LOOP_97_6                  |        0|   0|  1187|   828|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |Total                                                       |                                                 |       14|  14|  6561|  6061|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |vp_U   |vp_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   64|     1|        16384|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                  |        2|  0|   0|    0|   256|   64|     1|        16384|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln65_1_fu_316_p2   |         +|   0|  0|  71|          64|           8|
    |add_ln65_2_fu_321_p2   |         +|   0|  0|  71|          64|          11|
    |add_ln65_fu_311_p2     |         +|   0|  0|  71|          64|          11|
    |n_2_fu_416_p2          |         +|   0|  0|  25|          18|           1|
    |and_ln121_fu_493_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln65_1_fu_398_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln65_fu_410_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln65_1_fu_380_p2  |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln65_2_fu_386_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln65_fu_404_p2    |      icmp|   0|  0|  25|          18|          17|
    |ap_block_state47_io    |        or|   0|  0|   2|           1|           1|
    |or_ln65_fu_392_p2      |        or|   0|  0|   2|           1|           1|
    |shl_ln121_2_fu_521_p2  |       shl|   0|  0|  66|          25|          25|
    |shl_ln121_fu_504_p2    |       shl|   0|  0|   9|           1|           4|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 425|         322|          85|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  239|         54|    1|         54|
    |e_fu_138           |    9|          2|   64|        128|
    |gmem0_ARADDR       |   20|          4|   64|        256|
    |gmem0_ARLEN        |   20|          4|   32|        128|
    |gmem0_ARVALID      |   20|          4|    1|          4|
    |gmem0_AWADDR       |   31|          6|   64|        384|
    |gmem0_AWLEN        |   31|          6|   32|        192|
    |gmem0_AWVALID      |   31|          6|    1|          6|
    |gmem0_BREADY       |   31|          6|    1|          6|
    |gmem0_RREADY       |   20|          4|    1|          4|
    |gmem0_WDATA        |   26|          5|   64|        320|
    |gmem0_WSTRB        |   26|          5|    8|         40|
    |gmem0_WVALID       |   26|          5|    1|          5|
    |gmem0_blk_n_AW     |    9|          2|    1|          2|
    |gmem0_blk_n_B      |    9|          2|    1|          2|
    |gmem1_AWADDR       |   14|          3|   64|        192|
    |gmem1_WDATA        |   14|          3|   32|         96|
    |gmem1_WSTRB        |   14|          3|    4|         12|
    |gmem1_blk_n_AW     |    9|          2|    1|          2|
    |gmem1_blk_n_B      |    9|          2|    1|          2|
    |gmem1_blk_n_W      |    9|          2|    1|          2|
    |grp_fu_267_ce      |    9|          2|    1|          2|
    |grp_fu_267_p0      |   14|          3|   64|        192|
    |grp_fu_267_p1      |   14|          3|   64|        192|
    |grp_fu_276_opcode  |   14|          3|    5|         15|
    |grp_fu_685_ce      |   26|          5|    1|          5|
    |grp_fu_685_opcode  |   26|          5|    2|         10|
    |grp_fu_685_p0      |   26|          5|   64|        320|
    |grp_fu_685_p1      |   26|          5|   64|        320|
    |n_fu_134           |    9|          2|   18|         36|
    |vp_address0        |   14|          3|    8|         24|
    |vp_ce0             |   14|          3|    1|          3|
    |vp_we0             |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  818|        171|  732|       2958|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  53|   0|   53|          0|
    |convFPGA_read_reg_550                                                    |  64|   0|   64|          0|
    |e_fu_138                                                                 |  64|   0|   64|          0|
    |gmem1_addr_1_reg_647                                                     |  64|   0|   64|          0|
    |gmem1_addr_reg_635                                                       |  64|   0|   64|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_start_reg                 |   1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_start_reg                  |   1|   0|    1|          0|
    |n_1_reg_622                                                              |  18|   0|   18|          0|
    |n_fu_134                                                                 |  18|   0|   18|          0|
    |numIter_read_reg_545                                                     |  64|   0|   64|          0|
    |or_ln65_reg_627                                                          |   1|   0|    1|          0|
    |shl_ln121_2_reg_680                                                      |  25|   0|   25|          0|
    |shl_ln121_reg_675                                                        |   4|   0|    4|          0|
    |tmp_4_reg_670                                                            |   1|   0|    1|          0|
    |trunc_ln121_reg_641                                                      |   2|   0|    2|          0|
    |trunc_ln1_reg_602                                                        |  61|   0|   61|          0|
    |trunc_ln97_1_reg_607                                                     |  61|   0|   61|          0|
    |trunc_ln97_2_reg_612                                                     |  61|   0|   61|          0|
    |trunc_ln_reg_591                                                         |  61|   0|   61|          0|
    |v_read_reg_556                                                           |  64|   0|   64|          0|
    |w_reg_662                                                                |  64|   0|   64|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 819|   0|  819|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

