// Seed: 2626207505
module module_0 (
    output logic id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4
);
  always
    if (1) begin : LABEL_0
      if (-1'b0) id_0 <= id_4;
    end
  assign id_0 = id_3;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    output logic id_2,
    input  wand  id_3
);
  always id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6 (1 < 1 - 1),
        .id_7 (1),
        .id_8 (id_9),
        .id_10(id_11),
        .id_12(-1),
        .id_13(1)
    ),
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  module_2 modCall_1 ();
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial @(1) id_18 <= 1;
  assign id_15 = -1;
  parameter id_20 = 1;
  parameter id_21 = 1;
  assign id_13 = 1;
endmodule
