0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/mehme/blg242/HW1/HW1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/mehme/blg242/HW1/HW1.srcs/sim_1/new/Part2b_test.v,1681154830,verilog,,C:/Users/mehme/blg242/HW1/HW1.srcs/sim_1/new/Part2b_test2.v,,eight_registers_test,,,,,,,,
C:/Users/mehme/blg242/HW1/HW1.srcs/sim_1/new/Part2b_test2.v,1681154878,verilog,,,,testbench,,,,,,,,
C:/Users/mehme/blg242/HW1/HW1.srcs/sources_1/new/Part2b.v,1681154754,verilog,,C:/Users/mehme/blg242/HW1/HW1.srcs/sim_1/new/Part2b_test.v,,eight_registers;n_bitRegister,,,,,,,,
