
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ricson/data/Vivado/2016.4/data/ip'.
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10369 
ERROR: [Synth 8-988] TYPE is already declared [/home/ricson/hw/15618_project/project_5/project_5.srcs/sources_1/new/parameters.sv:3]
INFO: [Synth 8-994] TYPE is declared here [/home/ricson/hw/15618_project/project_5/project_5.srcs/sources_1/new/project_5.sv:2]
INFO: [Synth 8-2350] module parameters ignored due to previous errors [/home/ricson/hw/15618_project/project_5/project_5.srcs/sources_1/new/parameters.sv:24]
Failed to read verilog '/home/ricson/hw/15618_project/project_5/project_5.srcs/sources_1/new/parameters.sv'
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 20:23:50 2017...
