
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -358.19

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -22.74

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.74

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.57   18.02   36.05   36.05 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.02    0.02   36.07 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.62    8.81    7.28   43.35 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.81    0.01   43.36 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.36   data arrival time
-----------------------------------------------------------------------------
                                 34.96   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[6]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.72   29.44   42.60   42.60 v dpath.b_reg.out[6]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _289_ (net)
                 29.44    0.06   42.66 v _570_/A (HAxp5_ASAP7_75t_R)
     5    3.83   77.94   69.74  112.40 v _570_/SN (HAxp5_ASAP7_75t_R)
                                         _019_ (net)
                 77.94    0.05  112.45 v _314_/B (OR3x1_ASAP7_75t_R)
     3    2.30   20.09   42.38  154.83 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 20.09    0.03  154.86 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.76   22.26  177.12 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.01  177.12 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.89   11.87   20.31  197.43 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.89    0.23  197.66 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.16   20.43  218.09 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.16    0.02  218.11 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.02   24.08  242.20 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.02    0.01  242.21 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.00    9.76   28.51  270.71 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.76    0.02  270.74 ^ resp_msg[13] (out)
                                270.74   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.74   data arrival time
-----------------------------------------------------------------------------
                                -22.74   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[6]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.72   29.44   42.60   42.60 v dpath.b_reg.out[6]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _289_ (net)
                 29.44    0.06   42.66 v _570_/A (HAxp5_ASAP7_75t_R)
     5    3.83   77.94   69.74  112.40 v _570_/SN (HAxp5_ASAP7_75t_R)
                                         _019_ (net)
                 77.94    0.05  112.45 v _314_/B (OR3x1_ASAP7_75t_R)
     3    2.30   20.09   42.38  154.83 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 20.09    0.03  154.86 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.76   22.26  177.12 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.01  177.12 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.89   11.87   20.31  197.43 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.89    0.23  197.66 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.16   20.43  218.09 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.16    0.02  218.11 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.02   24.08  242.20 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.02    0.01  242.21 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.00    9.76   28.51  270.71 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.76    0.02  270.74 ^ resp_msg[13] (out)
                                270.74   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.74   data arrival time
-----------------------------------------------------------------------------
                                -22.74   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
230.32542419433594

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7198

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.617691040039062

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8081

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[6]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.60   42.60 v dpath.b_reg.out[6]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  69.80  112.40 v _570_/SN (HAxp5_ASAP7_75t_R)
  42.44  154.83 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.46  185.30 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.21  207.50 v _369_/Y (OA21x2_ASAP7_75t_R)
  15.87  223.37 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.18  250.55 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.91  277.46 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.52  287.98 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.50  313.48 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  313.49 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         313.49   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.85  299.15   library setup time
         299.15   data required time
---------------------------------------------------------
         299.15   data required time
        -313.49   data arrival time
---------------------------------------------------------
         -14.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.05   36.05 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.29   43.35 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.36 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.36   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.36   data arrival time
---------------------------------------------------------
          34.96   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
270.7396

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-22.7396

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.399067

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.61e-04 100.0%
                          68.0%      32.0%       0.0%
