// Seed: 145850397
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  notif0 primCall (id_3, id_4, id_2);
  module_3 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_9 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2;
  assign {1'b0} = id_1;
  tri1 id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign id_2 = id_2;
  assign id_2 = 1'h0;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_1 = id_4;
  wire id_5;
  id_6(
      .id_0(id_5), .id_1(id_5), .id_2(1), .id_3(1), .id_4(1), .id_5(1'b0), .id_6(id_2), .id_7(id_5)
  );
  always $display;
  logic [7:0] id_7;
  wor id_8, id_9, id_10 = id_9 - id_7[1], id_11, id_12, id_13, id_14, id_15 = 1;
  wire id_16;
  wire id_17;
  wire id_18;
  wire id_19;
  wor  id_20;
  initial id_20 = 1;
  wire id_21;
endmodule
