Loading plugins phase: Elapsed time ==> 0s.192ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\ScopeFreeSoC2.cyprj -d CY8C5888AXI-LP096 -s C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.234ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.171ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ScopeFreeSoC2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\ScopeFreeSoC2.cyprj -dcpsoc3 ScopeFreeSoC2.v -verilog
======================================================================

======================================================================
Compiling:  ScopeFreeSoC2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\ScopeFreeSoC2.cyprj -dcpsoc3 ScopeFreeSoC2.v -verilog
======================================================================

======================================================================
Compiling:  ScopeFreeSoC2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\ScopeFreeSoC2.cyprj -dcpsoc3 -verilog ScopeFreeSoC2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Apr 17 09:26:04 2018


======================================================================
Compiling:  ScopeFreeSoC2.v
Program  :   vpp
Options  :    -yv2 -q10 ScopeFreeSoC2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Apr 17 09:26:04 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ScopeFreeSoC2.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ScopeFreeSoC2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\ScopeFreeSoC2.cyprj -dcpsoc3 -verilog ScopeFreeSoC2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Apr 17 09:26:05 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\codegentemp\ScopeFreeSoC2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\codegentemp\ScopeFreeSoC2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  ScopeFreeSoC2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\ScopeFreeSoC2.cyprj -dcpsoc3 -verilog ScopeFreeSoC2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Apr 17 09:26:06 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\codegentemp\ScopeFreeSoC2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\codegentemp\ScopeFreeSoC2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule '\Trigger_Comp:ctComp\' to set csattribute 'placement_force' on '\Trigger_Comp:ctComp\'.
Note:  Using config. rule '\Wave_DAC:VDAC8:viDAC8\' to set csattribute 'placement_force' on '\Wave_DAC:VDAC8:viDAC8\'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_2:Net_221\
	\ADC_2:Net_381\
	\ADC_1:Net_221\
	\ADC_1:Net_381\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\Trigger_Comp:Net_9\
	Net_266
	\Trigger_Control:control_out_5\
	\PWM_Sample_Buffer:PWMUDB:km_run\
	\PWM_Sample_Buffer:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Sample_Buffer:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Sample_Buffer:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Sample_Buffer:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Sample_Buffer:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Sample_Buffer:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Sample_Buffer:PWMUDB:capt_rising\
	\PWM_Sample_Buffer:PWMUDB:capt_falling\
	\PWM_Sample_Buffer:PWMUDB:trig_fall\
	\PWM_Sample_Buffer:PWMUDB:sc_kill\
	\PWM_Sample_Buffer:PWMUDB:min_kill\
	\PWM_Sample_Buffer:PWMUDB:km_tc\
	\PWM_Sample_Buffer:PWMUDB:db_tc\
	\PWM_Sample_Buffer:PWMUDB:dith_sel\
	\PWM_Sample_Buffer:PWMUDB:compare2\
	Net_1060
	Net_1061
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_31\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_30\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_29\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_28\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_27\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_26\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_25\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_24\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_23\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_22\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_21\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_20\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_19\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_18\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_17\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_16\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_15\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_14\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_13\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_12\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_11\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_10\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_9\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_8\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_7\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_6\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_5\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_4\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_3\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_2\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_1\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:b_0\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1062
	\PWM_Sample_Buffer:Net_113\
	\PWM_Sample_Buffer:Net_107\
	\PWM_Sample_Buffer:Net_114\
	\Wave_DAC:Net_280\
	\Wave_DAC:Net_80\
	Net_1079
	\PRS:ctrl_api_clock\
	\PRS:ctrl_reset_common\
	\PRS:ctrl_reset_ci\
	\PRS:ctrl_reset_si\
	\PRS:ctrl_reset_so\
	\PRS:ctrl_reset_state_1\
	\PRS:ctrl_reset_state_0\
	\PRS:status_2\
	\PRS:status_1\
	\PRS:status_0\
	\PRS:status_3\
	\PRS:status_4\
	\PRS:status_5\
	\PRS:status_6\
	\PRS:status_7\
	\PRS:reset_final\
	Net_716
	\Wave_Control:control_out_1\
	Net_717
	\Wave_Control:control_out_2\
	Net_718
	\Wave_Control:control_out_3\
	Net_720
	\Wave_Control:control_out_4\
	Net_721
	\Wave_Control:control_out_5\
	Net_722
	\Wave_Control:control_out_6\
	Net_723
	\Wave_Control:control_out_7\
	Net_752
	\Digital_Out_Control:control_out_5\
	Net_754
	\Digital_Out_Control:control_out_7\
	\Digital_PWM:PWMUDB:km_run\
	\Digital_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Digital_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Digital_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Digital_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Digital_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Digital_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Digital_PWM:PWMUDB:capt_rising\
	\Digital_PWM:PWMUDB:capt_falling\
	\Digital_PWM:PWMUDB:trig_rise\
	\Digital_PWM:PWMUDB:trig_fall\
	\Digital_PWM:PWMUDB:sc_kill\
	\Digital_PWM:PWMUDB:min_kill\
	\Digital_PWM:PWMUDB:km_tc\
	\Digital_PWM:PWMUDB:db_tc\
	\Digital_PWM:PWMUDB:dith_sel\
	\Digital_PWM:Net_101\
	\Digital_PWM:Net_96\
	\Digital_PWM:PWMUDB:MODULE_2:b_31\
	\Digital_PWM:PWMUDB:MODULE_2:b_30\
	\Digital_PWM:PWMUDB:MODULE_2:b_29\
	\Digital_PWM:PWMUDB:MODULE_2:b_28\
	\Digital_PWM:PWMUDB:MODULE_2:b_27\
	\Digital_PWM:PWMUDB:MODULE_2:b_26\
	\Digital_PWM:PWMUDB:MODULE_2:b_25\
	\Digital_PWM:PWMUDB:MODULE_2:b_24\
	\Digital_PWM:PWMUDB:MODULE_2:b_23\
	\Digital_PWM:PWMUDB:MODULE_2:b_22\
	\Digital_PWM:PWMUDB:MODULE_2:b_21\
	\Digital_PWM:PWMUDB:MODULE_2:b_20\
	\Digital_PWM:PWMUDB:MODULE_2:b_19\
	\Digital_PWM:PWMUDB:MODULE_2:b_18\
	\Digital_PWM:PWMUDB:MODULE_2:b_17\
	\Digital_PWM:PWMUDB:MODULE_2:b_16\
	\Digital_PWM:PWMUDB:MODULE_2:b_15\
	\Digital_PWM:PWMUDB:MODULE_2:b_14\
	\Digital_PWM:PWMUDB:MODULE_2:b_13\
	\Digital_PWM:PWMUDB:MODULE_2:b_12\
	\Digital_PWM:PWMUDB:MODULE_2:b_11\
	\Digital_PWM:PWMUDB:MODULE_2:b_10\
	\Digital_PWM:PWMUDB:MODULE_2:b_9\
	\Digital_PWM:PWMUDB:MODULE_2:b_8\
	\Digital_PWM:PWMUDB:MODULE_2:b_7\
	\Digital_PWM:PWMUDB:MODULE_2:b_6\
	\Digital_PWM:PWMUDB:MODULE_2:b_5\
	\Digital_PWM:PWMUDB:MODULE_2:b_4\
	\Digital_PWM:PWMUDB:MODULE_2:b_3\
	\Digital_PWM:PWMUDB:MODULE_2:b_2\
	\Digital_PWM:PWMUDB:MODULE_2:b_1\
	\Digital_PWM:PWMUDB:MODULE_2:b_0\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1096
	Net_1090
	Net_1089
	\Digital_PWM:Net_113\
	\Digital_PWM:Net_107\
	\Digital_PWM:Net_114\
	\FreqDiv_1:MODULE_3:b_31\
	\FreqDiv_1:MODULE_3:b_30\
	\FreqDiv_1:MODULE_3:b_29\
	\FreqDiv_1:MODULE_3:b_28\
	\FreqDiv_1:MODULE_3:b_27\
	\FreqDiv_1:MODULE_3:b_26\
	\FreqDiv_1:MODULE_3:b_25\
	\FreqDiv_1:MODULE_3:b_24\
	\FreqDiv_1:MODULE_3:b_23\
	\FreqDiv_1:MODULE_3:b_22\
	\FreqDiv_1:MODULE_3:b_21\
	\FreqDiv_1:MODULE_3:b_20\
	\FreqDiv_1:MODULE_3:b_19\
	\FreqDiv_1:MODULE_3:b_18\
	\FreqDiv_1:MODULE_3:b_17\
	\FreqDiv_1:MODULE_3:b_16\
	\FreqDiv_1:MODULE_3:b_15\
	\FreqDiv_1:MODULE_3:b_14\
	\FreqDiv_1:MODULE_3:b_13\
	\FreqDiv_1:MODULE_3:b_12\
	\FreqDiv_1:MODULE_3:b_11\
	\FreqDiv_1:MODULE_3:b_10\
	\FreqDiv_1:MODULE_3:b_9\
	\FreqDiv_1:MODULE_3:b_8\
	\FreqDiv_1:MODULE_3:b_7\
	\FreqDiv_1:MODULE_3:b_6\
	\FreqDiv_1:MODULE_3:b_5\
	\FreqDiv_1:MODULE_3:b_4\
	\FreqDiv_1:MODULE_3:b_3\
	\FreqDiv_1:MODULE_3:b_2\
	\FreqDiv_1:MODULE_3:b_1\
	\FreqDiv_1:MODULE_3:b_0\
	\FreqDiv_1:MODULE_3:g2:a0:a_31\
	\FreqDiv_1:MODULE_3:g2:a0:a_30\
	\FreqDiv_1:MODULE_3:g2:a0:a_29\
	\FreqDiv_1:MODULE_3:g2:a0:a_28\
	\FreqDiv_1:MODULE_3:g2:a0:a_27\
	\FreqDiv_1:MODULE_3:g2:a0:a_26\
	\FreqDiv_1:MODULE_3:g2:a0:a_25\
	\FreqDiv_1:MODULE_3:g2:a0:a_24\
	\FreqDiv_1:MODULE_3:g2:a0:b_31\
	\FreqDiv_1:MODULE_3:g2:a0:b_30\
	\FreqDiv_1:MODULE_3:g2:a0:b_29\
	\FreqDiv_1:MODULE_3:g2:a0:b_28\
	\FreqDiv_1:MODULE_3:g2:a0:b_27\
	\FreqDiv_1:MODULE_3:g2:a0:b_26\
	\FreqDiv_1:MODULE_3:g2:a0:b_25\
	\FreqDiv_1:MODULE_3:g2:a0:b_24\
	\FreqDiv_1:MODULE_3:g2:a0:b_23\
	\FreqDiv_1:MODULE_3:g2:a0:b_22\
	\FreqDiv_1:MODULE_3:g2:a0:b_21\
	\FreqDiv_1:MODULE_3:g2:a0:b_20\
	\FreqDiv_1:MODULE_3:g2:a0:b_19\
	\FreqDiv_1:MODULE_3:g2:a0:b_18\
	\FreqDiv_1:MODULE_3:g2:a0:b_17\
	\FreqDiv_1:MODULE_3:g2:a0:b_16\
	\FreqDiv_1:MODULE_3:g2:a0:b_15\
	\FreqDiv_1:MODULE_3:g2:a0:b_14\
	\FreqDiv_1:MODULE_3:g2:a0:b_13\
	\FreqDiv_1:MODULE_3:g2:a0:b_12\
	\FreqDiv_1:MODULE_3:g2:a0:b_11\
	\FreqDiv_1:MODULE_3:g2:a0:b_10\
	\FreqDiv_1:MODULE_3:g2:a0:b_9\
	\FreqDiv_1:MODULE_3:g2:a0:b_8\
	\FreqDiv_1:MODULE_3:g2:a0:b_7\
	\FreqDiv_1:MODULE_3:g2:a0:b_6\
	\FreqDiv_1:MODULE_3:g2:a0:b_5\
	\FreqDiv_1:MODULE_3:g2:a0:b_4\
	\FreqDiv_1:MODULE_3:g2:a0:b_3\
	\FreqDiv_1:MODULE_3:g2:a0:b_2\
	\FreqDiv_1:MODULE_3:g2:a0:b_1\
	\FreqDiv_1:MODULE_3:g2:a0:b_0\
	\FreqDiv_1:MODULE_3:g2:a0:s_31\
	\FreqDiv_1:MODULE_3:g2:a0:s_30\
	\FreqDiv_1:MODULE_3:g2:a0:s_29\
	\FreqDiv_1:MODULE_3:g2:a0:s_28\
	\FreqDiv_1:MODULE_3:g2:a0:s_27\
	\FreqDiv_1:MODULE_3:g2:a0:s_26\
	\FreqDiv_1:MODULE_3:g2:a0:s_25\
	\FreqDiv_1:MODULE_3:g2:a0:s_24\
	\FreqDiv_1:MODULE_3:g2:a0:s_23\
	\FreqDiv_1:MODULE_3:g2:a0:s_22\
	\FreqDiv_1:MODULE_3:g2:a0:s_21\
	\FreqDiv_1:MODULE_3:g2:a0:s_20\
	\FreqDiv_1:MODULE_3:g2:a0:s_19\
	\FreqDiv_1:MODULE_3:g2:a0:s_18\
	\FreqDiv_1:MODULE_3:g2:a0:s_17\
	\FreqDiv_1:MODULE_3:g2:a0:s_16\
	\FreqDiv_1:MODULE_3:g2:a0:s_15\
	\FreqDiv_1:MODULE_3:g2:a0:s_14\
	\FreqDiv_1:MODULE_3:g2:a0:s_13\
	\FreqDiv_1:MODULE_3:g2:a0:s_12\
	\FreqDiv_1:MODULE_3:g2:a0:s_11\
	\FreqDiv_1:MODULE_3:g2:a0:s_10\
	\FreqDiv_1:MODULE_3:g2:a0:s_9\
	\FreqDiv_1:MODULE_3:g2:a0:s_8\
	\FreqDiv_1:MODULE_3:g2:a0:s_7\
	\FreqDiv_1:MODULE_3:g2:a0:s_6\
	\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\
	\FreqDiv_1:add_vi_vv_MODGEN_3_31\
	\FreqDiv_1:add_vi_vv_MODGEN_3_30\
	\FreqDiv_1:add_vi_vv_MODGEN_3_29\
	\FreqDiv_1:add_vi_vv_MODGEN_3_28\
	\FreqDiv_1:add_vi_vv_MODGEN_3_27\
	\FreqDiv_1:add_vi_vv_MODGEN_3_26\
	\FreqDiv_1:add_vi_vv_MODGEN_3_25\
	\FreqDiv_1:add_vi_vv_MODGEN_3_24\
	\FreqDiv_1:add_vi_vv_MODGEN_3_23\
	\FreqDiv_1:add_vi_vv_MODGEN_3_22\
	\FreqDiv_1:add_vi_vv_MODGEN_3_21\
	\FreqDiv_1:add_vi_vv_MODGEN_3_20\
	\FreqDiv_1:add_vi_vv_MODGEN_3_19\
	\FreqDiv_1:add_vi_vv_MODGEN_3_18\
	\FreqDiv_1:add_vi_vv_MODGEN_3_17\
	\FreqDiv_1:add_vi_vv_MODGEN_3_16\
	\FreqDiv_1:add_vi_vv_MODGEN_3_15\
	\FreqDiv_1:add_vi_vv_MODGEN_3_14\
	\FreqDiv_1:add_vi_vv_MODGEN_3_13\
	\FreqDiv_1:add_vi_vv_MODGEN_3_12\
	\FreqDiv_1:add_vi_vv_MODGEN_3_11\
	\FreqDiv_1:add_vi_vv_MODGEN_3_10\
	\FreqDiv_1:add_vi_vv_MODGEN_3_9\
	\FreqDiv_1:add_vi_vv_MODGEN_3_8\
	\FreqDiv_1:add_vi_vv_MODGEN_3_7\
	\FreqDiv_1:add_vi_vv_MODGEN_3_6\

Deleted 429 User equations/components.
Deleted 86 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_2:vp_ctl_2\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_2:vn_ctl_1\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_2:vn_ctl_3\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_2:vp_ctl_1\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_2:vp_ctl_3\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_2:vn_ctl_0\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_2:vn_ctl_2\ to \ADC_2:vp_ctl_0\
Aliasing zero to \ADC_2:vp_ctl_0\
Aliasing one to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \ADC_1:vp_ctl_0\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_1:vp_ctl_2\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_1:vn_ctl_1\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_1:vn_ctl_3\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_1:vp_ctl_1\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_1:vp_ctl_3\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_1:vn_ctl_0\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_1:vn_ctl_2\ to \ADC_2:vp_ctl_0\
Aliasing \ADC_1:Net_188\ to \ADC_2:Net_188\
Aliasing \ADC_1:tmpOE__Bypass_net_0\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \USBUART:tmpOE__Dm_net_0\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__Scope_A_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__Scope_B_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \Trigger_Comp:clock\ to \ADC_2:vp_ctl_0\
Aliasing \Vtrigger:Net_83\ to \ADC_2:vp_ctl_0\
Aliasing \Vtrigger:Net_81\ to \ADC_2:vp_ctl_0\
Aliasing \Vtrigger:Net_82\ to \ADC_2:vp_ctl_0\
Aliasing \Trigger_Control:rst\ to \ADC_2:vp_ctl_0\
Aliasing Net_535 to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:hwCapture\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:runmode_enable\\S\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:ltch_kill_reg\\R\ to \PWM_Sample_Buffer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Sample_Buffer:PWMUDB:ltch_kill_reg\\S\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:min_kill_reg\\R\ to \PWM_Sample_Buffer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Sample_Buffer:PWMUDB:min_kill_reg\\S\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:final_kill\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:dith_count_1\\R\ to \PWM_Sample_Buffer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Sample_Buffer:PWMUDB:dith_count_1\\S\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:dith_count_0\\R\ to \PWM_Sample_Buffer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Sample_Buffer:PWMUDB:dith_count_0\\S\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:status_6\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:status_4\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:cmp2\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:cmp1_status_reg\\R\ to \PWM_Sample_Buffer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Sample_Buffer:PWMUDB:cmp1_status_reg\\S\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:cmp2_status_reg\\R\ to \PWM_Sample_Buffer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Sample_Buffer:PWMUDB:cmp2_status_reg\\S\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:final_kill_reg\\R\ to \PWM_Sample_Buffer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Sample_Buffer:PWMUDB:final_kill_reg\\S\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:cs_addr_0\ to \PWM_Sample_Buffer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Sample_Buffer:PWMUDB:pwm1_i\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:pwm2_i\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_23\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_22\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_21\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_20\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_19\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_18\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_17\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_16\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_15\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_14\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_13\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_12\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_11\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_10\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_9\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_8\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_7\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_6\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_5\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_4\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_3\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_2\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \Trigger_Status:status_3\ to \ADC_2:vp_ctl_0\
Aliasing \Trigger_Status:status_4\ to \ADC_2:vp_ctl_0\
Aliasing \Trigger_Status:status_5\ to \ADC_2:vp_ctl_0\
Aliasing \Trigger_Status:status_6\ to \ADC_2:vp_ctl_0\
Aliasing \Trigger_Status:status_7\ to \ADC_2:vp_ctl_0\
Aliasing tmpOE__External_Trigger_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \Wave_DAC:VDAC8:Net_83\ to \ADC_2:vp_ctl_0\
Aliasing \Wave_DAC:VDAC8:Net_81\ to \ADC_2:vp_ctl_0\
Aliasing \Wave_DAC:VDAC8:Net_82\ to \ADC_2:vp_ctl_0\
Aliasing Net_587 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__Wave_Out_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \PRS:cs_addr_2\ to \ADC_2:vp_ctl_0\
Aliasing \PRS:cs_addr_1\ to \ADC_2:vp_ctl_0\
Aliasing \Wave_Control:clk\ to \ADC_2:vp_ctl_0\
Aliasing \Wave_Control:rst\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_Out_Control:clk\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_Out_Control:rst\ to \ADC_2:vp_ctl_0\
Aliasing tmpOE__LED_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__DigOut_0_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__DigOut_1_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__DigIn_0_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing Net_774 to \ADC_2:vp_ctl_0\
Aliasing Net_775 to \ADC_2:vp_ctl_0\
Aliasing tmpOE__DigIn_1_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__Button_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \Digital_PWM:PWMUDB:hwCapture\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:trig_out\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \Digital_PWM:PWMUDB:runmode_enable\\R\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:runmode_enable\\S\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:ltch_kill_reg\\R\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:ltch_kill_reg\\S\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:min_kill_reg\\R\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:min_kill_reg\\S\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:final_kill\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \Digital_PWM:PWMUDB:dith_count_1\\R\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:dith_count_1\\S\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:dith_count_0\\R\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:dith_count_0\\S\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:reset\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:status_6\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:status_4\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:cmp1_status_reg\\R\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:cmp1_status_reg\\S\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:cmp2_status_reg\\R\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:cmp2_status_reg\\S\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:final_kill_reg\\R\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:final_kill_reg\\S\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:cs_addr_0\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:pwm_temp\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_23\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_22\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_21\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_20\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_19\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_18\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_17\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_16\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_15\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_14\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_13\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_12\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_11\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_10\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_9\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_8\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_7\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_6\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_5\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_4\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_3\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_2\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__PWMOut_0_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__PWMOutB_0_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__Trig_Out_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__DigIn_4_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__DigIn_3_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__DigIn_2_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__DigOut_4_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__DigOut_3_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__DigOut_2_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing tmpOE__Wave_Gnd_net_0 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing Net_1474 to \ADC_2:vp_ctl_0\
Aliasing Net_1472 to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_23\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_22\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_21\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_20\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_19\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_18\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_17\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_16\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_15\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_14\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_13\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_12\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_11\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_10\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_9\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_8\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_7\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:a_6\ to \ADC_2:vp_ctl_0\
Aliasing \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:min_kill_reg\\D\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:prevCapture\\D\ to \ADC_2:vp_ctl_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:ltch_kill_reg\\D\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \PWM_Sample_Buffer:PWMUDB:prevCompare1\\D\ to \PWM_Sample_Buffer:PWMUDB:pwm_temp\
Aliasing \PWM_Sample_Buffer:PWMUDB:tc_i_reg\\D\ to \PWM_Sample_Buffer:PWMUDB:status_2\
Aliasing \EdgeDetect_Trigger:last\\D\ to \PWM_Sample_Buffer:PWMUDB:trig_last\\D\
Aliasing \Digital_PWM:PWMUDB:min_kill_reg\\D\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \Digital_PWM:PWMUDB:prevCapture\\D\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:trig_last\\D\ to \ADC_2:vp_ctl_0\
Aliasing \Digital_PWM:PWMUDB:ltch_kill_reg\\D\ to \ADC_2:tmpOE__Bypass_net_0\
Aliasing \Digital_PWM:PWMUDB:tc_i_reg\\D\ to \Digital_PWM:PWMUDB:status_2\
Removing Lhs of wire \ADC_2:vp_ctl_2\[6] = \ADC_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_2:vn_ctl_1\[7] = \ADC_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_2:vn_ctl_3\[8] = \ADC_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_2:vp_ctl_1\[9] = \ADC_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_2:vp_ctl_3\[10] = \ADC_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_2:vn_ctl_0\[11] = \ADC_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_2:vn_ctl_2\[12] = \ADC_2:vp_ctl_0\[5]
Removing Lhs of wire \ADC_2:Net_188\[13] = Net_450[14]
Removing Rhs of wire zero[21] = \ADC_2:vp_ctl_0\[5]
Removing Rhs of wire one[43] = \ADC_2:tmpOE__Bypass_net_0\[39]
Removing Lhs of wire \ADC_1:vp_ctl_0\[63] = zero[21]
Removing Lhs of wire \ADC_1:vp_ctl_2\[64] = zero[21]
Removing Lhs of wire \ADC_1:vn_ctl_1\[65] = zero[21]
Removing Lhs of wire \ADC_1:vn_ctl_3\[66] = zero[21]
Removing Lhs of wire \ADC_1:vp_ctl_1\[67] = zero[21]
Removing Lhs of wire \ADC_1:vp_ctl_3\[68] = zero[21]
Removing Lhs of wire \ADC_1:vn_ctl_0\[69] = zero[21]
Removing Lhs of wire \ADC_1:vn_ctl_2\[70] = zero[21]
Removing Lhs of wire \ADC_1:Net_188\[71] = Net_450[14]
Removing Lhs of wire \ADC_1:tmpOE__Bypass_net_0\[94] = one[43]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[115] = one[43]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[122] = one[43]
Removing Lhs of wire tmpOE__Scope_A_net_0[174] = one[43]
Removing Lhs of wire tmpOE__Scope_B_net_0[180] = one[43]
Removing Lhs of wire \Trigger_Comp:clock\[197] = zero[21]
Removing Rhs of wire Net_605[199] = \Trigger_Comp:Net_1\[198]
Removing Lhs of wire \Vtrigger:Net_83\[202] = zero[21]
Removing Lhs of wire \Vtrigger:Net_81\[203] = zero[21]
Removing Lhs of wire \Vtrigger:Net_82\[204] = zero[21]
Removing Lhs of wire \Trigger_Control:clk\[211] = Net_1109[212]
Removing Lhs of wire \Trigger_Control:rst\[213] = zero[21]
Removing Rhs of wire Net_235[214] = \Trigger_Control:control_out_0\[215]
Removing Rhs of wire Net_235[214] = \Trigger_Control:control_0\[238]
Removing Rhs of wire Net_236[216] = \Trigger_Control:control_out_1\[217]
Removing Rhs of wire Net_236[216] = \Trigger_Control:control_1\[237]
Removing Rhs of wire TrigMux_0[218] = \Trigger_Control:control_out_2\[219]
Removing Rhs of wire TrigMux_0[218] = \Trigger_Control:control_2\[236]
Removing Rhs of wire TrigMux_1[220] = \Trigger_Control:control_out_3\[221]
Removing Rhs of wire TrigMux_1[220] = \Trigger_Control:control_3\[235]
Removing Rhs of wire Net_265[222] = \Trigger_Control:control_out_4\[223]
Removing Rhs of wire Net_265[222] = \Trigger_Control:control_4\[234]
Removing Rhs of wire ARM[226] = \Trigger_Control:control_out_6\[227]
Removing Rhs of wire ARM[226] = \Trigger_Control:control_6\[232]
Removing Rhs of wire Net_398[228] = \Trigger_Control:control_out_7\[229]
Removing Rhs of wire Net_398[228] = \Trigger_Control:control_7\[231]
Removing Rhs of wire Net_550[250] = cy_srff_2[699]
Removing Lhs of wire Net_535[251] = zero[21]
Removing Rhs of wire Trigger[252] = \Trigger_EdgeMux:tmp__Trigger_EdgeMux_reg\[249]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:ctrl_enable\[267] = \PWM_Sample_Buffer:PWMUDB:control_7\[259]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:hwCapture\[277] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:hwEnable\[278] = \PWM_Sample_Buffer:PWMUDB:control_7\[259]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:trig_out\[283] = \PWM_Sample_Buffer:PWMUDB:trig_rise\[281]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:runmode_enable\\R\[286] = Net_398[228]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:runmode_enable\\S\[287] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:final_enable\[288] = \PWM_Sample_Buffer:PWMUDB:runmode_enable\[284]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:ltch_kill_reg\\R\[291] = Net_398[228]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:ltch_kill_reg\\S\[292] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:min_kill_reg\\R\[293] = Net_398[228]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:min_kill_reg\\S\[294] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:final_kill\[297] = one[43]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_1\[301] = \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_1\[588]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:add_vi_vv_MODGEN_1_0\[303] = \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_0\[589]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:dith_count_1\\R\[304] = Net_398[228]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:dith_count_1\\S\[305] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:dith_count_0\\R\[306] = Net_398[228]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:dith_count_0\\S\[307] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:status_6\[310] = zero[21]
Removing Rhs of wire \PWM_Sample_Buffer:PWMUDB:status_5\[311] = \PWM_Sample_Buffer:PWMUDB:final_kill_reg\[325]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:status_4\[312] = zero[21]
Removing Rhs of wire \PWM_Sample_Buffer:PWMUDB:status_3\[313] = \PWM_Sample_Buffer:PWMUDB:fifo_full\[332]
Removing Rhs of wire \PWM_Sample_Buffer:PWMUDB:status_1\[315] = \PWM_Sample_Buffer:PWMUDB:cmp2_status_reg\[324]
Removing Rhs of wire \PWM_Sample_Buffer:PWMUDB:status_0\[316] = \PWM_Sample_Buffer:PWMUDB:cmp1_status_reg\[323]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:cmp2_status\[321] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:cmp2\[322] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:cmp1_status_reg\\R\[326] = Net_398[228]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:cmp1_status_reg\\S\[327] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:cmp2_status_reg\\R\[328] = Net_398[228]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:cmp2_status_reg\\S\[329] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:final_kill_reg\\R\[330] = Net_398[228]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:final_kill_reg\\S\[331] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:cs_addr_2\[333] = \PWM_Sample_Buffer:PWMUDB:tc_i\[285]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:cs_addr_1\[334] = \PWM_Sample_Buffer:PWMUDB:runmode_enable\[284]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:cs_addr_0\[335] = Net_398[228]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:pwm1_i\[421] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:pwm2_i\[423] = zero[21]
Removing Rhs of wire \PWM_Sample_Buffer:Net_101\[425] = \PWM_Sample_Buffer:PWMUDB:tc_i_reg\[424]
Removing Rhs of wire \PWM_Sample_Buffer:Net_96\[426] = \PWM_Sample_Buffer:PWMUDB:pwm_i_reg\[418]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:pwm_temp\[429] = \PWM_Sample_Buffer:PWMUDB:cmp1\[319]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_23\[470] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_22\[471] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_21\[472] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_20\[473] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_19\[474] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_18\[475] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_17\[476] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_16\[477] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_15\[478] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_14\[479] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_13\[480] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_12\[481] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_11\[482] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_10\[483] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_9\[484] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_8\[485] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_7\[486] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_6\[487] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_5\[488] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_4\[489] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_3\[490] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_2\[491] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_1\[492] = \PWM_Sample_Buffer:PWMUDB:MODIN1_1\[493]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODIN1_1\[493] = \PWM_Sample_Buffer:PWMUDB:dith_count_1\[300]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:a_0\[494] = \PWM_Sample_Buffer:PWMUDB:MODIN1_0\[495]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODIN1_0\[495] = \PWM_Sample_Buffer:PWMUDB:dith_count_0\[302]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[627] = one[43]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[628] = one[43]
Removing Rhs of wire CaptureComplete[629] = \PWM_Sample_Buffer:Net_96\[426]
Removing Rhs of wire Net_600[631] = \PWM_Sample_Buffer:Net_101\[425]
Removing Rhs of wire Net_601[635] = cy_srff_1[650]
Removing Lhs of wire \Trigger_Status:status_0\[636] = Net_605[199]
Removing Lhs of wire \Trigger_Status:status_1\[637] = Net_510[638]
Removing Lhs of wire \Trigger_Status:status_2\[639] = Net_509[640]
Removing Lhs of wire \Trigger_Status:status_3\[641] = zero[21]
Removing Lhs of wire \Trigger_Status:status_4\[642] = zero[21]
Removing Lhs of wire \Trigger_Status:status_5\[643] = zero[21]
Removing Lhs of wire \Trigger_Status:status_6\[644] = zero[21]
Removing Lhs of wire \Trigger_Status:status_7\[645] = zero[21]
Removing Lhs of wire tmpOE__External_Trigger_net_0[661] = one[43]
Removing Rhs of wire \Wave_DAC:Net_183\[675] = \Wave_DAC:demux:tmp__demux_0_reg\[680]
Removing Rhs of wire \Wave_DAC:Net_107\[678] = \Wave_DAC:demux:tmp__demux_1_reg\[683]
Removing Rhs of wire \Wave_DAC:Net_134\[681] = \Wave_DAC:cydff_1\[696]
Removing Lhs of wire \Wave_DAC:Net_336\[682] = Net_1073[684]
Removing Lhs of wire \Wave_DAC:VDAC8:Net_83\[686] = zero[21]
Removing Lhs of wire \Wave_DAC:VDAC8:Net_81\[687] = zero[21]
Removing Lhs of wire \Wave_DAC:VDAC8:Net_82\[688] = zero[21]
Removing Rhs of wire Net_564[697] = \Wave_Control:control_out_0\[837]
Removing Rhs of wire Net_564[697] = \Wave_Control:control_0\[860]
Removing Lhs of wire Net_587[701] = one[43]
Removing Lhs of wire tmpOE__Wave_Out_net_0[707] = one[43]
Removing Lhs of wire \PRS:cs_addr_2\[729] = zero[21]
Removing Lhs of wire \PRS:cs_addr_1\[730] = zero[21]
Removing Lhs of wire \PRS:cs_addr_0\[731] = \PRS:enable_final\[715]
Removing Lhs of wire \PRS:ctrl_enable\[813] = \PRS:control_0\[727]
Removing Lhs of wire \Wave_Control:clk\[835] = zero[21]
Removing Lhs of wire \Wave_Control:rst\[836] = zero[21]
Removing Lhs of wire \Trigger_LUT:tmp__Trigger_LUT_ins_4\[862] = Net_641[863]
Removing Rhs of wire Net_641[863] = \Trigger_LUT:tmp__Trigger_LUT_reg_2\[871]
Removing Lhs of wire \Trigger_LUT:tmp__Trigger_LUT_ins_3\[864] = Net_633[865]
Removing Rhs of wire Net_633[865] = \Trigger_LUT:tmp__Trigger_LUT_reg_1\[872]
Removing Lhs of wire \Trigger_LUT:tmp__Trigger_LUT_ins_2\[866] = ARM[226]
Removing Lhs of wire \Trigger_LUT:tmp__Trigger_LUT_ins_1\[867] = Trigger[252]
Removing Lhs of wire \Trigger_LUT:tmp__Trigger_LUT_ins_0\[868] = Net_665[869]
Removing Rhs of wire Net_685[874] = \Trigger_LUT:tmp__Trigger_LUT_reg_0\[873]
Removing Rhs of wire Trigger_Block[883] = cy_srff_3[886]
Removing Lhs of wire \Digital_Out_Control:clk\[888] = zero[21]
Removing Lhs of wire \Digital_Out_Control:rst\[889] = zero[21]
Removing Rhs of wire Net_750[890] = \Digital_Out_Control:control_out_0\[891]
Removing Rhs of wire Net_750[890] = \Digital_Out_Control:control_0\[914]
Removing Rhs of wire Net_747[892] = \Digital_Out_Control:control_out_1\[893]
Removing Rhs of wire Net_747[892] = \Digital_Out_Control:control_1\[913]
Removing Rhs of wire Net_748[894] = \Digital_Out_Control:control_out_2\[895]
Removing Rhs of wire Net_748[894] = \Digital_Out_Control:control_2\[912]
Removing Rhs of wire Net_749[896] = \Digital_Out_Control:control_out_3\[897]
Removing Rhs of wire Net_749[896] = \Digital_Out_Control:control_3\[911]
Removing Rhs of wire Net_751[898] = \Digital_Out_Control:control_out_4\[899]
Removing Rhs of wire Net_751[898] = \Digital_Out_Control:control_4\[910]
Removing Rhs of wire Net_753[902] = \Digital_Out_Control:control_out_6\[903]
Removing Rhs of wire Net_753[902] = \Digital_Out_Control:control_6\[908]
Removing Lhs of wire tmpOE__LED_net_0[916] = one[43]
Removing Lhs of wire tmpOE__DigOut_0_net_0[922] = one[43]
Removing Lhs of wire tmpOE__DigOut_1_net_0[928] = one[43]
Removing Lhs of wire tmpOE__DigIn_0_net_0[934] = one[43]
Removing Lhs of wire \Digital_Input_Status:status_0\[939] = Net_757[935]
Removing Lhs of wire \Digital_Input_Status:status_1\[940] = Net_768[941]
Removing Lhs of wire \Digital_Input_Status:status_2\[942] = Net_769[943]
Removing Lhs of wire \Digital_Input_Status:status_3\[944] = Net_770[945]
Removing Lhs of wire \Digital_Input_Status:status_4\[946] = Net_772[947]
Removing Lhs of wire \Digital_Input_Status:status_5\[948] = Net_773[949]
Removing Lhs of wire \Digital_Input_Status:status_6\[950] = zero[21]
Removing Lhs of wire Net_774[951] = zero[21]
Removing Lhs of wire \Digital_Input_Status:status_7\[952] = zero[21]
Removing Lhs of wire Net_775[953] = zero[21]
Removing Lhs of wire tmpOE__DigIn_1_net_0[957] = one[43]
Removing Lhs of wire tmpOE__Button_net_0[962] = one[43]
Removing Lhs of wire \Digital_PWM:PWMUDB:ctrl_enable\[982] = \Digital_PWM:PWMUDB:control_7\[974]
Removing Lhs of wire \Digital_PWM:PWMUDB:hwCapture\[992] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:hwEnable\[993] = \Digital_PWM:PWMUDB:control_7\[974]
Removing Lhs of wire \Digital_PWM:PWMUDB:trig_out\[997] = one[43]
Removing Lhs of wire \Digital_PWM:PWMUDB:runmode_enable\\R\[999] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:runmode_enable\\S\[1000] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:final_enable\[1001] = \Digital_PWM:PWMUDB:runmode_enable\[998]
Removing Lhs of wire \Digital_PWM:PWMUDB:ltch_kill_reg\\R\[1005] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:ltch_kill_reg\\S\[1006] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:min_kill_reg\\R\[1007] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:min_kill_reg\\S\[1008] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:final_kill\[1011] = one[43]
Removing Lhs of wire \Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[1015] = \Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_1\[1256]
Removing Lhs of wire \Digital_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[1017] = \Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_0\[1257]
Removing Lhs of wire \Digital_PWM:PWMUDB:dith_count_1\\R\[1018] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:dith_count_1\\S\[1019] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:dith_count_0\\R\[1020] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:dith_count_0\\S\[1021] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:reset\[1024] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:status_6\[1025] = zero[21]
Removing Rhs of wire \Digital_PWM:PWMUDB:status_5\[1026] = \Digital_PWM:PWMUDB:final_kill_reg\[1041]
Removing Lhs of wire \Digital_PWM:PWMUDB:status_4\[1027] = zero[21]
Removing Rhs of wire \Digital_PWM:PWMUDB:status_3\[1028] = \Digital_PWM:PWMUDB:fifo_full\[1048]
Removing Rhs of wire \Digital_PWM:PWMUDB:status_1\[1030] = \Digital_PWM:PWMUDB:cmp2_status_reg\[1040]
Removing Rhs of wire \Digital_PWM:PWMUDB:status_0\[1031] = \Digital_PWM:PWMUDB:cmp1_status_reg\[1039]
Removing Lhs of wire \Digital_PWM:PWMUDB:cmp1_status_reg\\R\[1042] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:cmp1_status_reg\\S\[1043] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:cmp2_status_reg\\R\[1044] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:cmp2_status_reg\\S\[1045] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:final_kill_reg\\R\[1046] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:final_kill_reg\\S\[1047] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:cs_addr_2\[1049] = \Digital_PWM:PWMUDB:tc_i\[1003]
Removing Lhs of wire \Digital_PWM:PWMUDB:cs_addr_1\[1050] = \Digital_PWM:PWMUDB:runmode_enable\[998]
Removing Lhs of wire \Digital_PWM:PWMUDB:cs_addr_0\[1051] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:compare1\[1084] = \Digital_PWM:PWMUDB:cmp1_less\[1055]
Removing Rhs of wire Net_797[1095] = \Digital_PWM:PWMUDB:pwm1_i_reg\[1088]
Removing Rhs of wire Net_798[1096] = \Digital_PWM:PWMUDB:pwm2_i_reg\[1090]
Removing Lhs of wire \Digital_PWM:PWMUDB:pwm_temp\[1097] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_23\[1138] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_22\[1139] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_21\[1140] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_20\[1141] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_19\[1142] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_18\[1143] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_17\[1144] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_16\[1145] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_15\[1146] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_14\[1147] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_13\[1148] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_12\[1149] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_11\[1150] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_10\[1151] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_9\[1152] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_8\[1153] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_7\[1154] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_6\[1155] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_5\[1156] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_4\[1157] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_3\[1158] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_2\[1159] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_1\[1160] = \Digital_PWM:PWMUDB:MODIN2_1\[1161]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODIN2_1\[1161] = \Digital_PWM:PWMUDB:dith_count_1\[1014]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:a_0\[1162] = \Digital_PWM:PWMUDB:MODIN2_0\[1163]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODIN2_0\[1163] = \Digital_PWM:PWMUDB:dith_count_0\[1016]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1295] = one[43]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1296] = one[43]
Removing Lhs of wire tmpOE__PWMOut_0_net_0[1304] = one[43]
Removing Lhs of wire tmpOE__PWMOutB_0_net_0[1310] = one[43]
Removing Lhs of wire tmpOE__Trig_Out_net_0[1317] = one[43]
Removing Lhs of wire tmpOE__DigIn_4_net_0[1327] = one[43]
Removing Lhs of wire tmpOE__DigIn_3_net_0[1332] = one[43]
Removing Lhs of wire tmpOE__DigIn_2_net_0[1337] = one[43]
Removing Lhs of wire tmpOE__DigOut_4_net_0[1342] = one[43]
Removing Lhs of wire tmpOE__DigOut_3_net_0[1349] = one[43]
Removing Lhs of wire tmpOE__DigOut_2_net_0[1355] = one[43]
Removing Lhs of wire tmpOE__Wave_Gnd_net_0[1361] = one[43]
Removing Lhs of wire Net_1474[1367] = zero[21]
Removing Lhs of wire Net_1472[1368] = one[43]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_3_5\[1375] = \FreqDiv_1:MODULE_3:g2:a0:s_5\[1535]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_3_4\[1376] = \FreqDiv_1:MODULE_3:g2:a0:s_4\[1536]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_3_3\[1377] = \FreqDiv_1:MODULE_3:g2:a0:s_3\[1537]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_3_2\[1378] = \FreqDiv_1:MODULE_3:g2:a0:s_2\[1538]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_3_1\[1379] = \FreqDiv_1:MODULE_3:g2:a0:s_1\[1539]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_3_0\[1380] = \FreqDiv_1:MODULE_3:g2:a0:s_0\[1540]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_23\[1421] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_22\[1422] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_21\[1423] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_20\[1424] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_19\[1425] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_18\[1426] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_17\[1427] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_16\[1428] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_15\[1429] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_14\[1430] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_13\[1431] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_12\[1432] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_11\[1433] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_10\[1434] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_9\[1435] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_8\[1436] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_7\[1437] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_6\[1438] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_5\[1439] = \FreqDiv_1:MODIN3_5\[1440]
Removing Lhs of wire \FreqDiv_1:MODIN3_5\[1440] = \FreqDiv_1:count_5\[1369]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_4\[1441] = \FreqDiv_1:MODIN3_4\[1442]
Removing Lhs of wire \FreqDiv_1:MODIN3_4\[1442] = \FreqDiv_1:count_4\[1370]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_3\[1443] = \FreqDiv_1:MODIN3_3\[1444]
Removing Lhs of wire \FreqDiv_1:MODIN3_3\[1444] = \FreqDiv_1:count_3\[1371]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_2\[1445] = \FreqDiv_1:MODIN3_2\[1446]
Removing Lhs of wire \FreqDiv_1:MODIN3_2\[1446] = \FreqDiv_1:count_2\[1372]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_1\[1447] = \FreqDiv_1:MODIN3_1\[1448]
Removing Lhs of wire \FreqDiv_1:MODIN3_1\[1448] = \FreqDiv_1:count_1\[1373]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:a_0\[1449] = \FreqDiv_1:MODIN3_0\[1450]
Removing Lhs of wire \FreqDiv_1:MODIN3_0\[1450] = \FreqDiv_1:count_0\[1374]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1578] = one[43]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1579] = one[43]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:min_kill_reg\\D\[1581] = one[43]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:prevCapture\\D\[1582] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:trig_last\\D\[1583] = Net_516[280]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:ltch_kill_reg\\D\[1586] = one[43]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:prevCompare1\\D\[1589] = \PWM_Sample_Buffer:PWMUDB:cmp1\[319]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:cmp1_status_reg\\D\[1590] = \PWM_Sample_Buffer:PWMUDB:cmp1_status\[320]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:cmp2_status_reg\\D\[1591] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:pwm_i_reg\\D\[1593] = \PWM_Sample_Buffer:PWMUDB:pwm_i\[419]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:pwm1_i_reg\\D\[1594] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:pwm2_i_reg\\D\[1595] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:tc_i_reg\\D\[1596] = \PWM_Sample_Buffer:PWMUDB:status_2\[314]
Removing Lhs of wire \EdgeDetect_Trigger:last\\D\[1598] = Net_516[280]
Removing Lhs of wire \EdgeDetect_CaptureComplete:last\\D\[1599] = Net_600[631]
Removing Lhs of wire \Wave_DAC:cydff_1\\D\[1600] = Net_564[697]
Removing Lhs of wire \EdgeDetect_1:last\\D\[1605] = Net_656[878]
Removing Lhs of wire \Digital_PWM:PWMUDB:min_kill_reg\\D\[1607] = one[43]
Removing Lhs of wire \Digital_PWM:PWMUDB:prevCapture\\D\[1608] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:trig_last\\D\[1609] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:ltch_kill_reg\\D\[1612] = one[43]
Removing Lhs of wire \Digital_PWM:PWMUDB:prevCompare1\\D\[1615] = \Digital_PWM:PWMUDB:cmp1\[1034]
Removing Lhs of wire \Digital_PWM:PWMUDB:prevCompare2\\D\[1616] = \Digital_PWM:PWMUDB:cmp2\[1037]
Removing Lhs of wire \Digital_PWM:PWMUDB:cmp1_status_reg\\D\[1617] = \Digital_PWM:PWMUDB:cmp1_status\[1035]
Removing Lhs of wire \Digital_PWM:PWMUDB:cmp2_status_reg\\D\[1618] = \Digital_PWM:PWMUDB:cmp2_status\[1038]
Removing Lhs of wire \Digital_PWM:PWMUDB:pwm_i_reg\\D\[1620] = \Digital_PWM:PWMUDB:pwm_i\[1087]
Removing Lhs of wire \Digital_PWM:PWMUDB:pwm1_i_reg\\D\[1621] = \Digital_PWM:PWMUDB:pwm1_i\[1089]
Removing Lhs of wire \Digital_PWM:PWMUDB:pwm2_i_reg\\D\[1622] = \Digital_PWM:PWMUDB:pwm2_i\[1091]
Removing Lhs of wire \Digital_PWM:PWMUDB:tc_i_reg\\D\[1623] = \Digital_PWM:PWMUDB:status_2\[1029]

------------------------------------------------------
Aliased 0 equations, 327 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_139' (cost = 0):
Net_139 <= (not Net_137);

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_246' (cost = 6):
Net_246 <= ((not Net_235 and Net_281)
	OR (not Net_281 and Net_235));

Note:  Expanding virtual equation for 'Net_251' (cost = 24):
Net_251 <= ((not Net_236 and Net_249)
	OR (not Net_249 and Net_236));

Note:  Expanding virtual equation for 'Net_261' (cost = 8):
Net_261 <= ((not Net_235 and Net_281 and Net_249 and Net_236)
	OR (not Net_249 and not Net_235 and not Net_236 and Net_281)
	OR (not Net_281 and Net_249 and Net_235 and Net_236)
	OR (not Net_281 and not Net_249 and not Net_236 and Net_235)
	OR (not Net_236 and Net_281 and Net_249 and Net_235)
	OR (not Net_249 and Net_281 and Net_235 and Net_236)
	OR (not Net_281 and not Net_235 and not Net_236 and Net_249)
	OR (not Net_281 and not Net_249 and not Net_235 and Net_236));

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:compare1\' (cost = 2):
\PWM_Sample_Buffer:PWMUDB:compare1\ <= (\PWM_Sample_Buffer:PWMUDB:cmp1_less\
	OR \PWM_Sample_Buffer:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Sample_Buffer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Sample_Buffer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Sample_Buffer:PWMUDB:dith_count_1\ and \PWM_Sample_Buffer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_551' (cost = 2):
Net_551 <= (Net_533
	OR Net_265);

Note:  Expanding virtual equation for 'Net_665' (cost = 6):
Net_665 <= ((not \EdgeDetect_1:last\ and Net_656));

Note:  Expanding virtual equation for 'Net_699' (cost = 0):
Net_699 <= (not Net_685);

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:cmp1\' (cost = 0):
\Digital_PWM:PWMUDB:cmp1\ <= (\Digital_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:compare2\' (cost = 1):
\Digital_PWM:PWMUDB:compare2\ <= ((not \Digital_PWM:PWMUDB:cmp2_eq\ and not \Digital_PWM:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Digital_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Digital_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Digital_PWM:PWMUDB:dith_count_1\ and \Digital_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_262' (cost = 4):
Net_262 <= ((not Net_235 and not Net_236 and Net_281 and Net_249)
	OR (not Net_249 and not Net_235 and Net_281 and Net_236)
	OR (not Net_281 and not Net_236 and Net_249 and Net_235)
	OR (not Net_281 and not Net_249 and Net_235 and Net_236));

Note:  Virtual signal Trigger with ( cost: 304 or cost_inv: 25)  > 90 or with size: 13 > 102 has been made a (soft) node.
Trigger <= ((not TrigMux_0 and TrigMux_1 and Net_550)
	OR (not Net_235 and not TrigMux_1 and Net_281 and Net_249 and Net_236 and TrigMux_0)
	OR (not Net_249 and not Net_235 and not Net_236 and not TrigMux_1 and Net_281 and TrigMux_0)
	OR (not Net_281 and not TrigMux_1 and Net_249 and Net_235 and Net_236 and TrigMux_0)
	OR (not Net_281 and not Net_249 and not Net_236 and not TrigMux_1 and Net_235 and TrigMux_0)
	OR (not Net_236 and not TrigMux_1 and Net_281 and Net_249 and Net_235 and TrigMux_0)
	OR (not Net_249 and not TrigMux_1 and Net_281 and Net_235 and Net_236 and TrigMux_0)
	OR (not Net_281 and not Net_235 and not Net_236 and not TrigMux_1 and Net_249 and TrigMux_0)
	OR (not Net_281 and not Net_249 and not Net_235 and not TrigMux_1 and Net_236 and TrigMux_0)
	OR (not Net_235 and not Net_236 and not TrigMux_0 and not TrigMux_1 and Net_281 and Net_249)
	OR (not Net_249 and not Net_235 and not TrigMux_0 and not TrigMux_1 and Net_281 and Net_236)
	OR (not Net_281 and not Net_236 and not TrigMux_0 and not TrigMux_1 and Net_249 and Net_235)
	OR (not Net_281 and not Net_249 and not TrigMux_0 and not TrigMux_1 and Net_235 and Net_236));

Note:  Expanding virtual equation for 'Net_516' (cost = 2):
Net_516 <= ((Trigger and Trigger_Block));

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:trig_rise\' (cost = 1):
\PWM_Sample_Buffer:PWMUDB:trig_rise\ <= ((not \PWM_Sample_Buffer:PWMUDB:trig_last\ and Trigger and Trigger_Block));

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:cmp1\' (cost = 4):
\PWM_Sample_Buffer:PWMUDB:cmp1\ <= (\PWM_Sample_Buffer:PWMUDB:cmp1_less\
	OR \PWM_Sample_Buffer:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Sample_Buffer:PWMUDB:dith_count_0\ and \PWM_Sample_Buffer:PWMUDB:dith_count_1\)
	OR (not \PWM_Sample_Buffer:PWMUDB:dith_count_1\ and \PWM_Sample_Buffer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:cmp2\' (cost = 2):
\Digital_PWM:PWMUDB:cmp2\ <= ((not \Digital_PWM:PWMUDB:cmp2_eq\ and not \Digital_PWM:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Digital_PWM:PWMUDB:dith_count_0\ and \Digital_PWM:PWMUDB:dith_count_1\)
	OR (not \Digital_PWM:PWMUDB:dith_count_1\ and \Digital_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:s_1\' (cost = 12):
\FreqDiv_1:MODULE_3:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:s_2\' (cost = 18):
\FreqDiv_1:MODULE_3:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:s_3\' (cost = 24):
\FreqDiv_1:MODULE_3:g2:a0:s_3\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:s_4\' (cost = 30):
\FreqDiv_1:MODULE_3:g2:a0:s_4\ <= ((not \FreqDiv_1:count_3\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:s_5\' (cost = 36):
\FreqDiv_1:MODULE_3:g2:a0:s_5\ <= ((not \FreqDiv_1:count_4\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 90 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Sample_Buffer:PWMUDB:final_capture\ to zero
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Digital_PWM:PWMUDB:final_capture\ to zero
Aliasing \Digital_PWM:PWMUDB:pwm_i\ to zero
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Sample_Buffer:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Digital_PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \FreqDiv_1:not_last_reset\\D\ to one
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:final_capture\[337] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[598] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[608] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[618] = zero[21]
Removing Rhs of wire \PRS:enable_final\[715] = \PRS:control_0\[727]
Removing Lhs of wire \Digital_PWM:PWMUDB:final_capture\[1053] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:pwm_i\[1087] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1266] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1276] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1286] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1549] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1559] = zero[21]
Removing Lhs of wire \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1569] = zero[21]
Removing Lhs of wire \PWM_Sample_Buffer:PWMUDB:final_kill_reg\\D\[1592] = zero[21]
Removing Lhs of wire \Digital_PWM:PWMUDB:runmode_enable\\D\[1610] = \Digital_PWM:PWMUDB:control_7\[974]
Removing Lhs of wire \Digital_PWM:PWMUDB:final_kill_reg\\D\[1619] = zero[21]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[1624] = one[43]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\ScopeFreeSoC2.cyprj -dcpsoc3 ScopeFreeSoC2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.203ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 17 April 2018 09:26:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\CyScope-master\ScopeFreeSoC2\ScopeFreeSoC2.cydsn\ScopeFreeSoC2.cyprj -d CY8C5888AXI-LP096 ScopeFreeSoC2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Sample_Buffer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Digital_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Sample_Buffer:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Sample_Buffer:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Sample_Buffer:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Sample_Buffer:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Sample_Buffer:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Digital_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Digital_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Digital_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Digital_PWM:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock ADCClock_3 to clock TriggerClock because it is a pass-through
Assigning clock ADCClock_2 to clock TriggerClock because it is a pass-through
Assigning clock ADCClock_4 to clock TriggerClock because it is a pass-through
Assigning clock ADCClock_5 to clock TriggerClock because it is a pass-through
Assigning clock ADCClock_6 to clock TriggerClock because it is a pass-through
Assigning clock Trigger_DFSA to clock BUS_CLK because it is a pass-through
Assigning clock Trigger_DFSA_1 to clock BUS_CLK because it is a pass-through
Assigning clock Trigger_DFSA_2 to clock BUS_CLK because it is a pass-through
Assigning clock Trigger_DFSA_3 to clock BUS_CLK because it is a pass-through
Assigning clock Trigger_DFSA_4 to clock BUS_CLK because it is a pass-through
Assigning clock ADCClock_1 to clock TriggerClock because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'TriggerClock'. Fanout=6, Signal=ClockBlock_TriggerClock
    Digital Clock 1: Automatic-assigning  clock 'ADCClock'. Fanout=4, Signal=Net_450
    Digital Clock 2: Automatic-assigning  clock 'PWM_Clock'. Fanout=1, Signal=Net_1088
    Digital Clock 3: Automatic-assigning  clock 'SampleClock'. Fanout=8, Signal=Net_116
    Digital Clock 4: Automatic-assigning  clock 'Noise_Clock'. Fanout=2, Signal=Net_1078
    Digital Clock 5: Automatic-assigning  clock 'Wave_Clock'. Fanout=4, Signal=Net_1073
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Sample_Buffer:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: \ADC_2:ADC_SAR\:sarcell.eof_udb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_491__SYNC:synccell.out
    UDB Clk/Enable \PRS:genblk2:Sync1\: with output requested to be synchronous
        ClockIn: Noise_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PRS:ClkSp:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: Noise_Clock, EnableOut: \PRS:ClkSp:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \PRS:genblk2:Sync2\: with output requested to be synchronous
        ClockIn: Noise_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Noise_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Digital_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \ADC_2:ADC_SAR\:sarcell.eof_udb
        Effective Clock: \ADC_2:ADC_SAR\:sarcell.eof_udb
        Enable Signal: True
</CYPRESSTAG>
Info: plm.M0038: The pin named Scope_A(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named Scope_B(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \ADC_2:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_2:Bypass(0)\__PA ,
            analog_term => \ADC_2:Net_210\ ,
            pad => \ADC_2:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ADC_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_1:Bypass(0)\__PA ,
            analog_term => \ADC_1:Net_210\ ,
            pad => \ADC_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Scope_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Scope_A(0)__PA ,
            analog_term => Net_864 ,
            pad => Scope_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Scope_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Scope_B(0)__PA ,
            analog_term => Net_105 ,
            pad => Scope_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = External_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => External_Trigger(0)__PA ,
            fb => Net_533 ,
            pad => External_Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Wave_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Wave_Out(0)__PA ,
            analog_term => Net_573 ,
            pad => Wave_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_753 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DigOut_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DigOut_0(0)__PA ,
            pin_input => Net_750 ,
            pad => DigOut_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DigOut_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DigOut_1(0)__PA ,
            pin_input => Net_747 ,
            pad => DigOut_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DigIn_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DigIn_0(0)__PA ,
            fb => Net_757 ,
            pad => DigIn_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DigIn_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DigIn_1(0)__PA ,
            fb => Net_768 ,
            pad => DigIn_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(0)__PA ,
            fb => Net_1482 ,
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMOut_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMOut_0(0)__PA ,
            pin_input => Net_797 ,
            pad => PWMOut_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMOutB_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMOutB_0(0)__PA ,
            pin_input => Net_798 ,
            pad => PWMOutB_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig_Out(0)__PA ,
            analog_term => Net_945 ,
            pad => Trig_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DigIn_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DigIn_4(0)__PA ,
            fb => Net_772 ,
            pad => DigIn_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DigIn_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DigIn_3(0)__PA ,
            fb => Net_770 ,
            pad => DigIn_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DigIn_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DigIn_2(0)__PA ,
            fb => Net_769 ,
            pad => DigIn_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DigOut_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DigOut_4(0)__PA ,
            pin_input => Net_751 ,
            pad => DigOut_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DigOut_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DigOut_3(0)__PA ,
            pin_input => Net_749 ,
            pad => DigOut_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DigOut_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DigOut_2(0)__PA ,
            pin_input => Net_748 ,
            pad => DigOut_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Wave_Gnd(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Wave_Gnd(0)__PA ,
            pad => Wave_Gnd(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Trigger_split, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_281 * Net_249 * Net_235 * Net_236 * TrigMux_0 * !TrigMux_1
            + Net_281 * !Net_249 * !Net_235 * !Net_236 * TrigMux_0 * 
              !TrigMux_1
            + Net_281 * !Net_249 * !Net_235 * Net_236 * !TrigMux_0 * 
              !TrigMux_1
            + Net_281 * !Net_249 * Net_235 * Net_236 * TrigMux_0 * !TrigMux_1
            + Net_281 * Net_249 * !Net_235 * !Net_236 * !TrigMux_0 * 
              !TrigMux_1
            + Net_281 * Net_249 * !Net_235 * Net_236 * TrigMux_0 * !TrigMux_1
            + Net_281 * Net_249 * Net_235 * !Net_236 * TrigMux_0 * !TrigMux_1
            + !TrigMux_0 * TrigMux_1 * Net_550
        );
        Output = Trigger_split (fanout=1)

    MacroCell: Name=Net_124, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_135 * !Net_137
        );
        Output = Net_124 (fanout=2)

    MacroCell: Name=Trigger, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_281 * !Net_249 * !Net_235 * Net_236 * TrigMux_0 * 
              !TrigMux_1
            + !Net_281 * !Net_249 * Net_235 * !Net_236 * TrigMux_0 * 
              !TrigMux_1
            + !Net_281 * !Net_249 * Net_235 * Net_236 * !TrigMux_0 * 
              !TrigMux_1
            + !Net_281 * Net_249 * !Net_235 * !Net_236 * TrigMux_0 * 
              !TrigMux_1
            + !Net_281 * Net_249 * Net_235 * !Net_236 * !TrigMux_0 * 
              !TrigMux_1
            + Trigger_split
        );
        Output = Trigger (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\PWM_Sample_Buffer:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Sample_Buffer:PWMUDB:runmode_enable\ * 
              \PWM_Sample_Buffer:PWMUDB:tc_i\
        );
        Output = \PWM_Sample_Buffer:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_131, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_491 * Net_601
        );
        Output = Net_131 (fanout=1)

    MacroCell: Name=Net_350, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_125 * Net_601
        );
        Output = Net_350 (fanout=1)

    MacroCell: Name=Net_510, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Trigger * !\EdgeDetect_Trigger:last\ * Trigger_Block
        );
        Output = Net_510 (fanout=1)

    MacroCell: Name=Net_509, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_600 * !\EdgeDetect_CaptureComplete:last\
        );
        Output = Net_509 (fanout=1)

    MacroCell: Name=\Wave_DAC:Net_183\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wave_DAC:Net_134\ * Net_1073_local
        );
        Output = \Wave_DAC:Net_183\ (fanout=1)

    MacroCell: Name=\Wave_DAC:Net_107\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Wave_DAC:Net_134\ * Net_1073_local
        );
        Output = \Wave_DAC:Net_107\ (fanout=1)

    MacroCell: Name=\Digital_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Digital_PWM:PWMUDB:runmode_enable\ * \Digital_PWM:PWMUDB:tc_i\
        );
        Output = \Digital_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_773, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1482_SYNCOUT
        );
        Output = Net_773 (fanout=1)

    MacroCell: Name=Net_1476, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1476 * !\FreqDiv_1:not_last_reset\
            + !Net_1476 * \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_1476 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = Net_1476 (fanout=2)

    MacroCell: Name=\PWM_Sample_Buffer:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Trigger * Trigger_Block
        );
        Output = \PWM_Sample_Buffer:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\PWM_Sample_Buffer:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_398)
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              Trigger * \PWM_Sample_Buffer:PWMUDB:control_7\ * 
              !\PWM_Sample_Buffer:PWMUDB:trig_last\ * Trigger_Block
            + \PWM_Sample_Buffer:PWMUDB:control_7\ * 
              \PWM_Sample_Buffer:PWMUDB:runmode_enable\ * 
              !\PWM_Sample_Buffer:PWMUDB:tc_i\
        );
        Output = \PWM_Sample_Buffer:PWMUDB:runmode_enable\ (fanout=6)

    MacroCell: Name=\PWM_Sample_Buffer:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 1 pterm
        !(
              !\PWM_Sample_Buffer:PWMUDB:cmp1_eq\ * 
              !\PWM_Sample_Buffer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Sample_Buffer:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Sample_Buffer:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_398)
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !\PWM_Sample_Buffer:PWMUDB:prevCompare1\ * 
              \PWM_Sample_Buffer:PWMUDB:cmp1_eq\
            + !\PWM_Sample_Buffer:PWMUDB:prevCompare1\ * 
              \PWM_Sample_Buffer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Sample_Buffer:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=CaptureComplete, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              \PWM_Sample_Buffer:PWMUDB:runmode_enable\ * 
              \PWM_Sample_Buffer:PWMUDB:cmp1_eq\
            + \PWM_Sample_Buffer:PWMUDB:runmode_enable\ * 
              \PWM_Sample_Buffer:PWMUDB:cmp1_less\
        );
        Output = CaptureComplete (fanout=1)

    MacroCell: Name=Net_600, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Sample_Buffer:PWMUDB:runmode_enable\ * 
              \PWM_Sample_Buffer:PWMUDB:tc_i\
        );
        Output = Net_600 (fanout=4)

    MacroCell: Name=Net_601, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_TriggerClock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ARM * !Net_600
            + !Net_600 * Net_601
        );
        Output = Net_601 (fanout=3)

    MacroCell: Name=\EdgeDetect_Trigger:last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_TriggerClock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Trigger * Trigger_Block
        );
        Output = \EdgeDetect_Trigger:last\ (fanout=1)

    MacroCell: Name=\EdgeDetect_CaptureComplete:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_TriggerClock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_600
        );
        Output = \EdgeDetect_CaptureComplete:last\ (fanout=1)

    MacroCell: Name=\Wave_DAC:Net_134\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_564
        );
        Output = \Wave_DAC:Net_134\ (fanout=2)

    MacroCell: Name=Net_550, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_TriggerClock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_265 * !Net_550 * !Net_533_SYNCOUT
            + Net_600
        );
        Output = Net_550 (fanout=2)

    MacroCell: Name=Net_641, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Trigger * Net_641 * Net_633
            + !Net_641 * Net_633 * !\EdgeDetect_1:last\ * Net_656
        );
        Output = Net_641 (fanout=3)

    MacroCell: Name=Net_633, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              ARM * !Net_641 * !Net_633
            + Trigger * Net_641 * Net_633
            + !Net_641 * Net_633 * !\EdgeDetect_1:last\ * Net_656
            + Net_641 * !Net_633 * !\EdgeDetect_1:last\ * Net_656
        );
        Output = Net_633 (fanout=3)

    MacroCell: Name=Net_685, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Trigger * Net_641 * Net_633
            + Net_641 * !Net_633 * !\EdgeDetect_1:last\ * Net_656
        );
        Output = Net_685 (fanout=1)

    MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_656
        );
        Output = \EdgeDetect_1:last\ (fanout=3)

    MacroCell: Name=Trigger_Block, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CaptureComplete * !Net_685
            + !CaptureComplete * Trigger_Block
        );
        Output = Trigger_Block (fanout=5)

    MacroCell: Name=\Digital_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Digital_PWM:PWMUDB:control_7\
        );
        Output = \Digital_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Digital_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Digital_PWM:PWMUDB:cmp1_less\
        );
        Output = \Digital_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Digital_PWM:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Digital_PWM:PWMUDB:cmp2_eq\ * !\Digital_PWM:PWMUDB:cmp2_less\
        );
        Output = \Digital_PWM:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Digital_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Digital_PWM:PWMUDB:prevCompare1\ * 
              \Digital_PWM:PWMUDB:cmp1_less\
        );
        Output = \Digital_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Digital_PWM:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Digital_PWM:PWMUDB:prevCompare2\ * 
              !\Digital_PWM:PWMUDB:cmp2_eq\ * !\Digital_PWM:PWMUDB:cmp2_less\
        );
        Output = \Digital_PWM:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_797, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Digital_PWM:PWMUDB:runmode_enable\ * 
              \Digital_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_797 (fanout=1)

    MacroCell: Name=Net_798, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Digital_PWM:PWMUDB:runmode_enable\ * 
              !\Digital_PWM:PWMUDB:cmp2_eq\ * !\Digital_PWM:PWMUDB:cmp2_less\
        );
        Output = Net_798 (fanout=1)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=7)

    MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=5)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=5)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=5)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=6)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_Sample_Buffer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Sample_Buffer:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_398 ,
            chain_out => \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_491__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Next in chain : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_Sample_Buffer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Sample_Buffer:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_398 ,
            ce0_comb => \PWM_Sample_Buffer:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_Sample_Buffer:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Sample_Buffer:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Sample_Buffer:PWMUDB:status_3\ ,
            chain_in => \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_491__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Previous in chain : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PRS:sC16:PRSdp:u0\
        PORT MAP (
            clock => Net_1078 ,
            cs_addr_0 => \PRS:enable_final\ ,
            chain_out => \PRS:sC16:PRSdp:carry\ ,
            clk_en => \PRS:enable_final\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PRS:enable_final\)
        Next in chain : \PRS:sC16:PRSdp:u1\

    datapathcell: Name =\PRS:sC16:PRSdp:u1\
        PORT MAP (
            clock => Net_1078 ,
            cs_addr_0 => \PRS:enable_final\ ,
            chain_in => \PRS:sC16:PRSdp:carry\ ,
            clk_en => \PRS:enable_final\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PRS:enable_final\)
        Previous in chain : \PRS:sC16:PRSdp:u0\

    datapathcell: Name =\Digital_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1088 ,
            cs_addr_2 => \Digital_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Digital_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Digital_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Digital_PWM:PWMUDB:tc_i\ ,
            ce1_comb => \Digital_PWM:PWMUDB:cmp2_eq\ ,
            cl1_comb => \Digital_PWM:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Digital_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Trigger_Status:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_TriggerClock ,
            status_2 => Net_509 ,
            status_1 => Net_510 ,
            status_0 => Net_605 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000110"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\Digital_Input_Status:sts:sts_reg\
        PORT MAP (
            status_5 => Net_773 ,
            status_4 => Net_772_SYNCOUT ,
            status_3 => Net_770_SYNCOUT ,
            status_2 => Net_769_SYNCOUT ,
            status_1 => Net_768_SYNCOUT ,
            status_0 => Net_757_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_398 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PWM_Sample_Buffer:PWMUDB:status_3\ ,
            status_2 => \PWM_Sample_Buffer:PWMUDB:status_2\ ,
            status_0 => \PWM_Sample_Buffer:PWMUDB:status_0\ ,
            clk_en => Net_491__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_491__SYNC_OUT)

    statusicell: Name =\Digital_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1088 ,
            status_3 => \Digital_PWM:PWMUDB:status_3\ ,
            status_2 => \Digital_PWM:PWMUDB:status_2\ ,
            status_1 => \Digital_PWM:PWMUDB:status_1\ ,
            status_0 => \Digital_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =DigIn_0(0)_SYNC
        PORT MAP (
            in => Net_757 ,
            out => Net_757_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =External_Trigger(0)_SYNC
        PORT MAP (
            in => Net_533 ,
            out => Net_533_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => Net_450 ,
            in => Net_1476 ,
            out => Net_135 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_2:genblk1[0]:INST\
        PORT MAP (
            clock => Net_450 ,
            in => Net_135 ,
            out => Net_137 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_3:genblk1[0]:INST\
        PORT MAP (
            clock => Net_491 ,
            in => Net_281 ,
            out => Net_249 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_4:genblk1[0]:INST\
        PORT MAP (
            clock => Net_491 ,
            in => Net_605 ,
            out => Net_281 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_5:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => NRQ ,
            out => Net_656 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_491__SYNC
        PORT MAP (
            in => Net_491 ,
            out => Net_491__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =DigIn_2(0)_SYNC
        PORT MAP (
            in => Net_769 ,
            out => Net_769_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =DigIn_3(0)_SYNC
        PORT MAP (
            in => Net_770 ,
            out => Net_770_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =DigIn_4(0)_SYNC
        PORT MAP (
            in => Net_772 ,
            out => Net_772_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Button(0)_SYNC
        PORT MAP (
            in => Net_1482 ,
            out => Net_1482_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =DigIn_1(0)_SYNC
        PORT MAP (
            in => Net_768 ,
            out => Net_768_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Trigger_Control:Sync:ctrl_reg\
        PORT MAP (
            clock => ClockBlock_TriggerClock ,
            control_7 => Net_398 ,
            control_6 => ARM ,
            control_5 => \Trigger_Control:control_5\ ,
            control_4 => Net_265 ,
            control_3 => TrigMux_1 ,
            control_2 => TrigMux_0 ,
            control_1 => Net_236 ,
            control_0 => Net_235 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Sample_Buffer:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \PWM_Sample_Buffer:PWMUDB:control_7\ ,
            control_6 => \PWM_Sample_Buffer:PWMUDB:control_6\ ,
            control_5 => \PWM_Sample_Buffer:PWMUDB:control_5\ ,
            control_4 => \PWM_Sample_Buffer:PWMUDB:control_4\ ,
            control_3 => \PWM_Sample_Buffer:PWMUDB:control_3\ ,
            control_2 => \PWM_Sample_Buffer:PWMUDB:control_2\ ,
            control_1 => \PWM_Sample_Buffer:PWMUDB:control_1\ ,
            control_0 => \PWM_Sample_Buffer:PWMUDB:control_0\ ,
            clk_en => Net_491__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_491__SYNC_OUT)

    controlcell: Name =\PRS:ClkSp:CtrlReg\
        PORT MAP (
            clock => Net_1078 ,
            control_7 => \PRS:control_7\ ,
            control_6 => \PRS:control_6\ ,
            control_5 => \PRS:control_5\ ,
            control_4 => \PRS:control_4\ ,
            control_3 => \PRS:control_3\ ,
            control_2 => \PRS:control_2\ ,
            control_1 => \PRS:control_1\ ,
            control_0 => \PRS:enable_final\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Wave_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Wave_Control:control_7\ ,
            control_6 => \Wave_Control:control_6\ ,
            control_5 => \Wave_Control:control_5\ ,
            control_4 => \Wave_Control:control_4\ ,
            control_3 => \Wave_Control:control_3\ ,
            control_2 => \Wave_Control:control_2\ ,
            control_1 => \Wave_Control:control_1\ ,
            control_0 => Net_564 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Digital_Out_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Digital_Out_Control:control_7\ ,
            control_6 => Net_753 ,
            control_5 => \Digital_Out_Control:control_5\ ,
            control_4 => Net_751 ,
            control_3 => Net_749 ,
            control_2 => Net_748 ,
            control_1 => Net_747 ,
            control_0 => Net_750 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Digital_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1088 ,
            control_7 => \Digital_PWM:PWMUDB:control_7\ ,
            control_6 => \Digital_PWM:PWMUDB:control_6\ ,
            control_5 => \Digital_PWM:PWMUDB:control_5\ ,
            control_4 => \Digital_PWM:PWMUDB:control_4\ ,
            control_3 => \Digital_PWM:PWMUDB:control_3\ ,
            control_2 => \Digital_PWM:PWMUDB:control_2\ ,
            control_1 => \Digital_PWM:PWMUDB:control_1\ ,
            control_0 => \Digital_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_Channel_1
        PORT MAP (
            dmareq => Net_350 ,
            termin => zero ,
            termout => NRQ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_Channel_2
        PORT MAP (
            dmareq => Net_131 ,
            termin => zero ,
            termout => Net_210 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\Wave_DAC:Wave1_DMA\
        PORT MAP (
            dmareq => \Wave_DAC:Net_183\ ,
            termin => zero ,
            termout => Net_1074 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\Wave_DAC:Wave2_DMA\
        PORT MAP (
            dmareq => \Wave_DAC:Net_107\ ,
            termin => zero ,
            termout => Net_1075 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_2:IRQ\
        PORT MAP (
            interrupt => Net_491 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => Net_125 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1055 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   27 :   45 :   72 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   43 :  149 :  192 : 22.40 %
  Unique P-terms              :   65 :  319 :  384 : 16.93 %
  Total P-terms               :   72 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x13)          :    4 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    6 :      :      :        
Opamp                         :    2 :    2 :    4 : 50.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.234ms
Tech Mapping phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(1)][IoId=(2)] : Button(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : DigIn_0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : DigIn_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : DigIn_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : DigIn_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : DigIn_4(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : DigOut_0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : DigOut_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : DigOut_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : DigOut_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : DigOut_4(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : External_Trigger(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : LED(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PWMOutB_0(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : PWMOut_0(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Scope_A(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Scope_B(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Trig_Out(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Wave_Gnd(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Wave_Out(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_2:Bypass(0)\ (fixed, SAR-ExtVref)
Comparator[1]@[FFB(Comparator,1)] : \Trigger_Comp:ctComp\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
VIDAC[1]@[FFB(VIDAC,1)] : \Wave_DAC:VDAC8:viDAC8\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_2:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_1:vRef_Vdda_1\
OpAmp[2]@[FFB(OpAmp,2)] : \Trig_Buf:ABuf\ (OPAMP-GPIO)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[2]@[FFB(VIDAC,2)] : \Vtrigger:viDAC8\
OpAmp[0]@[FFB(OpAmp,0)] : \Wave_Buf:ABuf\ (OPAMP-GPIO)
IO_1@[IOP=(0)][IoId=(1)] : Dedicated_Output (OPAMP-GPIO)
IO_0@[IOP=(0)][IoId=(0)] : Dedicated_Output_1 (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 44% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 64% done. (App=cydsfit)
Analog Placement Results:
IO_2@[IOP=(1)][IoId=(2)] : Button(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : DigIn_0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : DigIn_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : DigIn_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : DigIn_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : DigIn_4(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : DigOut_0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : DigOut_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : DigOut_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : DigOut_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : DigOut_4(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : External_Trigger(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : LED(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PWMOutB_0(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : PWMOut_0(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Scope_A(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Scope_B(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Trig_Out(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Wave_Gnd(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Wave_Out(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_2:Bypass(0)\ (fixed, SAR-ExtVref)
Comparator[1]@[FFB(Comparator,1)] : \Trigger_Comp:ctComp\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
VIDAC[1]@[FFB(VIDAC,1)] : \Wave_DAC:VDAC8:viDAC8\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_2:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_1:vRef_Vdda_1\
OpAmp[2]@[FFB(OpAmp,2)] : \Trig_Buf:ABuf\ (OPAMP-GPIO)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[3]@[FFB(VIDAC,3)] : \Vtrigger:viDAC8\
OpAmp[0]@[FFB(OpAmp,0)] : \Wave_Buf:ABuf\ (OPAMP-GPIO)
IO_1@[IOP=(0)][IoId=(1)] : Dedicated_Output (OPAMP-GPIO)
IO_0@[IOP=(0)][IoId=(0)] : Dedicated_Output_1 (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 1s.718ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_864" overuses wire "AGR[6]"
Net "AmuxEye::Amux_Trigger" overuses wire "AGR[6]"
Analog Routing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_158 {
    comp_1_vplus
  }
  Net: Net_864 {
    sar_0_vplus
    agl6_x_sar_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p3_6
    p3_6
  }
  Net: Net_105 {
    sar_1_vplus
    agr7_x_sar_1_vplus
    agr7
    agr7_x_p3_7
    p3_7
  }
  Net: Net_945 {
    p0_0
    amuxbusl_x_p0_0
    amuxbusl
    amuxbusl_x_amuxbusr
    amuxbusr
    amuxbusr_x_p5_6
    p5_6
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_573 {
    p0_1
    agl5_x_p0_1
    agl5
    agl5_x_dsm_0_vplus
    dsm_0_vplus
    agl3_x_dsm_0_vplus
    agl3
    agl3_x_agr3
    agr3
    agr3_x_p5_7
    p5_7
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: \ADC_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_1:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_1:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \ADC_2:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_2:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: Net_157 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agl4_x_agr4
    agl4
    agl4_x_opamp_2_vplus
    opamp_2_vplus
    agr4_x_comp_1_vminus
    comp_1_vminus
  }
  Net: \Vtrigger:Net_77\ {
  }
  Net: Net_577 {
    vidac_1_vout
    abusr3_x_vidac_1_vout
    abusr3
    abusl3_x_abusr3
    abusl3
    abusl3_x_opamp_0_vplus
    opamp_0_vplus
  }
  Net: \Wave_DAC:VDAC8:Net_77\ {
  }
  Net: AmuxNet::Amux_Trigger {
    comp_1_vplus
    agr6_x_comp_1_vplus
    agr7_x_comp_1_vplus
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_864
  agl6_x_sar_0_vplus                               -> Net_864
  agl6                                             -> Net_864
  agl6_x_agr6                                      -> Net_864
  agr6                                             -> Net_864
  agr6_x_p3_6                                      -> Net_864
  p3_6                                             -> Net_864
  sar_1_vplus                                      -> Net_105
  agr7_x_sar_1_vplus                               -> Net_105
  agr7                                             -> Net_105
  agr7_x_p3_7                                      -> Net_105
  p3_7                                             -> Net_105
  p0_0                                             -> Net_945
  amuxbusl_x_p0_0                                  -> Net_945
  amuxbusl                                         -> Net_945
  amuxbusl_x_amuxbusr                              -> Net_945
  amuxbusr                                         -> Net_945
  amuxbusr_x_p5_6                                  -> Net_945
  p5_6                                             -> Net_945
  opamp_2_vminus_x_p0_0                            -> Net_945
  opamp_2_vminus                                   -> Net_945
  p0_1                                             -> Net_573
  agl5_x_p0_1                                      -> Net_573
  agl5                                             -> Net_573
  agl5_x_dsm_0_vplus                               -> Net_573
  dsm_0_vplus                                      -> Net_573
  agl3_x_dsm_0_vplus                               -> Net_573
  agl3                                             -> Net_573
  agl3_x_agr3                                      -> Net_573
  agr3                                             -> Net_573
  agr3_x_p5_7                                      -> Net_573
  p5_7                                             -> Net_573
  opamp_0_vminus_x_p0_1                            -> Net_573
  opamp_0_vminus                                   -> Net_573
  sar_0_vrefhi                                     -> \ADC_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_1:Net_126\
  sar_0_vminus                                     -> \ADC_1:Net_126\
  p0_4                                             -> \ADC_1:Net_210\
  p0_4_exvref                                      -> \ADC_1:Net_210\
  sar_1_vref                                       -> \ADC_1:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_1:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_1:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_1:Net_235\
  common_sar_vref_vdda/2                           -> \ADC_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_1:Net_235\
  sar_0_vref                                       -> \ADC_1:Net_235\
  sar_1_vrefhi                                     -> \ADC_2:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_2:Net_126\
  sar_1_vminus                                     -> \ADC_2:Net_126\
  p0_2                                             -> \ADC_2:Net_210\
  p0_2_exvref                                      -> \ADC_2:Net_210\
  vidac_3_vout                                     -> Net_157
  agr4_x_vidac_3_vout                              -> Net_157
  agr4                                             -> Net_157
  agl4_x_agr4                                      -> Net_157
  agl4                                             -> Net_157
  agl4_x_opamp_2_vplus                             -> Net_157
  opamp_2_vplus                                    -> Net_157
  agr4_x_comp_1_vminus                             -> Net_157
  comp_1_vminus                                    -> Net_157
  vidac_1_vout                                     -> Net_577
  abusr3_x_vidac_1_vout                            -> Net_577
  abusr3                                           -> Net_577
  abusl3_x_abusr3                                  -> Net_577
  abusl3                                           -> Net_577
  abusl3_x_opamp_0_vplus                           -> Net_577
  opamp_0_vplus                                    -> Net_577
  comp_1_vplus                                     -> Net_158
  agr6_x_comp_1_vplus                              -> AmuxNet::Amux_Trigger
  agr7_x_comp_1_vplus                              -> AmuxNet::Amux_Trigger
}
Mux Info {
  Mux: Amux_Trigger {
     Mouth: Net_158
     Guts:  AmuxNet::Amux_Trigger
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_864
      Outer: agr6_x_comp_1_vplus
      Inner: __open__
      Path {
        agr6_x_comp_1_vplus
        comp_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_105
      Outer: agr7_x_comp_1_vplus
      Inner: __open__
      Path {
        agr7_x_comp_1_vplus
        comp_1_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.63
                   Pterms :            3.63
               Macrocells :            2.26
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       5.33 :       3.58
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\PRS:sC16:PRSdp:u0\
    PORT MAP (
        clock => Net_1078 ,
        cs_addr_0 => \PRS:enable_final\ ,
        chain_out => \PRS:sC16:PRSdp:carry\ ,
        clk_en => \PRS:enable_final\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PRS:enable_final\)
    Next in chain : \PRS:sC16:PRSdp:u1\

controlcell: Name =\PRS:ClkSp:CtrlReg\
    PORT MAP (
        clock => Net_1078 ,
        control_7 => \PRS:control_7\ ,
        control_6 => \PRS:control_6\ ,
        control_5 => \PRS:control_5\ ,
        control_4 => \PRS:control_4\ ,
        control_3 => \PRS:control_3\ ,
        control_2 => \PRS:control_2\ ,
        control_1 => \PRS:control_1\ ,
        control_0 => \PRS:enable_final\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Trigger_split, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_281 * Net_249 * Net_235 * Net_236 * TrigMux_0 * !TrigMux_1
            + Net_281 * !Net_249 * !Net_235 * !Net_236 * TrigMux_0 * 
              !TrigMux_1
            + Net_281 * !Net_249 * !Net_235 * Net_236 * !TrigMux_0 * 
              !TrigMux_1
            + Net_281 * !Net_249 * Net_235 * Net_236 * TrigMux_0 * !TrigMux_1
            + Net_281 * Net_249 * !Net_235 * !Net_236 * !TrigMux_0 * 
              !TrigMux_1
            + Net_281 * Net_249 * !Net_235 * Net_236 * TrigMux_0 * !TrigMux_1
            + Net_281 * Net_249 * Net_235 * !Net_236 * TrigMux_0 * !TrigMux_1
            + !TrigMux_0 * TrigMux_1 * Net_550
        );
        Output = Trigger_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_550, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_TriggerClock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_265 * !Net_550 * !Net_533_SYNCOUT
            + Net_600
        );
        Output = Net_550 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Trigger, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_281 * !Net_249 * !Net_235 * Net_236 * TrigMux_0 * 
              !TrigMux_1
            + !Net_281 * !Net_249 * Net_235 * !Net_236 * TrigMux_0 * 
              !TrigMux_1
            + !Net_281 * !Net_249 * Net_235 * Net_236 * !TrigMux_0 * 
              !TrigMux_1
            + !Net_281 * Net_249 * !Net_235 * !Net_236 * TrigMux_0 * 
              !TrigMux_1
            + !Net_281 * Net_249 * Net_235 * !Net_236 * !TrigMux_0 * 
              !TrigMux_1
            + Trigger_split
        );
        Output = Trigger (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Trigger_Control:Sync:ctrl_reg\
    PORT MAP (
        clock => ClockBlock_TriggerClock ,
        control_7 => Net_398 ,
        control_6 => ARM ,
        control_5 => \Trigger_Control:control_5\ ,
        control_4 => Net_265 ,
        control_3 => TrigMux_1 ,
        control_2 => TrigMux_0 ,
        control_1 => Net_236 ,
        control_0 => Net_235 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Trigger_Block, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CaptureComplete * !Net_685
            + !CaptureComplete * Trigger_Block
        );
        Output = Trigger_Block (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Sample_Buffer:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_398)
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              Trigger * \PWM_Sample_Buffer:PWMUDB:control_7\ * 
              !\PWM_Sample_Buffer:PWMUDB:trig_last\ * Trigger_Block
            + \PWM_Sample_Buffer:PWMUDB:control_7\ * 
              \PWM_Sample_Buffer:PWMUDB:runmode_enable\ * 
              !\PWM_Sample_Buffer:PWMUDB:tc_i\
        );
        Output = \PWM_Sample_Buffer:PWMUDB:runmode_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Sample_Buffer:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Trigger * Trigger_Block
        );
        Output = \PWM_Sample_Buffer:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_600, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Sample_Buffer:PWMUDB:runmode_enable\ * 
              \PWM_Sample_Buffer:PWMUDB:tc_i\
        );
        Output = Net_600 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_398 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PWM_Sample_Buffer:PWMUDB:status_3\ ,
        status_2 => \PWM_Sample_Buffer:PWMUDB:status_2\ ,
        status_0 => \PWM_Sample_Buffer:PWMUDB:status_0\ ,
        clk_en => Net_491__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_491__SYNC_OUT)

controlcell: Name =\PWM_Sample_Buffer:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \PWM_Sample_Buffer:PWMUDB:control_7\ ,
        control_6 => \PWM_Sample_Buffer:PWMUDB:control_6\ ,
        control_5 => \PWM_Sample_Buffer:PWMUDB:control_5\ ,
        control_4 => \PWM_Sample_Buffer:PWMUDB:control_4\ ,
        control_3 => \PWM_Sample_Buffer:PWMUDB:control_3\ ,
        control_2 => \PWM_Sample_Buffer:PWMUDB:control_2\ ,
        control_1 => \PWM_Sample_Buffer:PWMUDB:control_1\ ,
        control_0 => \PWM_Sample_Buffer:PWMUDB:control_0\ ,
        clk_en => Net_491__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_491__SYNC_OUT)

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Sample_Buffer:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 1 pterm
        !(
              !\PWM_Sample_Buffer:PWMUDB:cmp1_eq\ * 
              !\PWM_Sample_Buffer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Sample_Buffer:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Sample_Buffer:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Sample_Buffer:PWMUDB:runmode_enable\ * 
              \PWM_Sample_Buffer:PWMUDB:tc_i\
        );
        Output = \PWM_Sample_Buffer:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Sample_Buffer:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_398)
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !\PWM_Sample_Buffer:PWMUDB:prevCompare1\ * 
              \PWM_Sample_Buffer:PWMUDB:cmp1_eq\
            + !\PWM_Sample_Buffer:PWMUDB:prevCompare1\ * 
              \PWM_Sample_Buffer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Sample_Buffer:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_Sample_Buffer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Sample_Buffer:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_398 ,
        ce0_comb => \PWM_Sample_Buffer:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_Sample_Buffer:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Sample_Buffer:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Sample_Buffer:PWMUDB:status_3\ ,
        chain_in => \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_491__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_491__SYNC_OUT)
    Previous in chain : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\

synccell: Name =External_Trigger(0)_SYNC
    PORT MAP (
        in => Net_533 ,
        out => Net_533_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_773, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1482_SYNCOUT
        );
        Output = Net_773 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=CaptureComplete, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_491__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              \PWM_Sample_Buffer:PWMUDB:runmode_enable\ * 
              \PWM_Sample_Buffer:PWMUDB:cmp1_eq\
            + \PWM_Sample_Buffer:PWMUDB:runmode_enable\ * 
              \PWM_Sample_Buffer:PWMUDB:cmp1_less\
        );
        Output = CaptureComplete (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_Sample_Buffer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Sample_Buffer:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_398 ,
        chain_out => \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_491__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_491__SYNC_OUT)
    Next in chain : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Digital_Out_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Digital_Out_Control:control_7\ ,
        control_6 => Net_753 ,
        control_5 => \Digital_Out_Control:control_5\ ,
        control_4 => Net_751 ,
        control_3 => Net_749 ,
        control_2 => Net_748 ,
        control_1 => Net_747 ,
        control_0 => Net_750 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Button(0)_SYNC
    PORT MAP (
        in => Net_1482 ,
        out => Net_1482_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =DigIn_1(0)_SYNC
    PORT MAP (
        in => Net_768 ,
        out => Net_768_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =DigIn_3(0)_SYNC
    PORT MAP (
        in => Net_770 ,
        out => Net_770_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =DigIn_4(0)_SYNC
    PORT MAP (
        in => Net_772 ,
        out => Net_772_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Digital_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Digital_PWM:PWMUDB:runmode_enable\ * \Digital_PWM:PWMUDB:tc_i\
        );
        Output = \Digital_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_798, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Digital_PWM:PWMUDB:runmode_enable\ * 
              !\Digital_PWM:PWMUDB:cmp2_eq\ * !\Digital_PWM:PWMUDB:cmp2_less\
        );
        Output = Net_798 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_797, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Digital_PWM:PWMUDB:runmode_enable\ * 
              \Digital_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_797 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Digital_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Digital_PWM:PWMUDB:prevCompare1\ * 
              \Digital_PWM:PWMUDB:cmp1_less\
        );
        Output = \Digital_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Digital_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Digital_PWM:PWMUDB:cmp1_less\
        );
        Output = \Digital_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Digital_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Digital_PWM:PWMUDB:control_7\
        );
        Output = \Digital_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Digital_PWM:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Digital_PWM:PWMUDB:cmp2_eq\ * !\Digital_PWM:PWMUDB:cmp2_less\
        );
        Output = \Digital_PWM:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Digital_PWM:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1088) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Digital_PWM:PWMUDB:prevCompare2\ * 
              !\Digital_PWM:PWMUDB:cmp2_eq\ * !\Digital_PWM:PWMUDB:cmp2_less\
        );
        Output = \Digital_PWM:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Digital_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1088 ,
        cs_addr_2 => \Digital_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Digital_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Digital_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Digital_PWM:PWMUDB:tc_i\ ,
        ce1_comb => \Digital_PWM:PWMUDB:cmp2_eq\ ,
        cl1_comb => \Digital_PWM:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Digital_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Digital_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1088 ,
        status_3 => \Digital_PWM:PWMUDB:status_3\ ,
        status_2 => \Digital_PWM:PWMUDB:status_2\ ,
        status_1 => \Digital_PWM:PWMUDB:status_1\ ,
        status_0 => \Digital_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Digital_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1088 ,
        control_7 => \Digital_PWM:PWMUDB:control_7\ ,
        control_6 => \Digital_PWM:PWMUDB:control_6\ ,
        control_5 => \Digital_PWM:PWMUDB:control_5\ ,
        control_4 => \Digital_PWM:PWMUDB:control_4\ ,
        control_3 => \Digital_PWM:PWMUDB:control_3\ ,
        control_2 => \Digital_PWM:PWMUDB:control_2\ ,
        control_1 => \Digital_PWM:PWMUDB:control_1\ ,
        control_0 => \Digital_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1476, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1476 * !\FreqDiv_1:not_last_reset\
            + !Net_1476 * \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_1476 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = Net_1476 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_124, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_135 * !Net_137
        );
        Output = Net_124 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_116) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\PRS:sC16:PRSdp:u1\
    PORT MAP (
        clock => Net_1078 ,
        cs_addr_0 => \PRS:enable_final\ ,
        chain_in => \PRS:sC16:PRSdp:carry\ ,
        clk_en => \PRS:enable_final\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PRS:enable_final\)
    Previous in chain : \PRS:sC16:PRSdp:u0\

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => Net_450 ,
        in => Net_1476 ,
        out => Net_135 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_2:genblk1[0]:INST\
    PORT MAP (
        clock => Net_450 ,
        in => Net_135 ,
        out => Net_137 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_633, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              ARM * !Net_641 * !Net_633
            + Trigger * Net_641 * Net_633
            + !Net_641 * Net_633 * !\EdgeDetect_1:last\ * Net_656
            + Net_641 * !Net_633 * !\EdgeDetect_1:last\ * Net_656
        );
        Output = Net_633 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_685, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Trigger * Net_641 * Net_633
            + Net_641 * !Net_633 * !\EdgeDetect_1:last\ * Net_656
        );
        Output = Net_685 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_641, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Trigger * Net_641 * Net_633
            + !Net_641 * Net_633 * !\EdgeDetect_1:last\ * Net_656
        );
        Output = Net_641 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_656
        );
        Output = \EdgeDetect_1:last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =\Sync_3:genblk1[0]:INST\
    PORT MAP (
        clock => Net_491 ,
        in => Net_281 ,
        out => Net_249 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_4:genblk1[0]:INST\
    PORT MAP (
        clock => Net_491 ,
        in => Net_605 ,
        out => Net_281 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_131, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_491 * Net_601
        );
        Output = Net_131 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_350, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_125 * Net_601
        );
        Output = Net_350 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_601, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_TriggerClock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ARM * !Net_600
            + !Net_600 * Net_601
        );
        Output = Net_601 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_509, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_600 * !\EdgeDetect_CaptureComplete:last\
        );
        Output = Net_509 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\EdgeDetect_CaptureComplete:last\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_TriggerClock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_600
        );
        Output = \EdgeDetect_CaptureComplete:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Net_491__SYNC
    PORT MAP (
        in => Net_491 ,
        out => Net_491__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_5:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => NRQ ,
        out => Net_656 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_510, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Trigger * !\EdgeDetect_Trigger:last\ * Trigger_Block
        );
        Output = Net_510 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EdgeDetect_Trigger:last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_TriggerClock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Trigger * Trigger_Block
        );
        Output = \EdgeDetect_Trigger:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Wave_DAC:Net_107\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Wave_DAC:Net_134\ * Net_1073_local
        );
        Output = \Wave_DAC:Net_107\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Wave_DAC:Net_134\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_564
        );
        Output = \Wave_DAC:Net_134\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Wave_DAC:Net_183\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wave_DAC:Net_134\ * Net_1073_local
        );
        Output = \Wave_DAC:Net_183\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Trigger_Status:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_TriggerClock ,
        status_2 => Net_509 ,
        status_1 => Net_510 ,
        status_0 => Net_605 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000110"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Wave_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Wave_Control:control_7\ ,
        control_6 => \Wave_Control:control_6\ ,
        control_5 => \Wave_Control:control_5\ ,
        control_4 => \Wave_Control:control_4\ ,
        control_3 => \Wave_Control:control_3\ ,
        control_2 => \Wave_Control:control_2\ ,
        control_1 => \Wave_Control:control_1\ ,
        control_0 => Net_564 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
statuscell: Name =\Digital_Input_Status:sts:sts_reg\
    PORT MAP (
        status_5 => Net_773 ,
        status_4 => Net_772_SYNCOUT ,
        status_3 => Net_770_SYNCOUT ,
        status_2 => Net_769_SYNCOUT ,
        status_1 => Net_768_SYNCOUT ,
        status_0 => Net_757_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
synccell: Name =DigIn_0(0)_SYNC
    PORT MAP (
        in => Net_757 ,
        out => Net_757_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =DigIn_2(0)_SYNC
    PORT MAP (
        in => Net_769 ,
        out => Net_769_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => Net_125 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_2:IRQ\
        PORT MAP (
            interrupt => Net_491 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1055 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_Channel_1
        PORT MAP (
            dmareq => Net_350 ,
            termin => zero ,
            termout => NRQ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =DMA_Channel_2
        PORT MAP (
            dmareq => Net_131 ,
            termin => zero ,
            termout => Net_210 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\Wave_DAC:Wave1_DMA\
        PORT MAP (
            dmareq => \Wave_DAC:Net_183\ ,
            termin => zero ,
            termout => Net_1074 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\Wave_DAC:Wave2_DMA\
        PORT MAP (
            dmareq => \Wave_DAC:Net_107\ ,
            termin => zero ,
            termout => Net_1075 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Dedicated_Output_1
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output_1__PA ,
        analog_term => Net_945 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_573 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_2:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_2:Bypass(0)\__PA ,
        analog_term => \ADC_2:Net_210\ ,
        pad => \ADC_2:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = External_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => External_Trigger(0)__PA ,
        fb => Net_533 ,
        pad => External_Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_1:Bypass(0)\__PA ,
        analog_term => \ADC_1:Net_210\ ,
        pad => \ADC_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWMOut_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMOut_0(0)__PA ,
        pin_input => Net_797 ,
        pad => PWMOut_0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWMOutB_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMOutB_0(0)__PA ,
        pin_input => Net_798 ,
        pad => PWMOutB_0(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(0)__PA ,
        fb => Net_1482 ,
        pad => Button(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = DigIn_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DigIn_0(0)__PA ,
        fb => Net_757 ,
        pad => DigIn_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DigIn_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DigIn_1(0)__PA ,
        fb => Net_768 ,
        pad => DigIn_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DigIn_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DigIn_2(0)__PA ,
        fb => Net_769 ,
        pad => DigIn_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DigIn_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DigIn_3(0)__PA ,
        fb => Net_770 ,
        pad => DigIn_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DigIn_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DigIn_4(0)__PA ,
        fb => Net_772 ,
        pad => DigIn_4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Scope_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Scope_A(0)__PA ,
        analog_term => Net_864 ,
        pad => Scope_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Scope_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Scope_B(0)__PA ,
        analog_term => Net_105 ,
        pad => Scope_B(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = DigOut_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DigOut_0(0)__PA ,
        pin_input => Net_750 ,
        pad => DigOut_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DigOut_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DigOut_1(0)__PA ,
        pin_input => Net_747 ,
        pad => DigOut_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DigOut_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DigOut_2(0)__PA ,
        pin_input => Net_748 ,
        pad => DigOut_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DigOut_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DigOut_3(0)__PA ,
        pin_input => Net_749 ,
        pad => DigOut_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DigOut_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DigOut_4(0)__PA ,
        pin_input => Net_751 ,
        pad => DigOut_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Wave_Gnd(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Wave_Gnd(0)__PA ,
        pad => Wave_Gnd(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Trig_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig_Out(0)__PA ,
        analog_term => Net_945 ,
        pad => Trig_Out(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Wave_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Wave_Out(0)__PA ,
        analog_term => Net_573 ,
        pad => Wave_Out(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=7]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_753 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => ClockBlock_TriggerClock ,
            dclk_0 => ClockBlock_TriggerClock_local ,
            dclk_glb_1 => Net_450 ,
            dclk_1 => Net_450_local ,
            dclk_glb_2 => Net_1088 ,
            dclk_2 => Net_1088_local ,
            dclk_glb_3 => Net_116 ,
            dclk_3 => Net_116_local ,
            dclk_glb_4 => Net_1078 ,
            dclk_4 => Net_1078_local ,
            dclk_glb_5 => Net_1073 ,
            dclk_5 => Net_1073_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\Trigger_Comp:ctComp\
        PORT MAP (
            vplus => Net_158 ,
            vminus => Net_157 ,
            out => Net_605 );
        Properties:
        {
            cy_registers = ""
            placement_force = "F(Comparator,1)"
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_1055 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\Wave_DAC:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_1073_local ,
            vout => Net_577 ,
            iout => \Wave_DAC:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            placement_force = "F(VIDAC,1)"
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\Vtrigger:viDAC8\
        PORT MAP (
            vout => Net_157 ,
            iout => \Vtrigger:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\Wave_Buf:ABuf\
        PORT MAP (
            vplus => Net_577 ,
            vminus => Net_573 ,
            vout => Net_573 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\Trig_Buf:ABuf\
        PORT MAP (
            vplus => Net_157 ,
            vminus => Net_945 ,
            vout => Net_945 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_1:ADC_SAR\
        PORT MAP (
            vplus => Net_864 ,
            vminus => \ADC_1:Net_126\ ,
            ext_pin => \ADC_1:Net_210\ ,
            vrefhi_out => \ADC_1:Net_126\ ,
            vref => \ADC_1:Net_235\ ,
            clk_udb => Net_450_local ,
            sof_udb => Net_124 ,
            irq => \ADC_1:Net_252\ ,
            next => Net_1054 ,
            data_out_udb_11 => \ADC_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_1:Net_207_0\ ,
            eof_udb => Net_125 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_2:ADC_SAR\
        PORT MAP (
            vplus => Net_105 ,
            vminus => \ADC_2:Net_126\ ,
            ext_pin => \ADC_2:Net_210\ ,
            vrefhi_out => \ADC_2:Net_126\ ,
            vref => \ADC_1:Net_235\ ,
            clk_udb => Net_450_local ,
            sof_udb => Net_124 ,
            irq => \ADC_2:Net_252\ ,
            next => Net_1051 ,
            data_out_udb_11 => \ADC_2:Net_207_11\ ,
            data_out_udb_10 => \ADC_2:Net_207_10\ ,
            data_out_udb_9 => \ADC_2:Net_207_9\ ,
            data_out_udb_8 => \ADC_2:Net_207_8\ ,
            data_out_udb_7 => \ADC_2:Net_207_7\ ,
            data_out_udb_6 => \ADC_2:Net_207_6\ ,
            data_out_udb_5 => \ADC_2:Net_207_5\ ,
            data_out_udb_4 => \ADC_2:Net_207_4\ ,
            data_out_udb_3 => \ADC_2:Net_207_3\ ,
            data_out_udb_2 => \ADC_2:Net_207_2\ ,
            data_out_udb_1 => \ADC_2:Net_207_1\ ,
            data_out_udb_0 => \ADC_2:Net_207_0\ ,
            eof_udb => Net_491 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =Amux_Trigger
        PORT MAP (
            muxin_1 => Net_105 ,
            muxin_0 => Net_864 ,
            vout => Net_158 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |  Dedicated_Output_1 | Analog(Net_945)
     |   1 |       |      NONE |      HI_Z_ANALOG |    Dedicated_Output | Analog(Net_573)
     |   2 |     * |      NONE |      HI_Z_ANALOG |   \ADC_2:Bypass(0)\ | Analog(\ADC_2:Net_210\)
     |   3 |     * |      NONE | RES_PULL_UP_DOWN | External_Trigger(0) | FB(Net_533)
     |   4 |     * |      NONE |      HI_Z_ANALOG |   \ADC_1:Bypass(0)\ | Analog(\ADC_1:Net_210\)
     |   6 |     * |      NONE |         CMOS_OUT |         PWMOut_0(0) | In(Net_797)
     |   7 |     * |      NONE |         CMOS_OUT |        PWMOutB_0(0) | In(Net_798)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   1 |   2 |     * |      NONE |      RES_PULL_UP |           Button(0) | FB(Net_1482)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   3 |   0 |     * |      NONE |    RES_PULL_DOWN |          DigIn_0(0) | FB(Net_757)
     |   1 |     * |      NONE |    RES_PULL_DOWN |          DigIn_1(0) | FB(Net_768)
     |   2 |     * |      NONE |    RES_PULL_DOWN |          DigIn_2(0) | FB(Net_769)
     |   3 |     * |      NONE |    RES_PULL_DOWN |          DigIn_3(0) | FB(Net_770)
     |   4 |     * |      NONE |    RES_PULL_DOWN |          DigIn_4(0) | FB(Net_772)
     |   6 |     * |      NONE |      HI_Z_ANALOG |          Scope_A(0) | Analog(Net_864)
     |   7 |     * |      NONE |      HI_Z_ANALOG |          Scope_B(0) | Analog(Net_105)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |         DigOut_0(0) | In(Net_750)
     |   1 |     * |      NONE |         CMOS_OUT |         DigOut_1(0) | In(Net_747)
     |   2 |     * |      NONE |         CMOS_OUT |         DigOut_2(0) | In(Net_748)
     |   3 |     * |      NONE |         CMOS_OUT |         DigOut_3(0) | In(Net_749)
     |   4 |     * |      NONE |         CMOS_OUT |         DigOut_4(0) | In(Net_751)
     |   5 |     * |      NONE |         CMOS_OUT |         Wave_Gnd(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |         Trig_Out(0) | Analog(Net_945)
     |   7 |     * |      NONE |      HI_Z_ANALOG |         Wave_Out(0) | Analog(Net_573)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   6 |   7 |     * |      NONE |         CMOS_OUT |              LED(0) | In(Net_753)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |     \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |     \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.109ms
Digital Placement phase: Elapsed time ==> 2s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\howe\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ScopeFreeSoC2_r.vh2" --pcf-path "ScopeFreeSoC2.pco" --des-name "ScopeFreeSoC2" --dsf-path "ScopeFreeSoC2.dsf" --sdc-path "ScopeFreeSoC2.sdc" --lib-path "ScopeFreeSoC2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.207ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ScopeFreeSoC2_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.625ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.067ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.067ms
API generation phase: Elapsed time ==> 4s.982ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.000ms
