<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>corr_accel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>19498</Best-caseLatency>
            <Average-caseLatency>19498</Average-caseLatency>
            <Worst-caseLatency>19498</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.195 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.195 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.195 ms</Worst-caseRealTimeLatency>
            <Interval-min>19499</Interval-min>
            <Interval-max>19499</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>32</BRAM_18K>
            <DSP>12</DSP>
            <FF>2725</FF>
            <LUT>7873</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>corr_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>corr_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>corr_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWVALID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWREADY</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWADDR</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWLEN</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWSIZE</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWBURST</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWLOCK</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWCACHE</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWPROT</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWQOS</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWREGION</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWUSER</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WVALID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WREADY</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WDATA</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WSTRB</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WLAST</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WUSER</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARVALID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARREADY</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARADDR</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARLEN</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARSIZE</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARBURST</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARLOCK</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARCACHE</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARPROT</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARQOS</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARREGION</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARUSER</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RVALID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RREADY</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RDATA</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RLAST</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RUSER</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RRESP</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_BVALID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_BREADY</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_BRESP</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_BID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_BUSER</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>counter</name>
            <Object>counter</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>corr_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_recv_data_burst_fu_185</InstName>
                    <ModuleName>recv_data_burst</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>185</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_recv_data_burst_Pipeline_VITIS_LOOP_39_1_fu_87</InstName>
                            <ModuleName>recv_data_burst_Pipeline_VITIS_LOOP_39_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>87</ID>
                            <BindInstances>add_ln39_fu_844_p2 addr_fu_1015_p2 add_ln47_fu_1088_p2 add_ln48_fu_1143_p2 add_ln49_fu_1198_p2 j_fu_923_p2 i_fu_935_p2 add_ln67_fu_947_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_compute_fu_208</InstName>
                    <ModuleName>compute</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>208</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28</InstName>
                            <ModuleName>compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>28</ID>
                            <BindInstances>add_ln133_fu_148_p2 add_ln133_1_fu_176_p2 add_ln134_fu_218_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36</InstName>
                            <ModuleName>compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln141_fu_246_p2 add_ln141_1_fu_274_p2 hmul_16ns_16ns_16_2_max_dsp_1_U43 hadd_16ns_16ns_16_2_full_dsp_1_U39 hadd_16ns_16ns_16_2_full_dsp_1_U41 hmul_16ns_16ns_16_2_max_dsp_1_U44 hadd_16ns_16ns_16_2_full_dsp_1_U40 hadd_16ns_16ns_16_2_full_dsp_1_U42 add_ln142_fu_318_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_send_data_burst_fu_220</InstName>
                    <ModuleName>send_data_burst</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>220</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_send_data_burst_Pipeline_VITIS_LOOP_83_1_fu_90</InstName>
                            <ModuleName>send_data_burst_Pipeline_VITIS_LOOP_83_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>90</ID>
                            <BindInstances>add_ln83_fu_829_p2 addr_fu_957_p2 add_ln97_fu_992_p2 add_ln98_fu_1028_p2 add_ln99_fu_1064_p2 j_1_fu_860_p2 i_1_fu_872_p2 add_ln108_fu_884_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>reg_file_U reg_file_1_U reg_file_2_U reg_file_3_U reg_file_4_U reg_file_5_U reg_file_6_U reg_file_7_U reg_file_8_U reg_file_9_U reg_file_10_U reg_file_11_U reg_file_12_U reg_file_13_U reg_file_14_U reg_file_15_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>recv_data_burst_Pipeline_VITIS_LOOP_39_1</Name>
            <Loops>
                <VITIS_LOOP_39_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8195</Best-caseLatency>
                    <Average-caseLatency>8195</Average-caseLatency>
                    <Worst-caseLatency>8195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8195</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_1>
                        <Name>VITIS_LOOP_39_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>8193</Latency>
                        <AbsoluteTimeLatency>81.930 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>202</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1452</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_844_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_fu_1015_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:11" URAM="0" VARIABLE="addr"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1088_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1143_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_1198_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_923_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:61" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_935_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:64" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_947_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:67" URAM="0" VARIABLE="add_ln67"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>recv_data_burst</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8203</Best-caseLatency>
                    <Average-caseLatency>8203</Average-caseLatency>
                    <Worst-caseLatency>8203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>82.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>82.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8203</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1647</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2</Name>
            <Loops>
                <VITIS_LOOP_133_1_VITIS_LOOP_134_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.370</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_133_1_VITIS_LOOP_134_2>
                        <Name>VITIS_LOOP_133_1_VITIS_LOOP_134_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_133_1_VITIS_LOOP_134_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_1_VITIS_LOOP_134_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_148_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:133" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_1_VITIS_LOOP_134_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_176_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:133" URAM="0" VARIABLE="add_ln133_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_1_VITIS_LOOP_134_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_218_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:134" URAM="0" VARIABLE="add_ln134"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4</Name>
            <Loops>
                <VITIS_LOOP_141_3_VITIS_LOOP_142_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.141</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2055</Best-caseLatency>
                    <Average-caseLatency>2055</Average-caseLatency>
                    <Worst-caseLatency>2055</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2055</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_141_3_VITIS_LOOP_142_4>
                        <Name>VITIS_LOOP_141_3_VITIS_LOOP_142_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2053</Latency>
                        <AbsoluteTimeLatency>20.530 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_141_3_VITIS_LOOP_142_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>779</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>731</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_3_VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_246_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_3_VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_274_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:141" URAM="0" VARIABLE="add_ln141_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_141_3_VITIS_LOOP_142_4" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U43" SOURCE="vscale-max-throughput/src/correlation.cpp:145" URAM="0" VARIABLE="val1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_141_3_VITIS_LOOP_142_4" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U39" SOURCE="vscale-max-throughput/src/correlation.cpp:148" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_141_3_VITIS_LOOP_142_4" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U41" SOURCE="vscale-max-throughput/src/correlation.cpp:148" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_141_3_VITIS_LOOP_142_4" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U44" SOURCE="vscale-max-throughput/src/correlation.cpp:145" URAM="0" VARIABLE="val1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_141_3_VITIS_LOOP_142_4" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U40" SOURCE="vscale-max-throughput/src/correlation.cpp:148" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_141_3_VITIS_LOOP_142_4" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U42" SOURCE="vscale-max-throughput/src/correlation.cpp:148" URAM="0" VARIABLE="add30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_3_VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_318_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:142" URAM="0" VARIABLE="add_ln142"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.141</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3084</Best-caseLatency>
                    <Average-caseLatency>3084</Average-caseLatency>
                    <Worst-caseLatency>3084</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>824</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1094</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>send_data_burst_Pipeline_VITIS_LOOP_83_1</Name>
            <Loops>
                <VITIS_LOOP_83_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8196</Best-caseLatency>
                    <Average-caseLatency>8196</Average-caseLatency>
                    <Worst-caseLatency>8196</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.960 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.960 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.960 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8196</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_83_1>
                        <Name>VITIS_LOOP_83_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>8194</Latency>
                        <AbsoluteTimeLatency>81.940 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_83_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>210</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1426</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_829_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_fu_957_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:11" URAM="0" VARIABLE="addr"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_992_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_1028_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1064_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_860_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:102" URAM="0" VARIABLE="j_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_872_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:105" URAM="0" VARIABLE="i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_884_p2" SOURCE="vscale-max-throughput/src/correlation.cpp:108" URAM="0" VARIABLE="add_ln108"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>send_data_burst</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8203</Best-caseLatency>
                    <Average-caseLatency>8203</Average-caseLatency>
                    <Worst-caseLatency>8203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>82.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>82.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8203</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>280</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1639</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>corr_accel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19498</Best-caseLatency>
                    <Average-caseLatency>19498</Average-caseLatency>
                    <Worst-caseLatency>19498</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.195 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.195 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.195 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19499</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2725</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7873</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_1_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_2_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_3_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_4_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_5_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_6_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_7_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_8_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_9_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_10_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_11_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_12_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_13_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_14_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_15_U" SOURCE="vscale-max-throughput/src/correlation.cpp:168" URAM="0" VARIABLE="reg_file_15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export flow="impl" vivado_clock="10" vivado_phys_opt="all"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="data_in" index="0" direction="inout" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_data" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="data_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="data_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_out" index="1" direction="inout" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_data" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="data_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="data_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="counter" index="2" direction="in" srcType="*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="counter" name="counter" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="start_time" index="3" direction="out" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="start_time_1" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="start_time_2" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="end_time" index="4" direction="out" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="end_time_1" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="end_time_2" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="data_in_1" access="W" description="Data signal of data_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="data_in" access="W" description="Bit 31 to 0 of data_in"/>
                    </fields>
                </register>
                <register offset="0x14" name="data_in_2" access="W" description="Data signal of data_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="data_in" access="W" description="Bit 63 to 32 of data_in"/>
                    </fields>
                </register>
                <register offset="0x1c" name="data_out_1" access="W" description="Data signal of data_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="data_out" access="W" description="Bit 31 to 0 of data_out"/>
                    </fields>
                </register>
                <register offset="0x20" name="data_out_2" access="W" description="Data signal of data_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="data_out" access="W" description="Bit 63 to 32 of data_out"/>
                    </fields>
                </register>
                <register offset="0x28" name="start_time_1" access="R" description="Data signal of start_time" range="32">
                    <fields>
                        <field offset="0" width="32" name="start_time" access="R" description="Bit 31 to 0 of start_time"/>
                    </fields>
                </register>
                <register offset="0x2c" name="start_time_2" access="R" description="Data signal of start_time" range="32">
                    <fields>
                        <field offset="0" width="32" name="start_time" access="R" description="Bit 63 to 32 of start_time"/>
                    </fields>
                </register>
                <register offset="0x40" name="end_time_1" access="R" description="Data signal of end_time" range="32">
                    <fields>
                        <field offset="0" width="32" name="end_time" access="R" description="Bit 31 to 0 of end_time"/>
                    </fields>
                </register>
                <register offset="0x44" name="end_time_2" access="R" description="Data signal of end_time" range="32">
                    <fields>
                        <field offset="0" width="32" name="end_time" access="R" description="Bit 63 to 32 of end_time"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="data_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="data_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="40" argName="start_time"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="64" argName="end_time"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_data</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_data" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_data_" paramPrefix="C_M_AXI_DATA_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_data_ARADDR</port>
                <port>m_axi_data_ARBURST</port>
                <port>m_axi_data_ARCACHE</port>
                <port>m_axi_data_ARID</port>
                <port>m_axi_data_ARLEN</port>
                <port>m_axi_data_ARLOCK</port>
                <port>m_axi_data_ARPROT</port>
                <port>m_axi_data_ARQOS</port>
                <port>m_axi_data_ARREADY</port>
                <port>m_axi_data_ARREGION</port>
                <port>m_axi_data_ARSIZE</port>
                <port>m_axi_data_ARUSER</port>
                <port>m_axi_data_ARVALID</port>
                <port>m_axi_data_AWADDR</port>
                <port>m_axi_data_AWBURST</port>
                <port>m_axi_data_AWCACHE</port>
                <port>m_axi_data_AWID</port>
                <port>m_axi_data_AWLEN</port>
                <port>m_axi_data_AWLOCK</port>
                <port>m_axi_data_AWPROT</port>
                <port>m_axi_data_AWQOS</port>
                <port>m_axi_data_AWREADY</port>
                <port>m_axi_data_AWREGION</port>
                <port>m_axi_data_AWSIZE</port>
                <port>m_axi_data_AWUSER</port>
                <port>m_axi_data_AWVALID</port>
                <port>m_axi_data_BID</port>
                <port>m_axi_data_BREADY</port>
                <port>m_axi_data_BRESP</port>
                <port>m_axi_data_BUSER</port>
                <port>m_axi_data_BVALID</port>
                <port>m_axi_data_RDATA</port>
                <port>m_axi_data_RID</port>
                <port>m_axi_data_RLAST</port>
                <port>m_axi_data_RREADY</port>
                <port>m_axi_data_RRESP</port>
                <port>m_axi_data_RUSER</port>
                <port>m_axi_data_RVALID</port>
                <port>m_axi_data_WDATA</port>
                <port>m_axi_data_WID</port>
                <port>m_axi_data_WLAST</port>
                <port>m_axi_data_WREADY</port>
                <port>m_axi_data_WSTRB</port>
                <port>m_axi_data_WUSER</port>
                <port>m_axi_data_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="data_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="data_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="data_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="data_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="counter" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="counter">DATA</portMap>
            </portMaps>
            <ports>
                <port>counter</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="counter"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_data">64 -&gt; 64, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">data_in_1, 0x10, 32, W, Data signal of data_in, </column>
                    <column name="s_axi_control">data_in_2, 0x14, 32, W, Data signal of data_in, </column>
                    <column name="s_axi_control">data_out_1, 0x1c, 32, W, Data signal of data_out, </column>
                    <column name="s_axi_control">data_out_2, 0x20, 32, W, Data signal of data_out, </column>
                    <column name="s_axi_control">start_time_1, 0x28, 32, R, Data signal of start_time, </column>
                    <column name="s_axi_control">start_time_2, 0x2c, 32, R, Data signal of start_time, </column>
                    <column name="s_axi_control">end_time_1, 0x40, 32, R, Data signal of end_time, </column>
                    <column name="s_axi_control">end_time_2, 0x44, 32, R, Data signal of end_time, </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="counter">ap_none, 64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data_in">inout, ap_uint&lt;64&gt;*</column>
                    <column name="data_out">inout, ap_uint&lt;64&gt;*</column>
                    <column name="counter">in, pointer</column>
                    <column name="start_time">out, ap_uint&lt;64&gt;*</column>
                    <column name="end_time">out, ap_uint&lt;64&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="data_in">m_axi_data, interface, , </column>
                    <column name="data_in">s_axi_control, register, offset, name=data_in_1 offset=0x10 range=32</column>
                    <column name="data_in">s_axi_control, register, offset, name=data_in_2 offset=0x14 range=32</column>
                    <column name="data_out">m_axi_data, interface, , </column>
                    <column name="data_out">s_axi_control, register, offset, name=data_out_1 offset=0x1c range=32</column>
                    <column name="data_out">s_axi_control, register, offset, name=data_out_2 offset=0x20 range=32</column>
                    <column name="counter">counter, port, , </column>
                    <column name="start_time">s_axi_control, register, , name=start_time_1 offset=0x28 range=32</column>
                    <column name="start_time">s_axi_control, register, , name=start_time_2 offset=0x2c range=32</column>
                    <column name="end_time">s_axi_control, register, , name=end_time_1 offset=0x40 range=32</column>
                    <column name="end_time">s_axi_control, register, , name=end_time_2 offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_data">VITIS_LOOP_39_1, read, 8192, 64, vscale-max-throughput/src/correlation.cpp:39:19</column>
                    <column name="m_axi_data">VITIS_LOOP_83_1, write, 8192, 64, vscale-max-throughput/src/correlation.cpp:83:19</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_data">data_in, VITIS_LOOP_39_1, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, vscale-max-throughput/src/correlation.cpp:39:19</column>
                    <column name="m_axi_data">data_out, VITIS_LOOP_83_1, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, vscale-max-throughput/src/correlation.cpp:83:19</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="vscale-max-throughput/src/correlation.cpp:10" status="valid" parentFunction="access" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="vscale-max-throughput/src/correlation.cpp:15" status="valid" parentFunction="cast_half" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="vscale-max-throughput/src/correlation.cpp:20" status="valid" parentFunction="cast_dma_type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="vscale-max-throughput/src/correlation.cpp:30" status="valid" parentFunction="recv_data_burst" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="vscale-max-throughput/src/correlation.cpp:40" status="valid" parentFunction="recv_data_burst" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="vscale-max-throughput/src/correlation.cpp:41" status="valid" parentFunction="recv_data_burst" variable="reg_file" isDirective="0" options="dependent=false type=inter variable=reg_file"/>
        <Pragma type="dependence" location="vscale-max-throughput/src/correlation.cpp:42" status="valid" parentFunction="recv_data_burst" variable="reg_file" isDirective="0" options="dependent=false type=intra variable=reg_file"/>
        <Pragma type="inline" location="vscale-max-throughput/src/correlation.cpp:74" status="valid" parentFunction="send_data_burst" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="vscale-max-throughput/src/correlation.cpp:84" status="valid" parentFunction="send_data_burst" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="vscale-max-throughput/src/correlation.cpp:121" status="valid" parentFunction="compute" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="vscale-max-throughput/src/correlation.cpp:135" status="valid" parentFunction="compute" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="vscale-max-throughput/src/correlation.cpp:136" status="valid" parentFunction="compute" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="vscale-max-throughput/src/correlation.cpp:143" status="valid" parentFunction="compute" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="vscale-max-throughput/src/correlation.cpp:144" status="valid" parentFunction="compute" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="interface" location="vscale-max-throughput/src/correlation.cpp:159" status="valid" parentFunction="corr_accel" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="interface" location="vscale-max-throughput/src/correlation.cpp:160" status="valid" parentFunction="corr_accel" variable="start_time" isDirective="0" options="mode=s_axilite port=start_time"/>
        <Pragma type="interface" location="vscale-max-throughput/src/correlation.cpp:161" status="valid" parentFunction="corr_accel" variable="start_time" isDirective="0" options="mode=ap_none port=start_time register"/>
        <Pragma type="interface" location="vscale-max-throughput/src/correlation.cpp:162" status="valid" parentFunction="corr_accel" variable="end_time" isDirective="0" options="mode=s_axilite port=end_time"/>
        <Pragma type="interface" location="vscale-max-throughput/src/correlation.cpp:163" status="valid" parentFunction="corr_accel" variable="end_time" isDirective="0" options="mode=ap_none port=end_time register"/>
        <Pragma type="interface" location="vscale-max-throughput/src/correlation.cpp:164" status="invalid" parentFunction="corr_accel" variable="counter" isDirective="0" options="mode=ap_none port=counter register=">
            <Msg msg_id="207-5555" msg_severity="WARNING" msg_body="unexpected pragma argument '=', expects identifier"/>
        </Pragma>
        <Pragma type="interface" location="vscale-max-throughput/src/correlation.cpp:165" status="valid" parentFunction="corr_accel" variable="data_in" isDirective="0" options="mode=m_axi bundle=data port=data_in offset=slave"/>
        <Pragma type="interface" location="vscale-max-throughput/src/correlation.cpp:166" status="valid" parentFunction="corr_accel" variable="data_out" isDirective="0" options="mode=m_axi bundle=data port=data_out offset=slave"/>
        <Pragma type="bind_storage" location="vscale-max-throughput/src/correlation.cpp:169" status="valid" parentFunction="corr_accel" variable="reg_file" isDirective="0" options="variable=reg_file type=ram_t2p impl=bram"/>
        <Pragma type="array_partition" location="vscale-max-throughput/src/correlation.cpp:170" status="valid" parentFunction="corr_accel" variable="reg_file" isDirective="0" options="variable=reg_file dim=1 complete"/>
        <Pragma type="array_partition" location="vscale-max-throughput/src/correlation.cpp:171" status="valid" parentFunction="corr_accel" variable="reg_file" isDirective="0" options="variable=reg_file dim=2 type=cyclic factor=2"/>
        <Pragma type="protocol" location="vscale-max-throughput/src/correlation.cpp:174" status="valid" parentFunction="corr_accel" variable="" isDirective="0" options="mode=fixed"/>
    </PragmaReport>
</profile>

