{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518782753508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518782753508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 15:05:53 2018 " "Processing started: Fri Feb 16 15:05:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518782753508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518782753508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_piu_piu -c project_piu_piu " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_piu_piu -c project_piu_piu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518782753508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1518782754125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/PLL/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782754229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782754229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_file " "Found entity 1: top_file" {  } { { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782754231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782754231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_try/spi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_try/spi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_control " "Found entity 1: spi_control" {  } { { "spi_try/spi_control.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/spi_try/spi_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782754233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782754233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_try/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_try/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_try/spi_master.vhd" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/spi_try/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782755265 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_try/spi_master.vhd" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/spi_try/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782755265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782755265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/ne/async.v 4 4 " "Found 4 design units, including 4 entities, in source file rs232/ne/async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "rs232/ne/async.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/rs232/ne/async.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782755268 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "rs232/ne/async.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/rs232/ne/async.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782755268 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "rs232/ne/async.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/rs232/ne/async.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782755268 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "rs232/ne/async.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/rs232/ne/async.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782755268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782755268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_file " "Elaborating entity \"top_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1518782760262 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "key1 " "Pin \"key1\" not connected" {  } { { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -168 -1048 -880 -152 "key1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1518782760265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:inst " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:inst\"" {  } { { "top_file.bdf" "inst" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -112 -128 136 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst13 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst13\"" {  } { { "top_file.bdf" "inst13" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -112 -1048 -792 80 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst13\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst13\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "altpll_component" { Text "E:/GITHUB/SPI_MEMS/proj_line/PLL/PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst13\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst13\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/PLL/PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518782760499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst13\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst13\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760500 ""}  } { { "PLL/PLL.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/PLL/PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1518782760500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll7.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll7.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll7 " "Found entity 1: PLL_altpll7" {  } { { "db/pll_altpll7.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782760655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782760655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll7 PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated " "Elaborating entity \"PLL_altpll7\" for hierarchy \"PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_control spi_control:inst8 " "Elaborating entity \"spi_control\" for hierarchy \"spi_control:inst8\"" {  } { { "top_file.bdf" "inst8" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 288 -608 -384 432 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:inst9 " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:inst9\"" {  } { { "top_file.bdf" "inst9" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 352 -984 -784 464 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:inst9\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:inst9\|BaudTickGen:tickgen\"" {  } { { "rs232/ne/async.v" "tickgen" { Text "E:/GITHUB/SPI_MEMS/proj_line/rs232/ne/async.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSERIAL_FLASH_LOADER ALTSERIAL_FLASH_LOADER:inst22 " "Elaborating entity \"ALTSERIAL_FLASH_LOADER\" for hierarchy \"ALTSERIAL_FLASH_LOADER:inst22\"" {  } { { "top_file.bdf" "inst22" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 1384 1720 2024 1528 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTSERIAL_FLASH_LOADER:inst22 " "Elaborated megafunction instantiation \"ALTSERIAL_FLASH_LOADER:inst22\"" {  } { { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 1384 1720 2024 1528 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518782760817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_sfl ALTSERIAL_FLASH_LOADER:inst22\|alt_sfl:\\DEFAULT_PGM:sfl_inst " "Elaborating entity \"alt_sfl\" for hierarchy \"ALTSERIAL_FLASH_LOADER:inst22\|alt_sfl:\\DEFAULT_PGM:sfl_inst\"" {  } { { "altserial_flash_loader.vhd" "\\DEFAULT_PGM:sfl_inst" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/altserial_flash_loader.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760830 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALTSERIAL_FLASH_LOADER:inst22\|alt_sfl:\\DEFAULT_PGM:sfl_inst ALTSERIAL_FLASH_LOADER:inst22 " "Elaborated megafunction instantiation \"ALTSERIAL_FLASH_LOADER:inst22\|alt_sfl:\\DEFAULT_PGM:sfl_inst\", which is child of megafunction instantiation \"ALTSERIAL_FLASH_LOADER:inst22\"" {  } { { "altserial_flash_loader.vhd" "" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/altserial_flash_loader.vhd" 339 0 0 } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 1384 1720 2024 1528 "inst22" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter ALTSERIAL_FLASH_LOADER:inst22\|alt_sfl:\\DEFAULT_PGM:sfl_inst\|lpm_counter:bit_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"ALTSERIAL_FLASH_LOADER:inst22\|alt_sfl:\\DEFAULT_PGM:sfl_inst\|lpm_counter:bit_counter\"" {  } { { "alt_sfl.vhd" "bit_counter" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/alt_sfl.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sfi " "Found entity 1: cntr_sfi" {  } { { "db/cntr_sfi.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/cntr_sfi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782760968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782760968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sfi ALTSERIAL_FLASH_LOADER:inst22\|alt_sfl:\\DEFAULT_PGM:sfl_inst\|lpm_counter:bit_counter\|cntr_sfi:auto_generated " "Elaborating entity \"cntr_sfi\" for hierarchy \"ALTSERIAL_FLASH_LOADER:inst22\|alt_sfl:\\DEFAULT_PGM:sfl_inst\|lpm_counter:bit_counter\|cntr_sfi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg ALTSERIAL_FLASH_LOADER:inst22\|alt_sfl:\\DEFAULT_PGM:sfl_inst\|lpm_shiftreg:start_index " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"ALTSERIAL_FLASH_LOADER:inst22\|alt_sfl:\\DEFAULT_PGM:sfl_inst\|lpm_shiftreg:start_index\"" {  } { { "alt_sfl.vhd" "start_index" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/alt_sfl.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518782760992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_ef41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_ef41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_ef41 " "Found entity 1: sld_ela_trigger_flow_sel_ef41" {  } { { "db/sld_ela_trigger_flow_sel_ef41.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/sld_ela_trigger_flow_sel_ef41.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782762239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782762239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5 " "Found entity 1: sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5" {  } { { "db/sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782762270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782762270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g424 " "Found entity 1: altsyncram_g424" {  } { { "db/altsyncram_g424.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/altsyncram_g424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782762988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782762988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782763199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782763199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782763284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782763284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jhi " "Found entity 1: cntr_jhi" {  } { { "db/cntr_jhi.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/cntr_jhi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782763638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782763638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782763722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782763722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/cntr_m9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782763904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782763904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782764111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782764111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782764166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782764166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782764354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782764354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518782764475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518782764475 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518782764629 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI_HDR" "" "WYSIWYG ASMI primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI" "altserial_flash_loader:inst22\|data_from_flash " "WYSIWYG SPI primitive \"altserial_flash_loader:inst22\|data_from_flash\" converted to equivalent logic" {  } { { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 1384 1720 2024 1528 "inst22" "" } } } }  } 0 17011 "WYSIWYG SPI primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1518782767213 ""}  } {  } 0 17010 "WYSIWYG ASMI primitives converted to equivalent logic" 0 0 "Quartus II" 0 -1 1518782767213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518782767414 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 142 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1518782768015 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1518782768015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518782768417 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 160 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 160 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1518782769823 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1518782769864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518782769864 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll7.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v" 46 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/PLL/PLL.v" 107 0 0 } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -112 -1048 -792 80 "inst13" "" } } } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1518782770054 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll7.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v" 46 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/PLL/PLL.v" 107 0 0 } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -112 -1048 -792 80 "inst13" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1518782770054 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -168 -1048 -880 -152 "key1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518782770182 "|top_file|key1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1518782770182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1917 " "Implemented 1917 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1518782770183 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1518782770183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1855 " "Implemented 1855 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1518782770183 ""} { "Info" "ICUT_CUT_TM_RAMS" "43 " "Implemented 43 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1518782770183 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1518782770183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1518782770183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518782770281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 15:06:10 2018 " "Processing ended: Fri Feb 16 15:06:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518782770281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518782770281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518782770281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518782770281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518782772706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518782772706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 15:06:11 2018 " "Processing started: Fri Feb 16 15:06:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518782772706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1518782772706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project_piu_piu -c project_piu_piu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project_piu_piu -c project_piu_piu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1518782772706 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1518782772841 ""}
{ "Info" "0" "" "Project  = project_piu_piu" {  } {  } 0 0 "Project  = project_piu_piu" 0 0 "Fitter" 0 0 1518782772843 ""}
{ "Info" "0" "" "Revision = project_piu_piu" {  } {  } 0 0 "Revision = project_piu_piu" 0 0 "Fitter" 0 0 1518782772843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518782773085 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project_piu_piu EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"project_piu_piu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518782773119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518782773179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518782773179 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1\" has been set to clock1" {  } { { "db/pll_altpll7.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v" 46 -1 0 } } { "" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 503 9684 10422 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1518782773238 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|wire_pll1_clk\[1\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll7.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v" 46 -1 0 } } { "" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 504 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1518782773246 ""}  } { { "db/pll_altpll7.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v" 46 -1 0 } } { "" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 503 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1518782773246 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518782773654 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518782773893 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518782773893 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518782773893 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1518782773893 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 4918 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518782773899 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1518782773899 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "Data\[1\]/ASDO " "Ignored reserve pin assignment to SPI programming pin Data\[1\]/ASDO" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SDO } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altserial_flash_loader:inst22\|\\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SDO" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 671 9684 10422 0}  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1518782773899 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "FLASH_nCE/nCSO " "Ignored reserve pin assignment to SPI programming pin FLASH_nCE/nCSO" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SCE } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altserial_flash_loader:inst22\|\\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SCE" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SCE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 669 9684 10422 0}  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1518782773899 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "DCLK " "Ignored reserve pin assignment to SPI programming pin DCLK" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DCLK } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altserial_flash_loader:inst22\|\\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DCLK" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 667 9684 10422 0}  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1518782773899 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "Data\[0\] " "Ignored reserve pin assignment to SPI programming pin Data\[0\]" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DATA0 } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altserial_flash_loader:inst22\|\\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DATA0" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 673 9684 10422 0}  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1518782773899 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518782773900 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1518782773907 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518782774691 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518782774691 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1518782774691 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1518782774691 ""}
{ "Info" "ISTA_SDC_FOUND" "project_piu_piu.sdc " "Reading SDC File: 'project_piu_piu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518782774705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 85 *rdptr_g* keeper " "Ignored filter at project_piu_piu.sdc(85): *rdptr_g* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518782774707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 85 *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* keeper " "Ignored filter at project_piu_piu.sdc(85): *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518782774707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518782774708 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518782774708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(85): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518782774709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 86 *delayed_wrptr_g* keeper " "Ignored filter at project_piu_piu.sdc(86): *delayed_wrptr_g* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518782774710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 86 *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* keeper " "Ignored filter at project_piu_piu.sdc(86): *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518782774711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518782774712 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518782774712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(86): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518782774712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 87 *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* keeper " "Ignored filter at project_piu_piu.sdc(87): *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518782774712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518782774712 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518782774712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(87): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518782774713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 88 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Ignored filter at project_piu_piu.sdc(88): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518782774714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518782774714 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518782774714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(88): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518782774714 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst13\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst13\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1518782774749 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1518782774749 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782774749 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782774749 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_in (Rise) clock_in (Rise) setup and hold " "From clock_in (Rise) to clock_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782774749 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_in (Fall) clock_in (Rise) setup and hold " "From clock_in (Fall) to clock_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782774749 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1518782774749 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1518782774749 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518782774750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518782774750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518782774750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_in " "  20.000     clock_in" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518782774750 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1518782774750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518782774865 ""}  } { { "db/pll_altpll7.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v" 81 -1 0 } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst13|altpll:altpll_component|PLL_altpll7:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 503 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518782774865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518782774865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altserial_flash_loader:inst22\|\\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DCLK_OBUF " "Destination node altserial_flash_loader:inst22\|\\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DCLK_OBUF" {  } { { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DCLK_OBUF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 668 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518782774865 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1518782774865 ""}  } { { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 1001 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518782774865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518782774866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 3379 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518782774866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 1670 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518782774866 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1518782774866 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 2677 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518782774866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518782775396 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518782775400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518782775400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518782775405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518782775412 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1518782775419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1518782775419 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518782775423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518782775505 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1518782775510 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518782775510 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[10\] " "Node \"ADC_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[11\] " "Node \"ADC_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[12\] " "Node \"ADC_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[13\] " "Node \"ADC_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[14\] " "Node \"ADC_data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[15\] " "Node \"ADC_data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[1\] " "Node \"ADC_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[2\] " "Node \"ADC_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[3\] " "Node \"ADC_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[4\] " "Node \"ADC_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[5\] " "Node \"ADC_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[6\] " "Node \"ADC_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[7\] " "Node \"ADC_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[8\] " "Node \"ADC_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[9\] " "Node \"ADC_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD_sp_signal " "Node \"AD_sp_signal\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_sp_signal" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD_trig_signal " "Node \"AD_trig_signal\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_trig_signal" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TX " "Node \"UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TX12 " "Node \"UART_TX12\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TX12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_signal " "Node \"stm_signal\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_signal" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518782775562 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1518782775562 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518782775563 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1518782775585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518782776571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518782776945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518782776978 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518782777835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518782777835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518782778400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1518782780181 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518782780181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518782780416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1518782780417 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1518782780417 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518782780417 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1518782780479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518782780566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518782780877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518782780940 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518782781455 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518782782184 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518782782483 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "altserial_flash_loader:inst22\|\\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DATA0 2.5 V H2 " "Pin altserial_flash_loader:inst22\|\\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DATA0 uses I/O standard 2.5 V at H2" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DATA0 } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altserial_flash_loader:inst22\|\\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DATA0" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 673 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518782782494 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1518782782494 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_10_temp 3.3-V LVTTL R14 " "Pin clock_10_temp uses I/O standard 3.3-V LVTTL at R14" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { clock_10_temp } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_10_temp" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -56 192 368 -40 "clock_10_temp" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_10_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 66 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518782782495 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVTTL E1 " "Pin key1 uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { key1 } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -168 -1048 -880 -152 "key1" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 68 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518782782495 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key0 3.3-V LVTTL J15 " "Pin key0 uses I/O standard 3.3-V LVTTL at J15" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { key0 } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key0" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 176 -1280 -1112 192 "key0" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 67 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518782782495 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_10MHz_adc_i 3.3-V LVTTL N14 " "Pin clk_10MHz_adc_i uses I/O standard 3.3-V LVTTL at N14" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { clk_10MHz_adc_i } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_10MHz_adc_i" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 64 192 376 80 "clk_10MHz_adc_i" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_10MHz_adc_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 64 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518782782495 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_in 3.3-V LVTTL R8 " "Pin clock_in uses I/O standard 3.3-V LVTTL at R8" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { clock_in } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_in" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -56 -1264 -1096 -40 "clock_in" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 62 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518782782495 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL A2 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at A2" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { UART_RX } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 392 -1272 -1104 408 "UART_RX" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 63 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518782782495 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1518782782495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GITHUB/SPI_MEMS/proj_line/output_files/project_piu_piu.fit.smsg " "Generated suppressed messages file E:/GITHUB/SPI_MEMS/proj_line/output_files/project_piu_piu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518782782727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1335 " "Peak virtual memory: 1335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518782783762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 15:06:23 2018 " "Processing ended: Fri Feb 16 15:06:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518782783762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518782783762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518782783762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518782783762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1518782785658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518782785658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 15:06:25 2018 " "Processing started: Fri Feb 16 15:06:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518782785658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1518782785658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project_piu_piu -c project_piu_piu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project_piu_piu -c project_piu_piu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1518782785658 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1518782787080 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1518782787119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518782787548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 15:06:27 2018 " "Processing ended: Fri Feb 16 15:06:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518782787548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518782787548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518782787548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1518782787548 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1518782788152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1518782790092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518782790093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 15:06:29 2018 " "Processing started: Fri Feb 16 15:06:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518782790093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518782790093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project_piu_piu -c project_piu_piu " "Command: quartus_sta project_piu_piu -c project_piu_piu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518782790093 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1518782790220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1518782790542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1518782790602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1518782790602 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518782790978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518782790978 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1518782790978 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1518782790978 ""}
{ "Info" "ISTA_SDC_FOUND" "project_piu_piu.sdc " "Reading SDC File: 'project_piu_piu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1518782790994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 85 *rdptr_g* keeper " "Ignored filter at project_piu_piu.sdc(85): *rdptr_g* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1518782790996 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 85 *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* keeper " "Ignored filter at project_piu_piu.sdc(85): *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1518782790997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518782790997 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1518782790997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(85): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1518782790997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 86 *delayed_wrptr_g* keeper " "Ignored filter at project_piu_piu.sdc(86): *delayed_wrptr_g* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1518782790998 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 86 *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* keeper " "Ignored filter at project_piu_piu.sdc(86): *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1518782790999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518782790999 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1518782790999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(86): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1518782791000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 87 *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* keeper " "Ignored filter at project_piu_piu.sdc(87): *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1518782791000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791000 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1518782791000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(87): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1518782791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 88 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Ignored filter at project_piu_piu.sdc(88): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1518782791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791002 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1518782791002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(88): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1518782791002 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst13\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst13\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791248 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791248 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782791249 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782791249 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_in (Rise) clock_in (Rise) setup and hold " "From clock_in (Rise) to clock_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782791249 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_in (Fall) clock_in (Rise) setup and hold " "From clock_in (Fall) to clock_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782791249 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1518782791249 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1518782791249 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1518782791263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.598 " "Worst-case setup slack is 7.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.598               0.000 clock_in  " "    7.598               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.700               0.000 altera_reserved_tck  " "   43.700               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782791325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clock_in  " "    0.299               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782791338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.184 " "Worst-case recovery slack is 48.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.184               0.000 altera_reserved_tck  " "   48.184               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782791348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.296 " "Worst-case removal slack is 1.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.296               0.000 altera_reserved_tck  " "    1.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782791356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.491 " "Worst-case minimum pulse width slack is 9.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.491               0.000 clock_in  " "    9.491               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.578               0.000 altera_reserved_tck  " "   49.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782791366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782791366 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1518782791637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1518782791666 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1518782792210 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst13\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst13\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792371 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792371 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782792371 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782792371 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_in (Rise) clock_in (Rise) setup and hold " "From clock_in (Rise) to clock_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782792371 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_in (Fall) clock_in (Rise) setup and hold " "From clock_in (Fall) to clock_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782792371 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1518782792371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.840 " "Worst-case setup slack is 7.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.840               0.000 clock_in  " "    7.840               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.374               0.000 altera_reserved_tck  " "   44.374               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782792406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 clock_in  " "    0.291               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782792423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.428 " "Worst-case recovery slack is 48.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.428               0.000 altera_reserved_tck  " "   48.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782792454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.169 " "Worst-case removal slack is 1.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.169               0.000 altera_reserved_tck  " "    1.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782792465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.456 " "Worst-case minimum pulse width slack is 9.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.456               0.000 clock_in  " "    9.456               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.545               0.000 altera_reserved_tck  " "   49.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782792476 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1518782792768 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst13\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst13\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792964 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792964 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782792964 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782792964 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_in (Rise) clock_in (Rise) setup and hold " "From clock_in (Rise) to clock_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782792964 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_in (Fall) clock_in (Rise) setup and hold " "From clock_in (Fall) to clock_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518782792964 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1518782792964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.226 " "Worst-case setup slack is 8.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.226               0.000 clock_in  " "    8.226               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.399               0.000 altera_reserved_tck  " "   46.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782792981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782792981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clock_in  " "    0.140               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782793000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.145 " "Worst-case recovery slack is 49.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.145               0.000 altera_reserved_tck  " "   49.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782793012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.701 " "Worst-case removal slack is 0.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 altera_reserved_tck  " "    0.701               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782793025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.167 " "Worst-case minimum pulse width slack is 9.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.167               0.000 clock_in  " "    9.167               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.471               0.000 altera_reserved_tck  " "   49.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518782793070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518782793070 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1518782793758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1518782793758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518782793956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 15:06:33 2018 " "Processing ended: Fri Feb 16 15:06:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518782793956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518782793956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518782793956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518782793956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518782795955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518782795955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 15:06:35 2018 " "Processing started: Fri Feb 16 15:06:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518782795955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518782795955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project_piu_piu -c project_piu_piu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project_piu_piu -c project_piu_piu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518782795955 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1518782796691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_piu_piu_6_1200mv_85c_slow.vo E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/ simulation " "Generated file project_piu_piu_6_1200mv_85c_slow.vo in folder \"E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518782797088 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1518782797135 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_piu_piu_6_1200mv_0c_slow.vo E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/ simulation " "Generated file project_piu_piu_6_1200mv_0c_slow.vo in folder \"E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518782797504 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1518782797552 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_piu_piu_min_1200mv_0c_fast.vo E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/ simulation " "Generated file project_piu_piu_min_1200mv_0c_fast.vo in folder \"E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518782797914 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1518782797961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_piu_piu.vo E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/ simulation " "Generated file project_piu_piu.vo in folder \"E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518782798327 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_piu_piu_6_1200mv_85c_v_slow.sdo E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/ simulation " "Generated file project_piu_piu_6_1200mv_85c_v_slow.sdo in folder \"E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518782798701 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_piu_piu_6_1200mv_0c_v_slow.sdo E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/ simulation " "Generated file project_piu_piu_6_1200mv_0c_v_slow.sdo in folder \"E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518782799052 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_piu_piu_min_1200mv_0c_v_fast.sdo E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/ simulation " "Generated file project_piu_piu_min_1200mv_0c_v_fast.sdo in folder \"E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518782799453 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_piu_piu_v.sdo E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/ simulation " "Generated file project_piu_piu_v.sdo in folder \"E:/GITHUB/SPI_MEMS/proj_line/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518782799803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518782800009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 15:06:40 2018 " "Processing ended: Fri Feb 16 15:06:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518782800009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518782800009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518782800009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518782800009 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus II Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518782800679 ""}
