
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc2c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005458  0800fed0  0800fed0  0001fed0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015328  08015328  0004f000  2**0
                  CONTENTS
  4 .ARM          00000008  08015328  08015328  00025328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015330  08015330  0004f000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015330  08015330  00025330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015334  08015334  00025334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000554  24000000  08015338  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000eb60  24000560  0801588c  00030560  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  2400f0c0  0801588c  0003f0c0  2**0
                  ALLOC
 11 .dtcm         0000f000  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  0004f000  2**0
                  CONTENTS, READONLY
 13 .debug_info   00049166  00000000  00000000  0004f02e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00007904  00000000  00000000  00098194  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00022f68  00000000  00000000  0009fa98  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001980  00000000  00000000  000c2a00  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00004e68  00000000  00000000  000c4380  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0003eaeb  00000000  00000000  000c91e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00023c5e  00000000  00000000  00107cd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    00181b6f  00000000  00000000  0012b931  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      000000e9  00000000  00000000  002ad4a0  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000066d4  00000000  00000000  002ad58c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000560 	.word	0x24000560
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800feb4 	.word	0x0800feb4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000564 	.word	0x24000564
 80002dc:	0800feb4 	.word	0x0800feb4

080002e0 <arm_bitreversal_32>:
 80002e0:	1c4b      	adds	r3, r1, #1
 80002e2:	2b01      	cmp	r3, #1
 80002e4:	bf98      	it	ls
 80002e6:	4770      	bxls	lr
 80002e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80002ec:	1c91      	adds	r1, r2, #2
 80002ee:	089b      	lsrs	r3, r3, #2

080002f0 <arm_bitreversal_32_0>:
 80002f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80002f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80002f8:	880a      	ldrh	r2, [r1, #0]
 80002fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80002fe:	4480      	add	r8, r0
 8000300:	4481      	add	r9, r0
 8000302:	4402      	add	r2, r0
 8000304:	4484      	add	ip, r0
 8000306:	f8d9 7000 	ldr.w	r7, [r9]
 800030a:	f8d8 6000 	ldr.w	r6, [r8]
 800030e:	6815      	ldr	r5, [r2, #0]
 8000310:	f8dc 4000 	ldr.w	r4, [ip]
 8000314:	f8c9 6000 	str.w	r6, [r9]
 8000318:	f8c8 7000 	str.w	r7, [r8]
 800031c:	f8cc 5000 	str.w	r5, [ip]
 8000320:	6014      	str	r4, [r2, #0]
 8000322:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000326:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800032a:	6855      	ldr	r5, [r2, #4]
 800032c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000330:	f8c9 6004 	str.w	r6, [r9, #4]
 8000334:	f8c8 7004 	str.w	r7, [r8, #4]
 8000338:	f8cc 5004 	str.w	r5, [ip, #4]
 800033c:	6054      	str	r4, [r2, #4]
 800033e:	3108      	adds	r1, #8
 8000340:	3b01      	subs	r3, #1
 8000342:	d1d5      	bne.n	80002f0 <arm_bitreversal_32_0>
 8000344:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000348:	4770      	bx	lr

0800034a <arm_bitreversal_16>:
 800034a:	1c4b      	adds	r3, r1, #1
 800034c:	2b01      	cmp	r3, #1
 800034e:	bf98      	it	ls
 8000350:	4770      	bxls	lr
 8000352:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000356:	1c91      	adds	r1, r2, #2
 8000358:	089b      	lsrs	r3, r3, #2

0800035a <arm_bitreversal_16_0>:
 800035a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800035e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000362:	880a      	ldrh	r2, [r1, #0]
 8000364:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000368:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800036c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000370:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000374:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000378:	f8d9 7000 	ldr.w	r7, [r9]
 800037c:	f8d8 6000 	ldr.w	r6, [r8]
 8000380:	6815      	ldr	r5, [r2, #0]
 8000382:	f8dc 4000 	ldr.w	r4, [ip]
 8000386:	f8c9 6000 	str.w	r6, [r9]
 800038a:	f8c8 7000 	str.w	r7, [r8]
 800038e:	f8cc 5000 	str.w	r5, [ip]
 8000392:	6014      	str	r4, [r2, #0]
 8000394:	3108      	adds	r1, #8
 8000396:	3b01      	subs	r3, #1
 8000398:	d1df      	bne.n	800035a <arm_bitreversal_16_0>
 800039a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800039e:	4770      	bx	lr

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <memchr>:
 80003b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003b4:	2a10      	cmp	r2, #16
 80003b6:	db2b      	blt.n	8000410 <memchr+0x60>
 80003b8:	f010 0f07 	tst.w	r0, #7
 80003bc:	d008      	beq.n	80003d0 <memchr+0x20>
 80003be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003c2:	3a01      	subs	r2, #1
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d02d      	beq.n	8000424 <memchr+0x74>
 80003c8:	f010 0f07 	tst.w	r0, #7
 80003cc:	b342      	cbz	r2, 8000420 <memchr+0x70>
 80003ce:	d1f6      	bne.n	80003be <memchr+0xe>
 80003d0:	b4f0      	push	{r4, r5, r6, r7}
 80003d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003da:	f022 0407 	bic.w	r4, r2, #7
 80003de:	f07f 0700 	mvns.w	r7, #0
 80003e2:	2300      	movs	r3, #0
 80003e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003e8:	3c08      	subs	r4, #8
 80003ea:	ea85 0501 	eor.w	r5, r5, r1
 80003ee:	ea86 0601 	eor.w	r6, r6, r1
 80003f2:	fa85 f547 	uadd8	r5, r5, r7
 80003f6:	faa3 f587 	sel	r5, r3, r7
 80003fa:	fa86 f647 	uadd8	r6, r6, r7
 80003fe:	faa5 f687 	sel	r6, r5, r7
 8000402:	b98e      	cbnz	r6, 8000428 <memchr+0x78>
 8000404:	d1ee      	bne.n	80003e4 <memchr+0x34>
 8000406:	bcf0      	pop	{r4, r5, r6, r7}
 8000408:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800040c:	f002 0207 	and.w	r2, r2, #7
 8000410:	b132      	cbz	r2, 8000420 <memchr+0x70>
 8000412:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000416:	3a01      	subs	r2, #1
 8000418:	ea83 0301 	eor.w	r3, r3, r1
 800041c:	b113      	cbz	r3, 8000424 <memchr+0x74>
 800041e:	d1f8      	bne.n	8000412 <memchr+0x62>
 8000420:	2000      	movs	r0, #0
 8000422:	4770      	bx	lr
 8000424:	3801      	subs	r0, #1
 8000426:	4770      	bx	lr
 8000428:	2d00      	cmp	r5, #0
 800042a:	bf06      	itte	eq
 800042c:	4635      	moveq	r5, r6
 800042e:	3803      	subeq	r0, #3
 8000430:	3807      	subne	r0, #7
 8000432:	f015 0f01 	tst.w	r5, #1
 8000436:	d107      	bne.n	8000448 <memchr+0x98>
 8000438:	3001      	adds	r0, #1
 800043a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800043e:	bf02      	ittt	eq
 8000440:	3001      	addeq	r0, #1
 8000442:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000446:	3001      	addeq	r0, #1
 8000448:	bcf0      	pop	{r4, r5, r6, r7}
 800044a:	3801      	subs	r0, #1
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop

08000450 <__aeabi_uldivmod>:
 8000450:	b953      	cbnz	r3, 8000468 <__aeabi_uldivmod+0x18>
 8000452:	b94a      	cbnz	r2, 8000468 <__aeabi_uldivmod+0x18>
 8000454:	2900      	cmp	r1, #0
 8000456:	bf08      	it	eq
 8000458:	2800      	cmpeq	r0, #0
 800045a:	bf1c      	itt	ne
 800045c:	f04f 31ff 	movne.w	r1, #4294967295
 8000460:	f04f 30ff 	movne.w	r0, #4294967295
 8000464:	f000 b972 	b.w	800074c <__aeabi_idiv0>
 8000468:	f1ad 0c08 	sub.w	ip, sp, #8
 800046c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000470:	f000 f806 	bl	8000480 <__udivmoddi4>
 8000474:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800047c:	b004      	add	sp, #16
 800047e:	4770      	bx	lr

08000480 <__udivmoddi4>:
 8000480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000484:	9e08      	ldr	r6, [sp, #32]
 8000486:	4604      	mov	r4, r0
 8000488:	4688      	mov	r8, r1
 800048a:	2b00      	cmp	r3, #0
 800048c:	d14b      	bne.n	8000526 <__udivmoddi4+0xa6>
 800048e:	428a      	cmp	r2, r1
 8000490:	4615      	mov	r5, r2
 8000492:	d967      	bls.n	8000564 <__udivmoddi4+0xe4>
 8000494:	fab2 f282 	clz	r2, r2
 8000498:	b14a      	cbz	r2, 80004ae <__udivmoddi4+0x2e>
 800049a:	f1c2 0720 	rsb	r7, r2, #32
 800049e:	fa01 f302 	lsl.w	r3, r1, r2
 80004a2:	fa20 f707 	lsr.w	r7, r0, r7
 80004a6:	4095      	lsls	r5, r2
 80004a8:	ea47 0803 	orr.w	r8, r7, r3
 80004ac:	4094      	lsls	r4, r2
 80004ae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004b2:	0c23      	lsrs	r3, r4, #16
 80004b4:	fbb8 f7fe 	udiv	r7, r8, lr
 80004b8:	fa1f fc85 	uxth.w	ip, r5
 80004bc:	fb0e 8817 	mls	r8, lr, r7, r8
 80004c0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004c4:	fb07 f10c 	mul.w	r1, r7, ip
 80004c8:	4299      	cmp	r1, r3
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x60>
 80004cc:	18eb      	adds	r3, r5, r3
 80004ce:	f107 30ff 	add.w	r0, r7, #4294967295
 80004d2:	f080 811b 	bcs.w	800070c <__udivmoddi4+0x28c>
 80004d6:	4299      	cmp	r1, r3
 80004d8:	f240 8118 	bls.w	800070c <__udivmoddi4+0x28c>
 80004dc:	3f02      	subs	r7, #2
 80004de:	442b      	add	r3, r5
 80004e0:	1a5b      	subs	r3, r3, r1
 80004e2:	b2a4      	uxth	r4, r4
 80004e4:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e8:	fb0e 3310 	mls	r3, lr, r0, r3
 80004ec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f0:	fb00 fc0c 	mul.w	ip, r0, ip
 80004f4:	45a4      	cmp	ip, r4
 80004f6:	d909      	bls.n	800050c <__udivmoddi4+0x8c>
 80004f8:	192c      	adds	r4, r5, r4
 80004fa:	f100 33ff 	add.w	r3, r0, #4294967295
 80004fe:	f080 8107 	bcs.w	8000710 <__udivmoddi4+0x290>
 8000502:	45a4      	cmp	ip, r4
 8000504:	f240 8104 	bls.w	8000710 <__udivmoddi4+0x290>
 8000508:	3802      	subs	r0, #2
 800050a:	442c      	add	r4, r5
 800050c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000510:	eba4 040c 	sub.w	r4, r4, ip
 8000514:	2700      	movs	r7, #0
 8000516:	b11e      	cbz	r6, 8000520 <__udivmoddi4+0xa0>
 8000518:	40d4      	lsrs	r4, r2
 800051a:	2300      	movs	r3, #0
 800051c:	e9c6 4300 	strd	r4, r3, [r6]
 8000520:	4639      	mov	r1, r7
 8000522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000526:	428b      	cmp	r3, r1
 8000528:	d909      	bls.n	800053e <__udivmoddi4+0xbe>
 800052a:	2e00      	cmp	r6, #0
 800052c:	f000 80eb 	beq.w	8000706 <__udivmoddi4+0x286>
 8000530:	2700      	movs	r7, #0
 8000532:	e9c6 0100 	strd	r0, r1, [r6]
 8000536:	4638      	mov	r0, r7
 8000538:	4639      	mov	r1, r7
 800053a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053e:	fab3 f783 	clz	r7, r3
 8000542:	2f00      	cmp	r7, #0
 8000544:	d147      	bne.n	80005d6 <__udivmoddi4+0x156>
 8000546:	428b      	cmp	r3, r1
 8000548:	d302      	bcc.n	8000550 <__udivmoddi4+0xd0>
 800054a:	4282      	cmp	r2, r0
 800054c:	f200 80fa 	bhi.w	8000744 <__udivmoddi4+0x2c4>
 8000550:	1a84      	subs	r4, r0, r2
 8000552:	eb61 0303 	sbc.w	r3, r1, r3
 8000556:	2001      	movs	r0, #1
 8000558:	4698      	mov	r8, r3
 800055a:	2e00      	cmp	r6, #0
 800055c:	d0e0      	beq.n	8000520 <__udivmoddi4+0xa0>
 800055e:	e9c6 4800 	strd	r4, r8, [r6]
 8000562:	e7dd      	b.n	8000520 <__udivmoddi4+0xa0>
 8000564:	b902      	cbnz	r2, 8000568 <__udivmoddi4+0xe8>
 8000566:	deff      	udf	#255	; 0xff
 8000568:	fab2 f282 	clz	r2, r2
 800056c:	2a00      	cmp	r2, #0
 800056e:	f040 808f 	bne.w	8000690 <__udivmoddi4+0x210>
 8000572:	1b49      	subs	r1, r1, r5
 8000574:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000578:	fa1f f885 	uxth.w	r8, r5
 800057c:	2701      	movs	r7, #1
 800057e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000582:	0c23      	lsrs	r3, r4, #16
 8000584:	fb0e 111c 	mls	r1, lr, ip, r1
 8000588:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800058c:	fb08 f10c 	mul.w	r1, r8, ip
 8000590:	4299      	cmp	r1, r3
 8000592:	d907      	bls.n	80005a4 <__udivmoddi4+0x124>
 8000594:	18eb      	adds	r3, r5, r3
 8000596:	f10c 30ff 	add.w	r0, ip, #4294967295
 800059a:	d202      	bcs.n	80005a2 <__udivmoddi4+0x122>
 800059c:	4299      	cmp	r1, r3
 800059e:	f200 80cd 	bhi.w	800073c <__udivmoddi4+0x2bc>
 80005a2:	4684      	mov	ip, r0
 80005a4:	1a59      	subs	r1, r3, r1
 80005a6:	b2a3      	uxth	r3, r4
 80005a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ac:	fb0e 1410 	mls	r4, lr, r0, r1
 80005b0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80005b4:	fb08 f800 	mul.w	r8, r8, r0
 80005b8:	45a0      	cmp	r8, r4
 80005ba:	d907      	bls.n	80005cc <__udivmoddi4+0x14c>
 80005bc:	192c      	adds	r4, r5, r4
 80005be:	f100 33ff 	add.w	r3, r0, #4294967295
 80005c2:	d202      	bcs.n	80005ca <__udivmoddi4+0x14a>
 80005c4:	45a0      	cmp	r8, r4
 80005c6:	f200 80b6 	bhi.w	8000736 <__udivmoddi4+0x2b6>
 80005ca:	4618      	mov	r0, r3
 80005cc:	eba4 0408 	sub.w	r4, r4, r8
 80005d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80005d4:	e79f      	b.n	8000516 <__udivmoddi4+0x96>
 80005d6:	f1c7 0c20 	rsb	ip, r7, #32
 80005da:	40bb      	lsls	r3, r7
 80005dc:	fa22 fe0c 	lsr.w	lr, r2, ip
 80005e0:	ea4e 0e03 	orr.w	lr, lr, r3
 80005e4:	fa01 f407 	lsl.w	r4, r1, r7
 80005e8:	fa20 f50c 	lsr.w	r5, r0, ip
 80005ec:	fa21 f30c 	lsr.w	r3, r1, ip
 80005f0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80005f4:	4325      	orrs	r5, r4
 80005f6:	fbb3 f9f8 	udiv	r9, r3, r8
 80005fa:	0c2c      	lsrs	r4, r5, #16
 80005fc:	fb08 3319 	mls	r3, r8, r9, r3
 8000600:	fa1f fa8e 	uxth.w	sl, lr
 8000604:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000608:	fb09 f40a 	mul.w	r4, r9, sl
 800060c:	429c      	cmp	r4, r3
 800060e:	fa02 f207 	lsl.w	r2, r2, r7
 8000612:	fa00 f107 	lsl.w	r1, r0, r7
 8000616:	d90b      	bls.n	8000630 <__udivmoddi4+0x1b0>
 8000618:	eb1e 0303 	adds.w	r3, lr, r3
 800061c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000620:	f080 8087 	bcs.w	8000732 <__udivmoddi4+0x2b2>
 8000624:	429c      	cmp	r4, r3
 8000626:	f240 8084 	bls.w	8000732 <__udivmoddi4+0x2b2>
 800062a:	f1a9 0902 	sub.w	r9, r9, #2
 800062e:	4473      	add	r3, lr
 8000630:	1b1b      	subs	r3, r3, r4
 8000632:	b2ad      	uxth	r5, r5
 8000634:	fbb3 f0f8 	udiv	r0, r3, r8
 8000638:	fb08 3310 	mls	r3, r8, r0, r3
 800063c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000640:	fb00 fa0a 	mul.w	sl, r0, sl
 8000644:	45a2      	cmp	sl, r4
 8000646:	d908      	bls.n	800065a <__udivmoddi4+0x1da>
 8000648:	eb1e 0404 	adds.w	r4, lr, r4
 800064c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000650:	d26b      	bcs.n	800072a <__udivmoddi4+0x2aa>
 8000652:	45a2      	cmp	sl, r4
 8000654:	d969      	bls.n	800072a <__udivmoddi4+0x2aa>
 8000656:	3802      	subs	r0, #2
 8000658:	4474      	add	r4, lr
 800065a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800065e:	fba0 8902 	umull	r8, r9, r0, r2
 8000662:	eba4 040a 	sub.w	r4, r4, sl
 8000666:	454c      	cmp	r4, r9
 8000668:	46c2      	mov	sl, r8
 800066a:	464b      	mov	r3, r9
 800066c:	d354      	bcc.n	8000718 <__udivmoddi4+0x298>
 800066e:	d051      	beq.n	8000714 <__udivmoddi4+0x294>
 8000670:	2e00      	cmp	r6, #0
 8000672:	d069      	beq.n	8000748 <__udivmoddi4+0x2c8>
 8000674:	ebb1 050a 	subs.w	r5, r1, sl
 8000678:	eb64 0403 	sbc.w	r4, r4, r3
 800067c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000680:	40fd      	lsrs	r5, r7
 8000682:	40fc      	lsrs	r4, r7
 8000684:	ea4c 0505 	orr.w	r5, ip, r5
 8000688:	e9c6 5400 	strd	r5, r4, [r6]
 800068c:	2700      	movs	r7, #0
 800068e:	e747      	b.n	8000520 <__udivmoddi4+0xa0>
 8000690:	f1c2 0320 	rsb	r3, r2, #32
 8000694:	fa20 f703 	lsr.w	r7, r0, r3
 8000698:	4095      	lsls	r5, r2
 800069a:	fa01 f002 	lsl.w	r0, r1, r2
 800069e:	fa21 f303 	lsr.w	r3, r1, r3
 80006a2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80006a6:	4338      	orrs	r0, r7
 80006a8:	0c01      	lsrs	r1, r0, #16
 80006aa:	fbb3 f7fe 	udiv	r7, r3, lr
 80006ae:	fa1f f885 	uxth.w	r8, r5
 80006b2:	fb0e 3317 	mls	r3, lr, r7, r3
 80006b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006ba:	fb07 f308 	mul.w	r3, r7, r8
 80006be:	428b      	cmp	r3, r1
 80006c0:	fa04 f402 	lsl.w	r4, r4, r2
 80006c4:	d907      	bls.n	80006d6 <__udivmoddi4+0x256>
 80006c6:	1869      	adds	r1, r5, r1
 80006c8:	f107 3cff 	add.w	ip, r7, #4294967295
 80006cc:	d22f      	bcs.n	800072e <__udivmoddi4+0x2ae>
 80006ce:	428b      	cmp	r3, r1
 80006d0:	d92d      	bls.n	800072e <__udivmoddi4+0x2ae>
 80006d2:	3f02      	subs	r7, #2
 80006d4:	4429      	add	r1, r5
 80006d6:	1acb      	subs	r3, r1, r3
 80006d8:	b281      	uxth	r1, r0
 80006da:	fbb3 f0fe 	udiv	r0, r3, lr
 80006de:	fb0e 3310 	mls	r3, lr, r0, r3
 80006e2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006e6:	fb00 f308 	mul.w	r3, r0, r8
 80006ea:	428b      	cmp	r3, r1
 80006ec:	d907      	bls.n	80006fe <__udivmoddi4+0x27e>
 80006ee:	1869      	adds	r1, r5, r1
 80006f0:	f100 3cff 	add.w	ip, r0, #4294967295
 80006f4:	d217      	bcs.n	8000726 <__udivmoddi4+0x2a6>
 80006f6:	428b      	cmp	r3, r1
 80006f8:	d915      	bls.n	8000726 <__udivmoddi4+0x2a6>
 80006fa:	3802      	subs	r0, #2
 80006fc:	4429      	add	r1, r5
 80006fe:	1ac9      	subs	r1, r1, r3
 8000700:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000704:	e73b      	b.n	800057e <__udivmoddi4+0xfe>
 8000706:	4637      	mov	r7, r6
 8000708:	4630      	mov	r0, r6
 800070a:	e709      	b.n	8000520 <__udivmoddi4+0xa0>
 800070c:	4607      	mov	r7, r0
 800070e:	e6e7      	b.n	80004e0 <__udivmoddi4+0x60>
 8000710:	4618      	mov	r0, r3
 8000712:	e6fb      	b.n	800050c <__udivmoddi4+0x8c>
 8000714:	4541      	cmp	r1, r8
 8000716:	d2ab      	bcs.n	8000670 <__udivmoddi4+0x1f0>
 8000718:	ebb8 0a02 	subs.w	sl, r8, r2
 800071c:	eb69 020e 	sbc.w	r2, r9, lr
 8000720:	3801      	subs	r0, #1
 8000722:	4613      	mov	r3, r2
 8000724:	e7a4      	b.n	8000670 <__udivmoddi4+0x1f0>
 8000726:	4660      	mov	r0, ip
 8000728:	e7e9      	b.n	80006fe <__udivmoddi4+0x27e>
 800072a:	4618      	mov	r0, r3
 800072c:	e795      	b.n	800065a <__udivmoddi4+0x1da>
 800072e:	4667      	mov	r7, ip
 8000730:	e7d1      	b.n	80006d6 <__udivmoddi4+0x256>
 8000732:	4681      	mov	r9, r0
 8000734:	e77c      	b.n	8000630 <__udivmoddi4+0x1b0>
 8000736:	3802      	subs	r0, #2
 8000738:	442c      	add	r4, r5
 800073a:	e747      	b.n	80005cc <__udivmoddi4+0x14c>
 800073c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000740:	442b      	add	r3, r5
 8000742:	e72f      	b.n	80005a4 <__udivmoddi4+0x124>
 8000744:	4638      	mov	r0, r7
 8000746:	e708      	b.n	800055a <__udivmoddi4+0xda>
 8000748:	4637      	mov	r7, r6
 800074a:	e6e9      	b.n	8000520 <__udivmoddi4+0xa0>

0800074c <__aeabi_idiv0>:
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop

08000750 <Load_Presets>:



// Load from the Presets table
void Load_Presets(void)
{
 8000750:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <Load_Presets+0x40>)
 8000752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000756:	4c0f      	ldr	r4, [pc, #60]	; (8000794 <Load_Presets+0x44>)
 8000758:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 800075c:	4f0e      	ldr	r7, [pc, #56]	; (8000798 <Load_Presets+0x48>)
 800075e:	4e0f      	ldr	r6, [pc, #60]	; (800079c <Load_Presets+0x4c>)
 8000760:	4d0f      	ldr	r5, [pc, #60]	; (80007a0 <Load_Presets+0x50>)
	int k;

	for(k=0; k<MAXPRESETS; k++)
	{
		strcpy(psets[k].name, pNames[k]);
 8000762:	4621      	mov	r1, r4
 8000764:	4618      	mov	r0, r3
 8000766:	f00c fb8b 	bl	800ce80 <strcpy>
		psets[k].freq = pFreqs[k];
		psets[k].mode = pModes[k];
 800076a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		strcpy(psets[k].name, pNames[k]);
 800076e:	4603      	mov	r3, r0
		psets[k].bw   = pBws[k];
 8000770:	f815 2f01 	ldrb.w	r2, [r5, #1]!
		psets[k].freq = pFreqs[k];
 8000774:	f857 0b04 	ldr.w	r0, [r7], #4
 8000778:	3410      	adds	r4, #16
		psets[k].mode = pModes[k];
 800077a:	7519      	strb	r1, [r3, #20]
 800077c:	3318      	adds	r3, #24
		psets[k].freq = pFreqs[k];
 800077e:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8000782:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 8000786:	4543      	cmp	r3, r8
 8000788:	d1eb      	bne.n	8000762 <Load_Presets+0x12>
	}
}
 800078a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800078e:	bf00      	nop
 8000790:	240088e4 	.word	0x240088e4
 8000794:	24000000 	.word	0x24000000
 8000798:	08011ee0 	.word	0x08011ee0
 800079c:	08011f17 	.word	0x08011f17
 80007a0:	08011ecf 	.word	0x08011ecf

080007a4 <Tune_Preset>:
//-----------------------------------------------------------------------------
// Tune to the chosen preset
void Tune_Preset(uint8_t Idx)
{
 80007a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int kHz, Hz;

	LOfreq = psets[Idx].freq;
 80007a8:	0044      	lsls	r4, r0, #1
 80007aa:	4e5e      	ldr	r6, [pc, #376]	; (8000924 <Tune_Preset+0x180>)
 80007ac:	4a5e      	ldr	r2, [pc, #376]	; (8000928 <Tune_Preset+0x184>)
{
 80007ae:	4605      	mov	r5, r0
	LOfreq = psets[Idx].freq;
 80007b0:	1823      	adds	r3, r4, r0
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	CurrentMode = newmode;
 80007b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8000958 <Tune_Preset+0x1b4>
	LOfreq = psets[Idx].freq;
 80007b6:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 80007ba:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 80007bc:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 80007be:	6011      	str	r1, [r2, #0]
	CurrentMode = newmode;
 80007c0:	f888 3000 	strb.w	r3, [r8]

	switch(CurrentMode)
 80007c4:	2b03      	cmp	r3, #3
 80007c6:	d812      	bhi.n	80007ee <Tune_Preset+0x4a>
 80007c8:	e8df f003 	tbb	[pc, r3]
 80007cc:	02205031 	.word	0x02205031
		//     ChangeColor(ptr, hUSB, GUI_RED);
		//     ChangeColor(ptr, hCW,  GUI_BLACK);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 80007d0:	4b56      	ldr	r3, [pc, #344]	; (800092c <Tune_Preset+0x188>)
	Decay[CW]   = AGC_decay[newAGC];
 80007d2:	4a57      	ldr	r2, [pc, #348]	; (8000930 <Tune_Preset+0x18c>)
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 80007d4:	78db      	ldrb	r3, [r3, #3]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007d6:	4957      	ldr	r1, [pc, #348]	; (8000934 <Tune_Preset+0x190>)
	Decay[CW]   = AGC_decay[newAGC];
 80007d8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	CurrentAGC =newAGC;
 80007dc:	4f56      	ldr	r7, [pc, #344]	; (8000938 <Tune_Preset+0x194>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007de:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 80007e2:	6810      	ldr	r0, [r2, #0]
	CurrentAGC =newAGC;
 80007e4:	703b      	strb	r3, [r7, #0]
	Decay[CW]   = AGC_decay[newAGC];
 80007e6:	4a55      	ldr	r2, [pc, #340]	; (800093c <Tune_Preset+0x198>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007e8:	4b55      	ldr	r3, [pc, #340]	; (8000940 <Tune_Preset+0x19c>)
	Decay[CW]   = AGC_decay[newAGC];
 80007ea:	60d0      	str	r0, [r2, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007ec:	80d9      	strh	r1, [r3, #6]
 80007ee:	4f55      	ldr	r7, [pc, #340]	; (8000944 <Tune_Preset+0x1a0>)
	SetBW( psets[Idx].bw);
 80007f0:	442c      	add	r4, r5
 80007f2:	eb06 04c4 	add.w	r4, r6, r4, lsl #3
	CurrentBW = newbw;
 80007f6:	7d63      	ldrb	r3, [r4, #21]
 80007f8:	703b      	strb	r3, [r7, #0]
	strcpy(msg, psets[Idx].name);
 80007fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80007fe:	4852      	ldr	r0, [pc, #328]	; (8000948 <Tune_Preset+0x1a4>)
 8000800:	eb06 01c5 	add.w	r1, r6, r5, lsl #3
}
 8000804:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	strcpy(msg, psets[Idx].name);
 8000808:	f00c bb3a 	b.w	800ce80 <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 800080c:	4b47      	ldr	r3, [pc, #284]	; (800092c <Tune_Preset+0x188>)
	Decay[USB]  = AGC_decay[newAGC];
 800080e:	4a48      	ldr	r2, [pc, #288]	; (8000930 <Tune_Preset+0x18c>)
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000810:	789b      	ldrb	r3, [r3, #2]
	CurrentAGC =newAGC;
 8000812:	4f49      	ldr	r7, [pc, #292]	; (8000938 <Tune_Preset+0x194>)
	Decay[USB]  = AGC_decay[newAGC];
 8000814:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	Hcount[USB] = Hangcount[newAGC]; break;
 8000818:	4946      	ldr	r1, [pc, #280]	; (8000934 <Tune_Preset+0x190>)
	CurrentAGC =newAGC;
 800081a:	703b      	strb	r3, [r7, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 800081c:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000820:	6810      	ldr	r0, [r2, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000822:	4b47      	ldr	r3, [pc, #284]	; (8000940 <Tune_Preset+0x19c>)
	Decay[USB]  = AGC_decay[newAGC];
 8000824:	4a45      	ldr	r2, [pc, #276]	; (800093c <Tune_Preset+0x198>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000826:	8099      	strh	r1, [r3, #4]
	Decay[USB]  = AGC_decay[newAGC];
 8000828:	6090      	str	r0, [r2, #8]
 800082a:	4f46      	ldr	r7, [pc, #280]	; (8000944 <Tune_Preset+0x1a0>)
 800082c:	e7e0      	b.n	80007f0 <Tune_Preset+0x4c>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 800082e:	f8df a12c 	ldr.w	sl, [pc, #300]	; 800095c <Tune_Preset+0x1b8>
		AMindex = 0; // TODO toglimi
 8000832:	f04f 0c00 	mov.w	ip, #0
	CurrentBW = newbw;
 8000836:	4f43      	ldr	r7, [pc, #268]	; (8000944 <Tune_Preset+0x1a0>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000838:	f44f 6380 	mov.w	r3, #1024	; 0x400
	CurrentBW = newbw;
 800083c:	f89a 0000 	ldrb.w	r0, [sl]
		AMindex = 0; // TODO toglimi
 8000840:	f8df 911c 	ldr.w	r9, [pc, #284]	; 8000960 <Tune_Preset+0x1bc>
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000844:	4a41      	ldr	r2, [pc, #260]	; (800094c <Tune_Preset+0x1a8>)
 8000846:	4942      	ldr	r1, [pc, #264]	; (8000950 <Tune_Preset+0x1ac>)
	CurrentBW = newbw;
 8000848:	7038      	strb	r0, [r7, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 800084a:	4842      	ldr	r0, [pc, #264]	; (8000954 <Tune_Preset+0x1b0>)
		AMindex = 0; // TODO toglimi
 800084c:	f8a9 c000 	strh.w	ip, [r9]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000850:	f001 f900 	bl	8001a54 <SDR_2R_toC_f32>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000854:	4935      	ldr	r1, [pc, #212]	; (800092c <Tune_Preset+0x188>)
	CurrentAGC =newAGC;
 8000856:	4838      	ldr	r0, [pc, #224]	; (8000938 <Tune_Preset+0x194>)
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000858:	780b      	ldrb	r3, [r1, #0]
	switch(CurrentMode)
 800085a:	f898 2000 	ldrb.w	r2, [r8]
	CurrentAGC =newAGC;
 800085e:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8000860:	2a03      	cmp	r2, #3
 8000862:	d8c5      	bhi.n	80007f0 <Tune_Preset+0x4c>
 8000864:	e8df f002 	tbb	[pc, r2]
 8000868:	314f4013 	.word	0x314f4013
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 800086c:	4b2f      	ldr	r3, [pc, #188]	; (800092c <Tune_Preset+0x188>)
	Decay[LSB]  = AGC_decay[newAGC];
 800086e:	4a30      	ldr	r2, [pc, #192]	; (8000930 <Tune_Preset+0x18c>)
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000870:	785b      	ldrb	r3, [r3, #1]
	CurrentAGC =newAGC;
 8000872:	4f31      	ldr	r7, [pc, #196]	; (8000938 <Tune_Preset+0x194>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000874:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000878:	492e      	ldr	r1, [pc, #184]	; (8000934 <Tune_Preset+0x190>)
	CurrentAGC =newAGC;
 800087a:	703b      	strb	r3, [r7, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 800087c:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000880:	6810      	ldr	r0, [r2, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000882:	4b2f      	ldr	r3, [pc, #188]	; (8000940 <Tune_Preset+0x19c>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000884:	4a2d      	ldr	r2, [pc, #180]	; (800093c <Tune_Preset+0x198>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000886:	8059      	strh	r1, [r3, #2]
	Decay[LSB]  = AGC_decay[newAGC];
 8000888:	6050      	str	r0, [r2, #4]
 800088a:	4f2e      	ldr	r7, [pc, #184]	; (8000944 <Tune_Preset+0x1a0>)
 800088c:	e7b0      	b.n	80007f0 <Tune_Preset+0x4c>
	SetBW( psets[Idx].bw);
 800088e:	442c      	add	r4, r5
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000890:	4928      	ldr	r1, [pc, #160]	; (8000934 <Tune_Preset+0x190>)
	Decay[AM]   = AGC_decay[newAGC];
 8000892:	4a27      	ldr	r2, [pc, #156]	; (8000930 <Tune_Preset+0x18c>)
	SetBW( psets[Idx].bw);
 8000894:	eb06 04c4 	add.w	r4, r6, r4, lsl #3
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000898:	f831 c013 	ldrh.w	ip, [r1, r3, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 800089c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80008a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
	SetBW( psets[Idx].bw);
 80008a4:	7d61      	ldrb	r1, [r4, #21]
		AMindex = 0; // TODO toglimi
 80008a6:	2400      	movs	r4, #0
	Decay[AM]   = AGC_decay[newAGC];
 80008a8:	6810      	ldr	r0, [r2, #0]
	CurrentBW = newbw;
 80008aa:	7039      	strb	r1, [r7, #0]
		bw[AM] = newbw;
 80008ac:	f88a 1000 	strb.w	r1, [sl]
	Decay[AM]   = AGC_decay[newAGC];
 80008b0:	4922      	ldr	r1, [pc, #136]	; (800093c <Tune_Preset+0x198>)
		AMindex = 0; // TODO toglimi
 80008b2:	f8a9 4000 	strh.w	r4, [r9]
	Hcount[AM]  = Hangcount[newAGC]; break;
 80008b6:	4c22      	ldr	r4, [pc, #136]	; (8000940 <Tune_Preset+0x19c>)
	Decay[AM]   = AGC_decay[newAGC];
 80008b8:	6008      	str	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80008ba:	4a24      	ldr	r2, [pc, #144]	; (800094c <Tune_Preset+0x1a8>)
 80008bc:	4924      	ldr	r1, [pc, #144]	; (8000950 <Tune_Preset+0x1ac>)
 80008be:	4825      	ldr	r0, [pc, #148]	; (8000954 <Tune_Preset+0x1b0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 80008c0:	f8a4 c000 	strh.w	ip, [r4]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80008c4:	f001 f8c6 	bl	8001a54 <SDR_2R_toC_f32>
 80008c8:	e797      	b.n	80007fa <Tune_Preset+0x56>
	Decay[CW]   = AGC_decay[newAGC];
 80008ca:	4a19      	ldr	r2, [pc, #100]	; (8000930 <Tune_Preset+0x18c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80008cc:	4819      	ldr	r0, [pc, #100]	; (8000934 <Tune_Preset+0x190>)
	Decay[CW]   = AGC_decay[newAGC];
 80008ce:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case CW :       agc[CW] = newAGC;
 80008d2:	70cb      	strb	r3, [r1, #3]
	Decay[CW]   = AGC_decay[newAGC];
 80008d4:	4919      	ldr	r1, [pc, #100]	; (800093c <Tune_Preset+0x198>)
 80008d6:	f8d2 c000 	ldr.w	ip, [r2]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80008da:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 80008de:	4b18      	ldr	r3, [pc, #96]	; (8000940 <Tune_Preset+0x19c>)
	Decay[CW]   = AGC_decay[newAGC];
 80008e0:	f8c1 c00c 	str.w	ip, [r1, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80008e4:	80da      	strh	r2, [r3, #6]
 80008e6:	e783      	b.n	80007f0 <Tune_Preset+0x4c>
	Decay[LSB]  = AGC_decay[newAGC];
 80008e8:	4a11      	ldr	r2, [pc, #68]	; (8000930 <Tune_Preset+0x18c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 80008ea:	4812      	ldr	r0, [pc, #72]	; (8000934 <Tune_Preset+0x190>)
	Decay[LSB]  = AGC_decay[newAGC];
 80008ec:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case LSB :      agc[LSB] = newAGC;
 80008f0:	704b      	strb	r3, [r1, #1]
	Decay[LSB]  = AGC_decay[newAGC];
 80008f2:	4912      	ldr	r1, [pc, #72]	; (800093c <Tune_Preset+0x198>)
 80008f4:	f8d2 c000 	ldr.w	ip, [r2]
	Hcount[LSB] = Hangcount[newAGC]; break;
 80008f8:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 80008fc:	4b10      	ldr	r3, [pc, #64]	; (8000940 <Tune_Preset+0x19c>)
	Decay[LSB]  = AGC_decay[newAGC];
 80008fe:	f8c1 c004 	str.w	ip, [r1, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000902:	805a      	strh	r2, [r3, #2]
 8000904:	e774      	b.n	80007f0 <Tune_Preset+0x4c>
	Decay[USB]  = AGC_decay[newAGC];
 8000906:	4a0a      	ldr	r2, [pc, #40]	; (8000930 <Tune_Preset+0x18c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000908:	480a      	ldr	r0, [pc, #40]	; (8000934 <Tune_Preset+0x190>)
	Decay[USB]  = AGC_decay[newAGC];
 800090a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case USB :      agc[USB] = newAGC;
 800090e:	708b      	strb	r3, [r1, #2]
	Decay[USB]  = AGC_decay[newAGC];
 8000910:	490a      	ldr	r1, [pc, #40]	; (800093c <Tune_Preset+0x198>)
 8000912:	f8d2 c000 	ldr.w	ip, [r2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000916:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 800091a:	4b09      	ldr	r3, [pc, #36]	; (8000940 <Tune_Preset+0x19c>)
	Decay[USB]  = AGC_decay[newAGC];
 800091c:	f8c1 c008 	str.w	ip, [r1, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000920:	809a      	strh	r2, [r3, #4]
 8000922:	e765      	b.n	80007f0 <Tune_Preset+0x4c>
 8000924:	240088e4 	.word	0x240088e4
 8000928:	24009ea8 	.word	0x24009ea8
 800092c:	2400780c 	.word	0x2400780c
 8000930:	2400c3cc 	.word	0x2400c3cc
 8000934:	24009ea4 	.word	0x24009ea4
 8000938:	24000680 	.word	0x24000680
 800093c:	24002a98 	.word	0x24002a98
 8000940:	2400804c 	.word	0x2400804c
 8000944:	24000a90 	.word	0x24000a90
 8000948:	2400445c 	.word	0x2400445c
 800094c:	20004000 	.word	0x20004000
 8000950:	0800fed0 	.word	0x0800fed0
 8000954:	08010ed0 	.word	0x08010ed0
 8000958:	2400c3dc 	.word	0x2400c3dc
 800095c:	24008e98 	.word	0x24008e98
 8000960:	2400d7e2 	.word	0x2400d7e2

08000964 <SetBW>:
	switch(CurrentMode)
 8000964:	4a09      	ldr	r2, [pc, #36]	; (800098c <SetBW+0x28>)
	CurrentBW = newbw;
 8000966:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <SetBW+0x2c>)
{
 8000968:	b430      	push	{r4, r5}
	switch(CurrentMode)
 800096a:	7814      	ldrb	r4, [r2, #0]
	CurrentBW = newbw;
 800096c:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 800096e:	b10c      	cbz	r4, 8000974 <SetBW+0x10>
}	
 8000970:	bc30      	pop	{r4, r5}
 8000972:	4770      	bx	lr
		bw[AM] = newbw;
 8000974:	4907      	ldr	r1, [pc, #28]	; (8000994 <SetBW+0x30>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000976:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 800097a:	4d07      	ldr	r5, [pc, #28]	; (8000998 <SetBW+0x34>)
		bw[AM] = newbw;
 800097c:	7008      	strb	r0, [r1, #0]
		AMindex = 0; // TODO toglimi
 800097e:	802c      	strh	r4, [r5, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000980:	4a06      	ldr	r2, [pc, #24]	; (800099c <SetBW+0x38>)
 8000982:	4907      	ldr	r1, [pc, #28]	; (80009a0 <SetBW+0x3c>)
 8000984:	4807      	ldr	r0, [pc, #28]	; (80009a4 <SetBW+0x40>)
}	
 8000986:	bc30      	pop	{r4, r5}
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000988:	f001 b864 	b.w	8001a54 <SDR_2R_toC_f32>
 800098c:	2400c3dc 	.word	0x2400c3dc
 8000990:	24000a90 	.word	0x24000a90
 8000994:	24008e98 	.word	0x24008e98
 8000998:	2400d7e2 	.word	0x2400d7e2
 800099c:	20004000 	.word	0x20004000
 80009a0:	0800fed0 	.word	0x0800fed0
 80009a4:	08010ed0 	.word	0x08010ed0

080009a8 <SetAGC>:
	switch(CurrentMode)
 80009a8:	4b23      	ldr	r3, [pc, #140]	; (8000a38 <SetAGC+0x90>)
	CurrentAGC =newAGC;
 80009aa:	4a24      	ldr	r2, [pc, #144]	; (8000a3c <SetAGC+0x94>)
	switch(CurrentMode)
 80009ac:	781b      	ldrb	r3, [r3, #0]
{
 80009ae:	b430      	push	{r4, r5}
	CurrentAGC =newAGC;
 80009b0:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 80009b2:	2b03      	cmp	r3, #3
 80009b4:	d810      	bhi.n	80009d8 <SetAGC+0x30>
 80009b6:	e8df f003 	tbb	[pc, r3]
 80009ba:	202f      	.short	0x202f
 80009bc:	0211      	.short	0x0211
	Decay[CW]   = AGC_decay[newAGC];
 80009be:	4b20      	ldr	r3, [pc, #128]	; (8000a40 <SetAGC+0x98>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80009c0:	4a20      	ldr	r2, [pc, #128]	; (8000a44 <SetAGC+0x9c>)
	Decay[CW]   = AGC_decay[newAGC];
 80009c2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80009c6:	4c20      	ldr	r4, [pc, #128]	; (8000a48 <SetAGC+0xa0>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80009c8:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 80009cc:	681d      	ldr	r5, [r3, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80009ce:	4a1f      	ldr	r2, [pc, #124]	; (8000a4c <SetAGC+0xa4>)
	case CW :       agc[CW] = newAGC;
 80009d0:	4b1f      	ldr	r3, [pc, #124]	; (8000a50 <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 80009d2:	60e5      	str	r5, [r4, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80009d4:	80d1      	strh	r1, [r2, #6]
	case CW :       agc[CW] = newAGC;
 80009d6:	70d8      	strb	r0, [r3, #3]
}	
 80009d8:	bc30      	pop	{r4, r5}
 80009da:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 80009dc:	4b18      	ldr	r3, [pc, #96]	; (8000a40 <SetAGC+0x98>)
	Hcount[USB] = Hangcount[newAGC]; break;
 80009de:	4a19      	ldr	r2, [pc, #100]	; (8000a44 <SetAGC+0x9c>)
	Decay[USB]  = AGC_decay[newAGC];
 80009e0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80009e4:	4c18      	ldr	r4, [pc, #96]	; (8000a48 <SetAGC+0xa0>)
	Hcount[USB] = Hangcount[newAGC]; break;
 80009e6:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 80009ea:	681d      	ldr	r5, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 80009ec:	4a17      	ldr	r2, [pc, #92]	; (8000a4c <SetAGC+0xa4>)
	case USB :      agc[USB] = newAGC;
 80009ee:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 80009f0:	60a5      	str	r5, [r4, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 80009f2:	8091      	strh	r1, [r2, #4]
	case USB :      agc[USB] = newAGC;
 80009f4:	7098      	strb	r0, [r3, #2]
}	
 80009f6:	bc30      	pop	{r4, r5}
 80009f8:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 80009fa:	4b11      	ldr	r3, [pc, #68]	; (8000a40 <SetAGC+0x98>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 80009fc:	4a11      	ldr	r2, [pc, #68]	; (8000a44 <SetAGC+0x9c>)
	Decay[LSB]  = AGC_decay[newAGC];
 80009fe:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000a02:	4c11      	ldr	r4, [pc, #68]	; (8000a48 <SetAGC+0xa0>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000a04:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000a08:	681d      	ldr	r5, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000a0a:	4a10      	ldr	r2, [pc, #64]	; (8000a4c <SetAGC+0xa4>)
	case LSB :      agc[LSB] = newAGC;
 8000a0c:	4b10      	ldr	r3, [pc, #64]	; (8000a50 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000a0e:	6065      	str	r5, [r4, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000a10:	8051      	strh	r1, [r2, #2]
	case LSB :      agc[LSB] = newAGC;
 8000a12:	7058      	strb	r0, [r3, #1]
}	
 8000a14:	bc30      	pop	{r4, r5}
 8000a16:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8000a18:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <SetAGC+0x98>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a1a:	4a0a      	ldr	r2, [pc, #40]	; (8000a44 <SetAGC+0x9c>)
	Decay[AM]   = AGC_decay[newAGC];
 8000a1c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000a20:	4c09      	ldr	r4, [pc, #36]	; (8000a48 <SetAGC+0xa0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a22:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8000a26:	681d      	ldr	r5, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a28:	4a08      	ldr	r2, [pc, #32]	; (8000a4c <SetAGC+0xa4>)
	case AM :       agc[AM] = newAGC;
 8000a2a:	4b09      	ldr	r3, [pc, #36]	; (8000a50 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8000a2c:	6025      	str	r5, [r4, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a2e:	8011      	strh	r1, [r2, #0]
	case AM :       agc[AM] = newAGC;
 8000a30:	7018      	strb	r0, [r3, #0]
}	
 8000a32:	bc30      	pop	{r4, r5}
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	2400c3dc 	.word	0x2400c3dc
 8000a3c:	24000680 	.word	0x24000680
 8000a40:	2400c3cc 	.word	0x2400c3cc
 8000a44:	24009ea4 	.word	0x24009ea4
 8000a48:	24002a98 	.word	0x24002a98
 8000a4c:	2400804c 	.word	0x2400804c
 8000a50:	2400780c 	.word	0x2400780c

08000a54 <SetMode>:
{
 8000a54:	b538      	push	{r3, r4, r5, lr}
	CurrentMode = newmode;
 8000a56:	4c48      	ldr	r4, [pc, #288]	; (8000b78 <SetMode+0x124>)
 8000a58:	7020      	strb	r0, [r4, #0]
	switch(CurrentMode)
 8000a5a:	2803      	cmp	r0, #3
 8000a5c:	d816      	bhi.n	8000a8c <SetMode+0x38>
 8000a5e:	e8df f000 	tbb	[pc, r0]
 8000a62:	2a3e      	.short	0x2a3e
 8000a64:	0216      	.short	0x0216
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000a66:	4b45      	ldr	r3, [pc, #276]	; (8000b7c <SetMode+0x128>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a68:	4a45      	ldr	r2, [pc, #276]	; (8000b80 <SetMode+0x12c>)
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000a6a:	78db      	ldrb	r3, [r3, #3]
 8000a6c:	4c45      	ldr	r4, [pc, #276]	; (8000b84 <SetMode+0x130>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a6e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	CurrentAGC =newAGC;
 8000a72:	4945      	ldr	r1, [pc, #276]	; (8000b88 <SetMode+0x134>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a74:	4845      	ldr	r0, [pc, #276]	; (8000b8c <SetMode+0x138>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a76:	6815      	ldr	r5, [r2, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a78:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	CurrentBW = newbw;
 8000a7c:	78e2      	ldrb	r2, [r4, #3]
	CurrentAGC =newAGC;
 8000a7e:	700b      	strb	r3, [r1, #0]
	Decay[CW]   = AGC_decay[newAGC];
 8000a80:	4c43      	ldr	r4, [pc, #268]	; (8000b90 <SetMode+0x13c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a82:	4944      	ldr	r1, [pc, #272]	; (8000b94 <SetMode+0x140>)
	CurrentBW = newbw;
 8000a84:	4b44      	ldr	r3, [pc, #272]	; (8000b98 <SetMode+0x144>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a86:	60e5      	str	r5, [r4, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a88:	80c8      	strh	r0, [r1, #6]
	CurrentBW = newbw;
 8000a8a:	701a      	strb	r2, [r3, #0]
		break;

	default :
		break;
	}
}	
 8000a8c:	bd38      	pop	{r3, r4, r5, pc}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000a8e:	4b3b      	ldr	r3, [pc, #236]	; (8000b7c <SetMode+0x128>)
	Decay[USB]  = AGC_decay[newAGC];
 8000a90:	4a3b      	ldr	r2, [pc, #236]	; (8000b80 <SetMode+0x12c>)
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000a92:	789b      	ldrb	r3, [r3, #2]
 8000a94:	4c3b      	ldr	r4, [pc, #236]	; (8000b84 <SetMode+0x130>)
	Decay[USB]  = AGC_decay[newAGC];
 8000a96:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	CurrentAGC =newAGC;
 8000a9a:	493b      	ldr	r1, [pc, #236]	; (8000b88 <SetMode+0x134>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000a9c:	483b      	ldr	r0, [pc, #236]	; (8000b8c <SetMode+0x138>)
	Decay[USB]  = AGC_decay[newAGC];
 8000a9e:	6815      	ldr	r5, [r2, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000aa0:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	CurrentBW = newbw;
 8000aa4:	78a2      	ldrb	r2, [r4, #2]
	CurrentAGC =newAGC;
 8000aa6:	700b      	strb	r3, [r1, #0]
	Decay[USB]  = AGC_decay[newAGC];
 8000aa8:	4c39      	ldr	r4, [pc, #228]	; (8000b90 <SetMode+0x13c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000aaa:	493a      	ldr	r1, [pc, #232]	; (8000b94 <SetMode+0x140>)
	CurrentBW = newbw;
 8000aac:	4b3a      	ldr	r3, [pc, #232]	; (8000b98 <SetMode+0x144>)
	Decay[USB]  = AGC_decay[newAGC];
 8000aae:	60a5      	str	r5, [r4, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ab0:	8088      	strh	r0, [r1, #4]
	CurrentBW = newbw;
 8000ab2:	701a      	strb	r2, [r3, #0]
}	
 8000ab4:	bd38      	pop	{r3, r4, r5, pc}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000ab6:	4b31      	ldr	r3, [pc, #196]	; (8000b7c <SetMode+0x128>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ab8:	4a31      	ldr	r2, [pc, #196]	; (8000b80 <SetMode+0x12c>)
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000aba:	785b      	ldrb	r3, [r3, #1]
 8000abc:	4c31      	ldr	r4, [pc, #196]	; (8000b84 <SetMode+0x130>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000abe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	CurrentAGC =newAGC;
 8000ac2:	4931      	ldr	r1, [pc, #196]	; (8000b88 <SetMode+0x134>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ac4:	4831      	ldr	r0, [pc, #196]	; (8000b8c <SetMode+0x138>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ac6:	6815      	ldr	r5, [r2, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ac8:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	CurrentBW = newbw;
 8000acc:	7862      	ldrb	r2, [r4, #1]
	CurrentAGC =newAGC;
 8000ace:	700b      	strb	r3, [r1, #0]
	Decay[LSB]  = AGC_decay[newAGC];
 8000ad0:	4c2f      	ldr	r4, [pc, #188]	; (8000b90 <SetMode+0x13c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ad2:	4930      	ldr	r1, [pc, #192]	; (8000b94 <SetMode+0x140>)
	CurrentBW = newbw;
 8000ad4:	4b30      	ldr	r3, [pc, #192]	; (8000b98 <SetMode+0x144>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ad6:	6065      	str	r5, [r4, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ad8:	8048      	strh	r0, [r1, #2]
	CurrentBW = newbw;
 8000ada:	701a      	strb	r2, [r3, #0]
}	
 8000adc:	bd38      	pop	{r3, r4, r5, pc}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000ade:	4929      	ldr	r1, [pc, #164]	; (8000b84 <SetMode+0x130>)
		AMindex = 0; // TODO toglimi
 8000ae0:	2500      	movs	r5, #0
	CurrentBW = newbw;
 8000ae2:	4a2d      	ldr	r2, [pc, #180]	; (8000b98 <SetMode+0x144>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000ae4:	f44f 6380 	mov.w	r3, #1024	; 0x400
	CurrentBW = newbw;
 8000ae8:	7809      	ldrb	r1, [r1, #0]
		AMindex = 0; // TODO toglimi
 8000aea:	482c      	ldr	r0, [pc, #176]	; (8000b9c <SetMode+0x148>)
	CurrentBW = newbw;
 8000aec:	7011      	strb	r1, [r2, #0]
		AMindex = 0; // TODO toglimi
 8000aee:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000af0:	4a2b      	ldr	r2, [pc, #172]	; (8000ba0 <SetMode+0x14c>)
 8000af2:	492c      	ldr	r1, [pc, #176]	; (8000ba4 <SetMode+0x150>)
 8000af4:	482c      	ldr	r0, [pc, #176]	; (8000ba8 <SetMode+0x154>)
 8000af6:	f000 ffad 	bl	8001a54 <SDR_2R_toC_f32>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000afa:	4920      	ldr	r1, [pc, #128]	; (8000b7c <SetMode+0x128>)
	CurrentAGC =newAGC;
 8000afc:	4822      	ldr	r0, [pc, #136]	; (8000b88 <SetMode+0x134>)
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000afe:	780b      	ldrb	r3, [r1, #0]
	switch(CurrentMode)
 8000b00:	7822      	ldrb	r2, [r4, #0]
	CurrentAGC =newAGC;
 8000b02:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8000b04:	2a03      	cmp	r2, #3
 8000b06:	d8c1      	bhi.n	8000a8c <SetMode+0x38>
 8000b08:	e8df f002 	tbb	[pc, r2]
 8000b0c:	02281b0f 	.word	0x02281b0f
	Decay[CW]   = AGC_decay[newAGC];
 8000b10:	4a1b      	ldr	r2, [pc, #108]	; (8000b80 <SetMode+0x12c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b12:	481e      	ldr	r0, [pc, #120]	; (8000b8c <SetMode+0x138>)
	Decay[CW]   = AGC_decay[newAGC];
 8000b14:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000b18:	4c1d      	ldr	r4, [pc, #116]	; (8000b90 <SetMode+0x13c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b1a:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8000b1e:	6815      	ldr	r5, [r2, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b20:	4a1c      	ldr	r2, [pc, #112]	; (8000b94 <SetMode+0x140>)
	case CW :       agc[CW] = newAGC;
 8000b22:	70cb      	strb	r3, [r1, #3]
	Decay[CW]   = AGC_decay[newAGC];
 8000b24:	60e5      	str	r5, [r4, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b26:	80d0      	strh	r0, [r2, #6]
}	
 8000b28:	bd38      	pop	{r3, r4, r5, pc}
	Decay[AM]   = AGC_decay[newAGC];
 8000b2a:	4a15      	ldr	r2, [pc, #84]	; (8000b80 <SetMode+0x12c>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b2c:	4917      	ldr	r1, [pc, #92]	; (8000b8c <SetMode+0x138>)
	Decay[AM]   = AGC_decay[newAGC];
 8000b2e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000b32:	4817      	ldr	r0, [pc, #92]	; (8000b90 <SetMode+0x13c>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b34:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8000b38:	6812      	ldr	r2, [r2, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b3a:	4b16      	ldr	r3, [pc, #88]	; (8000b94 <SetMode+0x140>)
	Decay[AM]   = AGC_decay[newAGC];
 8000b3c:	6002      	str	r2, [r0, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b3e:	8019      	strh	r1, [r3, #0]
}	
 8000b40:	bd38      	pop	{r3, r4, r5, pc}
	Decay[LSB]  = AGC_decay[newAGC];
 8000b42:	4a0f      	ldr	r2, [pc, #60]	; (8000b80 <SetMode+0x12c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b44:	4811      	ldr	r0, [pc, #68]	; (8000b8c <SetMode+0x138>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000b46:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000b4a:	4c11      	ldr	r4, [pc, #68]	; (8000b90 <SetMode+0x13c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b4c:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000b50:	6815      	ldr	r5, [r2, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b52:	4a10      	ldr	r2, [pc, #64]	; (8000b94 <SetMode+0x140>)
	case LSB :      agc[LSB] = newAGC;
 8000b54:	704b      	strb	r3, [r1, #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000b56:	6065      	str	r5, [r4, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b58:	8050      	strh	r0, [r2, #2]
}	
 8000b5a:	bd38      	pop	{r3, r4, r5, pc}
	Decay[USB]  = AGC_decay[newAGC];
 8000b5c:	4a08      	ldr	r2, [pc, #32]	; (8000b80 <SetMode+0x12c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000b5e:	480b      	ldr	r0, [pc, #44]	; (8000b8c <SetMode+0x138>)
	Decay[USB]  = AGC_decay[newAGC];
 8000b60:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000b64:	4c0a      	ldr	r4, [pc, #40]	; (8000b90 <SetMode+0x13c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000b66:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000b6a:	6815      	ldr	r5, [r2, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000b6c:	4a09      	ldr	r2, [pc, #36]	; (8000b94 <SetMode+0x140>)
	case USB :      agc[USB] = newAGC;
 8000b6e:	708b      	strb	r3, [r1, #2]
	Decay[USB]  = AGC_decay[newAGC];
 8000b70:	60a5      	str	r5, [r4, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000b72:	8090      	strh	r0, [r2, #4]
}	
 8000b74:	bd38      	pop	{r3, r4, r5, pc}
 8000b76:	bf00      	nop
 8000b78:	2400c3dc 	.word	0x2400c3dc
 8000b7c:	2400780c 	.word	0x2400780c
 8000b80:	2400c3cc 	.word	0x2400c3cc
 8000b84:	24008e98 	.word	0x24008e98
 8000b88:	24000680 	.word	0x24000680
 8000b8c:	24009ea4 	.word	0x24009ea4
 8000b90:	24002a98 	.word	0x24002a98
 8000b94:	2400804c 	.word	0x2400804c
 8000b98:	24000a90 	.word	0x24000a90
 8000b9c:	2400d7e2 	.word	0x2400d7e2
 8000ba0:	20004000 	.word	0x20004000
 8000ba4:	0800fed0 	.word	0x0800fed0
 8000ba8:	08010ed0 	.word	0x08010ed0

08000bac <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	Fstep = pow(10, 5 - idx);
 8000bac:	f1c0 0005 	rsb	r0, r0, #5
 8000bb0:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8000bb4:	ee07 0a90 	vmov	s15, r0
{
 8000bb8:	b508      	push	{r3, lr}
	Fstep = pow(10, 5 - idx);
 8000bba:	eeb8 1be7 	vcvt.f64.s32	d1, s15
 8000bbe:	f00d fcdb 	bl	800e578 <pow>
 8000bc2:	eebc 0bc0 	vcvt.u32.f64	s0, d0
 8000bc6:	4b02      	ldr	r3, [pc, #8]	; (8000bd0 <SetFstep+0x24>)
 8000bc8:	ed83 0a00 	vstr	s0, [r3]
}	
 8000bcc:	bd08      	pop	{r3, pc}
 8000bce:	bf00      	nop
 8000bd0:	2400c3d4 	.word	0x2400c3d4

08000bd4 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked()
{	
	LOfreq += Fstep;
 8000bd4:	4b5f      	ldr	r3, [pc, #380]	; (8000d54 <FplusClicked+0x180>)
 8000bd6:	4960      	ldr	r1, [pc, #384]	; (8000d58 <FplusClicked+0x184>)
 8000bd8:	edd3 7a00 	vldr	s15, [r3]
 8000bdc:	ed91 7a00 	vldr	s14, [r1]
 8000be0:	eef8 7a67 	vcvt.f32.u32	s15, s15
{	
 8000be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000be8:	4f5c      	ldr	r7, [pc, #368]	; (8000d5c <FplusClicked+0x188>)
	LOfreq += Fstep;
 8000bea:	ee77 7a87 	vadd.f32	s15, s15, s14
	psets[0].bw = bw[CurrentMode];
 8000bee:	4d5c      	ldr	r5, [pc, #368]	; (8000d60 <FplusClicked+0x18c>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000bf0:	783b      	ldrb	r3, [r7, #0]
 8000bf2:	4c5c      	ldr	r4, [pc, #368]	; (8000d64 <FplusClicked+0x190>)
	LOfreq  = min(LOfreq, 50000000.f);
 8000bf4:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8000d68 <FplusClicked+0x194>
	psets[0].bw = bw[CurrentMode];
 8000bf8:	5cea      	ldrb	r2, [r5, r3]
	LOfreq  = min(LOfreq, 50000000.f);
 8000bfa:	fec7 7ac7 	vminnm.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000bfe:	7523      	strb	r3, [r4, #20]
	LOfreq  = min(LOfreq, 50000000.f);
 8000c00:	edc1 7a00 	vstr	s15, [r1]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000c04:	edc4 7a04 	vstr	s15, [r4, #16]
	psets[0].bw = bw[CurrentMode];
 8000c08:	7562      	strb	r2, [r4, #21]
	switch(CurrentMode)
 8000c0a:	2b03      	cmp	r3, #3
 8000c0c:	d812      	bhi.n	8000c34 <FplusClicked+0x60>
 8000c0e:	e8df f003 	tbb	[pc, r3]
 8000c12:	452a      	.short	0x452a
 8000c14:	0219      	.short	0x0219
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000c16:	4b55      	ldr	r3, [pc, #340]	; (8000d6c <FplusClicked+0x198>)
	Decay[CW]   = AGC_decay[newAGC];
 8000c18:	4955      	ldr	r1, [pc, #340]	; (8000d70 <FplusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000c1a:	78db      	ldrb	r3, [r3, #3]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000c1c:	4855      	ldr	r0, [pc, #340]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[CW]   = AGC_decay[newAGC];
 8000c1e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000c22:	4d55      	ldr	r5, [pc, #340]	; (8000d78 <FplusClicked+0x1a4>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000c24:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8000c28:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000c2a:	702b      	strb	r3, [r5, #0]
	Decay[CW]   = AGC_decay[newAGC];
 8000c2c:	4953      	ldr	r1, [pc, #332]	; (8000d7c <FplusClicked+0x1a8>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000c2e:	4b54      	ldr	r3, [pc, #336]	; (8000d80 <FplusClicked+0x1ac>)
	Decay[CW]   = AGC_decay[newAGC];
 8000c30:	60cc      	str	r4, [r1, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000c32:	80d8      	strh	r0, [r3, #6]
 8000c34:	4e53      	ldr	r6, [pc, #332]	; (8000d84 <FplusClicked+0x1b0>)
	CurrentBW = newbw;
 8000c36:	7032      	strb	r2, [r6, #0]
	strcpy(msg, psets[Idx].name);
 8000c38:	494a      	ldr	r1, [pc, #296]	; (8000d64 <FplusClicked+0x190>)
 8000c3a:	4853      	ldr	r0, [pc, #332]	; (8000d88 <FplusClicked+0x1b4>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8000c3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000c40:	f00c b91e 	b.w	800ce80 <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000c44:	4b49      	ldr	r3, [pc, #292]	; (8000d6c <FplusClicked+0x198>)
	Decay[USB]  = AGC_decay[newAGC];
 8000c46:	494a      	ldr	r1, [pc, #296]	; (8000d70 <FplusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000c48:	789b      	ldrb	r3, [r3, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000c4a:	484a      	ldr	r0, [pc, #296]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[USB]  = AGC_decay[newAGC];
 8000c4c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000c50:	4d49      	ldr	r5, [pc, #292]	; (8000d78 <FplusClicked+0x1a4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000c52:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000c56:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000c58:	702b      	strb	r3, [r5, #0]
	Decay[USB]  = AGC_decay[newAGC];
 8000c5a:	4948      	ldr	r1, [pc, #288]	; (8000d7c <FplusClicked+0x1a8>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000c5c:	4b48      	ldr	r3, [pc, #288]	; (8000d80 <FplusClicked+0x1ac>)
	Decay[USB]  = AGC_decay[newAGC];
 8000c5e:	608c      	str	r4, [r1, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000c60:	8098      	strh	r0, [r3, #4]
 8000c62:	4e48      	ldr	r6, [pc, #288]	; (8000d84 <FplusClicked+0x1b0>)
 8000c64:	e7e7      	b.n	8000c36 <FplusClicked+0x62>
	CurrentBW = newbw;
 8000c66:	7828      	ldrb	r0, [r5, #0]
		AMindex = 0; // TODO toglimi
 8000c68:	f04f 0c00 	mov.w	ip, #0
	CurrentBW = newbw;
 8000c6c:	4e45      	ldr	r6, [pc, #276]	; (8000d84 <FplusClicked+0x1b0>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000c6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 8000c72:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8000d98 <FplusClicked+0x1c4>
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000c76:	4a45      	ldr	r2, [pc, #276]	; (8000d8c <FplusClicked+0x1b8>)
 8000c78:	4945      	ldr	r1, [pc, #276]	; (8000d90 <FplusClicked+0x1bc>)
	CurrentBW = newbw;
 8000c7a:	7030      	strb	r0, [r6, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000c7c:	4845      	ldr	r0, [pc, #276]	; (8000d94 <FplusClicked+0x1c0>)
		AMindex = 0; // TODO toglimi
 8000c7e:	f8a8 c000 	strh.w	ip, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000c82:	f000 fee7 	bl	8001a54 <SDR_2R_toC_f32>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000c86:	4939      	ldr	r1, [pc, #228]	; (8000d6c <FplusClicked+0x198>)
	CurrentAGC =newAGC;
 8000c88:	483b      	ldr	r0, [pc, #236]	; (8000d78 <FplusClicked+0x1a4>)
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000c8a:	780b      	ldrb	r3, [r1, #0]
	switch(CurrentMode)
 8000c8c:	783a      	ldrb	r2, [r7, #0]
	CurrentAGC =newAGC;
 8000c8e:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8000c90:	2a03      	cmp	r2, #3
 8000c92:	d85c      	bhi.n	8000d4e <FplusClicked+0x17a>
 8000c94:	e8df f002 	tbb	[pc, r2]
 8000c98:	314d3f13 	.word	0x314d3f13
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000c9c:	4b33      	ldr	r3, [pc, #204]	; (8000d6c <FplusClicked+0x198>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000c9e:	4934      	ldr	r1, [pc, #208]	; (8000d70 <FplusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000ca0:	785b      	ldrb	r3, [r3, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ca2:	4834      	ldr	r0, [pc, #208]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ca4:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000ca8:	4d33      	ldr	r5, [pc, #204]	; (8000d78 <FplusClicked+0x1a4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000caa:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000cae:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000cb0:	702b      	strb	r3, [r5, #0]
	Decay[LSB]  = AGC_decay[newAGC];
 8000cb2:	4932      	ldr	r1, [pc, #200]	; (8000d7c <FplusClicked+0x1a8>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000cb4:	4b32      	ldr	r3, [pc, #200]	; (8000d80 <FplusClicked+0x1ac>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000cb6:	604c      	str	r4, [r1, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000cb8:	8058      	strh	r0, [r3, #2]
 8000cba:	4e32      	ldr	r6, [pc, #200]	; (8000d84 <FplusClicked+0x1b0>)
 8000cbc:	e7bb      	b.n	8000c36 <FplusClicked+0x62>
	Decay[AM]   = AGC_decay[newAGC];
 8000cbe:	4a2c      	ldr	r2, [pc, #176]	; (8000d70 <FplusClicked+0x19c>)
 8000cc0:	7d61      	ldrb	r1, [r4, #21]
 8000cc2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000cc6:	4c2b      	ldr	r4, [pc, #172]	; (8000d74 <FplusClicked+0x1a0>)
	CurrentBW = newbw;
 8000cc8:	7031      	strb	r1, [r6, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8000cca:	6810      	ldr	r0, [r2, #0]
		AMindex = 0; // TODO toglimi
 8000ccc:	2200      	movs	r2, #0
		bw[AM] = newbw;
 8000cce:	7029      	strb	r1, [r5, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8000cd0:	492a      	ldr	r1, [pc, #168]	; (8000d7c <FplusClicked+0x1a8>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000cd2:	f834 6013 	ldrh.w	r6, [r4, r3, lsl #1]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000cd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000cda:	4c29      	ldr	r4, [pc, #164]	; (8000d80 <FplusClicked+0x1ac>)
		AMindex = 0; // TODO toglimi
 8000cdc:	f8a8 2000 	strh.w	r2, [r8]
	Decay[AM]   = AGC_decay[newAGC];
 8000ce0:	6008      	str	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000ce2:	4a2a      	ldr	r2, [pc, #168]	; (8000d8c <FplusClicked+0x1b8>)
 8000ce4:	492a      	ldr	r1, [pc, #168]	; (8000d90 <FplusClicked+0x1bc>)
 8000ce6:	482b      	ldr	r0, [pc, #172]	; (8000d94 <FplusClicked+0x1c0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000ce8:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000cea:	f000 feb3 	bl	8001a54 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000cee:	491d      	ldr	r1, [pc, #116]	; (8000d64 <FplusClicked+0x190>)
 8000cf0:	4825      	ldr	r0, [pc, #148]	; (8000d88 <FplusClicked+0x1b4>)
}	
 8000cf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000cf6:	f00c b8c3 	b.w	800ce80 <strcpy>
	Decay[CW]   = AGC_decay[newAGC];
 8000cfa:	4a1d      	ldr	r2, [pc, #116]	; (8000d70 <FplusClicked+0x19c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000cfc:	4f1d      	ldr	r7, [pc, #116]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[CW]   = AGC_decay[newAGC];
 8000cfe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case CW :       agc[CW] = newAGC;
 8000d02:	70cb      	strb	r3, [r1, #3]
	Decay[CW]   = AGC_decay[newAGC];
 8000d04:	481d      	ldr	r0, [pc, #116]	; (8000d7c <FplusClicked+0x1a8>)
 8000d06:	6815      	ldr	r5, [r2, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000d08:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000d0c:	4b1c      	ldr	r3, [pc, #112]	; (8000d80 <FplusClicked+0x1ac>)
 8000d0e:	7d62      	ldrb	r2, [r4, #21]
	Decay[CW]   = AGC_decay[newAGC];
 8000d10:	60c5      	str	r5, [r0, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000d12:	80d9      	strh	r1, [r3, #6]
 8000d14:	e78f      	b.n	8000c36 <FplusClicked+0x62>
	Decay[LSB]  = AGC_decay[newAGC];
 8000d16:	4a16      	ldr	r2, [pc, #88]	; (8000d70 <FplusClicked+0x19c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000d18:	4f16      	ldr	r7, [pc, #88]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000d1a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case LSB :      agc[LSB] = newAGC;
 8000d1e:	704b      	strb	r3, [r1, #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000d20:	4816      	ldr	r0, [pc, #88]	; (8000d7c <FplusClicked+0x1a8>)
 8000d22:	6815      	ldr	r5, [r2, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000d24:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000d28:	4b15      	ldr	r3, [pc, #84]	; (8000d80 <FplusClicked+0x1ac>)
 8000d2a:	7d62      	ldrb	r2, [r4, #21]
	Decay[LSB]  = AGC_decay[newAGC];
 8000d2c:	6045      	str	r5, [r0, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000d2e:	8059      	strh	r1, [r3, #2]
 8000d30:	e781      	b.n	8000c36 <FplusClicked+0x62>
	Decay[USB]  = AGC_decay[newAGC];
 8000d32:	4a0f      	ldr	r2, [pc, #60]	; (8000d70 <FplusClicked+0x19c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000d34:	4f0f      	ldr	r7, [pc, #60]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[USB]  = AGC_decay[newAGC];
 8000d36:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case USB :      agc[USB] = newAGC;
 8000d3a:	708b      	strb	r3, [r1, #2]
	Decay[USB]  = AGC_decay[newAGC];
 8000d3c:	480f      	ldr	r0, [pc, #60]	; (8000d7c <FplusClicked+0x1a8>)
 8000d3e:	6815      	ldr	r5, [r2, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000d40:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000d44:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <FplusClicked+0x1ac>)
 8000d46:	7d62      	ldrb	r2, [r4, #21]
	Decay[USB]  = AGC_decay[newAGC];
 8000d48:	6085      	str	r5, [r0, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000d4a:	8099      	strh	r1, [r3, #4]
 8000d4c:	e773      	b.n	8000c36 <FplusClicked+0x62>
 8000d4e:	7d62      	ldrb	r2, [r4, #21]
 8000d50:	e771      	b.n	8000c36 <FplusClicked+0x62>
 8000d52:	bf00      	nop
 8000d54:	2400c3d4 	.word	0x2400c3d4
 8000d58:	24009ea8 	.word	0x24009ea8
 8000d5c:	2400c3dc 	.word	0x2400c3dc
 8000d60:	24008e98 	.word	0x24008e98
 8000d64:	240088e4 	.word	0x240088e4
 8000d68:	4c3ebc20 	.word	0x4c3ebc20
 8000d6c:	2400780c 	.word	0x2400780c
 8000d70:	2400c3cc 	.word	0x2400c3cc
 8000d74:	24009ea4 	.word	0x24009ea4
 8000d78:	24000680 	.word	0x24000680
 8000d7c:	24002a98 	.word	0x24002a98
 8000d80:	2400804c 	.word	0x2400804c
 8000d84:	24000a90 	.word	0x24000a90
 8000d88:	2400445c 	.word	0x2400445c
 8000d8c:	20004000 	.word	0x20004000
 8000d90:	0800fed0 	.word	0x0800fed0
 8000d94:	08010ed0 	.word	0x08010ed0
 8000d98:	2400d7e2 	.word	0x2400d7e2

08000d9c <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked()
{	
	LOfreq -= Fstep;
 8000d9c:	4b5f      	ldr	r3, [pc, #380]	; (8000f1c <FminusClicked+0x180>)
 8000d9e:	4960      	ldr	r1, [pc, #384]	; (8000f20 <FminusClicked+0x184>)
 8000da0:	ed93 7a00 	vldr	s14, [r3]
 8000da4:	edd1 7a00 	vldr	s15, [r1]
 8000da8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
{	
 8000dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000db0:	4f5c      	ldr	r7, [pc, #368]	; (8000f24 <FminusClicked+0x188>)
	LOfreq -= Fstep;
 8000db2:	ee77 7ac7 	vsub.f32	s15, s15, s14
	psets[0].bw = bw[CurrentMode];
 8000db6:	4d5c      	ldr	r5, [pc, #368]	; (8000f28 <FminusClicked+0x18c>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000db8:	783b      	ldrb	r3, [r7, #0]
 8000dba:	4c5c      	ldr	r4, [pc, #368]	; (8000f2c <FminusClicked+0x190>)
	LOfreq  = max(LOfreq, 8000.f);
 8000dbc:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8000f30 <FminusClicked+0x194>
	psets[0].bw = bw[CurrentMode];
 8000dc0:	5cea      	ldrb	r2, [r5, r3]
	LOfreq  = max(LOfreq, 8000.f);
 8000dc2:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000dc6:	7523      	strb	r3, [r4, #20]
	LOfreq  = max(LOfreq, 8000.f);
 8000dc8:	edc1 7a00 	vstr	s15, [r1]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000dcc:	edc4 7a04 	vstr	s15, [r4, #16]
	psets[0].bw = bw[CurrentMode];
 8000dd0:	7562      	strb	r2, [r4, #21]
	switch(CurrentMode)
 8000dd2:	2b03      	cmp	r3, #3
 8000dd4:	d812      	bhi.n	8000dfc <FminusClicked+0x60>
 8000dd6:	e8df f003 	tbb	[pc, r3]
 8000dda:	452a      	.short	0x452a
 8000ddc:	0219      	.short	0x0219
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000dde:	4b55      	ldr	r3, [pc, #340]	; (8000f34 <FminusClicked+0x198>)
	Decay[CW]   = AGC_decay[newAGC];
 8000de0:	4955      	ldr	r1, [pc, #340]	; (8000f38 <FminusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000de2:	78db      	ldrb	r3, [r3, #3]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000de4:	4855      	ldr	r0, [pc, #340]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[CW]   = AGC_decay[newAGC];
 8000de6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000dea:	4d55      	ldr	r5, [pc, #340]	; (8000f40 <FminusClicked+0x1a4>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000dec:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8000df0:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000df2:	702b      	strb	r3, [r5, #0]
	Decay[CW]   = AGC_decay[newAGC];
 8000df4:	4953      	ldr	r1, [pc, #332]	; (8000f44 <FminusClicked+0x1a8>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000df6:	4b54      	ldr	r3, [pc, #336]	; (8000f48 <FminusClicked+0x1ac>)
	Decay[CW]   = AGC_decay[newAGC];
 8000df8:	60cc      	str	r4, [r1, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000dfa:	80d8      	strh	r0, [r3, #6]
 8000dfc:	4e53      	ldr	r6, [pc, #332]	; (8000f4c <FminusClicked+0x1b0>)
	CurrentBW = newbw;
 8000dfe:	7032      	strb	r2, [r6, #0]
	strcpy(msg, psets[Idx].name);
 8000e00:	494a      	ldr	r1, [pc, #296]	; (8000f2c <FminusClicked+0x190>)
 8000e02:	4853      	ldr	r0, [pc, #332]	; (8000f50 <FminusClicked+0x1b4>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8000e04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000e08:	f00c b83a 	b.w	800ce80 <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000e0c:	4b49      	ldr	r3, [pc, #292]	; (8000f34 <FminusClicked+0x198>)
	Decay[USB]  = AGC_decay[newAGC];
 8000e0e:	494a      	ldr	r1, [pc, #296]	; (8000f38 <FminusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000e10:	789b      	ldrb	r3, [r3, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000e12:	484a      	ldr	r0, [pc, #296]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[USB]  = AGC_decay[newAGC];
 8000e14:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000e18:	4d49      	ldr	r5, [pc, #292]	; (8000f40 <FminusClicked+0x1a4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000e1a:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000e1e:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000e20:	702b      	strb	r3, [r5, #0]
	Decay[USB]  = AGC_decay[newAGC];
 8000e22:	4948      	ldr	r1, [pc, #288]	; (8000f44 <FminusClicked+0x1a8>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000e24:	4b48      	ldr	r3, [pc, #288]	; (8000f48 <FminusClicked+0x1ac>)
	Decay[USB]  = AGC_decay[newAGC];
 8000e26:	608c      	str	r4, [r1, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000e28:	8098      	strh	r0, [r3, #4]
 8000e2a:	4e48      	ldr	r6, [pc, #288]	; (8000f4c <FminusClicked+0x1b0>)
 8000e2c:	e7e7      	b.n	8000dfe <FminusClicked+0x62>
	CurrentBW = newbw;
 8000e2e:	7828      	ldrb	r0, [r5, #0]
		AMindex = 0; // TODO toglimi
 8000e30:	f04f 0c00 	mov.w	ip, #0
	CurrentBW = newbw;
 8000e34:	4e45      	ldr	r6, [pc, #276]	; (8000f4c <FminusClicked+0x1b0>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000e36:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 8000e3a:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8000f60 <FminusClicked+0x1c4>
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000e3e:	4a45      	ldr	r2, [pc, #276]	; (8000f54 <FminusClicked+0x1b8>)
 8000e40:	4945      	ldr	r1, [pc, #276]	; (8000f58 <FminusClicked+0x1bc>)
	CurrentBW = newbw;
 8000e42:	7030      	strb	r0, [r6, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000e44:	4845      	ldr	r0, [pc, #276]	; (8000f5c <FminusClicked+0x1c0>)
		AMindex = 0; // TODO toglimi
 8000e46:	f8a8 c000 	strh.w	ip, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000e4a:	f000 fe03 	bl	8001a54 <SDR_2R_toC_f32>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000e4e:	4939      	ldr	r1, [pc, #228]	; (8000f34 <FminusClicked+0x198>)
	CurrentAGC =newAGC;
 8000e50:	483b      	ldr	r0, [pc, #236]	; (8000f40 <FminusClicked+0x1a4>)
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000e52:	780b      	ldrb	r3, [r1, #0]
	switch(CurrentMode)
 8000e54:	783a      	ldrb	r2, [r7, #0]
	CurrentAGC =newAGC;
 8000e56:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8000e58:	2a03      	cmp	r2, #3
 8000e5a:	d85c      	bhi.n	8000f16 <FminusClicked+0x17a>
 8000e5c:	e8df f002 	tbb	[pc, r2]
 8000e60:	314d3f13 	.word	0x314d3f13
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000e64:	4b33      	ldr	r3, [pc, #204]	; (8000f34 <FminusClicked+0x198>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000e66:	4934      	ldr	r1, [pc, #208]	; (8000f38 <FminusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000e68:	785b      	ldrb	r3, [r3, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000e6a:	4834      	ldr	r0, [pc, #208]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000e6c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000e70:	4d33      	ldr	r5, [pc, #204]	; (8000f40 <FminusClicked+0x1a4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000e72:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000e76:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000e78:	702b      	strb	r3, [r5, #0]
	Decay[LSB]  = AGC_decay[newAGC];
 8000e7a:	4932      	ldr	r1, [pc, #200]	; (8000f44 <FminusClicked+0x1a8>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000e7c:	4b32      	ldr	r3, [pc, #200]	; (8000f48 <FminusClicked+0x1ac>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000e7e:	604c      	str	r4, [r1, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000e80:	8058      	strh	r0, [r3, #2]
 8000e82:	4e32      	ldr	r6, [pc, #200]	; (8000f4c <FminusClicked+0x1b0>)
 8000e84:	e7bb      	b.n	8000dfe <FminusClicked+0x62>
	Decay[AM]   = AGC_decay[newAGC];
 8000e86:	4a2c      	ldr	r2, [pc, #176]	; (8000f38 <FminusClicked+0x19c>)
 8000e88:	7d61      	ldrb	r1, [r4, #21]
 8000e8a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000e8e:	4c2b      	ldr	r4, [pc, #172]	; (8000f3c <FminusClicked+0x1a0>)
	CurrentBW = newbw;
 8000e90:	7031      	strb	r1, [r6, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8000e92:	6810      	ldr	r0, [r2, #0]
		AMindex = 0; // TODO toglimi
 8000e94:	2200      	movs	r2, #0
		bw[AM] = newbw;
 8000e96:	7029      	strb	r1, [r5, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8000e98:	492a      	ldr	r1, [pc, #168]	; (8000f44 <FminusClicked+0x1a8>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000e9a:	f834 6013 	ldrh.w	r6, [r4, r3, lsl #1]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000e9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000ea2:	4c29      	ldr	r4, [pc, #164]	; (8000f48 <FminusClicked+0x1ac>)
		AMindex = 0; // TODO toglimi
 8000ea4:	f8a8 2000 	strh.w	r2, [r8]
	Decay[AM]   = AGC_decay[newAGC];
 8000ea8:	6008      	str	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000eaa:	4a2a      	ldr	r2, [pc, #168]	; (8000f54 <FminusClicked+0x1b8>)
 8000eac:	492a      	ldr	r1, [pc, #168]	; (8000f58 <FminusClicked+0x1bc>)
 8000eae:	482b      	ldr	r0, [pc, #172]	; (8000f5c <FminusClicked+0x1c0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000eb0:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000eb2:	f000 fdcf 	bl	8001a54 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000eb6:	491d      	ldr	r1, [pc, #116]	; (8000f2c <FminusClicked+0x190>)
 8000eb8:	4825      	ldr	r0, [pc, #148]	; (8000f50 <FminusClicked+0x1b4>)
}
 8000eba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000ebe:	f00b bfdf 	b.w	800ce80 <strcpy>
	Decay[CW]   = AGC_decay[newAGC];
 8000ec2:	4a1d      	ldr	r2, [pc, #116]	; (8000f38 <FminusClicked+0x19c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000ec4:	4f1d      	ldr	r7, [pc, #116]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[CW]   = AGC_decay[newAGC];
 8000ec6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case CW :       agc[CW] = newAGC;
 8000eca:	70cb      	strb	r3, [r1, #3]
	Decay[CW]   = AGC_decay[newAGC];
 8000ecc:	481d      	ldr	r0, [pc, #116]	; (8000f44 <FminusClicked+0x1a8>)
 8000ece:	6815      	ldr	r5, [r2, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000ed0:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000ed4:	4b1c      	ldr	r3, [pc, #112]	; (8000f48 <FminusClicked+0x1ac>)
 8000ed6:	7d62      	ldrb	r2, [r4, #21]
	Decay[CW]   = AGC_decay[newAGC];
 8000ed8:	60c5      	str	r5, [r0, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000eda:	80d9      	strh	r1, [r3, #6]
 8000edc:	e78f      	b.n	8000dfe <FminusClicked+0x62>
	Decay[LSB]  = AGC_decay[newAGC];
 8000ede:	4a16      	ldr	r2, [pc, #88]	; (8000f38 <FminusClicked+0x19c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ee0:	4f16      	ldr	r7, [pc, #88]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ee2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case LSB :      agc[LSB] = newAGC;
 8000ee6:	704b      	strb	r3, [r1, #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000ee8:	4816      	ldr	r0, [pc, #88]	; (8000f44 <FminusClicked+0x1a8>)
 8000eea:	6815      	ldr	r5, [r2, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000eec:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000ef0:	4b15      	ldr	r3, [pc, #84]	; (8000f48 <FminusClicked+0x1ac>)
 8000ef2:	7d62      	ldrb	r2, [r4, #21]
	Decay[LSB]  = AGC_decay[newAGC];
 8000ef4:	6045      	str	r5, [r0, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ef6:	8059      	strh	r1, [r3, #2]
 8000ef8:	e781      	b.n	8000dfe <FminusClicked+0x62>
	Decay[USB]  = AGC_decay[newAGC];
 8000efa:	4a0f      	ldr	r2, [pc, #60]	; (8000f38 <FminusClicked+0x19c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000efc:	4f0f      	ldr	r7, [pc, #60]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[USB]  = AGC_decay[newAGC];
 8000efe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case USB :      agc[USB] = newAGC;
 8000f02:	708b      	strb	r3, [r1, #2]
	Decay[USB]  = AGC_decay[newAGC];
 8000f04:	480f      	ldr	r0, [pc, #60]	; (8000f44 <FminusClicked+0x1a8>)
 8000f06:	6815      	ldr	r5, [r2, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000f08:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000f0c:	4b0e      	ldr	r3, [pc, #56]	; (8000f48 <FminusClicked+0x1ac>)
 8000f0e:	7d62      	ldrb	r2, [r4, #21]
	Decay[USB]  = AGC_decay[newAGC];
 8000f10:	6085      	str	r5, [r0, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000f12:	8099      	strh	r1, [r3, #4]
 8000f14:	e773      	b.n	8000dfe <FminusClicked+0x62>
 8000f16:	7d62      	ldrb	r2, [r4, #21]
 8000f18:	e771      	b.n	8000dfe <FminusClicked+0x62>
 8000f1a:	bf00      	nop
 8000f1c:	2400c3d4 	.word	0x2400c3d4
 8000f20:	24009ea8 	.word	0x24009ea8
 8000f24:	2400c3dc 	.word	0x2400c3dc
 8000f28:	24008e98 	.word	0x24008e98
 8000f2c:	240088e4 	.word	0x240088e4
 8000f30:	45fa0000 	.word	0x45fa0000
 8000f34:	2400780c 	.word	0x2400780c
 8000f38:	2400c3cc 	.word	0x2400c3cc
 8000f3c:	24009ea4 	.word	0x24009ea4
 8000f40:	24000680 	.word	0x24000680
 8000f44:	24002a98 	.word	0x24002a98
 8000f48:	2400804c 	.word	0x2400804c
 8000f4c:	24000a90 	.word	0x24000a90
 8000f50:	2400445c 	.word	0x2400445c
 8000f54:	20004000 	.word	0x20004000
 8000f58:	0800fed0 	.word	0x0800fed0
 8000f5c:	08010ed0 	.word	0x08010ed0
 8000f60:	2400d7e2 	.word	0x2400d7e2

08000f64 <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <HAL_GPIO_EXTI_Callback>:
// This is the handler of the software interrupt generated by the highest
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8000f68:	b510      	push	{r4, lr}

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8000f6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f6e:	493b      	ldr	r1, [pc, #236]	; (800105c <HAL_GPIO_EXTI_Callback+0xf4>)
 8000f70:	483b      	ldr	r0, [pc, #236]	; (8001060 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000f72:	f000 fe7d 	bl	8001c70 <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8000f76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f7a:	493a      	ldr	r1, [pc, #232]	; (8001064 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000f7c:	483a      	ldr	r0, [pc, #232]	; (8001068 <HAL_GPIO_EXTI_Callback+0x100>)
 8000f7e:	f000 fe77 	bl	8001c70 <SDR_memcpy_f32>




	// inverse sync filtering and decimation by 4
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8000f82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f86:	4a39      	ldr	r2, [pc, #228]	; (800106c <HAL_GPIO_EXTI_Callback+0x104>)
 8000f88:	4935      	ldr	r1, [pc, #212]	; (8001060 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000f8a:	4839      	ldr	r0, [pc, #228]	; (8001070 <HAL_GPIO_EXTI_Callback+0x108>)
 8000f8c:	f00a fcca 	bl	800b924 <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8000f90:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f94:	4a37      	ldr	r2, [pc, #220]	; (8001074 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000f96:	4934      	ldr	r1, [pc, #208]	; (8001068 <HAL_GPIO_EXTI_Callback+0x100>)
 8000f98:	4837      	ldr	r0, [pc, #220]	; (8001078 <HAL_GPIO_EXTI_Callback+0x110>)
 8000f9a:	f00a fcc3 	bl	800b924 <arm_fir_decimate_f32>

	// filter now with fast convolution
	//---------------------------------
	// shift the FFT buffer to the left
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000f9e:	4937      	ldr	r1, [pc, #220]	; (800107c <HAL_GPIO_EXTI_Callback+0x114>)
 8000fa0:	f44f 6280 	mov.w	r2, #1024	; 0x400

	// compute the direct FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);

	// if LSB, copy the LSB in the lower half (USB)
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000fa4:	4c36      	ldr	r4, [pc, #216]	; (8001080 <HAL_GPIO_EXTI_Callback+0x118>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000fa6:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 8000faa:	f000 fe61 	bl	8001c70 <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 8000fae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fb2:	4a32      	ldr	r2, [pc, #200]	; (800107c <HAL_GPIO_EXTI_Callback+0x114>)
 8000fb4:	492f      	ldr	r1, [pc, #188]	; (8001074 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000fb6:	482d      	ldr	r0, [pc, #180]	; (800106c <HAL_GPIO_EXTI_Callback+0x104>)
 8000fb8:	f000 fd4c 	bl	8001a54 <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8000fbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fc0:	4930      	ldr	r1, [pc, #192]	; (8001084 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000fc2:	4831      	ldr	r0, [pc, #196]	; (8001088 <HAL_GPIO_EXTI_Callback+0x120>)
 8000fc4:	f000 fe54 	bl	8001c70 <SDR_memcpy_f32>
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 8000fc8:	2301      	movs	r3, #1
 8000fca:	2200      	movs	r2, #0
 8000fcc:	492e      	ldr	r1, [pc, #184]	; (8001088 <HAL_GPIO_EXTI_Callback+0x120>)
 8000fce:	482f      	ldr	r0, [pc, #188]	; (800108c <HAL_GPIO_EXTI_Callback+0x124>)
 8000fd0:	f00a fc12 	bl	800b7f8 <arm_cfft_f32>
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000fd4:	7823      	ldrb	r3, [r4, #0]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d039      	beq.n	800104e <HAL_GPIO_EXTI_Callback+0xe6>
	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 8000fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fde:	4a2c      	ldr	r2, [pc, #176]	; (8001090 <HAL_GPIO_EXTI_Callback+0x128>)
 8000fe0:	492c      	ldr	r1, [pc, #176]	; (8001094 <HAL_GPIO_EXTI_Callback+0x12c>)
 8000fe2:	4829      	ldr	r0, [pc, #164]	; (8001088 <HAL_GPIO_EXTI_Callback+0x120>)
 8000fe4:	f00a fe5a 	bl	800bc9c <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 8000fe8:	2301      	movs	r3, #1
 8000fea:	4929      	ldr	r1, [pc, #164]	; (8001090 <HAL_GPIO_EXTI_Callback+0x128>)
 8000fec:	461a      	mov	r2, r3
 8000fee:	4827      	ldr	r0, [pc, #156]	; (800108c <HAL_GPIO_EXTI_Callback+0x124>)
 8000ff0:	f00a fc02 	bl	800b7f8 <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 8000ff4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ff8:	4927      	ldr	r1, [pc, #156]	; (8001098 <HAL_GPIO_EXTI_Callback+0x130>)
 8000ffa:	4828      	ldr	r0, [pc, #160]	; (800109c <HAL_GPIO_EXTI_Callback+0x134>)
 8000ffc:	f000 fe38 	bl	8001c70 <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 8001000:	7823      	ldrb	r3, [r4, #0]
 8001002:	2b03      	cmp	r3, #3
 8001004:	d807      	bhi.n	8001016 <HAL_GPIO_EXTI_Callback+0xae>
 8001006:	e8df f003 	tbb	[pc, r3]
 800100a:	1d02      	.short	0x1d02
 800100c:	0f1d      	.short	0x0f1d
	{	
	case AM :
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 800100e:	4924      	ldr	r1, [pc, #144]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x138>)
 8001010:	4822      	ldr	r0, [pc, #136]	; (800109c <HAL_GPIO_EXTI_Callback+0x134>)
 8001012:	f000 ff7d 	bl	8001f10 <SDR_demodAM_AGC>


	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8001016:	4b23      	ldr	r3, [pc, #140]	; (80010a4 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001018:	f44f 7200 	mov.w	r2, #512	; 0x200
 800101c:	4820      	ldr	r0, [pc, #128]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x138>)
 800101e:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 8001020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8001024:	f000 bdba 	b.w	8001b9c <SDR_float_to_DAC_audio>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 8001028:	491d      	ldr	r1, [pc, #116]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x138>)
 800102a:	481c      	ldr	r0, [pc, #112]	; (800109c <HAL_GPIO_EXTI_Callback+0x134>)
 800102c:	f000 ffec 	bl	8002008 <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 8001030:	4b1d      	ldr	r3, [pc, #116]	; (80010a8 <HAL_GPIO_EXTI_Callback+0x140>)
 8001032:	78db      	ldrb	r3, [r3, #3]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d1ee      	bne.n	8001016 <HAL_GPIO_EXTI_Callback+0xae>
			SDR_CWPeak(fAudio, BSIZE);
 8001038:	f44f 7100 	mov.w	r1, #512	; 0x200
 800103c:	4818      	ldr	r0, [pc, #96]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x138>)
 800103e:	f000 fedd 	bl	8001dfc <SDR_CWPeak>
 8001042:	e7e8      	b.n	8001016 <HAL_GPIO_EXTI_Callback+0xae>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 8001044:	4916      	ldr	r1, [pc, #88]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x138>)
 8001046:	4815      	ldr	r0, [pc, #84]	; (800109c <HAL_GPIO_EXTI_Callback+0x134>)
 8001048:	f000 ffde 	bl	8002008 <SDR_demodSSB_CW_AGC>
 800104c:	e7e3      	b.n	8001016 <HAL_GPIO_EXTI_Callback+0xae>
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 800104e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001052:	480d      	ldr	r0, [pc, #52]	; (8001088 <HAL_GPIO_EXTI_Callback+0x120>)
 8001054:	f000 fe28 	bl	8001ca8 <SDR_mirror_LSB>
 8001058:	e7bf      	b.n	8000fda <HAL_GPIO_EXTI_Callback+0x72>
 800105a:	bf00      	nop
 800105c:	2000d000 	.word	0x2000d000
 8001060:	20009000 	.word	0x20009000
 8001064:	2000b000 	.word	0x2000b000
 8001068:	20007000 	.word	0x20007000
 800106c:	20006800 	.word	0x20006800
 8001070:	24000684 	.word	0x24000684
 8001074:	20006000 	.word	0x20006000
 8001078:	240088d8 	.word	0x240088d8
 800107c:	24001a98 	.word	0x24001a98
 8001080:	2400c3dc 	.word	0x2400c3dc
 8001084:	24000a98 	.word	0x24000a98
 8001088:	20002000 	.word	0x20002000
 800108c:	08012088 	.word	0x08012088
 8001090:	20000000 	.word	0x20000000
 8001094:	20004000 	.word	0x20004000
 8001098:	20001000 	.word	0x20001000
 800109c:	24002bac 	.word	0x24002bac
 80010a0:	2400c3e0 	.word	0x2400c3e0
 80010a4:	24004488 	.word	0x24004488
 80010a8:	24008e98 	.word	0x24008e98

080010ac <ADC_Stream0_Handler>:

//-----------------------------------------------------------------------------  
// This the handler of the highest priority task interrupts, those generated
// by DMA2 Stream when a new ADC buffer is just filled
void ADC_Stream0_Handler(uint8_t FullConversion)
{
 80010ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
}
#endif


// compute the new NCO buffer, with the CWpitch offset if receiving CW  
if(CurrentMode == CW)
 80010b0:	4b7c      	ldr	r3, [pc, #496]	; (80012a4 <ADC_Stream0_Handler+0x1f8>)
	pR =(uint16_t *) &aADCDualConvertedValues[BSIZE/2];
 80010b2:	4c7d      	ldr	r4, [pc, #500]	; (80012a8 <ADC_Stream0_Handler+0x1fc>)
if(CurrentMode == CW)
 80010b4:	781b      	ldrb	r3, [r3, #0]
	pR =(uint16_t *) &aADCDualConvertedValues[BSIZE/2];
 80010b6:	f504 6180 	add.w	r1, r4, #1024	; 0x400
 80010ba:	4a7c      	ldr	r2, [pc, #496]	; (80012ac <ADC_Stream0_Handler+0x200>)
 80010bc:	2800      	cmp	r0, #0
 80010be:	bf18      	it	ne
 80010c0:	460c      	movne	r4, r1
if(CurrentMode == CW)
 80010c2:	2b03      	cmp	r3, #3
 80010c4:	ed92 0a00 	vldr	s0, [r2]
{
 80010c8:	ed2d 8b10 	vpush	{d8-d15}
 80010cc:	b095      	sub	sp, #84	; 0x54
if(CurrentMode == CW)
 80010ce:	f000 837c 	beq.w	80017ca <ADC_Stream0_Handler+0x71e>
	SDR_ComputeLO(LOfreq-cwpitch);  // prepare next LO buffer
else
	SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 80010d2:	f000 fc03 	bl	80018dc <SDR_ComputeLO>
 80010d6:	f204 33fe 	addw	r3, r4, #1022	; 0x3fe
 80010da:	1ea2      	subs	r2, r4, #2

// compute the smoothed average value of the buffer, to be used as offset
// in the short words to floating point conversion routine  
sum = 0; k = BSIZE;
 80010dc:	ed9f 5a74 	vldr	s10, [pc, #464]	; 80012b0 <ADC_Stream0_Handler+0x204>
while(k)
{
	sum += pR[k-1];
 80010e0:	8819      	ldrh	r1, [r3, #0]
 80010e2:	3b08      	subs	r3, #8
 80010e4:	ee07 1a90 	vmov	s15, r1
	sum += pR[k-2];
 80010e8:	88d9      	ldrh	r1, [r3, #6]
 80010ea:	ee07 1a10 	vmov	s14, r1
	sum += pR[k-3];
 80010ee:	8899      	ldrh	r1, [r3, #4]
	sum += pR[k-1];
 80010f0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
	sum += pR[k-4];
 80010f4:	8858      	ldrh	r0, [r3, #2]
	sum += pR[k-3];
 80010f6:	ee07 1a90 	vmov	s15, r1
	sum += pR[k-2];
 80010fa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	sum += pR[k-4];
 80010fe:	ee06 0a90 	vmov	s13, r0
while(k)
 8001102:	429a      	cmp	r2, r3
	sum += pR[k-3];
 8001104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sum += pR[k-4];
 8001108:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800110c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001110:	ee77 7a86 	vadd.f32	s15, s15, s12
 8001114:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001118:	ee35 5a27 	vadd.f32	s10, s10, s15
while(k)
 800111c:	d1e0      	bne.n	80010e0 <ADC_Stream0_Handler+0x34>
	k-=4;
}

TestSampledValue=pR[BSIZE/2];
 800111e:	f8b4 2200 	ldrh.w	r2, [r4, #512]	; 0x200
 8001122:	2300      	movs	r3, #0

meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8001124:	ed9f 7a63 	vldr	s14, [pc, #396]	; 80012b4 <ADC_Stream0_Handler+0x208>

// downconvert to zero IF, by multiplication by the exp(-jwt) signal
// generated by the NCO, and at the same time convert to floating point  
SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8001128:	4620      	mov	r0, r4
TestSampledValue=pR[BSIZE/2];
 800112a:	ee07 2a90 	vmov	s15, r2
meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 800112e:	4e62      	ldr	r6, [pc, #392]	; (80012b8 <ADC_Stream0_Handler+0x20c>)
 8001130:	ee25 5a07 	vmul.f32	s10, s10, s14
TestSampledValue=pR[BSIZE/2];
 8001134:	4c61      	ldr	r4, [pc, #388]	; (80012bc <ADC_Stream0_Handler+0x210>)
 8001136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800113a:	4d61      	ldr	r5, [pc, #388]	; (80012c0 <ADC_Stream0_Handler+0x214>)
SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 800113c:	4a61      	ldr	r2, [pc, #388]	; (80012c4 <ADC_Stream0_Handler+0x218>)
 800113e:	eeb0 0a45 	vmov.f32	s0, s10
 8001142:	4961      	ldr	r1, [pc, #388]	; (80012c8 <ADC_Stream0_Handler+0x21c>)
meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8001144:	ed86 5a00 	vstr	s10, [r6]
TestSampledValue=pR[BSIZE/2];
 8001148:	edc4 7a00 	vstr	s15, [r4]
 800114c:	802b      	strh	r3, [r5, #0]
SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 800114e:	f000 fcb3 	bl	8001ab8 <SDR_downconvert_f32>
// A dividing by 16, order 4, CIC is used. Then a 4096-entry buffer is filled, and
// passed to the baseband interrupt routine, where it is additionally filtered with a
// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
//-------------------------------------------------------------------------

k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
 8001152:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001156:	f8df e1f8 	ldr.w	lr, [pc, #504]	; 8001350 <ADC_Stream0_Handler+0x2a4>
 800115a:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 8001354 <ADC_Stream0_Handler+0x2a8>
while(k--)
 800115e:	23ff      	movs	r3, #255	; 0xff
k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
 8001160:	8029      	strh	r1, [r5, #0]
	//        which being separated in even and odd samples in advance becomes
	// (1 + 6z^-1 + z^-2) for odd samples and (4 + 4z^-1) for even samples, which, when summed, give :
	// odd + 6odd_old + odd_old2 + 4even + 4even_old =	odd + 6odd_old + odd_old2 + 4(even + even_old)

	inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
	outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001162:	eeb1 5a08 	vmov.f32	s10, #24	; 0x40c00000  6.0
 8001166:	4959      	ldr	r1, [pc, #356]	; (80012cc <ADC_Stream0_Handler+0x220>)
 8001168:	eef1 5a00 	vmov.f32	s11, #16	; 0x40800000  4.0
 800116c:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 8001358 <ADC_Stream0_Handler+0x2ac>
 8001170:	ed91 4a00 	vldr	s8, [r1]
 8001174:	4956      	ldr	r1, [pc, #344]	; (80012d0 <ADC_Stream0_Handler+0x224>)
 8001176:	f8df c1e4 	ldr.w	ip, [pc, #484]	; 800135c <ADC_Stream0_Handler+0x2b0>
 800117a:	edd1 4a00 	vldr	s9, [r1]
 800117e:	4955      	ldr	r1, [pc, #340]	; (80012d4 <ADC_Stream0_Handler+0x228>)
 8001180:	ed9c fa00 	vldr	s30, [ip]
 8001184:	ed91 7a00 	vldr	s14, [r1]
 8001188:	4953      	ldr	r1, [pc, #332]	; (80012d8 <ADC_Stream0_Handler+0x22c>)
 800118a:	edde ea00 	vldr	s29, [lr]
 800118e:	ed91 2a00 	vldr	s4, [r1]
 8001192:	4952      	ldr	r1, [pc, #328]	; (80012dc <ADC_Stream0_Handler+0x230>)
 8001194:	edd8 9a00 	vldr	s19, [r8]
 8001198:	edd1 7a00 	vldr	s15, [r1]
 800119c:	4950      	ldr	r1, [pc, #320]	; (80012e0 <ADC_Stream0_Handler+0x234>)
 800119e:	edd9 fa00 	vldr	s31, [r9]
 80011a2:	edd1 2a00 	vldr	s5, [r1]
 80011a6:	494f      	ldr	r1, [pc, #316]	; (80012e4 <ADC_Stream0_Handler+0x238>)
 80011a8:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 8001360 <ADC_Stream0_Handler+0x2b4>
 80011ac:	ed91 1a00 	vldr	s2, [r1]
 80011b0:	494d      	ldr	r1, [pc, #308]	; (80012e8 <ADC_Stream0_Handler+0x23c>)
 80011b2:	4c4e      	ldr	r4, [pc, #312]	; (80012ec <ADC_Stream0_Handler+0x240>)
 80011b4:	edd1 1a00 	vldr	s3, [r1]
 80011b8:	494d      	ldr	r1, [pc, #308]	; (80012f0 <ADC_Stream0_Handler+0x244>)
 80011ba:	f8df b1a8 	ldr.w	fp, [pc, #424]	; 8001364 <ADC_Stream0_Handler+0x2b8>
 80011be:	ed91 6a00 	vldr	s12, [r1]
 80011c2:	494c      	ldr	r1, [pc, #304]	; (80012f4 <ADC_Stream0_Handler+0x248>)
 80011c4:	4a4c      	ldr	r2, [pc, #304]	; (80012f8 <ADC_Stream0_Handler+0x24c>)
 80011c6:	edd1 aa00 	vldr	s21, [r1]
 80011ca:	494c      	ldr	r1, [pc, #304]	; (80012fc <ADC_Stream0_Handler+0x250>)
 80011cc:	f502 6000 	add.w	r0, r2, #2048	; 0x800
 80011d0:	edd1 6a00 	vldr	s13, [r1]
 80011d4:	494a      	ldr	r1, [pc, #296]	; (8001300 <ADC_Stream0_Handler+0x254>)
 80011d6:	ed91 aa00 	vldr	s20, [r1]
 80011da:	494a      	ldr	r1, [pc, #296]	; (8001304 <ADC_Stream0_Handler+0x258>)
 80011dc:	edd1 ba00 	vldr	s23, [r1]
 80011e0:	4949      	ldr	r1, [pc, #292]	; (8001308 <ADC_Stream0_Handler+0x25c>)
 80011e2:	ed91 ba00 	vldr	s22, [r1]
 80011e6:	4949      	ldr	r1, [pc, #292]	; (800130c <ADC_Stream0_Handler+0x260>)
 80011e8:	ed91 3a00 	vldr	s6, [r1]
 80011ec:	4948      	ldr	r1, [pc, #288]	; (8001310 <ADC_Stream0_Handler+0x264>)
 80011ee:	edd1 ca00 	vldr	s25, [r1]
 80011f2:	4948      	ldr	r1, [pc, #288]	; (8001314 <ADC_Stream0_Handler+0x268>)
 80011f4:	edd1 3a00 	vldr	s7, [r1]
 80011f8:	4947      	ldr	r1, [pc, #284]	; (8001318 <ADC_Stream0_Handler+0x26c>)
 80011fa:	ed91 ca00 	vldr	s24, [r1]
 80011fe:	4947      	ldr	r1, [pc, #284]	; (800131c <ADC_Stream0_Handler+0x270>)
 8001200:	ed91 ea00 	vldr	s28, [r1]
 8001204:	4946      	ldr	r1, [pc, #280]	; (8001320 <ADC_Stream0_Handler+0x274>)
 8001206:	ed91 9a00 	vldr	s18, [r1]
 800120a:	4946      	ldr	r1, [pc, #280]	; (8001324 <ADC_Stream0_Handler+0x278>)
 800120c:	edd1 0a00 	vldr	s1, [r1]
 8001210:	4945      	ldr	r1, [pc, #276]	; (8001328 <ADC_Stream0_Handler+0x27c>)
 8001212:	edcd 0a05 	vstr	s1, [sp, #20]
 8001216:	edd1 0a00 	vldr	s1, [r1]
 800121a:	4944      	ldr	r1, [pc, #272]	; (800132c <ADC_Stream0_Handler+0x280>)
 800121c:	edcd 0a07 	vstr	s1, [sp, #28]
 8001220:	edd1 0a00 	vldr	s1, [r1]
 8001224:	4942      	ldr	r1, [pc, #264]	; (8001330 <ADC_Stream0_Handler+0x284>)
 8001226:	edcd 0a04 	vstr	s1, [sp, #16]
 800122a:	edd1 0a00 	vldr	s1, [r1]
 800122e:	4941      	ldr	r1, [pc, #260]	; (8001334 <ADC_Stream0_Handler+0x288>)
 8001230:	edcd 0a02 	vstr	s1, [sp, #8]
 8001234:	edd1 0a00 	vldr	s1, [r1]
 8001238:	493f      	ldr	r1, [pc, #252]	; (8001338 <ADC_Stream0_Handler+0x28c>)
 800123a:	edcd 0a06 	vstr	s1, [sp, #24]
 800123e:	edd1 0a00 	vldr	s1, [r1]
 8001242:	493e      	ldr	r1, [pc, #248]	; (800133c <ADC_Stream0_Handler+0x290>)
 8001244:	edcd 0a03 	vstr	s1, [sp, #12]
 8001248:	edd1 0a00 	vldr	s1, [r1]
 800124c:	493c      	ldr	r1, [pc, #240]	; (8001340 <ADC_Stream0_Handler+0x294>)
 800124e:	edcd 0a0d 	vstr	s1, [sp, #52]	; 0x34
 8001252:	edda 0a00 	vldr	s1, [sl]
 8001256:	edcd 0a0f 	vstr	s1, [sp, #60]	; 0x3c
 800125a:	edd4 0a00 	vldr	s1, [r4]
 800125e:	4c39      	ldr	r4, [pc, #228]	; (8001344 <ADC_Stream0_Handler+0x298>)
 8001260:	edcd 0a0c 	vstr	s1, [sp, #48]	; 0x30
 8001264:	edd4 0a00 	vldr	s1, [r4]
 8001268:	4c37      	ldr	r4, [pc, #220]	; (8001348 <ADC_Stream0_Handler+0x29c>)
 800126a:	edcd 0a08 	vstr	s1, [sp, #32]
 800126e:	edd4 0a00 	vldr	s1, [r4]
 8001272:	4c36      	ldr	r4, [pc, #216]	; (800134c <ADC_Stream0_Handler+0x2a0>)
 8001274:	edcd 0a0e 	vstr	s1, [sp, #56]	; 0x38
 8001278:	edd4 0a00 	vldr	s1, [r4]
 800127c:	f9bb 4000 	ldrsh.w	r4, [fp]
 8001280:	edcd 0a09 	vstr	s1, [sp, #36]	; 0x24
 8001284:	eef0 0a64 	vmov.f32	s1, s9
 8001288:	4626      	mov	r6, r4
 800128a:	eef0 4a61 	vmov.f32	s9, s3
 800128e:	460c      	mov	r4, r1
 8001290:	eef0 1a4f 	vmov.f32	s3, s30
 8001294:	eeb0 fa4c 	vmov.f32	s30, s24
 8001298:	eeb0 ca6d 	vmov.f32	s24, s27
 800129c:	eef0 da4d 	vmov.f32	s27, s26
while(k--)
 80012a0:	e160      	b.n	8001564 <ADC_Stream0_Handler+0x4b8>
 80012a2:	bf00      	nop
 80012a4:	2400c3dc 	.word	0x2400c3dc
 80012a8:	2400cbe0 	.word	0x2400cbe0
 80012ac:	24009ea8 	.word	0x24009ea8
 80012b0:	00000000 	.word	0x00000000
 80012b4:	3b000000 	.word	0x3b000000
 80012b8:	2400c3c0 	.word	0x2400c3c0
 80012bc:	2400c3d8 	.word	0x2400c3d8
 80012c0:	24000610 	.word	0x24000610
 80012c4:	2400805c 	.word	0x2400805c
 80012c8:	2400784c 	.word	0x2400784c
 80012cc:	24000584 	.word	0x24000584
 80012d0:	24000580 	.word	0x24000580
 80012d4:	240005bc 	.word	0x240005bc
 80012d8:	240005b8 	.word	0x240005b8
 80012dc:	240005b4 	.word	0x240005b4
 80012e0:	240005b0 	.word	0x240005b0
 80012e4:	2400058c 	.word	0x2400058c
 80012e8:	24000588 	.word	0x24000588
 80012ec:	2400060c 	.word	0x2400060c
 80012f0:	240005cc 	.word	0x240005cc
 80012f4:	240005c8 	.word	0x240005c8
 80012f8:	24007854 	.word	0x24007854
 80012fc:	240005c4 	.word	0x240005c4
 8001300:	240005c0 	.word	0x240005c0
 8001304:	24000594 	.word	0x24000594
 8001308:	24000590 	.word	0x24000590
 800130c:	240005dc 	.word	0x240005dc
 8001310:	240005d8 	.word	0x240005d8
 8001314:	240005d4 	.word	0x240005d4
 8001318:	240005d0 	.word	0x240005d0
 800131c:	24000598 	.word	0x24000598
 8001320:	240005e4 	.word	0x240005e4
 8001324:	240005a4 	.word	0x240005a4
 8001328:	240005a0 	.word	0x240005a0
 800132c:	240005fc 	.word	0x240005fc
 8001330:	240005f8 	.word	0x240005f8
 8001334:	240005f4 	.word	0x240005f4
 8001338:	240005f0 	.word	0x240005f0
 800133c:	240005ac 	.word	0x240005ac
 8001340:	24008064 	.word	0x24008064
 8001344:	24000608 	.word	0x24000608
 8001348:	24000604 	.word	0x24000604
 800134c:	24000600 	.word	0x24000600
 8001350:	2400059c 	.word	0x2400059c
 8001354:	240005ec 	.word	0x240005ec
 8001358:	240005e8 	.word	0x240005e8
 800135c:	240005e0 	.word	0x240005e0
 8001360:	240005a8 	.word	0x240005a8
 8001364:	2400057c 	.word	0x2400057c
	// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
	// produced using 4 input samples, totalling a decimation by 2
	// now compute the couple of elements for the next step

	inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
	outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001368:	eeaa 6a85 	vfma.f32	s12, s21, s10

	inE2Rold = inER;                           inE2Iold = inEI;
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

	if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 800136c:	0799      	lsls	r1, r3, #30
	outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 800136e:	eeea 6a05 	vfma.f32	s13, s20, s10
 8001372:	ee3d 4aa4 	vadd.f32	s8, s27, s9
 8001376:	ee31 1a0c 	vadd.f32	s2, s2, s24
 800137a:	eea1 6a25 	vfma.f32	s12, s2, s11
 800137e:	eee4 6a25 	vfma.f32	s13, s8, s11
 8001382:	ee76 4a07 	vadd.f32	s9, s12, s14
 8001386:	ee36 4aa7 	vadd.f32	s8, s13, s15
	if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 800138a:	f100 810d 	bmi.w	80015a8 <ADC_Stream0_Handler+0x4fc>
	// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
	// and the odd element in outR, outI
	// now compute the couple of elements for the next step

	inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
	outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 800138e:	eeac 3a85 	vfma.f32	s6, s25, s10
 8001392:	eddd 6a00 	vldr	s13, [sp]
 8001396:	eeef 3a05 	vfma.f32	s7, s30, s10
 800139a:	ed9d 6a01 	vldr	s12, [sp, #4]
 800139e:	ee76 baab 	vadd.f32	s23, s13, s23

	inE3Rold  = inER;                          inE3Iold  = inEI;
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

	if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80013a2:	075f      	lsls	r7, r3, #29
	outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80013a4:	ee36 ba0b 	vadd.f32	s22, s12, s22
 80013a8:	eeab 3aa5 	vfma.f32	s6, s23, s11
 80013ac:	eeeb 3a25 	vfma.f32	s7, s22, s11
 80013b0:	ee33 1a24 	vadd.f32	s2, s6, s9
 80013b4:	ee73 0a84 	vadd.f32	s1, s7, s8
	if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80013b8:	f100 8196 	bmi.w	80016e8 <ADC_Stream0_Handler+0x63c>
	// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
	// produced using 4 input samples, totalling a decimation by 8
	// now compute the couple of elements for the next step

	inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
	outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80013bc:	eeef 9a85 	vfma.f32	s19, s31, s10
 80013c0:	eddd 3a0b 	vldr	s7, [sp, #44]	; 0x2c
 80013c4:	eea1 9a85 	vfma.f32	s18, s3, s10
 80013c8:	ed9d 3a0a 	vldr	s6, [sp, #40]	; 0x28
 80013cc:	ee7e eaa3 	vadd.f32	s29, s29, s7

	inE4Rold = inER;                           inE4Iold = inEI;
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

	if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80013d0:	0719      	lsls	r1, r3, #28
	outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80013d2:	ee3e ea03 	vadd.f32	s28, s28, s6
 80013d6:	eeee 9aa5 	vfma.f32	s19, s29, s11
 80013da:	eeae 9a25 	vfma.f32	s18, s28, s11
 80013de:	ee39 ba81 	vadd.f32	s22, s19, s2
 80013e2:	ee79 ba20 	vadd.f32	s23, s18, s1
	if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80013e6:	f100 819c 	bmi.w	8001722 <ADC_Stream0_Handler+0x676>
	// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
	// and the odd element in outR, outI
	// now compute the couple of elements for the next step

	inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
	outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80013ea:	ed9d ea04 	vldr	s28, [sp, #16]

	inE5Rold  = inER;                          inE5Iold  = inEI;
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;

	if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80013ee:	f013 0110 	ands.w	r1, r3, #16
	outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80013f2:	ed9d 9a02 	vldr	s18, [sp, #8]
 80013f6:	eddd ea06 	vldr	s29, [sp, #24]
 80013fa:	eddd 9a03 	vldr	s19, [sp, #12]
 80013fe:	eea9 ea05 	vfma.f32	s28, s18, s10
 8001402:	ed9d 3a05 	vldr	s6, [sp, #20]
 8001406:	eddd 3a11 	vldr	s7, [sp, #68]	; 0x44
 800140a:	eee9 ea85 	vfma.f32	s29, s19, s10
 800140e:	eddd 6a07 	vldr	s13, [sp, #28]
 8001412:	ee33 6a83 	vadd.f32	s12, s7, s6
 8001416:	ed9d 3a10 	vldr	s6, [sp, #64]	; 0x40
	if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 800141a:	9105      	str	r1, [sp, #20]
	outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 800141c:	ee73 6a26 	vadd.f32	s13, s6, s13
 8001420:	eea6 ea25 	vfma.f32	s28, s12, s11
 8001424:	eee6 eaa5 	vfma.f32	s29, s13, s11
 8001428:	ee3e ea0b 	vadd.f32	s28, s28, s22
 800142c:	ee7e eaab 	vadd.f32	s29, s29, s23
	if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001430:	f040 81a0 	bne.w	8001774 <ADC_Stream0_Handler+0x6c8>
	// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
	// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
	// a decimation by 16. Now compute the couple of elements for the next step

	inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001434:	ed9d 6a08 	vldr	s12, [sp, #32]
	// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
	// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

	// create a block of BSIZE*4 entries, which will be then decimated by 4

	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001438:	00b1      	lsls	r1, r6, #2
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800143a:	eddd 6a0c 	vldr	s13, [sp, #48]	; 0x30
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800143e:	3601      	adds	r6, #1
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001440:	eddd 3a09 	vldr	s7, [sp, #36]	; 0x24
 8001444:	eee6 6a05 	vfma.f32	s13, s12, s10
 8001448:	ed9d 6a0e 	vldr	s12, [sp, #56]	; 0x38
 800144c:	ed9d 3a12 	vldr	s6, [sp, #72]	; 0x48
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001450:	b236      	sxth	r6, r6
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001452:	eea3 6a85 	vfma.f32	s12, s7, s10
 8001456:	eddd 3a0d 	vldr	s7, [sp, #52]	; 0x34
 800145a:	ed9d 9a0f 	vldr	s18, [sp, #60]	; 0x3c
	//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

	if(idx < BSIZE*4)
 800145e:	f5b6 6f00 	cmp.w	r6, #2048	; 0x800
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001462:	ee73 3a23 	vadd.f32	s7, s6, s7
 8001466:	ed9d 3a13 	vldr	s6, [sp, #76]	; 0x4c
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800146a:	4fdc      	ldr	r7, [pc, #880]	; (80017dc <ADC_Stream0_Handler+0x730>)
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800146c:	ee33 3a09 	vadd.f32	s6, s6, s18
 8001470:	eee3 6aa5 	vfma.f32	s13, s7, s11
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001474:	440f      	add	r7, r1
 8001476:	eddf 3ada 	vldr	s7, [pc, #872]	; 80017e0 <ADC_Stream0_Handler+0x734>
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800147a:	eea3 6a25 	vfma.f32	s12, s6, s11
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800147e:	9704      	str	r7, [sp, #16]
 8001480:	4fd8      	ldr	r7, [pc, #864]	; (80017e4 <ADC_Stream0_Handler+0x738>)
 8001482:	4439      	add	r1, r7
 8001484:	9f04      	ldr	r7, [sp, #16]
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001486:	ee76 6a8e 	vadd.f32	s13, s13, s28
 800148a:	ee36 6a2e 	vadd.f32	s12, s12, s29
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800148e:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8001492:	ee26 6a23 	vmul.f32	s12, s12, s7
 8001496:	edc7 6a00 	vstr	s13, [r7]
 800149a:	ed81 6a00 	vstr	s12, [r1]
	if(idx < BSIZE*4)
 800149e:	f2c0 81e3 	blt.w	8001868 <ADC_Stream0_Handler+0x7bc>

#endif

		// generate now an interrupt to signal the base band processing routine that it has a new buffer

		EXTI->SWIER1 |= GPIO_PIN_14;
 80014a2:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 80014a6:	eddd 6a09 	vldr	s13, [sp, #36]	; 0x24
 80014aa:	ed9d 9a02 	vldr	s18, [sp, #8]
 80014ae:	eef0 3a4f 	vmov.f32	s7, s30
 80014b2:	68b9      	ldr	r1, [r7, #8]
 80014b4:	eeb0 3a6c 	vmov.f32	s6, s25
 80014b8:	ed9d 6a08 	vldr	s12, [sp, #32]
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80014bc:	eeb0 fa44 	vmov.f32	s30, s8
		EXTI->SWIER1 |= GPIO_PIN_14;
 80014c0:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 80014c4:	eef0 6a4a 	vmov.f32	s13, s20
 80014c8:	edcd 9a06 	vstr	s19, [sp, #24]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80014cc:	eeb0 aa67 	vmov.f32	s20, s15
		EXTI->SWIER1 |= GPIO_PIN_14;
 80014d0:	ed8d 9a04 	vstr	s18, [sp, #16]
 80014d4:	eef0 9a6f 	vmov.f32	s19, s31
 80014d8:	eeb0 9a61 	vmov.f32	s18, s3
 80014dc:	ed8d 6a0c 	vstr	s12, [sp, #48]	; 0x30
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80014e0:	eef0 1a60 	vmov.f32	s3, s1
		EXTI->SWIER1 |= GPIO_PIN_14;
 80014e4:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80014e8:	eef0 fa41 	vmov.f32	s31, s2
	inE6Rold = inER;                           inE6Iold = inEI;
 80014ec:	ed9d 4a13 	vldr	s8, [sp, #76]	; 0x4c
		EXTI->SWIER1 |= GPIO_PIN_14;
 80014f0:	eeb0 6a6a 	vmov.f32	s12, s21
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80014f4:	edcd ea09 	vstr	s29, [sp, #36]	; 0x24
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80014f8:	eef0 ca64 	vmov.f32	s25, s9
	inE6Rold = inER;                           inE6Iold = inEI;
 80014fc:	eddd 4a12 	vldr	s9, [sp, #72]	; 0x48
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001500:	eef0 aa47 	vmov.f32	s21, s14
	inE5Rold  = inER;                          inE5Iold  = inEI;
 8001504:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001508:	ed8d ea08 	vstr	s28, [sp, #32]
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800150c:	edcd ba03 	vstr	s23, [sp, #12]
 8001510:	ed8d ba02 	vstr	s22, [sp, #8]
	idx = 0;
 8001514:	9e05      	ldr	r6, [sp, #20]
		EXTI->SWIER1 |= GPIO_PIN_14;
 8001516:	60b9      	str	r1, [r7, #8]
	inE6Rold = inER;                           inE6Iold = inEI;
 8001518:	ed8d 4a0f 	vstr	s8, [sp, #60]	; 0x3c
 800151c:	edcd 4a0d 	vstr	s9, [sp, #52]	; 0x34
	inE5Rold  = inER;                          inE5Iold  = inEI;
 8001520:	ed8d 7a07 	vstr	s14, [sp, #28]
	inE2Rold = inER;                           inE2Iold = inEI;
 8001524:	eef0 4a6d 	vmov.f32	s9, s27
	inE5Rold  = inER;                          inE5Iold  = inEI;
 8001528:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
	inE2Rold = inER;                           inE2Iold = inEI;
 800152c:	eeb0 1a4c 	vmov.f32	s2, s24
	inE3Rold  = inER;                          inE3Iold  = inEI;
 8001530:	ed9d ba01 	vldr	s22, [sp, #4]
 8001534:	eddd ba00 	vldr	s23, [sp]
	inE4Rold = inER;                           inE4Iold = inEI;
 8001538:	ed9d ea0a 	vldr	s28, [sp, #40]	; 0x28
 800153c:	eddd ea0b 	vldr	s29, [sp, #44]	; 0x2c
	inE5Rold  = inER;                          inE5Iold  = inEI;
 8001540:	edcd 7a05 	vstr	s15, [sp, #20]
 8001544:	3b01      	subs	r3, #1
	inE1Rold = inER;                           inE1Iold = inEI;
 8001546:	eef0 7a62 	vmov.f32	s15, s5
 800154a:	eeb0 7a42 	vmov.f32	s14, s4
 800154e:	3208      	adds	r2, #8
 8001550:	eef0 0a4d 	vmov.f32	s1, s26
 8001554:	b29b      	uxth	r3, r3
	inO1Rold2 = inO1Rold; inO1Rold = inOR;     inO1Iold2 = inO1Iold; inO1Iold = inOI;
 8001556:	eef0 2a68 	vmov.f32	s5, s17
 800155a:	3408      	adds	r4, #8
	inE1Rold = inER;                           inE1Iold = inEI;
 800155c:	eeb0 4a48 	vmov.f32	s8, s16
	inO1Rold2 = inO1Rold; inO1Rold = inOR;     inO1Iold2 = inO1Iold; inO1Iold = inOI;
 8001560:	eeb0 2a40 	vmov.f32	s4, s0
while(k--)
 8001564:	4290      	cmp	r0, r2
 8001566:	d030      	beq.n	80015ca <ADC_Stream0_Handler+0x51e>
	outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001568:	eea2 7a05 	vfma.f32	s14, s4, s10
	inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 800156c:	ed12 0a01 	vldr	s0, [r2, #-4]
	outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001570:	eee2 7a85 	vfma.f32	s15, s5, s10
	inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 8001574:	ed12 8a02 	vldr	s16, [r2, #-8]
 8001578:	ed54 8a01 	vldr	s17, [r4, #-4]
	if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 800157c:	07df      	lsls	r7, r3, #31
	inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 800157e:	ed14 da02 	vldr	s26, [r4, #-8]
	outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001582:	ee34 4a08 	vadd.f32	s8, s8, s16
 8001586:	ee70 0a8d 	vadd.f32	s1, s1, s26
 800158a:	ee37 7a00 	vadd.f32	s14, s14, s0
 800158e:	ee77 7aa8 	vadd.f32	s15, s15, s17
 8001592:	eea4 7a25 	vfma.f32	s14, s8, s11
 8001596:	eee0 7aa5 	vfma.f32	s15, s1, s11
	if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 800159a:	f57f aee5 	bpl.w	8001368 <ADC_Stream0_Handler+0x2bc>
		tmp1R = outR; tmp1I = outI;  // save the even element produced
 800159e:	eef0 da67 	vmov.f32	s27, s15
 80015a2:	eeb0 ca47 	vmov.f32	s24, s14
 80015a6:	e7cd      	b.n	8001544 <ADC_Stream0_Handler+0x498>
 80015a8:	eef0 6a4a 	vmov.f32	s13, s20
		tmp2R = outR; tmp2I = outI;  // save the even element produced
 80015ac:	edcd 4a00 	vstr	s9, [sp]
 80015b0:	eeb0 6a6a 	vmov.f32	s12, s21
 80015b4:	ed8d 4a01 	vstr	s8, [sp, #4]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80015b8:	eeb0 aa67 	vmov.f32	s20, s15
 80015bc:	eef0 aa47 	vmov.f32	s21, s14
	inE2Rold = inER;                           inE2Iold = inEI;
 80015c0:	eef0 4a6d 	vmov.f32	s9, s27
 80015c4:	eeb0 1a4c 	vmov.f32	s2, s24
 80015c8:	e7bc      	b.n	8001544 <ADC_Stream0_Handler+0x498>
 80015ca:	4a87      	ldr	r2, [pc, #540]	; (80017e8 <ADC_Stream0_Handler+0x73c>)
 80015cc:	eeb0 ca4f 	vmov.f32	s24, s30
 80015d0:	eeb0 fa61 	vmov.f32	s30, s3
 80015d4:	edc9 fa00 	vstr	s31, [r9]
 80015d8:	ed82 9a00 	vstr	s18, [r2]
 80015dc:	eef0 1a64 	vmov.f32	s3, s9
 80015e0:	4a82      	ldr	r2, [pc, #520]	; (80017ec <ADC_Stream0_Handler+0x740>)
 80015e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015e6:	edc8 9a00 	vstr	s19, [r8]
 80015ea:	ed82 ea00 	vstr	s28, [r2]
 80015ee:	4a80      	ldr	r2, [pc, #512]	; (80017f0 <ADC_Stream0_Handler+0x744>)
 80015f0:	edce ea00 	vstr	s29, [lr]
 80015f4:	ed82 2a00 	vstr	s4, [r2]
 80015f8:	4a7e      	ldr	r2, [pc, #504]	; (80017f4 <ADC_Stream0_Handler+0x748>)
 80015fa:	ed8c fa00 	vstr	s30, [ip]
 80015fe:	ed82 7a00 	vstr	s14, [r2]
 8001602:	4a7d      	ldr	r2, [pc, #500]	; (80017f8 <ADC_Stream0_Handler+0x74c>)
 8001604:	ed82 4a00 	vstr	s8, [r2]
 8001608:	4a7c      	ldr	r2, [pc, #496]	; (80017fc <ADC_Stream0_Handler+0x750>)
 800160a:	edc2 2a00 	vstr	s5, [r2]
 800160e:	4a7c      	ldr	r2, [pc, #496]	; (8001800 <ADC_Stream0_Handler+0x754>)
 8001610:	edc2 7a00 	vstr	s15, [r2]
 8001614:	4a7b      	ldr	r2, [pc, #492]	; (8001804 <ADC_Stream0_Handler+0x758>)
 8001616:	eddd 7a02 	vldr	s15, [sp, #8]
 800161a:	edc2 0a00 	vstr	s1, [r2]
 800161e:	4a7a      	ldr	r2, [pc, #488]	; (8001808 <ADC_Stream0_Handler+0x75c>)
 8001620:	edc2 aa00 	vstr	s21, [r2]
 8001624:	4a79      	ldr	r2, [pc, #484]	; (800180c <ADC_Stream0_Handler+0x760>)
 8001626:	ed82 6a00 	vstr	s12, [r2]
 800162a:	4a79      	ldr	r2, [pc, #484]	; (8001810 <ADC_Stream0_Handler+0x764>)
 800162c:	ed82 1a00 	vstr	s2, [r2]
 8001630:	4a78      	ldr	r2, [pc, #480]	; (8001814 <ADC_Stream0_Handler+0x768>)
 8001632:	ed82 aa00 	vstr	s20, [r2]
 8001636:	4a78      	ldr	r2, [pc, #480]	; (8001818 <ADC_Stream0_Handler+0x76c>)
 8001638:	edc2 6a00 	vstr	s13, [r2]
 800163c:	4a77      	ldr	r2, [pc, #476]	; (800181c <ADC_Stream0_Handler+0x770>)
 800163e:	edc2 1a00 	vstr	s3, [r2]
 8001642:	4a77      	ldr	r2, [pc, #476]	; (8001820 <ADC_Stream0_Handler+0x774>)
 8001644:	edc2 ca00 	vstr	s25, [r2]
 8001648:	4a76      	ldr	r2, [pc, #472]	; (8001824 <ADC_Stream0_Handler+0x778>)
 800164a:	ed82 3a00 	vstr	s6, [r2]
 800164e:	4a76      	ldr	r2, [pc, #472]	; (8001828 <ADC_Stream0_Handler+0x77c>)
 8001650:	edc2 ba00 	vstr	s23, [r2]
 8001654:	4a75      	ldr	r2, [pc, #468]	; (800182c <ADC_Stream0_Handler+0x780>)
 8001656:	ed82 ca00 	vstr	s24, [r2]
 800165a:	4a75      	ldr	r2, [pc, #468]	; (8001830 <ADC_Stream0_Handler+0x784>)
 800165c:	edc2 3a00 	vstr	s7, [r2]
 8001660:	4a74      	ldr	r2, [pc, #464]	; (8001834 <ADC_Stream0_Handler+0x788>)
 8001662:	ed82 ba00 	vstr	s22, [r2]
 8001666:	4a74      	ldr	r2, [pc, #464]	; (8001838 <ADC_Stream0_Handler+0x78c>)
 8001668:	edc2 7a00 	vstr	s15, [r2]
 800166c:	eddd 7a04 	vldr	s15, [sp, #16]
 8001670:	4a72      	ldr	r2, [pc, #456]	; (800183c <ADC_Stream0_Handler+0x790>)
 8001672:	edc2 7a00 	vstr	s15, [r2]
 8001676:	eddd 7a05 	vldr	s15, [sp, #20]
 800167a:	4a71      	ldr	r2, [pc, #452]	; (8001840 <ADC_Stream0_Handler+0x794>)
 800167c:	edc2 7a00 	vstr	s15, [r2]
 8001680:	eddd 7a03 	vldr	s15, [sp, #12]
 8001684:	4a6f      	ldr	r2, [pc, #444]	; (8001844 <ADC_Stream0_Handler+0x798>)
 8001686:	edc2 7a00 	vstr	s15, [r2]
 800168a:	eddd 7a06 	vldr	s15, [sp, #24]
 800168e:	4a6e      	ldr	r2, [pc, #440]	; (8001848 <ADC_Stream0_Handler+0x79c>)
 8001690:	802b      	strh	r3, [r5, #0]
 8001692:	edc2 7a00 	vstr	s15, [r2]
 8001696:	eddd 7a07 	vldr	s15, [sp, #28]
 800169a:	4a6c      	ldr	r2, [pc, #432]	; (800184c <ADC_Stream0_Handler+0x7a0>)
 800169c:	4b6c      	ldr	r3, [pc, #432]	; (8001850 <ADC_Stream0_Handler+0x7a4>)
 800169e:	edc2 7a00 	vstr	s15, [r2]
 80016a2:	eddd 7a08 	vldr	s15, [sp, #32]
 80016a6:	4a6b      	ldr	r2, [pc, #428]	; (8001854 <ADC_Stream0_Handler+0x7a8>)
 80016a8:	f8ab 6000 	strh.w	r6, [fp]
 80016ac:	edc2 7a00 	vstr	s15, [r2]
 80016b0:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 80016b4:	edc3 7a00 	vstr	s15, [r3]
 80016b8:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 80016bc:	4b66      	ldr	r3, [pc, #408]	; (8001858 <ADC_Stream0_Handler+0x7ac>)
 80016be:	edc3 7a00 	vstr	s15, [r3]
 80016c2:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80016c6:	4b65      	ldr	r3, [pc, #404]	; (800185c <ADC_Stream0_Handler+0x7b0>)
 80016c8:	edc3 7a00 	vstr	s15, [r3]
 80016cc:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 80016d0:	4b63      	ldr	r3, [pc, #396]	; (8001860 <ADC_Stream0_Handler+0x7b4>)
 80016d2:	edc3 7a00 	vstr	s15, [r3]
 80016d6:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 80016da:	edca 7a00 	vstr	s15, [sl]
	}

	// LED_YELLOW_OFF;

}
 80016de:	b015      	add	sp, #84	; 0x54
 80016e0:	ecbd 8b10 	vpop	{d8-d15}
 80016e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016e8:	eeb0 ba46 	vmov.f32	s22, s12
		tmp3R = outR; tmp3I = outI;  // save the even element produced
 80016ec:	ed8d 1a0b 	vstr	s2, [sp, #44]	; 0x2c
 80016f0:	eef0 ba66 	vmov.f32	s23, s13
 80016f4:	edcd 0a0a 	vstr	s1, [sp, #40]	; 0x28
 80016f8:	eef0 3a4f 	vmov.f32	s7, s30
 80016fc:	eeb0 3a6c 	vmov.f32	s6, s25
 8001700:	eef0 6a4a 	vmov.f32	s13, s20
 8001704:	eeb0 6a6a 	vmov.f32	s12, s21
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001708:	eef0 ca64 	vmov.f32	s25, s9
 800170c:	eeb0 fa44 	vmov.f32	s30, s8
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001710:	eeb0 aa67 	vmov.f32	s20, s15
 8001714:	eef0 aa47 	vmov.f32	s21, s14
	inE2Rold = inER;                           inE2Iold = inEI;
 8001718:	eef0 4a6d 	vmov.f32	s9, s27
 800171c:	eeb0 1a4c 	vmov.f32	s2, s24
 8001720:	e710      	b.n	8001544 <ADC_Stream0_Handler+0x498>
 8001722:	eeb0 ea43 	vmov.f32	s28, s6
		tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001726:	edcd ba10 	vstr	s23, [sp, #64]	; 0x40
 800172a:	eef0 ea63 	vmov.f32	s29, s7
 800172e:	ed8d ba11 	vstr	s22, [sp, #68]	; 0x44
 8001732:	eef0 3a4f 	vmov.f32	s7, s30
	inE3Rold  = inER;                          inE3Iold  = inEI;
 8001736:	ed9d ba01 	vldr	s22, [sp, #4]
 800173a:	eeb0 3a6c 	vmov.f32	s6, s25
 800173e:	eddd ba00 	vldr	s23, [sp]
 8001742:	eef0 6a4a 	vmov.f32	s13, s20
 8001746:	eeb0 6a6a 	vmov.f32	s12, s21
 800174a:	eeb0 9a61 	vmov.f32	s18, s3
 800174e:	eef0 9a6f 	vmov.f32	s19, s31
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001752:	eef0 ca64 	vmov.f32	s25, s9
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001756:	eef0 fa41 	vmov.f32	s31, s2
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800175a:	eeb0 fa44 	vmov.f32	s30, s8
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800175e:	eeb0 aa67 	vmov.f32	s20, s15
 8001762:	eef0 aa47 	vmov.f32	s21, s14
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001766:	eef0 1a60 	vmov.f32	s3, s1
	inE2Rold = inER;                           inE2Iold = inEI;
 800176a:	eef0 4a6d 	vmov.f32	s9, s27
 800176e:	eeb0 1a4c 	vmov.f32	s2, s24
 8001772:	e6e7      	b.n	8001544 <ADC_Stream0_Handler+0x498>
 8001774:	eddd 6a02 	vldr	s13, [sp, #8]
 8001778:	eef0 3a4f 	vmov.f32	s7, s30
 800177c:	edcd 9a06 	vstr	s19, [sp, #24]
 8001780:	eeb0 3a6c 	vmov.f32	s6, s25
 8001784:	edcd 6a04 	vstr	s13, [sp, #16]
 8001788:	eeb0 6a6a 	vmov.f32	s12, s21
 800178c:	eef0 6a4a 	vmov.f32	s13, s20
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001790:	edcd ba03 	vstr	s23, [sp, #12]
 8001794:	eeb0 9a61 	vmov.f32	s18, s3
 8001798:	ed8d ba02 	vstr	s22, [sp, #8]
 800179c:	eef0 9a6f 	vmov.f32	s19, s31
		tmp5R = outR; tmp5I = outI;  // save the even element produced
 80017a0:	edcd ea13 	vstr	s29, [sp, #76]	; 0x4c
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017a4:	eeb0 fa44 	vmov.f32	s30, s8
		tmp5R = outR; tmp5I = outI;  // save the even element produced
 80017a8:	ed8d ea12 	vstr	s28, [sp, #72]	; 0x48
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017ac:	eef0 ca64 	vmov.f32	s25, s9
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80017b0:	eeb0 aa67 	vmov.f32	s20, s15
 80017b4:	eef0 aa47 	vmov.f32	s21, s14
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80017b8:	eef0 1a60 	vmov.f32	s3, s1
 80017bc:	eef0 fa41 	vmov.f32	s31, s2
	inE5Rold  = inER;                          inE5Iold  = inEI;
 80017c0:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 80017c4:	edcd 7a07 	vstr	s15, [sp, #28]
 80017c8:	e6ac      	b.n	8001524 <ADC_Stream0_Handler+0x478>
	SDR_ComputeLO(LOfreq-cwpitch);  // prepare next LO buffer
 80017ca:	4b26      	ldr	r3, [pc, #152]	; (8001864 <ADC_Stream0_Handler+0x7b8>)
 80017cc:	edd3 7a00 	vldr	s15, [r3]
 80017d0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80017d4:	f000 f882 	bl	80018dc <SDR_ComputeLO>
 80017d8:	e47d      	b.n	80010d6 <ADC_Stream0_Handler+0x2a>
 80017da:	bf00      	nop
 80017dc:	2000d000 	.word	0x2000d000
 80017e0:	34000000 	.word	0x34000000
 80017e4:	2000b000 	.word	0x2000b000
 80017e8:	240005e4 	.word	0x240005e4
 80017ec:	24000598 	.word	0x24000598
 80017f0:	240005b8 	.word	0x240005b8
 80017f4:	240005bc 	.word	0x240005bc
 80017f8:	24000584 	.word	0x24000584
 80017fc:	240005b0 	.word	0x240005b0
 8001800:	240005b4 	.word	0x240005b4
 8001804:	24000580 	.word	0x24000580
 8001808:	240005c8 	.word	0x240005c8
 800180c:	240005cc 	.word	0x240005cc
 8001810:	2400058c 	.word	0x2400058c
 8001814:	240005c0 	.word	0x240005c0
 8001818:	240005c4 	.word	0x240005c4
 800181c:	24000588 	.word	0x24000588
 8001820:	240005d8 	.word	0x240005d8
 8001824:	240005dc 	.word	0x240005dc
 8001828:	24000594 	.word	0x24000594
 800182c:	240005d0 	.word	0x240005d0
 8001830:	240005d4 	.word	0x240005d4
 8001834:	24000590 	.word	0x24000590
 8001838:	240005f8 	.word	0x240005f8
 800183c:	240005fc 	.word	0x240005fc
 8001840:	240005a4 	.word	0x240005a4
 8001844:	240005f0 	.word	0x240005f0
 8001848:	240005f4 	.word	0x240005f4
 800184c:	240005a0 	.word	0x240005a0
 8001850:	2400060c 	.word	0x2400060c
 8001854:	24000608 	.word	0x24000608
 8001858:	240005ac 	.word	0x240005ac
 800185c:	24000600 	.word	0x24000600
 8001860:	24000604 	.word	0x24000604
 8001864:	24009ea0 	.word	0x24009ea0
 8001868:	eddd 6a09 	vldr	s13, [sp, #36]	; 0x24
 800186c:	eef0 3a4f 	vmov.f32	s7, s30
 8001870:	eeb0 3a6c 	vmov.f32	s6, s25
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001874:	edcd ea09 	vstr	s29, [sp, #36]	; 0x24
 8001878:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 800187c:	eeb0 6a6a 	vmov.f32	s12, s21
 8001880:	eddd 6a08 	vldr	s13, [sp, #32]
 8001884:	eeb0 9a61 	vmov.f32	s18, s3
 8001888:	eef0 9a6f 	vmov.f32	s19, s31
 800188c:	ed8d ea08 	vstr	s28, [sp, #32]
 8001890:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001894:	eeb0 fa44 	vmov.f32	s30, s8
 8001898:	eddd 6a03 	vldr	s13, [sp, #12]
 800189c:	eef0 ca64 	vmov.f32	s25, s9
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80018a0:	edcd ba03 	vstr	s23, [sp, #12]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80018a4:	eef0 aa47 	vmov.f32	s21, s14
 80018a8:	edcd 6a06 	vstr	s13, [sp, #24]
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80018ac:	eef0 1a60 	vmov.f32	s3, s1
 80018b0:	eddd 6a02 	vldr	s13, [sp, #8]
 80018b4:	eef0 fa41 	vmov.f32	s31, s2
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80018b8:	ed8d ba02 	vstr	s22, [sp, #8]
 80018bc:	edcd 6a04 	vstr	s13, [sp, #16]
 80018c0:	eef0 6a4a 	vmov.f32	s13, s20
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80018c4:	eeb0 aa67 	vmov.f32	s20, s15
	inE6Rold = inER;                           inE6Iold = inEI;
 80018c8:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
 80018cc:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 80018d0:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
 80018d4:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 80018d8:	e772      	b.n	80017c0 <ADC_Stream0_Handler+0x714>
 80018da:	bf00      	nop

080018dc <SDR_ComputeLO>:

#include "Globals.h"

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 80018dc:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
  static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f, 
	                ypi, ypq, tmpi, gain=1.f;
	
	if (oldfreq != freq)
 80018de:	4b4f      	ldr	r3, [pc, #316]	; (8001a1c <SDR_ComputeLO+0x140>)
 80018e0:	edd3 7a00 	vldr	s15, [r3]
 80018e4:	eef4 7a40 	vcmp.f32	s15, s0
{
 80018e8:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 80018ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f0:	d171      	bne.n	80019d6 <SDR_ComputeLO+0xfa>
 80018f2:	4a4b      	ldr	r2, [pc, #300]	; (8001a20 <SDR_ComputeLO+0x144>)
 80018f4:	4b4b      	ldr	r3, [pc, #300]	; (8001a24 <SDR_ComputeLO+0x148>)
 80018f6:	ed92 8a00 	vldr	s16, [r2]
 80018fa:	ed93 6a00 	vldr	s12, [r3]
// Coupled Quadrature Oscillator with level stabilization	
	while(k)
	{                    
// loop partially unrolled for performance		

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80018fe:	484a      	ldr	r0, [pc, #296]	; (8001a28 <SDR_ComputeLO+0x14c>)
 8001900:	4c4a      	ldr	r4, [pc, #296]	; (8001a2c <SDR_ComputeLO+0x150>)
 8001902:	4d4b      	ldr	r5, [pc, #300]	; (8001a30 <SDR_ComputeLO+0x154>)
 8001904:	4b4b      	ldr	r3, [pc, #300]	; (8001a34 <SDR_ComputeLO+0x158>)
 8001906:	edd0 5a00 	vldr	s11, [r0]
 800190a:	edd4 7a00 	vldr	s15, [r4]
 800190e:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 8001912:	ed95 5a00 	vldr	s10, [r5]
 8001916:	4a48      	ldr	r2, [pc, #288]	; (8001a38 <SDR_ComputeLO+0x15c>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001918:	ee27 7a88 	vmul.f32	s14, s15, s16
 800191c:	3310      	adds	r3, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800191e:	ee66 7a67 	vnmul.f32	s15, s12, s15
 8001922:	3210      	adds	r2, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001924:	eea5 7a06 	vfma.f32	s14, s10, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001928:	eee5 7a08 	vfma.f32	s15, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800192c:	ee27 7a25 	vmul.f32	s14, s14, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001930:	ee67 6aa5 	vmul.f32	s13, s15, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001934:	ee67 7a08 	vmul.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001938:	ed02 7a08 	vstr	s14, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800193c:	ee26 7a47 	vnmul.f32	s14, s12, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001940:	ed43 6a08 	vstr	s13, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001944:	eee6 7a86 	vfma.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001948:	eea6 7a88 	vfma.f32	s14, s13, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800194c:	ee67 7aa5 	vmul.f32	s15, s15, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001950:	ee27 7a25 	vmul.f32	s14, s14, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001954:	ee67 6a88 	vmul.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001958:	ed42 7a07 	vstr	s15, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800195c:	ee66 7a67 	vnmul.f32	s15, s12, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001960:	ed03 7a07 	vstr	s14, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001964:	eee7 6a06 	vfma.f32	s13, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001968:	eee7 7a08 	vfma.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800196c:	ee26 7aa5 	vmul.f32	s14, s13, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001970:	ee67 7aa5 	vmul.f32	s15, s15, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001974:	ee66 6a47 	vnmul.f32	s13, s12, s14
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001978:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800197c:	ee27 7a08 	vmul.f32	s14, s14, s16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001980:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001984:	eee7 6a88 	vfma.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001988:	eea7 7a86 	vfma.f32	s14, s15, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800198c:	ee25 5aa6 	vmul.f32	s10, s11, s13
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001990:	ee65 7a87 	vmul.f32	s15, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001994:	ed03 5a05 	vstr	s10, [r3, #-20]	; 0xffffffec
	while(k)
 8001998:	428b      	cmp	r3, r1
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800199a:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 800199e:	d1bb      	bne.n	8001918 <SDR_ComputeLO+0x3c>
    ym1i = tmpi;

    k--;
	}
// compute the gain to be applied to stabilize the level
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 80019a0:	ee67 5a07 	vmul.f32	s11, s14, s14
 80019a4:	ed9f 6a25 	vldr	s12, [pc, #148]	; 8001a3c <SDR_ComputeLO+0x160>
 80019a8:	edc4 7a00 	vstr	s15, [r4]
 80019ac:	eddf 4a24 	vldr	s9, [pc, #144]	; 8001a40 <SDR_ComputeLO+0x164>
 80019b0:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80019b4:	4a23      	ldr	r2, [pc, #140]	; (8001a44 <SDR_ComputeLO+0x168>)
 80019b6:	4b24      	ldr	r3, [pc, #144]	; (8001a48 <SDR_ComputeLO+0x16c>)
 80019b8:	ed85 5a00 	vstr	s10, [r5]
 80019bc:	edc2 6a00 	vstr	s13, [r2]
 80019c0:	ed83 7a00 	vstr	s14, [r3]
 80019c4:	ee76 7a65 	vsub.f32	s15, s12, s11
}	
 80019c8:	ecbd 8b04 	vpop	{d8-d9}
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 80019cc:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80019d0:	edc0 7a00 	vstr	s15, [r0]
}	
 80019d4:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 80019d6:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8001a4c <SDR_ComputeLO+0x170>
 80019da:	4a1d      	ldr	r2, [pc, #116]	; (8001a50 <SDR_ComputeLO+0x174>)
 80019dc:	ee60 7a27 	vmul.f32	s15, s0, s15
	  oldfreq  =  freq;
 80019e0:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 80019e4:	ed92 7a00 	vldr	s14, [r2]
 80019e8:	ee87 9a87 	vdiv.f32	s18, s15, s14
 80019ec:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 80019f0:	eeb0 0b49 	vmov.f64	d0, d9
 80019f4:	f00c fcd8 	bl	800e3a8 <cos>
 80019f8:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 80019fc:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <SDR_ComputeLO+0x144>)
    sintheta = -sin(TWOPI * freq / SamplingRate);
 80019fe:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001a02:	ed83 8a00 	vstr	s16, [r3]
    sintheta = -sin(TWOPI * freq / SamplingRate);
 8001a06:	f00c fd0b 	bl	800e420 <sin>
 8001a0a:	eeb7 6bc0 	vcvt.f32.f64	s12, d0
 8001a0e:	4b05      	ldr	r3, [pc, #20]	; (8001a24 <SDR_ComputeLO+0x148>)
 8001a10:	eeb1 6a46 	vneg.f32	s12, s12
 8001a14:	ed83 6a00 	vstr	s12, [r3]
 8001a18:	e771      	b.n	80018fe <SDR_ComputeLO+0x22>
 8001a1a:	bf00      	nop
 8001a1c:	240000e4 	.word	0x240000e4
 8001a20:	24000614 	.word	0x24000614
 8001a24:	24000624 	.word	0x24000624
 8001a28:	240000e0 	.word	0x240000e0
 8001a2c:	2400063c 	.word	0x2400063c
 8001a30:	240000f0 	.word	0x240000f0
 8001a34:	24003bec 	.word	0x24003bec
 8001a38:	2400459c 	.word	0x2400459c
 8001a3c:	46000200 	.word	0x46000200
 8001a40:	39000000 	.word	0x39000000
 8001a44:	24000640 	.word	0x24000640
 8001a48:	24000644 	.word	0x24000644
 8001a4c:	40c90fdb 	.word	0x40c90fdb
 8001a50:	24004484 	.word	0x24004484

08001a54 <SDR_2R_toC_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time
  while(blkCnt)
 8001a54:	089b      	lsrs	r3, r3, #2
 8001a56:	d02e      	beq.n	8001ab6 <SDR_2R_toC_f32+0x62>
 8001a58:	3010      	adds	r0, #16
 8001a5a:	3110      	adds	r1, #16
 8001a5c:	3220      	adds	r2, #32
{
 8001a5e:	b410      	push	{r4}
  {
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001a60:	f850 4c10 	ldr.w	r4, [r0, #-16]
  while(blkCnt)
 8001a64:	3b01      	subs	r3, #1
 8001a66:	f100 0010 	add.w	r0, r0, #16
 8001a6a:	f101 0110 	add.w	r1, r1, #16
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001a6e:	f842 4c20 	str.w	r4, [r2, #-32]
 8001a72:	f102 0220 	add.w	r2, r2, #32
 8001a76:	f851 4c20 	ldr.w	r4, [r1, #-32]
 8001a7a:	f842 4c3c 	str.w	r4, [r2, #-60]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001a7e:	f850 4c1c 	ldr.w	r4, [r0, #-28]
 8001a82:	f842 4c38 	str.w	r4, [r2, #-56]
 8001a86:	f851 4c1c 	ldr.w	r4, [r1, #-28]
 8001a8a:	f842 4c34 	str.w	r4, [r2, #-52]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001a8e:	f850 4c18 	ldr.w	r4, [r0, #-24]
 8001a92:	f842 4c30 	str.w	r4, [r2, #-48]
 8001a96:	f851 4c18 	ldr.w	r4, [r1, #-24]
 8001a9a:	f842 4c2c 	str.w	r4, [r2, #-44]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001a9e:	f850 4c14 	ldr.w	r4, [r0, #-20]
 8001aa2:	f842 4c28 	str.w	r4, [r2, #-40]
 8001aa6:	f851 4c14 	ldr.w	r4, [r1, #-20]
 8001aaa:	f842 4c24 	str.w	r4, [r2, #-36]
  while(blkCnt)
 8001aae:	d1d7      	bne.n	8001a60 <SDR_2R_toC_f32+0xc>
    
    blkCnt--;
  }
}
 8001ab0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	4770      	bx	lr

08001ab8 <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8001ab8:	4b35      	ldr	r3, [pc, #212]	; (8001b90 <SDR_downconvert_f32+0xd8>)
 8001aba:	3110      	adds	r1, #16
 8001abc:	3210      	adds	r2, #16
 8001abe:	3008      	adds	r0, #8
		 tmp2=((*(pt)  -offset)) / 2048.f;
		 tmp3=((*(pt+3)-offset)) / 2048.f;
		 tmp4=((*(pt+2)-offset)) / 2048.f;
*/

     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001ac0:	eddf 5a34 	vldr	s11, [pc, #208]	; 8001b94 <SDR_downconvert_f32+0xdc>
{
 8001ac4:	b430      	push	{r4, r5}
 8001ac6:	f503 6500 	add.w	r5, r3, #2048	; 0x800
 8001aca:	4c33      	ldr	r4, [pc, #204]	; (8001b98 <SDR_downconvert_f32+0xe0>)
		 tmp1=((*(pt)  -offset)) / 2048.f;
 8001acc:	f830 cc08 	ldrh.w	ip, [r0, #-8]
 8001ad0:	3310      	adds	r3, #16
		 tmp4=((*(pt+3)-offset)) / 2048.f;
		 tmp3=((*(pt+2)-offset)) / 2048.f;

    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001ad2:	ed13 5a08 	vldr	s10, [r3, #-32]	; 0xffffffe0
 8001ad6:	3008      	adds	r0, #8
		 tmp1=((*(pt)  -offset)) / 2048.f;
 8001ad8:	ee06 ca10 	vmov	s12, ip
     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001adc:	f830 cc0e 	ldrh.w	ip, [r0, #-14]
 8001ae0:	3110      	adds	r1, #16
 8001ae2:	3410      	adds	r4, #16
		 tmp1=((*(pt)  -offset)) / 2048.f;
 8001ae4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001ae8:	ee06 ca90 	vmov	s13, ip
		 tmp4=((*(pt+3)-offset)) / 2048.f;
 8001aec:	f830 cc0a 	ldrh.w	ip, [r0, #-10]
 8001af0:	3210      	adds	r2, #16
     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001af2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
		 tmp1=((*(pt)  -offset)) / 2048.f;
 8001af6:	ee36 6a40 	vsub.f32	s12, s12, s0
		 tmp4=((*(pt+3)-offset)) / 2048.f;
 8001afa:	ee07 ca90 	vmov	s15, ip
		 tmp3=((*(pt+2)-offset)) / 2048.f;
 8001afe:	f830 cc0c 	ldrh.w	ip, [r0, #-12]
     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b02:	ee76 6ac0 	vsub.f32	s13, s13, s0
		 tmp1=((*(pt)  -offset)) / 2048.f;
 8001b06:	ee26 6a25 	vmul.f32	s12, s12, s11
		 tmp3=((*(pt+2)-offset)) / 2048.f;
 8001b0a:	ee07 ca10 	vmov	s14, ip
		 tmp4=((*(pt+3)-offset)) / 2048.f;
 8001b0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b12:	ee66 6aa5 	vmul.f32	s13, s13, s11
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001b16:	ee25 5a06 	vmul.f32	s10, s10, s12
		 tmp3=((*(pt+2)-offset)) / 2048.f;
 8001b1a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		 tmp4=((*(pt+3)-offset)) / 2048.f;
 8001b1e:	ee77 7ac0 	vsub.f32	s15, s15, s0
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001b22:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8001b26:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
		 tmp3=((*(pt+2)-offset)) / 2048.f;
 8001b2a:	ee37 7a40 	vsub.f32	s14, s14, s0
		 tmp4=((*(pt+3)-offset)) / 2048.f;
 8001b2e:	ee67 7aa5 	vmul.f32	s15, s15, s11
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001b32:	ee25 6a06 	vmul.f32	s12, s10, s12
		 tmp3=((*(pt+2)-offset)) / 2048.f;
 8001b36:	ee27 7a25 	vmul.f32	s14, s14, s11
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001b3a:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		 *zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 8001b3e:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8001b42:	ee26 6a26 	vmul.f32	s12, s12, s13
 8001b46:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8001b4a:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 8001b4e:	ee66 6a26 	vmul.f32	s13, s12, s13
 8001b52:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		 *zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8001b56:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8001b5a:	ee66 6a87 	vmul.f32	s13, s13, s14
 8001b5e:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 8001b62:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8001b66:	ee26 7a87 	vmul.f32	s14, s13, s14
 8001b6a:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001b6e:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
  while(blkCnt)
 8001b72:	42ab      	cmp	r3, r5
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001b74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b78:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8001b7c:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 8001b80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b84:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
  while(blkCnt)
 8001b88:	d1a0      	bne.n	8001acc <SDR_downconvert_f32+0x14>
     pt += 4;
     blkCnt--;
	}	
}
 8001b8a:	bc30      	pop	{r4, r5}
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	24003bec 	.word	0x24003bec
 8001b94:	3a000000 	.word	0x3a000000
 8001b98:	2400459c 	.word	0x2400459c

08001b9c <SDR_float_to_DAC_audio>:
//---------------------------------------------------------------------------------------
// Convert back from floating point to short words, applying the volume setting
void SDR_float_to_DAC_audio(float *pSrc, short *pDst, uint16_t blockSize)
{
 8001b9c:	b470      	push	{r4, r5, r6}
  short *AudioBuffer;

  AudioBuffer = pDst;

  /* loop Unrolling */
  blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8001b9e:	0894      	lsrs	r4, r2, #2
  while(blkCnt--)
 8001ba0:	2c00      	cmp	r4, #0
 8001ba2:	d04a      	beq.n	8001c3a <SDR_float_to_DAC_audio+0x9e>
 8001ba4:	1e66      	subs	r6, r4, #1
  {
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ba6:	4c30      	ldr	r4, [pc, #192]	; (8001c68 <SDR_float_to_DAC_audio+0xcc>)
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ba8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001bac:	b2b3      	uxth	r3, r6
 8001bae:	f100 0620 	add.w	r6, r0, #32
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bb2:	edd4 7a00 	vldr	s15, [r4]
 8001bb6:	3010      	adds	r0, #16
 8001bb8:	eb06 1603 	add.w	r6, r6, r3, lsl #4
 8001bbc:	460b      	mov	r3, r1
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bbe:	eeb0 5a47 	vmov.f32	s10, s14
 8001bc2:	ed10 6a02 	vldr	s12, [r0, #-8]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bc6:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bca:	ed50 6a04 	vldr	s13, [r0, #-16]
 8001bce:	eef0 5a47 	vmov.f32	s11, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bd2:	2500      	movs	r5, #0
 8001bd4:	eea7 5a86 	vfma.f32	s10, s15, s12
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bd8:	ed10 6a01 	vldr	s12, [r0, #-4]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bdc:	462c      	mov	r4, r5
 8001bde:	3010      	adds	r0, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001be0:	eee7 4a86 	vfma.f32	s9, s15, s12
 8001be4:	3308      	adds	r3, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001be6:	eee6 5aa7 	vfma.f32	s11, s13, s15
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bea:	ed50 6a07 	vldr	s13, [r0, #-28]	; 0xffffffe4
  while(blkCnt--)
 8001bee:	4286      	cmp	r6, r0
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bf0:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bf4:	eeb0 6a64 	vmov.f32	s12, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bf8:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bfc:	ee15 ca10 	vmov	ip, s10
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c00:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c04:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c08:	f36c 050f 	bfi	r5, ip, #0, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c0c:	eee7 4aa6 	vfma.f32	s9, s15, s13
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c10:	ee15 ca90 	vmov	ip, s11
 8001c14:	f36c 040f 	bfi	r4, ip, #0, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c18:	ee16 ca10 	vmov	ip, s12
 8001c1c:	f36c 451f 	bfi	r5, ip, #16, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c20:	eef0 6a64 	vmov.f32	s13, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c24:	f843 5c04 	str.w	r5, [r3, #-4]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c28:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c2c:	ee16 ca90 	vmov	ip, s13
 8001c30:	f36c 441f 	bfi	r4, ip, #16, #16
 8001c34:	f843 4c08 	str.w	r4, [r3, #-8]
  while(blkCnt--)
 8001c38:	d1c1      	bne.n	8001bbe <SDR_float_to_DAC_audio+0x22>
	}	

  // SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
  SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8001c3a:	0092      	lsls	r2, r2, #2
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001c3c:	f3bf 8f4f 	dsb	sy
    uint32_t op_addr = (uint32_t) addr;
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */

    __DSB();

    while (op_size > 0) {
 8001c40:	b15a      	cbz	r2, 8001c5a <SDR_float_to_DAC_audio+0xbe>
 8001c42:	3a01      	subs	r2, #1
 8001c44:	f101 0320 	add.w	r3, r1, #32
      SCB->DCCMVAC = op_addr;
 8001c48:	4808      	ldr	r0, [pc, #32]	; (8001c6c <SDR_float_to_DAC_audio+0xd0>)
 8001c4a:	f022 021f 	bic.w	r2, r2, #31
 8001c4e:	4413      	add	r3, r2
 8001c50:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
      op_addr += (uint32_t)linesize;
 8001c54:	3120      	adds	r1, #32
    while (op_size > 0) {
 8001c56:	4299      	cmp	r1, r3
 8001c58:	d1fa      	bne.n	8001c50 <SDR_float_to_DAC_audio+0xb4>
 8001c5a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001c5e:	f3bf 8f6f 	isb	sy
#endif
return;
}	
 8001c62:	bc70      	pop	{r4, r5, r6}
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	240043dc 	.word	0x240043dc
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <SDR_memcpy_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time.    
  while(blkCnt > 0u)
 8001c70:	0892      	lsrs	r2, r2, #2
 8001c72:	d017      	beq.n	8001ca4 <SDR_memcpy_f32+0x34>
 8001c74:	3110      	adds	r1, #16
 8001c76:	3010      	adds	r0, #16
  {
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;  *pDst++ = in1;
 8001c78:	f851 3c10 	ldr.w	r3, [r1, #-16]
  while(blkCnt > 0u)
 8001c7c:	3a01      	subs	r2, #1
 8001c7e:	f101 0110 	add.w	r1, r1, #16
 8001c82:	f100 0010 	add.w	r0, r0, #16
    in1 = *pSrc++;  *pDst++ = in1;
 8001c86:	f840 3c20 	str.w	r3, [r0, #-32]
    in2 = *pSrc++;  *pDst++ = in2;
 8001c8a:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8001c8e:	f840 3c1c 	str.w	r3, [r0, #-28]
    in3 = *pSrc++;  *pDst++ = in3;
 8001c92:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8001c96:	f840 3c18 	str.w	r3, [r0, #-24]
    in4 = *pSrc++;  *pDst++ = in4;
 8001c9a:	f851 3c14 	ldr.w	r3, [r1, #-20]
 8001c9e:	f840 3c14 	str.w	r3, [r0, #-20]
  while(blkCnt > 0u)
 8001ca2:	d1e9      	bne.n	8001c78 <SDR_memcpy_f32+0x8>
		
// Decrement the loop counter
    blkCnt--;
  }
}
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop

08001ca8 <SDR_mirror_LSB>:
{
  uint32_t blkCnt;            /* loop counter */
  float *pbR, *pbI, *peR, *peI;
	
// loop Unrolling */
  blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 8001ca8:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001caa:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

//  Compute 4 outputs at a time.    
	while(blkCnt--)
 8001cae:	2a01      	cmp	r2, #1
  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001cb0:	440b      	add	r3, r1
	while(blkCnt--)
 8001cb2:	d037      	beq.n	8001d24 <SDR_mirror_LSB+0x7c>
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	1e91      	subs	r1, r2, #2
{
 8001cb8:	b410      	push	{r4}
 8001cba:	f1a3 0220 	sub.w	r2, r3, #32
 8001cbe:	f1a3 041c 	sub.w	r4, r3, #28
 8001cc2:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8001cc6:	4402      	add	r2, r0
 8001cc8:	4420      	add	r0, r4
	{
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001cca:	6a14      	ldr	r4, [r2, #32]
	while(blkCnt--)
 8001ccc:	3901      	subs	r1, #1
 8001cce:	3a20      	subs	r2, #32
 8001cd0:	3820      	subs	r0, #32
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001cd2:	f843 4c20 	str.w	r4, [r3, #-32]
 8001cd6:	3320      	adds	r3, #32
 8001cd8:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
 8001cdc:	eef1 7a67 	vneg.f32	s15, s15
 8001ce0:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001ce4:	6b94      	ldr	r4, [r2, #56]	; 0x38
 8001ce6:	f843 4c38 	str.w	r4, [r3, #-56]
 8001cea:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8001cee:	eef1 7a67 	vneg.f32	s15, s15
 8001cf2:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001cf6:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8001cf8:	f843 4c30 	str.w	r4, [r3, #-48]
 8001cfc:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8001d00:	eef1 7a67 	vneg.f32	s15, s15
 8001d04:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d08:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8001d0a:	f843 4c28 	str.w	r4, [r3, #-40]
	while(blkCnt--)
 8001d0e:	1c4c      	adds	r4, r1, #1
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d10:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 8001d14:	eef1 7a67 	vneg.f32	s15, s15
 8001d18:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8001d1c:	d1d5      	bne.n	8001cca <SDR_mirror_LSB+0x22>
	}
}
 8001d1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop

08001d28 <SDR_compute_IIR_parms>:
// ------------------------------------------------------
// Compute the parameters for the double IIR filter used for the narrow CW mode
void SDR_compute_IIR_parms(void)
{
 8001d28:	b508      	push	{r3, lr}

   r = Qfactor;

   a1 = a2 = b0 = 0.f; 
   r2 = r*r;
   wr = 2.f * cwpitch / rate * myPI;
 8001d2a:	4a2b      	ldr	r2, [pc, #172]	; (8001dd8 <SDR_compute_IIR_parms+0xb0>)
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001d2c:	4b2b      	ldr	r3, [pc, #172]	; (8001ddc <SDR_compute_IIR_parms+0xb4>)
   wr = 2.f * cwpitch / rate * myPI;
 8001d2e:	edd2 7a00 	vldr	s15, [r2]
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001d32:	ed93 7a00 	vldr	s14, [r3]
 8001d36:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8001de0 <SDR_compute_IIR_parms+0xb8>
   wr = 2.f * cwpitch / rate * myPI;
 8001d3a:	ee77 7aa7 	vadd.f32	s15, s15, s15
   r = Qfactor;
 8001d3e:	4b29      	ldr	r3, [pc, #164]	; (8001de4 <SDR_compute_IIR_parms+0xbc>)
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001d40:	ee27 7a26 	vmul.f32	s14, s14, s13
   wr = 2.f * cwpitch / rate * myPI;
 8001d44:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001de8 <SDR_compute_IIR_parms+0xc0>
{
 8001d48:	ed2d 8b06 	vpush	{d8-d10}
   wr = 2.f * cwpitch / rate * myPI;
 8001d4c:	eec7 8a87 	vdiv.f32	s17, s15, s14
   r = Qfactor;
 8001d50:	edd3 9a00 	vldr	s19, [r3]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001d54:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
   r2 = r*r;
 8001d58:	ee69 aaa9 	vmul.f32	s21, s19, s19
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001d5c:	ee39 aaa9 	vadd.f32	s20, s19, s19
 8001d60:	ee3a 9a88 	vadd.f32	s18, s21, s16
										                         // (see the Proakis & Manolakis book)
   a1 = -2.f * r * cosw0;
   a2 = r2;
// b0 is normalized for gain ~ 2dB on all the band
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001d64:	ee38 8a69 	vsub.f32	s16, s16, s19
   wr = 2.f * cwpitch / rate * myPI;
 8001d68:	ee68 8aa6 	vmul.f32	s17, s17, s13
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001d6c:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 8001d70:	f00c fb1a 	bl	800e3a8 <cos>
 8001d74:	ee8a 6a09 	vdiv.f32	s12, s20, s18
   a1 = -2.f * r * cosw0;
 8001d78:	4b1c      	ldr	r3, [pc, #112]	; (8001dec <SDR_compute_IIR_parms+0xc4>)
   a2 = r2;
 8001d7a:	4a1d      	ldr	r2, [pc, #116]	; (8001df0 <SDR_compute_IIR_parms+0xc8>)
 8001d7c:	edc2 aa00 	vstr	s21, [r2]
   a1 = -2.f * r * cosw0;
 8001d80:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001d84:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8001d88:	eeb7 aaca 	vcvt.f64.f32	d10, s20
   a1 = -2.f * r * cosw0;
 8001d8c:	ee69 7aa7 	vmul.f32	s15, s19, s15
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001d90:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 8001d94:	ee26 6b00 	vmul.f64	d6, d6, d0
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001d98:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001d9c:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
   a1 = -2.f * r * cosw0;
 8001da0:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001da4:	ed83 6a00 	vstr	s12, [r3]
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001da8:	f00c fafe 	bl	800e3a8 <cos>
 8001dac:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 8001db0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001df4 <SDR_compute_IIR_parms+0xcc>
 8001db4:	4b10      	ldr	r3, [pc, #64]	; (8001df8 <SDR_compute_IIR_parms+0xd0>)
 8001db6:	ee28 7a07 	vmul.f32	s14, s16, s14
 8001dba:	eeaa 6b40 	vfms.f64	d6, d10, d0
 8001dbe:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 8001dc2:	ecbd 8b06 	vpop	{d8-d10}
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001dc6:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8001dca:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001dce:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001dd2:	ed83 7a00 	vstr	s14, [r3]
}
 8001dd6:	bd08      	pop	{r3, pc}
 8001dd8:	24009ea0 	.word	0x24009ea0
 8001ddc:	24004484 	.word	0x24004484
 8001de0:	3b800000 	.word	0x3b800000
 8001de4:	24008e90 	.word	0x24008e90
 8001de8:	40490fdb 	.word	0x40490fdb
 8001dec:	240043e0 	.word	0x240043e0
 8001df0:	24008e8c 	.word	0x24008e8c
 8001df4:	3f99999a 	.word	0x3f99999a
 8001df8:	2400c3c8 	.word	0x2400c3c8

08001dfc <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
   static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	 register float x0, y0;
   uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8001dfc:	0889      	lsrs	r1, r1, #2
	
// Compute 4 outputs at a time, loop unrolled for performance     
	 while(blkCnt--)
 8001dfe:	2900      	cmp	r1, #0
 8001e00:	d076      	beq.n	8001ef0 <SDR_CWPeak+0xf4>
 8001e02:	1e4b      	subs	r3, r1, #1
 8001e04:	f8df c104 	ldr.w	ip, [pc, #260]	; 8001f0c <SDR_CWPeak+0x110>
 8001e08:	493a      	ldr	r1, [pc, #232]	; (8001ef4 <SDR_CWPeak+0xf8>)
 8001e0a:	3010      	adds	r0, #16
 8001e0c:	4a3a      	ldr	r2, [pc, #232]	; (8001ef8 <SDR_CWPeak+0xfc>)
 8001e0e:	eddc 4a00 	vldr	s9, [ip]
 8001e12:	edd1 2a00 	vldr	s5, [r1]
 8001e16:	edd2 5a00 	vldr	s11, [r2]
{
 8001e1a:	b4f0      	push	{r4, r5, r6, r7}
 8001e1c:	4c37      	ldr	r4, [pc, #220]	; (8001efc <SDR_CWPeak+0x100>)
 8001e1e:	4f38      	ldr	r7, [pc, #224]	; (8001f00 <SDR_CWPeak+0x104>)
 8001e20:	edd4 7a00 	vldr	s15, [r4]
 8001e24:	4d37      	ldr	r5, [pc, #220]	; (8001f04 <SDR_CWPeak+0x108>)
 8001e26:	4e38      	ldr	r6, [pc, #224]	; (8001f08 <SDR_CWPeak+0x10c>)
 8001e28:	eef1 7a67 	vneg.f32	s15, s15
 8001e2c:	ed97 7a00 	vldr	s14, [r7]
 8001e30:	edd5 6a00 	vldr	s13, [r5]
 8001e34:	ed96 5a00 	vldr	s10, [r6]
   {  
		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e38:	ee62 3ac7 	vnmul.f32	s7, s5, s14
 8001e3c:	ed10 7a04 	vldr	s14, [r0, #-16]
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001e40:	ee22 4ae6 	vnmul.f32	s8, s5, s13
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e44:	ed10 6a03 	vldr	s12, [r0, #-12]
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e48:	ed50 6a02 	vldr	s13, [r0, #-8]
	 while(blkCnt--)
 8001e4c:	3b01      	subs	r3, #1
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e4e:	eee7 3aa4 	vfma.f32	s7, s15, s9
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e52:	ed10 2a01 	vldr	s4, [r0, #-4]
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001e56:	eea7 4a85 	vfma.f32	s8, s15, s10
	 while(blkCnt--)
 8001e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e5e:	f100 0010 	add.w	r0, r0, #16
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e62:	eee7 3a25 	vfma.f32	s7, s14, s11
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001e66:	eea3 4aa5 	vfma.f32	s8, s7, s11
	   *buf++ = y0;
 8001e6a:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e6e:	edd2 5a00 	vldr	s11, [r2]
 8001e72:	edd1 2a00 	vldr	s5, [r1]
 8001e76:	ee25 6a86 	vmul.f32	s12, s11, s12
 8001e7a:	edd4 7a00 	vldr	s15, [r4]
 8001e7e:	eeb1 3a62 	vneg.f32	s6, s5
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e82:	ee25 7aa6 	vmul.f32	s14, s11, s13
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e86:	eef0 6a46 	vmov.f32	s13, s12
 8001e8a:	eef1 7a67 	vneg.f32	s15, s15
 8001e8e:	eea3 7a23 	vfma.f32	s14, s6, s7
 8001e92:	eee3 6a24 	vfma.f32	s13, s6, s9
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e96:	ee65 4a82 	vmul.f32	s9, s11, s4
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e9a:	eee7 6aa3 	vfma.f32	s13, s15, s7
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001e9e:	ee25 6aa6 	vmul.f32	s12, s11, s13
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001ea2:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8001ea6:	eee3 4a26 	vfma.f32	s9, s6, s13
 8001eaa:	eea7 6a84 	vfma.f32	s12, s15, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001eae:	ee65 6a87 	vmul.f32	s13, s11, s14
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001eb2:	eee7 4a87 	vfma.f32	s9, s15, s14
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001eb6:	eea3 6a05 	vfma.f32	s12, s6, s10
 8001eba:	eee3 6a04 	vfma.f32	s13, s6, s8
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ebe:	ee25 5aa4 	vmul.f32	s10, s11, s9
	   *buf++ = y0;
 8001ec2:	ed00 6a07 	vstr	s12, [r0, #-28]	; 0xffffffe4
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ec6:	eee7 6a86 	vfma.f32	s13, s15, s12
 8001eca:	eea3 5a06 	vfma.f32	s10, s6, s12
	   *buf++ = y0;
 8001ece:	ed40 6a06 	vstr	s13, [r0, #-24]	; 0xffffffe8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ed2:	eea7 5aa6 	vfma.f32	s10, s15, s13
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;
 8001ed6:	ed00 5a05 	vstr	s10, [r0, #-20]	; 0xffffffec
	 while(blkCnt--)
 8001eda:	d1ad      	bne.n	8001e38 <SDR_CWPeak+0x3c>
 8001edc:	ed87 7a00 	vstr	s14, [r7]
 8001ee0:	ed86 5a00 	vstr	s10, [r6]
 8001ee4:	edc5 6a00 	vstr	s13, [r5]
 8001ee8:	edcc 4a00 	vstr	s9, [ip]
   }
}
 8001eec:	bcf0      	pop	{r4, r5, r6, r7}
 8001eee:	4770      	bx	lr
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	24008e8c 	.word	0x24008e8c
 8001ef8:	2400c3c8 	.word	0x2400c3c8
 8001efc:	240043e0 	.word	0x240043e0
 8001f00:	24000634 	.word	0x24000634
 8001f04:	24000638 	.word	0x24000638
 8001f08:	24000630 	.word	0x24000630
 8001f0c:	2400062c 	.word	0x2400062c

08001f10 <SDR_demodAM_AGC>:
// ------------------------------------------------------
// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8001f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

	  if(pk < audiotmp)
	  {
			pk = audiotmp;
		  hangcnt = Hcount[AM]; 
 8001f14:	4b32      	ldr	r3, [pc, #200]	; (8001fe0 <SDR_demodAM_AGC+0xd0>)
{
 8001f16:	b082      	sub	sp, #8
 8001f18:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8001ffc <SDR_demodAM_AGC+0xec>
 8001f1c:	f500 5580 	add.w	r5, r0, #4096	; 0x1000
 8001f20:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8002000 <SDR_demodAM_AGC+0xf0>
 8001f24:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 8002004 <SDR_demodAM_AGC+0xf4>
		  hangcnt = Hcount[AM]; 
 8001f28:	881f      	ldrh	r7, [r3, #0]
 8001f2a:	ed98 7a00 	vldr	s14, [r8]
 8001f2e:	f8dc 3000 	ldr.w	r3, [ip]
 8001f32:	ed9e 6a00 	vldr	s12, [lr]
 8001f36:	4c2b      	ldr	r4, [pc, #172]	; (8001fe4 <SDR_demodAM_AGC+0xd4>)
 8001f38:	4a2b      	ldr	r2, [pc, #172]	; (8001fe8 <SDR_demodAM_AGC+0xd8>)

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8001f3a:	eddf 4a2c 	vldr	s9, [pc, #176]	; 8001fec <SDR_demodAM_AGC+0xdc>
	  }

    audiotmp /= max(pk, AgcThreshold);  
		
	  if(hangcnt == 0)
		  pk  *= Decay[AM];
 8001f3e:	4e2c      	ldr	r6, [pc, #176]	; (8001ff0 <SDR_demodAM_AGC+0xe0>)
		
// DC removal filter -----------------------
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001f40:	ed9f 5a2c 	vldr	s10, [pc, #176]	; 8001ff4 <SDR_demodAM_AGC+0xe4>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001f44:	edd0 7a01 	vldr	s15, [r0, #4]
 8001f48:	3008      	adds	r0, #8
 8001f4a:	ed50 6a02 	vldr	s13, [r0, #-8]
 8001f4e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001f52:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8001f56:	edcd 7a01 	vstr	s15, [sp, #4]
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 8001f5a:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 8001f5e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = __builtin_sqrtf(in);
 8001f66:	bfa8      	it	ge
 8001f68:	eef1 6ae7 	vsqrtge.f32	s13, s15
    audiotmp /= max(pk, AgcThreshold);  
 8001f6c:	edd4 7a00 	vldr	s15, [r4]
      *pOut = 0.0f;
 8001f70:	bfb8      	it	lt
 8001f72:	eef0 6a64 	vmovlt.f32	s13, s9
	  if(pk < audiotmp)
 8001f76:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8001f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7e:	d502      	bpl.n	8001f86 <SDR_demodAM_AGC+0x76>
 8001f80:	eeb0 7a66 	vmov.f32	s14, s13
		  hangcnt = Hcount[AM]; 
 8001f84:	463b      	mov	r3, r7
    audiotmp /= max(pk, AgcThreshold);  
 8001f86:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 8001f8a:	eec6 5aa7 	vdiv.f32	s11, s13, s15
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001f8e:	eef0 7a65 	vmov.f32	s15, s11
    audiotmp /= max(pk, AgcThreshold);  
 8001f92:	edc2 5a00 	vstr	s11, [r2]
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001f96:	eee6 7a05 	vfma.f32	s15, s12, s10
	  if(hangcnt == 0)
 8001f9a:	b91b      	cbnz	r3, 8001fa4 <SDR_demodAM_AGC+0x94>
		  pk  *= Decay[AM];
 8001f9c:	edd6 6a00 	vldr	s13, [r6]
 8001fa0:	ee27 7a26 	vmul.f32	s14, s14, s13
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001fa4:	edcd 7a00 	vstr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8001fa8:	4285      	cmp	r5, r0
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8001faa:	eddd 7a00 	vldr	s15, [sp]
 8001fae:	ee77 7ac6 	vsub.f32	s15, s15, s12
	  wold = w;
 8001fb2:	ed9d 6a00 	vldr	s12, [sp]
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8001fb6:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 8001fba:	d1c3      	bne.n	8001f44 <SDR_demodAM_AGC+0x34>
// -----------------------------------------
	}
    PeakAudioValue=pk;
 8001fbc:	4a0e      	ldr	r2, [pc, #56]	; (8001ff8 <SDR_demodAM_AGC+0xe8>)
	if(hangcnt > 0)  hangcnt--;
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	ed88 7a00 	vstr	s14, [r8]
 8001fc4:	f8cc 3000 	str.w	r3, [ip]
 8001fc8:	ed8e 6a00 	vstr	s12, [lr]
    PeakAudioValue=pk;
 8001fcc:	ed82 7a00 	vstr	s14, [r2]
	if(hangcnt > 0)  hangcnt--;
 8001fd0:	dd02      	ble.n	8001fd8 <SDR_demodAM_AGC+0xc8>
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	f8cc 3000 	str.w	r3, [ip]
}
 8001fd8:	b002      	add	sp, #8
 8001fda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001fde:	bf00      	nop
 8001fe0:	2400804c 	.word	0x2400804c
 8001fe4:	24009e9c 	.word	0x24009e9c
 8001fe8:	24000a94 	.word	0x24000a94
 8001fec:	00000000 	.word	0x00000000
 8001ff0:	24002a98 	.word	0x24002a98
 8001ff4:	3f75c28f 	.word	0x3f75c28f
 8001ff8:	240088d4 	.word	0x240088d4
 8001ffc:	240000e8 	.word	0x240000e8
 8002000:	24000618 	.word	0x24000618
 8002004:	24000628 	.word	0x24000628

08002008 <SDR_demodSSB_CW_AGC>:
	  arm_sqrt_f32(tmp, &sav);  

	  if(pk < sav)
	  {
			pk = sav;
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002008:	4a4a      	ldr	r2, [pc, #296]	; (8002134 <SDR_demodSSB_CW_AGC+0x12c>)
      else
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 800200a:	4b4b      	ldr	r3, [pc, #300]	; (8002138 <SDR_demodSSB_CW_AGC+0x130>)
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 800200c:	7812      	ldrb	r2, [r2, #0]
 800200e:	f8b3 c006 	ldrh.w	ip, [r3, #6]
 8002012:	2a01      	cmp	r2, #1
{
 8002014:	b4f0      	push	{r4, r5, r6, r7}
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002016:	885c      	ldrh	r4, [r3, #2]
 8002018:	4e48      	ldr	r6, [pc, #288]	; (800213c <SDR_demodSSB_CW_AGC+0x134>)
 800201a:	4f49      	ldr	r7, [pc, #292]	; (8002140 <SDR_demodSSB_CW_AGC+0x138>)
 800201c:	889d      	ldrh	r5, [r3, #4]
 800201e:	bf08      	it	eq
 8002020:	4625      	moveq	r5, r4
 8002022:	6833      	ldr	r3, [r6, #0]
 8002024:	ed97 7a00 	vldr	s14, [r7]
 8002028:	d05b      	beq.n	80020e2 <SDR_demodSSB_CW_AGC+0xda>
 800202a:	2a03      	cmp	r2, #3
 800202c:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
 8002030:	4a44      	ldr	r2, [pc, #272]	; (8002144 <SDR_demodSSB_CW_AGC+0x13c>)
 8002032:	d032      	beq.n	800209a <SDR_demodSSB_CW_AGC+0x92>
		
	  if(hangcnt == 0)
    {  
      if(CurrentMode == CW) pk  *= Decay[CW];
      else
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002034:	f8df c118 	ldr.w	ip, [pc, #280]	; 8002150 <SDR_demodSSB_CW_AGC+0x148>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002038:	edd0 7a01 	vldr	s15, [r0, #4]
 800203c:	3008      	adds	r0, #8
 800203e:	ed10 6a02 	vldr	s12, [r0, #-8]
 8002042:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002046:	eee6 7a06 	vfma.f32	s15, s12, s12
      *pOut = __builtin_sqrtf(in);
 800204a:	eef1 6ae7 	vsqrt.f32	s13, s15
	  if(pk < sav)
 800204e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002056:	d502      	bpl.n	800205e <SDR_demodSSB_CW_AGC+0x56>
 8002058:	eeb0 7a66 	vmov.f32	s14, s13
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 800205c:	462b      	mov	r3, r5
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 800205e:	edd2 7a00 	vldr	s15, [r2]
 8002062:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 8002066:	eec6 5a27 	vdiv.f32	s11, s12, s15
 800206a:	ece1 5a01 	vstmia	r1!, {s11}
	  if(hangcnt == 0)
 800206e:	b91b      	cbnz	r3, 8002078 <SDR_demodSSB_CW_AGC+0x70>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002070:	eddc 7a02 	vldr	s15, [ip, #8]
 8002074:	ee27 7a27 	vmul.f32	s14, s14, s15
	for(k=j=0; k<BSIZE*2; k+=2)
 8002078:	4284      	cmp	r4, r0
 800207a:	d1dd      	bne.n	8002038 <SDR_demodSSB_CW_AGC+0x30>
 800207c:	4932      	ldr	r1, [pc, #200]	; (8002148 <SDR_demodSSB_CW_AGC+0x140>)
    }  
	}
	PeakAudioValue=pk;
	if(hangcnt > 0)  hangcnt--;
 800207e:	2b00      	cmp	r3, #0
	PeakAudioValue=pk;
 8002080:	4a32      	ldr	r2, [pc, #200]	; (800214c <SDR_demodSSB_CW_AGC+0x144>)
 8002082:	ed87 7a00 	vstr	s14, [r7]
 8002086:	6033      	str	r3, [r6, #0]
 8002088:	edc1 6a00 	vstr	s13, [r1]
 800208c:	ed82 7a00 	vstr	s14, [r2]
	if(hangcnt > 0)  hangcnt--;
 8002090:	dd01      	ble.n	8002096 <SDR_demodSSB_CW_AGC+0x8e>
 8002092:	3b01      	subs	r3, #1
 8002094:	6033      	str	r3, [r6, #0]
}
 8002096:	bcf0      	pop	{r4, r5, r6, r7}
 8002098:	4770      	bx	lr
      if(CurrentMode == CW) pk  *= Decay[CW];
 800209a:	4d2d      	ldr	r5, [pc, #180]	; (8002150 <SDR_demodSSB_CW_AGC+0x148>)
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800209c:	edd0 7a01 	vldr	s15, [r0, #4]
 80020a0:	3008      	adds	r0, #8
 80020a2:	ed10 6a02 	vldr	s12, [r0, #-8]
 80020a6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80020aa:	eee6 7a06 	vfma.f32	s15, s12, s12
 80020ae:	eef1 6ae7 	vsqrt.f32	s13, s15
	  if(pk < sav)
 80020b2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80020b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ba:	d502      	bpl.n	80020c2 <SDR_demodSSB_CW_AGC+0xba>
 80020bc:	eeb0 7a66 	vmov.f32	s14, s13
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 80020c0:	4663      	mov	r3, ip
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 80020c2:	edd2 7a00 	vldr	s15, [r2]
 80020c6:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 80020ca:	eec6 5a27 	vdiv.f32	s11, s12, s15
 80020ce:	ece1 5a01 	vstmia	r1!, {s11}
	  if(hangcnt == 0)
 80020d2:	b91b      	cbnz	r3, 80020dc <SDR_demodSSB_CW_AGC+0xd4>
      if(CurrentMode == CW) pk  *= Decay[CW];
 80020d4:	edd5 7a03 	vldr	s15, [r5, #12]
 80020d8:	ee27 7a27 	vmul.f32	s14, s14, s15
	for(k=j=0; k<BSIZE*2; k+=2)
 80020dc:	4284      	cmp	r4, r0
 80020de:	d1dd      	bne.n	800209c <SDR_demodSSB_CW_AGC+0x94>
 80020e0:	e7cc      	b.n	800207c <SDR_demodSSB_CW_AGC+0x74>
 80020e2:	4a18      	ldr	r2, [pc, #96]	; (8002144 <SDR_demodSSB_CW_AGC+0x13c>)
 80020e4:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 80020e8:	f8df c064 	ldr.w	ip, [pc, #100]	; 8002150 <SDR_demodSSB_CW_AGC+0x148>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 80020ec:	edd0 7a01 	vldr	s15, [r0, #4]
 80020f0:	3008      	adds	r0, #8
 80020f2:	ed10 6a02 	vldr	s12, [r0, #-8]
 80020f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80020fa:	eee6 7a06 	vfma.f32	s15, s12, s12
 80020fe:	eef1 6ae7 	vsqrt.f32	s13, s15
	  if(pk < sav)
 8002102:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800210a:	d502      	bpl.n	8002112 <SDR_demodSSB_CW_AGC+0x10a>
 800210c:	eeb0 7a66 	vmov.f32	s14, s13
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002110:	462b      	mov	r3, r5
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8002112:	edd2 7a00 	vldr	s15, [r2]
 8002116:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 800211a:	eec6 5a27 	vdiv.f32	s11, s12, s15
 800211e:	ece1 5a01 	vstmia	r1!, {s11}
	  if(hangcnt == 0)
 8002122:	b91b      	cbnz	r3, 800212c <SDR_demodSSB_CW_AGC+0x124>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002124:	eddc 7a01 	vldr	s15, [ip, #4]
 8002128:	ee27 7a27 	vmul.f32	s14, s14, s15
	for(k=j=0; k<BSIZE*2; k+=2)
 800212c:	42a0      	cmp	r0, r4
 800212e:	d1dd      	bne.n	80020ec <SDR_demodSSB_CW_AGC+0xe4>
 8002130:	e7a4      	b.n	800207c <SDR_demodSSB_CW_AGC+0x74>
 8002132:	bf00      	nop
 8002134:	2400c3dc 	.word	0x2400c3dc
 8002138:	2400804c 	.word	0x2400804c
 800213c:	2400061c 	.word	0x2400061c
 8002140:	240000ec 	.word	0x240000ec
 8002144:	24009e9c 	.word	0x24009e9c
 8002148:	24000620 	.word	0x24000620
 800214c:	240088d4 	.word	0x240088d4
 8002150:	24002a98 	.word	0x24002a98

08002154 <HAL_ADC_ConvCpltCallback>:
 * @brief  Conversion complete callback in non blocking mode
 * @param  AdcHandle : ADC handle

 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 8002154:	b508      	push	{r3, lr}
    uint32_t op_addr = (uint32_t)addr;
 8002156:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8002158:	f3bf 8f4f 	dsb	sy
      SCB->DCIMVAC = op_addr;
 800215c:	490a      	ldr	r1, [pc, #40]	; (8002188 <HAL_ADC_ConvCpltCallback+0x34>)
 800215e:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8002162:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 8002166:	3320      	adds	r3, #32
    while (op_size > 0) {
 8002168:	4293      	cmp	r3, r2
 800216a:	d1fa      	bne.n	8002162 <HAL_ADC_ConvCpltCallback+0xe>
 800216c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002170:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the second half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[BSIZE/2], 4*BSIZE/2);
#endif
	ADC_Stream0_Handler(1);
 8002174:	2001      	movs	r0, #1
 8002176:	f7fe ff99 	bl	80010ac <ADC_Stream0_Handler>
	/* Set variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = SET;
 800217a:	4b04      	ldr	r3, [pc, #16]	; (800218c <HAL_ADC_ConvCpltCallback+0x38>)
 800217c:	2201      	movs	r2, #1
 800217e:	701a      	strb	r2, [r3, #0]
}
 8002180:	bd08      	pop	{r3, pc}
 8002182:	bf00      	nop
 8002184:	2400cfe0 	.word	0x2400cfe0
 8002188:	e000ed00 	.word	0xe000ed00
 800218c:	24000669 	.word	0x24000669

08002190 <HAL_ADC_ConvHalfCpltCallback>:
 * @brief  Conversion DMA half-transfer callback in non blocking mode
 * @param  hadc: ADC handle
 * */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002190:	b508      	push	{r3, lr}
    uint32_t op_addr = (uint32_t)addr;
 8002192:	4b0b      	ldr	r3, [pc, #44]	; (80021c0 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8002194:	f3bf 8f4f 	dsb	sy
      SCB->DCIMVAC = op_addr;
 8002198:	490a      	ldr	r1, [pc, #40]	; (80021c4 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800219a:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800219e:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 80021a2:	3320      	adds	r3, #32
    while (op_size > 0) {
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d1fa      	bne.n	800219e <HAL_ADC_ConvHalfCpltCallback+0xe>
 80021a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80021ac:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the first half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[0], 4*BSIZE/2);
#endif
	ADC_Stream0_Handler(0);
 80021b0:	2000      	movs	r0, #0
 80021b2:	f7fe ff7b 	bl	80010ac <ADC_Stream0_Handler>
	/* Reset variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = RESET;
 80021b6:	4b04      	ldr	r3, [pc, #16]	; (80021c8 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	701a      	strb	r2, [r3, #0]
}
 80021bc:	bd08      	pop	{r3, pc}
 80021be:	bf00      	nop
 80021c0:	2400cbe0 	.word	0x2400cbe0
 80021c4:	e000ed00 	.word	0xe000ed00
 80021c8:	24000669 	.word	0x24000669

080021cc <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80021cc:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[BSIZE];
 80021ce:	4b05      	ldr	r3, [pc, #20]	; (80021e4 <HAL_DAC_ConvCpltCallbackCh1+0x18>)
	LED_RED_ON;
 80021d0:	2201      	movs	r2, #1
	ValidAudioHalf = &AudioOut[BSIZE];
 80021d2:	4c05      	ldr	r4, [pc, #20]	; (80021e8 <HAL_DAC_ConvCpltCallbackCh1+0x1c>)
	LED_RED_ON;
 80021d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021d8:	4804      	ldr	r0, [pc, #16]	; (80021ec <HAL_DAC_ConvCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[BSIZE];
 80021da:	601c      	str	r4, [r3, #0]

	//	 __HAL_RCC_PLL2_DISABLE();
	//	__HAL_RCC_PLL2_CONFIG(4, 240, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();

}
 80021dc:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_ON;
 80021e0:	f003 bbe0 	b.w	80059a4 <HAL_GPIO_WritePin>
 80021e4:	24004488 	.word	0x24004488
 80021e8:	240072a0 	.word	0x240072a0
 80021ec:	58020400 	.word	0x58020400

080021f0 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80021f0:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[0];
 80021f2:	4b05      	ldr	r3, [pc, #20]	; (8002208 <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
	LED_RED_OFF;
 80021f4:	2200      	movs	r2, #0
	ValidAudioHalf = &AudioOut[0];
 80021f6:	4c05      	ldr	r4, [pc, #20]	; (800220c <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
	LED_RED_OFF;
 80021f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021fc:	4804      	ldr	r0, [pc, #16]	; (8002210 <HAL_DAC_ConvHalfCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[0];
 80021fe:	601c      	str	r4, [r3, #0]
	//	 __HAL_RCC_PLL2_DISABLE();
	//	 __HAL_RCC_PLL2_CONFIG(4, 120, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();
}
 8002200:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_OFF;
 8002204:	f003 bbce 	b.w	80059a4 <HAL_GPIO_WritePin>
 8002208:	24004488 	.word	0x24004488
 800220c:	24006ea0 	.word	0x24006ea0
 8002210:	58020400 	.word	0x58020400

08002214 <DisplayStatus>:
	static char StringWidth[8];
	static char StringAGC[8];
	static char StringStep[8];


	switch(Fstep)
 8002214:	4b56      	ldr	r3, [pc, #344]	; (8002370 <DisplayStatus+0x15c>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2b64      	cmp	r3, #100	; 0x64
{
 800221a:	b570      	push	{r4, r5, r6, lr}
 800221c:	b086      	sub	sp, #24
	switch(Fstep)
 800221e:	f000 809d 	beq.w	800235c <DisplayStatus+0x148>
 8002222:	d967      	bls.n	80022f4 <DisplayStatus+0xe0>
 8002224:	f242 7210 	movw	r2, #10000	; 0x2710
 8002228:	4293      	cmp	r3, r2
 800222a:	d07b      	beq.n	8002324 <DisplayStatus+0x110>
 800222c:	4a51      	ldr	r2, [pc, #324]	; (8002374 <DisplayStatus+0x160>)
 800222e:	4293      	cmp	r3, r2
 8002230:	f000 808d 	beq.w	800234e <DisplayStatus+0x13a>
 8002234:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002238:	d07b      	beq.n	8002332 <DisplayStatus+0x11e>
 800223a:	4c4f      	ldr	r4, [pc, #316]	; (8002378 <DisplayStatus+0x164>)
	case 1000: strcpy(StringStep,"  1K"); break;
	case 10000: strcpy(StringStep," 10K"); break;
	case 100000: strcpy(StringStep,"100K"); break;
	}

	switch(CurrentMode)
 800223c:	4b4f      	ldr	r3, [pc, #316]	; (800237c <DisplayStatus+0x168>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b03      	cmp	r3, #3
 8002242:	f200 8092 	bhi.w	800236a <DisplayStatus+0x156>
 8002246:	e8df f003 	tbb	[pc, r3]
 800224a:	4f53      	.short	0x4f53
 800224c:	0236      	.short	0x0236
	{
	case LSB: strcpy(StringMode,"LSB"); break;
	case USB: strcpy(StringMode,"USB"); break;
	case AM: strcpy(StringMode,"AM"); break;
	case CW: strcpy(StringMode,"CW"); break;
 800224e:	4b4c      	ldr	r3, [pc, #304]	; (8002380 <DisplayStatus+0x16c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4d4c      	ldr	r5, [pc, #304]	; (8002384 <DisplayStatus+0x170>)
 8002254:	0c1a      	lsrs	r2, r3, #16
 8002256:	802b      	strh	r3, [r5, #0]
 8002258:	70aa      	strb	r2, [r5, #2]
	}
	switch (CurrentAGC)
 800225a:	4b4b      	ldr	r3, [pc, #300]	; (8002388 <DisplayStatus+0x174>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d030      	beq.n	80022c4 <DisplayStatus+0xb0>
 8002262:	2b01      	cmp	r3, #1
 8002264:	d057      	beq.n	8002316 <DisplayStatus+0x102>
 8002266:	4a49      	ldr	r2, [pc, #292]	; (800238c <DisplayStatus+0x178>)
	{
	case Fast: strcpy(StringAGC,"Fast"); break;
	case Slow: strcpy(StringAGC,"Slow"); break;
	}
	switch (CurrentBW)
 8002268:	4b49      	ldr	r3, [pc, #292]	; (8002390 <DisplayStatus+0x17c>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d033      	beq.n	80022d8 <DisplayStatus+0xc4>
 8002270:	2b01      	cmp	r3, #1
 8002272:	d04a      	beq.n	800230a <DisplayStatus+0xf6>
 8002274:	4b47      	ldr	r3, [pc, #284]	; (8002394 <DisplayStatus+0x180>)
	{
	case Narrow: strcpy(StringWidth,"Narrow"); break;
	case Wide: strcpy(StringWidth,"Wide"); break;
	}
	sprintf(UartTXString, "          Freq %.0f Step %s Mode %s BW %s AGG %s Volume %1.1f   \r", LOfreq, StringStep, StringMode, StringWidth, StringAGC, volume);
 8002276:	4848      	ldr	r0, [pc, #288]	; (8002398 <DisplayStatus+0x184>)
 8002278:	4948      	ldr	r1, [pc, #288]	; (800239c <DisplayStatus+0x188>)
 800227a:	ed90 7a00 	vldr	s14, [r0]
 800227e:	edd1 6a00 	vldr	s13, [r1]
 8002282:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002286:	4946      	ldr	r1, [pc, #280]	; (80023a0 <DisplayStatus+0x18c>)
 8002288:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800228c:	4845      	ldr	r0, [pc, #276]	; (80023a4 <DisplayStatus+0x190>)
 800228e:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8002292:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002296:	ec53 2b16 	vmov	r2, r3, d6
 800229a:	e9cd 4500 	strd	r4, r5, [sp]
 800229e:	f00a fdcf 	bl	800ce40 <siprintf>
#ifdef UART_UI
	//HAL_UART_Transmit(&huart3, (uint8_t *) UartTXString, strlen(UartTXString), 100);
#endif
#ifdef USB_UI
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 80022a2:	4840      	ldr	r0, [pc, #256]	; (80023a4 <DisplayStatus+0x190>)
 80022a4:	f7fe f87c 	bl	80003a0 <strlen>
 80022a8:	b281      	uxth	r1, r0
 80022aa:	483e      	ldr	r0, [pc, #248]	; (80023a4 <DisplayStatus+0x190>)
#endif
}
 80022ac:	b006      	add	sp, #24
 80022ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 80022b2:	f008 bd1f 	b.w	800acf4 <CDC_Transmit_FS>
	case USB: strcpy(StringMode,"USB"); break;
 80022b6:	4b3c      	ldr	r3, [pc, #240]	; (80023a8 <DisplayStatus+0x194>)
 80022b8:	4d32      	ldr	r5, [pc, #200]	; (8002384 <DisplayStatus+0x170>)
 80022ba:	602b      	str	r3, [r5, #0]
	switch (CurrentAGC)
 80022bc:	4b32      	ldr	r3, [pc, #200]	; (8002388 <DisplayStatus+0x174>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d1ce      	bne.n	8002262 <DisplayStatus+0x4e>
	case Fast: strcpy(StringAGC,"Fast"); break;
 80022c4:	4b39      	ldr	r3, [pc, #228]	; (80023ac <DisplayStatus+0x198>)
 80022c6:	4a31      	ldr	r2, [pc, #196]	; (800238c <DisplayStatus+0x178>)
 80022c8:	e893 0003 	ldmia.w	r3, {r0, r1}
	switch (CurrentBW)
 80022cc:	4b30      	ldr	r3, [pc, #192]	; (8002390 <DisplayStatus+0x17c>)
	case Fast: strcpy(StringAGC,"Fast"); break;
 80022ce:	6010      	str	r0, [r2, #0]
	switch (CurrentBW)
 80022d0:	781b      	ldrb	r3, [r3, #0]
	case Fast: strcpy(StringAGC,"Fast"); break;
 80022d2:	7111      	strb	r1, [r2, #4]
	switch (CurrentBW)
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1cb      	bne.n	8002270 <DisplayStatus+0x5c>
	case Narrow: strcpy(StringWidth,"Narrow"); break;
 80022d8:	4935      	ldr	r1, [pc, #212]	; (80023b0 <DisplayStatus+0x19c>)
 80022da:	4b2e      	ldr	r3, [pc, #184]	; (8002394 <DisplayStatus+0x180>)
 80022dc:	c903      	ldmia	r1, {r0, r1}
 80022de:	0c0e      	lsrs	r6, r1, #16
 80022e0:	6018      	str	r0, [r3, #0]
 80022e2:	8099      	strh	r1, [r3, #4]
 80022e4:	719e      	strb	r6, [r3, #6]
 80022e6:	e7c6      	b.n	8002276 <DisplayStatus+0x62>
	case LSB: strcpy(StringMode,"LSB"); break;
 80022e8:	4d26      	ldr	r5, [pc, #152]	; (8002384 <DisplayStatus+0x170>)
 80022ea:	4b32      	ldr	r3, [pc, #200]	; (80023b4 <DisplayStatus+0x1a0>)
 80022ec:	602b      	str	r3, [r5, #0]
 80022ee:	e7b4      	b.n	800225a <DisplayStatus+0x46>
	case AM: strcpy(StringMode,"AM"); break;
 80022f0:	4b31      	ldr	r3, [pc, #196]	; (80023b8 <DisplayStatus+0x1a4>)
 80022f2:	e7ad      	b.n	8002250 <DisplayStatus+0x3c>
	switch(Fstep)
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d023      	beq.n	8002340 <DisplayStatus+0x12c>
 80022f8:	2b0a      	cmp	r3, #10
 80022fa:	d19e      	bne.n	800223a <DisplayStatus+0x26>
	case 10: strcpy(StringStep,"  10"); break;
 80022fc:	4b2f      	ldr	r3, [pc, #188]	; (80023bc <DisplayStatus+0x1a8>)
 80022fe:	4c1e      	ldr	r4, [pc, #120]	; (8002378 <DisplayStatus+0x164>)
 8002300:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002304:	6020      	str	r0, [r4, #0]
 8002306:	7121      	strb	r1, [r4, #4]
 8002308:	e798      	b.n	800223c <DisplayStatus+0x28>
	case Wide: strcpy(StringWidth,"Wide"); break;
 800230a:	492d      	ldr	r1, [pc, #180]	; (80023c0 <DisplayStatus+0x1ac>)
 800230c:	4b21      	ldr	r3, [pc, #132]	; (8002394 <DisplayStatus+0x180>)
 800230e:	c903      	ldmia	r1, {r0, r1}
 8002310:	6018      	str	r0, [r3, #0]
 8002312:	7119      	strb	r1, [r3, #4]
 8002314:	e7af      	b.n	8002276 <DisplayStatus+0x62>
	case Slow: strcpy(StringAGC,"Slow"); break;
 8002316:	4b2b      	ldr	r3, [pc, #172]	; (80023c4 <DisplayStatus+0x1b0>)
 8002318:	4a1c      	ldr	r2, [pc, #112]	; (800238c <DisplayStatus+0x178>)
 800231a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800231e:	6010      	str	r0, [r2, #0]
 8002320:	7111      	strb	r1, [r2, #4]
 8002322:	e7a1      	b.n	8002268 <DisplayStatus+0x54>
	case 10000: strcpy(StringStep," 10K"); break;
 8002324:	4b28      	ldr	r3, [pc, #160]	; (80023c8 <DisplayStatus+0x1b4>)
 8002326:	4c14      	ldr	r4, [pc, #80]	; (8002378 <DisplayStatus+0x164>)
 8002328:	e893 0003 	ldmia.w	r3, {r0, r1}
 800232c:	6020      	str	r0, [r4, #0]
 800232e:	7121      	strb	r1, [r4, #4]
 8002330:	e784      	b.n	800223c <DisplayStatus+0x28>
	case 1000: strcpy(StringStep,"  1K"); break;
 8002332:	4b26      	ldr	r3, [pc, #152]	; (80023cc <DisplayStatus+0x1b8>)
 8002334:	4c10      	ldr	r4, [pc, #64]	; (8002378 <DisplayStatus+0x164>)
 8002336:	e893 0003 	ldmia.w	r3, {r0, r1}
 800233a:	6020      	str	r0, [r4, #0]
 800233c:	7121      	strb	r1, [r4, #4]
 800233e:	e77d      	b.n	800223c <DisplayStatus+0x28>
	case 1: strcpy(StringStep,"   1"); break;
 8002340:	4b23      	ldr	r3, [pc, #140]	; (80023d0 <DisplayStatus+0x1bc>)
 8002342:	4c0d      	ldr	r4, [pc, #52]	; (8002378 <DisplayStatus+0x164>)
 8002344:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002348:	6020      	str	r0, [r4, #0]
 800234a:	7121      	strb	r1, [r4, #4]
 800234c:	e776      	b.n	800223c <DisplayStatus+0x28>
	case 100000: strcpy(StringStep,"100K"); break;
 800234e:	4b21      	ldr	r3, [pc, #132]	; (80023d4 <DisplayStatus+0x1c0>)
 8002350:	4c09      	ldr	r4, [pc, #36]	; (8002378 <DisplayStatus+0x164>)
 8002352:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002356:	6020      	str	r0, [r4, #0]
 8002358:	7121      	strb	r1, [r4, #4]
 800235a:	e76f      	b.n	800223c <DisplayStatus+0x28>
	case 100: strcpy(StringStep," 100"); break;
 800235c:	4b1e      	ldr	r3, [pc, #120]	; (80023d8 <DisplayStatus+0x1c4>)
 800235e:	4c06      	ldr	r4, [pc, #24]	; (8002378 <DisplayStatus+0x164>)
 8002360:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002364:	6020      	str	r0, [r4, #0]
 8002366:	7121      	strb	r1, [r4, #4]
 8002368:	e768      	b.n	800223c <DisplayStatus+0x28>
 800236a:	4d06      	ldr	r5, [pc, #24]	; (8002384 <DisplayStatus+0x170>)
 800236c:	e775      	b.n	800225a <DisplayStatus+0x46>
 800236e:	bf00      	nop
 8002370:	2400c3d4 	.word	0x2400c3d4
 8002374:	000186a0 	.word	0x000186a0
 8002378:	24000658 	.word	0x24000658
 800237c:	2400c3dc 	.word	0x2400c3dc
 8002380:	08011f5c 	.word	0x08011f5c
 8002384:	24000650 	.word	0x24000650
 8002388:	24000680 	.word	0x24000680
 800238c:	24000648 	.word	0x24000648
 8002390:	24000a90 	.word	0x24000a90
 8002394:	24000660 	.word	0x24000660
 8002398:	240043dc 	.word	0x240043dc
 800239c:	24009ea8 	.word	0x24009ea8
 80023a0:	08011f80 	.word	0x08011f80
 80023a4:	240076a4 	.word	0x240076a4
 80023a8:	00425355 	.word	0x00425355
 80023ac:	08011f60 	.word	0x08011f60
 80023b0:	08011f70 	.word	0x08011f70
 80023b4:	0042534c 	.word	0x0042534c
 80023b8:	08011f58 	.word	0x08011f58
 80023bc:	08011f30 	.word	0x08011f30
 80023c0:	08011f78 	.word	0x08011f78
 80023c4:	08011f68 	.word	0x08011f68
 80023c8:	08011f48 	.word	0x08011f48
 80023cc:	08011f40 	.word	0x08011f40
 80023d0:	08011f28 	.word	0x08011f28
 80023d4:	08011f50 	.word	0x08011f50
 80023d8:	08011f38 	.word	0x08011f38

080023dc <SetFOutVHF>:
MCODIV = 1
	 */
	DivN2 = 291;
	FracN2 = 0;

	__HAL_RCC_PLL2_DISABLE();
 80023dc:	4b0e      	ldr	r3, [pc, #56]	; (8002418 <SetFOutVHF+0x3c>)
{
 80023de:	b082      	sub	sp, #8
	DivN2 = 291;
 80023e0:	f240 1123 	movw	r1, #291	; 0x123
	FracN2 = 0;
 80023e4:	2200      	movs	r2, #0
	DivN2 = 291;
 80023e6:	9100      	str	r1, [sp, #0]
	FracN2 = 0;
 80023e8:	9201      	str	r2, [sp, #4]
	__HAL_RCC_PLL2_DISABLE();
 80023ea:	681a      	ldr	r2, [r3, #0]
	__HAL_RCC_PLL2_CONFIG(8, DivN2, 2, 2, 2);
 80023ec:	490b      	ldr	r1, [pc, #44]	; (800241c <SetFOutVHF+0x40>)
	__HAL_RCC_PLL2_DISABLE();
 80023ee:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80023f2:	601a      	str	r2, [r3, #0]
	__HAL_RCC_PLL2_CONFIG(8, DivN2, 2, 2, 2);
 80023f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023f6:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 80023fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023fe:	629a      	str	r2, [r3, #40]	; 0x28
 8002400:	9a00      	ldr	r2, [sp, #0]
 8002402:	3a01      	subs	r2, #1
 8002404:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002408:	4311      	orrs	r1, r2
 800240a:	6399      	str	r1, [r3, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002412:	601a      	str	r2, [r3, #0]


}
 8002414:	b002      	add	sp, #8
 8002416:	4770      	bx	lr
 8002418:	58024400 	.word	0x58024400
 800241c:	01010200 	.word	0x01010200

08002420 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002420:	4e07      	ldr	r6, [pc, #28]	; (8002440 <Error_Handler+0x20>)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002422:	2532      	movs	r5, #50	; 0x32
 8002424:	4c07      	ldr	r4, [pc, #28]	; (8002444 <Error_Handler+0x24>)
{
 8002426:	b508      	push	{r3, lr}
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002428:	6832      	ldr	r2, [r6, #0]
 800242a:	fba4 1302 	umull	r1, r3, r4, r2
 800242e:	091b      	lsrs	r3, r3, #4
 8002430:	fb05 2313 	mls	r3, r5, r3, r2
 8002434:	b103      	cbz	r3, 8002438 <Error_Handler+0x18>
 8002436:	e7fe      	b.n	8002436 <Error_Handler+0x16>
			LED_switch();
 8002438:	f7fe fd94 	bl	8000f64 <LED_switch>
 800243c:	e7f4      	b.n	8002428 <Error_Handler+0x8>
 800243e:	bf00      	nop
 8002440:	24009eac 	.word	0x24009eac
 8002444:	51eb851f 	.word	0x51eb851f

08002448 <SystemClock_Config_For_OC>:
{
 8002448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800244c:	b0cc      	sub	sp, #304	; 0x130
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800244e:	224c      	movs	r2, #76	; 0x4c
 8002450:	2100      	movs	r1, #0
 8002452:	a80a      	add	r0, sp, #40	; 0x28
 8002454:	f009 fff9 	bl	800c44a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002458:	2220      	movs	r2, #32
 800245a:	2100      	movs	r1, #0
 800245c:	a802      	add	r0, sp, #8
 800245e:	f009 fff4 	bl	800c44a <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002462:	22bc      	movs	r2, #188	; 0xbc
 8002464:	2100      	movs	r1, #0
 8002466:	a81d      	add	r0, sp, #116	; 0x74
 8002468:	f009 ffef 	bl	800c44a <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800246c:	2002      	movs	r0, #2
 800246e:	f004 f8c1 	bl	80065f4 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002472:	4b41      	ldr	r3, [pc, #260]	; (8002578 <SystemClock_Config_For_OC+0x130>)
 8002474:	2200      	movs	r2, #0
 8002476:	4941      	ldr	r1, [pc, #260]	; (800257c <SystemClock_Config_For_OC+0x134>)
 8002478:	9201      	str	r2, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800247a:	461a      	mov	r2, r3
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800247c:	6998      	ldr	r0, [r3, #24]
 800247e:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8002482:	6198      	str	r0, [r3, #24]
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800248a:	9301      	str	r3, [sp, #4]
 800248c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002494:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	9301      	str	r3, [sp, #4]
 800249c:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800249e:	6993      	ldr	r3, [r2, #24]
 80024a0:	049b      	lsls	r3, r3, #18
 80024a2:	d5fc      	bpl.n	800249e <SystemClock_Config_For_OC+0x56>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80024a4:	4936      	ldr	r1, [pc, #216]	; (8002580 <SystemClock_Config_For_OC+0x138>)
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024a6:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80024a8:	2001      	movs	r0, #1
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80024aa:	2504      	movs	r5, #4
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80024ac:	6a8b      	ldr	r3, [r1, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80024ae:	2200      	movs	r2, #0
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS; // External clock on pin 29 CN 11 (PF0/PH0)
 80024b0:	f44f 2ca0 	mov.w	ip, #327680	; 0x50000
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80024b4:	2721      	movs	r7, #33	; 0x21
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80024b6:	f023 0303 	bic.w	r3, r3, #3
	RCC_OscInitStruct.PLL.PLLM = 5;
 80024ba:	2605      	movs	r6, #5
	RCC_OscInitStruct.PLL.PLLN = 240;
 80024bc:	f04f 08f0 	mov.w	r8, #240	; 0xf0
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80024c0:	4323      	orrs	r3, r4
 80024c2:	628b      	str	r3, [r1, #40]	; 0x28
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80024c4:	9010      	str	r0, [sp, #64]	; 0x40
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024c6:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.PLL.PLLP = 2;
 80024c8:	9417      	str	r4, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80024ca:	9518      	str	r5, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024cc:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80024d0:	e9cd 4519 	strd	r4, r5, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80024d4:	e9cd 221b 	strd	r2, r2, [sp, #108]	; 0x6c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80024d8:	e9cd 7c0a 	strd	r7, ip, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLN = 240;
 80024dc:	e9cd 6815 	strd	r6, r8, [sp, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024e0:	f004 f8b6 	bl	8006650 <HAL_RCC_OscConfig>
 80024e4:	2800      	cmp	r0, #0
 80024e6:	d144      	bne.n	8002572 <SystemClock_Config_For_OC+0x12a>
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80024e8:	f04f 0908 	mov.w	r9, #8
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024ec:	2303      	movs	r3, #3
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024ee:	223f      	movs	r2, #63	; 0x3f
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80024f0:	4629      	mov	r1, r5
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80024f2:	f44f 6780 	mov.w	r7, #1024	; 0x400
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80024f6:	2540      	movs	r5, #64	; 0x40
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80024f8:	9004      	str	r0, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80024fa:	eb0d 0009 	add.w	r0, sp, r9
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024fe:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002500:	9202      	str	r2, [sp, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002502:	9507      	str	r5, [sp, #28]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002504:	e9cd 9505 	strd	r9, r5, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002508:	e9cd 7508 	strd	r7, r5, [sp, #32]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800250c:	f004 fc24 	bl	8006d58 <HAL_RCC_ClockConfig>
 8002510:	4603      	mov	r3, r0
 8002512:	bb70      	cbnz	r0, 8002572 <SystemClock_Config_For_OC+0x12a>
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002514:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8002584 <SystemClock_Config_For_OC+0x13c>
	PeriphClkInitStruct.PLL2.PLL2P = 16;
 8002518:	f04f 0e10 	mov.w	lr, #16
	PeriphClkInitStruct.PLL2.PLL2N = 240;
 800251c:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
	PeriphClkInitStruct.PLL2.PLL2M = 25;
 8002520:	f04f 0c19 	mov.w	ip, #25
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002524:	f44f 1840 	mov.w	r8, #3145728	; 0x300000
	PeriphClkInitStruct.PLL3.PLL3N = 160;
 8002528:	21a0      	movs	r1, #160	; 0xa0
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 800252a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800252e:	a81d      	add	r0, sp, #116	; 0x74
	PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8002530:	9421      	str	r4, [sp, #132]	; 0x84
	PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002532:	9422      	str	r4, [sp, #136]	; 0x88
		PeriphClkInitStruct.PLL3.PLL3P = 2;
 8002534:	9428      	str	r4, [sp, #160]	; 0xa0
		PeriphClkInitStruct.PLL3.PLL3Q = 8;
 8002536:	f8cd 90a4 	str.w	r9, [sp, #164]	; 0xa4
	PeriphClkInitStruct.PLL3.PLL3M = 5;
 800253a:	9626      	str	r6, [sp, #152]	; 0x98
	PeriphClkInitStruct.PLL3.PLL3R = 5;
 800253c:	962a      	str	r6, [sp, #168]	; 0xa8
	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800253e:	9325      	str	r3, [sp, #148]	; 0x94
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8002540:	932d      	str	r3, [sp, #180]	; 0xb4
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002542:	933a      	str	r3, [sp, #232]	; 0xe8
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8002544:	9743      	str	r7, [sp, #268]	; 0x10c
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002546:	f8cd a074 	str.w	sl, [sp, #116]	; 0x74
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800254a:	f8cd 80f8 	str.w	r8, [sp, #248]	; 0xf8
	PeriphClkInitStruct.PLL2.PLL2P = 16;
 800254e:	f8cd e080 	str.w	lr, [sp, #128]	; 0x80
	PeriphClkInitStruct.PLL2.PLL2M = 25;
 8002552:	f8cd c078 	str.w	ip, [sp, #120]	; 0x78
	PeriphClkInitStruct.PLL3.PLL3N = 160;
 8002556:	9127      	str	r1, [sp, #156]	; 0x9c
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8002558:	9245      	str	r2, [sp, #276]	; 0x114
	PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800255a:	e9cd 5323 	strd	r5, r3, [sp, #140]	; 0x8c
	PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800255e:	e9cd 732b 	strd	r7, r3, [sp, #172]	; 0xac
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002562:	f005 f823 	bl	80075ac <HAL_RCCEx_PeriphCLKConfig>
 8002566:	b920      	cbnz	r0, 8002572 <SystemClock_Config_For_OC+0x12a>
	HAL_PWREx_EnableUSBVoltageDetector();
 8002568:	f004 f86a 	bl	8006640 <HAL_PWREx_EnableUSBVoltageDetector>
}
 800256c:	b04c      	add	sp, #304	; 0x130
 800256e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		Error_Handler();
 8002572:	f7ff ff55 	bl	8002420 <Error_Handler>
 8002576:	bf00      	nop
 8002578:	58024800 	.word	0x58024800
 800257c:	58000400 	.word	0x58000400
 8002580:	58024400 	.word	0x58024400
 8002584:	000c0042 	.word	0x000c0042

08002588 <MX_TIM6_Init_Custom_Rate>:
{
 8002588:	b510      	push	{r4, lr}
	htim6.Instance = TIM6;
 800258a:	4810      	ldr	r0, [pc, #64]	; (80025cc <MX_TIM6_Init_Custom_Rate+0x44>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800258c:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 800258e:	4c10      	ldr	r4, [pc, #64]	; (80025d0 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8002590:	b084      	sub	sp, #16
	htim6.Init.Period = 7679;
 8002592:	f641 51ff 	movw	r1, #7679	; 0x1dff
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002596:	2280      	movs	r2, #128	; 0x80
	htim6.Instance = TIM6;
 8002598:	6020      	str	r0, [r4, #0]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800259a:	4620      	mov	r0, r4
	htim6.Init.Period = 7679;
 800259c:	60e1      	str	r1, [r4, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800259e:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 80025a0:	6063      	str	r3, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025a2:	9301      	str	r3, [sp, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025a4:	60a3      	str	r3, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025a6:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80025aa:	f006 f843 	bl	8008634 <HAL_TIM_Base_Init>
 80025ae:	b950      	cbnz	r0, 80025c6 <MX_TIM6_Init_Custom_Rate+0x3e>
 80025b0:	4603      	mov	r3, r0
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80025b2:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80025b4:	a901      	add	r1, sp, #4
 80025b6:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b8:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80025ba:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80025bc:	f006 f9aa 	bl	8008914 <HAL_TIMEx_MasterConfigSynchronization>
 80025c0:	b908      	cbnz	r0, 80025c6 <MX_TIM6_Init_Custom_Rate+0x3e>
}
 80025c2:	b004      	add	sp, #16
 80025c4:	bd10      	pop	{r4, pc}
		Error_Handler();
 80025c6:	f7ff ff2b 	bl	8002420 <Error_Handler>
 80025ca:	bf00      	nop
 80025cc:	40001000 	.word	0x40001000
 80025d0:	24008e40 	.word	0x24008e40
 80025d4:	00000000 	.word	0x00000000

080025d8 <main>:
{
 80025d8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80025dc:	b0a9      	sub	sp, #164	; 0xa4
  HAL_Init();
 80025de:	f000 fef5 	bl	80033cc <HAL_Init>
  __ASM volatile ("dsb 0xF":::"memory");
 80025e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80025e6:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80025ea:	4bce      	ldr	r3, [pc, #824]	; (8002924 <main+0x34c>)
 80025ec:	2600      	movs	r6, #0
 80025ee:	f8c3 6250 	str.w	r6, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80025f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80025f6:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80025fa:	695a      	ldr	r2, [r3, #20]
 80025fc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002600:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002602:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002606:	f3bf 8f6f 	isb	sy
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800260a:	4dc7      	ldr	r5, [pc, #796]	; (8002928 <main+0x350>)
	SystemClock_Config_For_OC();
 800260c:	f7ff ff1c 	bl	8002448 <SystemClock_Config_For_OC>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002610:	9621      	str	r6, [sp, #132]	; 0x84
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002612:	2401      	movs	r4, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002614:	9622      	str	r6, [sp, #136]	; 0x88
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002616:	f04f 0902 	mov.w	r9, #2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261a:	9623      	str	r6, [sp, #140]	; 0x8c
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800261c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002620:	4632      	mov	r2, r6
 8002622:	48c2      	ldr	r0, [pc, #776]	; (800292c <main+0x354>)
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002624:	4688      	mov	r8, r1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002626:	2703      	movs	r7, #3
  hadc1.Instance = ADC1;
 8002628:	f8df a330 	ldr.w	sl, [pc, #816]	; 800295c <main+0x384>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800262c:	f44f 2b80 	mov.w	fp, #262144	; 0x40000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002630:	e9cd 661f 	strd	r6, r6, [sp, #124]	; 0x7c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002634:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002638:	f043 0304 	orr.w	r3, r3, #4
 800263c:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8002640:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002644:	f003 0304 	and.w	r3, r3, #4
 8002648:	9306      	str	r3, [sp, #24]
 800264a:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800264c:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002654:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8002658:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800265c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002660:	9307      	str	r3, [sp, #28]
 8002662:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002664:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002668:	4323      	orrs	r3, r4
 800266a:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800266e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002672:	4023      	ands	r3, r4
 8002674:	9308      	str	r3, [sp, #32]
 8002676:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002678:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800267c:	ea43 0309 	orr.w	r3, r3, r9
 8002680:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8002684:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002688:	ea03 0309 	and.w	r3, r3, r9
 800268c:	9309      	str	r3, [sp, #36]	; 0x24
 800268e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002690:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002694:	f043 0308 	orr.w	r3, r3, #8
 8002698:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800269c:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80026a0:	f003 0308 	and.w	r3, r3, #8
 80026a4:	930a      	str	r3, [sp, #40]	; 0x28
 80026a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80026a8:	f003 f97c 	bl	80059a4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = SwInt1_Pin;
 80026ac:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026b0:	4a9f      	ldr	r2, [pc, #636]	; (8002930 <main+0x358>)
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 80026b2:	a91f      	add	r1, sp, #124	; 0x7c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026b4:	9421      	str	r4, [sp, #132]	; 0x84
  GPIO_InitStruct.Pin = SwInt1_Pin;
 80026b6:	901f      	str	r0, [sp, #124]	; 0x7c
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 80026b8:	489e      	ldr	r0, [pc, #632]	; (8002934 <main+0x35c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026ba:	9220      	str	r2, [sp, #128]	; 0x80
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 80026bc:	f003 f854 	bl	8005768 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80026c0:	f44f 7200 	mov.w	r2, #512	; 0x200
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026c4:	a91f      	add	r1, sp, #124	; 0x7c
 80026c6:	489b      	ldr	r0, [pc, #620]	; (8002934 <main+0x35c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c8:	9621      	str	r6, [sp, #132]	; 0x84
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80026ca:	9623      	str	r6, [sp, #140]	; 0x8c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026cc:	9722      	str	r7, [sp, #136]	; 0x88
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ce:	e9cd 291f 	strd	r2, r9, [sp, #124]	; 0x7c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026d2:	f003 f849 	bl	8005768 <HAL_GPIO_Init>
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80026d6:	a91f      	add	r1, sp, #124	; 0x7c
 80026d8:	4894      	ldr	r0, [pc, #592]	; (800292c <main+0x354>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026da:	9622      	str	r6, [sp, #136]	; 0x88
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80026dc:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	e9cd 4620 	strd	r4, r6, [sp, #128]	; 0x80
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80026e4:	f003 f840 	bl	8005768 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 80026e8:	4632      	mov	r2, r6
 80026ea:	2104      	movs	r1, #4
 80026ec:	2028      	movs	r0, #40	; 0x28
 80026ee:	f001 fcef 	bl	80040d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026f2:	2028      	movs	r0, #40	; 0x28
 80026f4:	f001 fd22 	bl	800413c <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80026f8:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80026fc:	4632      	mov	r2, r6
 80026fe:	4631      	mov	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002700:	4323      	orrs	r3, r4
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002702:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002704:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 8002708:	f8d5 50d8 	ldr.w	r5, [r5, #216]	; 0xd8
 800270c:	4025      	ands	r5, r4
 800270e:	9505      	str	r5, [sp, #20]
 8002710:	9d05      	ldr	r5, [sp, #20]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002712:	f001 fcdd 	bl	80040d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002716:	200b      	movs	r0, #11
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002718:	2504      	movs	r5, #4
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800271a:	f001 fd0f 	bl	800413c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 800271e:	4632      	mov	r2, r6
 8002720:	4649      	mov	r1, r9
 8002722:	200c      	movs	r0, #12
 8002724:	f001 fcd4 	bl	80040d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002728:	200c      	movs	r0, #12
 800272a:	f001 fd07 	bl	800413c <HAL_NVIC_EnableIRQ>
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800272e:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  hadc1.Instance = ADC1;
 8002732:	4a81      	ldr	r2, [pc, #516]	; (8002938 <main+0x360>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002734:	2308      	movs	r3, #8
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002736:	4650      	mov	r0, sl
  ADC_MultiModeTypeDef multimode = {0};
 8002738:	960e      	str	r6, [sp, #56]	; 0x38
  ADC_ChannelConfTypeDef sConfig = {0};
 800273a:	9618      	str	r6, [sp, #96]	; 0x60
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800273c:	f8ca 702c 	str.w	r7, [sl, #44]	; 0x2c
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002740:	f8ca 600c 	str.w	r6, [sl, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002744:	f88a 6014 	strb.w	r6, [sl, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002748:	f88a 601c 	strb.w	r6, [sl, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800274c:	f8ca 6034 	str.w	r6, [sl, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002750:	f88a 6038 	strb.w	r6, [sl, #56]	; 0x38
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002754:	f88a 4015 	strb.w	r4, [sl, #21]
  hadc1.Init.NbrOfConversion = 1;
 8002758:	f8ca 4018 	str.w	r4, [sl, #24]
  hadc1.Instance = ADC1;
 800275c:	f8ca 2000 	str.w	r2, [sl]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002760:	f8ca b004 	str.w	fp, [sl, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002764:	f8ca 3008 	str.w	r3, [sl, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002768:	f8ca 5010 	str.w	r5, [sl, #16]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800276c:	f8ca 9030 	str.w	r9, [sl, #48]	; 0x30
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002770:	e9ca 6609 	strd	r6, r6, [sl, #36]	; 0x24
  ADC_MultiModeTypeDef multimode = {0};
 8002774:	e9cd 660f 	strd	r6, r6, [sp, #60]	; 0x3c
  ADC_ChannelConfTypeDef sConfig = {0};
 8002778:	e9cd 6619 	strd	r6, r6, [sp, #100]	; 0x64
 800277c:	e9cd 661b 	strd	r6, r6, [sp, #108]	; 0x6c
 8002780:	e9cd 661d 	strd	r6, r6, [sp, #116]	; 0x74
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002784:	f001 fa44 	bl	8003c10 <HAL_ADC_Init>
 8002788:	2800      	cmp	r0, #0
 800278a:	f040 8135 	bne.w	80029f8 <main+0x420>
  multimode.Mode = ADC_DUALMODE_INTERL;
 800278e:	2007      	movs	r0, #7
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 8002790:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002794:	a90e      	add	r1, sp, #56	; 0x38
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 8002796:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  multimode.Mode = ADC_DUALMODE_INTERL;
 800279a:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800279c:	4650      	mov	r0, sl
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 800279e:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80027a0:	f001 fc22 	bl	8003fe8 <HAL_ADCEx_MultiModeConfigChannel>
 80027a4:	4602      	mov	r2, r0
 80027a6:	2800      	cmp	r0, #0
 80027a8:	f040 8126 	bne.w	80029f8 <main+0x420>
  sConfig.Channel = ADC_CHANNEL_5;
 80027ac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002960 <main+0x388>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80027b0:	2706      	movs	r7, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80027b2:	f240 76ff 	movw	r6, #2047	; 0x7ff
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027b6:	a918      	add	r1, sp, #96	; 0x60
 80027b8:	4650      	mov	r0, sl
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80027ba:	921a      	str	r2, [sp, #104]	; 0x68
  sConfig.OffsetSignedSaturation = DISABLE;
 80027bc:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80027c0:	961b      	str	r6, [sp, #108]	; 0x6c
  sConfig.Offset = 0;
 80027c2:	e9cd 521c 	strd	r5, r2, [sp, #112]	; 0x70
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80027c6:	e9cd 8718 	strd	r8, r7, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027ca:	f000 fed3 	bl	8003574 <HAL_ADC_ConfigChannel>
 80027ce:	4602      	mov	r2, r0
 80027d0:	2800      	cmp	r0, #0
 80027d2:	f040 8111 	bne.w	80029f8 <main+0x420>
  hadc2.Instance = ADC2;
 80027d6:	4b59      	ldr	r3, [pc, #356]	; (800293c <main+0x364>)
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80027d8:	2108      	movs	r1, #8
  hadc2.Instance = ADC2;
 80027da:	f8df c188 	ldr.w	ip, [pc, #392]	; 8002964 <main+0x38c>
  ADC_ChannelConfTypeDef sConfig = {0};
 80027de:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80027e0:	4618      	mov	r0, r3
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80027e2:	751a      	strb	r2, [r3, #20]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80027e4:	771a      	strb	r2, [r3, #28]
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80027e6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80027e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80027ec:	f8c3 b004 	str.w	fp, [r3, #4]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80027f0:	611d      	str	r5, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80027f2:	755c      	strb	r4, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 80027f4:	619c      	str	r4, [r3, #24]
  hadc2.Instance = ADC2;
 80027f6:	f8c3 c000 	str.w	ip, [r3]
 80027fa:	9303      	str	r3, [sp, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80027fc:	e9c3 1202 	strd	r1, r2, [r3, #8]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002800:	e9c3 290b 	strd	r2, r9, [r3, #44]	; 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 8002804:	e9cd 2212 	strd	r2, r2, [sp, #72]	; 0x48
 8002808:	e9cd 2214 	strd	r2, r2, [sp, #80]	; 0x50
 800280c:	e9cd 2216 	strd	r2, r2, [sp, #88]	; 0x58
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002810:	f001 f9fe 	bl	8003c10 <HAL_ADC_Init>
 8002814:	4602      	mov	r2, r0
 8002816:	2800      	cmp	r0, #0
 8002818:	f040 80ee 	bne.w	80029f8 <main+0x420>
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800281c:	9b03      	ldr	r3, [sp, #12]
 800281e:	a911      	add	r1, sp, #68	; 0x44
  sConfig.OffsetSignedSaturation = DISABLE;
 8002820:	f88d 205d 	strb.w	r2, [sp, #93]	; 0x5d
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002824:	4618      	mov	r0, r3
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002826:	e9cd 8711 	strd	r8, r7, [sp, #68]	; 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800282a:	e9cd 2613 	strd	r2, r6, [sp, #76]	; 0x4c
  sConfig.Offset = 0;
 800282e:	e9cd 5215 	strd	r5, r2, [sp, #84]	; 0x54
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002832:	f000 fe9f 	bl	8003574 <HAL_ADC_ConfigChannel>
 8002836:	4601      	mov	r1, r0
 8002838:	2800      	cmp	r0, #0
 800283a:	f040 80dd 	bne.w	80029f8 <main+0x420>
  DAC_ChannelConfTypeDef sConfig = {0};
 800283e:	2224      	movs	r2, #36	; 0x24
  hdac1.Instance = DAC1;
 8002840:	4d3f      	ldr	r5, [pc, #252]	; (8002940 <main+0x368>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8002842:	a81f      	add	r0, sp, #124	; 0x7c
 8002844:	f009 fe01 	bl	800c44a <memset>
  hdac1.Instance = DAC1;
 8002848:	4b3e      	ldr	r3, [pc, #248]	; (8002944 <main+0x36c>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800284a:	4628      	mov	r0, r5
  hdac1.Instance = DAC1;
 800284c:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800284e:	f001 fc9b 	bl	8004188 <HAL_DAC_Init>
 8002852:	4603      	mov	r3, r0
 8002854:	2800      	cmp	r0, #0
 8002856:	f040 80cf 	bne.w	80029f8 <main+0x420>
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800285a:	2616      	movs	r6, #22
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800285c:	461a      	mov	r2, r3
 800285e:	a91f      	add	r1, sp, #124	; 0x7c
 8002860:	4628      	mov	r0, r5
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002862:	931f      	str	r3, [sp, #124]	; 0x7c
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002864:	9323      	str	r3, [sp, #140]	; 0x8c
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8002866:	9620      	str	r6, [sp, #128]	; 0x80
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8002868:	e9cd 3421 	strd	r3, r4, [sp, #132]	; 0x84
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800286c:	f001 fda0 	bl	80043b0 <HAL_DAC_ConfigChannel>
 8002870:	4602      	mov	r2, r0
 8002872:	2800      	cmp	r0, #0
 8002874:	f040 80c0 	bne.w	80029f8 <main+0x420>
  hlptim2.Instance = LPTIM2;
 8002878:	4b33      	ldr	r3, [pc, #204]	; (8002948 <main+0x370>)
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800287a:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800287e:	f64f 74ff 	movw	r4, #65535	; 0xffff
  hlptim2.Instance = LPTIM2;
 8002882:	4d32      	ldr	r5, [pc, #200]	; (800294c <main+0x374>)
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8002884:	4618      	mov	r0, r3
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8002886:	6299      	str	r1, [r3, #40]	; 0x28
  hlptim2.Instance = LPTIM2;
 8002888:	601d      	str	r5, [r3, #0]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800288a:	615c      	str	r4, [r3, #20]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 800288c:	e9c3 2201 	strd	r2, r2, [r3, #4]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8002890:	e9c3 2203 	strd	r2, r2, [r3, #12]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002894:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002898:	e9c3 220b 	strd	r2, r2, [r3, #44]	; 0x2c
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 800289c:	f003 f894 	bl	80059c8 <HAL_LPTIM_Init>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2800      	cmp	r0, #0
 80028a4:	f040 80a8 	bne.w	80029f8 <main+0x420>
  htim6.Instance = TIM6;
 80028a8:	4c29      	ldr	r4, [pc, #164]	; (8002950 <main+0x378>)
  htim6.Init.Period = 8191;
 80028aa:	f641 71ff 	movw	r1, #8191	; 0x1fff
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028ae:	2280      	movs	r2, #128	; 0x80
  htim6.Instance = TIM6;
 80028b0:	4d28      	ldr	r5, [pc, #160]	; (8002954 <main+0x37c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028b2:	900b      	str	r0, [sp, #44]	; 0x2c
  htim6.Init.Prescaler = 0;
 80028b4:	6060      	str	r0, [r4, #4]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80028b6:	4620      	mov	r0, r4
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028b8:	60a3      	str	r3, [r4, #8]
  htim6.Instance = TIM6;
 80028ba:	6025      	str	r5, [r4, #0]
  htim6.Init.Period = 8191;
 80028bc:	60e1      	str	r1, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028be:	61a2      	str	r2, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028c0:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80028c4:	f005 feb6 	bl	8008634 <HAL_TIM_Base_Init>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2800      	cmp	r0, #0
 80028cc:	f040 8094 	bne.w	80029f8 <main+0x420>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80028d0:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80028d2:	a90b      	add	r1, sp, #44	; 0x2c
 80028d4:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028d6:	930d      	str	r3, [sp, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80028d8:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80028da:	f006 f81b 	bl	8008914 <HAL_TIMEx_MasterConfigSynchronization>
 80028de:	2800      	cmp	r0, #0
 80028e0:	f040 808a 	bne.w	80029f8 <main+0x420>
  huart3.Instance = USART3;
 80028e4:	4c1c      	ldr	r4, [pc, #112]	; (8002958 <main+0x380>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80028e6:	2300      	movs	r3, #0
  huart3.Init.BaudRate = 115200;
 80028e8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart3.Init.Mode = UART_MODE_TX_RX;
 80028ec:	220c      	movs	r2, #12
  huart3.Instance = USART3;
 80028ee:	f505 5560 	add.w	r5, r5, #14336	; 0x3800
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80028f2:	4620      	mov	r0, r4
  huart3.Init.Mode = UART_MODE_TX_RX;
 80028f4:	6162      	str	r2, [r4, #20]
  huart3.Init.Parity = UART_PARITY_NONE;
 80028f6:	6123      	str	r3, [r4, #16]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028f8:	62a3      	str	r3, [r4, #40]	; 0x28
  huart3.Init.BaudRate = 115200;
 80028fa:	e9c4 5100 	strd	r5, r1, [r4]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80028fe:	e9c4 3302 	strd	r3, r3, [r4, #8]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002902:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002906:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800290a:	f006 f9c5 	bl	8008c98 <HAL_UART_Init>
 800290e:	4601      	mov	r1, r0
 8002910:	2800      	cmp	r0, #0
 8002912:	d171      	bne.n	80029f8 <main+0x420>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002914:	4620      	mov	r0, r4
 8002916:	f006 fd23 	bl	8009360 <HAL_UARTEx_SetTxFifoThreshold>
 800291a:	4601      	mov	r1, r0
 800291c:	2800      	cmp	r0, #0
 800291e:	d16b      	bne.n	80029f8 <main+0x420>
 8002920:	e022      	b.n	8002968 <main+0x390>
 8002922:	bf00      	nop
 8002924:	e000ed00 	.word	0xe000ed00
 8002928:	58024400 	.word	0x58024400
 800292c:	58020000 	.word	0x58020000
 8002930:	11110000 	.word	0x11110000
 8002934:	58020800 	.word	0x58020800
 8002938:	40022000 	.word	0x40022000
 800293c:	24002b48 	.word	0x24002b48
 8002940:	24002aa8 	.word	0x24002aa8
 8002944:	40007400 	.word	0x40007400
 8002948:	24007814 	.word	0x24007814
 800294c:	58002400 	.word	0x58002400
 8002950:	24008e40 	.word	0x24008e40
 8002954:	40001000 	.word	0x40001000
 8002958:	24002abc 	.word	0x24002abc
 800295c:	240077a8 	.word	0x240077a8
 8002960:	14f00020 	.word	0x14f00020
 8002964:	40022100 	.word	0x40022100
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002968:	4620      	mov	r0, r4
 800296a:	f006 fd4b 	bl	8009404 <HAL_UARTEx_SetRxFifoThreshold>
 800296e:	2800      	cmp	r0, #0
 8002970:	d142      	bne.n	80029f8 <main+0x420>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002972:	4620      	mov	r0, r4
 8002974:	f006 fcd6 	bl	8009324 <HAL_UARTEx_DisableFifoMode>
 8002978:	4605      	mov	r5, r0
 800297a:	2800      	cmp	r0, #0
 800297c:	d13c      	bne.n	80029f8 <main+0x420>
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800297e:	4ca2      	ldr	r4, [pc, #648]	; (8002c08 <main+0x630>)
  MX_USB_DEVICE_Init();
 8002980:	f008 f93c 	bl	800abfc <MX_USB_DEVICE_Init>
 8002984:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002988:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800298c:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002990:	f643 7ce0 	movw	ip, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002994:	f3c3 06c9 	ubfx	r6, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002998:	f3c3 334e 	ubfx	r3, r3, #13, #15
 800299c:	07b7      	lsls	r7, r6, #30
 800299e:	015d      	lsls	r5, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80029a0:	ea05 000c 	and.w	r0, r5, ip
 80029a4:	4639      	mov	r1, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80029a6:	4632      	mov	r2, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80029a8:	ea41 0300 	orr.w	r3, r1, r0
      } while (ways-- != 0U);
 80029ac:	3a01      	subs	r2, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80029ae:	f101 4140 	add.w	r1, r1, #3221225472	; 0xc0000000
 80029b2:	f8c4 3260 	str.w	r3, [r4, #608]	; 0x260
      } while (ways-- != 0U);
 80029b6:	1c53      	adds	r3, r2, #1
 80029b8:	d1f6      	bne.n	80029a8 <main+0x3d0>
 80029ba:	3d20      	subs	r5, #32
    } while(sets-- != 0U);
 80029bc:	f115 0f20 	cmn.w	r5, #32
 80029c0:	d1ee      	bne.n	80029a0 <main+0x3c8>
 80029c2:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80029c6:	6963      	ldr	r3, [r4, #20]
 80029c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029cc:	6163      	str	r3, [r4, #20]
 80029ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80029d2:	f3bf 8f6f 	isb	sy
	MX_TIM6_Init_Custom_Rate();
 80029d6:	f7ff fdd7 	bl	8002588 <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 80029da:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80029de:	2100      	movs	r1, #0
 80029e0:	488a      	ldr	r0, [pc, #552]	; (8002c0c <main+0x634>)
 80029e2:	f001 fa2d 	bl	8003e40 <HAL_ADCEx_Calibration_Start>
 80029e6:	b938      	cbnz	r0, 80029f8 <main+0x420>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 80029e8:	4601      	mov	r1, r0
 80029ea:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80029ee:	4888      	ldr	r0, [pc, #544]	; (8002c10 <main+0x638>)
 80029f0:	f001 fa26 	bl	8003e40 <HAL_ADCEx_Calibration_Start>
 80029f4:	4606      	mov	r6, r0
 80029f6:	b108      	cbz	r0, 80029fc <main+0x424>
    Error_Handler();
 80029f8:	f7ff fd12 	bl	8002420 <Error_Handler>
	volume= 0.1;
 80029fc:	4b85      	ldr	r3, [pc, #532]	; (8002c14 <main+0x63c>)
	SetFstep(2);
 80029fe:	2002      	movs	r0, #2
	volume= 0.1;
 8002a00:	f8df b2bc 	ldr.w	fp, [pc, #700]	; 8002cc0 <main+0x6e8>
	AMindex  = LSBindex = 1;
 8002a04:	2401      	movs	r4, #1
	meanavg = 0.f;
 8002a06:	ed9f ba84 	vldr	s22, [pc, #528]	; 8002c18 <main+0x640>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8002a0a:	f44f 6700 	mov.w	r7, #2048	; 0x800
	volume= 0.1;
 8002a0e:	f8cb 3000 	str.w	r3, [fp]
	SetFstep(2);
 8002a12:	f7fe f8cb 	bl	8000bac <SetFstep>
	cwpitch = CWPITCH;
 8002a16:	4b81      	ldr	r3, [pc, #516]	; (8002c1c <main+0x644>)
	bw[AM]   = bw[LSB]  = Wide;
 8002a18:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
	cwpitch = CWPITCH;
 8002a1c:	4880      	ldr	r0, [pc, #512]	; (8002c20 <main+0x648>)
	os_time = 0;
 8002a1e:	4a81      	ldr	r2, [pc, #516]	; (8002c24 <main+0x64c>)
	cwpitch = CWPITCH;
 8002a20:	6018      	str	r0, [r3, #0]
	os_time = 0;
 8002a22:	6016      	str	r6, [r2, #0]
	meanavg = 0.f;
 8002a24:	4b80      	ldr	r3, [pc, #512]	; (8002c28 <main+0x650>)
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8002a26:	4a81      	ldr	r2, [pc, #516]	; (8002c2c <main+0x654>)
 8002a28:	4881      	ldr	r0, [pc, #516]	; (8002c30 <main+0x658>)
	meanavg = 0.f;
 8002a2a:	ed83 ba00 	vstr	s22, [r3]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8002a2e:	6010      	str	r0, [r2, #0]
	Muted   = false;
 8002a30:	4b80      	ldr	r3, [pc, #512]	; (8002c34 <main+0x65c>)
	AMindex  = LSBindex = 1;
 8002a32:	4881      	ldr	r0, [pc, #516]	; (8002c38 <main+0x660>)
	Muted   = false;
 8002a34:	701e      	strb	r6, [r3, #0]
	AMindex  = LSBindex = 1;
 8002a36:	8004      	strh	r4, [r0, #0]
 8002a38:	4b80      	ldr	r3, [pc, #512]	; (8002c3c <main+0x664>)
	USBindex = CWindex  = 1;
 8002a3a:	4a81      	ldr	r2, [pc, #516]	; (8002c40 <main+0x668>)
 8002a3c:	4881      	ldr	r0, [pc, #516]	; (8002c44 <main+0x66c>)
	AMindex  = LSBindex = 1;
 8002a3e:	801c      	strh	r4, [r3, #0]
	USBindex = CWindex  = 1;
 8002a40:	8014      	strh	r4, [r2, #0]
 8002a42:	8004      	strh	r4, [r0, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8002a44:	4b80      	ldr	r3, [pc, #512]	; (8002c48 <main+0x670>)
	agc[AM]  = agc[LSB] = Slow;
 8002a46:	4a81      	ldr	r2, [pc, #516]	; (8002c4c <main+0x674>)
 8002a48:	4881      	ldr	r0, [pc, #516]	; (8002c50 <main+0x678>)
	bw[AM]   = bw[LSB]  = Wide;
 8002a4a:	6019      	str	r1, [r3, #0]
	agc[AM]  = agc[LSB] = Slow;
 8002a4c:	6010      	str	r0, [r2, #0]
	AGC_decay[Fast] = 0.9995f;
 8002a4e:	4b81      	ldr	r3, [pc, #516]	; (8002c54 <main+0x67c>)
 8002a50:	4981      	ldr	r1, [pc, #516]	; (8002c58 <main+0x680>)
	AGC_decay[Slow] = 0.99995f;
 8002a52:	4a82      	ldr	r2, [pc, #520]	; (8002c5c <main+0x684>)
	Hangcount[Fast] = 2;
 8002a54:	4882      	ldr	r0, [pc, #520]	; (8002c60 <main+0x688>)
 8002a56:	4e83      	ldr	r6, [pc, #524]	; (8002c64 <main+0x68c>)
	SamplingRate = ((160000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8002a58:	4d83      	ldr	r5, [pc, #524]	; (8002c68 <main+0x690>)
	AGC_decay[Fast] = 0.9995f;
 8002a5a:	6019      	str	r1, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 8002a5c:	605a      	str	r2, [r3, #4]
	AgcThreshold    = 1.92e-4f;
 8002a5e:	4983      	ldr	r1, [pc, #524]	; (8002c6c <main+0x694>)
 8002a60:	4a83      	ldr	r2, [pc, #524]	; (8002c70 <main+0x698>)
	SamplingRate = ((160000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8002a62:	4b84      	ldr	r3, [pc, #528]	; (8002c74 <main+0x69c>)
	Hangcount[Fast] = 2;
 8002a64:	6006      	str	r6, [r0, #0]
	SetFOutVHF(10000000);
 8002a66:	4884      	ldr	r0, [pc, #528]	; (8002c78 <main+0x6a0>)
	AgcThreshold    = 1.92e-4f;
 8002a68:	6011      	str	r1, [r2, #0]
	SamplingRate = ((160000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8002a6a:	602b      	str	r3, [r5, #0]
	SetFOutVHF(10000000);
 8002a6c:	f7ff fcb6 	bl	80023dc <SetFOutVHF>
	SamplingRate = SamplingRate * 4000000.f / 3999300.f; // Correct Xtal error
 8002a70:	edd5 7a00 	vldr	s15, [r5]
 8002a74:	eddf 6a81 	vldr	s13, [pc, #516]	; 8002c7c <main+0x6a4>
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002a78:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8002c80 <main+0x6a8>
	SamplingRate = SamplingRate * 4000000.f / 3999300.f; // Correct Xtal error
 8002a7c:	ee67 7aa6 	vmul.f32	s15, s15, s13
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002a80:	4b80      	ldr	r3, [pc, #512]	; (8002c84 <main+0x6ac>)
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8002a82:	4e81      	ldr	r6, [pc, #516]	; (8002c88 <main+0x6b0>)
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002a84:	ee27 7a87 	vmul.f32	s14, s15, s14
	SamplingRate = SamplingRate * 4000000.f / 3999300.f; // Correct Xtal error
 8002a88:	edc5 7a00 	vstr	s15, [r5]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002a8c:	ed83 7a00 	vstr	s14, [r3]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 8002a90:	f7ff f94a 	bl	8001d28 <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8002a94:	4b7d      	ldr	r3, [pc, #500]	; (8002c8c <main+0x6b4>)
 8002a96:	2204      	movs	r2, #4
 8002a98:	9701      	str	r7, [sp, #4]
 8002a9a:	2140      	movs	r1, #64	; 0x40
 8002a9c:	9300      	str	r3, [sp, #0]
 8002a9e:	487c      	ldr	r0, [pc, #496]	; (8002c90 <main+0x6b8>)
 8002aa0:	4b7c      	ldr	r3, [pc, #496]	; (8002c94 <main+0x6bc>)
 8002aa2:	f008 ff21 	bl	800b8e8 <arm_fir_decimate_init_f32>
 8002aa6:	7030      	strb	r0, [r6, #0]
	while(arc != ARM_MATH_SUCCESS)
 8002aa8:	b100      	cbz	r0, 8002aac <main+0x4d4>
 8002aaa:	e7fe      	b.n	8002aaa <main+0x4d2>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 8002aac:	4b7a      	ldr	r3, [pc, #488]	; (8002c98 <main+0x6c0>)
 8002aae:	2204      	movs	r2, #4
 8002ab0:	9701      	str	r7, [sp, #4]
 8002ab2:	2140      	movs	r1, #64	; 0x40
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	4879      	ldr	r0, [pc, #484]	; (8002c9c <main+0x6c4>)
 8002ab8:	4b76      	ldr	r3, [pc, #472]	; (8002c94 <main+0x6bc>)
 8002aba:	f008 ff15 	bl	800b8e8 <arm_fir_decimate_init_f32>
 8002abe:	7030      	strb	r0, [r6, #0]
	while(arc != ARM_MATH_SUCCESS)
 8002ac0:	b100      	cbz	r0, 8002ac4 <main+0x4ec>
 8002ac2:	e7fe      	b.n	8002ac2 <main+0x4ea>
	Load_Presets();
 8002ac4:	f7fd fe44 	bl	8000750 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 8002ac8:	4620      	mov	r0, r4
 8002aca:	f7fd fe6b 	bl	80007a4 <Tune_Preset>
	DisplayStatus();    // Display status, it would not be shown until a user input was given
 8002ace:	f7ff fba1 	bl	8002214 <DisplayStatus>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 8002ad2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ad6:	4972      	ldr	r1, [pc, #456]	; (8002ca0 <main+0x6c8>)
 8002ad8:	484c      	ldr	r0, [pc, #304]	; (8002c0c <main+0x634>)
 8002ada:	f001 fa05 	bl	8003ee8 <HAL_ADCEx_MultiModeStart_DMA>
 8002ade:	4604      	mov	r4, r0
 8002ae0:	2800      	cmp	r0, #0
 8002ae2:	d189      	bne.n	80029f8 <main+0x420>
	HAL_TIM_Base_Start(&htim6);
 8002ae4:	486f      	ldr	r0, [pc, #444]	; (8002ca4 <main+0x6cc>)
 8002ae6:	f005 fe37 	bl	8008758 <HAL_TIM_Base_Start>
 8002aea:	4d6f      	ldr	r5, [pc, #444]	; (8002ca8 <main+0x6d0>)
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8002aec:	4621      	mov	r1, r4
 8002aee:	486f      	ldr	r0, [pc, #444]	; (8002cac <main+0x6d4>)
 8002af0:	f001 fb60 	bl	80041b4 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 8002af4:	4621      	mov	r1, r4
 8002af6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002afa:	9400      	str	r4, [sp, #0]
 8002afc:	4a6c      	ldr	r2, [pc, #432]	; (8002cb0 <main+0x6d8>)
 8002afe:	486b      	ldr	r0, [pc, #428]	; (8002cac <main+0x6d4>)
 8002b00:	f001 fb86 	bl	8004210 <HAL_DAC_Start_DMA>
	if (USBRXLength)
 8002b04:	682b      	ldr	r3, [r5, #0]
 8002b06:	f8df a1bc 	ldr.w	sl, [pc, #444]	; 8002cc4 <main+0x6ec>
 8002b0a:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 8002cc8 <main+0x6f0>
 8002b0e:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002ccc <main+0x6f4>
 8002b12:	4f68      	ldr	r7, [pc, #416]	; (8002cb4 <main+0x6dc>)
	sprintf((char*)UartTXString, "S %-4.1f\r", SValue);
 8002b14:	4e68      	ldr	r6, [pc, #416]	; (8002cb8 <main+0x6e0>)
 8002b16:	4c69      	ldr	r4, [pc, #420]	; (8002cbc <main+0x6e4>)
			volume += 0.1;
 8002b18:	ed9f ab35 	vldr	d10, [pc, #212]	; 8002bf0 <main+0x618>
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002b1c:	ed9f 9b36 	vldr	d9, [pc, #216]	; 8002bf8 <main+0x620>
 8002b20:	ed9f 8b37 	vldr	d8, [pc, #220]	; 8002c00 <main+0x628>
	if (USBRXLength)
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 80f9 	beq.w	8002d1c <main+0x744>
		result = HAL_OK;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
		USBRXLength = 0;
 8002b30:	602b      	str	r3, [r5, #0]
	if (result == HAL_OK)
 8002b32:	f89d 307c 	ldrb.w	r3, [sp, #124]	; 0x7c
 8002b36:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f040 80cd 	bne.w	8002cda <main+0x702>
		switch (UartRXString[0])
 8002b40:	f899 3000 	ldrb.w	r3, [r9]
		UartRXDataReady = RESET;
 8002b44:	f88a 2000 	strb.w	r2, [sl]
		switch (UartRXString[0])
 8002b48:	3b2b      	subs	r3, #43	; 0x2b
 8002b4a:	2b4c      	cmp	r3, #76	; 0x4c
 8002b4c:	f200 80c3 	bhi.w	8002cd6 <main+0x6fe>
 8002b50:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002b54:	00c100e8 	.word	0x00c100e8
 8002b58:	00c10121 	.word	0x00c10121
 8002b5c:	00c100c1 	.word	0x00c100c1
 8002b60:	011b011e 	.word	0x011b011e
 8002b64:	013d0117 	.word	0x013d0117
 8002b68:	01350139 	.word	0x01350139
 8002b6c:	01130131 	.word	0x01130131
 8002b70:	00c100c1 	.word	0x00c100c1
 8002b74:	00c100c1 	.word	0x00c100c1
 8002b78:	00c100c1 	.word	0x00c100c1
 8002b7c:	00c100c1 	.word	0x00c100c1
 8002b80:	00c100c1 	.word	0x00c100c1
 8002b84:	00c100c1 	.word	0x00c100c1
 8002b88:	00c100c1 	.word	0x00c100c1
 8002b8c:	00c100c1 	.word	0x00c100c1
 8002b90:	00c100c1 	.word	0x00c100c1
 8002b94:	00c100c1 	.word	0x00c100c1
 8002b98:	00c100c1 	.word	0x00c100c1
 8002b9c:	00c100c1 	.word	0x00c100c1
 8002ba0:	00c100c1 	.word	0x00c100c1
 8002ba4:	00c100c1 	.word	0x00c100c1
 8002ba8:	00c100c1 	.word	0x00c100c1
 8002bac:	00c100c1 	.word	0x00c100c1
 8002bb0:	00c100c1 	.word	0x00c100c1
 8002bb4:	00c100c1 	.word	0x00c100c1
 8002bb8:	00c100c1 	.word	0x00c100c1
 8002bbc:	00c100c1 	.word	0x00c100c1
 8002bc0:	00c1010f 	.word	0x00c1010f
 8002bc4:	00c1010b 	.word	0x00c1010b
 8002bc8:	010700c1 	.word	0x010700c1
 8002bcc:	00c100c1 	.word	0x00c100c1
 8002bd0:	00c100c1 	.word	0x00c100c1
 8002bd4:	010300c1 	.word	0x010300c1
 8002bd8:	00ff00c1 	.word	0x00ff00c1
 8002bdc:	00c100c1 	.word	0x00c100c1
 8002be0:	00c100c1 	.word	0x00c100c1
 8002be4:	00c100fb 	.word	0x00c100fb
 8002be8:	00c100f7 	.word	0x00c100f7
 8002bec:	00be      	.short	0x00be
 8002bee:	bf00      	nop
 8002bf0:	9999999a 	.word	0x9999999a
 8002bf4:	3fb99999 	.word	0x3fb99999
 8002bf8:	00000000 	.word	0x00000000
 8002bfc:	409f4000 	.word	0x409f4000
 8002c00:	9916f6a6 	.word	0x9916f6a6
 8002c04:	400a93fc 	.word	0x400a93fc
 8002c08:	e000ed00 	.word	0xe000ed00
 8002c0c:	240077a8 	.word	0x240077a8
 8002c10:	24002b48 	.word	0x24002b48
 8002c14:	3dcccccd 	.word	0x3dcccccd
 8002c18:	00000000 	.word	0x00000000
 8002c1c:	24009ea0 	.word	0x24009ea0
 8002c20:	44228000 	.word	0x44228000
 8002c24:	24009eac 	.word	0x24009eac
 8002c28:	2400c3c0 	.word	0x2400c3c0
 8002c2c:	24008e90 	.word	0x24008e90
 8002c30:	3f7cac08 	.word	0x3f7cac08
 8002c34:	240077a4 	.word	0x240077a4
 8002c38:	2400d7e0 	.word	0x2400d7e0
 8002c3c:	2400d7e2 	.word	0x2400d7e2
 8002c40:	24008e94 	.word	0x24008e94
 8002c44:	24008058 	.word	0x24008058
 8002c48:	24008e98 	.word	0x24008e98
 8002c4c:	2400780c 	.word	0x2400780c
 8002c50:	00010101 	.word	0x00010101
 8002c54:	2400c3cc 	.word	0x2400c3cc
 8002c58:	3f7fdf3b 	.word	0x3f7fdf3b
 8002c5c:	3f7ffcb9 	.word	0x3f7ffcb9
 8002c60:	24009ea4 	.word	0x24009ea4
 8002c64:	001e0002 	.word	0x001e0002
 8002c68:	24004484 	.word	0x24004484
 8002c6c:	3949539c 	.word	0x3949539c
 8002c70:	24009e9c 	.word	0x24009e9c
 8002c74:	4b189680 	.word	0x4b189680
 8002c78:	00989680 	.word	0x00989680
 8002c7c:	3f8005bd 	.word	0x3f8005bd
 8002c80:	3b800000 	.word	0x3b800000
 8002c84:	24008054 	.word	0x24008054
 8002c88:	2400c3c4 	.word	0x2400c3c4
 8002c8c:	24004d8c 	.word	0x24004d8c
 8002c90:	24000684 	.word	0x24000684
 8002c94:	240000f4 	.word	0x240000f4
 8002c98:	24009eb0 	.word	0x24009eb0
 8002c9c:	240088d8 	.word	0x240088d8
 8002ca0:	2400cbe0 	.word	0x2400cbe0
 8002ca4:	24008e40 	.word	0x24008e40
 8002ca8:	240076a0 	.word	0x240076a0
 8002cac:	24002aa8 	.word	0x24002aa8
 8002cb0:	24006ea0 	.word	0x24006ea0
 8002cb4:	2400447c 	.word	0x2400447c
 8002cb8:	08011fc4 	.word	0x08011fc4
 8002cbc:	240076a4 	.word	0x240076a4
 8002cc0:	240043dc 	.word	0x240043dc
 8002cc4:	24000668 	.word	0x24000668
 8002cc8:	2400448c 	.word	0x2400448c
 8002ccc:	240088d4 	.word	0x240088d4
			SetBW((Bwidth)Wide);  break;
 8002cd0:	2001      	movs	r0, #1
 8002cd2:	f7fd fe47 	bl	8000964 <SetBW>
		DisplayStatus();
 8002cd6:	f7ff fa9d 	bl	8002214 <DisplayStatus>
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002cda:	ed98 0a00 	vldr	s0, [r8]
 8002cde:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8002ce2:	ee20 0b09 	vmul.f64	d0, d0, d9
 8002ce6:	f00b fbd7 	bl	800e498 <log10>
	sprintf((char*)UartTXString, "S %-4.1f\r", SValue);
 8002cea:	4631      	mov	r1, r6
 8002cec:	4620      	mov	r0, r4
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002cee:	ee20 0b08 	vmul.f64	d0, d0, d8
 8002cf2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
	sprintf((char*)UartTXString, "S %-4.1f\r", SValue);
 8002cf6:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002cfa:	ed87 0a00 	vstr	s0, [r7]
	sprintf((char*)UartTXString, "S %-4.1f\r", SValue);
 8002cfe:	ec53 2b17 	vmov	r2, r3, d7
 8002d02:	f00a f89d 	bl	800ce40 <siprintf>
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 8002d06:	4620      	mov	r0, r4
 8002d08:	f7fd fb4a 	bl	80003a0 <strlen>
 8002d0c:	b281      	uxth	r1, r0
 8002d0e:	4620      	mov	r0, r4
 8002d10:	f007 fff0 	bl	800acf4 <CDC_Transmit_FS>
	if (USBRXLength)
 8002d14:	682b      	ldr	r3, [r5, #0]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f47f af07 	bne.w	8002b2a <main+0x552>
		result = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8002d22:	e706      	b.n	8002b32 <main+0x55a>
			volume += 0.1;
 8002d24:	ed9b 7a00 	vldr	s14, [fp]
			if (volume > 1.0)
 8002d28:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			volume += 0.1;
 8002d2c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002d30:	ee37 7b0a 	vadd.f64	d7, d7, d10
 8002d34:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8002d38:	fe87 7a66 	vminnm.f32	s14, s14, s13
 8002d3c:	ed8b 7a00 	vstr	s14, [fp]
 8002d40:	e7c9      	b.n	8002cd6 <main+0x6fe>
			SetMode((Mode)USB); break;
 8002d42:	2002      	movs	r0, #2
 8002d44:	f7fd fe86 	bl	8000a54 <SetMode>
 8002d48:	e7c5      	b.n	8002cd6 <main+0x6fe>
			SetAGC((Agctype)Slow);  break;
 8002d4a:	2001      	movs	r0, #1
 8002d4c:	f7fd fe2c 	bl	80009a8 <SetAGC>
 8002d50:	e7c1      	b.n	8002cd6 <main+0x6fe>
			SetBW((Bwidth)Narrow);  break;
 8002d52:	2000      	movs	r0, #0
 8002d54:	f7fd fe06 	bl	8000964 <SetBW>
 8002d58:	e7bd      	b.n	8002cd6 <main+0x6fe>
			SetMode((Mode)LSB); break;
 8002d5a:	2001      	movs	r0, #1
 8002d5c:	f7fd fe7a 	bl	8000a54 <SetMode>
 8002d60:	e7b9      	b.n	8002cd6 <main+0x6fe>
			SetAGC((Agctype)Fast);  break;
 8002d62:	2000      	movs	r0, #0
 8002d64:	f7fd fe20 	bl	80009a8 <SetAGC>
 8002d68:	e7b5      	b.n	8002cd6 <main+0x6fe>
			SetMode((Mode)CW); break;
 8002d6a:	2003      	movs	r0, #3
 8002d6c:	f7fd fe72 	bl	8000a54 <SetMode>
 8002d70:	e7b1      	b.n	8002cd6 <main+0x6fe>
			SetMode((Mode)AM); break;
 8002d72:	2000      	movs	r0, #0
 8002d74:	f7fd fe6e 	bl	8000a54 <SetMode>
 8002d78:	e7ad      	b.n	8002cd6 <main+0x6fe>
			SetFstep(0); break;
 8002d7a:	2000      	movs	r0, #0
 8002d7c:	f7fd ff16 	bl	8000bac <SetFstep>
 8002d80:	e7a9      	b.n	8002cd6 <main+0x6fe>
			SetFstep(5);  break;
 8002d82:	2005      	movs	r0, #5
 8002d84:	f7fd ff12 	bl	8000bac <SetFstep>
 8002d88:	e7a5      	b.n	8002cd6 <main+0x6fe>
			FplusClicked(); break;
 8002d8a:	f7fd ff23 	bl	8000bd4 <FplusClicked>
 8002d8e:	e7a2      	b.n	8002cd6 <main+0x6fe>
			FminusClicked(); break;
 8002d90:	f7fe f804 	bl	8000d9c <FminusClicked>
 8002d94:	e79f      	b.n	8002cd6 <main+0x6fe>
			volume -= 0.1;
 8002d96:	ed9b 7a00 	vldr	s14, [fp]
 8002d9a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002d9e:	ee37 7b4a 	vsub.f64	d7, d7, d10
 8002da2:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (volume < 0)
 8002da6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dae:	d5c5      	bpl.n	8002d3c <main+0x764>
				volume = 0;
 8002db0:	ed8b ba00 	vstr	s22, [fp]
 8002db4:	e78f      	b.n	8002cd6 <main+0x6fe>
			SetFstep(1); break;
 8002db6:	2001      	movs	r0, #1
 8002db8:	f7fd fef8 	bl	8000bac <SetFstep>
 8002dbc:	e78b      	b.n	8002cd6 <main+0x6fe>
			SetFstep(2);  break;
 8002dbe:	2002      	movs	r0, #2
 8002dc0:	f7fd fef4 	bl	8000bac <SetFstep>
 8002dc4:	e787      	b.n	8002cd6 <main+0x6fe>
			SetFstep(3);  break;
 8002dc6:	2003      	movs	r0, #3
 8002dc8:	f7fd fef0 	bl	8000bac <SetFstep>
 8002dcc:	e783      	b.n	8002cd6 <main+0x6fe>
			SetFstep(4);  break;
 8002dce:	2004      	movs	r0, #4
 8002dd0:	f7fd feec 	bl	8000bac <SetFstep>
 8002dd4:	e77f      	b.n	8002cd6 <main+0x6fe>
 8002dd6:	bf00      	nop

08002dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dd8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dda:	4c14      	ldr	r4, [pc, #80]	; (8002e2c <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002ddc:	2102      	movs	r1, #2
{
 8002dde:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002de0:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002de2:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002de6:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dea:	430b      	orrs	r3, r1
 8002dec:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8002df0:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8002df4:	400b      	ands	r3, r1
 8002df6:	9300      	str	r3, [sp, #0]
 8002df8:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002dfa:	f001 f969 	bl	80040d0 <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8002dfe:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
 8002e02:	2000      	movs	r0, #0
  __HAL_RCC_VREF_CLK_ENABLE();
 8002e04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e08:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8002e0c:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8002e10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e14:	9301      	str	r3, [sp, #4]
 8002e16:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
 8002e18:	f000 fb34 	bl	8003484 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8002e1c:	f000 fb46 	bl	80034ac <HAL_SYSCFG_EnableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8002e20:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e22:	b002      	add	sp, #8
 8002e24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8002e28:	f000 bb36 	b.w	8003498 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 8002e2c:	58024400 	.word	0x58024400

08002e30 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8002e30:	4943      	ldr	r1, [pc, #268]	; (8002f40 <HAL_ADC_MspInit+0x110>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e32:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8002e34:	6802      	ldr	r2, [r0, #0]
{
 8002e36:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 8002e38:	428a      	cmp	r2, r1
{
 8002e3a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e3c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8002e40:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8002e44:	9309      	str	r3, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 8002e46:	d01f      	beq.n	8002e88 <HAL_ADC_MspInit+0x58>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8002e48:	4b3e      	ldr	r3, [pc, #248]	; (8002f44 <HAL_ADC_MspInit+0x114>)
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d001      	beq.n	8002e52 <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002e4e:	b00a      	add	sp, #40	; 0x28
 8002e50:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002e52:	4a3d      	ldr	r2, [pc, #244]	; (8002f48 <HAL_ADC_MspInit+0x118>)
 8002e54:	6813      	ldr	r3, [r2, #0]
 8002e56:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002e58:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002e5a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002e5c:	d061      	beq.n	8002f22 <HAL_ADC_MspInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e5e:	4b3b      	ldr	r3, [pc, #236]	; (8002f4c <HAL_ADC_MspInit+0x11c>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002e60:	2502      	movs	r5, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e62:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e64:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e66:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e6a:	4839      	ldr	r0, [pc, #228]	; (8002f50 <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e6c:	432a      	orrs	r2, r5
 8002e6e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002e76:	9505      	str	r5, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e78:	402b      	ands	r3, r5
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e7a:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e7c:	9304      	str	r3, [sp, #16]
 8002e7e:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e80:	f002 fc72 	bl	8005768 <HAL_GPIO_Init>
}
 8002e84:	b00a      	add	sp, #40	; 0x28
 8002e86:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002e88:	4a2f      	ldr	r2, [pc, #188]	; (8002f48 <HAL_ADC_MspInit+0x118>)
 8002e8a:	4605      	mov	r5, r0
 8002e8c:	6813      	ldr	r3, [r2, #0]
 8002e8e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002e90:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002e92:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002e94:	d037      	beq.n	8002f06 <HAL_ADC_MspInit+0xd6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e96:	4b2d      	ldr	r3, [pc, #180]	; (8002f4c <HAL_ADC_MspInit+0x11c>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002e98:	2402      	movs	r4, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e9a:	2603      	movs	r6, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e9c:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e9e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ea2:	482b      	ldr	r0, [pc, #172]	; (8002f50 <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ea4:	4322      	orrs	r2, r4
 8002ea6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002eaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002eae:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eb0:	4023      	ands	r3, r4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002eb2:	9606      	str	r6, [sp, #24]
    hdma_adc1.Instance = DMA1_Stream0;
 8002eb4:	4c27      	ldr	r4, [pc, #156]	; (8002f54 <HAL_ADC_MspInit+0x124>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eb6:	9302      	str	r3, [sp, #8]
 8002eb8:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eba:	f002 fc55 	bl	8005768 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8002ebe:	4826      	ldr	r0, [pc, #152]	; (8002f58 <HAL_ADC_MspInit+0x128>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002ec0:	2109      	movs	r1, #9
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002ec2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002ec6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_adc1.Instance = DMA1_Stream0;
 8002eca:	6020      	str	r0, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ecc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002ed0:	6061      	str	r1, [r4, #4]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002ed2:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002ed6:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002ed8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002edc:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ede:	2300      	movs	r3, #0
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ee0:	61a0      	str	r0, [r4, #24]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002ee2:	4620      	mov	r0, r4
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ee4:	6263      	str	r3, [r4, #36]	; 0x24
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002ee6:	e9c4 1207 	strd	r1, r2, [r4, #28]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002eea:	e9c4 3302 	strd	r3, r3, [r4, #8]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002eee:	f001 fba7 	bl	8004640 <HAL_DMA_Init>
 8002ef2:	b918      	cbnz	r0, 8002efc <HAL_ADC_MspInit+0xcc>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002ef4:	64ec      	str	r4, [r5, #76]	; 0x4c
 8002ef6:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8002ef8:	b00a      	add	sp, #40	; 0x28
 8002efa:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8002efc:	f7ff fa90 	bl	8002420 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002f00:	64ec      	str	r4, [r5, #76]	; 0x4c
 8002f02:	63a5      	str	r5, [r4, #56]	; 0x38
 8002f04:	e7f8      	b.n	8002ef8 <HAL_ADC_MspInit+0xc8>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002f06:	4b11      	ldr	r3, [pc, #68]	; (8002f4c <HAL_ADC_MspInit+0x11c>)
 8002f08:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002f0c:	f042 0220 	orr.w	r2, r2, #32
 8002f10:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8002f14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002f18:	f003 0320 	and.w	r3, r3, #32
 8002f1c:	9301      	str	r3, [sp, #4]
 8002f1e:	9b01      	ldr	r3, [sp, #4]
 8002f20:	e7b9      	b.n	8002e96 <HAL_ADC_MspInit+0x66>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002f22:	4b0a      	ldr	r3, [pc, #40]	; (8002f4c <HAL_ADC_MspInit+0x11c>)
 8002f24:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002f28:	f042 0220 	orr.w	r2, r2, #32
 8002f2c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8002f30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002f34:	f003 0320 	and.w	r3, r3, #32
 8002f38:	9303      	str	r3, [sp, #12]
 8002f3a:	9b03      	ldr	r3, [sp, #12]
 8002f3c:	e78f      	b.n	8002e5e <HAL_ADC_MspInit+0x2e>
 8002f3e:	bf00      	nop
 8002f40:	40022000 	.word	0x40022000
 8002f44:	40022100 	.word	0x40022100
 8002f48:	2400066c 	.word	0x2400066c
 8002f4c:	58024400 	.word	0x58024400
 8002f50:	58020400 	.word	0x58020400
 8002f54:	2400885c 	.word	0x2400885c
 8002f58:	40020010 	.word	0x40020010

08002f5c <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8002f5c:	4b2d      	ldr	r3, [pc, #180]	; (8003014 <HAL_DAC_MspInit+0xb8>)
 8002f5e:	6802      	ldr	r2, [r0, #0]
{
 8002f60:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hdac->Instance==DAC1)
 8002f62:	429a      	cmp	r2, r3
{
 8002f64:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f66:	f04f 0400 	mov.w	r4, #0
 8002f6a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002f6e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8002f72:	9407      	str	r4, [sp, #28]
  if(hdac->Instance==DAC1)
 8002f74:	d001      	beq.n	8002f7a <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002f76:	b009      	add	sp, #36	; 0x24
 8002f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002f7a:	4b27      	ldr	r3, [pc, #156]	; (8003018 <HAL_DAC_MspInit+0xbc>)
 8002f7c:	4606      	mov	r6, r0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002f7e:	2010      	movs	r0, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f80:	2503      	movs	r5, #3
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002f82:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f86:	a903      	add	r1, sp, #12
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002f88:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002f8c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002f90:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8002f94:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002f98:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8002f9c:	9201      	str	r2, [sp, #4]
 8002f9e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fa0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002fa4:	f042 0201 	orr.w	r2, r2, #1
 8002fa8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002fac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002fb0:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fb2:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fb6:	4819      	ldr	r0, [pc, #100]	; (800301c <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fb8:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fba:	9302      	str	r3, [sp, #8]
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8002fbc:	4d18      	ldr	r5, [pc, #96]	; (8003020 <HAL_DAC_MspInit+0xc4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fbe:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fc0:	f002 fbd2 	bl	8005768 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8002fc4:	4b17      	ldr	r3, [pc, #92]	; (8003024 <HAL_DAC_MspInit+0xc8>)
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fc6:	2040      	movs	r0, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8002fc8:	f04f 0c43 	mov.w	ip, #67	; 0x43
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002fcc:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002fd0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8002fd4:	602b      	str	r3, [r5, #0]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002fd6:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fda:	60ec      	str	r4, [r5, #12]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fdc:	e9c5 c001 	strd	ip, r0, [r5, #4]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002fe0:	4628      	mov	r0, r5
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fe2:	e9c5 4408 	strd	r4, r4, [r5, #32]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002fe6:	e9c5 7104 	strd	r7, r1, [r5, #16]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002fea:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002fee:	f001 fb27 	bl	8004640 <HAL_DMA_Init>
 8002ff2:	b958      	cbnz	r0, 800300c <HAL_DAC_MspInit+0xb0>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002ff4:	60b5      	str	r5, [r6, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	2101      	movs	r1, #1
 8002ffa:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002ffc:	63ae      	str	r6, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8002ffe:	f001 f867 	bl	80040d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003002:	2036      	movs	r0, #54	; 0x36
 8003004:	f001 f89a 	bl	800413c <HAL_NVIC_EnableIRQ>
}
 8003008:	b009      	add	sp, #36	; 0x24
 800300a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 800300c:	f7ff fa08 	bl	8002420 <Error_Handler>
 8003010:	e7f0      	b.n	8002ff4 <HAL_DAC_MspInit+0x98>
 8003012:	bf00      	nop
 8003014:	40007400 	.word	0x40007400
 8003018:	58024400 	.word	0x58024400
 800301c:	58020000 	.word	0x58020000
 8003020:	240043e4 	.word	0x240043e4
 8003024:	40020028 	.word	0x40020028

08003028 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 8003028:	6801      	ldr	r1, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800302a:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 800302c:	4a17      	ldr	r2, [pc, #92]	; (800308c <HAL_LPTIM_MspInit+0x64>)
{
 800302e:	b570      	push	{r4, r5, r6, lr}
  if(hlptim->Instance==LPTIM2)
 8003030:	4291      	cmp	r1, r2
{
 8003032:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003034:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8003038:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800303c:	9307      	str	r3, [sp, #28]
  if(hlptim->Instance==LPTIM2)
 800303e:	d001      	beq.n	8003044 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8003040:	b008      	add	sp, #32
 8003042:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003044:	4b12      	ldr	r3, [pc, #72]	; (8003090 <HAL_LPTIM_MspInit+0x68>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003046:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003048:	f44f 6680 	mov.w	r6, #1024	; 0x400
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800304c:	a903      	add	r1, sp, #12
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 800304e:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8003052:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003054:	480f      	ldr	r0, [pc, #60]	; (8003094 <HAL_LPTIM_MspInit+0x6c>)
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003056:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800305a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 800305e:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003062:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003066:	9201      	str	r2, [sp, #4]
 8003068:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800306a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800306e:	432a      	orrs	r2, r5
 8003070:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003074:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003078:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800307a:	402b      	ands	r3, r5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307c:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 800307e:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003080:	9302      	str	r3, [sp, #8]
 8003082:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003084:	f002 fb70 	bl	8005768 <HAL_GPIO_Init>
}
 8003088:	b008      	add	sp, #32
 800308a:	bd70      	pop	{r4, r5, r6, pc}
 800308c:	58002400 	.word	0x58002400
 8003090:	58024400 	.word	0x58024400
 8003094:	58020400 	.word	0x58020400

08003098 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 8003098:	6802      	ldr	r2, [r0, #0]
 800309a:	4b0f      	ldr	r3, [pc, #60]	; (80030d8 <HAL_TIM_Base_MspInit+0x40>)
 800309c:	429a      	cmp	r2, r3
 800309e:	d000      	beq.n	80030a2 <HAL_TIM_Base_MspInit+0xa>
 80030a0:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80030a2:	4b0e      	ldr	r3, [pc, #56]	; (80030dc <HAL_TIM_Base_MspInit+0x44>)
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80030a4:	2200      	movs	r2, #0
 80030a6:	2101      	movs	r1, #1
 80030a8:	2036      	movs	r0, #54	; 0x36
{
 80030aa:	b510      	push	{r4, lr}
    __HAL_RCC_TIM6_CLK_ENABLE();
 80030ac:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
{
 80030b0:	b082      	sub	sp, #8
    __HAL_RCC_TIM6_CLK_ENABLE();
 80030b2:	f044 0410 	orr.w	r4, r4, #16
 80030b6:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 80030ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030be:	f003 0310 	and.w	r3, r3, #16
 80030c2:	9301      	str	r3, [sp, #4]
 80030c4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80030c6:	f001 f803 	bl	80040d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80030ca:	2036      	movs	r0, #54	; 0x36
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80030cc:	b002      	add	sp, #8
 80030ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80030d2:	f001 b833 	b.w	800413c <HAL_NVIC_EnableIRQ>
 80030d6:	bf00      	nop
 80030d8:	40001000 	.word	0x40001000
 80030dc:	58024400 	.word	0x58024400

080030e0 <HAL_UART_MspInit>:
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART3)
 80030e0:	6802      	ldr	r2, [r0, #0]
 80030e2:	4b28      	ldr	r3, [pc, #160]	; (8003184 <HAL_UART_MspInit+0xa4>)
{
 80030e4:	b570      	push	{r4, r5, r6, lr}
  if(huart->Instance==USART3)
 80030e6:	429a      	cmp	r2, r3
{
 80030e8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ea:	f04f 0400 	mov.w	r4, #0
 80030ee:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80030f2:	e9cd 4405 	strd	r4, r4, [sp, #20]
 80030f6:	9407      	str	r4, [sp, #28]
  if(huart->Instance==USART3)
 80030f8:	d001      	beq.n	80030fe <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80030fa:	b008      	add	sp, #32
 80030fc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 80030fe:	4b22      	ldr	r3, [pc, #136]	; (8003188 <HAL_UART_MspInit+0xa8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003100:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003102:	f44f 6000 	mov.w	r0, #2048	; 0x800
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003106:	2507      	movs	r5, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8003108:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800310c:	a903      	add	r1, sp, #12
    __HAL_RCC_USART3_CLK_ENABLE();
 800310e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003112:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003116:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800311a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800311e:	9200      	str	r2, [sp, #0]
 8003120:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003122:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003126:	4332      	orrs	r2, r6
 8003128:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800312c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003130:	4032      	ands	r2, r6
 8003132:	9201      	str	r2, [sp, #4]
 8003134:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003136:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800313a:	f042 0208 	orr.w	r2, r2, #8
 800313e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003142:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003146:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003148:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800314c:	480f      	ldr	r0, [pc, #60]	; (800318c <HAL_UART_MspInit+0xac>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800314e:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003150:	9302      	str	r3, [sp, #8]
 8003152:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003154:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003156:	f002 fb07 	bl	8005768 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800315a:	f44f 7380 	mov.w	r3, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800315e:	a903      	add	r1, sp, #12
 8003160:	480b      	ldr	r0, [pc, #44]	; (8003190 <HAL_UART_MspInit+0xb0>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003162:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003164:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003166:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003168:	e9cd 4405 	strd	r4, r4, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800316c:	f002 fafc 	bl	8005768 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8003170:	4622      	mov	r2, r4
 8003172:	2101      	movs	r1, #1
 8003174:	2027      	movs	r0, #39	; 0x27
 8003176:	f000 ffab 	bl	80040d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800317a:	2027      	movs	r0, #39	; 0x27
 800317c:	f000 ffde 	bl	800413c <HAL_NVIC_EnableIRQ>
}
 8003180:	b008      	add	sp, #32
 8003182:	bd70      	pop	{r4, r5, r6, pc}
 8003184:	40004800 	.word	0x40004800
 8003188:	58024400 	.word	0x58024400
 800318c:	58020400 	.word	0x58020400
 8003190:	58020c00 	.word	0x58020c00

08003194 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop

08003198 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003198:	e7fe      	b.n	8003198 <HardFault_Handler>
 800319a:	bf00      	nop

0800319c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800319c:	e7fe      	b.n	800319c <MemManage_Handler>
 800319e:	bf00      	nop

080031a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031a0:	e7fe      	b.n	80031a0 <BusFault_Handler>
 80031a2:	bf00      	nop

080031a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031a4:	e7fe      	b.n	80031a4 <UsageFault_Handler>
 80031a6:	bf00      	nop

080031a8 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 80031a8:	f000 b8e8 	b.w	800337c <ADC3_IRQHandler>

080031ac <DebugMon_Handler>:
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop

080031b0 <PendSV_Handler>:
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop

080031b4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031b4:	f000 b93c 	b.w	8003430 <HAL_IncTick>

080031b8 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80031b8:	4801      	ldr	r0, [pc, #4]	; (80031c0 <DMA1_Stream0_IRQHandler+0x8>)
 80031ba:	f001 bf99 	b.w	80050f0 <HAL_DMA_IRQHandler>
 80031be:	bf00      	nop
 80031c0:	2400885c 	.word	0x2400885c

080031c4 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80031c4:	4801      	ldr	r0, [pc, #4]	; (80031cc <DMA1_Stream1_IRQHandler+0x8>)
 80031c6:	f001 bf93 	b.w	80050f0 <HAL_DMA_IRQHandler>
 80031ca:	bf00      	nop
 80031cc:	240043e4 	.word	0x240043e4

080031d0 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80031d0:	4801      	ldr	r0, [pc, #4]	; (80031d8 <USART3_IRQHandler+0x8>)
 80031d2:	f005 bc03 	b.w	80089dc <HAL_UART_IRQHandler>
 80031d6:	bf00      	nop
 80031d8:	24002abc 	.word	0x24002abc

080031dc <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80031dc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80031e0:	f002 bbe4 	b.w	80059ac <HAL_GPIO_EXTI_IRQHandler>

080031e4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80031e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 80031e6:	4804      	ldr	r0, [pc, #16]	; (80031f8 <TIM6_DAC_IRQHandler+0x14>)
 80031e8:	f001 f8ae 	bl	8004348 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 80031ec:	4803      	ldr	r0, [pc, #12]	; (80031fc <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80031ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 80031f2:	f005 bad7 	b.w	80087a4 <HAL_TIM_IRQHandler>
 80031f6:	bf00      	nop
 80031f8:	24002aa8 	.word	0x24002aa8
 80031fc:	24008e40 	.word	0x24008e40

08003200 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003200:	4801      	ldr	r0, [pc, #4]	; (8003208 <OTG_FS_IRQHandler+0x8>)
 8003202:	f002 bd27 	b.w	8005c54 <HAL_PCD_IRQHandler>
 8003206:	bf00      	nop
 8003208:	2400ecb4 	.word	0x2400ecb4

0800320c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800320c:	490d      	ldr	r1, [pc, #52]	; (8003244 <_sbrk+0x38>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800320e:	4a0e      	ldr	r2, [pc, #56]	; (8003248 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8003210:	680b      	ldr	r3, [r1, #0]
{
 8003212:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003214:	4c0d      	ldr	r4, [pc, #52]	; (800324c <_sbrk+0x40>)
 8003216:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8003218:	b12b      	cbz	r3, 8003226 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800321a:	4418      	add	r0, r3
 800321c:	4290      	cmp	r0, r2
 800321e:	d808      	bhi.n	8003232 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003220:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8003222:	4618      	mov	r0, r3
 8003224:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003226:	4c0a      	ldr	r4, [pc, #40]	; (8003250 <_sbrk+0x44>)
 8003228:	4623      	mov	r3, r4
 800322a:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800322c:	4418      	add	r0, r3
 800322e:	4290      	cmp	r0, r2
 8003230:	d9f6      	bls.n	8003220 <_sbrk+0x14>
    errno = ENOMEM;
 8003232:	f009 f8c5 	bl	800c3c0 <__errno>
 8003236:	220c      	movs	r2, #12
    return (void *)-1;
 8003238:	f04f 33ff 	mov.w	r3, #4294967295
    errno = ENOMEM;
 800323c:	6002      	str	r2, [r0, #0]
}
 800323e:	4618      	mov	r0, r3
 8003240:	bd10      	pop	{r4, pc}
 8003242:	bf00      	nop
 8003244:	24000670 	.word	0x24000670
 8003248:	24080000 	.word	0x24080000
 800324c:	00000400 	.word	0x00000400
 8003250:	2400f0c0 	.word	0x2400f0c0

08003254 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003254:	492a      	ldr	r1, [pc, #168]	; (8003300 <SystemInit+0xac>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003256:	4a2b      	ldr	r2, [pc, #172]	; (8003304 <SystemInit+0xb0>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003258:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800325c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8003260:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003262:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003266:	6813      	ldr	r3, [r2, #0]
 8003268:	f003 030f 	and.w	r3, r3, #15
 800326c:	2b06      	cmp	r3, #6
 800326e:	d805      	bhi.n	800327c <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003270:	6813      	ldr	r3, [r2, #0]
 8003272:	f023 030f 	bic.w	r3, r3, #15
 8003276:	f043 0307 	orr.w	r3, r3, #7
 800327a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800327c:	4b22      	ldr	r3, [pc, #136]	; (8003308 <SystemInit+0xb4>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800327e:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003280:	4a22      	ldr	r2, [pc, #136]	; (800330c <SystemInit+0xb8>)
  RCC->CR |= RCC_CR_HSION;
 8003282:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003284:	481f      	ldr	r0, [pc, #124]	; (8003304 <SystemInit+0xb0>)
  RCC->CR |= RCC_CR_HSION;
 8003286:	f041 0101 	orr.w	r1, r1, #1
 800328a:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 800328c:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800328e:	6819      	ldr	r1, [r3, #0]
 8003290:	400a      	ands	r2, r1
 8003292:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003294:	6803      	ldr	r3, [r0, #0]
 8003296:	f003 030f 	and.w	r3, r3, #15
 800329a:	2b07      	cmp	r3, #7
 800329c:	d905      	bls.n	80032aa <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800329e:	6803      	ldr	r3, [r0, #0]
 80032a0:	f023 030f 	bic.w	r3, r3, #15
 80032a4:	f043 0307 	orr.w	r3, r3, #7
 80032a8:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80032aa:	4b17      	ldr	r3, [pc, #92]	; (8003308 <SystemInit+0xb4>)
 80032ac:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80032ae:	4918      	ldr	r1, [pc, #96]	; (8003310 <SystemInit+0xbc>)
  RCC->PLLCKSELR = 0x02020200;
 80032b0:	4c18      	ldr	r4, [pc, #96]	; (8003314 <SystemInit+0xc0>)
  RCC->PLLCFGR = 0x01FF0000;
 80032b2:	4819      	ldr	r0, [pc, #100]	; (8003318 <SystemInit+0xc4>)
  RCC->D1CFGR = 0x00000000;
 80032b4:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 80032b6:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 80032b8:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 80032ba:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 80032bc:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 80032be:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80032c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80032c2:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80032c4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80032c6:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80032c8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80032ca:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80032cc:	4c13      	ldr	r4, [pc, #76]	; (800331c <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 80032ce:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80032d2:	4913      	ldr	r1, [pc, #76]	; (8003320 <SystemInit+0xcc>)
  RCC->CR &= 0xFFFBFFFFU;
 80032d4:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 80032d6:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80032d8:	6823      	ldr	r3, [r4, #0]
 80032da:	4019      	ands	r1, r3
 80032dc:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80032e0:	d202      	bcs.n	80032e8 <SystemInit+0x94>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80032e2:	4b10      	ldr	r3, [pc, #64]	; (8003324 <SystemInit+0xd0>)
 80032e4:	2201      	movs	r2, #1
 80032e6:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80032e8:	490f      	ldr	r1, [pc, #60]	; (8003328 <SystemInit+0xd4>)
 80032ea:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032ee:	4b04      	ldr	r3, [pc, #16]	; (8003300 <SystemInit+0xac>)
 80032f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80032f4:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80032f6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032fa:	609a      	str	r2, [r3, #8]
}
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	e000ed00 	.word	0xe000ed00
 8003304:	52002000 	.word	0x52002000
 8003308:	58024400 	.word	0x58024400
 800330c:	eaf6ed7f 	.word	0xeaf6ed7f
 8003310:	01010280 	.word	0x01010280
 8003314:	02020200 	.word	0x02020200
 8003318:	01ff0000 	.word	0x01ff0000
 800331c:	5c001000 	.word	0x5c001000
 8003320:	ffff0000 	.word	0xffff0000
 8003324:	51008108 	.word	0x51008108
 8003328:	52004000 	.word	0x52004000

0800332c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800332c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003364 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003330:	f7ff ff90 	bl	8003254 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003334:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003336:	e003      	b.n	8003340 <LoopCopyDataInit>

08003338 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003338:	4b0b      	ldr	r3, [pc, #44]	; (8003368 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 800333a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800333c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800333e:	3104      	adds	r1, #4

08003340 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003340:	480a      	ldr	r0, [pc, #40]	; (800336c <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8003342:	4b0b      	ldr	r3, [pc, #44]	; (8003370 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8003344:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003346:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003348:	d3f6      	bcc.n	8003338 <CopyDataInit>
  ldr  r2, =_sbss
 800334a:	4a0a      	ldr	r2, [pc, #40]	; (8003374 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 800334c:	e002      	b.n	8003354 <LoopFillZerobss>

0800334e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800334e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003350:	f842 3b04 	str.w	r3, [r2], #4

08003354 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003354:	4b08      	ldr	r3, [pc, #32]	; (8003378 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8003356:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003358:	d3f9      	bcc.n	800334e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800335a:	f009 f837 	bl	800c3cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800335e:	f7ff f93b 	bl	80025d8 <main>
  bx  lr    
 8003362:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003364:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8003368:	08015338 	.word	0x08015338
  ldr  r0, =_sdata
 800336c:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8003370:	24000554 	.word	0x24000554
  ldr  r2, =_sbss
 8003374:	24000560 	.word	0x24000560
  ldr  r3, = _ebss
 8003378:	2400f0c0 	.word	0x2400f0c0

0800337c <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800337c:	e7fe      	b.n	800337c <ADC3_IRQHandler>
	...

08003380 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003380:	4b0f      	ldr	r3, [pc, #60]	; (80033c0 <HAL_InitTick+0x40>)
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	b90b      	cbnz	r3, 800338a <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8003386:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003388:	4770      	bx	lr
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800338a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800338e:	490d      	ldr	r1, [pc, #52]	; (80033c4 <HAL_InitTick+0x44>)
 8003390:	fbb2 f3f3 	udiv	r3, r2, r3
{
 8003394:	b510      	push	{r4, lr}
 8003396:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003398:	6808      	ldr	r0, [r1, #0]
 800339a:	fbb0 f0f3 	udiv	r0, r0, r3
 800339e:	f000 fedb 	bl	8004158 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033a2:	2c0f      	cmp	r4, #15
 80033a4:	d800      	bhi.n	80033a8 <HAL_InitTick+0x28>
 80033a6:	b108      	cbz	r0, 80033ac <HAL_InitTick+0x2c>
    return HAL_ERROR;
 80033a8:	2001      	movs	r0, #1
}
 80033aa:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033ac:	2200      	movs	r2, #0
 80033ae:	4621      	mov	r1, r4
 80033b0:	f04f 30ff 	mov.w	r0, #4294967295
 80033b4:	f000 fe8c 	bl	80040d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033b8:	4b03      	ldr	r3, [pc, #12]	; (80033c8 <HAL_InitTick+0x48>)
 80033ba:	2000      	movs	r0, #0
 80033bc:	601c      	str	r4, [r3, #0]
}
 80033be:	bd10      	pop	{r4, pc}
 80033c0:	240001fc 	.word	0x240001fc
 80033c4:	240001f4 	.word	0x240001f4
 80033c8:	24000200 	.word	0x24000200

080033cc <HAL_Init>:
{
 80033cc:	b530      	push	{r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033ce:	2003      	movs	r0, #3
{
 80033d0:	b083      	sub	sp, #12
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033d2:	f000 fe69 	bl	80040a8 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033d6:	4c12      	ldr	r4, [pc, #72]	; (8003420 <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033d8:	f003 fc32 	bl	8006c40 <HAL_RCC_GetSysClockFreq>
 80033dc:	4a11      	ldr	r2, [pc, #68]	; (8003424 <HAL_Init+0x58>)
 80033de:	4912      	ldr	r1, [pc, #72]	; (8003428 <HAL_Init+0x5c>)
 80033e0:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033e2:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033e4:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 80033e8:	4d10      	ldr	r5, [pc, #64]	; (800342c <HAL_Init+0x60>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033ea:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033ee:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033f0:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033f2:	f003 031f 	and.w	r3, r3, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033f6:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033fa:	fa20 f303 	lsr.w	r3, r0, r3
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80033fe:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003400:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 8003404:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003406:	6022      	str	r2, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003408:	f7ff ffba 	bl	8003380 <HAL_InitTick>
 800340c:	b110      	cbz	r0, 8003414 <HAL_Init+0x48>
    return HAL_ERROR;
 800340e:	2001      	movs	r0, #1
}
 8003410:	b003      	add	sp, #12
 8003412:	bd30      	pop	{r4, r5, pc}
 8003414:	9001      	str	r0, [sp, #4]
  HAL_MspInit();
 8003416:	f7ff fcdf 	bl	8002dd8 <HAL_MspInit>
  return HAL_OK;
 800341a:	9801      	ldr	r0, [sp, #4]
}
 800341c:	b003      	add	sp, #12
 800341e:	bd30      	pop	{r4, r5, pc}
 8003420:	240001f8 	.word	0x240001f8
 8003424:	58024400 	.word	0x58024400
 8003428:	08011fd0 	.word	0x08011fd0
 800342c:	240001f4 	.word	0x240001f4

08003430 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003430:	4a03      	ldr	r2, [pc, #12]	; (8003440 <HAL_IncTick+0x10>)
 8003432:	4b04      	ldr	r3, [pc, #16]	; (8003444 <HAL_IncTick+0x14>)
 8003434:	6811      	ldr	r1, [r2, #0]
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	440b      	add	r3, r1
 800343a:	6013      	str	r3, [r2, #0]
}
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	24004480 	.word	0x24004480
 8003444:	240001fc 	.word	0x240001fc

08003448 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003448:	4b01      	ldr	r3, [pc, #4]	; (8003450 <HAL_GetTick+0x8>)
 800344a:	6818      	ldr	r0, [r3, #0]
}
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	24004480 	.word	0x24004480

08003454 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003454:	b538      	push	{r3, r4, r5, lr}
 8003456:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003458:	f7ff fff6 	bl	8003448 <HAL_GetTick>
 800345c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800345e:	1c63      	adds	r3, r4, #1
 8003460:	d002      	beq.n	8003468 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003462:	4b04      	ldr	r3, [pc, #16]	; (8003474 <HAL_Delay+0x20>)
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003468:	f7ff ffee 	bl	8003448 <HAL_GetTick>
 800346c:	1b40      	subs	r0, r0, r5
 800346e:	42a0      	cmp	r0, r4
 8003470:	d3fa      	bcc.n	8003468 <HAL_Delay+0x14>
  {
  }
}
 8003472:	bd38      	pop	{r3, r4, r5, pc}
 8003474:	240001fc 	.word	0x240001fc

08003478 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8003478:	4b01      	ldr	r3, [pc, #4]	; (8003480 <HAL_GetREVID+0x8>)
 800347a:	6818      	ldr	r0, [r3, #0]
}
 800347c:	0c00      	lsrs	r0, r0, #16
 800347e:	4770      	bx	lr
 8003480:	5c001000 	.word	0x5c001000

08003484 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8003484:	4a03      	ldr	r2, [pc, #12]	; (8003494 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8003486:	6813      	ldr	r3, [r2, #0]
 8003488:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800348c:	4318      	orrs	r0, r3
 800348e:	6010      	str	r0, [r2, #0]
}
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	58003c00 	.word	0x58003c00

08003498 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8003498:	4a03      	ldr	r2, [pc, #12]	; (80034a8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 800349a:	6813      	ldr	r3, [r2, #0]
 800349c:	f023 0302 	bic.w	r3, r3, #2
 80034a0:	4318      	orrs	r0, r3
 80034a2:	6010      	str	r0, [r2, #0]
}
 80034a4:	4770      	bx	lr
 80034a6:	bf00      	nop
 80034a8:	58003c00 	.word	0x58003c00

080034ac <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 80034ac:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80034ae:	4b0b      	ldr	r3, [pc, #44]	; (80034dc <HAL_SYSCFG_EnableVREFBUF+0x30>)
 80034b0:	681a      	ldr	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 80034b2:	461c      	mov	r4, r3
  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80034b4:	f042 0201 	orr.w	r2, r2, #1
 80034b8:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80034ba:	f7ff ffc5 	bl	8003448 <HAL_GetTick>
 80034be:	4605      	mov	r5, r0
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 80034c0:	e004      	b.n	80034cc <HAL_SYSCFG_EnableVREFBUF+0x20>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 80034c2:	f7ff ffc1 	bl	8003448 <HAL_GetTick>
 80034c6:	1b40      	subs	r0, r0, r5
 80034c8:	280a      	cmp	r0, #10
 80034ca:	d804      	bhi.n	80034d6 <HAL_SYSCFG_EnableVREFBUF+0x2a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 80034cc:	6823      	ldr	r3, [r4, #0]
 80034ce:	071b      	lsls	r3, r3, #28
 80034d0:	d5f7      	bpl.n	80034c2 <HAL_SYSCFG_EnableVREFBUF+0x16>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80034d2:	2000      	movs	r0, #0
}
 80034d4:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 80034d6:	2003      	movs	r0, #3
}
 80034d8:	bd38      	pop	{r3, r4, r5, pc}
 80034da:	bf00      	nop
 80034dc:	58003c00 	.word	0x58003c00

080034e0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80034e0:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80034e2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80034e4:	f7fe fe54 	bl	8002190 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034e8:	bd08      	pop	{r3, pc}
 80034ea:	bf00      	nop

080034ec <HAL_ADC_ErrorCallback>:
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop

080034f0 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80034f2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034f4:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 80034fa:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80034fc:	d11d      	bne.n	800353a <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80034fe:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003500:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003504:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003506:	680a      	ldr	r2, [r1, #0]
 8003508:	f012 0f08 	tst.w	r2, #8
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800350c:	68ca      	ldr	r2, [r1, #12]
 800350e:	d01b      	beq.n	8003548 <ADC_DMAConvCplt+0x58>
 8003510:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003514:	d10d      	bne.n	8003532 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003516:	68ca      	ldr	r2, [r1, #12]
 8003518:	0494      	lsls	r4, r2, #18
 800351a:	d40a      	bmi.n	8003532 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800351c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800351e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003522:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003524:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003526:	04d1      	lsls	r1, r2, #19
 8003528:	d403      	bmi.n	8003532 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800352a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800352c:	f042 0201 	orr.w	r2, r2, #1
 8003530:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8003532:	4618      	mov	r0, r3
 8003534:	f7fe fe0e 	bl	8002154 <HAL_ADC_ConvCpltCallback>
}
 8003538:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800353a:	06d2      	lsls	r2, r2, #27
 800353c:	d407      	bmi.n	800354e <ADC_DMAConvCplt+0x5e>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800353e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003546:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003548:	0790      	lsls	r0, r2, #30
 800354a:	d1f2      	bne.n	8003532 <ADC_DMAConvCplt+0x42>
 800354c:	e7e6      	b.n	800351c <ADC_DMAConvCplt+0x2c>
      HAL_ADC_ErrorCallback(hadc);
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff ffcc 	bl	80034ec <HAL_ADC_ErrorCallback>
}
 8003554:	bd10      	pop	{r4, pc}
 8003556:	bf00      	nop

08003558 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003558:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800355a:	6b83      	ldr	r3, [r0, #56]	; 0x38

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800355c:	6d5a      	ldr	r2, [r3, #84]	; 0x54

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800355e:	4618      	mov	r0, r3
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003560:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003564:	655a      	str	r2, [r3, #84]	; 0x54
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003566:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003568:	f042 0204 	orr.w	r2, r2, #4
 800356c:	659a      	str	r2, [r3, #88]	; 0x58
  HAL_ADC_ErrorCallback(hadc);
 800356e:	f7ff ffbd 	bl	80034ec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003572:	bd08      	pop	{r3, pc}

08003574 <HAL_ADC_ConfigChannel>:
{
 8003574:	4602      	mov	r2, r0
  __IO uint32_t wait_loop_index = 0;
 8003576:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8003578:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
{
 800357c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 8003580:	2b01      	cmp	r3, #1
{
 8003582:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8003584:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003586:	f000 8134 	beq.w	80037f2 <HAL_ADC_ConfigChannel+0x27e>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800358a:	6813      	ldr	r3, [r2, #0]
  __HAL_LOCK(hadc);
 800358c:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800358e:	689c      	ldr	r4, [r3, #8]
 8003590:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
 8003594:	0767      	lsls	r7, r4, #29
 8003596:	d443      	bmi.n	8003620 <HAL_ADC_ConfigChannel+0xac>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003598:	680c      	ldr	r4, [r1, #0]
 800359a:	f3c4 0513 	ubfx	r5, r4, #0, #20
 800359e:	f3c4 6784 	ubfx	r7, r4, #26, #5
 80035a2:	2d00      	cmp	r5, #0
 80035a4:	f040 80a5 	bne.w	80036f2 <HAL_ADC_ConfigChannel+0x17e>
 80035a8:	40b8      	lsls	r0, r7
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80035aa:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 80035ac:	f04f 0c1f 	mov.w	ip, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80035b0:	69dd      	ldr	r5, [r3, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80035b2:	09a6      	lsrs	r6, r4, #6
  MODIFY_REG(*preg,
 80035b4:	ea04 040c 	and.w	r4, r4, ip
 80035b8:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80035ba:	f103 0530 	add.w	r5, r3, #48	; 0x30
 80035be:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 80035c2:	fa0c fc04 	lsl.w	ip, ip, r4
 80035c6:	61d8      	str	r0, [r3, #28]
 80035c8:	fa07 f404 	lsl.w	r4, r7, r4
 80035cc:	5970      	ldr	r0, [r6, r5]
 80035ce:	ea20 000c 	bic.w	r0, r0, ip
 80035d2:	4320      	orrs	r0, r4
 80035d4:	5170      	str	r0, [r6, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80035d6:	6898      	ldr	r0, [r3, #8]
 80035d8:	0746      	lsls	r6, r0, #29
 80035da:	f100 8088 	bmi.w	80036ee <HAL_ADC_ConfigChannel+0x17a>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80035de:	689d      	ldr	r5, [r3, #8]
 80035e0:	f015 0508 	ands.w	r5, r5, #8
 80035e4:	d026      	beq.n	8003634 <HAL_ADC_ConfigChannel+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035e6:	6898      	ldr	r0, [r3, #8]
 80035e8:	07c5      	lsls	r5, r0, #31
 80035ea:	d417      	bmi.n	800361c <HAL_ADC_ConfigChannel+0xa8>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80035ec:	68ce      	ldr	r6, [r1, #12]
 80035ee:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80035f0:	f006 0718 	and.w	r7, r6, #24
 80035f4:	48bc      	ldr	r0, [pc, #752]	; (80038e8 <HAL_ADC_ConfigChannel+0x374>)
 80035f6:	f8d3 50c0 	ldr.w	r5, [r3, #192]	; 0xc0
 80035fa:	40f8      	lsrs	r0, r7
 80035fc:	f3c4 0713 	ubfx	r7, r4, #0, #20
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003600:	f8df c30c 	ldr.w	ip, [pc, #780]	; 8003910 <HAL_ADC_ConfigChannel+0x39c>
 8003604:	4020      	ands	r0, r4
 8003606:	ea25 0507 	bic.w	r5, r5, r7
 800360a:	4566      	cmp	r6, ip
 800360c:	ea40 0005 	orr.w	r0, r0, r5
 8003610:	f8c3 00c0 	str.w	r0, [r3, #192]	; 0xc0
 8003614:	f000 80a6 	beq.w	8003764 <HAL_ADC_ConfigChannel+0x1f0>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003618:	2c00      	cmp	r4, #0
 800361a:	db72      	blt.n	8003702 <HAL_ADC_ConfigChannel+0x18e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800361c:	2000      	movs	r0, #0
 800361e:	e003      	b.n	8003628 <HAL_ADC_ConfigChannel+0xb4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003620:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003622:	f043 0320 	orr.w	r3, r3, #32
 8003626:	6553      	str	r3, [r2, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8003628:	2300      	movs	r3, #0
 800362a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
}
 800362e:	b002      	add	sp, #8
 8003630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003634:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003636:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 800363a:	2007      	movs	r0, #7
 800363c:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800363e:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 8003642:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003646:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 800364a:	fa00 fe04 	lsl.w	lr, r0, r4
 800364e:	fa07 f404 	lsl.w	r4, r7, r4
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003652:	4fa6      	ldr	r7, [pc, #664]	; (80038ec <HAL_ADC_ConfigChannel+0x378>)
 8003654:	f85c 0006 	ldr.w	r0, [ip, r6]
 8003658:	ea20 000e 	bic.w	r0, r0, lr
 800365c:	4320      	orrs	r0, r4
 800365e:	f84c 0006 	str.w	r0, [ip, r6]
 8003662:	6838      	ldr	r0, [r7, #0]
 8003664:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8003668:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 800366c:	f000 80b8 	beq.w	80037e0 <HAL_ADC_ConfigChannel+0x26c>
 8003670:	68dc      	ldr	r4, [r3, #12]
 8003672:	6948      	ldr	r0, [r1, #20]
 8003674:	f014 0f10 	tst.w	r4, #16
 8003678:	68dc      	ldr	r4, [r3, #12]
 800367a:	f040 80d9 	bne.w	8003830 <HAL_ADC_ConfigChannel+0x2bc>
 800367e:	f3c4 0482 	ubfx	r4, r4, #2, #3
 8003682:	0064      	lsls	r4, r4, #1
 8003684:	fa00 fc04 	lsl.w	ip, r0, r4
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003688:	f8d1 e010 	ldr.w	lr, [r1, #16]
 800368c:	6808      	ldr	r0, [r1, #0]
 800368e:	f1be 0f04 	cmp.w	lr, #4
 8003692:	f000 80b2 	beq.w	80037fa <HAL_ADC_ConfigChannel+0x286>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003696:	f103 0660 	add.w	r6, r3, #96	; 0x60
    MODIFY_REG(*preg,
 800369a:	f000 44f8 	and.w	r4, r0, #2080374784	; 0x7c000000
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800369e:	7e4f      	ldrb	r7, [r1, #25]
 80036a0:	f856 002e 	ldr.w	r0, [r6, lr, lsl #2]
 80036a4:	2f01      	cmp	r7, #1
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80036a6:	7e0f      	ldrb	r7, [r1, #24]
 80036a8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80036ac:	bf14      	ite	ne
 80036ae:	f04f 0800 	movne.w	r8, #0
 80036b2:	f04f 4800 	moveq.w	r8, #2147483648	; 0x80000000
 80036b6:	4320      	orrs	r0, r4
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80036b8:	2f01      	cmp	r7, #1
 80036ba:	ea40 000c 	orr.w	r0, r0, ip
 80036be:	f846 002e 	str.w	r0, [r6, lr, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80036c2:	690c      	ldr	r4, [r1, #16]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80036c4:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80036c8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80036cc:	ea40 0008 	orr.w	r0, r0, r8
 80036d0:	f846 0024 	str.w	r0, [r6, r4, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80036d4:	6908      	ldr	r0, [r1, #16]
 80036d6:	d104      	bne.n	80036e2 <HAL_ADC_ConfigChannel+0x16e>
 80036d8:	f000 001f 	and.w	r0, r0, #31
 80036dc:	f44f 6500 	mov.w	r5, #2048	; 0x800
 80036e0:	4085      	lsls	r5, r0
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80036e2:	6918      	ldr	r0, [r3, #16]
 80036e4:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 80036e8:	4305      	orrs	r5, r0
 80036ea:	611d      	str	r5, [r3, #16]
 80036ec:	e77b      	b.n	80035e6 <HAL_ADC_ConfigChannel+0x72>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80036ee:	6898      	ldr	r0, [r3, #8]
 80036f0:	e779      	b.n	80035e6 <HAL_ADC_ConfigChannel+0x72>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f2:	fa94 f4a4 	rbit	r4, r4
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80036f6:	fab4 f484 	clz	r4, r4
 80036fa:	f004 041f 	and.w	r4, r4, #31
 80036fe:	40a0      	lsls	r0, r4
 8003700:	e753      	b.n	80035aa <HAL_ADC_ConfigChannel+0x36>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003702:	497b      	ldr	r1, [pc, #492]	; (80038f0 <HAL_ADC_ConfigChannel+0x37c>)
 8003704:	428b      	cmp	r3, r1
 8003706:	f000 80bd 	beq.w	8003884 <HAL_ADC_ConfigChannel+0x310>
 800370a:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800370e:	428b      	cmp	r3, r1
 8003710:	f000 80b8 	beq.w	8003884 <HAL_ADC_ConfigChannel+0x310>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003714:	4e77      	ldr	r6, [pc, #476]	; (80038f4 <HAL_ADC_ConfigChannel+0x380>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003716:	4d78      	ldr	r5, [pc, #480]	; (80038f8 <HAL_ADC_ConfigChannel+0x384>)
 8003718:	68a8      	ldr	r0, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800371a:	68b1      	ldr	r1, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800371c:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8003720:	43c9      	mvns	r1, r1
 8003722:	f001 0101 	and.w	r1, r1, #1
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003726:	2900      	cmp	r1, #0
 8003728:	f000 80ba 	beq.w	80038a0 <HAL_ADC_ConfigChannel+0x32c>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800372c:	4973      	ldr	r1, [pc, #460]	; (80038fc <HAL_ADC_ConfigChannel+0x388>)
 800372e:	428c      	cmp	r4, r1
 8003730:	f000 80f0 	beq.w	8003914 <HAL_ADC_ConfigChannel+0x3a0>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003734:	4972      	ldr	r1, [pc, #456]	; (8003900 <HAL_ADC_ConfigChannel+0x38c>)
 8003736:	428c      	cmp	r4, r1
 8003738:	f000 810e 	beq.w	8003958 <HAL_ADC_ConfigChannel+0x3e4>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800373c:	4971      	ldr	r1, [pc, #452]	; (8003904 <HAL_ADC_ConfigChannel+0x390>)
 800373e:	428c      	cmp	r4, r1
 8003740:	f47f af6c 	bne.w	800361c <HAL_ADC_ConfigChannel+0xa8>
            if (ADC_VREFINT_INSTANCE(hadc))
 8003744:	0241      	lsls	r1, r0, #9
 8003746:	f53f af69 	bmi.w	800361c <HAL_ADC_ConfigChannel+0xa8>
 800374a:	496a      	ldr	r1, [pc, #424]	; (80038f4 <HAL_ADC_ConfigChannel+0x380>)
 800374c:	428b      	cmp	r3, r1
 800374e:	f47f af65 	bne.w	800361c <HAL_ADC_ConfigChannel+0xa8>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003752:	68a9      	ldr	r1, [r5, #8]
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003754:	f446 0380 	orr.w	r3, r6, #4194304	; 0x400000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003758:	2000      	movs	r0, #0
 800375a:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800375e:	430b      	orrs	r3, r1
 8003760:	60ab      	str	r3, [r5, #8]
 8003762:	e761      	b.n	8003628 <HAL_ADC_ConfigChannel+0xb4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003764:	2f00      	cmp	r7, #0
 8003766:	d069      	beq.n	800383c <HAL_ADC_ConfigChannel+0x2c8>
 8003768:	fa94 f0a4 	rbit	r0, r4
 800376c:	fab0 f080 	clz	r0, r0
 8003770:	3001      	adds	r0, #1
 8003772:	f000 001f 	and.w	r0, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003776:	2809      	cmp	r0, #9
 8003778:	f200 8098 	bhi.w	80038ac <HAL_ADC_ConfigChannel+0x338>
 800377c:	fa94 f0a4 	rbit	r0, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003780:	fab0 f080 	clz	r0, r0
 8003784:	fa94 f5a4 	rbit	r5, r4
 8003788:	2601      	movs	r6, #1
 800378a:	fab5 f585 	clz	r5, r5
 800378e:	3001      	adds	r0, #1
 8003790:	4435      	add	r5, r6
 8003792:	0680      	lsls	r0, r0, #26
 8003794:	f005 051f 	and.w	r5, r5, #31
 8003798:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800379c:	fa06 f505 	lsl.w	r5, r6, r5
 80037a0:	4328      	orrs	r0, r5
 80037a2:	fa94 f4a4 	rbit	r4, r4
 80037a6:	fab4 f484 	clz	r4, r4
 80037aa:	4434      	add	r4, r6
 80037ac:	f004 041f 	and.w	r4, r4, #31
 80037b0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80037b4:	0524      	lsls	r4, r4, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037b6:	4304      	orrs	r4, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80037b8:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 80037bc:	f04f 0c07 	mov.w	ip, #7
 80037c0:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80037c2:	0de7      	lsrs	r7, r4, #23
  MODIFY_REG(*preg,
 80037c4:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80037c8:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 80037cc:	fa0c fc04 	lsl.w	ip, ip, r4
 80037d0:	40a0      	lsls	r0, r4
 80037d2:	59bd      	ldr	r5, [r7, r6]
 80037d4:	ea25 040c 	bic.w	r4, r5, ip
 80037d8:	4304      	orrs	r4, r0
 80037da:	51bc      	str	r4, [r7, r6]
 80037dc:	680c      	ldr	r4, [r1, #0]
 80037de:	e71b      	b.n	8003618 <HAL_ADC_ConfigChannel+0xa4>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80037e0:	68dc      	ldr	r4, [r3, #12]
 80037e2:	6948      	ldr	r0, [r1, #20]
 80037e4:	f3c4 0c82 	ubfx	ip, r4, #2, #3
 80037e8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80037ec:	fa00 fc0c 	lsl.w	ip, r0, ip
 80037f0:	e74a      	b.n	8003688 <HAL_ADC_ConfigChannel+0x114>
  __HAL_LOCK(hadc);
 80037f2:	2002      	movs	r0, #2
}
 80037f4:	b002      	add	sp, #8
 80037f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037fa:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 80037fc:	0680      	lsls	r0, r0, #26
 80037fe:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003802:	4284      	cmp	r4, r0
 8003804:	d039      	beq.n	800387a <HAL_ADC_ConfigChannel+0x306>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003806:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8003808:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 800380c:	42a0      	cmp	r0, r4
 800380e:	d02f      	beq.n	8003870 <HAL_ADC_ConfigChannel+0x2fc>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003810:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8003812:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003816:	42a0      	cmp	r0, r4
 8003818:	d025      	beq.n	8003866 <HAL_ADC_ConfigChannel+0x2f2>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800381a:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800381c:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003820:	42a0      	cmp	r0, r4
 8003822:	f47f aee0 	bne.w	80035e6 <HAL_ADC_ConfigChannel+0x72>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003826:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8003828:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800382c:	66d8      	str	r0, [r3, #108]	; 0x6c
 800382e:	e6da      	b.n	80035e6 <HAL_ADC_ConfigChannel+0x72>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003830:	0864      	lsrs	r4, r4, #1
 8003832:	f004 0408 	and.w	r4, r4, #8
 8003836:	fa00 fc04 	lsl.w	ip, r0, r4
 800383a:	e725      	b.n	8003688 <HAL_ADC_ConfigChannel+0x114>
 800383c:	2001      	movs	r0, #1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800383e:	0ea4      	lsrs	r4, r4, #26
 8003840:	4404      	add	r4, r0
 8003842:	f004 051f 	and.w	r5, r4, #31
 8003846:	06a4      	lsls	r4, r4, #26
 8003848:	fa00 f605 	lsl.w	r6, r0, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800384c:	2d09      	cmp	r5, #9
 800384e:	f004 40f8 	and.w	r0, r4, #2080374784	; 0x7c000000
 8003852:	eb05 0445 	add.w	r4, r5, r5, lsl #1
 8003856:	ea40 0006 	orr.w	r0, r0, r6
 800385a:	d9ab      	bls.n	80037b4 <HAL_ADC_ConfigChannel+0x240>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800385c:	3c1e      	subs	r4, #30
 800385e:	0524      	lsls	r4, r4, #20
 8003860:	f044 7400 	orr.w	r4, r4, #33554432	; 0x2000000
 8003864:	e7a7      	b.n	80037b6 <HAL_ADC_ConfigChannel+0x242>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003866:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8003868:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800386c:	669c      	str	r4, [r3, #104]	; 0x68
 800386e:	e7d4      	b.n	800381a <HAL_ADC_ConfigChannel+0x2a6>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003870:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8003872:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8003876:	665c      	str	r4, [r3, #100]	; 0x64
 8003878:	e7ca      	b.n	8003810 <HAL_ADC_ConfigChannel+0x29c>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800387a:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 800387c:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8003880:	661c      	str	r4, [r3, #96]	; 0x60
 8003882:	e7c0      	b.n	8003806 <HAL_ADC_ConfigChannel+0x292>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003884:	4920      	ldr	r1, [pc, #128]	; (8003908 <HAL_ADC_ConfigChannel+0x394>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003886:	4e21      	ldr	r6, [pc, #132]	; (800390c <HAL_ADC_ConfigChannel+0x398>)
 8003888:	4f19      	ldr	r7, [pc, #100]	; (80038f0 <HAL_ADC_ConfigChannel+0x37c>)
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800388a:	460d      	mov	r5, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800388c:	6888      	ldr	r0, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800388e:	68bf      	ldr	r7, [r7, #8]
 8003890:	68b1      	ldr	r1, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003892:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8003896:	4339      	orrs	r1, r7
 8003898:	43c9      	mvns	r1, r1
 800389a:	f001 0101 	and.w	r1, r1, #1
 800389e:	e742      	b.n	8003726 <HAL_ADC_ConfigChannel+0x1b2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038a0:	6d53      	ldr	r3, [r2, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80038a2:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038a4:	f043 0320 	orr.w	r3, r3, #32
 80038a8:	6553      	str	r3, [r2, #84]	; 0x54
 80038aa:	e6bd      	b.n	8003628 <HAL_ADC_ConfigChannel+0xb4>
 80038ac:	fa94 f0a4 	rbit	r0, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80038b0:	fab0 f080 	clz	r0, r0
 80038b4:	fa94 f5a4 	rbit	r5, r4
 80038b8:	2601      	movs	r6, #1
 80038ba:	fab5 f585 	clz	r5, r5
 80038be:	3001      	adds	r0, #1
 80038c0:	4435      	add	r5, r6
 80038c2:	0680      	lsls	r0, r0, #26
 80038c4:	f005 051f 	and.w	r5, r5, #31
 80038c8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80038cc:	fa06 f505 	lsl.w	r5, r6, r5
 80038d0:	4328      	orrs	r0, r5
 80038d2:	fa94 f4a4 	rbit	r4, r4
 80038d6:	fab4 f484 	clz	r4, r4
 80038da:	4434      	add	r4, r6
 80038dc:	f004 041f 	and.w	r4, r4, #31
 80038e0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80038e4:	e7ba      	b.n	800385c <HAL_ADC_ConfigChannel+0x2e8>
 80038e6:	bf00      	nop
 80038e8:	000fffff 	.word	0x000fffff
 80038ec:	5c001000 	.word	0x5c001000
 80038f0:	40022000 	.word	0x40022000
 80038f4:	58026000 	.word	0x58026000
 80038f8:	58026300 	.word	0x58026300
 80038fc:	cb840000 	.word	0xcb840000
 8003900:	c7520000 	.word	0xc7520000
 8003904:	cfb80000 	.word	0xcfb80000
 8003908:	40022300 	.word	0x40022300
 800390c:	40022100 	.word	0x40022100
 8003910:	47ff0000 	.word	0x47ff0000
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003914:	0204      	lsls	r4, r0, #8
 8003916:	f53f ae81 	bmi.w	800361c <HAL_ADC_ConfigChannel+0xa8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800391a:	4917      	ldr	r1, [pc, #92]	; (8003978 <HAL_ADC_ConfigChannel+0x404>)
 800391c:	428b      	cmp	r3, r1
 800391e:	f47f ae7d 	bne.w	800361c <HAL_ADC_ConfigChannel+0xa8>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003922:	4b16      	ldr	r3, [pc, #88]	; (800397c <HAL_ADC_ConfigChannel+0x408>)
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003924:	f446 0100 	orr.w	r1, r6, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003928:	68a8      	ldr	r0, [r5, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f020 70e0 	bic.w	r0, r0, #29360128	; 0x1c00000
 8003930:	4c13      	ldr	r4, [pc, #76]	; (8003980 <HAL_ADC_ConfigChannel+0x40c>)
 8003932:	099b      	lsrs	r3, r3, #6
 8003934:	4301      	orrs	r1, r0
 8003936:	fba4 0303 	umull	r0, r3, r4, r3
 800393a:	60a9      	str	r1, [r5, #8]
 800393c:	099b      	lsrs	r3, r3, #6
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	9301      	str	r3, [sp, #4]
              while (wait_loop_index != 0UL)
 8003942:	9b01      	ldr	r3, [sp, #4]
 8003944:	2b00      	cmp	r3, #0
 8003946:	f43f ae69 	beq.w	800361c <HAL_ADC_ConfigChannel+0xa8>
                wait_loop_index--;
 800394a:	9b01      	ldr	r3, [sp, #4]
 800394c:	3b01      	subs	r3, #1
 800394e:	9301      	str	r3, [sp, #4]
              while (wait_loop_index != 0UL)
 8003950:	9b01      	ldr	r3, [sp, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f9      	bne.n	800394a <HAL_ADC_ConfigChannel+0x3d6>
 8003956:	e661      	b.n	800361c <HAL_ADC_ConfigChannel+0xa8>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003958:	01c0      	lsls	r0, r0, #7
 800395a:	f53f ae5f 	bmi.w	800361c <HAL_ADC_ConfigChannel+0xa8>
 800395e:	4906      	ldr	r1, [pc, #24]	; (8003978 <HAL_ADC_ConfigChannel+0x404>)
 8003960:	428b      	cmp	r3, r1
 8003962:	f47f ae5b 	bne.w	800361c <HAL_ADC_ConfigChannel+0xa8>
 8003966:	68a9      	ldr	r1, [r5, #8]
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003968:	f046 7380 	orr.w	r3, r6, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800396c:	2000      	movs	r0, #0
 800396e:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8003972:	430b      	orrs	r3, r1
 8003974:	60ab      	str	r3, [r5, #8]
 8003976:	e657      	b.n	8003628 <HAL_ADC_ConfigChannel+0xb4>
 8003978:	58026000 	.word	0x58026000
 800397c:	240001f4 	.word	0x240001f4
 8003980:	053e2d63 	.word	0x053e2d63

08003984 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003984:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003986:	6891      	ldr	r1, [r2, #8]
 8003988:	07cb      	lsls	r3, r1, #31
 800398a:	d40e      	bmi.n	80039aa <ADC_Enable+0x26>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800398c:	4926      	ldr	r1, [pc, #152]	; (8003a28 <ADC_Enable+0xa4>)
{
 800398e:	b570      	push	{r4, r5, r6, lr}
 8003990:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003992:	6890      	ldr	r0, [r2, #8]
 8003994:	4208      	tst	r0, r1
 8003996:	d00a      	beq.n	80039ae <ADC_Enable+0x2a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003998:	6d62      	ldr	r2, [r4, #84]	; 0x54
      return HAL_ERROR;
 800399a:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800399c:	f042 0210 	orr.w	r2, r2, #16
 80039a0:	6562      	str	r2, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039a2:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80039a4:	4302      	orrs	r2, r0
 80039a6:	65a2      	str	r2, [r4, #88]	; 0x58
}
 80039a8:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80039aa:	2000      	movs	r0, #0
}
 80039ac:	4770      	bx	lr
  MODIFY_REG(ADCx->CR,
 80039ae:	6891      	ldr	r1, [r2, #8]
 80039b0:	4b1e      	ldr	r3, [pc, #120]	; (8003a2c <ADC_Enable+0xa8>)
 80039b2:	400b      	ands	r3, r1
 80039b4:	f043 0301 	orr.w	r3, r3, #1
 80039b8:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80039ba:	f7ff fd45 	bl	8003448 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039be:	6823      	ldr	r3, [r4, #0]
 80039c0:	4a1b      	ldr	r2, [pc, #108]	; (8003a30 <ADC_Enable+0xac>)
    tickstart = HAL_GetTick();
 80039c2:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d026      	beq.n	8003a16 <ADC_Enable+0x92>
 80039c8:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d022      	beq.n	8003a16 <ADC_Enable+0x92>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80039d0:	4a18      	ldr	r2, [pc, #96]	; (8003a34 <ADC_Enable+0xb0>)
 80039d2:	6892      	ldr	r2, [r2, #8]
  MODIFY_REG(ADCx->CR,
 80039d4:	4e15      	ldr	r6, [pc, #84]	; (8003a2c <ADC_Enable+0xa8>)
 80039d6:	e00a      	b.n	80039ee <ADC_Enable+0x6a>
 80039d8:	689a      	ldr	r2, [r3, #8]
 80039da:	4032      	ands	r2, r6
 80039dc:	f042 0201 	orr.w	r2, r2, #1
 80039e0:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039e2:	f7ff fd31 	bl	8003448 <HAL_GetTick>
 80039e6:	1b40      	subs	r0, r0, r5
 80039e8:	2802      	cmp	r0, #2
 80039ea:	d80b      	bhi.n	8003a04 <ADC_Enable+0x80>
 80039ec:	6823      	ldr	r3, [r4, #0]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	07d2      	lsls	r2, r2, #31
 80039f2:	d417      	bmi.n	8003a24 <ADC_Enable+0xa0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	07d1      	lsls	r1, r2, #31
 80039f8:	d5ee      	bpl.n	80039d8 <ADC_Enable+0x54>
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039fa:	f7ff fd25 	bl	8003448 <HAL_GetTick>
 80039fe:	1b40      	subs	r0, r0, r5
 8003a00:	2802      	cmp	r0, #2
 8003a02:	d9f3      	bls.n	80039ec <ADC_Enable+0x68>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a04:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8003a06:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a08:	f043 0310 	orr.w	r3, r3, #16
 8003a0c:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a10:	4303      	orrs	r3, r0
 8003a12:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8003a14:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003a16:	4a08      	ldr	r2, [pc, #32]	; (8003a38 <ADC_Enable+0xb4>)
 8003a18:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a1a:	06d0      	lsls	r0, r2, #27
 8003a1c:	d0da      	beq.n	80039d4 <ADC_Enable+0x50>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a1e:	4a07      	ldr	r2, [pc, #28]	; (8003a3c <ADC_Enable+0xb8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d1d7      	bne.n	80039d4 <ADC_Enable+0x50>
  return HAL_OK;
 8003a24:	2000      	movs	r0, #0
}
 8003a26:	bd70      	pop	{r4, r5, r6, pc}
 8003a28:	8000003f 	.word	0x8000003f
 8003a2c:	7fffffc0 	.word	0x7fffffc0
 8003a30:	40022000 	.word	0x40022000
 8003a34:	58026300 	.word	0x58026300
 8003a38:	40022300 	.word	0x40022300
 8003a3c:	40022100 	.word	0x40022100

08003a40 <ADC_Disable>:
{
 8003a40:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003a42:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003a44:	6899      	ldr	r1, [r3, #8]
 8003a46:	0789      	lsls	r1, r1, #30
 8003a48:	d502      	bpl.n	8003a50 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a4a:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8003a4c:	2000      	movs	r0, #0
}
 8003a4e:	bd38      	pop	{r3, r4, r5, pc}
 8003a50:	6899      	ldr	r1, [r3, #8]
 8003a52:	07ca      	lsls	r2, r1, #31
 8003a54:	d523      	bpl.n	8003a9e <ADC_Disable+0x5e>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a56:	6899      	ldr	r1, [r3, #8]
 8003a58:	4604      	mov	r4, r0
 8003a5a:	f001 010d 	and.w	r1, r1, #13
 8003a5e:	2901      	cmp	r1, #1
 8003a60:	d008      	beq.n	8003a74 <ADC_Disable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a62:	6d63      	ldr	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8003a64:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a66:	f043 0310 	orr.w	r3, r3, #16
 8003a6a:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a6c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a6e:	4303      	orrs	r3, r0
 8003a70:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8003a72:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8003a74:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a76:	2103      	movs	r1, #3
 8003a78:	4a0a      	ldr	r2, [pc, #40]	; (8003aa4 <ADC_Disable+0x64>)
 8003a7a:	4002      	ands	r2, r0
 8003a7c:	f042 0202 	orr.w	r2, r2, #2
 8003a80:	609a      	str	r2, [r3, #8]
 8003a82:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8003a84:	f7ff fce0 	bl	8003448 <HAL_GetTick>
 8003a88:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a8a:	e004      	b.n	8003a96 <ADC_Disable+0x56>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a8c:	f7ff fcdc 	bl	8003448 <HAL_GetTick>
 8003a90:	1b40      	subs	r0, r0, r5
 8003a92:	2802      	cmp	r0, #2
 8003a94:	d8e5      	bhi.n	8003a62 <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a96:	6823      	ldr	r3, [r4, #0]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	07db      	lsls	r3, r3, #31
 8003a9c:	d4f6      	bmi.n	8003a8c <ADC_Disable+0x4c>
  return HAL_OK;
 8003a9e:	2000      	movs	r0, #0
}
 8003aa0:	bd38      	pop	{r3, r4, r5, pc}
 8003aa2:	bf00      	nop
 8003aa4:	7fffffc0 	.word	0x7fffffc0

08003aa8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003aa8:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003aaa:	4a52      	ldr	r2, [pc, #328]	; (8003bf4 <ADC_ConfigureBoostMode+0x14c>)
{
 8003aac:	4605      	mov	r5, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003aae:	6803      	ldr	r3, [r0, #0]
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d027      	beq.n	8003b04 <ADC_ConfigureBoostMode+0x5c>
 8003ab4:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d023      	beq.n	8003b04 <ADC_ConfigureBoostMode+0x5c>
 8003abc:	4b4e      	ldr	r3, [pc, #312]	; (8003bf8 <ADC_ConfigureBoostMode+0x150>)
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8003ac4:	bf14      	ite	ne
 8003ac6:	2301      	movne	r3, #1
 8003ac8:	2300      	moveq	r3, #0
 8003aca:	b323      	cbz	r3, 8003b16 <ADC_ConfigureBoostMode+0x6e>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003acc:	f003 fa6e 	bl	8006fac <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8003ad0:	686b      	ldr	r3, [r5, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8003ad2:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8003ad4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ad8:	d062      	beq.n	8003ba0 <ADC_ConfigureBoostMode+0xf8>
 8003ada:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ade:	d072      	beq.n	8003bc6 <ADC_ConfigureBoostMode+0x11e>
 8003ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ae4:	d05c      	beq.n	8003ba0 <ADC_ConfigureBoostMode+0xf8>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003ae6:	f7ff fcc7 	bl	8003478 <HAL_GetREVID>
 8003aea:	f241 0303 	movw	r3, #4099	; 0x1003
 8003aee:	4298      	cmp	r0, r3
 8003af0:	d832      	bhi.n	8003b58 <ADC_ConfigureBoostMode+0xb0>
  {
    if (freq > 20000000UL)
 8003af2:	4a42      	ldr	r2, [pc, #264]	; (8003bfc <ADC_ConfigureBoostMode+0x154>)
 8003af4:	682b      	ldr	r3, [r5, #0]
 8003af6:	4294      	cmp	r4, r2
 8003af8:	d928      	bls.n	8003b4c <ADC_ConfigureBoostMode+0xa4>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b00:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003b02:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003b04:	4b3e      	ldr	r3, [pc, #248]	; (8003c00 <ADC_ConfigureBoostMode+0x158>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8003b0c:	bf14      	ite	ne
 8003b0e:	2301      	movne	r3, #1
 8003b10:	2300      	moveq	r3, #0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1da      	bne.n	8003acc <ADC_ConfigureBoostMode+0x24>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003b16:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003b1a:	f004 fc7d 	bl	8008418 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8003b1e:	686b      	ldr	r3, [r5, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003b20:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8003b22:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003b26:	d049      	beq.n	8003bbc <ADC_ConfigureBoostMode+0x114>
 8003b28:	d93e      	bls.n	8003ba8 <ADC_ConfigureBoostMode+0x100>
 8003b2a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003b2e:	d04e      	beq.n	8003bce <ADC_ConfigureBoostMode+0x126>
 8003b30:	d927      	bls.n	8003b82 <ADC_ConfigureBoostMode+0xda>
 8003b32:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003b36:	d048      	beq.n	8003bca <ADC_ConfigureBoostMode+0x122>
 8003b38:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003b3c:	d1d3      	bne.n	8003ae6 <ADC_ConfigureBoostMode+0x3e>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003b3e:	f7ff fc9b 	bl	8003478 <HAL_GetREVID>
 8003b42:	f241 0303 	movw	r3, #4099	; 0x1003
 8003b46:	4298      	cmp	r0, r3
 8003b48:	d805      	bhi.n	8003b56 <ADC_ConfigureBoostMode+0xae>
 8003b4a:	682b      	ldr	r3, [r5, #0]
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003b4c:	689a      	ldr	r2, [r3, #8]
 8003b4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b52:	609a      	str	r2, [r3, #8]
}
 8003b54:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 256UL;
 8003b56:	0a24      	lsrs	r4, r4, #8
    freq /= 2U; /* divider by 2 for Rev.V */
 8003b58:	0864      	lsrs	r4, r4, #1
    if (freq <= 6250000UL)
 8003b5a:	4a2a      	ldr	r2, [pc, #168]	; (8003c04 <ADC_ConfigureBoostMode+0x15c>)
 8003b5c:	682b      	ldr	r3, [r5, #0]
 8003b5e:	4294      	cmp	r4, r2
 8003b60:	d90a      	bls.n	8003b78 <ADC_ConfigureBoostMode+0xd0>
    else if (freq <= 12500000UL)
 8003b62:	4a29      	ldr	r2, [pc, #164]	; (8003c08 <ADC_ConfigureBoostMode+0x160>)
 8003b64:	4294      	cmp	r4, r2
 8003b66:	d914      	bls.n	8003b92 <ADC_ConfigureBoostMode+0xea>
    else if (freq <= 25000000UL)
 8003b68:	4a28      	ldr	r2, [pc, #160]	; (8003c0c <ADC_ConfigureBoostMode+0x164>)
 8003b6a:	4294      	cmp	r4, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003b6c:	689a      	ldr	r2, [r3, #8]
    else if (freq <= 25000000UL)
 8003b6e:	d932      	bls.n	8003bd6 <ADC_ConfigureBoostMode+0x12e>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003b70:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003b74:	609a      	str	r2, [r3, #8]
}
 8003b76:	bd38      	pop	{r3, r4, r5, pc}
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003b78:	689a      	ldr	r2, [r3, #8]
 8003b7a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003b7e:	609a      	str	r2, [r3, #8]
}
 8003b80:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8003b82:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003b86:	d024      	beq.n	8003bd2 <ADC_ConfigureBoostMode+0x12a>
 8003b88:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b8c:	d1ab      	bne.n	8003ae6 <ADC_ConfigureBoostMode+0x3e>
        freq /= 32UL;
 8003b8e:	0944      	lsrs	r4, r0, #5
        break;
 8003b90:	e7a9      	b.n	8003ae6 <ADC_ConfigureBoostMode+0x3e>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003b92:	689a      	ldr	r2, [r3, #8]
 8003b94:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003b98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b9c:	609a      	str	r2, [r3, #8]
}
 8003b9e:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003ba0:	0c1b      	lsrs	r3, r3, #16
 8003ba2:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 8003ba6:	e79e      	b.n	8003ae6 <ADC_ConfigureBoostMode+0x3e>
    switch (hadc->Init.ClockPrescaler)
 8003ba8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003bac:	d006      	beq.n	8003bbc <ADC_ConfigureBoostMode+0x114>
 8003bae:	d818      	bhi.n	8003be2 <ADC_ConfigureBoostMode+0x13a>
 8003bb0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003bb4:	d002      	beq.n	8003bbc <ADC_ConfigureBoostMode+0x114>
 8003bb6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003bba:	d194      	bne.n	8003ae6 <ADC_ConfigureBoostMode+0x3e>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003bbc:	0c9b      	lsrs	r3, r3, #18
 8003bbe:	005b      	lsls	r3, r3, #1
 8003bc0:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 8003bc4:	e78f      	b.n	8003ae6 <ADC_ConfigureBoostMode+0x3e>
        freq /= 4UL;
 8003bc6:	0884      	lsrs	r4, r0, #2
        break;
 8003bc8:	e78d      	b.n	8003ae6 <ADC_ConfigureBoostMode+0x3e>
        freq /= 128UL;
 8003bca:	09c4      	lsrs	r4, r0, #7
        break;
 8003bcc:	e78b      	b.n	8003ae6 <ADC_ConfigureBoostMode+0x3e>
        freq /= 64UL;
 8003bce:	0984      	lsrs	r4, r0, #6
        break;
 8003bd0:	e789      	b.n	8003ae6 <ADC_ConfigureBoostMode+0x3e>
        freq /= 16UL;
 8003bd2:	0904      	lsrs	r4, r0, #4
        break;
 8003bd4:	e787      	b.n	8003ae6 <ADC_ConfigureBoostMode+0x3e>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003bd6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003bda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bde:	609a      	str	r2, [r3, #8]
}
 8003be0:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8003be2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003be6:	d0e9      	beq.n	8003bbc <ADC_ConfigureBoostMode+0x114>
 8003be8:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8003bec:	f47f af7b 	bne.w	8003ae6 <ADC_ConfigureBoostMode+0x3e>
 8003bf0:	e7e4      	b.n	8003bbc <ADC_ConfigureBoostMode+0x114>
 8003bf2:	bf00      	nop
 8003bf4:	40022000 	.word	0x40022000
 8003bf8:	58026300 	.word	0x58026300
 8003bfc:	01312d00 	.word	0x01312d00
 8003c00:	40022300 	.word	0x40022300
 8003c04:	005f5e10 	.word	0x005f5e10
 8003c08:	00bebc20 	.word	0x00bebc20
 8003c0c:	017d7840 	.word	0x017d7840

08003c10 <HAL_ADC_Init>:
{
 8003c10:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8003c12:	2300      	movs	r3, #0
{
 8003c14:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8003c16:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8003c18:	2800      	cmp	r0, #0
 8003c1a:	f000 80aa 	beq.w	8003d72 <HAL_ADC_Init+0x162>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003c1e:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8003c20:	4604      	mov	r4, r0
 8003c22:	2d00      	cmp	r5, #0
 8003c24:	f000 809a 	beq.w	8003d5c <HAL_ADC_Init+0x14c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003c28:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003c2a:	6893      	ldr	r3, [r2, #8]
 8003c2c:	009d      	lsls	r5, r3, #2
 8003c2e:	d503      	bpl.n	8003c38 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003c30:	6891      	ldr	r1, [r2, #8]
 8003c32:	4b77      	ldr	r3, [pc, #476]	; (8003e10 <HAL_ADC_Init+0x200>)
 8003c34:	400b      	ands	r3, r1
 8003c36:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003c38:	6893      	ldr	r3, [r2, #8]
 8003c3a:	00d8      	lsls	r0, r3, #3
 8003c3c:	d415      	bmi.n	8003c6a <HAL_ADC_Init+0x5a>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003c3e:	4b75      	ldr	r3, [pc, #468]	; (8003e14 <HAL_ADC_Init+0x204>)
  MODIFY_REG(ADCx->CR,
 8003c40:	6890      	ldr	r0, [r2, #8]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4d74      	ldr	r5, [pc, #464]	; (8003e18 <HAL_ADC_Init+0x208>)
 8003c46:	099b      	lsrs	r3, r3, #6
 8003c48:	4974      	ldr	r1, [pc, #464]	; (8003e1c <HAL_ADC_Init+0x20c>)
 8003c4a:	fba5 5303 	umull	r5, r3, r5, r3
 8003c4e:	4001      	ands	r1, r0
 8003c50:	099b      	lsrs	r3, r3, #6
 8003c52:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003c56:	6091      	str	r1, [r2, #8]
 8003c58:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003c5a:	9b01      	ldr	r3, [sp, #4]
 8003c5c:	b12b      	cbz	r3, 8003c6a <HAL_ADC_Init+0x5a>
      wait_loop_index--;
 8003c5e:	9b01      	ldr	r3, [sp, #4]
 8003c60:	3b01      	subs	r3, #1
 8003c62:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003c64:	9b01      	ldr	r3, [sp, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1f9      	bne.n	8003c5e <HAL_ADC_Init+0x4e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003c6a:	6893      	ldr	r3, [r2, #8]
 8003c6c:	00d9      	lsls	r1, r3, #3
 8003c6e:	d467      	bmi.n	8003d40 <HAL_ADC_Init+0x130>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c70:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8003c72:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c74:	f043 0310 	orr.w	r3, r3, #16
 8003c78:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003c7c:	432b      	orrs	r3, r5
 8003c7e:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c80:	6893      	ldr	r3, [r2, #8]
 8003c82:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c86:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c88:	d160      	bne.n	8003d4c <HAL_ADC_Init+0x13c>
 8003c8a:	06db      	lsls	r3, r3, #27
 8003c8c:	d45e      	bmi.n	8003d4c <HAL_ADC_Init+0x13c>
    ADC_STATE_CLR_SET(hadc->State,
 8003c8e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c90:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003c94:	f043 0302 	orr.w	r3, r3, #2
 8003c98:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c9a:	6893      	ldr	r3, [r2, #8]
 8003c9c:	07de      	lsls	r6, r3, #31
 8003c9e:	d413      	bmi.n	8003cc8 <HAL_ADC_Init+0xb8>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ca0:	4b5f      	ldr	r3, [pc, #380]	; (8003e20 <HAL_ADC_Init+0x210>)
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	f000 8092 	beq.w	8003dcc <HAL_ADC_Init+0x1bc>
 8003ca8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003cac:	429a      	cmp	r2, r3
 8003cae:	f000 808d 	beq.w	8003dcc <HAL_ADC_Init+0x1bc>
 8003cb2:	4b5c      	ldr	r3, [pc, #368]	; (8003e24 <HAL_ADC_Init+0x214>)
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	07d9      	lsls	r1, r3, #31
 8003cb8:	d406      	bmi.n	8003cc8 <HAL_ADC_Init+0xb8>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003cba:	4a5b      	ldr	r2, [pc, #364]	; (8003e28 <HAL_ADC_Init+0x218>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003cbc:	6893      	ldr	r3, [r2, #8]
 8003cbe:	6861      	ldr	r1, [r4, #4]
 8003cc0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8003cc4:	430b      	orrs	r3, r1
 8003cc6:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003cc8:	f7ff fbd6 	bl	8003478 <HAL_GetREVID>
 8003ccc:	f241 0303 	movw	r3, #4099	; 0x1003
 8003cd0:	7d62      	ldrb	r2, [r4, #21]
 8003cd2:	4298      	cmp	r0, r3
 8003cd4:	7f21      	ldrb	r1, [r4, #28]
 8003cd6:	d96c      	bls.n	8003db2 <HAL_ADC_Init+0x1a2>
 8003cd8:	68a3      	ldr	r3, [r4, #8]
 8003cda:	0352      	lsls	r2, r2, #13
 8003cdc:	040e      	lsls	r6, r1, #16
 8003cde:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003ce0:	2b10      	cmp	r3, #16
 8003ce2:	f000 808e 	beq.w	8003e02 <HAL_ADC_Init+0x1f2>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	4332      	orrs	r2, r6
 8003cea:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003cec:	2901      	cmp	r1, #1
 8003cee:	d103      	bne.n	8003cf8 <HAL_ADC_Init+0xe8>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003cf0:	6a23      	ldr	r3, [r4, #32]
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003cfa:	b123      	cbz	r3, 8003d06 <HAL_ADC_Init+0xf6>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003cfc:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003d00:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003d02:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003d04:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	4948      	ldr	r1, [pc, #288]	; (8003e2c <HAL_ADC_Init+0x21c>)
 8003d0a:	68d8      	ldr	r0, [r3, #12]
 8003d0c:	4001      	ands	r1, r0
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003d18:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d1a:	d101      	bne.n	8003d20 <HAL_ADC_Init+0x110>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003d1c:	0712      	lsls	r2, r2, #28
 8003d1e:	d52c      	bpl.n	8003d7a <HAL_ADC_Init+0x16a>
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003d20:	68e2      	ldr	r2, [r4, #12]
 8003d22:	2a01      	cmp	r2, #1
 8003d24:	d04a      	beq.n	8003dbc <HAL_ADC_Init+0x1ac>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003d26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d28:	f022 020f 	bic.w	r2, r2, #15
 8003d2c:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003d2e:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8003d30:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003d32:	f023 0303 	bic.w	r3, r3, #3
 8003d36:	f043 0301 	orr.w	r3, r3, #1
 8003d3a:	6563      	str	r3, [r4, #84]	; 0x54
}
 8003d3c:	b002      	add	sp, #8
 8003d3e:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d40:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d42:	2500      	movs	r5, #0
 8003d44:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d48:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003d4a:	d09e      	beq.n	8003c8a <HAL_ADC_Init+0x7a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d4c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8003d4e:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d50:	f043 0310 	orr.w	r3, r3, #16
}
 8003d54:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d56:	6563      	str	r3, [r4, #84]	; 0x54
}
 8003d58:	b002      	add	sp, #8
 8003d5a:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8003d5c:	f7ff f868 	bl	8002e30 <HAL_ADC_MspInit>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003d60:	6822      	ldr	r2, [r4, #0]
    ADC_CLEAR_ERRORCODE(hadc);
 8003d62:	65a5      	str	r5, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003d64:	6893      	ldr	r3, [r2, #8]
    hadc->Lock = HAL_UNLOCKED;
 8003d66:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8003d6a:	009d      	lsls	r5, r3, #2
 8003d6c:	f57f af64 	bpl.w	8003c38 <HAL_ADC_Init+0x28>
 8003d70:	e75e      	b.n	8003c30 <HAL_ADC_Init+0x20>
    return HAL_ERROR;
 8003d72:	2501      	movs	r5, #1
}
 8003d74:	4628      	mov	r0, r5
 8003d76:	b002      	add	sp, #8
 8003d78:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003d7a:	68d8      	ldr	r0, [r3, #12]
 8003d7c:	4a2c      	ldr	r2, [pc, #176]	; (8003e30 <HAL_ADC_Init+0x220>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003d7e:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003d80:	4002      	ands	r2, r0
 8003d82:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003d84:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
      if (hadc->Init.OversamplingMode == ENABLE)
 8003d88:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003d8c:	4302      	orrs	r2, r0
      if (hadc->Init.OversamplingMode == ENABLE)
 8003d8e:	2901      	cmp	r1, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003d90:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8003d92:	d025      	beq.n	8003de0 <HAL_ADC_Init+0x1d0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003d94:	691a      	ldr	r2, [r3, #16]
 8003d96:	f022 0201 	bic.w	r2, r2, #1
 8003d9a:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003d9c:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8003d9e:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003da0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003da2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8003da6:	430a      	orrs	r2, r1
 8003da8:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8003daa:	f7ff fe7d 	bl	8003aa8 <ADC_ConfigureBoostMode>
 8003dae:	6823      	ldr	r3, [r4, #0]
 8003db0:	e7b6      	b.n	8003d20 <HAL_ADC_Init+0x110>
 8003db2:	0352      	lsls	r2, r2, #13
 8003db4:	68a3      	ldr	r3, [r4, #8]
 8003db6:	040e      	lsls	r6, r1, #16
 8003db8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003dba:	e794      	b.n	8003ce6 <HAL_ADC_Init+0xd6>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003dbc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003dbe:	69a2      	ldr	r2, [r4, #24]
 8003dc0:	f021 010f 	bic.w	r1, r1, #15
 8003dc4:	3a01      	subs	r2, #1
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	631a      	str	r2, [r3, #48]	; 0x30
 8003dca:	e7b0      	b.n	8003d2e <HAL_ADC_Init+0x11e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003dcc:	4a14      	ldr	r2, [pc, #80]	; (8003e20 <HAL_ADC_Init+0x210>)
 8003dce:	4b19      	ldr	r3, [pc, #100]	; (8003e34 <HAL_ADC_Init+0x224>)
 8003dd0:	6892      	ldr	r2, [r2, #8]
 8003dd2:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	07d8      	lsls	r0, r3, #31
 8003dd8:	f53f af76 	bmi.w	8003cc8 <HAL_ADC_Init+0xb8>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003ddc:	4a16      	ldr	r2, [pc, #88]	; (8003e38 <HAL_ADC_Init+0x228>)
 8003dde:	e76d      	b.n	8003cbc <HAL_ADC_Init+0xac>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003de0:	e9d4 2110 	ldrd	r2, r1, [r4, #64]	; 0x40
 8003de4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003de6:	430a      	orrs	r2, r1
 8003de8:	4e14      	ldr	r6, [pc, #80]	; (8003e3c <HAL_ADC_Init+0x22c>)
 8003dea:	6919      	ldr	r1, [r3, #16]
 8003dec:	f042 0201 	orr.w	r2, r2, #1
 8003df0:	400e      	ands	r6, r1
 8003df2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003df4:	4302      	orrs	r2, r0
 8003df6:	3901      	subs	r1, #1
 8003df8:	4332      	orrs	r2, r6
 8003dfa:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003dfe:	611a      	str	r2, [r3, #16]
 8003e00:	e7cc      	b.n	8003d9c <HAL_ADC_Init+0x18c>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003e02:	f040 031c 	orr.w	r3, r0, #28
 8003e06:	4313      	orrs	r3, r2
 8003e08:	ea43 0206 	orr.w	r2, r3, r6
 8003e0c:	e76e      	b.n	8003cec <HAL_ADC_Init+0xdc>
 8003e0e:	bf00      	nop
 8003e10:	5fffffc0 	.word	0x5fffffc0
 8003e14:	240001f4 	.word	0x240001f4
 8003e18:	053e2d63 	.word	0x053e2d63
 8003e1c:	6fffffc0 	.word	0x6fffffc0
 8003e20:	40022000 	.word	0x40022000
 8003e24:	58026000 	.word	0x58026000
 8003e28:	58026300 	.word	0x58026300
 8003e2c:	fff0c003 	.word	0xfff0c003
 8003e30:	ffffbffc 	.word	0xffffbffc
 8003e34:	40022100 	.word	0x40022100
 8003e38:	40022300 	.word	0x40022300
 8003e3c:	fc00f81e 	.word	0xfc00f81e

08003e40 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003e40:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e42:	f890 5050 	ldrb.w	r5, [r0, #80]	; 0x50
{
 8003e46:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8003e48:	2600      	movs	r6, #0
  __HAL_LOCK(hadc);
 8003e4a:	2d01      	cmp	r5, #1
  __IO uint32_t wait_loop_index = 0UL;
 8003e4c:	9601      	str	r6, [sp, #4]
  __HAL_LOCK(hadc);
 8003e4e:	d036      	beq.n	8003ebe <HAL_ADCEx_Calibration_Start+0x7e>
 8003e50:	2301      	movs	r3, #1
 8003e52:	4604      	mov	r4, r0
 8003e54:	4615      	mov	r5, r2
 8003e56:	460e      	mov	r6, r1
 8003e58:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003e5c:	f7ff fdf0 	bl	8003a40 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003e60:	bb20      	cbnz	r0, 8003eac <HAL_ADCEx_Calibration_Start+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e62:	6d67      	ldr	r7, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8003e64:	f005 4380 	and.w	r3, r5, #1073741824	; 0x40000000
 8003e68:	4d1c      	ldr	r5, [pc, #112]	; (8003edc <HAL_ADCEx_Calibration_Start+0x9c>)
 8003e6a:	f406 3180 	and.w	r1, r6, #65536	; 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8003e6e:	6822      	ldr	r2, [r4, #0]
 8003e70:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    ADC_STATE_CLR_SET(hadc->State,
 8003e74:	403d      	ands	r5, r7
 8003e76:	4e1a      	ldr	r6, [pc, #104]	; (8003ee0 <HAL_ADCEx_Calibration_Start+0xa0>)
 8003e78:	430b      	orrs	r3, r1

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003e7a:	491a      	ldr	r1, [pc, #104]	; (8003ee4 <HAL_ADCEx_Calibration_Start+0xa4>)
    ADC_STATE_CLR_SET(hadc->State,
 8003e7c:	f045 0502 	orr.w	r5, r5, #2
 8003e80:	6565      	str	r5, [r4, #84]	; 0x54
 8003e82:	6895      	ldr	r5, [r2, #8]
 8003e84:	402e      	ands	r6, r5
 8003e86:	4333      	orrs	r3, r6
 8003e88:	6093      	str	r3, [r2, #8]
 8003e8a:	e005      	b.n	8003e98 <HAL_ADCEx_Calibration_Start+0x58>
      wait_loop_index++;
 8003e8c:	9b01      	ldr	r3, [sp, #4]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003e92:	9b01      	ldr	r3, [sp, #4]
 8003e94:	428b      	cmp	r3, r1
 8003e96:	d815      	bhi.n	8003ec4 <HAL_ADCEx_Calibration_Start+0x84>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003e98:	6893      	ldr	r3, [r2, #8]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	dbf6      	blt.n	8003e8c <HAL_ADCEx_Calibration_Start+0x4c>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e9e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003ea0:	f023 0303 	bic.w	r3, r3, #3
 8003ea4:	f043 0301 	orr.w	r3, r3, #1
 8003ea8:	6563      	str	r3, [r4, #84]	; 0x54
 8003eaa:	e003      	b.n	8003eb4 <HAL_ADCEx_Calibration_Start+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003eae:	f043 0310 	orr.w	r3, r3, #16
 8003eb2:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8003eba:	b003      	add	sp, #12
 8003ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 8003ebe:	2002      	movs	r0, #2
}
 8003ec0:	b003      	add	sp, #12
 8003ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ADC_STATE_CLR_SET(hadc->State,
 8003ec4:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8003ec6:	2200      	movs	r2, #0
        return HAL_ERROR;
 8003ec8:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8003eca:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8003ece:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8003ed2:	f043 0310 	orr.w	r3, r3, #16
 8003ed6:	6563      	str	r3, [r4, #84]	; 0x54
}
 8003ed8:	b003      	add	sp, #12
 8003eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003edc:	ffffeefd 	.word	0xffffeefd
 8003ee0:	3ffeffc0 	.word	0x3ffeffc0
 8003ee4:	25c3f7ff 	.word	0x25c3f7ff

08003ee8 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003eec:	6807      	ldr	r7, [r0, #0]
{
 8003eee:	b09a      	sub	sp, #104	; 0x68
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ef0:	68bd      	ldr	r5, [r7, #8]
 8003ef2:	f015 0504 	ands.w	r5, r5, #4
 8003ef6:	d123      	bne.n	8003f40 <HAL_ADCEx_MultiModeStart_DMA+0x58>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003ef8:	f890 6050 	ldrb.w	r6, [r0, #80]	; 0x50
 8003efc:	4604      	mov	r4, r0
 8003efe:	2e01      	cmp	r6, #1
 8003f00:	d01e      	beq.n	8003f40 <HAL_ADCEx_MultiModeStart_DMA+0x58>

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003f02:	4b30      	ldr	r3, [pc, #192]	; (8003fc4 <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
    __HAL_LOCK(hadc);
 8003f04:	2601      	movs	r6, #1
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003f06:	429f      	cmp	r7, r3
    __HAL_LOCK(hadc);
 8003f08:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003f0c:	d009      	beq.n	8003f22 <HAL_ADCEx_MultiModeStart_DMA+0x3a>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f0e:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8003f10:	4630      	mov	r0, r6
      __HAL_UNLOCK(hadc);
 8003f12:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f16:	f043 0320 	orr.w	r3, r3, #32
 8003f1a:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 8003f1c:	b01a      	add	sp, #104	; 0x68
 8003f1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f22:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8003fdc <HAL_ADCEx_MultiModeStart_DMA+0xf4>
 8003f26:	4616      	mov	r6, r2
 8003f28:	460d      	mov	r5, r1
 8003f2a:	f8cd 8004 	str.w	r8, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 8003f2e:	f7ff fd29 	bl	8003984 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003f32:	b148      	cbz	r0, 8003f48 <HAL_ADCEx_MultiModeStart_DMA+0x60>
      __HAL_UNLOCK(hadc);
 8003f34:	2300      	movs	r3, #0
 8003f36:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003f3a:	b01a      	add	sp, #104	; 0x68
 8003f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003f40:	2002      	movs	r0, #2
}
 8003f42:	b01a      	add	sp, #104	; 0x68
 8003f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8003f48:	a801      	add	r0, sp, #4
 8003f4a:	f7ff fd1b 	bl	8003984 <ADC_Enable>
 8003f4e:	4602      	mov	r2, r0
    if (tmp_hal_status == HAL_OK)
 8003f50:	2800      	cmp	r0, #0
 8003f52:	d1ef      	bne.n	8003f34 <HAL_ADCEx_MultiModeStart_DMA+0x4c>
      ADC_STATE_CLR_SET(hadc->State,
 8003f54:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8003f56:	4b1c      	ldr	r3, [pc, #112]	; (8003fc8 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f58:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
      ADC_STATE_CLR_SET(hadc->State,
 8003f5a:	400b      	ands	r3, r1
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f5c:	f8df c080 	ldr.w	ip, [pc, #128]	; 8003fe0 <HAL_ADCEx_MultiModeStart_DMA+0xf8>
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f60:	f8df e080 	ldr.w	lr, [pc, #128]	; 8003fe4 <HAL_ADCEx_MultiModeStart_DMA+0xfc>
      ADC_STATE_CLR_SET(hadc->State,
 8003f64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8003f68:	4918      	ldr	r1, [pc, #96]	; (8003fcc <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
      ADC_STATE_CLR_SET(hadc->State,
 8003f6a:	6563      	str	r3, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8003f6c:	65a2      	str	r2, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f6e:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003f72:	f8d4 c000 	ldr.w	ip, [r4]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f76:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003f7a:	45bc      	cmp	ip, r7
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8003f7c:	64c1      	str	r1, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003f7e:	d01e      	beq.n	8003fbe <HAL_ADCEx_MultiModeStart_DMA+0xd6>
 8003f80:	45c4      	cmp	ip, r8
 8003f82:	d01c      	beq.n	8003fbe <HAL_ADCEx_MultiModeStart_DMA+0xd6>
 8003f84:	4912      	ldr	r1, [pc, #72]	; (8003fd0 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f86:	f04f 0e1c 	mov.w	lr, #28
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8003f8a:	462a      	mov	r2, r5
      __HAL_UNLOCK(hadc);
 8003f8c:	2700      	movs	r7, #0
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8003f8e:	4633      	mov	r3, r6
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f90:	f8cc e000 	str.w	lr, [ip]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8003f94:	310c      	adds	r1, #12
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f96:	f8dc 5004 	ldr.w	r5, [ip, #4]
      __HAL_UNLOCK(hadc);
 8003f9a:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f9e:	f045 0510 	orr.w	r5, r5, #16
 8003fa2:	f8cc 5004 	str.w	r5, [ip, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8003fa6:	f000 fe17 	bl	8004bd8 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003faa:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003fac:	4b09      	ldr	r3, [pc, #36]	; (8003fd4 <HAL_ADCEx_MultiModeStart_DMA+0xec>)
 8003fae:	6891      	ldr	r1, [r2, #8]
 8003fb0:	400b      	ands	r3, r1
 8003fb2:	f043 0304 	orr.w	r3, r3, #4
 8003fb6:	6093      	str	r3, [r2, #8]
}
 8003fb8:	b01a      	add	sp, #104	; 0x68
 8003fba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003fbe:	4906      	ldr	r1, [pc, #24]	; (8003fd8 <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 8003fc0:	e7e1      	b.n	8003f86 <HAL_ADCEx_MultiModeStart_DMA+0x9e>
 8003fc2:	bf00      	nop
 8003fc4:	40022000 	.word	0x40022000
 8003fc8:	fffff0fe 	.word	0xfffff0fe
 8003fcc:	08003559 	.word	0x08003559
 8003fd0:	58026300 	.word	0x58026300
 8003fd4:	7fffffc0 	.word	0x7fffffc0
 8003fd8:	40022300 	.word	0x40022300
 8003fdc:	40022100 	.word	0x40022100
 8003fe0:	080034f1 	.word	0x080034f1
 8003fe4:	080034e1 	.word	0x080034e1

08003fe8 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fe8:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8003fec:	2a01      	cmp	r2, #1
 8003fee:	d04b      	beq.n	8004088 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003ff0:	4603      	mov	r3, r0

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003ff2:	4a29      	ldr	r2, [pc, #164]	; (8004098 <HAL_ADCEx_MultiModeConfigChannel+0xb0>)
  __HAL_LOCK(hadc);
 8003ff4:	2001      	movs	r0, #1
{
 8003ff6:	b4f0      	push	{r4, r5, r6, r7}
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003ff8:	681c      	ldr	r4, [r3, #0]
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ffa:	680e      	ldr	r6, [r1, #0]
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003ffc:	4294      	cmp	r4, r2
  __HAL_LOCK(hadc);
 8003ffe:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004002:	d008      	beq.n	8004016 <HAL_ADCEx_MultiModeConfigChannel+0x2e>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004004:	6d5a      	ldr	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004006:	2100      	movs	r1, #0
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004008:	f042 0220 	orr.w	r2, r2, #32
    __HAL_UNLOCK(hadc);
 800400c:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004010:	655a      	str	r2, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004012:	bcf0      	pop	{r4, r5, r6, r7}
 8004014:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004016:	4d21      	ldr	r5, [pc, #132]	; (800409c <HAL_ADCEx_MultiModeConfigChannel+0xb4>)
 8004018:	68aa      	ldr	r2, [r5, #8]
 800401a:	0752      	lsls	r2, r2, #29
 800401c:	d50a      	bpl.n	8004034 <HAL_ADCEx_MultiModeConfigChannel+0x4c>
 800401e:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004020:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004022:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004024:	f042 0220 	orr.w	r2, r2, #32
 8004028:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800402a:	2200      	movs	r2, #0
 800402c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004030:	bcf0      	pop	{r4, r5, r6, r7}
 8004032:	4770      	bx	lr
 8004034:	68a0      	ldr	r0, [r4, #8]
 8004036:	f010 0004 	ands.w	r0, r0, #4
 800403a:	d1f1      	bne.n	8004020 <HAL_ADCEx_MultiModeConfigChannel+0x38>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800403c:	b1c6      	cbz	r6, 8004070 <HAL_ADCEx_MultiModeConfigChannel+0x88>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800403e:	f8df c064 	ldr.w	ip, [pc, #100]	; 80040a4 <HAL_ADCEx_MultiModeConfigChannel+0xbc>
 8004042:	684f      	ldr	r7, [r1, #4]
 8004044:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8004048:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800404c:	433a      	orrs	r2, r7
 800404e:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004052:	68a4      	ldr	r4, [r4, #8]
 8004054:	68aa      	ldr	r2, [r5, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004056:	4322      	orrs	r2, r4
 8004058:	07d4      	lsls	r4, r2, #31
 800405a:	d413      	bmi.n	8004084 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
        MODIFY_REG(tmpADC_Common->CCR,
 800405c:	688a      	ldr	r2, [r1, #8]
 800405e:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8004062:	490f      	ldr	r1, [pc, #60]	; (80040a0 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8004064:	4316      	orrs	r6, r2
 8004066:	4021      	ands	r1, r4
 8004068:	430e      	orrs	r6, r1
 800406a:	f8cc 6008 	str.w	r6, [ip, #8]
 800406e:	e7dc      	b.n	800402a <HAL_ADCEx_MultiModeConfigChannel+0x42>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004070:	490c      	ldr	r1, [pc, #48]	; (80040a4 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 8004072:	688a      	ldr	r2, [r1, #8]
 8004074:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004078:	608a      	str	r2, [r1, #8]
 800407a:	68a0      	ldr	r0, [r4, #8]
 800407c:	68aa      	ldr	r2, [r5, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800407e:	4302      	orrs	r2, r0
 8004080:	07d0      	lsls	r0, r2, #31
 8004082:	d503      	bpl.n	800408c <HAL_ADCEx_MultiModeConfigChannel+0xa4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004084:	2000      	movs	r0, #0
 8004086:	e7d0      	b.n	800402a <HAL_ADCEx_MultiModeConfigChannel+0x42>
  __HAL_LOCK(hadc);
 8004088:	2002      	movs	r0, #2
}
 800408a:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800408c:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800408e:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004090:	4a03      	ldr	r2, [pc, #12]	; (80040a0 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8004092:	4022      	ands	r2, r4
 8004094:	608a      	str	r2, [r1, #8]
 8004096:	e7c8      	b.n	800402a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004098:	40022000 	.word	0x40022000
 800409c:	40022100 	.word	0x40022100
 80040a0:	fffff0e0 	.word	0xfffff0e0
 80040a4:	40022300 	.word	0x40022300

080040a8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040a8:	4907      	ldr	r1, [pc, #28]	; (80040c8 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040aa:	0200      	lsls	r0, r0, #8
 80040ac:	4b07      	ldr	r3, [pc, #28]	; (80040cc <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040ae:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040b0:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040b4:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040b6:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 80040ba:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80040bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040c0:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040c2:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 80040c4:	60c8      	str	r0, [r1, #12]
 80040c6:	4770      	bx	lr
 80040c8:	e000ed00 	.word	0xe000ed00
 80040cc:	05fa0000 	.word	0x05fa0000

080040d0 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040d0:	4b17      	ldr	r3, [pc, #92]	; (8004130 <HAL_NVIC_SetPriority+0x60>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d8:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040da:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040de:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040e0:	2d04      	cmp	r5, #4
 80040e2:	bf28      	it	cs
 80040e4:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040e6:	2c06      	cmp	r4, #6
 80040e8:	d918      	bls.n	800411c <HAL_NVIC_SetPriority+0x4c>
 80040ea:	3b03      	subs	r3, #3
 80040ec:	f04f 34ff 	mov.w	r4, #4294967295
 80040f0:	409c      	lsls	r4, r3
 80040f2:	ea22 0404 	bic.w	r4, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f6:	f04f 32ff 	mov.w	r2, #4294967295
  if ((int32_t)(IRQn) >= 0)
 80040fa:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040fc:	fa02 f205 	lsl.w	r2, r2, r5
 8004100:	ea21 0102 	bic.w	r1, r1, r2
 8004104:	fa01 f203 	lsl.w	r2, r1, r3
 8004108:	ea42 0204 	orr.w	r2, r2, r4
 800410c:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8004110:	b2d2      	uxtb	r2, r2
  if ((int32_t)(IRQn) >= 0)
 8004112:	db06      	blt.n	8004122 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004114:	4b07      	ldr	r3, [pc, #28]	; (8004134 <HAL_NVIC_SetPriority+0x64>)
 8004116:	541a      	strb	r2, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004118:	bc30      	pop	{r4, r5}
 800411a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800411c:	2400      	movs	r4, #0
 800411e:	4623      	mov	r3, r4
 8004120:	e7e9      	b.n	80040f6 <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004122:	f000 000f 	and.w	r0, r0, #15
 8004126:	4b04      	ldr	r3, [pc, #16]	; (8004138 <HAL_NVIC_SetPriority+0x68>)
 8004128:	541a      	strb	r2, [r3, r0]
 800412a:	bc30      	pop	{r4, r5}
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	e000ed00 	.word	0xe000ed00
 8004134:	e000e400 	.word	0xe000e400
 8004138:	e000ed14 	.word	0xe000ed14

0800413c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800413c:	2800      	cmp	r0, #0
 800413e:	db07      	blt.n	8004150 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004140:	f000 011f 	and.w	r1, r0, #31
 8004144:	2301      	movs	r3, #1
 8004146:	0940      	lsrs	r0, r0, #5
 8004148:	4a02      	ldr	r2, [pc, #8]	; (8004154 <HAL_NVIC_EnableIRQ+0x18>)
 800414a:	408b      	lsls	r3, r1
 800414c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	e000e100 	.word	0xe000e100

08004158 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004158:	3801      	subs	r0, #1
 800415a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800415e:	d20d      	bcs.n	800417c <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004160:	4b07      	ldr	r3, [pc, #28]	; (8004180 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004162:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004164:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004166:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004168:	25f0      	movs	r5, #240	; 0xf0
 800416a:	4c06      	ldr	r4, [pc, #24]	; (8004184 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800416c:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800416e:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004170:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004174:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004176:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8004178:	bc30      	pop	{r4, r5}
 800417a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800417c:	2001      	movs	r0, #1
 800417e:	4770      	bx	lr
 8004180:	e000e010 	.word	0xe000e010
 8004184:	e000ed00 	.word	0xe000ed00

08004188 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8004188:	b188      	cbz	r0, 80041ae <HAL_DAC_Init+0x26>
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800418a:	7903      	ldrb	r3, [r0, #4]
{
 800418c:	b510      	push	{r4, lr}
  if (hdac->State == HAL_DAC_STATE_RESET)
 800418e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004192:	4604      	mov	r4, r0
 8004194:	b13b      	cbz	r3, 80041a6 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004196:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8004198:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800419a:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 800419c:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800419e:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80041a0:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80041a2:	7122      	strb	r2, [r4, #4]
}
 80041a4:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80041a6:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80041a8:	f7fe fed8 	bl	8002f5c <HAL_DAC_MspInit>
 80041ac:	e7f3      	b.n	8004196 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 80041ae:	2001      	movs	r0, #1
}
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop

080041b4 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80041b4:	7942      	ldrb	r2, [r0, #5]
 80041b6:	2a01      	cmp	r2, #1
 80041b8:	d028      	beq.n	800420c <HAL_DAC_Start+0x58>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80041ba:	6802      	ldr	r2, [r0, #0]
 80041bc:	4603      	mov	r3, r0
{
 80041be:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdac);
 80041c0:	2501      	movs	r5, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80041c2:	2402      	movs	r4, #2
  __HAL_DAC_ENABLE(hdac, Channel);
 80041c4:	f001 0610 	and.w	r6, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 80041c8:	7104      	strb	r4, [r0, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 80041ca:	fa05 f006 	lsl.w	r0, r5, r6
 80041ce:	6817      	ldr	r7, [r2, #0]
  __HAL_LOCK(hdac);
 80041d0:	715d      	strb	r5, [r3, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 80041d2:	4338      	orrs	r0, r7
 80041d4:	6010      	str	r0, [r2, #0]

  if (Channel == DAC_CHANNEL_1)
 80041d6:	b971      	cbnz	r1, 80041f6 <HAL_DAC_Start+0x42>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80041d8:	6811      	ldr	r1, [r2, #0]
 80041da:	f001 013e 	and.w	r1, r1, #62	; 0x3e
 80041de:	42a1      	cmp	r1, r4
 80041e0:	d102      	bne.n	80041e8 <HAL_DAC_Start+0x34>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80041e2:	6851      	ldr	r1, [r2, #4]
 80041e4:	4329      	orrs	r1, r5
 80041e6:	6051      	str	r1, [r2, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80041e8:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 80041ea:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 80041ec:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 80041ee:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 80041f0:	715a      	strb	r2, [r3, #5]
}
 80041f2:	bcf0      	pop	{r4, r5, r6, r7}
 80041f4:	4770      	bx	lr
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80041f6:	6811      	ldr	r1, [r2, #0]
 80041f8:	40b4      	lsls	r4, r6
 80041fa:	f401 1178 	and.w	r1, r1, #4063232	; 0x3e0000
 80041fe:	42a1      	cmp	r1, r4
 8004200:	d1f2      	bne.n	80041e8 <HAL_DAC_Start+0x34>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004202:	6851      	ldr	r1, [r2, #4]
 8004204:	f041 0102 	orr.w	r1, r1, #2
 8004208:	6051      	str	r1, [r2, #4]
 800420a:	e7ed      	b.n	80041e8 <HAL_DAC_Start+0x34>
  __HAL_LOCK(hdac);
 800420c:	2002      	movs	r0, #2
}
 800420e:	4770      	bx	lr

08004210 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004212:	7944      	ldrb	r4, [r0, #5]
{
 8004214:	9f06      	ldr	r7, [sp, #24]
  __HAL_LOCK(hdac);
 8004216:	2c01      	cmp	r4, #1
 8004218:	d05e      	beq.n	80042d8 <HAL_DAC_Start_DMA+0xc8>
 800421a:	4604      	mov	r4, r0
 800421c:	460e      	mov	r6, r1
 800421e:	2001      	movs	r0, #1
 8004220:	4611      	mov	r1, r2
 8004222:	6825      	ldr	r5, [r4, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004224:	2202      	movs	r2, #2
  __HAL_LOCK(hdac);
 8004226:	7160      	strb	r0, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8004228:	7122      	strb	r2, [r4, #4]

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800422a:	682a      	ldr	r2, [r5, #0]
  if (Channel == DAC_CHANNEL_1)
 800422c:	bb4e      	cbnz	r6, 8004282 <HAL_DAC_Start_DMA+0x72>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800422e:	68a0      	ldr	r0, [r4, #8]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004230:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004234:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 80042f4 <HAL_DAC_Start_DMA+0xe4>

    /* Case of use of channel 1 */
    switch (Alignment)
 8004238:	2f04      	cmp	r7, #4
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800423a:	f8df e0bc 	ldr.w	lr, [pc, #188]	; 80042f8 <HAL_DAC_Start_DMA+0xe8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800423e:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004242:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 80042fc <HAL_DAC_Start_DMA+0xec>
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004246:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800424a:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800424e:	602a      	str	r2, [r5, #0]
    switch (Alignment)
 8004250:	d04d      	beq.n	80042ee <HAL_DAC_Start_DMA+0xde>
 8004252:	2f08      	cmp	r7, #8
 8004254:	d048      	beq.n	80042e8 <HAL_DAC_Start_DMA+0xd8>
 8004256:	2f00      	cmp	r7, #0
 8004258:	d038      	beq.n	80042cc <HAL_DAC_Start_DMA+0xbc>
        break;
    }
  }

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 800425a:	2200      	movs	r2, #0
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800425c:	682f      	ldr	r7, [r5, #0]
 800425e:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 8004262:	602f      	str	r7, [r5, #0]

   /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004264:	f000 fcb8 	bl	8004bd8 <HAL_DMA_Start_IT>
    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004268:	2300      	movs	r3, #0
 800426a:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 800426c:	bb48      	cbnz	r0, 80042c2 <HAL_DAC_Start_DMA+0xb2>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800426e:	6823      	ldr	r3, [r4, #0]
 8004270:	2101      	movs	r1, #1
 8004272:	f006 0610 	and.w	r6, r6, #16
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	fa01 f606 	lsl.w	r6, r1, r6
 800427c:	4316      	orrs	r6, r2
 800427e:	601e      	str	r6, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 8004280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004282:	68e0      	ldr	r0, [r4, #12]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004284:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004288:	f8df c074 	ldr.w	ip, [pc, #116]	; 8004300 <HAL_DAC_Start_DMA+0xf0>
    switch (Alignment)
 800428c:	2f04      	cmp	r7, #4
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800428e:	f8df e074 	ldr.w	lr, [pc, #116]	; 8004304 <HAL_DAC_Start_DMA+0xf4>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004292:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004296:	f8df c070 	ldr.w	ip, [pc, #112]	; 8004308 <HAL_DAC_Start_DMA+0xf8>
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800429a:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800429e:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80042a2:	602a      	str	r2, [r5, #0]
    switch (Alignment)
 80042a4:	d01d      	beq.n	80042e2 <HAL_DAC_Start_DMA+0xd2>
 80042a6:	2f08      	cmp	r7, #8
 80042a8:	d018      	beq.n	80042dc <HAL_DAC_Start_DMA+0xcc>
 80042aa:	b197      	cbz	r7, 80042d2 <HAL_DAC_Start_DMA+0xc2>
  if (Channel == DAC_CHANNEL_1)
 80042ac:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80042ae:	682f      	ldr	r7, [r5, #0]
 80042b0:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 80042b4:	602f      	str	r7, [r5, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80042b6:	f000 fc8f 	bl	8004bd8 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 80042ba:	2300      	movs	r3, #0
 80042bc:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 80042be:	2800      	cmp	r0, #0
 80042c0:	d0d5      	beq.n	800426e <HAL_DAC_Start_DMA+0x5e>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80042c2:	6923      	ldr	r3, [r4, #16]
 80042c4:	f043 0304 	orr.w	r3, r3, #4
 80042c8:	6123      	str	r3, [r4, #16]
}
 80042ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80042cc:	f105 0208 	add.w	r2, r5, #8
        break;
 80042d0:	e7c4      	b.n	800425c <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80042d2:	f105 0214 	add.w	r2, r5, #20
        break;
 80042d6:	e7ea      	b.n	80042ae <HAL_DAC_Start_DMA+0x9e>
  __HAL_LOCK(hdac);
 80042d8:	2002      	movs	r0, #2
}
 80042da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80042dc:	f105 021c 	add.w	r2, r5, #28
        break;
 80042e0:	e7e5      	b.n	80042ae <HAL_DAC_Start_DMA+0x9e>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80042e2:	f105 0218 	add.w	r2, r5, #24
        break;
 80042e6:	e7e2      	b.n	80042ae <HAL_DAC_Start_DMA+0x9e>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80042e8:	f105 0210 	add.w	r2, r5, #16
        break;
 80042ec:	e7b6      	b.n	800425c <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80042ee:	f105 020c 	add.w	r2, r5, #12
        break;
 80042f2:	e7b3      	b.n	800425c <HAL_DAC_Start_DMA+0x4c>
 80042f4:	0800430d 	.word	0x0800430d
 80042f8:	0800431d 	.word	0x0800431d
 80042fc:	0800432d 	.word	0x0800432d
 8004300:	08004509 	.word	0x08004509
 8004304:	0800451d 	.word	0x0800451d
 8004308:	0800452d 	.word	0x0800452d

0800430c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800430c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800430e:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8004310:	4620      	mov	r0, r4
 8004312:	f7fd ff5b 	bl	80021cc <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004316:	2301      	movs	r3, #1
 8004318:	7123      	strb	r3, [r4, #4]
}
 800431a:	bd10      	pop	{r4, pc}

0800431c <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800431c:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800431e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8004320:	f7fd ff66 	bl	80021f0 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004324:	bd08      	pop	{r3, pc}
 8004326:	bf00      	nop

08004328 <HAL_DAC_ErrorCallbackCh1>:
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop

0800432c <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800432c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800432e:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004330:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004332:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004334:	f043 0304 	orr.w	r3, r3, #4
 8004338:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 800433a:	f7ff fff5 	bl	8004328 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800433e:	2301      	movs	r3, #1
 8004340:	7123      	strb	r3, [r4, #4]
}
 8004342:	bd10      	pop	{r4, pc}

08004344 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop

08004348 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004348:	6803      	ldr	r3, [r0, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	0491      	lsls	r1, r2, #18
{
 800434e:	b510      	push	{r4, lr}
 8004350:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004352:	d502      	bpl.n	800435a <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004354:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004356:	0492      	lsls	r2, r2, #18
 8004358:	d418      	bmi.n	800438c <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	0091      	lsls	r1, r2, #2
 800435e:	d502      	bpl.n	8004366 <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8004360:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004362:	0092      	lsls	r2, r2, #2
 8004364:	d400      	bmi.n	8004368 <HAL_DAC_IRQHandler+0x20>
}
 8004366:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8004368:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800436a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800436e:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8004370:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8004372:	6922      	ldr	r2, [r4, #16]
 8004374:	f042 0202 	orr.w	r2, r2, #2
 8004378:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800437a:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 8004382:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004386:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004388:	f000 b8dc 	b.w	8004544 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 800438c:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800438e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 8004392:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004394:	6902      	ldr	r2, [r0, #16]
 8004396:	f042 0201 	orr.w	r2, r2, #1
 800439a:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800439c:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80043a4:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80043a6:	f7ff ffcd 	bl	8004344 <HAL_DAC_DMAUnderrunCallbackCh1>
 80043aa:	6823      	ldr	r3, [r4, #0]
 80043ac:	e7d5      	b.n	800435a <HAL_DAC_IRQHandler+0x12>
 80043ae:	bf00      	nop

080043b0 <HAL_DAC_ConfigChannel>:
  __HAL_LOCK(hdac);
 80043b0:	7943      	ldrb	r3, [r0, #5]
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d057      	beq.n	8004466 <HAL_DAC_ConfigChannel+0xb6>
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80043b6:	680b      	ldr	r3, [r1, #0]
{
 80043b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80043bc:	2b04      	cmp	r3, #4
 80043be:	4617      	mov	r7, r2
 80043c0:	460e      	mov	r6, r1
  hdac->State = HAL_DAC_STATE_BUSY;
 80043c2:	f04f 0202 	mov.w	r2, #2
  __HAL_LOCK(hdac);
 80043c6:	f04f 0101 	mov.w	r1, #1
 80043ca:	4604      	mov	r4, r0
  hdac->State = HAL_DAC_STATE_BUSY;
 80043cc:	7102      	strb	r2, [r0, #4]
  __HAL_LOCK(hdac);
 80043ce:	7141      	strb	r1, [r0, #5]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80043d0:	d04d      	beq.n	800446e <HAL_DAC_ConfigChannel+0xbe>
 80043d2:	f007 0210 	and.w	r2, r7, #16
 80043d6:	6805      	ldr	r5, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80043d8:	6931      	ldr	r1, [r6, #16]
 80043da:	2901      	cmp	r1, #1
 80043dc:	d039      	beq.n	8004452 <HAL_DAC_ConfigChannel+0xa2>
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80043de:	2107      	movs	r1, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80043e0:	68f0      	ldr	r0, [r6, #12]
  tmpreg1 = hdac->Instance->MCR;
 80043e2:	f8d5 c03c 	ldr.w	ip, [r5, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80043e6:	4091      	lsls	r1, r2
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80043e8:	2801      	cmp	r0, #1
 80043ea:	68b7      	ldr	r7, [r6, #8]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80043ec:	ea2c 0101 	bic.w	r1, ip, r1
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80043f0:	d02d      	beq.n	800444e <HAL_DAC_ConfigChannel+0x9e>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80043f2:	2802      	cmp	r0, #2
 80043f4:	d039      	beq.n	800446a <HAL_DAC_ConfigChannel+0xba>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80043f6:	fab7 f087 	clz	r0, r7
 80043fa:	0940      	lsrs	r0, r0, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80043fc:	433b      	orrs	r3, r7
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80043fe:	f44f 4880 	mov.w	r8, #16384	; 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004402:	6876      	ldr	r6, [r6, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004404:	f640 77fe 	movw	r7, #4094	; 0xffe
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004408:	4303      	orrs	r3, r0
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800440a:	fa08 f802 	lsl.w	r8, r8, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800440e:	4097      	lsls	r7, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004410:	4096      	lsls	r6, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004412:	4093      	lsls	r3, r2
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004414:	20c0      	movs	r0, #192	; 0xc0
  __HAL_UNLOCK(hdac);
 8004416:	f04f 0c00 	mov.w	ip, #0
  hdac->State = HAL_DAC_STATE_READY;
 800441a:	f04f 0e01 	mov.w	lr, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800441e:	430b      	orrs	r3, r1
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004420:	fa00 f102 	lsl.w	r1, r0, r2
  return HAL_OK;
 8004424:	4660      	mov	r0, ip
  hdac->Instance->MCR = tmpreg1;
 8004426:	63eb      	str	r3, [r5, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004428:	682b      	ldr	r3, [r5, #0]
 800442a:	ea23 0308 	bic.w	r3, r3, r8
 800442e:	602b      	str	r3, [r5, #0]
  tmpreg1 = hdac->Instance->CR;
 8004430:	682b      	ldr	r3, [r5, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004432:	ea23 0307 	bic.w	r3, r3, r7
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004436:	4333      	orrs	r3, r6
  hdac->Instance->CR = tmpreg1;
 8004438:	602b      	str	r3, [r5, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800443a:	682a      	ldr	r2, [r5, #0]
 800443c:	ea22 0201 	bic.w	r2, r2, r1
 8004440:	602a      	str	r2, [r5, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8004442:	f884 e004 	strb.w	lr, [r4, #4]
  __HAL_UNLOCK(hdac);
 8004446:	f884 c005 	strb.w	ip, [r4, #5]
}
 800444a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 800444e:	2000      	movs	r0, #0
 8004450:	e7d4      	b.n	80043fc <HAL_DAC_ConfigChannel+0x4c>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004452:	271f      	movs	r7, #31
    tmpreg1 = hdac->Instance->CCR;
 8004454:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004456:	6971      	ldr	r1, [r6, #20]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004458:	4097      	lsls	r7, r2
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800445a:	4091      	lsls	r1, r2
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800445c:	ea20 0007 	bic.w	r0, r0, r7
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004460:	4301      	orrs	r1, r0
    hdac->Instance->CCR = tmpreg1;
 8004462:	63a9      	str	r1, [r5, #56]	; 0x38
 8004464:	e7bb      	b.n	80043de <HAL_DAC_ConfigChannel+0x2e>
  __HAL_LOCK(hdac);
 8004466:	2002      	movs	r0, #2
}
 8004468:	4770      	bx	lr
    connectOnChip = DAC_MCR_MODE1_0;
 800446a:	2001      	movs	r0, #1
 800446c:	e7c6      	b.n	80043fc <HAL_DAC_ConfigChannel+0x4c>
    tickstart = HAL_GetTick();
 800446e:	f7fe ffeb 	bl	8003448 <HAL_GetTick>
 8004472:	4605      	mov	r5, r0
    if (Channel == DAC_CHANNEL_1)
 8004474:	b9c7      	cbnz	r7, 80044a8 <HAL_DAC_ConfigChannel+0xf8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004476:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8004500 <HAL_DAC_ConfigChannel+0x150>
 800447a:	e004      	b.n	8004486 <HAL_DAC_ConfigChannel+0xd6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800447c:	f7fe ffe4 	bl	8003448 <HAL_GetTick>
 8004480:	1b40      	subs	r0, r0, r5
 8004482:	2801      	cmp	r0, #1
 8004484:	d833      	bhi.n	80044ee <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004486:	6823      	ldr	r3, [r4, #0]
 8004488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800448a:	ea13 0f08 	tst.w	r3, r8
 800448e:	d1f5      	bne.n	800447c <HAL_DAC_ConfigChannel+0xcc>
      HAL_Delay(1);
 8004490:	2001      	movs	r0, #1
 8004492:	f7fe ffdf 	bl	8003454 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004496:	6825      	ldr	r5, [r4, #0]
 8004498:	69b3      	ldr	r3, [r6, #24]
 800449a:	642b      	str	r3, [r5, #64]	; 0x40
 800449c:	e00e      	b.n	80044bc <HAL_DAC_ConfigChannel+0x10c>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800449e:	f7fe ffd3 	bl	8003448 <HAL_GetTick>
 80044a2:	1b40      	subs	r0, r0, r5
 80044a4:	2801      	cmp	r0, #1
 80044a6:	d822      	bhi.n	80044ee <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80044a8:	6823      	ldr	r3, [r4, #0]
 80044aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	dbf6      	blt.n	800449e <HAL_DAC_ConfigChannel+0xee>
      HAL_Delay(1U);
 80044b0:	2001      	movs	r0, #1
 80044b2:	f7fe ffcf 	bl	8003454 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80044b6:	6825      	ldr	r5, [r4, #0]
 80044b8:	69b3      	ldr	r3, [r6, #24]
 80044ba:	646b      	str	r3, [r5, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80044bc:	f007 0210 	and.w	r2, r7, #16
 80044c0:	f240 3cff 	movw	ip, #1023	; 0x3ff
 80044c4:	6cab      	ldr	r3, [r5, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80044c6:	21ff      	movs	r1, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80044c8:	69f0      	ldr	r0, [r6, #28]
 80044ca:	fa0c fc02 	lsl.w	ip, ip, r2
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80044ce:	fa01 f702 	lsl.w	r7, r1, r2
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80044d2:	4090      	lsls	r0, r2
 80044d4:	ea23 030c 	bic.w	r3, r3, ip
 80044d8:	4303      	orrs	r3, r0
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80044da:	6a30      	ldr	r0, [r6, #32]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80044dc:	64ab      	str	r3, [r5, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80044de:	4090      	lsls	r0, r2
 80044e0:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 80044e2:	6833      	ldr	r3, [r6, #0]
 80044e4:	ea21 0107 	bic.w	r1, r1, r7
 80044e8:	4301      	orrs	r1, r0
 80044ea:	64e9      	str	r1, [r5, #76]	; 0x4c
 80044ec:	e774      	b.n	80043d8 <HAL_DAC_ConfigChannel+0x28>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044ee:	6923      	ldr	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80044f0:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044f2:	f043 0308 	orr.w	r3, r3, #8
          return HAL_TIMEOUT;
 80044f6:	4610      	mov	r0, r2
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044f8:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80044fa:	7122      	strb	r2, [r4, #4]
          return HAL_TIMEOUT;
 80044fc:	e7a5      	b.n	800444a <HAL_DAC_ConfigChannel+0x9a>
 80044fe:	bf00      	nop
 8004500:	20008000 	.word	0x20008000

08004504 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop

08004508 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004508:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800450a:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800450c:	4620      	mov	r0, r4
 800450e:	f7ff fff9 	bl	8004504 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004512:	2301      	movs	r3, #1
 8004514:	7123      	strb	r3, [r4, #4]
}
 8004516:	bd10      	pop	{r4, pc}

08004518 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop

0800451c <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800451c:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800451e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8004520:	f7ff fffa 	bl	8004518 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004524:	bd08      	pop	{r3, pc}
 8004526:	bf00      	nop

08004528 <HAL_DACEx_ErrorCallbackCh2>:
 8004528:	4770      	bx	lr
 800452a:	bf00      	nop

0800452c <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800452c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800452e:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004530:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004532:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004534:	f043 0304 	orr.w	r3, r3, #4
 8004538:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800453a:	f7ff fff5 	bl	8004528 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800453e:	2301      	movs	r3, #1
 8004540:	7123      	strb	r3, [r4, #4]
}
 8004542:	bd10      	pop	{r4, pc}

08004544 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop

08004548 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004548:	6802      	ldr	r2, [r0, #0]
{
 800454a:	4601      	mov	r1, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800454c:	4b34      	ldr	r3, [pc, #208]	; (8004620 <DMA_CalcBaseAndBitshift+0xd8>)
 800454e:	4835      	ldr	r0, [pc, #212]	; (8004624 <DMA_CalcBaseAndBitshift+0xdc>)
{
 8004550:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004552:	4c35      	ldr	r4, [pc, #212]	; (8004628 <DMA_CalcBaseAndBitshift+0xe0>)
 8004554:	4d35      	ldr	r5, [pc, #212]	; (800462c <DMA_CalcBaseAndBitshift+0xe4>)
 8004556:	42a2      	cmp	r2, r4
 8004558:	bf18      	it	ne
 800455a:	429a      	cmpne	r2, r3
 800455c:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8004560:	bf0c      	ite	eq
 8004562:	2301      	moveq	r3, #1
 8004564:	2300      	movne	r3, #0
 8004566:	4282      	cmp	r2, r0
 8004568:	bf08      	it	eq
 800456a:	f043 0301 	orreq.w	r3, r3, #1
 800456e:	3048      	adds	r0, #72	; 0x48
 8004570:	42aa      	cmp	r2, r5
 8004572:	bf08      	it	eq
 8004574:	f043 0301 	orreq.w	r3, r3, #1
 8004578:	3548      	adds	r5, #72	; 0x48
 800457a:	42a2      	cmp	r2, r4
 800457c:	bf08      	it	eq
 800457e:	f043 0301 	orreq.w	r3, r3, #1
 8004582:	3448      	adds	r4, #72	; 0x48
 8004584:	4282      	cmp	r2, r0
 8004586:	bf08      	it	eq
 8004588:	f043 0301 	orreq.w	r3, r3, #1
 800458c:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8004590:	42aa      	cmp	r2, r5
 8004592:	bf08      	it	eq
 8004594:	f043 0301 	orreq.w	r3, r3, #1
 8004598:	f505 7562 	add.w	r5, r5, #904	; 0x388
 800459c:	42a2      	cmp	r2, r4
 800459e:	bf08      	it	eq
 80045a0:	f043 0301 	orreq.w	r3, r3, #1
 80045a4:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80045a8:	4282      	cmp	r2, r0
 80045aa:	bf08      	it	eq
 80045ac:	f043 0301 	orreq.w	r3, r3, #1
 80045b0:	3048      	adds	r0, #72	; 0x48
 80045b2:	42aa      	cmp	r2, r5
 80045b4:	bf08      	it	eq
 80045b6:	f043 0301 	orreq.w	r3, r3, #1
 80045ba:	3548      	adds	r5, #72	; 0x48
 80045bc:	42a2      	cmp	r2, r4
 80045be:	bf08      	it	eq
 80045c0:	f043 0301 	orreq.w	r3, r3, #1
 80045c4:	3448      	adds	r4, #72	; 0x48
 80045c6:	4282      	cmp	r2, r0
 80045c8:	bf08      	it	eq
 80045ca:	f043 0301 	orreq.w	r3, r3, #1
 80045ce:	3048      	adds	r0, #72	; 0x48
 80045d0:	42aa      	cmp	r2, r5
 80045d2:	bf08      	it	eq
 80045d4:	f043 0301 	orreq.w	r3, r3, #1
 80045d8:	42a2      	cmp	r2, r4
 80045da:	bf08      	it	eq
 80045dc:	f043 0301 	orreq.w	r3, r3, #1
 80045e0:	4282      	cmp	r2, r0
 80045e2:	bf08      	it	eq
 80045e4:	f043 0301 	orreq.w	r3, r3, #1
 80045e8:	b913      	cbnz	r3, 80045f0 <DMA_CalcBaseAndBitshift+0xa8>
 80045ea:	4b11      	ldr	r3, [pc, #68]	; (8004630 <DMA_CalcBaseAndBitshift+0xe8>)
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d112      	bne.n	8004616 <DMA_CalcBaseAndBitshift+0xce>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80045f0:	b2d3      	uxtb	r3, r2
 80045f2:	4d10      	ldr	r5, [pc, #64]	; (8004634 <DMA_CalcBaseAndBitshift+0xec>)
 80045f4:	4810      	ldr	r0, [pc, #64]	; (8004638 <DMA_CalcBaseAndBitshift+0xf0>)
 80045f6:	3b10      	subs	r3, #16

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80045f8:	4c10      	ldr	r4, [pc, #64]	; (800463c <DMA_CalcBaseAndBitshift+0xf4>)
 80045fa:	4010      	ands	r0, r2
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80045fc:	fba5 5303 	umull	r5, r3, r5, r3
 8004600:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004602:	f003 0207 	and.w	r2, r3, #7

    if (stream_number > 3U)
 8004606:	2b03      	cmp	r3, #3
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004608:	5ca2      	ldrb	r2, [r4, r2]
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800460a:	bf88      	it	hi
 800460c:	3004      	addhi	r0, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800460e:	65ca      	str	r2, [r1, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004610:	6588      	str	r0, [r1, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8004612:	bc30      	pop	{r4, r5}
 8004614:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004616:	f022 00ff 	bic.w	r0, r2, #255	; 0xff
 800461a:	6588      	str	r0, [r1, #88]	; 0x58
 800461c:	e7f9      	b.n	8004612 <DMA_CalcBaseAndBitshift+0xca>
 800461e:	bf00      	nop
 8004620:	40020010 	.word	0x40020010
 8004624:	40020040 	.word	0x40020040
 8004628:	40020028 	.word	0x40020028
 800462c:	40020058 	.word	0x40020058
 8004630:	400204b8 	.word	0x400204b8
 8004634:	aaaaaaab 	.word	0xaaaaaaab
 8004638:	fffffc00 	.word	0xfffffc00
 800463c:	08011fe0 	.word	0x08011fe0

08004640 <HAL_DMA_Init>:
{
 8004640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004644:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004646:	f7fe feff 	bl	8003448 <HAL_GetTick>
  if(hdma == NULL)
 800464a:	2c00      	cmp	r4, #0
 800464c:	f000 8182 	beq.w	8004954 <HAL_DMA_Init+0x314>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004650:	6823      	ldr	r3, [r4, #0]
 8004652:	4605      	mov	r5, r0
 8004654:	4a2b      	ldr	r2, [pc, #172]	; (8004704 <HAL_DMA_Init+0xc4>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d049      	beq.n	80046ee <HAL_DMA_Init+0xae>
 800465a:	3218      	adds	r2, #24
 800465c:	4293      	cmp	r3, r2
 800465e:	d046      	beq.n	80046ee <HAL_DMA_Init+0xae>
 8004660:	3230      	adds	r2, #48	; 0x30
 8004662:	4829      	ldr	r0, [pc, #164]	; (8004708 <HAL_DMA_Init+0xc8>)
 8004664:	4929      	ldr	r1, [pc, #164]	; (800470c <HAL_DMA_Init+0xcc>)
 8004666:	4283      	cmp	r3, r0
 8004668:	bf18      	it	ne
 800466a:	4293      	cmpne	r3, r2
 800466c:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8004670:	bf0c      	ite	eq
 8004672:	2201      	moveq	r2, #1
 8004674:	2200      	movne	r2, #0
 8004676:	428b      	cmp	r3, r1
 8004678:	bf08      	it	eq
 800467a:	f042 0201 	orreq.w	r2, r2, #1
 800467e:	3130      	adds	r1, #48	; 0x30
 8004680:	4283      	cmp	r3, r0
 8004682:	bf08      	it	eq
 8004684:	f042 0201 	orreq.w	r2, r2, #1
 8004688:	3030      	adds	r0, #48	; 0x30
 800468a:	428b      	cmp	r3, r1
 800468c:	bf08      	it	eq
 800468e:	f042 0201 	orreq.w	r2, r2, #1
 8004692:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8004696:	4283      	cmp	r3, r0
 8004698:	bf08      	it	eq
 800469a:	f042 0201 	orreq.w	r2, r2, #1
 800469e:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80046a2:	428b      	cmp	r3, r1
 80046a4:	bf08      	it	eq
 80046a6:	f042 0201 	orreq.w	r2, r2, #1
 80046aa:	3130      	adds	r1, #48	; 0x30
 80046ac:	4283      	cmp	r3, r0
 80046ae:	bf08      	it	eq
 80046b0:	f042 0201 	orreq.w	r2, r2, #1
 80046b4:	3030      	adds	r0, #48	; 0x30
 80046b6:	428b      	cmp	r3, r1
 80046b8:	bf08      	it	eq
 80046ba:	f042 0201 	orreq.w	r2, r2, #1
 80046be:	3130      	adds	r1, #48	; 0x30
 80046c0:	4283      	cmp	r3, r0
 80046c2:	bf08      	it	eq
 80046c4:	f042 0201 	orreq.w	r2, r2, #1
 80046c8:	3030      	adds	r0, #48	; 0x30
 80046ca:	428b      	cmp	r3, r1
 80046cc:	bf08      	it	eq
 80046ce:	f042 0201 	orreq.w	r2, r2, #1
 80046d2:	3130      	adds	r1, #48	; 0x30
 80046d4:	4283      	cmp	r3, r0
 80046d6:	bf08      	it	eq
 80046d8:	f042 0201 	orreq.w	r2, r2, #1
 80046dc:	428b      	cmp	r3, r1
 80046de:	bf08      	it	eq
 80046e0:	f042 0201 	orreq.w	r2, r2, #1
 80046e4:	b91a      	cbnz	r2, 80046ee <HAL_DMA_Init+0xae>
 80046e6:	4a0a      	ldr	r2, [pc, #40]	; (8004710 <HAL_DMA_Init+0xd0>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	f040 81bf 	bne.w	8004a6c <HAL_DMA_Init+0x42c>
    hdma->State = HAL_DMA_STATE_BUSY;
 80046ee:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 80046f0:	2100      	movs	r1, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80046f2:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80046f6:	681a      	ldr	r2, [r3, #0]
    __HAL_UNLOCK(hdma);
 80046f8:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 80046fc:	f022 0201 	bic.w	r2, r2, #1
 8004700:	601a      	str	r2, [r3, #0]
 8004702:	e00e      	b.n	8004722 <HAL_DMA_Init+0xe2>
 8004704:	40020010 	.word	0x40020010
 8004708:	40020040 	.word	0x40020040
 800470c:	40020070 	.word	0x40020070
 8004710:	400204b8 	.word	0x400204b8
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004714:	f7fe fe98 	bl	8003448 <HAL_GetTick>
 8004718:	1b40      	subs	r0, r0, r5
 800471a:	2805      	cmp	r0, #5
 800471c:	f200 8112 	bhi.w	8004944 <HAL_DMA_Init+0x304>
 8004720:	6823      	ldr	r3, [r4, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	07d6      	lsls	r6, r2, #31
 8004726:	d4f5      	bmi.n	8004714 <HAL_DMA_Init+0xd4>
    registerValue |=  hdma->Init.Direction           |
 8004728:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800472c:	6920      	ldr	r0, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 800472e:	430a      	orrs	r2, r1
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004730:	681f      	ldr	r7, [r3, #0]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004732:	e9d4 6105 	ldrd	r6, r1, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004736:	4302      	orrs	r2, r0
 8004738:	4332      	orrs	r2, r6
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800473a:	4eb5      	ldr	r6, [pc, #724]	; (8004a10 <HAL_DMA_Init+0x3d0>)
            hdma->Init.Mode                | hdma->Init.Priority;
 800473c:	e9d4 5007 	ldrd	r5, r0, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004740:	430a      	orrs	r2, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004742:	403e      	ands	r6, r7
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004744:	432a      	orrs	r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004746:	6a65      	ldr	r5, [r4, #36]	; 0x24
            hdma->Init.Mode                | hdma->Init.Priority;
 8004748:	4302      	orrs	r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800474a:	2d04      	cmp	r5, #4
    registerValue |=  hdma->Init.Direction           |
 800474c:	ea42 0206 	orr.w	r2, r2, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004750:	f000 8103 	beq.w	800495a <HAL_DMA_Init+0x31a>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004754:	4eaf      	ldr	r6, [pc, #700]	; (8004a14 <HAL_DMA_Init+0x3d4>)
 8004756:	48b0      	ldr	r0, [pc, #704]	; (8004a18 <HAL_DMA_Init+0x3d8>)
 8004758:	6836      	ldr	r6, [r6, #0]
 800475a:	4030      	ands	r0, r6
 800475c:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 8004760:	f080 8108 	bcs.w	8004974 <HAL_DMA_Init+0x334>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004764:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004766:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004768:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 800476c:	432a      	orrs	r2, r5
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800476e:	615a      	str	r2, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004770:	4620      	mov	r0, r4
 8004772:	f7ff fee9 	bl	8004548 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004776:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004778:	233f      	movs	r3, #63	; 0x3f
 800477a:	f002 021f 	and.w	r2, r2, #31
 800477e:	4093      	lsls	r3, r2
 8004780:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004782:	6822      	ldr	r2, [r4, #0]
 8004784:	4ba5      	ldr	r3, [pc, #660]	; (8004a1c <HAL_DMA_Init+0x3dc>)
 8004786:	48a6      	ldr	r0, [pc, #664]	; (8004a20 <HAL_DMA_Init+0x3e0>)
 8004788:	49a6      	ldr	r1, [pc, #664]	; (8004a24 <HAL_DMA_Init+0x3e4>)
 800478a:	4282      	cmp	r2, r0
 800478c:	bf18      	it	ne
 800478e:	429a      	cmpne	r2, r3
 8004790:	4ea5      	ldr	r6, [pc, #660]	; (8004a28 <HAL_DMA_Init+0x3e8>)
 8004792:	4da6      	ldr	r5, [pc, #664]	; (8004a2c <HAL_DMA_Init+0x3ec>)
 8004794:	f100 0060 	add.w	r0, r0, #96	; 0x60
 8004798:	bf0c      	ite	eq
 800479a:	2301      	moveq	r3, #1
 800479c:	2300      	movne	r3, #0
 800479e:	f8df c2b8 	ldr.w	ip, [pc, #696]	; 8004a58 <HAL_DMA_Init+0x418>
 80047a2:	428a      	cmp	r2, r1
 80047a4:	bf08      	it	eq
 80047a6:	f043 0301 	orreq.w	r3, r3, #1
 80047aa:	3160      	adds	r1, #96	; 0x60
 80047ac:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 8004a5c <HAL_DMA_Init+0x41c>
 80047b0:	42b2      	cmp	r2, r6
 80047b2:	bf08      	it	eq
 80047b4:	f043 0301 	orreq.w	r3, r3, #1
 80047b8:	f8df e2a4 	ldr.w	lr, [pc, #676]	; 8004a60 <HAL_DMA_Init+0x420>
 80047bc:	4f9c      	ldr	r7, [pc, #624]	; (8004a30 <HAL_DMA_Init+0x3f0>)
 80047be:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80047c2:	42aa      	cmp	r2, r5
 80047c4:	bf08      	it	eq
 80047c6:	f043 0301 	orreq.w	r3, r3, #1
 80047ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80047ce:	f8df a284 	ldr.w	sl, [pc, #644]	; 8004a54 <HAL_DMA_Init+0x414>
 80047d2:	4282      	cmp	r2, r0
 80047d4:	bf08      	it	eq
 80047d6:	f043 0301 	orreq.w	r3, r3, #1
 80047da:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80047de:	f8df 9284 	ldr.w	r9, [pc, #644]	; 8004a64 <HAL_DMA_Init+0x424>
 80047e2:	428a      	cmp	r2, r1
 80047e4:	bf08      	it	eq
 80047e6:	f043 0301 	orreq.w	r3, r3, #1
 80047ea:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80047ee:	4562      	cmp	r2, ip
 80047f0:	bf08      	it	eq
 80047f2:	f043 0301 	orreq.w	r3, r3, #1
 80047f6:	f8df c254 	ldr.w	ip, [pc, #596]	; 8004a4c <HAL_DMA_Init+0x40c>
 80047fa:	4542      	cmp	r2, r8
 80047fc:	bf08      	it	eq
 80047fe:	f043 0301 	orreq.w	r3, r3, #1
 8004802:	eba2 0c0c 	sub.w	ip, r2, ip
 8004806:	f8df 8248 	ldr.w	r8, [pc, #584]	; 8004a50 <HAL_DMA_Init+0x410>
 800480a:	4572      	cmp	r2, lr
 800480c:	bf08      	it	eq
 800480e:	f043 0301 	orreq.w	r3, r3, #1
 8004812:	fabc fc8c 	clz	ip, ip
 8004816:	eba2 0808 	sub.w	r8, r2, r8
 800481a:	f8df e24c 	ldr.w	lr, [pc, #588]	; 8004a68 <HAL_DMA_Init+0x428>
 800481e:	42ba      	cmp	r2, r7
 8004820:	bf08      	it	eq
 8004822:	f043 0301 	orreq.w	r3, r3, #1
 8004826:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800482a:	eba2 070a 	sub.w	r7, r2, sl
 800482e:	fab8 f888 	clz	r8, r8
 8004832:	42b2      	cmp	r2, r6
 8004834:	bf08      	it	eq
 8004836:	f043 0301 	orreq.w	r3, r3, #1
 800483a:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
 800483e:	eba2 060e 	sub.w	r6, r2, lr
 8004842:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8004846:	42aa      	cmp	r2, r5
 8004848:	bf08      	it	eq
 800484a:	f043 0301 	orreq.w	r3, r3, #1
 800484e:	fab7 f787 	clz	r7, r7
 8004852:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004856:	eba2 050a 	sub.w	r5, r2, sl
 800485a:	4282      	cmp	r2, r0
 800485c:	bf08      	it	eq
 800485e:	f043 0301 	orreq.w	r3, r3, #1
 8004862:	097f      	lsrs	r7, r7, #5
 8004864:	fab6 f686 	clz	r6, r6
 8004868:	eba2 000e 	sub.w	r0, r2, lr
 800486c:	428a      	cmp	r2, r1
 800486e:	bf08      	it	eq
 8004870:	f043 0301 	orreq.w	r3, r3, #1
 8004874:	fab5 f585 	clz	r5, r5
 8004878:	0976      	lsrs	r6, r6, #5
 800487a:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
 800487e:	454a      	cmp	r2, r9
 8004880:	bf08      	it	eq
 8004882:	f043 0301 	orreq.w	r3, r3, #1
 8004886:	096d      	lsrs	r5, r5, #5
 8004888:	fab0 f080 	clz	r0, r0
 800488c:	eba2 010a 	sub.w	r1, r2, sl
 8004890:	ea4c 0303 	orr.w	r3, ip, r3
 8004894:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004898:	0940      	lsrs	r0, r0, #5
 800489a:	fab1 f181 	clz	r1, r1
 800489e:	ea48 0303 	orr.w	r3, r8, r3
 80048a2:	eba2 0e0e 	sub.w	lr, r2, lr
 80048a6:	0949      	lsrs	r1, r1, #5
 80048a8:	433b      	orrs	r3, r7
 80048aa:	fabe fe8e 	clz	lr, lr
 80048ae:	4333      	orrs	r3, r6
 80048b0:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80048b4:	432b      	orrs	r3, r5
 80048b6:	4303      	orrs	r3, r0
 80048b8:	430b      	orrs	r3, r1
 80048ba:	d102      	bne.n	80048c2 <HAL_DMA_Init+0x282>
 80048bc:	f1be 0f00 	cmp.w	lr, #0
 80048c0:	d039      	beq.n	8004936 <HAL_DMA_Init+0x2f6>
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80048c2:	ea4c 0c08 	orr.w	ip, ip, r8
 80048c6:	b2d3      	uxtb	r3, r2
 80048c8:	ea47 070c 	orr.w	r7, r7, ip
 80048cc:	433e      	orrs	r6, r7
 80048ce:	4335      	orrs	r5, r6
 80048d0:	4328      	orrs	r0, r5
 80048d2:	4301      	orrs	r1, r0
 80048d4:	ea5e 0101 	orrs.w	r1, lr, r1
 80048d8:	f000 8127 	beq.w	8004b2a <HAL_DMA_Init+0x4ea>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80048dc:	4d55      	ldr	r5, [pc, #340]	; (8004a34 <HAL_DMA_Init+0x3f4>)
 80048de:	3b08      	subs	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80048e0:	4a55      	ldr	r2, [pc, #340]	; (8004a38 <HAL_DMA_Init+0x3f8>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80048e2:	2001      	movs	r0, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80048e4:	fba5 5303 	umull	r5, r3, r5, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80048e8:	4d54      	ldr	r5, [pc, #336]	; (8004a3c <HAL_DMA_Init+0x3fc>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80048ea:	091b      	lsrs	r3, r3, #4
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80048ec:	6665      	str	r5, [r4, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80048ee:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80048f0:	f003 031f 	and.w	r3, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80048f4:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80048f6:	fa00 f303 	lsl.w	r3, r0, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80048fa:	6622      	str	r2, [r4, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80048fc:	66a3      	str	r3, [r4, #104]	; 0x68
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80048fe:	68a0      	ldr	r0, [r4, #8]
 8004900:	2880      	cmp	r0, #128	; 0x80
 8004902:	d069      	beq.n	80049d8 <HAL_DMA_Init+0x398>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004904:	6860      	ldr	r0, [r4, #4]
 8004906:	b2c6      	uxtb	r6, r0
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004908:	3801      	subs	r0, #1
 800490a:	2807      	cmp	r0, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800490c:	6016      	str	r6, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800490e:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004910:	d866      	bhi.n	80049e0 <HAL_DMA_Init+0x3a0>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004912:	1e70      	subs	r0, r6, #1
 8004914:	2807      	cmp	r0, #7
 8004916:	d868      	bhi.n	80049ea <HAL_DMA_Init+0x3aa>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004918:	2900      	cmp	r1, #0
 800491a:	f000 8133 	beq.w	8004b84 <HAL_DMA_Init+0x544>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800491e:	4b48      	ldr	r3, [pc, #288]	; (8004a40 <HAL_DMA_Init+0x400>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004920:	4948      	ldr	r1, [pc, #288]	; (8004a44 <HAL_DMA_Init+0x404>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004922:	4433      	add	r3, r6
 8004924:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004926:	2201      	movs	r2, #1
 8004928:	4082      	lsls	r2, r0
 800492a:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 800492e:	6762      	str	r2, [r4, #116]	; 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004930:	2000      	movs	r0, #0
 8004932:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004934:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004936:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8004938:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800493a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800493c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8004940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004944:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8004946:	2303      	movs	r3, #3
        return HAL_ERROR;
 8004948:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800494a:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 800494c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8004950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 8004954:	2001      	movs	r0, #1
}
 8004956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800495a:	482e      	ldr	r0, [pc, #184]	; (8004a14 <HAL_DMA_Init+0x3d4>)
 800495c:	4e2e      	ldr	r6, [pc, #184]	; (8004a18 <HAL_DMA_Init+0x3d8>)
 800495e:	6807      	ldr	r7, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004960:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004962:	403e      	ands	r6, r7
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004964:	6b27      	ldr	r7, [r4, #48]	; 0x30
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004966:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800496a:	ea40 0707 	orr.w	r7, r0, r7
 800496e:	ea42 0207 	orr.w	r2, r2, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004972:	d346      	bcc.n	8004a02 <HAL_DMA_Init+0x3c2>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004974:	6866      	ldr	r6, [r4, #4]
 8004976:	f1a6 0729 	sub.w	r7, r6, #41	; 0x29
 800497a:	2f1f      	cmp	r7, #31
 800497c:	d925      	bls.n	80049ca <HAL_DMA_Init+0x38a>
 800497e:	3e4f      	subs	r6, #79	; 0x4f
 8004980:	2e03      	cmp	r6, #3
 8004982:	d926      	bls.n	80049d2 <HAL_DMA_Init+0x392>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004984:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004986:	2d04      	cmp	r5, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004988:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800498a:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 800498e:	ea42 0205 	orr.w	r2, r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004992:	f47f aeec 	bne.w	800476e <HAL_DMA_Init+0x12e>
 8004996:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8004998:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800499a:	432a      	orrs	r2, r5
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800499c:	2800      	cmp	r0, #0
 800499e:	f43f aee6 	beq.w	800476e <HAL_DMA_Init+0x12e>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80049a2:	b331      	cbz	r1, 80049f2 <HAL_DMA_Init+0x3b2>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049a4:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 80049a8:	f000 80dd 	beq.w	8004b66 <HAL_DMA_Init+0x526>
    switch (hdma->Init.FIFOThreshold)
 80049ac:	2d02      	cmp	r5, #2
 80049ae:	d905      	bls.n	80049bc <HAL_DMA_Init+0x37c>
 80049b0:	2d03      	cmp	r5, #3
 80049b2:	f47f aedc 	bne.w	800476e <HAL_DMA_Init+0x12e>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049b6:	01c1      	lsls	r1, r0, #7
 80049b8:	f57f aed9 	bpl.w	800476e <HAL_DMA_Init+0x12e>
          hdma->State = HAL_DMA_STATE_READY;
 80049bc:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80049be:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 80049c0:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80049c2:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80049c4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          return HAL_ERROR;
 80049c8:	e7c2      	b.n	8004950 <HAL_DMA_Init+0x310>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80049ca:	481f      	ldr	r0, [pc, #124]	; (8004a48 <HAL_DMA_Init+0x408>)
 80049cc:	40f8      	lsrs	r0, r7
 80049ce:	07c0      	lsls	r0, r0, #31
 80049d0:	d5d5      	bpl.n	800497e <HAL_DMA_Init+0x33e>
        registerValue |= DMA_SxCR_TRBUFF;
 80049d2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80049d6:	e7d5      	b.n	8004984 <HAL_DMA_Init+0x344>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80049d8:	2100      	movs	r1, #0
 80049da:	6061      	str	r1, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80049dc:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049de:	606b      	str	r3, [r5, #4]
      hdma->DMAmuxRequestGen = 0U;
 80049e0:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 80049e2:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80049e6:	6763      	str	r3, [r4, #116]	; 0x74
 80049e8:	e7a5      	b.n	8004936 <HAL_DMA_Init+0x2f6>
 80049ea:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
 80049ee:	6f62      	ldr	r2, [r4, #116]	; 0x74
 80049f0:	e79e      	b.n	8004930 <HAL_DMA_Init+0x2f0>
    switch (hdma->Init.FIFOThreshold)
 80049f2:	2d01      	cmp	r5, #1
 80049f4:	f000 80b2 	beq.w	8004b5c <HAL_DMA_Init+0x51c>
 80049f8:	d3dd      	bcc.n	80049b6 <HAL_DMA_Init+0x376>
 80049fa:	2d02      	cmp	r5, #2
 80049fc:	f47f aeb7 	bne.w	800476e <HAL_DMA_Init+0x12e>
 8004a00:	e7d9      	b.n	80049b6 <HAL_DMA_Init+0x376>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004a02:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004a04:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004a06:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8004a0a:	f042 0204 	orr.w	r2, r2, #4
 8004a0e:	e7c3      	b.n	8004998 <HAL_DMA_Init+0x358>
 8004a10:	fe10803f 	.word	0xfe10803f
 8004a14:	5c001000 	.word	0x5c001000
 8004a18:	ffff0000 	.word	0xffff0000
 8004a1c:	40020010 	.word	0x40020010
 8004a20:	40020028 	.word	0x40020028
 8004a24:	40020040 	.word	0x40020040
 8004a28:	40020058 	.word	0x40020058
 8004a2c:	40020070 	.word	0x40020070
 8004a30:	40020440 	.word	0x40020440
 8004a34:	cccccccd 	.word	0xcccccccd
 8004a38:	16009600 	.word	0x16009600
 8004a3c:	58025880 	.word	0x58025880
 8004a40:	1600963f 	.word	0x1600963f
 8004a44:	58025940 	.word	0x58025940
 8004a48:	c3c0003f 	.word	0xc3c0003f
 8004a4c:	58025408 	.word	0x58025408
 8004a50:	5802541c 	.word	0x5802541c
 8004a54:	58025430 	.word	0x58025430
 8004a58:	400200b8 	.word	0x400200b8
 8004a5c:	40020410 	.word	0x40020410
 8004a60:	40020428 	.word	0x40020428
 8004a64:	400204b8 	.word	0x400204b8
 8004a68:	58025444 	.word	0x58025444
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004a6c:	4a4c      	ldr	r2, [pc, #304]	; (8004ba0 <HAL_DMA_Init+0x560>)
 8004a6e:	494d      	ldr	r1, [pc, #308]	; (8004ba4 <HAL_DMA_Init+0x564>)
 8004a70:	484d      	ldr	r0, [pc, #308]	; (8004ba8 <HAL_DMA_Init+0x568>)
 8004a72:	428b      	cmp	r3, r1
 8004a74:	bf18      	it	ne
 8004a76:	4293      	cmpne	r3, r2
 8004a78:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8004a7c:	4d4b      	ldr	r5, [pc, #300]	; (8004bac <HAL_DMA_Init+0x56c>)
 8004a7e:	bf0c      	ite	eq
 8004a80:	2201      	moveq	r2, #1
 8004a82:	2200      	movne	r2, #0
 8004a84:	4283      	cmp	r3, r0
 8004a86:	bf08      	it	eq
 8004a88:	f042 0201 	orreq.w	r2, r2, #1
 8004a8c:	303c      	adds	r0, #60	; 0x3c
 8004a8e:	428b      	cmp	r3, r1
 8004a90:	bf08      	it	eq
 8004a92:	f042 0201 	orreq.w	r2, r2, #1
 8004a96:	313c      	adds	r1, #60	; 0x3c
 8004a98:	42ab      	cmp	r3, r5
 8004a9a:	bf08      	it	eq
 8004a9c:	f042 0201 	orreq.w	r2, r2, #1
 8004aa0:	4283      	cmp	r3, r0
 8004aa2:	bf08      	it	eq
 8004aa4:	f042 0201 	orreq.w	r2, r2, #1
 8004aa8:	428b      	cmp	r3, r1
 8004aaa:	bf08      	it	eq
 8004aac:	f042 0201 	orreq.w	r2, r2, #1
 8004ab0:	b912      	cbnz	r2, 8004ab8 <HAL_DMA_Init+0x478>
 8004ab2:	4a3f      	ldr	r2, [pc, #252]	; (8004bb0 <HAL_DMA_Init+0x570>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d16c      	bne.n	8004b92 <HAL_DMA_Init+0x552>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ab8:	2002      	movs	r0, #2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004aba:	68a2      	ldr	r2, [r4, #8]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004abc:	493d      	ldr	r1, [pc, #244]	; (8004bb4 <HAL_DMA_Init+0x574>)
    __HAL_UNLOCK(hdma);
 8004abe:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ac0:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004ac4:	2a40      	cmp	r2, #64	; 0x40
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004ac6:	6818      	ldr	r0, [r3, #0]
    __HAL_UNLOCK(hdma);
 8004ac8:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004acc:	ea01 0100 	and.w	r1, r1, r0
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004ad0:	d05d      	beq.n	8004b8e <HAL_DMA_Init+0x54e>
 8004ad2:	2a80      	cmp	r2, #128	; 0x80
 8004ad4:	bf14      	ite	ne
 8004ad6:	462f      	movne	r7, r5
 8004ad8:	f44f 4780 	moveq.w	r7, #16384	; 0x4000
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004adc:	6922      	ldr	r2, [r4, #16]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004ade:	4620      	mov	r0, r4
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004ae0:	68e6      	ldr	r6, [r4, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004ae2:	08d2      	lsrs	r2, r2, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004ae4:	6965      	ldr	r5, [r4, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004ae6:	f8df c0ec 	ldr.w	ip, [pc, #236]	; 8004bd4 <HAL_DMA_Init+0x594>
 8004aea:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004aee:	69a6      	ldr	r6, [r4, #24]
 8004af0:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004af4:	69e5      	ldr	r5, [r4, #28]
 8004af6:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004afa:	4e2f      	ldr	r6, [pc, #188]	; (8004bb8 <HAL_DMA_Init+0x578>)
 8004afc:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
 8004b00:	441e      	add	r6, r3
 8004b02:	6a25      	ldr	r5, [r4, #32]
 8004b04:	ea42 1215 	orr.w	r2, r2, r5, lsr #4
 8004b08:	fbac 5606 	umull	r5, r6, ip, r6
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	0931      	lsrs	r1, r6, #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004b10:	433a      	orrs	r2, r7
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004b12:	0089      	lsls	r1, r1, #2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004b14:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004b16:	65e1      	str	r1, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b18:	f7ff fd16 	bl	8004548 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004b1c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004b1e:	2301      	movs	r3, #1
 8004b20:	f002 021f 	and.w	r2, r2, #31
 8004b24:	4093      	lsls	r3, r2
 8004b26:	6043      	str	r3, [r0, #4]
 8004b28:	e62b      	b.n	8004782 <HAL_DMA_Init+0x142>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004b2a:	f1a3 0010 	sub.w	r0, r3, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004b2e:	4b23      	ldr	r3, [pc, #140]	; (8004bbc <HAL_DMA_Init+0x57c>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004b30:	4d23      	ldr	r5, [pc, #140]	; (8004bc0 <HAL_DMA_Init+0x580>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004b32:	4413      	add	r3, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004b34:	fba5 5000 	umull	r5, r0, r5, r0
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004b38:	2ba8      	cmp	r3, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004b3a:	ea4f 1010 	mov.w	r0, r0, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004b3e:	d800      	bhi.n	8004b42 <HAL_DMA_Init+0x502>
      stream_number += 8U;
 8004b40:	3008      	adds	r0, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004b42:	4a20      	ldr	r2, [pc, #128]	; (8004bc4 <HAL_DMA_Init+0x584>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b44:	f000 051f 	and.w	r5, r0, #31
 8004b48:	2301      	movs	r3, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004b4a:	4402      	add	r2, r0
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b4c:	481e      	ldr	r0, [pc, #120]	; (8004bc8 <HAL_DMA_Init+0x588>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b4e:	40ab      	lsls	r3, r5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004b50:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b52:	4605      	mov	r5, r0
 8004b54:	66a3      	str	r3, [r4, #104]	; 0x68
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b56:	e9c4 2018 	strd	r2, r0, [r4, #96]	; 0x60
 8004b5a:	e6d0      	b.n	80048fe <HAL_DMA_Init+0x2be>
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b5c:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8004b60:	f47f ae05 	bne.w	800476e <HAL_DMA_Init+0x12e>
 8004b64:	e72a      	b.n	80049bc <HAL_DMA_Init+0x37c>
    switch (hdma->Init.FIFOThreshold)
 8004b66:	2d03      	cmp	r5, #3
 8004b68:	f63f ae01 	bhi.w	800476e <HAL_DMA_Init+0x12e>
 8004b6c:	a101      	add	r1, pc, #4	; (adr r1, 8004b74 <HAL_DMA_Init+0x534>)
 8004b6e:	f851 f025 	ldr.w	pc, [r1, r5, lsl #2]
 8004b72:	bf00      	nop
 8004b74:	080049bd 	.word	0x080049bd
 8004b78:	080049b7 	.word	0x080049b7
 8004b7c:	080049bd 	.word	0x080049bd
 8004b80:	08004b5d 	.word	0x08004b5d
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b84:	4b11      	ldr	r3, [pc, #68]	; (8004bcc <HAL_DMA_Init+0x58c>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004b86:	4912      	ldr	r1, [pc, #72]	; (8004bd0 <HAL_DMA_Init+0x590>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b88:	4433      	add	r3, r6
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	e6cb      	b.n	8004926 <HAL_DMA_Init+0x2e6>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004b8e:	2710      	movs	r7, #16
 8004b90:	e7a4      	b.n	8004adc <HAL_DMA_Init+0x49c>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b92:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004b94:	2303      	movs	r3, #3
    return HAL_ERROR;
 8004b96:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b98:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004b9a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 8004b9e:	e6d7      	b.n	8004950 <HAL_DMA_Init+0x310>
 8004ba0:	58025408 	.word	0x58025408
 8004ba4:	5802541c 	.word	0x5802541c
 8004ba8:	58025430 	.word	0x58025430
 8004bac:	58025458 	.word	0x58025458
 8004bb0:	58025494 	.word	0x58025494
 8004bb4:	fffe000f 	.word	0xfffe000f
 8004bb8:	a7fdabf8 	.word	0xa7fdabf8
 8004bbc:	bffdfbf0 	.word	0xbffdfbf0
 8004bc0:	aaaaaaab 	.word	0xaaaaaaab
 8004bc4:	10008200 	.word	0x10008200
 8004bc8:	40020880 	.word	0x40020880
 8004bcc:	1000823f 	.word	0x1000823f
 8004bd0:	40020940 	.word	0x40020940
 8004bd4:	cccccccd 	.word	0xcccccccd

08004bd8 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8004bd8:	2800      	cmp	r0, #0
 8004bda:	f000 8104 	beq.w	8004de6 <HAL_DMA_Start_IT+0x20e>
{
 8004bde:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004be2:	4605      	mov	r5, r0
  __HAL_LOCK(hdma);
 8004be4:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8004be8:	2801      	cmp	r0, #1
 8004bea:	f000 8138 	beq.w	8004e5e <HAL_DMA_Start_IT+0x286>
 8004bee:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bf0:	f895 4035 	ldrb.w	r4, [r5, #53]	; 0x35
 8004bf4:	4284      	cmp	r4, r0
  __HAL_LOCK(hdma);
 8004bf6:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bfa:	d007      	beq.n	8004c0c <HAL_DMA_Start_IT+0x34>
    __HAL_UNLOCK(hdma);
 8004bfc:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004bfe:	f44f 6300 	mov.w	r3, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8004c02:	f885 2034 	strb.w	r2, [r5, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004c06:	656b      	str	r3, [r5, #84]	; 0x54
}
 8004c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_DMA_DISABLE(hdma);
 8004c0c:	682c      	ldr	r4, [r5, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c0e:	f04f 0e02 	mov.w	lr, #2
    __HAL_DMA_DISABLE(hdma);
 8004c12:	489b      	ldr	r0, [pc, #620]	; (8004e80 <HAL_DMA_Start_IT+0x2a8>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c14:	f04f 0c00 	mov.w	ip, #0
    __HAL_DMA_DISABLE(hdma);
 8004c18:	4f9a      	ldr	r7, [pc, #616]	; (8004e84 <HAL_DMA_Start_IT+0x2ac>)
 8004c1a:	4e9b      	ldr	r6, [pc, #620]	; (8004e88 <HAL_DMA_Start_IT+0x2b0>)
 8004c1c:	42bc      	cmp	r4, r7
 8004c1e:	bf18      	it	ne
 8004c20:	4284      	cmpne	r4, r0
 8004c22:	f107 0748 	add.w	r7, r7, #72	; 0x48
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c26:	f885 e035 	strb.w	lr, [r5, #53]	; 0x35
 8004c2a:	bf0c      	ite	eq
 8004c2c:	2001      	moveq	r0, #1
 8004c2e:	2000      	movne	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8004c30:	f8df e264 	ldr.w	lr, [pc, #612]	; 8004e98 <HAL_DMA_Start_IT+0x2c0>
 8004c34:	42b4      	cmp	r4, r6
 8004c36:	bf08      	it	eq
 8004c38:	f040 0001 	orreq.w	r0, r0, #1
 8004c3c:	3630      	adds	r6, #48	; 0x30
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c3e:	f8c5 c054 	str.w	ip, [r5, #84]	; 0x54
 8004c42:	42bc      	cmp	r4, r7
 8004c44:	bf08      	it	eq
 8004c46:	f040 0001 	orreq.w	r0, r0, #1
    __HAL_DMA_DISABLE(hdma);
 8004c4a:	f507 7762 	add.w	r7, r7, #904	; 0x388
 8004c4e:	f8df c24c 	ldr.w	ip, [pc, #588]	; 8004e9c <HAL_DMA_Start_IT+0x2c4>
 8004c52:	42b4      	cmp	r4, r6
 8004c54:	bf08      	it	eq
 8004c56:	f040 0001 	orreq.w	r0, r0, #1
 8004c5a:	f506 7662 	add.w	r6, r6, #904	; 0x388
 8004c5e:	4574      	cmp	r4, lr
 8004c60:	bf08      	it	eq
 8004c62:	f040 0001 	orreq.w	r0, r0, #1
 8004c66:	f50e 7e68 	add.w	lr, lr, #928	; 0x3a0
 8004c6a:	42bc      	cmp	r4, r7
 8004c6c:	bf08      	it	eq
 8004c6e:	f040 0001 	orreq.w	r0, r0, #1
 8004c72:	3760      	adds	r7, #96	; 0x60
 8004c74:	42b4      	cmp	r4, r6
 8004c76:	bf08      	it	eq
 8004c78:	f040 0001 	orreq.w	r0, r0, #1
 8004c7c:	3660      	adds	r6, #96	; 0x60
 8004c7e:	4564      	cmp	r4, ip
 8004c80:	bf08      	it	eq
 8004c82:	f040 0001 	orreq.w	r0, r0, #1
 8004c86:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
 8004c8a:	4574      	cmp	r4, lr
 8004c8c:	bf08      	it	eq
 8004c8e:	f040 0001 	orreq.w	r0, r0, #1
 8004c92:	f10e 0e60 	add.w	lr, lr, #96	; 0x60
 8004c96:	42bc      	cmp	r4, r7
 8004c98:	bf08      	it	eq
 8004c9a:	f040 0001 	orreq.w	r0, r0, #1
 8004c9e:	f5a7 678c 	sub.w	r7, r7, #1120	; 0x460
 8004ca2:	42b4      	cmp	r4, r6
 8004ca4:	bf08      	it	eq
 8004ca6:	f040 0001 	orreq.w	r0, r0, #1
 8004caa:	f5a6 668c 	sub.w	r6, r6, #1120	; 0x460
 8004cae:	4564      	cmp	r4, ip
 8004cb0:	bf08      	it	eq
 8004cb2:	f040 0001 	orreq.w	r0, r0, #1
 8004cb6:	f8d5 c058 	ldr.w	ip, [r5, #88]	; 0x58
 8004cba:	4574      	cmp	r4, lr
 8004cbc:	bf14      	ite	ne
 8004cbe:	4682      	movne	sl, r0
 8004cc0:	f040 0a01 	orreq.w	sl, r0, #1
 8004cc4:	42b4      	cmp	r4, r6
 8004cc6:	bf18      	it	ne
 8004cc8:	42bc      	cmpne	r4, r7
 8004cca:	6827      	ldr	r7, [r4, #0]
 8004ccc:	bf0c      	ite	eq
 8004cce:	2601      	moveq	r6, #1
 8004cd0:	2600      	movne	r6, #0
 8004cd2:	f027 0701 	bic.w	r7, r7, #1
 8004cd6:	6027      	str	r7, [r4, #0]
 8004cd8:	d003      	beq.n	8004ce2 <HAL_DMA_Start_IT+0x10a>
 8004cda:	f1ba 0f00 	cmp.w	sl, #0
 8004cde:	f000 8084 	beq.w	8004dea <HAL_DMA_Start_IT+0x212>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004ce2:	2e00      	cmp	r6, #0
 8004ce4:	f000 8081 	beq.w	8004dea <HAL_DMA_Start_IT+0x212>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ce8:	6e6f      	ldr	r7, [r5, #100]	; 0x64
 8004cea:	e9d5 0e1a 	ldrd	r0, lr, [r5, #104]	; 0x68
 8004cee:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004cf0:	f1be 0f00 	cmp.w	lr, #0
 8004cf4:	d007      	beq.n	8004d06 <HAL_DMA_Start_IT+0x12e>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cf6:	e9d5 701c 	ldrd	r7, r0, [r5, #112]	; 0x70
 8004cfa:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004cfc:	b91e      	cbnz	r6, 8004d06 <HAL_DMA_Start_IT+0x12e>
 8004cfe:	f1ba 0f00 	cmp.w	sl, #0
 8004d02:	f000 80cd 	beq.w	8004ea0 <HAL_DMA_Start_IT+0x2c8>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004d06:	6def      	ldr	r7, [r5, #92]	; 0x5c
 8004d08:	f04f 093f 	mov.w	r9, #63	; 0x3f
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d0c:	f8d5 8008 	ldr.w	r8, [r5, #8]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004d10:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d14:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004d18:	fa09 f707 	lsl.w	r7, r9, r7
 8004d1c:	f8cc 7008 	str.w	r7, [ip, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d20:	6827      	ldr	r7, [r4, #0]
 8004d22:	f427 2780 	bic.w	r7, r7, #262144	; 0x40000
 8004d26:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004d28:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d2a:	f000 80a5 	beq.w	8004e78 <HAL_DMA_Start_IT+0x2a0>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004d2e:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004d30:	60e2      	str	r2, [r4, #12]
 8004d32:	6c2f      	ldr	r7, [r5, #64]	; 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004d34:	2e00      	cmp	r6, #0
 8004d36:	f040 8095 	bne.w	8004e64 <HAL_DMA_Start_IT+0x28c>
 8004d3a:	f1ba 0f00 	cmp.w	sl, #0
 8004d3e:	f000 80ee 	beq.w	8004f1e <HAL_DMA_Start_IT+0x346>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004d42:	6823      	ldr	r3, [r4, #0]
 8004d44:	f023 031e 	bic.w	r3, r3, #30
 8004d48:	f043 0316 	orr.w	r3, r3, #22
 8004d4c:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004d4e:	b12f      	cbz	r7, 8004d5c <HAL_DMA_Start_IT+0x184>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004d50:	6823      	ldr	r3, [r4, #0]
 8004d52:	f043 0308 	orr.w	r3, r3, #8
 8004d56:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004d58:	2e00      	cmp	r6, #0
 8004d5a:	d12c      	bne.n	8004db6 <HAL_DMA_Start_IT+0x1de>
 8004d5c:	4b4b      	ldr	r3, [pc, #300]	; (8004e8c <HAL_DMA_Start_IT+0x2b4>)
 8004d5e:	4a4c      	ldr	r2, [pc, #304]	; (8004e90 <HAL_DMA_Start_IT+0x2b8>)
 8004d60:	494c      	ldr	r1, [pc, #304]	; (8004e94 <HAL_DMA_Start_IT+0x2bc>)
 8004d62:	4294      	cmp	r4, r2
 8004d64:	bf18      	it	ne
 8004d66:	429c      	cmpne	r4, r3
 8004d68:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8004d6c:	bf0c      	ite	eq
 8004d6e:	2301      	moveq	r3, #1
 8004d70:	2300      	movne	r3, #0
 8004d72:	428c      	cmp	r4, r1
 8004d74:	bf08      	it	eq
 8004d76:	f043 0301 	orreq.w	r3, r3, #1
 8004d7a:	3128      	adds	r1, #40	; 0x28
 8004d7c:	4294      	cmp	r4, r2
 8004d7e:	bf08      	it	eq
 8004d80:	f043 0301 	orreq.w	r3, r3, #1
 8004d84:	3228      	adds	r2, #40	; 0x28
 8004d86:	428c      	cmp	r4, r1
 8004d88:	bf08      	it	eq
 8004d8a:	f043 0301 	orreq.w	r3, r3, #1
 8004d8e:	3128      	adds	r1, #40	; 0x28
 8004d90:	4294      	cmp	r4, r2
 8004d92:	bf08      	it	eq
 8004d94:	f043 0301 	orreq.w	r3, r3, #1
 8004d98:	3228      	adds	r2, #40	; 0x28
 8004d9a:	428c      	cmp	r4, r1
 8004d9c:	bf08      	it	eq
 8004d9e:	f043 0301 	orreq.w	r3, r3, #1
 8004da2:	4294      	cmp	r4, r2
 8004da4:	bf08      	it	eq
 8004da6:	f043 0301 	orreq.w	r3, r3, #1
 8004daa:	b913      	cbnz	r3, 8004db2 <HAL_DMA_Start_IT+0x1da>
 8004dac:	f1ba 0f00 	cmp.w	sl, #0
 8004db0:	d012      	beq.n	8004dd8 <HAL_DMA_Start_IT+0x200>
 8004db2:	f8d5 e06c 	ldr.w	lr, [r5, #108]	; 0x6c
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004db6:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	03d2      	lsls	r2, r2, #15
 8004dbc:	d503      	bpl.n	8004dc6 <HAL_DMA_Start_IT+0x1ee>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dc4:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8004dc6:	f1be 0f00 	cmp.w	lr, #0
 8004dca:	d005      	beq.n	8004dd8 <HAL_DMA_Start_IT+0x200>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004dcc:	f8de 3000 	ldr.w	r3, [lr]
 8004dd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dd4:	f8ce 3000 	str.w	r3, [lr]
    __HAL_DMA_ENABLE(hdma);
 8004dd8:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dda:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004ddc:	f043 0301 	orr.w	r3, r3, #1
 8004de0:	6023      	str	r3, [r4, #0]
}
 8004de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 8004de6:	2001      	movs	r0, #1
}
 8004de8:	4770      	bx	lr
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004dea:	4f28      	ldr	r7, [pc, #160]	; (8004e8c <HAL_DMA_Start_IT+0x2b4>)
 8004dec:	f8df e0a0 	ldr.w	lr, [pc, #160]	; 8004e90 <HAL_DMA_Start_IT+0x2b8>
 8004df0:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8004e94 <HAL_DMA_Start_IT+0x2bc>
 8004df4:	4574      	cmp	r4, lr
 8004df6:	bf18      	it	ne
 8004df8:	42bc      	cmpne	r4, r7
 8004dfa:	f10e 0e3c 	add.w	lr, lr, #60	; 0x3c
 8004dfe:	bf0c      	ite	eq
 8004e00:	2701      	moveq	r7, #1
 8004e02:	2700      	movne	r7, #0
 8004e04:	4544      	cmp	r4, r8
 8004e06:	bf08      	it	eq
 8004e08:	f047 0701 	orreq.w	r7, r7, #1
 8004e0c:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8004e10:	4574      	cmp	r4, lr
 8004e12:	bf08      	it	eq
 8004e14:	f047 0701 	orreq.w	r7, r7, #1
 8004e18:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004e1c:	4544      	cmp	r4, r8
 8004e1e:	bf08      	it	eq
 8004e20:	f047 0701 	orreq.w	r7, r7, #1
 8004e24:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8004e28:	4574      	cmp	r4, lr
 8004e2a:	bf08      	it	eq
 8004e2c:	f047 0701 	orreq.w	r7, r7, #1
 8004e30:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004e34:	4544      	cmp	r4, r8
 8004e36:	bf08      	it	eq
 8004e38:	f047 0701 	orreq.w	r7, r7, #1
 8004e3c:	4574      	cmp	r4, lr
 8004e3e:	bf08      	it	eq
 8004e40:	f047 0701 	orreq.w	r7, r7, #1
 8004e44:	b917      	cbnz	r7, 8004e4c <HAL_DMA_Start_IT+0x274>
 8004e46:	f1ba 0f00 	cmp.w	sl, #0
 8004e4a:	d029      	beq.n	8004ea0 <HAL_DMA_Start_IT+0x2c8>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e4c:	6e6f      	ldr	r7, [r5, #100]	; 0x64
 8004e4e:	e9d5 0e1a 	ldrd	r0, lr, [r5, #104]	; 0x68
 8004e52:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004e54:	f1be 0f00 	cmp.w	lr, #0
 8004e58:	f47f af4d 	bne.w	8004cf6 <HAL_DMA_Start_IT+0x11e>
 8004e5c:	e74f      	b.n	8004cfe <HAL_DMA_Start_IT+0x126>
  __HAL_LOCK(hdma);
 8004e5e:	2002      	movs	r0, #2
}
 8004e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004e64:	6823      	ldr	r3, [r4, #0]
 8004e66:	f023 031e 	bic.w	r3, r3, #30
 8004e6a:	f043 0316 	orr.w	r3, r3, #22
 8004e6e:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004e70:	2f00      	cmp	r7, #0
 8004e72:	f47f af6d 	bne.w	8004d50 <HAL_DMA_Start_IT+0x178>
 8004e76:	e79e      	b.n	8004db6 <HAL_DMA_Start_IT+0x1de>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004e78:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004e7a:	60e1      	str	r1, [r4, #12]
 8004e7c:	e759      	b.n	8004d32 <HAL_DMA_Start_IT+0x15a>
 8004e7e:	bf00      	nop
 8004e80:	40020058 	.word	0x40020058
 8004e84:	40020040 	.word	0x40020040
 8004e88:	40020070 	.word	0x40020070
 8004e8c:	5802541c 	.word	0x5802541c
 8004e90:	58025408 	.word	0x58025408
 8004e94:	58025430 	.word	0x58025430
 8004e98:	400200b8 	.word	0x400200b8
 8004e9c:	40020440 	.word	0x40020440
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004ea0:	4f28      	ldr	r7, [pc, #160]	; (8004f44 <HAL_DMA_Start_IT+0x36c>)
 8004ea2:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8004f4c <HAL_DMA_Start_IT+0x374>
 8004ea6:	f8df e0a8 	ldr.w	lr, [pc, #168]	; 8004f50 <HAL_DMA_Start_IT+0x378>
 8004eaa:	4544      	cmp	r4, r8
 8004eac:	bf18      	it	ne
 8004eae:	42bc      	cmpne	r4, r7
 8004eb0:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8004eb4:	bf0c      	ite	eq
 8004eb6:	2701      	moveq	r7, #1
 8004eb8:	2700      	movne	r7, #0
 8004eba:	4574      	cmp	r4, lr
 8004ebc:	bf08      	it	eq
 8004ebe:	f047 0701 	orreq.w	r7, r7, #1
 8004ec2:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004ec6:	4544      	cmp	r4, r8
 8004ec8:	bf08      	it	eq
 8004eca:	f047 0701 	orreq.w	r7, r7, #1
 8004ece:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8004ed2:	4574      	cmp	r4, lr
 8004ed4:	bf08      	it	eq
 8004ed6:	f047 0701 	orreq.w	r7, r7, #1
 8004eda:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004ede:	4544      	cmp	r4, r8
 8004ee0:	bf08      	it	eq
 8004ee2:	f047 0701 	orreq.w	r7, r7, #1
 8004ee6:	4574      	cmp	r4, lr
 8004ee8:	bf08      	it	eq
 8004eea:	f047 0701 	orreq.w	r7, r7, #1
 8004eee:	b927      	cbnz	r7, 8004efa <HAL_DMA_Start_IT+0x322>
 8004ef0:	4f15      	ldr	r7, [pc, #84]	; (8004f48 <HAL_DMA_Start_IT+0x370>)
 8004ef2:	42bc      	cmp	r4, r7
 8004ef4:	bf18      	it	ne
 8004ef6:	6c2f      	ldrne	r7, [r5, #64]	; 0x40
 8004ef8:	d111      	bne.n	8004f1e <HAL_DMA_Start_IT+0x346>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004efa:	6def      	ldr	r7, [r5, #92]	; 0x5c
 8004efc:	f04f 0e01 	mov.w	lr, #1
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f00:	f8d5 8008 	ldr.w	r8, [r5, #8]
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004f04:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f08:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004f0c:	fa0e f707 	lsl.w	r7, lr, r7
 8004f10:	f8cc 7004 	str.w	r7, [ip, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004f14:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f16:	d010      	beq.n	8004f3a <HAL_DMA_Start_IT+0x362>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004f18:	60a1      	str	r1, [r4, #8]
 8004f1a:	6c2f      	ldr	r7, [r5, #64]	; 0x40
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004f1c:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004f1e:	6823      	ldr	r3, [r4, #0]
 8004f20:	f023 030e 	bic.w	r3, r3, #14
 8004f24:	f043 030a 	orr.w	r3, r3, #10
 8004f28:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004f2a:	2f00      	cmp	r7, #0
 8004f2c:	f43f af16 	beq.w	8004d5c <HAL_DMA_Start_IT+0x184>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004f30:	6823      	ldr	r3, [r4, #0]
 8004f32:	f043 0304 	orr.w	r3, r3, #4
 8004f36:	6023      	str	r3, [r4, #0]
 8004f38:	e710      	b.n	8004d5c <HAL_DMA_Start_IT+0x184>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004f3a:	60a2      	str	r2, [r4, #8]
 8004f3c:	6c2f      	ldr	r7, [r5, #64]	; 0x40
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004f3e:	60e1      	str	r1, [r4, #12]
 8004f40:	e7ed      	b.n	8004f1e <HAL_DMA_Start_IT+0x346>
 8004f42:	bf00      	nop
 8004f44:	58025408 	.word	0x58025408
 8004f48:	58025494 	.word	0x58025494
 8004f4c:	5802541c 	.word	0x5802541c
 8004f50:	58025430 	.word	0x58025430

08004f54 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8004f54:	2800      	cmp	r0, #0
 8004f56:	d060      	beq.n	800501a <HAL_DMA_Abort_IT+0xc6>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f58:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8004f5c:	2a02      	cmp	r2, #2
{
 8004f5e:	b538      	push	{r3, r4, r5, lr}
 8004f60:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f62:	d003      	beq.n	8004f6c <HAL_DMA_Abort_IT+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f64:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8004f66:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f68:	655a      	str	r2, [r3, #84]	; 0x54
}
 8004f6a:	bd38      	pop	{r3, r4, r5, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f6c:	6801      	ldr	r1, [r0, #0]
 8004f6e:	4a57      	ldr	r2, [pc, #348]	; (80050cc <HAL_DMA_Abort_IT+0x178>)
 8004f70:	4291      	cmp	r1, r2
 8004f72:	d049      	beq.n	8005008 <HAL_DMA_Abort_IT+0xb4>
 8004f74:	3218      	adds	r2, #24
 8004f76:	4291      	cmp	r1, r2
 8004f78:	d046      	beq.n	8005008 <HAL_DMA_Abort_IT+0xb4>
 8004f7a:	3230      	adds	r2, #48	; 0x30
 8004f7c:	4854      	ldr	r0, [pc, #336]	; (80050d0 <HAL_DMA_Abort_IT+0x17c>)
 8004f7e:	4c55      	ldr	r4, [pc, #340]	; (80050d4 <HAL_DMA_Abort_IT+0x180>)
 8004f80:	4281      	cmp	r1, r0
 8004f82:	bf18      	it	ne
 8004f84:	4291      	cmpne	r1, r2
 8004f86:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8004f8a:	4d53      	ldr	r5, [pc, #332]	; (80050d8 <HAL_DMA_Abort_IT+0x184>)
 8004f8c:	bf0c      	ite	eq
 8004f8e:	2201      	moveq	r2, #1
 8004f90:	2200      	movne	r2, #0
 8004f92:	42a1      	cmp	r1, r4
 8004f94:	bf08      	it	eq
 8004f96:	f042 0201 	orreq.w	r2, r2, #1
 8004f9a:	3448      	adds	r4, #72	; 0x48
 8004f9c:	4281      	cmp	r1, r0
 8004f9e:	bf08      	it	eq
 8004fa0:	f042 0201 	orreq.w	r2, r2, #1
 8004fa4:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8004fa8:	42a9      	cmp	r1, r5
 8004faa:	bf08      	it	eq
 8004fac:	f042 0201 	orreq.w	r2, r2, #1
 8004fb0:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8004fb4:	42a1      	cmp	r1, r4
 8004fb6:	bf08      	it	eq
 8004fb8:	f042 0201 	orreq.w	r2, r2, #1
 8004fbc:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8004fc0:	4281      	cmp	r1, r0
 8004fc2:	bf08      	it	eq
 8004fc4:	f042 0201 	orreq.w	r2, r2, #1
 8004fc8:	3048      	adds	r0, #72	; 0x48
 8004fca:	42a9      	cmp	r1, r5
 8004fcc:	bf08      	it	eq
 8004fce:	f042 0201 	orreq.w	r2, r2, #1
 8004fd2:	3548      	adds	r5, #72	; 0x48
 8004fd4:	42a1      	cmp	r1, r4
 8004fd6:	bf08      	it	eq
 8004fd8:	f042 0201 	orreq.w	r2, r2, #1
 8004fdc:	3448      	adds	r4, #72	; 0x48
 8004fde:	4281      	cmp	r1, r0
 8004fe0:	bf08      	it	eq
 8004fe2:	f042 0201 	orreq.w	r2, r2, #1
 8004fe6:	3048      	adds	r0, #72	; 0x48
 8004fe8:	42a9      	cmp	r1, r5
 8004fea:	bf08      	it	eq
 8004fec:	f042 0201 	orreq.w	r2, r2, #1
 8004ff0:	42a1      	cmp	r1, r4
 8004ff2:	bf08      	it	eq
 8004ff4:	f042 0201 	orreq.w	r2, r2, #1
 8004ff8:	4281      	cmp	r1, r0
 8004ffa:	bf08      	it	eq
 8004ffc:	f042 0201 	orreq.w	r2, r2, #1
 8005000:	b912      	cbnz	r2, 8005008 <HAL_DMA_Abort_IT+0xb4>
 8005002:	4a36      	ldr	r2, [pc, #216]	; (80050dc <HAL_DMA_Abort_IT+0x188>)
 8005004:	4291      	cmp	r1, r2
 8005006:	d10a      	bne.n	800501e <HAL_DMA_Abort_IT+0xca>
      hdma->State = HAL_DMA_STATE_ABORT;
 8005008:	2204      	movs	r2, #4
  return HAL_OK;
 800500a:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 800500c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8005010:	680b      	ldr	r3, [r1, #0]
 8005012:	f023 0301 	bic.w	r3, r3, #1
 8005016:	600b      	str	r3, [r1, #0]
}
 8005018:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800501a:	2001      	movs	r0, #1
}
 800501c:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800501e:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 8005022:	4a2f      	ldr	r2, [pc, #188]	; (80050e0 <HAL_DMA_Abort_IT+0x18c>)
 8005024:	482f      	ldr	r0, [pc, #188]	; (80050e4 <HAL_DMA_Abort_IT+0x190>)
 8005026:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 800502a:	4d2f      	ldr	r5, [pc, #188]	; (80050e8 <HAL_DMA_Abort_IT+0x194>)
 800502c:	42a1      	cmp	r1, r4
 800502e:	bf18      	it	ne
 8005030:	4291      	cmpne	r1, r2
 8005032:	f104 0450 	add.w	r4, r4, #80	; 0x50
 8005036:	bf0c      	ite	eq
 8005038:	2201      	moveq	r2, #1
 800503a:	2200      	movne	r2, #0
 800503c:	4281      	cmp	r1, r0
 800503e:	bf08      	it	eq
 8005040:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005044:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005046:	42a9      	cmp	r1, r5
 8005048:	bf08      	it	eq
 800504a:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800504e:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005052:	3528      	adds	r5, #40	; 0x28
 8005054:	42a1      	cmp	r1, r4
 8005056:	bf08      	it	eq
 8005058:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800505c:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800505e:	3428      	adds	r4, #40	; 0x28
      __HAL_DMA_DISABLE(hdma);
 8005060:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005062:	42a9      	cmp	r1, r5
 8005064:	bf08      	it	eq
 8005066:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 800506a:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800506e:	42a1      	cmp	r1, r4
 8005070:	bf08      	it	eq
 8005072:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8005076:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005078:	b912      	cbnz	r2, 8005080 <HAL_DMA_Abort_IT+0x12c>
 800507a:	4a1c      	ldr	r2, [pc, #112]	; (80050ec <HAL_DMA_Abort_IT+0x198>)
 800507c:	4291      	cmp	r1, r2
 800507e:	d117      	bne.n	80050b0 <HAL_DMA_Abort_IT+0x15c>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005080:	6e1c      	ldr	r4, [r3, #96]	; 0x60
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005082:	2101      	movs	r1, #1
 8005084:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005086:	6822      	ldr	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005088:	f000 001f 	and.w	r0, r0, #31
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800508c:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800508e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005092:	4081      	lsls	r1, r0
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005094:	6e58      	ldr	r0, [r3, #100]	; 0x64
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005096:	6022      	str	r2, [r4, #0]
        if(hdma->DMAmuxRequestGen != 0U)
 8005098:	e9d3 421a 	ldrd	r4, r2, [r3, #104]	; 0x68
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800509c:	6069      	str	r1, [r5, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800509e:	6044      	str	r4, [r0, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80050a0:	b132      	cbz	r2, 80050b0 <HAL_DMA_Abort_IT+0x15c>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80050a2:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050a4:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80050a6:	6f5c      	ldr	r4, [r3, #116]	; 0x74
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80050a8:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80050ac:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050ae:	6044      	str	r4, [r0, #4]
      __HAL_UNLOCK(hdma);
 80050b0:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 80050b2:	2101      	movs	r1, #1
      if(hdma->XferAbortCallback != NULL)
 80050b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 80050b6:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80050ba:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 80050be:	b11a      	cbz	r2, 80050c8 <HAL_DMA_Abort_IT+0x174>
 80050c0:	4618      	mov	r0, r3
        hdma->XferAbortCallback(hdma);
 80050c2:	4790      	blx	r2
  return HAL_OK;
 80050c4:	4620      	mov	r0, r4
}
 80050c6:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 80050c8:	4610      	mov	r0, r2
}
 80050ca:	bd38      	pop	{r3, r4, r5, pc}
 80050cc:	40020010 	.word	0x40020010
 80050d0:	40020040 	.word	0x40020040
 80050d4:	40020070 	.word	0x40020070
 80050d8:	400200a0 	.word	0x400200a0
 80050dc:	400204b8 	.word	0x400204b8
 80050e0:	5802541c 	.word	0x5802541c
 80050e4:	58025430 	.word	0x58025430
 80050e8:	58025444 	.word	0x58025444
 80050ec:	58025494 	.word	0x58025494

080050f0 <HAL_DMA_IRQHandler>:
{
 80050f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t timeout = SystemCoreClock / 9600U;
 80050f4:	49a4      	ldr	r1, [pc, #656]	; (8005388 <HAL_DMA_IRQHandler+0x298>)
{
 80050f6:	b085      	sub	sp, #20
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80050f8:	4ea4      	ldr	r6, [pc, #656]	; (800538c <HAL_DMA_IRQHandler+0x29c>)
  __IO uint32_t count = 0U;
 80050fa:	2400      	movs	r4, #0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80050fc:	6803      	ldr	r3, [r0, #0]
 80050fe:	4aa4      	ldr	r2, [pc, #656]	; (8005390 <HAL_DMA_IRQHandler+0x2a0>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005100:	f8d0 8058 	ldr.w	r8, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8005104:	6809      	ldr	r1, [r1, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005106:	4293      	cmp	r3, r2
 8005108:	bf18      	it	ne
 800510a:	42b3      	cmpne	r3, r6
  __IO uint32_t count = 0U;
 800510c:	9403      	str	r4, [sp, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800510e:	9101      	str	r1, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005110:	bf08      	it	eq
 8005112:	2601      	moveq	r6, #1
  tmpisr_dma  = regs_dma->ISR;
 8005114:	f8d8 5000 	ldr.w	r5, [r8]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005118:	bf18      	it	ne
 800511a:	2600      	movne	r6, #0
  tmpisr_bdma = regs_bdma->ISR;
 800511c:	f8d8 1000 	ldr.w	r1, [r8]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005120:	d046      	beq.n	80051b0 <HAL_DMA_IRQHandler+0xc0>
 8005122:	3218      	adds	r2, #24
 8005124:	4f9b      	ldr	r7, [pc, #620]	; (8005394 <HAL_DMA_IRQHandler+0x2a4>)
 8005126:	4c9c      	ldr	r4, [pc, #624]	; (8005398 <HAL_DMA_IRQHandler+0x2a8>)
 8005128:	42bb      	cmp	r3, r7
 800512a:	bf18      	it	ne
 800512c:	4293      	cmpne	r3, r2
 800512e:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8005132:	bf0c      	ite	eq
 8005134:	2201      	moveq	r2, #1
 8005136:	2200      	movne	r2, #0
 8005138:	42a3      	cmp	r3, r4
 800513a:	bf08      	it	eq
 800513c:	f042 0201 	orreq.w	r2, r2, #1
 8005140:	3430      	adds	r4, #48	; 0x30
 8005142:	42bb      	cmp	r3, r7
 8005144:	bf08      	it	eq
 8005146:	f042 0201 	orreq.w	r2, r2, #1
 800514a:	3730      	adds	r7, #48	; 0x30
 800514c:	42a3      	cmp	r3, r4
 800514e:	bf08      	it	eq
 8005150:	f042 0201 	orreq.w	r2, r2, #1
 8005154:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8005158:	42bb      	cmp	r3, r7
 800515a:	bf08      	it	eq
 800515c:	f042 0201 	orreq.w	r2, r2, #1
 8005160:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8005164:	42a3      	cmp	r3, r4
 8005166:	bf08      	it	eq
 8005168:	f042 0201 	orreq.w	r2, r2, #1
 800516c:	3430      	adds	r4, #48	; 0x30
 800516e:	42bb      	cmp	r3, r7
 8005170:	bf08      	it	eq
 8005172:	f042 0201 	orreq.w	r2, r2, #1
 8005176:	3730      	adds	r7, #48	; 0x30
 8005178:	42a3      	cmp	r3, r4
 800517a:	bf08      	it	eq
 800517c:	f042 0201 	orreq.w	r2, r2, #1
 8005180:	3430      	adds	r4, #48	; 0x30
 8005182:	42bb      	cmp	r3, r7
 8005184:	bf08      	it	eq
 8005186:	f042 0201 	orreq.w	r2, r2, #1
 800518a:	3730      	adds	r7, #48	; 0x30
 800518c:	42a3      	cmp	r3, r4
 800518e:	bf08      	it	eq
 8005190:	f042 0201 	orreq.w	r2, r2, #1
 8005194:	3430      	adds	r4, #48	; 0x30
 8005196:	42bb      	cmp	r3, r7
 8005198:	bf08      	it	eq
 800519a:	f042 0201 	orreq.w	r2, r2, #1
 800519e:	42a3      	cmp	r3, r4
 80051a0:	bf08      	it	eq
 80051a2:	f042 0201 	orreq.w	r2, r2, #1
 80051a6:	b91a      	cbnz	r2, 80051b0 <HAL_DMA_IRQHandler+0xc0>
 80051a8:	4a7c      	ldr	r2, [pc, #496]	; (800539c <HAL_DMA_IRQHandler+0x2ac>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	f040 81ef 	bne.w	800558e <HAL_DMA_IRQHandler+0x49e>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80051b0:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 80051b2:	2208      	movs	r2, #8
 80051b4:	f001 071f 	and.w	r7, r1, #31
 80051b8:	40ba      	lsls	r2, r7
 80051ba:	422a      	tst	r2, r5
 80051bc:	f040 81d8 	bne.w	8005570 <HAL_DMA_IRQHandler+0x480>
 80051c0:	4604      	mov	r4, r0
 80051c2:	f04f 0c04 	mov.w	ip, #4
 80051c6:	2010      	movs	r0, #16
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80051c8:	fa25 f207 	lsr.w	r2, r5, r7
 80051cc:	fa0c fc07 	lsl.w	ip, ip, r7
 80051d0:	40b8      	lsls	r0, r7
 80051d2:	07d2      	lsls	r2, r2, #31
 80051d4:	ea05 090c 	and.w	r9, r5, ip
 80051d8:	ea05 0e00 	and.w	lr, r5, r0
 80051dc:	d560      	bpl.n	80052a0 <HAL_DMA_IRQHandler+0x1b0>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80051de:	4a70      	ldr	r2, [pc, #448]	; (80053a0 <HAL_DMA_IRQHandler+0x2b0>)
 80051e0:	f8df b1b0 	ldr.w	fp, [pc, #432]	; 8005394 <HAL_DMA_IRQHandler+0x2a4>
 80051e4:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 8005398 <HAL_DMA_IRQHandler+0x2a8>
 80051e8:	4293      	cmp	r3, r2
 80051ea:	bf18      	it	ne
 80051ec:	455b      	cmpne	r3, fp
 80051ee:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 80051f2:	bf0c      	ite	eq
 80051f4:	2201      	moveq	r2, #1
 80051f6:	2200      	movne	r2, #0
 80051f8:	4553      	cmp	r3, sl
 80051fa:	bf08      	it	eq
 80051fc:	f042 0201 	orreq.w	r2, r2, #1
 8005200:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 8005204:	455b      	cmp	r3, fp
 8005206:	bf08      	it	eq
 8005208:	f042 0201 	orreq.w	r2, r2, #1
 800520c:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 8005210:	4553      	cmp	r3, sl
 8005212:	bf08      	it	eq
 8005214:	f042 0201 	orreq.w	r2, r2, #1
 8005218:	f50a 7a5c 	add.w	sl, sl, #880	; 0x370
 800521c:	455b      	cmp	r3, fp
 800521e:	bf08      	it	eq
 8005220:	f042 0201 	orreq.w	r2, r2, #1
 8005224:	f50b 7b5c 	add.w	fp, fp, #880	; 0x370
 8005228:	4553      	cmp	r3, sl
 800522a:	bf08      	it	eq
 800522c:	f042 0201 	orreq.w	r2, r2, #1
 8005230:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 8005234:	455b      	cmp	r3, fp
 8005236:	bf08      	it	eq
 8005238:	f042 0201 	orreq.w	r2, r2, #1
 800523c:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 8005240:	4553      	cmp	r3, sl
 8005242:	bf08      	it	eq
 8005244:	f042 0201 	orreq.w	r2, r2, #1
 8005248:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 800524c:	455b      	cmp	r3, fp
 800524e:	bf08      	it	eq
 8005250:	f042 0201 	orreq.w	r2, r2, #1
 8005254:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 8005258:	4553      	cmp	r3, sl
 800525a:	bf08      	it	eq
 800525c:	f042 0201 	orreq.w	r2, r2, #1
 8005260:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 8005264:	455b      	cmp	r3, fp
 8005266:	bf08      	it	eq
 8005268:	f042 0201 	orreq.w	r2, r2, #1
 800526c:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 8005270:	4553      	cmp	r3, sl
 8005272:	bf08      	it	eq
 8005274:	f042 0201 	orreq.w	r2, r2, #1
 8005278:	455b      	cmp	r3, fp
 800527a:	bf08      	it	eq
 800527c:	f042 0201 	orreq.w	r2, r2, #1
 8005280:	b912      	cbnz	r2, 8005288 <HAL_DMA_IRQHandler+0x198>
 8005282:	2e00      	cmp	r6, #0
 8005284:	f000 8245 	beq.w	8005712 <HAL_DMA_IRQHandler+0x622>
 8005288:	695a      	ldr	r2, [r3, #20]
 800528a:	0612      	lsls	r2, r2, #24
 800528c:	d508      	bpl.n	80052a0 <HAL_DMA_IRQHandler+0x1b0>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800528e:	2201      	movs	r2, #1
 8005290:	fa02 f707 	lsl.w	r7, r2, r7
 8005294:	f8c8 7008 	str.w	r7, [r8, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005298:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800529a:	f042 0202 	orr.w	r2, r2, #2
 800529e:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052a0:	f1b9 0f00 	cmp.w	r9, #0
 80052a4:	d055      	beq.n	8005352 <HAL_DMA_IRQHandler+0x262>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80052a6:	2e00      	cmp	r6, #0
 80052a8:	d14a      	bne.n	8005340 <HAL_DMA_IRQHandler+0x250>
 80052aa:	4a3d      	ldr	r2, [pc, #244]	; (80053a0 <HAL_DMA_IRQHandler+0x2b0>)
 80052ac:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 8005394 <HAL_DMA_IRQHandler+0x2a4>
 80052b0:	4f39      	ldr	r7, [pc, #228]	; (8005398 <HAL_DMA_IRQHandler+0x2a8>)
 80052b2:	454b      	cmp	r3, r9
 80052b4:	bf18      	it	ne
 80052b6:	4293      	cmpne	r3, r2
 80052b8:	f109 0930 	add.w	r9, r9, #48	; 0x30
 80052bc:	bf0c      	ite	eq
 80052be:	2201      	moveq	r2, #1
 80052c0:	2200      	movne	r2, #0
 80052c2:	42bb      	cmp	r3, r7
 80052c4:	bf08      	it	eq
 80052c6:	f042 0201 	orreq.w	r2, r2, #1
 80052ca:	3730      	adds	r7, #48	; 0x30
 80052cc:	454b      	cmp	r3, r9
 80052ce:	bf08      	it	eq
 80052d0:	f042 0201 	orreq.w	r2, r2, #1
 80052d4:	f109 0930 	add.w	r9, r9, #48	; 0x30
 80052d8:	42bb      	cmp	r3, r7
 80052da:	bf08      	it	eq
 80052dc:	f042 0201 	orreq.w	r2, r2, #1
 80052e0:	f507 775c 	add.w	r7, r7, #880	; 0x370
 80052e4:	454b      	cmp	r3, r9
 80052e6:	bf08      	it	eq
 80052e8:	f042 0201 	orreq.w	r2, r2, #1
 80052ec:	f509 795c 	add.w	r9, r9, #880	; 0x370
 80052f0:	42bb      	cmp	r3, r7
 80052f2:	bf08      	it	eq
 80052f4:	f042 0201 	orreq.w	r2, r2, #1
 80052f8:	3730      	adds	r7, #48	; 0x30
 80052fa:	454b      	cmp	r3, r9
 80052fc:	bf08      	it	eq
 80052fe:	f042 0201 	orreq.w	r2, r2, #1
 8005302:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8005306:	42bb      	cmp	r3, r7
 8005308:	bf08      	it	eq
 800530a:	f042 0201 	orreq.w	r2, r2, #1
 800530e:	3730      	adds	r7, #48	; 0x30
 8005310:	454b      	cmp	r3, r9
 8005312:	bf08      	it	eq
 8005314:	f042 0201 	orreq.w	r2, r2, #1
 8005318:	f109 0930 	add.w	r9, r9, #48	; 0x30
 800531c:	42bb      	cmp	r3, r7
 800531e:	bf08      	it	eq
 8005320:	f042 0201 	orreq.w	r2, r2, #1
 8005324:	3730      	adds	r7, #48	; 0x30
 8005326:	454b      	cmp	r3, r9
 8005328:	bf08      	it	eq
 800532a:	f042 0201 	orreq.w	r2, r2, #1
 800532e:	42bb      	cmp	r3, r7
 8005330:	bf08      	it	eq
 8005332:	f042 0201 	orreq.w	r2, r2, #1
 8005336:	b91a      	cbnz	r2, 8005340 <HAL_DMA_IRQHandler+0x250>
 8005338:	4a18      	ldr	r2, [pc, #96]	; (800539c <HAL_DMA_IRQHandler+0x2ac>)
 800533a:	4293      	cmp	r3, r2
 800533c:	f040 81b4 	bne.w	80056a8 <HAL_DMA_IRQHandler+0x5b8>
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	0792      	lsls	r2, r2, #30
 8005344:	d505      	bpl.n	8005352 <HAL_DMA_IRQHandler+0x262>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005346:	f8c8 c008 	str.w	ip, [r8, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800534a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800534c:	f042 0204 	orr.w	r2, r2, #4
 8005350:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005352:	f1be 0f00 	cmp.w	lr, #0
 8005356:	d06d      	beq.n	8005434 <HAL_DMA_IRQHandler+0x344>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005358:	2e00      	cmp	r6, #0
 800535a:	d155      	bne.n	8005408 <HAL_DMA_IRQHandler+0x318>
 800535c:	4a10      	ldr	r2, [pc, #64]	; (80053a0 <HAL_DMA_IRQHandler+0x2b0>)
 800535e:	4f0d      	ldr	r7, [pc, #52]	; (8005394 <HAL_DMA_IRQHandler+0x2a4>)
 8005360:	4e0d      	ldr	r6, [pc, #52]	; (8005398 <HAL_DMA_IRQHandler+0x2a8>)
 8005362:	42bb      	cmp	r3, r7
 8005364:	bf18      	it	ne
 8005366:	4293      	cmpne	r3, r2
 8005368:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800536c:	bf0c      	ite	eq
 800536e:	2201      	moveq	r2, #1
 8005370:	2200      	movne	r2, #0
 8005372:	42b3      	cmp	r3, r6
 8005374:	bf08      	it	eq
 8005376:	f042 0201 	orreq.w	r2, r2, #1
 800537a:	3630      	adds	r6, #48	; 0x30
 800537c:	42bb      	cmp	r3, r7
 800537e:	bf08      	it	eq
 8005380:	f042 0201 	orreq.w	r2, r2, #1
 8005384:	3730      	adds	r7, #48	; 0x30
 8005386:	e00d      	b.n	80053a4 <HAL_DMA_IRQHandler+0x2b4>
 8005388:	240001f4 	.word	0x240001f4
 800538c:	40020010 	.word	0x40020010
 8005390:	40020028 	.word	0x40020028
 8005394:	40020058 	.word	0x40020058
 8005398:	40020070 	.word	0x40020070
 800539c:	400204b8 	.word	0x400204b8
 80053a0:	40020040 	.word	0x40020040
 80053a4:	42b3      	cmp	r3, r6
 80053a6:	bf08      	it	eq
 80053a8:	f042 0201 	orreq.w	r2, r2, #1
 80053ac:	f506 765c 	add.w	r6, r6, #880	; 0x370
 80053b0:	42bb      	cmp	r3, r7
 80053b2:	bf08      	it	eq
 80053b4:	f042 0201 	orreq.w	r2, r2, #1
 80053b8:	f507 775c 	add.w	r7, r7, #880	; 0x370
 80053bc:	42b3      	cmp	r3, r6
 80053be:	bf08      	it	eq
 80053c0:	f042 0201 	orreq.w	r2, r2, #1
 80053c4:	3630      	adds	r6, #48	; 0x30
 80053c6:	42bb      	cmp	r3, r7
 80053c8:	bf08      	it	eq
 80053ca:	f042 0201 	orreq.w	r2, r2, #1
 80053ce:	3730      	adds	r7, #48	; 0x30
 80053d0:	42b3      	cmp	r3, r6
 80053d2:	bf08      	it	eq
 80053d4:	f042 0201 	orreq.w	r2, r2, #1
 80053d8:	3630      	adds	r6, #48	; 0x30
 80053da:	42bb      	cmp	r3, r7
 80053dc:	bf08      	it	eq
 80053de:	f042 0201 	orreq.w	r2, r2, #1
 80053e2:	3730      	adds	r7, #48	; 0x30
 80053e4:	42b3      	cmp	r3, r6
 80053e6:	bf08      	it	eq
 80053e8:	f042 0201 	orreq.w	r2, r2, #1
 80053ec:	3630      	adds	r6, #48	; 0x30
 80053ee:	42bb      	cmp	r3, r7
 80053f0:	bf08      	it	eq
 80053f2:	f042 0201 	orreq.w	r2, r2, #1
 80053f6:	42b3      	cmp	r3, r6
 80053f8:	bf08      	it	eq
 80053fa:	f042 0201 	orreq.w	r2, r2, #1
 80053fe:	b91a      	cbnz	r2, 8005408 <HAL_DMA_IRQHandler+0x318>
 8005400:	4aa0      	ldr	r2, [pc, #640]	; (8005684 <HAL_DMA_IRQHandler+0x594>)
 8005402:	4293      	cmp	r3, r2
 8005404:	f040 813a 	bne.w	800567c <HAL_DMA_IRQHandler+0x58c>
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 800540e:	b18a      	cbz	r2, 8005434 <HAL_DMA_IRQHandler+0x344>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005410:	f8c8 0008 	str.w	r0, [r8, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	0357      	lsls	r7, r2, #13
 8005418:	f100 80f7 	bmi.w	800560a <HAL_DMA_IRQHandler+0x51a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	05d0      	lsls	r0, r2, #23
 8005420:	d403      	bmi.n	800542a <HAL_DMA_IRQHandler+0x33a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	f022 0208 	bic.w	r2, r2, #8
 8005428:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 800542a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800542c:	b113      	cbz	r3, 8005434 <HAL_DMA_IRQHandler+0x344>
            hdma->XferHalfCpltCallback(hdma);
 800542e:	4620      	mov	r0, r4
 8005430:	4798      	blx	r3
 8005432:	6de1      	ldr	r1, [r4, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005434:	f001 011f 	and.w	r1, r1, #31
 8005438:	2220      	movs	r2, #32
 800543a:	408a      	lsls	r2, r1
 800543c:	422a      	tst	r2, r5
 800543e:	d069      	beq.n	8005514 <HAL_DMA_IRQHandler+0x424>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005440:	6820      	ldr	r0, [r4, #0]
 8005442:	4b91      	ldr	r3, [pc, #580]	; (8005688 <HAL_DMA_IRQHandler+0x598>)
 8005444:	4e91      	ldr	r6, [pc, #580]	; (800568c <HAL_DMA_IRQHandler+0x59c>)
 8005446:	4d92      	ldr	r5, [pc, #584]	; (8005690 <HAL_DMA_IRQHandler+0x5a0>)
 8005448:	42b0      	cmp	r0, r6
 800544a:	bf18      	it	ne
 800544c:	4298      	cmpne	r0, r3
 800544e:	f106 0630 	add.w	r6, r6, #48	; 0x30
 8005452:	bf0c      	ite	eq
 8005454:	2301      	moveq	r3, #1
 8005456:	2300      	movne	r3, #0
 8005458:	42a8      	cmp	r0, r5
 800545a:	bf08      	it	eq
 800545c:	f043 0301 	orreq.w	r3, r3, #1
 8005460:	3530      	adds	r5, #48	; 0x30
 8005462:	42b0      	cmp	r0, r6
 8005464:	bf08      	it	eq
 8005466:	f043 0301 	orreq.w	r3, r3, #1
 800546a:	3630      	adds	r6, #48	; 0x30
 800546c:	42a8      	cmp	r0, r5
 800546e:	bf08      	it	eq
 8005470:	f043 0301 	orreq.w	r3, r3, #1
 8005474:	3530      	adds	r5, #48	; 0x30
 8005476:	42b0      	cmp	r0, r6
 8005478:	bf08      	it	eq
 800547a:	f043 0301 	orreq.w	r3, r3, #1
 800547e:	3630      	adds	r6, #48	; 0x30
 8005480:	42a8      	cmp	r0, r5
 8005482:	bf08      	it	eq
 8005484:	f043 0301 	orreq.w	r3, r3, #1
 8005488:	f505 755c 	add.w	r5, r5, #880	; 0x370
 800548c:	42b0      	cmp	r0, r6
 800548e:	bf08      	it	eq
 8005490:	f043 0301 	orreq.w	r3, r3, #1
 8005494:	f506 765c 	add.w	r6, r6, #880	; 0x370
 8005498:	42a8      	cmp	r0, r5
 800549a:	bf08      	it	eq
 800549c:	f043 0301 	orreq.w	r3, r3, #1
 80054a0:	3530      	adds	r5, #48	; 0x30
 80054a2:	42b0      	cmp	r0, r6
 80054a4:	bf08      	it	eq
 80054a6:	f043 0301 	orreq.w	r3, r3, #1
 80054aa:	3630      	adds	r6, #48	; 0x30
 80054ac:	42a8      	cmp	r0, r5
 80054ae:	bf08      	it	eq
 80054b0:	f043 0301 	orreq.w	r3, r3, #1
 80054b4:	3530      	adds	r5, #48	; 0x30
 80054b6:	42b0      	cmp	r0, r6
 80054b8:	bf08      	it	eq
 80054ba:	f043 0301 	orreq.w	r3, r3, #1
 80054be:	3630      	adds	r6, #48	; 0x30
 80054c0:	42a8      	cmp	r0, r5
 80054c2:	bf08      	it	eq
 80054c4:	f043 0301 	orreq.w	r3, r3, #1
 80054c8:	3530      	adds	r5, #48	; 0x30
 80054ca:	42b0      	cmp	r0, r6
 80054cc:	bf08      	it	eq
 80054ce:	f043 0301 	orreq.w	r3, r3, #1
 80054d2:	42a8      	cmp	r0, r5
 80054d4:	bf08      	it	eq
 80054d6:	f043 0301 	orreq.w	r3, r3, #1
 80054da:	b91b      	cbnz	r3, 80054e4 <HAL_DMA_IRQHandler+0x3f4>
 80054dc:	4b69      	ldr	r3, [pc, #420]	; (8005684 <HAL_DMA_IRQHandler+0x594>)
 80054de:	4298      	cmp	r0, r3
 80054e0:	f040 8121 	bne.w	8005726 <HAL_DMA_IRQHandler+0x636>
 80054e4:	6803      	ldr	r3, [r0, #0]
 80054e6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80054ea:	b19b      	cbz	r3, 8005514 <HAL_DMA_IRQHandler+0x424>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80054ec:	f8c8 2008 	str.w	r2, [r8, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80054f0:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80054f4:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80054f6:	6803      	ldr	r3, [r0, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80054f8:	f000 8090 	beq.w	800561c <HAL_DMA_IRQHandler+0x52c>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80054fc:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005500:	6803      	ldr	r3, [r0, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005502:	f000 80a8 	beq.w	8005656 <HAL_DMA_IRQHandler+0x566>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005506:	0319      	lsls	r1, r3, #12
 8005508:	f140 80b3 	bpl.w	8005672 <HAL_DMA_IRQHandler+0x582>
          if(hdma->XferCpltCallback != NULL)
 800550c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800550e:	b10b      	cbz	r3, 8005514 <HAL_DMA_IRQHandler+0x424>
            hdma->XferCpltCallback(hdma);
 8005510:	4620      	mov	r0, r4
 8005512:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005514:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005516:	2b00      	cmp	r3, #0
 8005518:	d074      	beq.n	8005604 <HAL_DMA_IRQHandler+0x514>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800551a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800551c:	07da      	lsls	r2, r3, #31
 800551e:	d51f      	bpl.n	8005560 <HAL_DMA_IRQHandler+0x470>
        __HAL_DMA_DISABLE(hdma);
 8005520:	6822      	ldr	r2, [r4, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8005522:	2004      	movs	r0, #4
  uint32_t timeout = SystemCoreClock / 9600U;
 8005524:	495b      	ldr	r1, [pc, #364]	; (8005694 <HAL_DMA_IRQHandler+0x5a4>)
        hdma->State = HAL_DMA_STATE_ABORT;
 8005526:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 800552a:	6813      	ldr	r3, [r2, #0]
 800552c:	f023 0301 	bic.w	r3, r3, #1
 8005530:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005532:	9b01      	ldr	r3, [sp, #4]
 8005534:	fba1 3103 	umull	r3, r1, r1, r3
 8005538:	0a89      	lsrs	r1, r1, #10
 800553a:	e002      	b.n	8005542 <HAL_DMA_IRQHandler+0x452>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800553c:	6813      	ldr	r3, [r2, #0]
 800553e:	07db      	lsls	r3, r3, #31
 8005540:	d504      	bpl.n	800554c <HAL_DMA_IRQHandler+0x45c>
          if (++count > timeout)
 8005542:	9b03      	ldr	r3, [sp, #12]
 8005544:	3301      	adds	r3, #1
 8005546:	428b      	cmp	r3, r1
 8005548:	9303      	str	r3, [sp, #12]
 800554a:	d9f7      	bls.n	800553c <HAL_DMA_IRQHandler+0x44c>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800554c:	6813      	ldr	r3, [r2, #0]
        __HAL_UNLOCK(hdma);
 800554e:	2200      	movs	r2, #0
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005550:	07df      	lsls	r7, r3, #31
        __HAL_UNLOCK(hdma);
 8005552:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_ERROR;
 8005556:	bf4c      	ite	mi
 8005558:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 800555a:	2301      	movpl	r3, #1
 800555c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      if(hdma->XferErrorCallback != NULL)
 8005560:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005562:	2b00      	cmp	r3, #0
 8005564:	d04e      	beq.n	8005604 <HAL_DMA_IRQHandler+0x514>
        hdma->XferErrorCallback(hdma);
 8005566:	4620      	mov	r0, r4
}
 8005568:	b005      	add	sp, #20
 800556a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        hdma->XferErrorCallback(hdma);
 800556e:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005570:	681c      	ldr	r4, [r3, #0]
 8005572:	0764      	lsls	r4, r4, #29
 8005574:	f57f ae24 	bpl.w	80051c0 <HAL_DMA_IRQHandler+0xd0>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005578:	681c      	ldr	r4, [r3, #0]
 800557a:	f024 0404 	bic.w	r4, r4, #4
 800557e:	601c      	str	r4, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005580:	f8c8 2008 	str.w	r2, [r8, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005584:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8005586:	f042 0201 	orr.w	r2, r2, #1
 800558a:	6542      	str	r2, [r0, #84]	; 0x54
 800558c:	e618      	b.n	80051c0 <HAL_DMA_IRQHandler+0xd0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800558e:	4a42      	ldr	r2, [pc, #264]	; (8005698 <HAL_DMA_IRQHandler+0x5a8>)
 8005590:	4d42      	ldr	r5, [pc, #264]	; (800569c <HAL_DMA_IRQHandler+0x5ac>)
 8005592:	4c43      	ldr	r4, [pc, #268]	; (80056a0 <HAL_DMA_IRQHandler+0x5b0>)
 8005594:	42ab      	cmp	r3, r5
 8005596:	bf18      	it	ne
 8005598:	4293      	cmpne	r3, r2
 800559a:	f105 0528 	add.w	r5, r5, #40	; 0x28
 800559e:	bf0c      	ite	eq
 80055a0:	2201      	moveq	r2, #1
 80055a2:	2200      	movne	r2, #0
 80055a4:	42a3      	cmp	r3, r4
 80055a6:	bf08      	it	eq
 80055a8:	f042 0201 	orreq.w	r2, r2, #1
 80055ac:	3428      	adds	r4, #40	; 0x28
 80055ae:	42ab      	cmp	r3, r5
 80055b0:	bf08      	it	eq
 80055b2:	f042 0201 	orreq.w	r2, r2, #1
 80055b6:	3528      	adds	r5, #40	; 0x28
 80055b8:	42a3      	cmp	r3, r4
 80055ba:	bf08      	it	eq
 80055bc:	f042 0201 	orreq.w	r2, r2, #1
 80055c0:	3428      	adds	r4, #40	; 0x28
 80055c2:	42ab      	cmp	r3, r5
 80055c4:	bf08      	it	eq
 80055c6:	f042 0201 	orreq.w	r2, r2, #1
 80055ca:	42a3      	cmp	r3, r4
 80055cc:	bf08      	it	eq
 80055ce:	f042 0201 	orreq.w	r2, r2, #1
 80055d2:	b912      	cbnz	r2, 80055da <HAL_DMA_IRQHandler+0x4ea>
 80055d4:	4a33      	ldr	r2, [pc, #204]	; (80056a4 <HAL_DMA_IRQHandler+0x5b4>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d114      	bne.n	8005604 <HAL_DMA_IRQHandler+0x514>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80055da:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 80055dc:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80055de:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80055e0:	f004 041f 	and.w	r4, r4, #31
 80055e4:	40a5      	lsls	r5, r4
 80055e6:	420d      	tst	r5, r1
 80055e8:	d068      	beq.n	80056bc <HAL_DMA_IRQHandler+0x5cc>
 80055ea:	0756      	lsls	r6, r2, #29
 80055ec:	d566      	bpl.n	80056bc <HAL_DMA_IRQHandler+0x5cc>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055ee:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80055f0:	f8c8 5004 	str.w	r5, [r8, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055f4:	f140 80ac 	bpl.w	8005750 <HAL_DMA_IRQHandler+0x660>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80055f8:	03d3      	lsls	r3, r2, #15
 80055fa:	f100 80af 	bmi.w	800575c <HAL_DMA_IRQHandler+0x66c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80055fe:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1b1      	bne.n	8005568 <HAL_DMA_IRQHandler+0x478>
}
 8005604:	b005      	add	sp, #20
 8005606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	031e      	lsls	r6, r3, #12
 800560e:	f57f af0c 	bpl.w	800542a <HAL_DMA_IRQHandler+0x33a>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005612:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005614:	2b00      	cmp	r3, #0
 8005616:	f47f af0a 	bne.w	800542e <HAL_DMA_IRQHandler+0x33e>
 800561a:	e70b      	b.n	8005434 <HAL_DMA_IRQHandler+0x344>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800561c:	f023 0316 	bic.w	r3, r3, #22
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005620:	6c22      	ldr	r2, [r4, #64]	; 0x40
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005622:	6003      	str	r3, [r0, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005624:	6943      	ldr	r3, [r0, #20]
 8005626:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800562a:	6143      	str	r3, [r0, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800562c:	2a00      	cmp	r2, #0
 800562e:	d041      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x5c4>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005630:	6803      	ldr	r3, [r0, #0]
 8005632:	f023 0308 	bic.w	r3, r3, #8
 8005636:	6003      	str	r3, [r0, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005638:	233f      	movs	r3, #63	; 0x3f
          __HAL_UNLOCK(hdma);
 800563a:	2000      	movs	r0, #0
          hdma->State = HAL_DMA_STATE_READY;
 800563c:	2201      	movs	r2, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800563e:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 8005642:	6d23      	ldr	r3, [r4, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005644:	f8c8 1008 	str.w	r1, [r8, #8]
          __HAL_UNLOCK(hdma);
 8005648:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800564c:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 8005650:	2b00      	cmp	r3, #0
 8005652:	d188      	bne.n	8005566 <HAL_DMA_IRQHandler+0x476>
 8005654:	e7d6      	b.n	8005604 <HAL_DMA_IRQHandler+0x514>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005656:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800565a:	f47f af57 	bne.w	800550c <HAL_DMA_IRQHandler+0x41c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800565e:	6802      	ldr	r2, [r0, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8005660:	2101      	movs	r1, #1
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005662:	f022 0210 	bic.w	r2, r2, #16
 8005666:	6002      	str	r2, [r0, #0]
            __HAL_UNLOCK(hdma);
 8005668:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 800566c:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
 8005670:	e74c      	b.n	800550c <HAL_DMA_IRQHandler+0x41c>
            if(hdma->XferM1CpltCallback != NULL)
 8005672:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005674:	2b00      	cmp	r3, #0
 8005676:	f47f af4b 	bne.w	8005510 <HAL_DMA_IRQHandler+0x420>
 800567a:	e74b      	b.n	8005514 <HAL_DMA_IRQHandler+0x424>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8005682:	e6c4      	b.n	800540e <HAL_DMA_IRQHandler+0x31e>
 8005684:	400204b8 	.word	0x400204b8
 8005688:	40020010 	.word	0x40020010
 800568c:	40020028 	.word	0x40020028
 8005690:	40020040 	.word	0x40020040
 8005694:	1b4e81b5 	.word	0x1b4e81b5
 8005698:	58025408 	.word	0x58025408
 800569c:	5802541c 	.word	0x5802541c
 80056a0:	58025430 	.word	0x58025430
 80056a4:	58025494 	.word	0x58025494
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80056a8:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80056aa:	f1be 0f00 	cmp.w	lr, #0
 80056ae:	f43f aec1 	beq.w	8005434 <HAL_DMA_IRQHandler+0x344>
 80056b2:	e653      	b.n	800535c <HAL_DMA_IRQHandler+0x26c>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056b4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d1ba      	bne.n	8005630 <HAL_DMA_IRQHandler+0x540>
 80056ba:	e7bd      	b.n	8005638 <HAL_DMA_IRQHandler+0x548>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80056bc:	2502      	movs	r5, #2
 80056be:	40a5      	lsls	r5, r4
 80056c0:	420d      	tst	r5, r1
 80056c2:	d00c      	beq.n	80056de <HAL_DMA_IRQHandler+0x5ee>
 80056c4:	0796      	lsls	r6, r2, #30
 80056c6:	d50a      	bpl.n	80056de <HAL_DMA_IRQHandler+0x5ee>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056c8:	0414      	lsls	r4, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80056ca:	f8c8 5004 	str.w	r5, [r8, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056ce:	d52e      	bpl.n	800572e <HAL_DMA_IRQHandler+0x63e>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80056d0:	03d1      	lsls	r1, r2, #15
 80056d2:	d438      	bmi.n	8005746 <HAL_DMA_IRQHandler+0x656>
          if(hdma->XferM1CpltCallback != NULL)
 80056d4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f47f af46 	bne.w	8005568 <HAL_DMA_IRQHandler+0x478>
 80056dc:	e792      	b.n	8005604 <HAL_DMA_IRQHandler+0x514>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80056de:	2508      	movs	r5, #8
 80056e0:	40a5      	lsls	r5, r4
 80056e2:	420d      	tst	r5, r1
 80056e4:	d08e      	beq.n	8005604 <HAL_DMA_IRQHandler+0x514>
 80056e6:	0712      	lsls	r2, r2, #28
 80056e8:	d58c      	bpl.n	8005604 <HAL_DMA_IRQHandler+0x514>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056ea:	6819      	ldr	r1, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80056ec:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 80056ee:	2500      	movs	r5, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056f0:	f021 010e 	bic.w	r1, r1, #14
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80056f4:	fa02 f404 	lsl.w	r4, r2, r4
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056f8:	6019      	str	r1, [r3, #0]
      if (hdma->XferErrorCallback != NULL)
 80056fa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80056fc:	f8c8 4004 	str.w	r4, [r8, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005700:	6542      	str	r2, [r0, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8005702:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8005706:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 800570a:	2b00      	cmp	r3, #0
 800570c:	f47f af2c 	bne.w	8005568 <HAL_DMA_IRQHandler+0x478>
 8005710:	e778      	b.n	8005604 <HAL_DMA_IRQHandler+0x514>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005712:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005714:	f1b9 0f00 	cmp.w	r9, #0
 8005718:	f47f adc7 	bne.w	80052aa <HAL_DMA_IRQHandler+0x1ba>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800571c:	f1be 0f00 	cmp.w	lr, #0
 8005720:	f43f ae88 	beq.w	8005434 <HAL_DMA_IRQHandler+0x344>
 8005724:	e618      	b.n	8005358 <HAL_DMA_IRQHandler+0x268>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005726:	6803      	ldr	r3, [r0, #0]
 8005728:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800572c:	e6dd      	b.n	80054ea <HAL_DMA_IRQHandler+0x3fa>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800572e:	f012 0220 	ands.w	r2, r2, #32
 8005732:	d108      	bne.n	8005746 <HAL_DMA_IRQHandler+0x656>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005734:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8005736:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005738:	f021 010a 	bic.w	r1, r1, #10
 800573c:	6019      	str	r1, [r3, #0]
          __HAL_UNLOCK(hdma);
 800573e:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8005742:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8005746:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8005748:	2b00      	cmp	r3, #0
 800574a:	f47f af0d 	bne.w	8005568 <HAL_DMA_IRQHandler+0x478>
 800574e:	e759      	b.n	8005604 <HAL_DMA_IRQHandler+0x514>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005750:	0697      	lsls	r7, r2, #26
 8005752:	d403      	bmi.n	800575c <HAL_DMA_IRQHandler+0x66c>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	f022 0204 	bic.w	r2, r2, #4
 800575a:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 800575c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800575e:	2b00      	cmp	r3, #0
 8005760:	f47f af02 	bne.w	8005568 <HAL_DMA_IRQHandler+0x478>
 8005764:	e74e      	b.n	8005604 <HAL_DMA_IRQHandler+0x514>
 8005766:	bf00      	nop

08005768 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800576c:	468e      	mov	lr, r1
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800576e:	6809      	ldr	r1, [r1, #0]
{
 8005770:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005772:	2900      	cmp	r1, #0
 8005774:	f000 80cd 	beq.w	8005912 <HAL_GPIO_Init+0x1aa>
  uint32_t position = 0x00U;
 8005778:	2600      	movs	r6, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800577a:	f8df 8214 	ldr.w	r8, [pc, #532]	; 8005990 <HAL_GPIO_Init+0x228>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800577e:	2301      	movs	r3, #1
 8005780:	40b3      	lsls	r3, r6
    if (iocurrent != 0x00U)
 8005782:	ea13 0501 	ands.w	r5, r3, r1
 8005786:	f000 80bf 	beq.w	8005908 <HAL_GPIO_Init+0x1a0>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800578a:	f8de 2004 	ldr.w	r2, [lr, #4]
 800578e:	0077      	lsls	r7, r6, #1
 8005790:	f04f 0c03 	mov.w	ip, #3
 8005794:	f022 0910 	bic.w	r9, r2, #16
 8005798:	fa0c fc07 	lsl.w	ip, ip, r7
 800579c:	f109 34ff 	add.w	r4, r9, #4294967295
 80057a0:	ea6f 0c0c 	mvn.w	ip, ip
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80057a4:	2c01      	cmp	r4, #1
 80057a6:	d812      	bhi.n	80057ce <HAL_GPIO_Init+0x66>
        temp = GPIOx->OSPEEDR;
 80057a8:	6884      	ldr	r4, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80057aa:	f3c2 1a00 	ubfx	sl, r2, #4, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057ae:	ea04 0b0c 	and.w	fp, r4, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057b2:	f8de 400c 	ldr.w	r4, [lr, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80057b6:	fa0a fa06 	lsl.w	sl, sl, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057ba:	40bc      	lsls	r4, r7
 80057bc:	ea44 040b 	orr.w	r4, r4, fp
        GPIOx->OSPEEDR = temp;
 80057c0:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80057c2:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80057c4:	ea24 0303 	bic.w	r3, r4, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80057c8:	ea4a 0303 	orr.w	r3, sl, r3
        GPIOx->OTYPER = temp;
 80057cc:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 80057ce:	68c3      	ldr	r3, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80057d0:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057d4:	f8de 4008 	ldr.w	r4, [lr, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80057d8:	ea03 030c 	and.w	r3, r3, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057dc:	fa04 f407 	lsl.w	r4, r4, r7
 80057e0:	ea44 0403 	orr.w	r4, r4, r3
      GPIOx->PUPDR = temp;
 80057e4:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80057e6:	d115      	bne.n	8005814 <HAL_GPIO_Init+0xac>
        temp = GPIOx->AFR[position >> 3U];
 80057e8:	08f3      	lsrs	r3, r6, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057ea:	f006 0907 	and.w	r9, r6, #7
 80057ee:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80057f2:	f8de 4010 	ldr.w	r4, [lr, #16]
 80057f6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057fa:	ea4f 0989 	mov.w	r9, r9, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 80057fe:	f8d3 a020 	ldr.w	sl, [r3, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005802:	fa0b fb09 	lsl.w	fp, fp, r9
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005806:	fa04 f409 	lsl.w	r4, r4, r9
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800580a:	ea2a 0a0b 	bic.w	sl, sl, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800580e:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 8005812:	621c      	str	r4, [r3, #32]
      temp = GPIOx->MODER;
 8005814:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005816:	f002 0303 	and.w	r3, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800581a:	ea04 0c0c 	and.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800581e:	40bb      	lsls	r3, r7
 8005820:	ea43 030c 	orr.w	r3, r3, ip
      GPIOx->MODER = temp;
 8005824:	6003      	str	r3, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005826:	00d3      	lsls	r3, r2, #3
 8005828:	d56e      	bpl.n	8005908 <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800582a:	4b53      	ldr	r3, [pc, #332]	; (8005978 <HAL_GPIO_Init+0x210>)
 800582c:	f026 0903 	bic.w	r9, r6, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005830:	240f      	movs	r4, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005832:	f8d3 70f4 	ldr.w	r7, [r3, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005836:	f006 0303 	and.w	r3, r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800583a:	f047 0c02 	orr.w	ip, r7, #2
 800583e:	4f4f      	ldr	r7, [pc, #316]	; (800597c <HAL_GPIO_Init+0x214>)
 8005840:	444f      	add	r7, r9
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005842:	ea4f 0983 	mov.w	r9, r3, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005846:	4b4c      	ldr	r3, [pc, #304]	; (8005978 <HAL_GPIO_Init+0x210>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005848:	fa04 f409 	lsl.w	r4, r4, r9
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800584c:	f8c3 c0f4 	str.w	ip, [r3, #244]	; 0xf4
 8005850:	f8d3 c0f4 	ldr.w	ip, [r3, #244]	; 0xf4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005854:	f5a3 4388 	sub.w	r3, r3, #17408	; 0x4400
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005858:	f00c 0c02 	and.w	ip, ip, #2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800585c:	4298      	cmp	r0, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800585e:	f8cd c004 	str.w	ip, [sp, #4]
 8005862:	f8dd c004 	ldr.w	ip, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005866:	f8d7 c008 	ldr.w	ip, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800586a:	ea2c 0404 	bic.w	r4, ip, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800586e:	d026      	beq.n	80058be <HAL_GPIO_Init+0x156>
 8005870:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005874:	4298      	cmp	r0, r3
 8005876:	d055      	beq.n	8005924 <HAL_GPIO_Init+0x1bc>
 8005878:	4b41      	ldr	r3, [pc, #260]	; (8005980 <HAL_GPIO_Init+0x218>)
 800587a:	4298      	cmp	r0, r3
 800587c:	d04c      	beq.n	8005918 <HAL_GPIO_Init+0x1b0>
 800587e:	4b41      	ldr	r3, [pc, #260]	; (8005984 <HAL_GPIO_Init+0x21c>)
 8005880:	4298      	cmp	r0, r3
 8005882:	d05b      	beq.n	800593c <HAL_GPIO_Init+0x1d4>
 8005884:	4b40      	ldr	r3, [pc, #256]	; (8005988 <HAL_GPIO_Init+0x220>)
 8005886:	4298      	cmp	r0, r3
 8005888:	d05e      	beq.n	8005948 <HAL_GPIO_Init+0x1e0>
 800588a:	4b40      	ldr	r3, [pc, #256]	; (800598c <HAL_GPIO_Init+0x224>)
 800588c:	4298      	cmp	r0, r3
 800588e:	d04f      	beq.n	8005930 <HAL_GPIO_Init+0x1c8>
 8005890:	f8df c100 	ldr.w	ip, [pc, #256]	; 8005994 <HAL_GPIO_Init+0x22c>
 8005894:	4560      	cmp	r0, ip
 8005896:	d05d      	beq.n	8005954 <HAL_GPIO_Init+0x1ec>
 8005898:	f8df c0fc 	ldr.w	ip, [pc, #252]	; 8005998 <HAL_GPIO_Init+0x230>
 800589c:	4560      	cmp	r0, ip
 800589e:	d05f      	beq.n	8005960 <HAL_GPIO_Init+0x1f8>
 80058a0:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 800599c <HAL_GPIO_Init+0x234>
 80058a4:	4560      	cmp	r0, ip
 80058a6:	d061      	beq.n	800596c <HAL_GPIO_Init+0x204>
 80058a8:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 80059a0 <HAL_GPIO_Init+0x238>
 80058ac:	4560      	cmp	r0, ip
 80058ae:	bf0c      	ite	eq
 80058b0:	f04f 0c09 	moveq.w	ip, #9
 80058b4:	f04f 0c0a 	movne.w	ip, #10
 80058b8:	fa0c f309 	lsl.w	r3, ip, r9
 80058bc:	431c      	orrs	r4, r3
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058be:	60bc      	str	r4, [r7, #8]
        temp &= ~(iocurrent);
 80058c0:	43ec      	mvns	r4, r5
        temp = EXTI_CurrentCPU->IMR1;
 80058c2:	f8d8 3000 	ldr.w	r3, [r8]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80058c6:	03d7      	lsls	r7, r2, #15
        {
          temp |= iocurrent;
 80058c8:	bf4c      	ite	mi
 80058ca:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 80058cc:	4023      	andpl	r3, r4
        }
        EXTI_CurrentCPU->IMR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80058ce:	0397      	lsls	r7, r2, #14
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80058d0:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_CurrentCPU->IMR1 = temp;
 80058d4:	f8c8 3000 	str.w	r3, [r8]
        temp = EXTI_CurrentCPU->EMR1;
 80058d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
          temp |= iocurrent;
 80058dc:	bf4c      	ite	mi
 80058de:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 80058e0:	4023      	andpl	r3, r4
        EXTI_CurrentCPU->EMR1 = temp;
 80058e2:	f8c8 3004 	str.w	r3, [r8, #4]
        temp = EXTI->RTSR1;
 80058e6:	683b      	ldr	r3, [r7, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80058e8:	02d7      	lsls	r7, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80058ea:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
          temp |= iocurrent;
 80058ee:	bf4c      	ite	mi
 80058f0:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 80058f2:	4023      	andpl	r3, r4

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80058f4:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 80058f6:	603b      	str	r3, [r7, #0]
        temp = EXTI->FTSR1;
 80058f8:	687b      	ldr	r3, [r7, #4]
        temp &= ~(iocurrent);
 80058fa:	bf54      	ite	pl
 80058fc:	ea04 0503 	andpl.w	r5, r4, r3
        {
          temp |= iocurrent;
 8005900:	431d      	orrmi	r5, r3
        }
        EXTI->FTSR1 = temp;
 8005902:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005906:	605d      	str	r5, [r3, #4]
      }
    }

    position++;
 8005908:	3601      	adds	r6, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800590a:	fa31 f306 	lsrs.w	r3, r1, r6
 800590e:	f47f af36 	bne.w	800577e <HAL_GPIO_Init+0x16>
  }
}
 8005912:	b003      	add	sp, #12
 8005914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005918:	f04f 0c02 	mov.w	ip, #2
 800591c:	fa0c f309 	lsl.w	r3, ip, r9
 8005920:	431c      	orrs	r4, r3
 8005922:	e7cc      	b.n	80058be <HAL_GPIO_Init+0x156>
 8005924:	f04f 0c01 	mov.w	ip, #1
 8005928:	fa0c f309 	lsl.w	r3, ip, r9
 800592c:	431c      	orrs	r4, r3
 800592e:	e7c6      	b.n	80058be <HAL_GPIO_Init+0x156>
 8005930:	f04f 0c05 	mov.w	ip, #5
 8005934:	fa0c f309 	lsl.w	r3, ip, r9
 8005938:	431c      	orrs	r4, r3
 800593a:	e7c0      	b.n	80058be <HAL_GPIO_Init+0x156>
 800593c:	f04f 0c03 	mov.w	ip, #3
 8005940:	fa0c f309 	lsl.w	r3, ip, r9
 8005944:	431c      	orrs	r4, r3
 8005946:	e7ba      	b.n	80058be <HAL_GPIO_Init+0x156>
 8005948:	f04f 0c04 	mov.w	ip, #4
 800594c:	fa0c f309 	lsl.w	r3, ip, r9
 8005950:	431c      	orrs	r4, r3
 8005952:	e7b4      	b.n	80058be <HAL_GPIO_Init+0x156>
 8005954:	f04f 0c06 	mov.w	ip, #6
 8005958:	fa0c f309 	lsl.w	r3, ip, r9
 800595c:	431c      	orrs	r4, r3
 800595e:	e7ae      	b.n	80058be <HAL_GPIO_Init+0x156>
 8005960:	f04f 0c07 	mov.w	ip, #7
 8005964:	fa0c f309 	lsl.w	r3, ip, r9
 8005968:	431c      	orrs	r4, r3
 800596a:	e7a8      	b.n	80058be <HAL_GPIO_Init+0x156>
 800596c:	f04f 0c08 	mov.w	ip, #8
 8005970:	fa0c f309 	lsl.w	r3, ip, r9
 8005974:	431c      	orrs	r4, r3
 8005976:	e7a2      	b.n	80058be <HAL_GPIO_Init+0x156>
 8005978:	58024400 	.word	0x58024400
 800597c:	58000400 	.word	0x58000400
 8005980:	58020800 	.word	0x58020800
 8005984:	58020c00 	.word	0x58020c00
 8005988:	58021000 	.word	0x58021000
 800598c:	58021400 	.word	0x58021400
 8005990:	58000080 	.word	0x58000080
 8005994:	58021800 	.word	0x58021800
 8005998:	58021c00 	.word	0x58021c00
 800599c:	58022000 	.word	0x58022000
 80059a0:	58022400 	.word	0x58022400

080059a4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80059a4:	b902      	cbnz	r2, 80059a8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80059a6:	0409      	lsls	r1, r1, #16
 80059a8:	6181      	str	r1, [r0, #24]
  }
}
 80059aa:	4770      	bx	lr

080059ac <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80059ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059b0:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 80059b4:	4201      	tst	r1, r0
 80059b6:	d100      	bne.n	80059ba <HAL_GPIO_EXTI_IRQHandler+0xe>
 80059b8:	4770      	bx	lr
{
 80059ba:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80059bc:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80059c0:	f7fb fad2 	bl	8000f68 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80059c4:	bd08      	pop	{r3, pc}
 80059c6:	bf00      	nop

080059c8 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80059c8:	2800      	cmp	r0, #0
 80059ca:	d066      	beq.n	8005a9a <HAL_LPTIM_Init+0xd2>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80059cc:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
{
 80059d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80059d4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80059d8:	4604      	mov	r4, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d03c      	beq.n	8005a58 <HAL_LPTIM_Init+0x90>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80059de:	2302      	movs	r3, #2
 80059e0:	6960      	ldr	r0, [r4, #20]
 80059e2:	68a2      	ldr	r2, [r4, #8]

  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80059e4:	f64f 7eff 	movw	lr, #65535	; 0xffff
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80059e8:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
 80059ec:	6aa7      	ldr	r7, [r4, #40]	; 0x28
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80059ee:	e9d4 1500 	ldrd	r1, r5, [r4]
 80059f2:	e9d4 6308 	ldrd	r6, r3, [r4, #32]
 80059f6:	2d01      	cmp	r5, #1
  tmpcfgr = hlptim->Instance->CFGR;
 80059f8:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80059fc:	d026      	beq.n	8005a4c <HAL_LPTIM_Init+0x84>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80059fe:	4570      	cmp	r0, lr
 8005a00:	d001      	beq.n	8005a06 <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRIGSEL));
 8005a02:	f42c 4c60 	bic.w	ip, ip, #57344	; 0xe000
  }
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8005a06:	bbb5      	cbnz	r5, 8005a76 <HAL_LPTIM_Init+0xae>
  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8005a08:	4332      	orrs	r2, r6
 8005a0a:	69e6      	ldr	r6, [r4, #28]
 8005a0c:	6925      	ldr	r5, [r4, #16]
 8005a0e:	4313      	orrs	r3, r2
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005a10:	4a2e      	ldr	r2, [pc, #184]	; (8005acc <HAL_LPTIM_Init+0x104>)
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8005a12:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005a14:	ea0c 0202 	and.w	r2, ip, r2
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8005a18:	4333      	orrs	r3, r6
 8005a1a:	432b      	orrs	r3, r5
 8005a1c:	4313      	orrs	r3, r2
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity);
  }

  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8005a1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a22:	4290      	cmp	r0, r2
 8005a24:	d002      	beq.n	8005a2c <HAL_LPTIM_Init+0x64>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source |
 8005a26:	69a2      	ldr	r2, [r4, #24]
 8005a28:	4310      	orrs	r0, r2
 8005a2a:	4303      	orrs	r3, r0

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8005a2c:	4a28      	ldr	r2, [pc, #160]	; (8005ad0 <HAL_LPTIM_Init+0x108>)
  hlptim->Instance->CFGR = tmpcfgr;
 8005a2e:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8005a30:	4291      	cmp	r1, r2
 8005a32:	d016      	beq.n	8005a62 <HAL_LPTIM_Init+0x9a>
 8005a34:	4b27      	ldr	r3, [pc, #156]	; (8005ad4 <HAL_LPTIM_Init+0x10c>)
 8005a36:	4299      	cmp	r1, r3
 8005a38:	d013      	beq.n	8005a62 <HAL_LPTIM_Init+0x9a>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8005a3a:	4b27      	ldr	r3, [pc, #156]	; (8005ad8 <HAL_LPTIM_Init+0x110>)
 8005a3c:	4299      	cmp	r1, r3
 8005a3e:	d03c      	beq.n	8005aba <HAL_LPTIM_Init+0xf2>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005a40:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8005a42:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005a44:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8005a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8005a4c:	4570      	cmp	r0, lr
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL));
 8005a4e:	f02c 0806 	bic.w	r8, ip, #6
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8005a52:	d024      	beq.n	8005a9e <HAL_LPTIM_Init+0xd6>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL));
 8005a54:	46c4      	mov	ip, r8
 8005a56:	e7d4      	b.n	8005a02 <HAL_LPTIM_Init+0x3a>
    hlptim->Lock = HAL_UNLOCKED;
 8005a58:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 8005a5c:	f7fd fae4 	bl	8003028 <HAL_LPTIM_MspInit>
 8005a60:	e7bd      	b.n	80059de <HAL_LPTIM_Init+0x16>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8005a62:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 8005a66:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8005a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005a76:	432a      	orrs	r2, r5
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005a78:	f8df e060 	ldr.w	lr, [pc, #96]	; 8005adc <HAL_LPTIM_Init+0x114>
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8005a7c:	2d01      	cmp	r5, #1
              hlptim->Init.Clock.Prescaler |
 8005a7e:	ea42 0206 	orr.w	r2, r2, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005a82:	ea0c 0e0e 	and.w	lr, ip, lr
              hlptim->Init.OutputPolarity  |
 8005a86:	ea43 0302 	orr.w	r3, r3, r2
              hlptim->Init.UpdateMode      |
 8005a8a:	ea43 0307 	orr.w	r3, r3, r7
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005a8e:	ea43 030e 	orr.w	r3, r3, lr
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8005a92:	d1c4      	bne.n	8005a1e <HAL_LPTIM_Init+0x56>
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity);
 8005a94:	68e2      	ldr	r2, [r4, #12]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	e7c1      	b.n	8005a1e <HAL_LPTIM_Init+0x56>
    return HAL_ERROR;
 8005a9a:	2001      	movs	r0, #1
}
 8005a9c:	4770      	bx	lr
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005a9e:	f042 0501 	orr.w	r5, r2, #1
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005aa2:	f8df e038 	ldr.w	lr, [pc, #56]	; 8005adc <HAL_LPTIM_Init+0x114>
              hlptim->Init.Clock.Prescaler |
 8005aa6:	ea45 0206 	orr.w	r2, r5, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005aaa:	ea0c 0e0e 	and.w	lr, ip, lr
              hlptim->Init.OutputPolarity  |
 8005aae:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8005ab0:	ea42 0307 	orr.w	r3, r2, r7
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005ab4:	ea43 030e 	orr.w	r3, r3, lr
 8005ab8:	e7ec      	b.n	8005a94 <HAL_LPTIM_Init+0xcc>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8005aba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8005abc:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8005abe:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8005ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005aca:	bf00      	nop
 8005acc:	ff19f120 	.word	0xff19f120
 8005ad0:	40002400 	.word	0x40002400
 8005ad4:	58002400 	.word	0x58002400
 8005ad8:	58002800 	.word	0x58002800
 8005adc:	ff19f1f8 	.word	0xff19f1f8

08005ae0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ae2:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	f000 808a 	beq.w	8005bfe <HAL_PCD_Init+0x11e>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005aea:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8005aee:	4604      	mov	r4, r0
  USBx = hpcd->Instance;
 8005af0:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005af2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005af6:	b343      	cbz	r3, 8005b4a <HAL_PCD_Init+0x6a>
 8005af8:	4628      	mov	r0, r5
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005afa:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005afc:	466f      	mov	r7, sp
 8005afe:	1d26      	adds	r6, r4, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8005b00:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005b04:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005b06:	4625      	mov	r5, r4
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005b08:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 8005b0c:	bf08      	it	eq
 8005b0e:	6123      	streq	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 8005b10:	f003 fdbc 	bl	800968c <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005b14:	f855 eb10 	ldr.w	lr, [r5], #16
 8005b18:	46ac      	mov	ip, r5
 8005b1a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8005b1e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8005b20:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8005b24:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8005b26:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8005b2a:	e887 0003 	stmia.w	r7, {r0, r1}
 8005b2e:	4670      	mov	r0, lr
 8005b30:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8005b34:	f003 fcb8 	bl	80094a8 <USB_CoreInit>
 8005b38:	4607      	mov	r7, r0
 8005b3a:	b160      	cbz	r0, 8005b56 <HAL_PCD_Init+0x76>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 8005b3c:	2501      	movs	r5, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005b3e:	2302      	movs	r3, #2
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8005b40:	4628      	mov	r0, r5
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005b42:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
}
 8005b46:	b00b      	add	sp, #44	; 0x2c
 8005b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8005b4a:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 8005b4e:	f005 f9c7 	bl	800aee0 <HAL_PCD_MspInit>
 8005b52:	6820      	ldr	r0, [r4, #0]
 8005b54:	e7d1      	b.n	8005afa <HAL_PCD_Init+0x1a>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005b56:	4601      	mov	r1, r0
 8005b58:	6820      	ldr	r0, [r4, #0]
 8005b5a:	f003 fd9f 	bl	800969c <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b5e:	6860      	ldr	r0, [r4, #4]
 8005b60:	b360      	cbz	r0, 8005bbc <HAL_PCD_Init+0xdc>
 8005b62:	4639      	mov	r1, r7
    hpcd->IN_ep[i].is_in = 1U;
 8005b64:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005b68:	463a      	mov	r2, r7
    hpcd->IN_ep[i].is_in = 1U;
 8005b6a:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b6e:	1c4f      	adds	r7, r1, #1
    hpcd->IN_ep[i].is_in = 1U;
 8005b70:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 8005b74:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005b78:	f8a3 1042 	strh.w	r1, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b7c:	b2f9      	uxtb	r1, r7
    hpcd->IN_ep[i].is_in = 1U;
 8005b7e:	f883 c03d 	strb.w	ip, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b82:	4281      	cmp	r1, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005b84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 8005b88:	651a      	str	r2, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005b8a:	e9c3 2211 	strd	r2, r2, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b8e:	d3ec      	bcc.n	8005b6a <HAL_PCD_Init+0x8a>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b90:	2200      	movs	r2, #0
    hpcd->OUT_ep[i].is_in = 0U;
 8005b92:	4611      	mov	r1, r2
 8005b94:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b98:	1c57      	adds	r7, r2, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8005b9a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 8005b9e:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ba2:	b2fa      	uxtb	r2, r7
    hpcd->OUT_ep[i].is_in = 0U;
 8005ba4:	f883 11fd 	strb.w	r1, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ba8:	4282      	cmp	r2, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005baa:	f883 11ff 	strb.w	r1, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005bae:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005bb2:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005bb6:	f8c3 1210 	str.w	r1, [r3, #528]	; 0x210
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bba:	d3eb      	bcc.n	8005b94 <HAL_PCD_Init+0xb4>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005bbc:	466f      	mov	r7, sp
 8005bbe:	f8d4 c000 	ldr.w	ip, [r4]
 8005bc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005bc4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8005bc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005bc8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8005bca:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005bce:	e887 0003 	stmia.w	r7, {r0, r1}
 8005bd2:	4660      	mov	r0, ip
 8005bd4:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8005bd8:	f003 fd78 	bl	80096cc <USB_DevInit>
 8005bdc:	4605      	mov	r5, r0
 8005bde:	2800      	cmp	r0, #0
 8005be0:	d1ac      	bne.n	8005b3c <HAL_PCD_Init+0x5c>
  hpcd->State = HAL_PCD_STATE_READY;
 8005be2:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 8005be4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hpcd->USB_Address = 0U;
 8005be6:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 8005bea:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8005bec:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8005bf0:	d009      	beq.n	8005c06 <HAL_PCD_Init+0x126>
  (void)USB_DevDisconnect(hpcd->Instance);
 8005bf2:	6820      	ldr	r0, [r4, #0]
 8005bf4:	f004 f958 	bl	8009ea8 <USB_DevDisconnect>
}
 8005bf8:	4628      	mov	r0, r5
 8005bfa:	b00b      	add	sp, #44	; 0x2c
 8005bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8005bfe:	2501      	movs	r5, #1
}
 8005c00:	4628      	mov	r0, r5
 8005c02:	b00b      	add	sp, #44	; 0x2c
 8005c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005c06:	4620      	mov	r0, r4
 8005c08:	f000 fcdc 	bl	80065c4 <HAL_PCDEx_ActivateLPM>
 8005c0c:	e7f1      	b.n	8005bf2 <HAL_PCD_Init+0x112>
 8005c0e:	bf00      	nop

08005c10 <HAL_PCD_Start>:
{
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8005c10:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d01a      	beq.n	8005c4e <HAL_PCD_Start+0x3e>
 8005c18:	2101      	movs	r1, #1
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005c1a:	6a82      	ldr	r2, [r0, #40]	; 0x28
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c1c:	6803      	ldr	r3, [r0, #0]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005c1e:	428a      	cmp	r2, r1
{
 8005c20:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8005c22:	f880 13bc 	strb.w	r1, [r0, #956]	; 0x3bc
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005c26:	d00a      	beq.n	8005c3e <HAL_PCD_Start+0x2e>
 8005c28:	4604      	mov	r4, r0
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f004 f930 	bl	8009e90 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8005c30:	6820      	ldr	r0, [r4, #0]
 8005c32:	f003 fd23 	bl	800967c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8005c36:	2000      	movs	r0, #0
 8005c38:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
}
 8005c3c:	bd10      	pop	{r4, pc}
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005c3e:	6982      	ldr	r2, [r0, #24]
 8005c40:	428a      	cmp	r2, r1
 8005c42:	d0f1      	beq.n	8005c28 <HAL_PCD_Start+0x18>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005c44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c46:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005c4a:	639a      	str	r2, [r3, #56]	; 0x38
 8005c4c:	e7ec      	b.n	8005c28 <HAL_PCD_Start+0x18>
  __HAL_LOCK(hpcd);
 8005c4e:	2002      	movs	r0, #2
}
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop

08005c54 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c58:	6806      	ldr	r6, [r0, #0]
{
 8005c5a:	b089      	sub	sp, #36	; 0x24
 8005c5c:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005c5e:	4630      	mov	r0, r6
 8005c60:	f004 f960 	bl	8009f24 <USB_GetMode>
 8005c64:	b110      	cbz	r0, 8005c6c <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 8005c66:	b009      	add	sp, #36	; 0x24
 8005c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c6c:	4605      	mov	r5, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005c6e:	6820      	ldr	r0, [r4, #0]
 8005c70:	f004 f926 	bl	8009ec0 <USB_ReadInterrupts>
 8005c74:	2800      	cmp	r0, #0
 8005c76:	d0f6      	beq.n	8005c66 <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005c78:	6820      	ldr	r0, [r4, #0]
 8005c7a:	f004 f921 	bl	8009ec0 <USB_ReadInterrupts>
 8005c7e:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005c82:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005c84:	d003      	beq.n	8005c8e <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005c86:	6943      	ldr	r3, [r0, #20]
 8005c88:	f003 0302 	and.w	r3, r3, #2
 8005c8c:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005c8e:	f004 f917 	bl	8009ec0 <USB_ReadInterrupts>
 8005c92:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005c96:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005c98:	d011      	beq.n	8005cbe <HAL_PCD_IRQHandler+0x6a>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005c9a:	6983      	ldr	r3, [r0, #24]
 8005c9c:	f023 0310 	bic.w	r3, r3, #16
 8005ca0:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 8005ca2:	6a37      	ldr	r7, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005ca4:	f3c7 4343 	ubfx	r3, r7, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8005ca8:	f007 080f 	and.w	r8, r7, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005cac:	2b02      	cmp	r3, #2
 8005cae:	d07d      	beq.n	8005dac <HAL_PCD_IRQHandler+0x158>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8005cb0:	2b06      	cmp	r3, #6
 8005cb2:	f000 82ae 	beq.w	8006212 <HAL_PCD_IRQHandler+0x5be>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005cb6:	6983      	ldr	r3, [r0, #24]
 8005cb8:	f043 0310 	orr.w	r3, r3, #16
 8005cbc:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005cbe:	f004 f8ff 	bl	8009ec0 <USB_ReadInterrupts>
 8005cc2:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005cc6:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005cc8:	f040 8169 	bne.w	8005f9e <HAL_PCD_IRQHandler+0x34a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005ccc:	f004 f8f8 	bl	8009ec0 <USB_ReadInterrupts>
 8005cd0:	0347      	lsls	r7, r0, #13
 8005cd2:	f100 80a8 	bmi.w	8005e26 <HAL_PCD_IRQHandler+0x1d2>
 8005cd6:	f8d4 b000 	ldr.w	fp, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005cda:	4658      	mov	r0, fp
 8005cdc:	f004 f8f0 	bl	8009ec0 <USB_ReadInterrupts>
 8005ce0:	2800      	cmp	r0, #0
 8005ce2:	f2c0 8083 	blt.w	8005dec <HAL_PCD_IRQHandler+0x198>
 8005ce6:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005ce8:	f004 f8ea 	bl	8009ec0 <USB_ReadInterrupts>
 8005cec:	0500      	lsls	r0, r0, #20
 8005cee:	d44a      	bmi.n	8005d86 <HAL_PCD_IRQHandler+0x132>
 8005cf0:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005cf2:	f004 f8e5 	bl	8009ec0 <USB_ReadInterrupts>
 8005cf6:	0102      	lsls	r2, r0, #4
 8005cf8:	d513      	bpl.n	8005d22 <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005cfa:	6822      	ldr	r2, [r4, #0]
      if (hpcd->LPM_State == LPM_L0)
 8005cfc:	f894 13f4 	ldrb.w	r1, [r4, #1012]	; 0x3f4
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005d00:	6953      	ldr	r3, [r2, #20]
 8005d02:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d06:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8005d08:	2900      	cmp	r1, #0
 8005d0a:	d146      	bne.n	8005d9a <HAL_PCD_IRQHandler+0x146>
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005d0c:	6d53      	ldr	r3, [r2, #84]	; 0x54
        hpcd->LPM_State = LPM_L1;
 8005d0e:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005d10:	4620      	mov	r0, r4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005d12:	f3c3 0383 	ubfx	r3, r3, #2, #4
        hpcd->LPM_State = LPM_L1;
 8005d16:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005d1a:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005d1e:	f000 fc67 	bl	80065f0 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005d22:	6820      	ldr	r0, [r4, #0]
 8005d24:	f004 f8cc 	bl	8009ec0 <USB_ReadInterrupts>
 8005d28:	04c3      	lsls	r3, r0, #19
 8005d2a:	f100 8191 	bmi.w	8006050 <HAL_PCD_IRQHandler+0x3fc>
 8005d2e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005d30:	f004 f8c6 	bl	8009ec0 <USB_ReadInterrupts>
 8005d34:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 8005d38:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005d3a:	f040 8172 	bne.w	8006022 <HAL_PCD_IRQHandler+0x3ce>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005d3e:	f004 f8bf 	bl	8009ec0 <USB_ReadInterrupts>
 8005d42:	0707      	lsls	r7, r0, #28
 8005d44:	f100 8164 	bmi.w	8006010 <HAL_PCD_IRQHandler+0x3bc>
 8005d48:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005d4a:	f004 f8b9 	bl	8009ec0 <USB_ReadInterrupts>
 8005d4e:	02c6      	lsls	r6, r0, #11
 8005d50:	f100 81d9 	bmi.w	8006106 <HAL_PCD_IRQHandler+0x4b2>
 8005d54:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005d56:	f004 f8b3 	bl	8009ec0 <USB_ReadInterrupts>
 8005d5a:	0285      	lsls	r5, r0, #10
 8005d5c:	f100 81c9 	bmi.w	80060f2 <HAL_PCD_IRQHandler+0x49e>
 8005d60:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005d62:	f004 f8ad 	bl	8009ec0 <USB_ReadInterrupts>
 8005d66:	0040      	lsls	r0, r0, #1
 8005d68:	d454      	bmi.n	8005e14 <HAL_PCD_IRQHandler+0x1c0>
 8005d6a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005d6c:	f004 f8a8 	bl	8009ec0 <USB_ReadInterrupts>
 8005d70:	0741      	lsls	r1, r0, #29
 8005d72:	f57f af78 	bpl.w	8005c66 <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 8005d76:	6823      	ldr	r3, [r4, #0]
 8005d78:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005d7a:	076a      	lsls	r2, r5, #29
 8005d7c:	d411      	bmi.n	8005da2 <HAL_PCD_IRQHandler+0x14e>
      hpcd->Instance->GOTGINT |= temp;
 8005d7e:	685a      	ldr	r2, [r3, #4]
 8005d80:	432a      	orrs	r2, r5
 8005d82:	605a      	str	r2, [r3, #4]
 8005d84:	e76f      	b.n	8005c66 <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005d86:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 8005d8a:	07d9      	lsls	r1, r3, #31
 8005d8c:	d42a      	bmi.n	8005de4 <HAL_PCD_IRQHandler+0x190>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005d8e:	6820      	ldr	r0, [r4, #0]
 8005d90:	6943      	ldr	r3, [r0, #20]
 8005d92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d96:	6143      	str	r3, [r0, #20]
 8005d98:	e7ab      	b.n	8005cf2 <HAL_PCD_IRQHandler+0x9e>
        HAL_PCD_SuspendCallback(hpcd);
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	f005 f918 	bl	800afd0 <HAL_PCD_SuspendCallback>
 8005da0:	e7bf      	b.n	8005d22 <HAL_PCD_IRQHandler+0xce>
        HAL_PCD_DisconnectCallback(hpcd);
 8005da2:	4620      	mov	r0, r4
 8005da4:	f005 f93c 	bl	800b020 <HAL_PCD_DisconnectCallback>
 8005da8:	6823      	ldr	r3, [r4, #0]
 8005daa:	e7e8      	b.n	8005d7e <HAL_PCD_IRQHandler+0x12a>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005dac:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005db0:	421f      	tst	r7, r3
 8005db2:	d080      	beq.n	8005cb6 <HAL_PCD_IRQHandler+0x62>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005db4:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 8005db8:	f3c7 170a 	ubfx	r7, r7, #4, #11
 8005dbc:	4630      	mov	r0, r6
 8005dbe:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 8005dc2:	463a      	mov	r2, r7
 8005dc4:	f8d8 1208 	ldr.w	r1, [r8, #520]	; 0x208
 8005dc8:	f003 ffe0 	bl	8009d8c <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005dcc:	f8d8 2208 	ldr.w	r2, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005dd0:	f8d8 3214 	ldr.w	r3, [r8, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005dd4:	443a      	add	r2, r7
 8005dd6:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005dd8:	441f      	add	r7, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005dda:	f8c8 2208 	str.w	r2, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005dde:	f8c8 7214 	str.w	r7, [r8, #532]	; 0x214
 8005de2:	e768      	b.n	8005cb6 <HAL_PCD_IRQHandler+0x62>
        HAL_PCD_SuspendCallback(hpcd);
 8005de4:	4620      	mov	r0, r4
 8005de6:	f005 f8f3 	bl	800afd0 <HAL_PCD_SuspendCallback>
 8005dea:	e7d0      	b.n	8005d8e <HAL_PCD_IRQHandler+0x13a>
      if (hpcd->LPM_State == LPM_L1)
 8005dec:	f894 13f4 	ldrb.w	r1, [r4, #1012]	; 0x3f4
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005df0:	f8d6 2804 	ldr.w	r2, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8005df4:	2901      	cmp	r1, #1
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005df6:	f022 0201 	bic.w	r2, r2, #1
 8005dfa:	f8c6 2804 	str.w	r2, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8005dfe:	f000 81dc 	beq.w	80061ba <HAL_PCD_IRQHandler+0x566>
        HAL_PCD_ResumeCallback(hpcd);
 8005e02:	4620      	mov	r0, r4
 8005e04:	f005 f8fc 	bl	800b000 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005e08:	6820      	ldr	r0, [r4, #0]
 8005e0a:	6943      	ldr	r3, [r0, #20]
 8005e0c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e10:	6143      	str	r3, [r0, #20]
 8005e12:	e769      	b.n	8005ce8 <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_ConnectCallback(hpcd);
 8005e14:	4620      	mov	r0, r4
 8005e16:	f005 f8ff 	bl	800b018 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005e1a:	6820      	ldr	r0, [r4, #0]
 8005e1c:	6943      	ldr	r3, [r0, #20]
 8005e1e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005e22:	6143      	str	r3, [r0, #20]
 8005e24:	e7a2      	b.n	8005d6c <HAL_PCD_IRQHandler+0x118>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005e26:	6820      	ldr	r0, [r4, #0]
 8005e28:	f004 f856 	bl	8009ed8 <USB_ReadDevAllInEpInterrupt>
 8005e2c:	f8d4 b000 	ldr.w	fp, [r4]
      while (ep_intr != 0U)
 8005e30:	4681      	mov	r9, r0
 8005e32:	2800      	cmp	r0, #0
 8005e34:	f43f af51 	beq.w	8005cda <HAL_PCD_IRQHandler+0x86>
 8005e38:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 8005e3c:	46a0      	mov	r8, r4
      epnum = 0U;
 8005e3e:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005e42:	9505      	str	r5, [sp, #20]
 8005e44:	e9cd 3603 	strd	r3, r6, [sp, #12]
 8005e48:	e007      	b.n	8005e5a <HAL_PCD_IRQHandler+0x206>
      while (ep_intr != 0U)
 8005e4a:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 8005e4e:	f10a 0a01 	add.w	sl, sl, #1
 8005e52:	f108 081c 	add.w	r8, r8, #28
      while (ep_intr != 0U)
 8005e56:	f000 8160 	beq.w	800611a <HAL_PCD_IRQHandler+0x4c6>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005e5a:	f019 0f01 	tst.w	r9, #1
 8005e5e:	d0f4      	beq.n	8005e4a <HAL_PCD_IRQHandler+0x1f6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005e60:	fa5f f68a 	uxtb.w	r6, sl
 8005e64:	4658      	mov	r0, fp
 8005e66:	4631      	mov	r1, r6
 8005e68:	f004 f848 	bl	8009efc <USB_ReadDevInEPInterrupt>
 8005e6c:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005e6e:	07e8      	lsls	r0, r5, #31
 8005e70:	d518      	bpl.n	8005ea4 <HAL_PCD_IRQHandler+0x250>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005e72:	9b04      	ldr	r3, [sp, #16]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005e74:	2701      	movs	r7, #1
 8005e76:	f00a 010f 	and.w	r1, sl, #15
 8005e7a:	9a03      	ldr	r2, [sp, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005e7c:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005e80:	fa07 f101 	lsl.w	r1, r7, r1
 8005e84:	eb02 124a 	add.w	r2, r2, sl, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005e88:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 8005e8c:	6921      	ldr	r1, [r4, #16]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005e8e:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            if (hpcd->Init.dma_enable == 1U)
 8005e92:	42b9      	cmp	r1, r7
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005e94:	4613      	mov	r3, r2
 8005e96:	609f      	str	r7, [r3, #8]
            if (hpcd->Init.dma_enable == 1U)
 8005e98:	f000 8196 	beq.w	80061c8 <HAL_PCD_IRQHandler+0x574>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005e9c:	4631      	mov	r1, r6
 8005e9e:	4620      	mov	r0, r4
 8005ea0:	f005 f872 	bl	800af88 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005ea4:	0729      	lsls	r1, r5, #28
 8005ea6:	d504      	bpl.n	8005eb2 <HAL_PCD_IRQHandler+0x25e>
 8005ea8:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005eaa:	2208      	movs	r2, #8
 8005eac:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8005eb0:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005eb2:	06ea      	lsls	r2, r5, #27
 8005eb4:	d504      	bpl.n	8005ec0 <HAL_PCD_IRQHandler+0x26c>
 8005eb6:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005eb8:	2210      	movs	r2, #16
 8005eba:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8005ebe:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005ec0:	066b      	lsls	r3, r5, #25
 8005ec2:	d504      	bpl.n	8005ece <HAL_PCD_IRQHandler+0x27a>
 8005ec4:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005ec6:	2240      	movs	r2, #64	; 0x40
 8005ec8:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8005ecc:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005ece:	07af      	lsls	r7, r5, #30
 8005ed0:	d504      	bpl.n	8005edc <HAL_PCD_IRQHandler+0x288>
 8005ed2:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005ed4:	2202      	movs	r2, #2
 8005ed6:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8005eda:	609a      	str	r2, [r3, #8]
 8005edc:	6827      	ldr	r7, [r4, #0]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005ede:	062d      	lsls	r5, r5, #24
 8005ee0:	46bb      	mov	fp, r7
 8005ee2:	d5b2      	bpl.n	8005e4a <HAL_PCD_IRQHandler+0x1f6>
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8005ee4:	e9d8 2314 	ldrd	r2, r3, [r8, #80]	; 0x50
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d8ae      	bhi.n	8005e4a <HAL_PCD_IRQHandler+0x1f6>
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8005eec:	1ad5      	subs	r5, r2, r3

  if (len > ep->maxpacket)
 8005eee:	f8d8 0044 	ldr.w	r0, [r8, #68]	; 0x44
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005ef2:	f507 6110 	add.w	r1, r7, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 8005ef6:	4285      	cmp	r5, r0
 8005ef8:	46ac      	mov	ip, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005efa:	eb01 114a 	add.w	r1, r1, sl, lsl #5
  len32b = (len + 3U) / 4U;
 8005efe:	bf28      	it	cs
 8005f00:	4684      	movcs	ip, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f02:	9106      	str	r1, [sp, #24]
 8005f04:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 8005f06:	f10c 0c03 	add.w	ip, ip, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f0a:	b289      	uxth	r1, r1
 8005f0c:	ebb1 0f9c 	cmp.w	r1, ip, lsr #2
 8005f10:	d335      	bcc.n	8005f7e <HAL_PCD_IRQHandler+0x32a>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005f12:	b3a2      	cbz	r2, 8005f7e <HAL_PCD_IRQHandler+0x32a>
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d232      	bcs.n	8005f7e <HAL_PCD_IRQHandler+0x32a>
 8005f18:	f8cd a01c 	str.w	sl, [sp, #28]
 8005f1c:	f8d8 1048 	ldr.w	r1, [r8, #72]	; 0x48
 8005f20:	f8dd a018 	ldr.w	sl, [sp, #24]
 8005f24:	e00b      	b.n	8005f3e <HAL_PCD_IRQHandler+0x2ea>
 8005f26:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	eba2 0503 	sub.w	r5, r2, r3
 8005f30:	f240 8182 	bls.w	8006238 <HAL_PCD_IRQHandler+0x5e4>
 8005f34:	2a00      	cmp	r2, #0
 8005f36:	f000 817f 	beq.w	8006238 <HAL_PCD_IRQHandler+0x5e4>
 8005f3a:	f8d8 0044 	ldr.w	r0, [r8, #68]	; 0x44
 8005f3e:	4285      	cmp	r5, r0
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005f40:	4632      	mov	r2, r6
 8005f42:	bf28      	it	cs
 8005f44:	4605      	movcs	r5, r0
 8005f46:	7c20      	ldrb	r0, [r4, #16]
 8005f48:	b2ab      	uxth	r3, r5
 8005f4a:	9000      	str	r0, [sp, #0]
 8005f4c:	4638      	mov	r0, r7
 8005f4e:	f003 ff07 	bl	8009d60 <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f52:	f8da 2018 	ldr.w	r2, [sl, #24]
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 8005f56:	f8d8 1048 	ldr.w	r1, [r8, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 8005f5a:	1ce8      	adds	r0, r5, #3
    ep->xfer_count += len;
 8005f5c:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f60:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 8005f62:	4429      	add	r1, r5
    ep->xfer_count += len;
 8005f64:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f66:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 8005f6a:	f8c8 1048 	str.w	r1, [r8, #72]	; 0x48
    ep->xfer_count += len;
 8005f6e:	f8c8 3054 	str.w	r3, [r8, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f72:	d2d8      	bcs.n	8005f26 <HAL_PCD_IRQHandler+0x2d2>
 8005f74:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005f78:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8005f7c:	6827      	ldr	r7, [r4, #0]
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	f200 815e 	bhi.w	8006240 <HAL_PCD_IRQHandler+0x5ec>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005f84:	f50b 6100 	add.w	r1, fp, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005f88:	f00a 020f 	and.w	r2, sl, #15
 8005f8c:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005f8e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8005f90:	46bb      	mov	fp, r7
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005f92:	fa00 f202 	lsl.w	r2, r0, r2
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005f96:	ea23 0302 	bic.w	r3, r3, r2
 8005f9a:	634b      	str	r3, [r1, #52]	; 0x34
 8005f9c:	e755      	b.n	8005e4a <HAL_PCD_IRQHandler+0x1f6>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005f9e:	f003 ff93 	bl	8009ec8 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 8005fa2:	4607      	mov	r7, r0
 8005fa4:	6820      	ldr	r0, [r4, #0]
 8005fa6:	2f00      	cmp	r7, #0
 8005fa8:	f43f ae90 	beq.w	8005ccc <HAL_PCD_IRQHandler+0x78>
      epnum = 0U;
 8005fac:	f04f 0800 	mov.w	r8, #0
 8005fb0:	f506 6a30 	add.w	sl, r6, #2816	; 0xb00
 8005fb4:	e004      	b.n	8005fc0 <HAL_PCD_IRQHandler+0x36c>
      while (ep_intr != 0U)
 8005fb6:	087f      	lsrs	r7, r7, #1
        epnum++;
 8005fb8:	f108 0801 	add.w	r8, r8, #1
      while (ep_intr != 0U)
 8005fbc:	f43f ae86 	beq.w	8005ccc <HAL_PCD_IRQHandler+0x78>
        if ((ep_intr & 0x1U) != 0U)
 8005fc0:	07f9      	lsls	r1, r7, #31
 8005fc2:	d5f8      	bpl.n	8005fb6 <HAL_PCD_IRQHandler+0x362>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005fc4:	fa5f fb88 	uxtb.w	fp, r8
 8005fc8:	4659      	mov	r1, fp
 8005fca:	f003 ff8d 	bl	8009ee8 <USB_ReadDevOutEPInterrupt>
 8005fce:	4681      	mov	r9, r0
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005fd0:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005fd2:	f019 0f01 	tst.w	r9, #1
 8005fd6:	f040 80a3 	bne.w	8006120 <HAL_PCD_IRQHandler+0x4cc>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005fda:	f019 0f08 	tst.w	r9, #8
 8005fde:	f040 80c4 	bne.w	800616a <HAL_PCD_IRQHandler+0x516>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005fe2:	f019 0f10 	tst.w	r9, #16
 8005fe6:	d003      	beq.n	8005ff0 <HAL_PCD_IRQHandler+0x39c>
 8005fe8:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005fec:	2210      	movs	r2, #16
 8005fee:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005ff0:	f019 0f20 	tst.w	r9, #32
 8005ff4:	d003      	beq.n	8005ffe <HAL_PCD_IRQHandler+0x3aa>
 8005ff6:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005ffa:	2220      	movs	r2, #32
 8005ffc:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005ffe:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 8006002:	d0d8      	beq.n	8005fb6 <HAL_PCD_IRQHandler+0x362>
 8006004:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006008:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800600c:	609a      	str	r2, [r3, #8]
 800600e:	e7d2      	b.n	8005fb6 <HAL_PCD_IRQHandler+0x362>
      HAL_PCD_SOFCallback(hpcd);
 8006010:	4620      	mov	r0, r4
 8006012:	f004 ffc3 	bl	800af9c <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006016:	6820      	ldr	r0, [r4, #0]
 8006018:	6943      	ldr	r3, [r0, #20]
 800601a:	f003 0308 	and.w	r3, r3, #8
 800601e:	6143      	str	r3, [r0, #20]
 8006020:	e693      	b.n	8005d4a <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 8006022:	f003 ff83 	bl	8009f2c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006026:	6820      	ldr	r0, [r4, #0]
 8006028:	f003 fc46 	bl	80098b8 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800602c:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800602e:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006030:	f000 ffbc 	bl	8006fac <HAL_RCC_GetHCLKFreq>
 8006034:	7b22      	ldrb	r2, [r4, #12]
 8006036:	4601      	mov	r1, r0
 8006038:	4628      	mov	r0, r5
 800603a:	f003 fa9f 	bl	800957c <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800603e:	4620      	mov	r0, r4
 8006040:	f004 ffb0 	bl	800afa4 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006044:	6820      	ldr	r0, [r4, #0]
 8006046:	6943      	ldr	r3, [r0, #20]
 8006048:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800604c:	6143      	str	r3, [r0, #20]
 800604e:	e676      	b.n	8005d3e <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006050:	f506 6700 	add.w	r7, r6, #2048	; 0x800
 8006054:	687b      	ldr	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006056:	6820      	ldr	r0, [r4, #0]
 8006058:	2110      	movs	r1, #16
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800605a:	f023 0301 	bic.w	r3, r3, #1
 800605e:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006060:	f003 fc18 	bl	8009894 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006064:	6860      	ldr	r0, [r4, #4]
 8006066:	b308      	cbz	r0, 80060ac <HAL_PCD_IRQHandler+0x458>
 8006068:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800606c:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 8006070:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006072:	3501      	adds	r5, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006078:	4285      	cmp	r5, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800607a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800607e:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006082:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8006086:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800608a:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800608e:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006092:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8006096:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800609a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800609e:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80060a2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80060a6:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060aa:	d1e1      	bne.n	8006070 <HAL_PCD_IRQHandler+0x41c>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80060ac:	69fb      	ldr	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80060ae:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80060b0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80060b4:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80060b6:	2a00      	cmp	r2, #0
 80060b8:	d075      	beq.n	80061a6 <HAL_PCD_IRQHandler+0x552>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80060ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80060be:	f043 030b 	orr.w	r3, r3, #11
 80060c2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80060c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060c8:	f043 030b 	orr.w	r3, r3, #11
 80060cc:	647b      	str	r3, [r7, #68]	; 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80060ce:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80060d2:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80060d6:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80060d8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80060dc:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80060de:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80060e2:	f003 ff39 	bl	8009f58 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80060e6:	6820      	ldr	r0, [r4, #0]
 80060e8:	6943      	ldr	r3, [r0, #20]
 80060ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80060ee:	6143      	str	r3, [r0, #20]
 80060f0:	e61e      	b.n	8005d30 <HAL_PCD_IRQHandler+0xdc>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80060f2:	4620      	mov	r0, r4
 80060f4:	2100      	movs	r1, #0
 80060f6:	f004 ff87 	bl	800b008 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80060fa:	6820      	ldr	r0, [r4, #0]
 80060fc:	6943      	ldr	r3, [r0, #20]
 80060fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006102:	6143      	str	r3, [r0, #20]
 8006104:	e62d      	b.n	8005d62 <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006106:	4620      	mov	r0, r4
 8006108:	2100      	movs	r1, #0
 800610a:	f004 ff81 	bl	800b010 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800610e:	6820      	ldr	r0, [r4, #0]
 8006110:	6943      	ldr	r3, [r0, #20]
 8006112:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006116:	6143      	str	r3, [r0, #20]
 8006118:	e61d      	b.n	8005d56 <HAL_PCD_IRQHandler+0x102>
 800611a:	e9dd 6504 	ldrd	r6, r5, [sp, #16]
 800611e:	e5dc      	b.n	8005cda <HAL_PCD_IRQHandler+0x86>
 8006120:	ea4f 1348 	mov.w	r3, r8, lsl #5
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if (hpcd->Init.dma_enable == 1U)
 8006124:	6922      	ldr	r2, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006126:	f500 6e30 	add.w	lr, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800612a:	f04f 0c01 	mov.w	ip, #1
 800612e:	eb0a 0103 	add.w	r1, sl, r3
  if (hpcd->Init.dma_enable == 1U)
 8006132:	2a01      	cmp	r2, #1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006134:	4473      	add	r3, lr
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006136:	f8c1 c008 	str.w	ip, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800613a:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800613e:	6899      	ldr	r1, [r3, #8]
  if (hpcd->Init.dma_enable == 1U)
 8006140:	d05a      	beq.n	80061f8 <HAL_PCD_IRQHandler+0x5a4>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006142:	4a5e      	ldr	r2, [pc, #376]	; (80062bc <HAL_PCD_IRQHandler+0x668>)
 8006144:	4594      	cmp	ip, r2
 8006146:	d07d      	beq.n	8006244 <HAL_PCD_IRQHandler+0x5f0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006148:	f1b8 0f00 	cmp.w	r8, #0
 800614c:	d107      	bne.n	800615e <HAL_PCD_IRQHandler+0x50a>
 800614e:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8006152:	b923      	cbnz	r3, 800615e <HAL_PCD_IRQHandler+0x50a>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006154:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8006158:	4641      	mov	r1, r8
 800615a:	f003 fefd 	bl	8009f58 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800615e:	4620      	mov	r0, r4
 8006160:	4659      	mov	r1, fp
 8006162:	f004 ff07 	bl	800af74 <HAL_PCD_DataOutStageCallback>
 8006166:	6820      	ldr	r0, [r4, #0]
 8006168:	e737      	b.n	8005fda <HAL_PCD_IRQHandler+0x386>
 800616a:	ea4f 1348 	mov.w	r3, r8, lsl #5
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800616e:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006172:	f04f 0c08 	mov.w	ip, #8
 8006176:	eb0a 0103 	add.w	r1, sl, r3
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800617a:	4413      	add	r3, r2
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800617c:	f8c1 c008 	str.w	ip, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006180:	6c02      	ldr	r2, [r0, #64]	; 0x40

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006182:	484f      	ldr	r0, [pc, #316]	; (80062c0 <HAL_PCD_IRQHandler+0x66c>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006184:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006186:	4282      	cmp	r2, r0
 8006188:	d931      	bls.n	80061ee <HAL_PCD_IRQHandler+0x59a>
 800618a:	040a      	lsls	r2, r1, #16
 800618c:	d502      	bpl.n	8006194 <HAL_PCD_IRQHandler+0x540>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800618e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006192:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006194:	4620      	mov	r0, r4
 8006196:	f004 fee7 	bl	800af68 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800619a:	6921      	ldr	r1, [r4, #16]
 800619c:	2901      	cmp	r1, #1
 800619e:	f000 8084 	beq.w	80062aa <HAL_PCD_IRQHandler+0x656>
 80061a2:	6820      	ldr	r0, [r4, #0]
 80061a4:	e71d      	b.n	8005fe2 <HAL_PCD_IRQHandler+0x38e>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80061a6:	697a      	ldr	r2, [r7, #20]
 80061a8:	f242 032b 	movw	r3, #8235	; 0x202b
 80061ac:	4313      	orrs	r3, r2
 80061ae:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	f043 030b 	orr.w	r3, r3, #11
 80061b6:	613b      	str	r3, [r7, #16]
 80061b8:	e789      	b.n	80060ce <HAL_PCD_IRQHandler+0x47a>
        hpcd->LPM_State = LPM_L0;
 80061ba:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80061bc:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 80061be:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80061c2:	f000 fa15 	bl	80065f0 <HAL_PCDEx_LPM_Callback>
 80061c6:	e61f      	b.n	8005e08 <HAL_PCD_IRQHandler+0x1b4>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80061c8:	e9d8 2311 	ldrd	r2, r3, [r8, #68]	; 0x44
 80061cc:	4413      	add	r3, r2
 80061ce:	f8c8 3048 	str.w	r3, [r8, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80061d2:	f1ba 0f00 	cmp.w	sl, #0
 80061d6:	f47f ae61 	bne.w	8005e9c <HAL_PCD_IRQHandler+0x248>
 80061da:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80061dc:	2b00      	cmp	r3, #0
 80061de:	f47f ae5d 	bne.w	8005e9c <HAL_PCD_IRQHandler+0x248>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80061e2:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80061e6:	6820      	ldr	r0, [r4, #0]
 80061e8:	f003 feb6 	bl	8009f58 <USB_EP0_OutStart>
 80061ec:	e656      	b.n	8005e9c <HAL_PCD_IRQHandler+0x248>
  HAL_PCD_SetupStageCallback(hpcd);
 80061ee:	4620      	mov	r0, r4
 80061f0:	f004 feba 	bl	800af68 <HAL_PCD_SetupStageCallback>
 80061f4:	6820      	ldr	r0, [r4, #0]
 80061f6:	e6f4      	b.n	8005fe2 <HAL_PCD_IRQHandler+0x38e>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80061f8:	070a      	lsls	r2, r1, #28
 80061fa:	d52a      	bpl.n	8006252 <HAL_PCD_IRQHandler+0x5fe>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80061fc:	4a30      	ldr	r2, [pc, #192]	; (80062c0 <HAL_PCD_IRQHandler+0x66c>)
 80061fe:	4594      	cmp	ip, r2
 8006200:	f67f aeeb 	bls.w	8005fda <HAL_PCD_IRQHandler+0x386>
 8006204:	0409      	lsls	r1, r1, #16
 8006206:	f57f aee8 	bpl.w	8005fda <HAL_PCD_IRQHandler+0x386>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800620a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800620e:	609a      	str	r2, [r3, #8]
 8006210:	e6e3      	b.n	8005fda <HAL_PCD_IRQHandler+0x386>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006212:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006216:	2208      	movs	r2, #8
 8006218:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 800621c:	4630      	mov	r0, r6
 800621e:	f003 fdb5 	bl	8009d8c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006222:	f3c7 130a 	ubfx	r3, r7, #4, #11
 8006226:	eb04 0288 	add.w	r2, r4, r8, lsl #2
 800622a:	6820      	ldr	r0, [r4, #0]
 800622c:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 8006230:	440b      	add	r3, r1
 8006232:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 8006236:	e53e      	b.n	8005cb6 <HAL_PCD_IRQHandler+0x62>
 8006238:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800623c:	6827      	ldr	r7, [r4, #0]
 800623e:	e69e      	b.n	8005f7e <HAL_PCD_IRQHandler+0x32a>
 8006240:	46bb      	mov	fp, r7
 8006242:	e602      	b.n	8005e4a <HAL_PCD_IRQHandler+0x1f6>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006244:	040a      	lsls	r2, r1, #16
 8006246:	d4e0      	bmi.n	800620a <HAL_PCD_IRQHandler+0x5b6>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006248:	0689      	lsls	r1, r1, #26
 800624a:	d588      	bpl.n	800615e <HAL_PCD_IRQHandler+0x50a>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800624c:	2220      	movs	r2, #32
 800624e:	609a      	str	r2, [r3, #8]
 8006250:	e785      	b.n	800615e <HAL_PCD_IRQHandler+0x50a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006252:	068a      	lsls	r2, r1, #26
 8006254:	d42f      	bmi.n	80062b6 <HAL_PCD_IRQHandler+0x662>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006256:	f011 0f28 	tst.w	r1, #40	; 0x28
 800625a:	f47f aebe 	bne.w	8005fda <HAL_PCD_IRQHandler+0x386>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800625e:	4a18      	ldr	r2, [pc, #96]	; (80062c0 <HAL_PCD_IRQHandler+0x66c>)
 8006260:	4594      	cmp	ip, r2
 8006262:	d901      	bls.n	8006268 <HAL_PCD_IRQHandler+0x614>
 8006264:	0409      	lsls	r1, r1, #16
 8006266:	d4d0      	bmi.n	800620a <HAL_PCD_IRQHandler+0x5b6>
 8006268:	ebc8 02c8 	rsb	r2, r8, r8, lsl #3
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800626c:	6919      	ldr	r1, [r3, #16]
 800626e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006272:	f3c1 0112 	ubfx	r1, r1, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8006276:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800627a:	eba2 0c01 	sub.w	ip, r2, r1
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800627e:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 8006282:	440a      	add	r2, r1
        hpcd->OUT_ep[epnum].xfer_count =
 8006284:	f8c3 c214 	str.w	ip, [r3, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006288:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800628c:	f1b8 0f00 	cmp.w	r8, #0
 8006290:	f47f af65 	bne.w	800615e <HAL_PCD_IRQHandler+0x50a>
 8006294:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8006298:	2b00      	cmp	r3, #0
 800629a:	f47f af60 	bne.w	800615e <HAL_PCD_IRQHandler+0x50a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800629e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80062a2:	2101      	movs	r1, #1
 80062a4:	f003 fe58 	bl	8009f58 <USB_EP0_OutStart>
 80062a8:	e759      	b.n	800615e <HAL_PCD_IRQHandler+0x50a>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80062aa:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80062ae:	6820      	ldr	r0, [r4, #0]
 80062b0:	f003 fe52 	bl	8009f58 <USB_EP0_OutStart>
 80062b4:	e775      	b.n	80061a2 <HAL_PCD_IRQHandler+0x54e>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80062b6:	2220      	movs	r2, #32
 80062b8:	609a      	str	r2, [r3, #8]
 80062ba:	e68e      	b.n	8005fda <HAL_PCD_IRQHandler+0x386>
 80062bc:	4f54310a 	.word	0x4f54310a
 80062c0:	4f54300a 	.word	0x4f54300a

080062c4 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 80062c4:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 80062c8:	2a01      	cmp	r2, #1
 80062ca:	d00d      	beq.n	80062e8 <HAL_PCD_SetAddress+0x24>
 80062cc:	2201      	movs	r2, #1
{
 80062ce:	b510      	push	{r4, lr}
 80062d0:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 80062d2:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80062d6:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 80062d8:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80062dc:	f003 fdc6 	bl	8009e6c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80062e0:	2000      	movs	r0, #0
 80062e2:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80062e6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80062e8:	2002      	movs	r0, #2
}
 80062ea:	4770      	bx	lr

080062ec <HAL_PCD_EP_Open>:
{
 80062ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ee:	f001 040f 	and.w	r4, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 80062f2:	0609      	lsls	r1, r1, #24
 80062f4:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 80062f8:	ea4f 0585 	mov.w	r5, r5, lsl #2
 80062fc:	d422      	bmi.n	8006344 <HAL_PCD_EP_Open+0x58>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062fe:	f505 71fe 	add.w	r1, r5, #508	; 0x1fc
    ep->is_in = 0U;
 8006302:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8006306:	2600      	movs	r6, #0
 8006308:	eb00 0585 	add.w	r5, r0, r5, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800630c:	4401      	add	r1, r0
    ep->is_in = 0U;
 800630e:	f885 61fd 	strb.w	r6, [r5, #509]	; 0x1fd
  if (ep->is_in != 0U)
 8006312:	784d      	ldrb	r5, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006314:	700c      	strb	r4, [r1, #0]
  ep->maxpacket = ep_mps;
 8006316:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8006318:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 800631a:	b105      	cbz	r5, 800631e <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 800631c:	80cc      	strh	r4, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 800631e:	2b02      	cmp	r3, #2
 8006320:	d101      	bne.n	8006326 <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 8006322:	2300      	movs	r3, #0
 8006324:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8006326:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 800632a:	2b01      	cmp	r3, #1
 800632c:	d015      	beq.n	800635a <HAL_PCD_EP_Open+0x6e>
 800632e:	4604      	mov	r4, r0
 8006330:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006332:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8006334:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006338:	f003 faca 	bl	80098d0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800633c:	2000      	movs	r0, #0
 800633e:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8006342:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 8006344:	ebc4 06c4 	rsb	r6, r4, r4, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006348:	f105 013c 	add.w	r1, r5, #60	; 0x3c
    ep->is_in = 1U;
 800634c:	2701      	movs	r7, #1
 800634e:	eb00 0586 	add.w	r5, r0, r6, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006352:	4401      	add	r1, r0
    ep->is_in = 1U;
 8006354:	f885 703d 	strb.w	r7, [r5, #61]	; 0x3d
 8006358:	e7db      	b.n	8006312 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 800635a:	2002      	movs	r0, #2
}
 800635c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800635e:	bf00      	nop

08006360 <HAL_PCD_EP_Close>:
{
 8006360:	f001 020f 	and.w	r2, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8006364:	0609      	lsls	r1, r1, #24
{
 8006366:	b538      	push	{r3, r4, r5, lr}
 8006368:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
 800636c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  if ((ep_addr & 0x80U) == 0x80U)
 8006370:	d419      	bmi.n	80063a6 <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006372:	f503 71fe 	add.w	r1, r3, #508	; 0x1fc
    ep->is_in = 0U;
 8006376:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
 800637a:	2400      	movs	r4, #0
 800637c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006380:	4401      	add	r1, r0
    ep->is_in = 0U;
 8006382:	f883 41fd 	strb.w	r4, [r3, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006386:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8006388:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 800638c:	2b01      	cmp	r3, #1
 800638e:	d019      	beq.n	80063c4 <HAL_PCD_EP_Close+0x64>
 8006390:	4604      	mov	r4, r0
 8006392:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006394:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8006396:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800639a:	f003 fadb 	bl	8009954 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800639e:	2000      	movs	r0, #0
 80063a0:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80063a4:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063a6:	f103 013c 	add.w	r1, r3, #60	; 0x3c
    ep->is_in = 1U;
 80063aa:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
 80063ae:	2501      	movs	r5, #1
 80063b0:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063b4:	4401      	add	r1, r0
    ep->is_in = 1U;
 80063b6:	f883 503d 	strb.w	r5, [r3, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 80063ba:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 80063bc:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d1e5      	bne.n	8006390 <HAL_PCD_EP_Close+0x30>
 80063c4:	2002      	movs	r0, #2
}
 80063c6:	bd38      	pop	{r3, r4, r5, pc}

080063c8 <HAL_PCD_EP_Receive>:
{
 80063c8:	b570      	push	{r4, r5, r6, lr}
 80063ca:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 80063ce:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063d0:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 80063d2:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063d6:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 80063da:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063de:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 80063e2:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 80063e6:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 80063ea:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 80063ee:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 80063f2:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 80063f6:	6903      	ldr	r3, [r0, #16]
 80063f8:	6800      	ldr	r0, [r0, #0]
 80063fa:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 80063fc:	bf08      	it	eq
 80063fe:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
 8006402:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006404:	b11d      	cbz	r5, 800640e <HAL_PCD_EP_Receive+0x46>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006406:	f003 fb05 	bl	8009a14 <USB_EPStartXfer>
}
 800640a:	2000      	movs	r0, #0
 800640c:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800640e:	f003 fc1d 	bl	8009c4c <USB_EP0StartXfer>
}
 8006412:	2000      	movs	r0, #0
 8006414:	bd70      	pop	{r4, r5, r6, pc}
 8006416:	bf00      	nop

08006418 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006418:	f001 010f 	and.w	r1, r1, #15
 800641c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8006420:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8006424:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop

0800642c <HAL_PCD_EP_Transmit>:
{
 800642c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800642e:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 8006432:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 8006434:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006436:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8006438:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800643c:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 8006440:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006444:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 8006446:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 8006448:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 800644a:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 800644e:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 8006450:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 8006454:	6903      	ldr	r3, [r0, #16]
 8006456:	6800      	ldr	r0, [r0, #0]
 8006458:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 800645a:	bf08      	it	eq
 800645c:	64e2      	streq	r2, [r4, #76]	; 0x4c
 800645e:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006460:	b11d      	cbz	r5, 800646a <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006462:	f003 fad7 	bl	8009a14 <USB_EPStartXfer>
}
 8006466:	2000      	movs	r0, #0
 8006468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800646a:	f003 fbef 	bl	8009c4c <USB_EP0StartXfer>
}
 800646e:	2000      	movs	r0, #0
 8006470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006472:	bf00      	nop

08006474 <HAL_PCD_EP_SetStall>:
{
 8006474:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006476:	6843      	ldr	r3, [r0, #4]
 8006478:	f001 050f 	and.w	r5, r1, #15
 800647c:	429d      	cmp	r5, r3
 800647e:	d81f      	bhi.n	80064c0 <HAL_PCD_EP_SetStall+0x4c>
  if ((0x80U & ep_addr) == 0x80U)
 8006480:	060b      	lsls	r3, r1, #24
 8006482:	d41f      	bmi.n	80064c4 <HAL_PCD_EP_SetStall+0x50>
    ep->is_in = 0U;
 8006484:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 8006488:	241c      	movs	r4, #28
    ep->is_in = 0U;
 800648a:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 800648c:	fb04 0101 	mla	r1, r4, r1, r0
    ep->is_in = 0U;
 8006490:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 8006494:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8006498:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 800649c:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800649e:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 80064a0:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 80064a2:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d01e      	beq.n	80064e8 <HAL_PCD_EP_SetStall+0x74>
 80064aa:	4604      	mov	r4, r0
 80064ac:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80064b0:	6800      	ldr	r0, [r0, #0]
 80064b2:	f003 fc7f 	bl	8009db4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80064b6:	b1cd      	cbz	r5, 80064ec <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 80064b8:	2000      	movs	r0, #0
 80064ba:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80064be:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80064c0:	2001      	movs	r0, #1
}
 80064c2:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064c4:	211c      	movs	r1, #28
    ep->is_in = 1U;
 80064c6:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 80064ca:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064cc:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 80064d0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064d4:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 80064d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 80064da:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 80064dc:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 80064de:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 80064e0:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d1e0      	bne.n	80064aa <HAL_PCD_EP_SetStall+0x36>
 80064e8:	2002      	movs	r0, #2
}
 80064ea:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80064ec:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80064f0:	7c21      	ldrb	r1, [r4, #16]
 80064f2:	6820      	ldr	r0, [r4, #0]
 80064f4:	f003 fd30 	bl	8009f58 <USB_EP0_OutStart>
 80064f8:	e7de      	b.n	80064b8 <HAL_PCD_EP_SetStall+0x44>
 80064fa:	bf00      	nop

080064fc <HAL_PCD_EP_ClrStall>:
{
 80064fc:	b538      	push	{r3, r4, r5, lr}
 80064fe:	f001 020f 	and.w	r2, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006502:	6843      	ldr	r3, [r0, #4]
 8006504:	429a      	cmp	r2, r3
 8006506:	d821      	bhi.n	800654c <HAL_PCD_EP_ClrStall+0x50>
 8006508:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 800650c:	0609      	lsls	r1, r1, #24
 800650e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006512:	d41d      	bmi.n	8006550 <HAL_PCD_EP_ClrStall+0x54>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006514:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
    ep->is_in = 0U;
 8006518:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
 800651c:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800651e:	18c1      	adds	r1, r0, r3
    ep->is_in = 0U;
 8006520:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 8006524:	f883 51fd 	strb.w	r5, [r3, #509]	; 0x1fd
  ep->is_stall = 0U;
 8006528:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 800652a:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 800652c:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800652e:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8006532:	2b01      	cmp	r3, #1
 8006534:	d01c      	beq.n	8006570 <HAL_PCD_EP_ClrStall+0x74>
 8006536:	4604      	mov	r4, r0
 8006538:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800653a:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800653c:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006540:	f003 fc68 	bl	8009e14 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006544:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
  return HAL_OK;
 8006548:	4628      	mov	r0, r5
}
 800654a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800654c:	2001      	movs	r0, #1
}
 800654e:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 1U;
 8006550:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006554:	333c      	adds	r3, #60	; 0x3c
    ep->is_in = 1U;
 8006556:	2501      	movs	r5, #1
 8006558:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800655c:	18c1      	adds	r1, r0, r3
    ep->is_in = 1U;
 800655e:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  ep->is_stall = 0U;
 8006562:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 8006564:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 8006566:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8006568:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 800656c:	2b01      	cmp	r3, #1
 800656e:	d1e2      	bne.n	8006536 <HAL_PCD_EP_ClrStall+0x3a>
 8006570:	2002      	movs	r0, #2
}
 8006572:	bd38      	pop	{r3, r4, r5, pc}

08006574 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006574:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006576:	6805      	ldr	r5, [r0, #0]
 8006578:	0412      	lsls	r2, r2, #16
 800657a:	6a6c      	ldr	r4, [r5, #36]	; 0x24

  if (fifo == 0U)
 800657c:	b1c1      	cbz	r1, 80065b0 <HAL_PCDEx_SetTxFiFo+0x3c>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800657e:	6aab      	ldr	r3, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8006580:	3901      	subs	r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006582:	eb04 4413 	add.w	r4, r4, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8006586:	d00b      	beq.n	80065a0 <HAL_PCDEx_SetTxFiFo+0x2c>
 8006588:	2300      	movs	r3, #0
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800658a:	f103 0040 	add.w	r0, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 800658e:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006590:	eb05 0080 	add.w	r0, r5, r0, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 8006594:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006596:	6840      	ldr	r0, [r0, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 8006598:	428b      	cmp	r3, r1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800659a:	eb04 4410 	add.w	r4, r4, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800659e:	d3f4      	bcc.n	800658a <HAL_PCDEx_SetTxFiFo+0x16>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80065a0:	3140      	adds	r1, #64	; 0x40
 80065a2:	4314      	orrs	r4, r2
  }

  return HAL_OK;
}
 80065a4:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80065a6:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 80065aa:	604c      	str	r4, [r1, #4]
}
 80065ac:	bc30      	pop	{r4, r5}
 80065ae:	4770      	bx	lr
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80065b0:	4314      	orrs	r4, r2
}
 80065b2:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80065b4:	62ac      	str	r4, [r5, #40]	; 0x28
}
 80065b6:	bc30      	pop	{r4, r5}
 80065b8:	4770      	bx	lr
 80065ba:	bf00      	nop

080065bc <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 80065bc:	6803      	ldr	r3, [r0, #0]

  return HAL_OK;
}
 80065be:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 80065c0:	6259      	str	r1, [r3, #36]	; 0x24
}
 80065c2:	4770      	bx	lr

080065c4 <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80065c4:	6803      	ldr	r3, [r0, #0]

  hpcd->lpm_active = 1U;
 80065c6:	2101      	movs	r1, #1
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80065c8:	4a08      	ldr	r2, [pc, #32]	; (80065ec <HAL_PCDEx_ActivateLPM+0x28>)
{
 80065ca:	b430      	push	{r4, r5}
  hpcd->lpm_active = 1U;
 80065cc:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
{
 80065d0:	4604      	mov	r4, r0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80065d2:	6999      	ldr	r1, [r3, #24]
  hpcd->LPM_State = LPM_L0;
 80065d4:	2500      	movs	r5, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80065d6:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
  hpcd->LPM_State = LPM_L0;
 80065da:	f884 53f4 	strb.w	r5, [r4, #1012]	; 0x3f4

  return HAL_OK;
}
 80065de:	4628      	mov	r0, r5
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80065e0:	6199      	str	r1, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80065e2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80065e4:	430a      	orrs	r2, r1
}
 80065e6:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80065e8:	655a      	str	r2, [r3, #84]	; 0x54
}
 80065ea:	4770      	bx	lr
 80065ec:	10000003 	.word	0x10000003

080065f0 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80065f0:	4770      	bx	lr
 80065f2:	bf00      	nop

080065f4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80065f4:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80065f6:	4b11      	ldr	r3, [pc, #68]	; (800663c <HAL_PWREx_ConfigSupply+0x48>)
 80065f8:	68da      	ldr	r2, [r3, #12]
 80065fa:	0752      	lsls	r2, r2, #29
 80065fc:	d406      	bmi.n	800660c <HAL_PWREx_ConfigSupply+0x18>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006604:	1a18      	subs	r0, r3, r0
 8006606:	bf18      	it	ne
 8006608:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800660a:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800660c:	68da      	ldr	r2, [r3, #12]
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800660e:	461c      	mov	r4, r3
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006610:	f022 0207 	bic.w	r2, r2, #7
 8006614:	4310      	orrs	r0, r2
 8006616:	60d8      	str	r0, [r3, #12]
  tickstart = HAL_GetTick ();
 8006618:	f7fc ff16 	bl	8003448 <HAL_GetTick>
 800661c:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800661e:	e005      	b.n	800662c <HAL_PWREx_ConfigSupply+0x38>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006620:	f7fc ff12 	bl	8003448 <HAL_GetTick>
 8006624:	1b40      	subs	r0, r0, r5
 8006626:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800662a:	d804      	bhi.n	8006636 <HAL_PWREx_ConfigSupply+0x42>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800662c:	6863      	ldr	r3, [r4, #4]
 800662e:	049b      	lsls	r3, r3, #18
 8006630:	d5f6      	bpl.n	8006620 <HAL_PWREx_ConfigSupply+0x2c>
  return HAL_OK;
 8006632:	2000      	movs	r0, #0
}
 8006634:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8006636:	2001      	movs	r0, #1
}
 8006638:	bd38      	pop	{r3, r4, r5, pc}
 800663a:	bf00      	nop
 800663c:	58024800 	.word	0x58024800

08006640 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8006640:	4a02      	ldr	r2, [pc, #8]	; (800664c <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 8006642:	68d3      	ldr	r3, [r2, #12]
 8006644:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006648:	60d3      	str	r3, [r2, #12]
}
 800664a:	4770      	bx	lr
 800664c:	58024800 	.word	0x58024800

08006650 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006650:	2800      	cmp	r0, #0
 8006652:	f000 819d 	beq.w	8006990 <HAL_RCC_OscConfig+0x340>
{
 8006656:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006658:	6803      	ldr	r3, [r0, #0]
 800665a:	4604      	mov	r4, r0
 800665c:	07d9      	lsls	r1, r3, #31
 800665e:	d533      	bpl.n	80066c8 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006660:	49a7      	ldr	r1, [pc, #668]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 8006662:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006664:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006666:	f002 0238 	and.w	r2, r2, #56	; 0x38
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800666a:	2a10      	cmp	r2, #16
 800666c:	f000 8112 	beq.w	8006894 <HAL_RCC_OscConfig+0x244>
 8006670:	2a18      	cmp	r2, #24
 8006672:	f000 810a 	beq.w	800688a <HAL_RCC_OscConfig+0x23a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006676:	6863      	ldr	r3, [r4, #4]
 8006678:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800667c:	d010      	beq.n	80066a0 <HAL_RCC_OscConfig+0x50>
 800667e:	2b00      	cmp	r3, #0
 8006680:	f000 816f 	beq.w	8006962 <HAL_RCC_OscConfig+0x312>
 8006684:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006688:	4b9d      	ldr	r3, [pc, #628]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	f000 81e4 	beq.w	8006a58 <HAL_RCC_OscConfig+0x408>
 8006690:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006694:	601a      	str	r2, [r3, #0]
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800669c:	601a      	str	r2, [r3, #0]
 800669e:	e004      	b.n	80066aa <HAL_RCC_OscConfig+0x5a>
 80066a0:	4a97      	ldr	r2, [pc, #604]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 80066a2:	6813      	ldr	r3, [r2, #0]
 80066a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066a8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066aa:	f7fc fecd 	bl	8003448 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066ae:	4d94      	ldr	r5, [pc, #592]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80066b0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066b2:	e005      	b.n	80066c0 <HAL_RCC_OscConfig+0x70>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066b4:	f7fc fec8 	bl	8003448 <HAL_GetTick>
 80066b8:	1b80      	subs	r0, r0, r6
 80066ba:	2864      	cmp	r0, #100	; 0x64
 80066bc:	f200 814f 	bhi.w	800695e <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066c0:	682b      	ldr	r3, [r5, #0]
 80066c2:	039f      	lsls	r7, r3, #14
 80066c4:	d5f6      	bpl.n	80066b4 <HAL_RCC_OscConfig+0x64>
 80066c6:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066c8:	0799      	lsls	r1, r3, #30
 80066ca:	f100 808e 	bmi.w	80067ea <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80066ce:	06d9      	lsls	r1, r3, #27
 80066d0:	d534      	bpl.n	800673c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80066d2:	4a8b      	ldr	r2, [pc, #556]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 80066d4:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80066d6:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80066d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80066dc:	2b08      	cmp	r3, #8
 80066de:	f000 80e9 	beq.w	80068b4 <HAL_RCC_OscConfig+0x264>
 80066e2:	2b18      	cmp	r3, #24
 80066e4:	f000 80e1 	beq.w	80068aa <HAL_RCC_OscConfig+0x25a>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80066e8:	69e3      	ldr	r3, [r4, #28]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	f000 8178 	beq.w	80069e0 <HAL_RCC_OscConfig+0x390>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80066f0:	4b83      	ldr	r3, [pc, #524]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 80066f2:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80066f4:	461d      	mov	r5, r3
        __HAL_RCC_CSI_ENABLE();
 80066f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80066fa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80066fc:	f7fc fea4 	bl	8003448 <HAL_GetTick>
 8006700:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006702:	e005      	b.n	8006710 <HAL_RCC_OscConfig+0xc0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006704:	f7fc fea0 	bl	8003448 <HAL_GetTick>
 8006708:	1b80      	subs	r0, r0, r6
 800670a:	2802      	cmp	r0, #2
 800670c:	f200 8127 	bhi.w	800695e <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006710:	682b      	ldr	r3, [r5, #0]
 8006712:	05db      	lsls	r3, r3, #23
 8006714:	d5f6      	bpl.n	8006704 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006716:	f7fc feaf 	bl	8003478 <HAL_GetREVID>
 800671a:	f241 0303 	movw	r3, #4099	; 0x1003
 800671e:	4298      	cmp	r0, r3
 8006720:	f200 825d 	bhi.w	8006bde <HAL_RCC_OscConfig+0x58e>
 8006724:	6a22      	ldr	r2, [r4, #32]
 8006726:	686b      	ldr	r3, [r5, #4]
 8006728:	2a20      	cmp	r2, #32
 800672a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800672e:	bf0c      	ite	eq
 8006730:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8006734:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8006738:	606b      	str	r3, [r5, #4]
 800673a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800673c:	071d      	lsls	r5, r3, #28
 800673e:	d517      	bpl.n	8006770 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006740:	6963      	ldr	r3, [r4, #20]
 8006742:	2b00      	cmp	r3, #0
 8006744:	f000 8126 	beq.w	8006994 <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006748:	4b6d      	ldr	r3, [pc, #436]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 800674a:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800674c:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 800674e:	f042 0201 	orr.w	r2, r2, #1
 8006752:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8006754:	f7fc fe78 	bl	8003448 <HAL_GetTick>
 8006758:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800675a:	e005      	b.n	8006768 <HAL_RCC_OscConfig+0x118>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800675c:	f7fc fe74 	bl	8003448 <HAL_GetTick>
 8006760:	1b80      	subs	r0, r0, r6
 8006762:	2802      	cmp	r0, #2
 8006764:	f200 80fb 	bhi.w	800695e <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006768:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800676a:	0798      	lsls	r0, r3, #30
 800676c:	d5f6      	bpl.n	800675c <HAL_RCC_OscConfig+0x10c>
 800676e:	6823      	ldr	r3, [r4, #0]
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006770:	069a      	lsls	r2, r3, #26
 8006772:	d517      	bpl.n	80067a4 <HAL_RCC_OscConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006774:	69a3      	ldr	r3, [r4, #24]
 8006776:	2b00      	cmp	r3, #0
 8006778:	f000 811f 	beq.w	80069ba <HAL_RCC_OscConfig+0x36a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800677c:	4b60      	ldr	r3, [pc, #384]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 800677e:	681a      	ldr	r2, [r3, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006780:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_ENABLE();
 8006782:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006786:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8006788:	f7fc fe5e 	bl	8003448 <HAL_GetTick>
 800678c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800678e:	e005      	b.n	800679c <HAL_RCC_OscConfig+0x14c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006790:	f7fc fe5a 	bl	8003448 <HAL_GetTick>
 8006794:	1b80      	subs	r0, r0, r6
 8006796:	2802      	cmp	r0, #2
 8006798:	f200 80e1 	bhi.w	800695e <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800679c:	682b      	ldr	r3, [r5, #0]
 800679e:	049f      	lsls	r7, r3, #18
 80067a0:	d5f6      	bpl.n	8006790 <HAL_RCC_OscConfig+0x140>
 80067a2:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067a4:	0759      	lsls	r1, r3, #29
 80067a6:	f100 80a0 	bmi.w	80068ea <HAL_RCC_OscConfig+0x29a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80067aa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80067ac:	b1d8      	cbz	r0, 80067e6 <HAL_RCC_OscConfig+0x196>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80067ae:	4b54      	ldr	r3, [pc, #336]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 80067b0:	691a      	ldr	r2, [r3, #16]
 80067b2:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80067b6:	2a18      	cmp	r2, #24
 80067b8:	f000 81c9 	beq.w	8006b4e <HAL_RCC_OscConfig+0x4fe>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80067bc:	2802      	cmp	r0, #2
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067be:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80067c0:	f000 815b 	beq.w	8006a7a <HAL_RCC_OscConfig+0x42a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067c4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067c8:	461c      	mov	r4, r3
        __HAL_RCC_PLL_DISABLE();
 80067ca:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80067cc:	f7fc fe3c 	bl	8003448 <HAL_GetTick>
 80067d0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067d2:	e005      	b.n	80067e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067d4:	f7fc fe38 	bl	8003448 <HAL_GetTick>
 80067d8:	1b40      	subs	r0, r0, r5
 80067da:	2802      	cmp	r0, #2
 80067dc:	f200 80bf 	bhi.w	800695e <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067e0:	6823      	ldr	r3, [r4, #0]
 80067e2:	019b      	lsls	r3, r3, #6
 80067e4:	d4f6      	bmi.n	80067d4 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80067e6:	2000      	movs	r0, #0
}
 80067e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80067ea:	4a45      	ldr	r2, [pc, #276]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 80067ec:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80067ee:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80067f0:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 80067f4:	d02f      	beq.n	8006856 <HAL_RCC_OscConfig+0x206>
 80067f6:	2b18      	cmp	r3, #24
 80067f8:	d02b      	beq.n	8006852 <HAL_RCC_OscConfig+0x202>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80067fa:	68e2      	ldr	r2, [r4, #12]
 80067fc:	2a00      	cmp	r2, #0
 80067fe:	f000 8103 	beq.w	8006a08 <HAL_RCC_OscConfig+0x3b8>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006802:	493f      	ldr	r1, [pc, #252]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 8006804:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006806:	460d      	mov	r5, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006808:	f023 0319 	bic.w	r3, r3, #25
 800680c:	4313      	orrs	r3, r2
 800680e:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8006810:	f7fc fe1a 	bl	8003448 <HAL_GetTick>
 8006814:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006816:	e005      	b.n	8006824 <HAL_RCC_OscConfig+0x1d4>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006818:	f7fc fe16 	bl	8003448 <HAL_GetTick>
 800681c:	1b80      	subs	r0, r0, r6
 800681e:	2802      	cmp	r0, #2
 8006820:	f200 809d 	bhi.w	800695e <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006824:	682b      	ldr	r3, [r5, #0]
 8006826:	075f      	lsls	r7, r3, #29
 8006828:	d5f6      	bpl.n	8006818 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800682a:	f7fc fe25 	bl	8003478 <HAL_GetREVID>
 800682e:	f241 0303 	movw	r3, #4099	; 0x1003
 8006832:	4298      	cmp	r0, r3
 8006834:	f200 81e2 	bhi.w	8006bfc <HAL_RCC_OscConfig+0x5ac>
 8006838:	6922      	ldr	r2, [r4, #16]
 800683a:	686b      	ldr	r3, [r5, #4]
 800683c:	2a40      	cmp	r2, #64	; 0x40
 800683e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006842:	bf0c      	ite	eq
 8006844:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 8006848:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800684c:	606b      	str	r3, [r5, #4]
 800684e:	6823      	ldr	r3, [r4, #0]
 8006850:	e73d      	b.n	80066ce <HAL_RCC_OscConfig+0x7e>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006852:	0792      	lsls	r2, r2, #30
 8006854:	d1d1      	bne.n	80067fa <HAL_RCC_OscConfig+0x1aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006856:	4b2a      	ldr	r3, [pc, #168]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	075b      	lsls	r3, r3, #29
 800685c:	d501      	bpl.n	8006862 <HAL_RCC_OscConfig+0x212>
 800685e:	68e3      	ldr	r3, [r4, #12]
 8006860:	b30b      	cbz	r3, 80068a6 <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006862:	f7fc fe09 	bl	8003478 <HAL_GetREVID>
 8006866:	f241 0303 	movw	r3, #4099	; 0x1003
 800686a:	4298      	cmp	r0, r3
 800686c:	f200 80e0 	bhi.w	8006a30 <HAL_RCC_OscConfig+0x3e0>
 8006870:	6922      	ldr	r2, [r4, #16]
 8006872:	2a40      	cmp	r2, #64	; 0x40
 8006874:	f000 80f8 	beq.w	8006a68 <HAL_RCC_OscConfig+0x418>
 8006878:	4921      	ldr	r1, [pc, #132]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 800687a:	684b      	ldr	r3, [r1, #4]
 800687c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006880:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8006884:	604b      	str	r3, [r1, #4]
 8006886:	6823      	ldr	r3, [r4, #0]
 8006888:	e721      	b.n	80066ce <HAL_RCC_OscConfig+0x7e>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800688a:	f001 0103 	and.w	r1, r1, #3
 800688e:	2902      	cmp	r1, #2
 8006890:	f47f aef1 	bne.w	8006676 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006894:	4a1a      	ldr	r2, [pc, #104]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 8006896:	6812      	ldr	r2, [r2, #0]
 8006898:	0392      	lsls	r2, r2, #14
 800689a:	f57f af15 	bpl.w	80066c8 <HAL_RCC_OscConfig+0x78>
 800689e:	6862      	ldr	r2, [r4, #4]
 80068a0:	2a00      	cmp	r2, #0
 80068a2:	f47f af11 	bne.w	80066c8 <HAL_RCC_OscConfig+0x78>
        return HAL_ERROR;
 80068a6:	2001      	movs	r0, #1
}
 80068a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80068aa:	f002 0203 	and.w	r2, r2, #3
 80068ae:	2a01      	cmp	r2, #1
 80068b0:	f47f af1a 	bne.w	80066e8 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80068b4:	4b12      	ldr	r3, [pc, #72]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	05da      	lsls	r2, r3, #23
 80068ba:	d502      	bpl.n	80068c2 <HAL_RCC_OscConfig+0x272>
 80068bc:	69e3      	ldr	r3, [r4, #28]
 80068be:	2b80      	cmp	r3, #128	; 0x80
 80068c0:	d1f1      	bne.n	80068a6 <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80068c2:	f7fc fdd9 	bl	8003478 <HAL_GetREVID>
 80068c6:	f241 0303 	movw	r3, #4099	; 0x1003
 80068ca:	4298      	cmp	r0, r3
 80068cc:	f200 80ba 	bhi.w	8006a44 <HAL_RCC_OscConfig+0x3f4>
 80068d0:	6a22      	ldr	r2, [r4, #32]
 80068d2:	2a20      	cmp	r2, #32
 80068d4:	f000 81a1 	beq.w	8006c1a <HAL_RCC_OscConfig+0x5ca>
 80068d8:	4909      	ldr	r1, [pc, #36]	; (8006900 <HAL_RCC_OscConfig+0x2b0>)
 80068da:	684b      	ldr	r3, [r1, #4]
 80068dc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80068e0:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80068e4:	604b      	str	r3, [r1, #4]
 80068e6:	6823      	ldr	r3, [r4, #0]
 80068e8:	e728      	b.n	800673c <HAL_RCC_OscConfig+0xec>
    PWR->CR1 |= PWR_CR1_DBP;
 80068ea:	4b06      	ldr	r3, [pc, #24]	; (8006904 <HAL_RCC_OscConfig+0x2b4>)
 80068ec:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80068ee:	461d      	mov	r5, r3
    PWR->CR1 |= PWR_CR1_DBP;
 80068f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068f4:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80068f6:	f7fc fda7 	bl	8003448 <HAL_GetTick>
 80068fa:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80068fc:	e009      	b.n	8006912 <HAL_RCC_OscConfig+0x2c2>
 80068fe:	bf00      	nop
 8006900:	58024400 	.word	0x58024400
 8006904:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006908:	f7fc fd9e 	bl	8003448 <HAL_GetTick>
 800690c:	1b80      	subs	r0, r0, r6
 800690e:	2864      	cmp	r0, #100	; 0x64
 8006910:	d825      	bhi.n	800695e <HAL_RCC_OscConfig+0x30e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006912:	682b      	ldr	r3, [r5, #0]
 8006914:	05da      	lsls	r2, r3, #23
 8006916:	d5f7      	bpl.n	8006908 <HAL_RCC_OscConfig+0x2b8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006918:	68a3      	ldr	r3, [r4, #8]
 800691a:	2b01      	cmp	r3, #1
 800691c:	f000 8177 	beq.w	8006c0e <HAL_RCC_OscConfig+0x5be>
 8006920:	2b00      	cmp	r3, #0
 8006922:	f000 8142 	beq.w	8006baa <HAL_RCC_OscConfig+0x55a>
 8006926:	2b05      	cmp	r3, #5
 8006928:	4bb1      	ldr	r3, [pc, #708]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
 800692a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800692c:	f000 817e 	beq.w	8006c2c <HAL_RCC_OscConfig+0x5dc>
 8006930:	f022 0201 	bic.w	r2, r2, #1
 8006934:	671a      	str	r2, [r3, #112]	; 0x70
 8006936:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006938:	f022 0204 	bic.w	r2, r2, #4
 800693c:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800693e:	f7fc fd83 	bl	8003448 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006942:	4dab      	ldr	r5, [pc, #684]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
      tickstart = HAL_GetTick();
 8006944:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006946:	f241 3688 	movw	r6, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800694a:	e004      	b.n	8006956 <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800694c:	f7fc fd7c 	bl	8003448 <HAL_GetTick>
 8006950:	1bc0      	subs	r0, r0, r7
 8006952:	42b0      	cmp	r0, r6
 8006954:	d803      	bhi.n	800695e <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006956:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8006958:	079b      	lsls	r3, r3, #30
 800695a:	d5f7      	bpl.n	800694c <HAL_RCC_OscConfig+0x2fc>
 800695c:	e725      	b.n	80067aa <HAL_RCC_OscConfig+0x15a>
            return HAL_TIMEOUT;
 800695e:	2003      	movs	r0, #3
}
 8006960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006962:	4ba3      	ldr	r3, [pc, #652]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
 8006964:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006966:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006968:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800696c:	601a      	str	r2, [r3, #0]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006974:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006976:	f7fc fd67 	bl	8003448 <HAL_GetTick>
 800697a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800697c:	e004      	b.n	8006988 <HAL_RCC_OscConfig+0x338>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800697e:	f7fc fd63 	bl	8003448 <HAL_GetTick>
 8006982:	1b80      	subs	r0, r0, r6
 8006984:	2864      	cmp	r0, #100	; 0x64
 8006986:	d8ea      	bhi.n	800695e <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006988:	682b      	ldr	r3, [r5, #0]
 800698a:	0398      	lsls	r0, r3, #14
 800698c:	d4f7      	bmi.n	800697e <HAL_RCC_OscConfig+0x32e>
 800698e:	e69a      	b.n	80066c6 <HAL_RCC_OscConfig+0x76>
    return HAL_ERROR;
 8006990:	2001      	movs	r0, #1
}
 8006992:	4770      	bx	lr
      __HAL_RCC_LSI_DISABLE();
 8006994:	4b96      	ldr	r3, [pc, #600]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
 8006996:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006998:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 800699a:	f022 0201 	bic.w	r2, r2, #1
 800699e:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80069a0:	f7fc fd52 	bl	8003448 <HAL_GetTick>
 80069a4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80069a6:	e004      	b.n	80069b2 <HAL_RCC_OscConfig+0x362>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069a8:	f7fc fd4e 	bl	8003448 <HAL_GetTick>
 80069ac:	1b80      	subs	r0, r0, r6
 80069ae:	2802      	cmp	r0, #2
 80069b0:	d8d5      	bhi.n	800695e <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80069b2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80069b4:	0799      	lsls	r1, r3, #30
 80069b6:	d4f7      	bmi.n	80069a8 <HAL_RCC_OscConfig+0x358>
 80069b8:	e6d9      	b.n	800676e <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_HSI48_DISABLE();
 80069ba:	4b8d      	ldr	r3, [pc, #564]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
 80069bc:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80069be:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_DISABLE();
 80069c0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80069c4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80069c6:	f7fc fd3f 	bl	8003448 <HAL_GetTick>
 80069ca:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80069cc:	e004      	b.n	80069d8 <HAL_RCC_OscConfig+0x388>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80069ce:	f7fc fd3b 	bl	8003448 <HAL_GetTick>
 80069d2:	1b80      	subs	r0, r0, r6
 80069d4:	2802      	cmp	r0, #2
 80069d6:	d8c2      	bhi.n	800695e <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80069d8:	682b      	ldr	r3, [r5, #0]
 80069da:	0498      	lsls	r0, r3, #18
 80069dc:	d4f7      	bmi.n	80069ce <HAL_RCC_OscConfig+0x37e>
 80069de:	e6e0      	b.n	80067a2 <HAL_RCC_OscConfig+0x152>
        __HAL_RCC_CSI_DISABLE();
 80069e0:	4b83      	ldr	r3, [pc, #524]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
 80069e2:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80069e4:	461d      	mov	r5, r3
        __HAL_RCC_CSI_DISABLE();
 80069e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069ea:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80069ec:	f7fc fd2c 	bl	8003448 <HAL_GetTick>
 80069f0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80069f2:	e004      	b.n	80069fe <HAL_RCC_OscConfig+0x3ae>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80069f4:	f7fc fd28 	bl	8003448 <HAL_GetTick>
 80069f8:	1b80      	subs	r0, r0, r6
 80069fa:	2802      	cmp	r0, #2
 80069fc:	d8af      	bhi.n	800695e <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80069fe:	682b      	ldr	r3, [r5, #0]
 8006a00:	05df      	lsls	r7, r3, #23
 8006a02:	d4f7      	bmi.n	80069f4 <HAL_RCC_OscConfig+0x3a4>
 8006a04:	6823      	ldr	r3, [r4, #0]
 8006a06:	e699      	b.n	800673c <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_DISABLE();
 8006a08:	4b79      	ldr	r3, [pc, #484]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
 8006a0a:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006a0c:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 8006a0e:	f022 0201 	bic.w	r2, r2, #1
 8006a12:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006a14:	f7fc fd18 	bl	8003448 <HAL_GetTick>
 8006a18:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006a1a:	e004      	b.n	8006a26 <HAL_RCC_OscConfig+0x3d6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a1c:	f7fc fd14 	bl	8003448 <HAL_GetTick>
 8006a20:	1b80      	subs	r0, r0, r6
 8006a22:	2802      	cmp	r0, #2
 8006a24:	d89b      	bhi.n	800695e <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006a26:	682b      	ldr	r3, [r5, #0]
 8006a28:	0758      	lsls	r0, r3, #29
 8006a2a:	d4f7      	bmi.n	8006a1c <HAL_RCC_OscConfig+0x3cc>
 8006a2c:	6823      	ldr	r3, [r4, #0]
 8006a2e:	e64e      	b.n	80066ce <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a30:	4a6f      	ldr	r2, [pc, #444]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
 8006a32:	6921      	ldr	r1, [r4, #16]
 8006a34:	6853      	ldr	r3, [r2, #4]
 8006a36:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006a3a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006a3e:	6053      	str	r3, [r2, #4]
 8006a40:	6823      	ldr	r3, [r4, #0]
 8006a42:	e644      	b.n	80066ce <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006a44:	4a6a      	ldr	r2, [pc, #424]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
 8006a46:	6a21      	ldr	r1, [r4, #32]
 8006a48:	68d3      	ldr	r3, [r2, #12]
 8006a4a:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8006a4e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006a52:	60d3      	str	r3, [r2, #12]
 8006a54:	6823      	ldr	r3, [r4, #0]
 8006a56:	e671      	b.n	800673c <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a58:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006a5c:	601a      	str	r2, [r3, #0]
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006a64:	601a      	str	r2, [r3, #0]
 8006a66:	e620      	b.n	80066aa <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a68:	4a61      	ldr	r2, [pc, #388]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
 8006a6a:	6853      	ldr	r3, [r2, #4]
 8006a6c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a74:	6053      	str	r3, [r2, #4]
 8006a76:	6823      	ldr	r3, [r4, #0]
 8006a78:	e629      	b.n	80066ce <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_PLL_DISABLE();
 8006a7a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a7e:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 8006a80:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006a82:	f7fc fce1 	bl	8003448 <HAL_GetTick>
 8006a86:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a88:	e005      	b.n	8006a96 <HAL_RCC_OscConfig+0x446>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a8a:	f7fc fcdd 	bl	8003448 <HAL_GetTick>
 8006a8e:	1b80      	subs	r0, r0, r6
 8006a90:	2802      	cmp	r0, #2
 8006a92:	f63f af64 	bhi.w	800695e <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a96:	682b      	ldr	r3, [r5, #0]
 8006a98:	0199      	lsls	r1, r3, #6
 8006a9a:	d4f6      	bmi.n	8006a8a <HAL_RCC_OscConfig+0x43a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a9c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8006a9e:	4b55      	ldr	r3, [pc, #340]	; (8006bf4 <HAL_RCC_OscConfig+0x5a4>)
 8006aa0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006aa6:	4954      	ldr	r1, [pc, #336]	; (8006bf8 <HAL_RCC_OscConfig+0x5a8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006aa8:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006aaa:	4e51      	ldr	r6, [pc, #324]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006aac:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8006ab0:	62ab      	str	r3, [r5, #40]	; 0x28
 8006ab2:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8006ab4:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8006ab8:	3f01      	subs	r7, #1
 8006aba:	1e50      	subs	r0, r2, #1
 8006abc:	3b01      	subs	r3, #1
 8006abe:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8006ac0:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8006ac4:	025b      	lsls	r3, r3, #9
 8006ac6:	0400      	lsls	r0, r0, #16
 8006ac8:	3a01      	subs	r2, #1
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8006ad0:	0612      	lsls	r2, r2, #24
 8006ad2:	4303      	orrs	r3, r0
 8006ad4:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8006ad8:	433b      	orrs	r3, r7
 8006ada:	4313      	orrs	r3, r2
 8006adc:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8006ade:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006ae0:	f023 0301 	bic.w	r3, r3, #1
 8006ae4:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006ae6:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8006ae8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006aea:	4011      	ands	r1, r2
 8006aec:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8006af0:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006af2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006af4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006af6:	f023 030c 	bic.w	r3, r3, #12
 8006afa:	4313      	orrs	r3, r2
 8006afc:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006afe:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006b00:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006b02:	f023 0302 	bic.w	r3, r3, #2
 8006b06:	4313      	orrs	r3, r2
 8006b08:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006b0a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006b0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b10:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b12:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006b14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b18:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006b1a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006b1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b20:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8006b22:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006b24:	f043 0301 	orr.w	r3, r3, #1
 8006b28:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8006b2a:	682b      	ldr	r3, [r5, #0]
 8006b2c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006b30:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006b32:	f7fc fc89 	bl	8003448 <HAL_GetTick>
 8006b36:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006b38:	e005      	b.n	8006b46 <HAL_RCC_OscConfig+0x4f6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b3a:	f7fc fc85 	bl	8003448 <HAL_GetTick>
 8006b3e:	1b00      	subs	r0, r0, r4
 8006b40:	2802      	cmp	r0, #2
 8006b42:	f63f af0c 	bhi.w	800695e <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006b46:	6833      	ldr	r3, [r6, #0]
 8006b48:	019a      	lsls	r2, r3, #6
 8006b4a:	d5f6      	bpl.n	8006b3a <HAL_RCC_OscConfig+0x4ea>
 8006b4c:	e64b      	b.n	80067e6 <HAL_RCC_OscConfig+0x196>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b4e:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006b50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006b52:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b54:	f43f ae48 	beq.w	80067e8 <HAL_RCC_OscConfig+0x198>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b58:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b5c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006b5e:	428b      	cmp	r3, r1
 8006b60:	f47f aea1 	bne.w	80068a6 <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b64:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	f47f ae9b 	bne.w	80068a6 <HAL_RCC_OscConfig+0x256>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006b70:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006b72:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8006b76:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	f47f ae94 	bne.w	80068a6 <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006b7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006b80:	f3c5 2246 	ubfx	r2, r5, #9, #7
 8006b84:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006b86:	429a      	cmp	r2, r3
 8006b88:	f47f ae8d 	bne.w	80068a6 <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006b8c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006b8e:	f3c5 4206 	ubfx	r2, r5, #16, #7
 8006b92:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006b94:	429a      	cmp	r2, r3
 8006b96:	f47f ae86 	bne.w	80068a6 <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006b9a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006b9c:	f3c5 6506 	ubfx	r5, r5, #24, #7
 8006ba0:	3801      	subs	r0, #1
    return HAL_ERROR;
 8006ba2:	1a28      	subs	r0, r5, r0
 8006ba4:	bf18      	it	ne
 8006ba6:	2001      	movne	r0, #1
 8006ba8:	e61e      	b.n	80067e8 <HAL_RCC_OscConfig+0x198>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006baa:	4b11      	ldr	r3, [pc, #68]	; (8006bf0 <HAL_RCC_OscConfig+0x5a0>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bac:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006bb0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006bb2:	461d      	mov	r5, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006bb4:	f022 0201 	bic.w	r2, r2, #1
 8006bb8:	671a      	str	r2, [r3, #112]	; 0x70
 8006bba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006bbc:	f022 0204 	bic.w	r2, r2, #4
 8006bc0:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8006bc2:	f7fc fc41 	bl	8003448 <HAL_GetTick>
 8006bc6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006bc8:	e005      	b.n	8006bd6 <HAL_RCC_OscConfig+0x586>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bca:	f7fc fc3d 	bl	8003448 <HAL_GetTick>
 8006bce:	1b80      	subs	r0, r0, r6
 8006bd0:	42b8      	cmp	r0, r7
 8006bd2:	f63f aec4 	bhi.w	800695e <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006bd6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8006bd8:	0798      	lsls	r0, r3, #30
 8006bda:	d4f6      	bmi.n	8006bca <HAL_RCC_OscConfig+0x57a>
 8006bdc:	e5e5      	b.n	80067aa <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006bde:	68eb      	ldr	r3, [r5, #12]
 8006be0:	6a22      	ldr	r2, [r4, #32]
 8006be2:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8006be6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006bea:	60eb      	str	r3, [r5, #12]
 8006bec:	6823      	ldr	r3, [r4, #0]
 8006bee:	e5a5      	b.n	800673c <HAL_RCC_OscConfig+0xec>
 8006bf0:	58024400 	.word	0x58024400
 8006bf4:	fffffc0c 	.word	0xfffffc0c
 8006bf8:	ffff0007 	.word	0xffff0007
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bfc:	686b      	ldr	r3, [r5, #4]
 8006bfe:	6922      	ldr	r2, [r4, #16]
 8006c00:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006c04:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006c08:	606b      	str	r3, [r5, #4]
 8006c0a:	6823      	ldr	r3, [r4, #0]
 8006c0c:	e55f      	b.n	80066ce <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c0e:	4a0b      	ldr	r2, [pc, #44]	; (8006c3c <HAL_RCC_OscConfig+0x5ec>)
 8006c10:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8006c12:	f043 0301 	orr.w	r3, r3, #1
 8006c16:	6713      	str	r3, [r2, #112]	; 0x70
 8006c18:	e691      	b.n	800693e <HAL_RCC_OscConfig+0x2ee>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006c1a:	4a08      	ldr	r2, [pc, #32]	; (8006c3c <HAL_RCC_OscConfig+0x5ec>)
 8006c1c:	6853      	ldr	r3, [r2, #4]
 8006c1e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006c22:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006c26:	6053      	str	r3, [r2, #4]
 8006c28:	6823      	ldr	r3, [r4, #0]
 8006c2a:	e587      	b.n	800673c <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c2c:	f042 0204 	orr.w	r2, r2, #4
 8006c30:	671a      	str	r2, [r3, #112]	; 0x70
 8006c32:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006c34:	f042 0201 	orr.w	r2, r2, #1
 8006c38:	671a      	str	r2, [r3, #112]	; 0x70
 8006c3a:	e680      	b.n	800693e <HAL_RCC_OscConfig+0x2ee>
 8006c3c:	58024400 	.word	0x58024400

08006c40 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c40:	4a3e      	ldr	r2, [pc, #248]	; (8006d3c <HAL_RCC_GetSysClockFreq+0xfc>)
 8006c42:	6913      	ldr	r3, [r2, #16]
 8006c44:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c48:	2b10      	cmp	r3, #16
 8006c4a:	d04f      	beq.n	8006cec <HAL_RCC_GetSysClockFreq+0xac>
 8006c4c:	2b18      	cmp	r3, #24
 8006c4e:	d00b      	beq.n	8006c68 <HAL_RCC_GetSysClockFreq+0x28>
 8006c50:	b10b      	cbz	r3, 8006c56 <HAL_RCC_GetSysClockFreq+0x16>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006c52:	483b      	ldr	r0, [pc, #236]	; (8006d40 <HAL_RCC_GetSysClockFreq+0x100>)
 8006c54:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c56:	6813      	ldr	r3, [r2, #0]
 8006c58:	0699      	lsls	r1, r3, #26
 8006c5a:	d549      	bpl.n	8006cf0 <HAL_RCC_GetSysClockFreq+0xb0>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006c5c:	6813      	ldr	r3, [r2, #0]
 8006c5e:	4839      	ldr	r0, [pc, #228]	; (8006d44 <HAL_RCC_GetSysClockFreq+0x104>)
 8006c60:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006c64:	40d8      	lsrs	r0, r3
 8006c66:	4770      	bx	lr
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c68:	6a91      	ldr	r1, [r2, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006c6a:	6a90      	ldr	r0, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006c6c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006c6e:	f3c0 1005 	ubfx	r0, r0, #4, #6
{
 8006c72:	b410      	push	{r4}
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006c74:	6b54      	ldr	r4, [r2, #52]	; 0x34

    if (pllm != 0U)
 8006c76:	b3b0      	cbz	r0, 8006ce6 <HAL_RCC_GetSysClockFreq+0xa6>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006c78:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006c7c:	f003 0301 	and.w	r3, r3, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c80:	f001 0103 	and.w	r1, r1, #3
 8006c84:	ee07 0a90 	vmov	s15, r0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006c88:	fb03 f304 	mul.w	r3, r3, r4
    {
      switch (pllsource)
 8006c8c:	2901      	cmp	r1, #1
 8006c8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006c92:	ee07 3a10 	vmov	s14, r3
 8006c96:	eeba 7ae9 	vcvt.f32.s32	s14, s14, #13
      switch (pllsource)
 8006c9a:	d002      	beq.n	8006ca2 <HAL_RCC_GetSysClockFreq+0x62>
 8006c9c:	d32d      	bcc.n	8006cfa <HAL_RCC_GetSysClockFreq+0xba>
 8006c9e:	2902      	cmp	r1, #2
 8006ca0:	d028      	beq.n	8006cf4 <HAL_RCC_GetSysClockFreq+0xb4>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006ca2:	eddf 5a29 	vldr	s11, [pc, #164]	; 8006d48 <HAL_RCC_GetSysClockFreq+0x108>
 8006ca6:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8006caa:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cb0:	ee07 3a90 	vmov	s15, r3
 8006cb4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8006cb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006cbc:	ee77 7a86 	vadd.f32	s15, s15, s12
 8006cc0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006cc4:	ee27 7a26 	vmul.f32	s14, s14, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006cc8:	4b1c      	ldr	r3, [pc, #112]	; (8006d3c <HAL_RCC_GetSysClockFreq+0xfc>)
 8006cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ccc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006cd0:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006cd2:	ee07 3a90 	vmov	s15, r3
 8006cd6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006cda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006cde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ce2:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8006ce6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cea:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8006cec:	4817      	ldr	r0, [pc, #92]	; (8006d4c <HAL_RCC_GetSysClockFreq+0x10c>)
 8006cee:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006cf0:	4814      	ldr	r0, [pc, #80]	; (8006d44 <HAL_RCC_GetSysClockFreq+0x104>)
}
 8006cf2:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006cf4:	eddf 5a16 	vldr	s11, [pc, #88]	; 8006d50 <HAL_RCC_GetSysClockFreq+0x110>
 8006cf8:	e7d5      	b.n	8006ca6 <HAL_RCC_GetSysClockFreq+0x66>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006cfa:	6813      	ldr	r3, [r2, #0]
 8006cfc:	069b      	lsls	r3, r3, #26
 8006cfe:	d51a      	bpl.n	8006d36 <HAL_RCC_GetSysClockFreq+0xf6>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006d00:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006d02:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006d06:	490f      	ldr	r1, [pc, #60]	; (8006d44 <HAL_RCC_GetSysClockFreq+0x104>)
 8006d08:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006d0c:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006d0e:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006d10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d14:	ee06 1a90 	vmov	s13, r1
 8006d18:	eef8 5ae6 	vcvt.f32.s32	s11, s13
 8006d1c:	ee06 3a90 	vmov	s13, r3
 8006d20:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 8006d24:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8006d28:	ee76 7a05 	vadd.f32	s15, s12, s10
 8006d2c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006d30:	ee26 7a87 	vmul.f32	s14, s13, s14
 8006d34:	e7c8      	b.n	8006cc8 <HAL_RCC_GetSysClockFreq+0x88>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006d36:	eddf 5a07 	vldr	s11, [pc, #28]	; 8006d54 <HAL_RCC_GetSysClockFreq+0x114>
 8006d3a:	e7b4      	b.n	8006ca6 <HAL_RCC_GetSysClockFreq+0x66>
 8006d3c:	58024400 	.word	0x58024400
 8006d40:	003d0900 	.word	0x003d0900
 8006d44:	03d09000 	.word	0x03d09000
 8006d48:	4a742400 	.word	0x4a742400
 8006d4c:	017d7840 	.word	0x017d7840
 8006d50:	4bbebc20 	.word	0x4bbebc20
 8006d54:	4c742400 	.word	0x4c742400

08006d58 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8006d58:	b178      	cbz	r0, 8006d7a <HAL_RCC_ClockConfig+0x22>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006d5a:	4a8e      	ldr	r2, [pc, #568]	; (8006f94 <HAL_RCC_ClockConfig+0x23c>)
 8006d5c:	6813      	ldr	r3, [r2, #0]
 8006d5e:	f003 030f 	and.w	r3, r3, #15
 8006d62:	428b      	cmp	r3, r1
 8006d64:	d20b      	bcs.n	8006d7e <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d66:	6813      	ldr	r3, [r2, #0]
 8006d68:	f023 030f 	bic.w	r3, r3, #15
 8006d6c:	430b      	orrs	r3, r1
 8006d6e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d70:	6813      	ldr	r3, [r2, #0]
 8006d72:	f003 030f 	and.w	r3, r3, #15
 8006d76:	428b      	cmp	r3, r1
 8006d78:	d001      	beq.n	8006d7e <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8006d7a:	2001      	movs	r0, #1
}
 8006d7c:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006d7e:	6803      	ldr	r3, [r0, #0]
{
 8006d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006d84:	075d      	lsls	r5, r3, #29
 8006d86:	d50b      	bpl.n	8006da0 <HAL_RCC_ClockConfig+0x48>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006d88:	4c83      	ldr	r4, [pc, #524]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006d8a:	6905      	ldr	r5, [r0, #16]
 8006d8c:	69a2      	ldr	r2, [r4, #24]
 8006d8e:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8006d92:	4295      	cmp	r5, r2
 8006d94:	d904      	bls.n	8006da0 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006d96:	69a2      	ldr	r2, [r4, #24]
 8006d98:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006d9c:	432a      	orrs	r2, r5
 8006d9e:	61a2      	str	r2, [r4, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006da0:	071c      	lsls	r4, r3, #28
 8006da2:	d50b      	bpl.n	8006dbc <HAL_RCC_ClockConfig+0x64>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006da4:	4c7c      	ldr	r4, [pc, #496]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006da6:	6945      	ldr	r5, [r0, #20]
 8006da8:	69e2      	ldr	r2, [r4, #28]
 8006daa:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8006dae:	4295      	cmp	r5, r2
 8006db0:	d904      	bls.n	8006dbc <HAL_RCC_ClockConfig+0x64>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006db2:	69e2      	ldr	r2, [r4, #28]
 8006db4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006db8:	432a      	orrs	r2, r5
 8006dba:	61e2      	str	r2, [r4, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006dbc:	06da      	lsls	r2, r3, #27
 8006dbe:	d50b      	bpl.n	8006dd8 <HAL_RCC_ClockConfig+0x80>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006dc0:	4c75      	ldr	r4, [pc, #468]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006dc2:	6985      	ldr	r5, [r0, #24]
 8006dc4:	69e2      	ldr	r2, [r4, #28]
 8006dc6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8006dca:	4295      	cmp	r5, r2
 8006dcc:	d904      	bls.n	8006dd8 <HAL_RCC_ClockConfig+0x80>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006dce:	69e2      	ldr	r2, [r4, #28]
 8006dd0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006dd4:	432a      	orrs	r2, r5
 8006dd6:	61e2      	str	r2, [r4, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006dd8:	069f      	lsls	r7, r3, #26
 8006dda:	d50b      	bpl.n	8006df4 <HAL_RCC_ClockConfig+0x9c>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006ddc:	4c6e      	ldr	r4, [pc, #440]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006dde:	69c5      	ldr	r5, [r0, #28]
 8006de0:	6a22      	ldr	r2, [r4, #32]
 8006de2:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8006de6:	4295      	cmp	r5, r2
 8006de8:	d904      	bls.n	8006df4 <HAL_RCC_ClockConfig+0x9c>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006dea:	6a22      	ldr	r2, [r4, #32]
 8006dec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006df0:	432a      	orrs	r2, r5
 8006df2:	6222      	str	r2, [r4, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006df4:	079e      	lsls	r6, r3, #30
 8006df6:	4604      	mov	r4, r0
 8006df8:	460d      	mov	r5, r1
 8006dfa:	f003 0201 	and.w	r2, r3, #1
 8006dfe:	d55d      	bpl.n	8006ebc <HAL_RCC_ClockConfig+0x164>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006e00:	4e65      	ldr	r6, [pc, #404]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006e02:	68c0      	ldr	r0, [r0, #12]
 8006e04:	69b1      	ldr	r1, [r6, #24]
 8006e06:	f001 010f 	and.w	r1, r1, #15
 8006e0a:	4288      	cmp	r0, r1
 8006e0c:	d904      	bls.n	8006e18 <HAL_RCC_ClockConfig+0xc0>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e0e:	69b1      	ldr	r1, [r6, #24]
 8006e10:	f021 010f 	bic.w	r1, r1, #15
 8006e14:	4301      	orrs	r1, r0
 8006e16:	61b1      	str	r1, [r6, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e18:	2a00      	cmp	r2, #0
 8006e1a:	d031      	beq.n	8006e80 <HAL_RCC_ClockConfig+0x128>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006e1c:	4a5e      	ldr	r2, [pc, #376]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006e1e:	68a1      	ldr	r1, [r4, #8]
 8006e20:	6993      	ldr	r3, [r2, #24]
 8006e22:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006e26:	430b      	orrs	r3, r1
 8006e28:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e2a:	6863      	ldr	r3, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006e2c:	6812      	ldr	r2, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e2e:	2b02      	cmp	r3, #2
 8006e30:	f000 80a2 	beq.w	8006f78 <HAL_RCC_ClockConfig+0x220>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e34:	2b03      	cmp	r3, #3
 8006e36:	f000 80a5 	beq.w	8006f84 <HAL_RCC_ClockConfig+0x22c>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	f000 80a6 	beq.w	8006f8c <HAL_RCC_ClockConfig+0x234>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006e40:	0757      	lsls	r7, r2, #29
 8006e42:	d538      	bpl.n	8006eb6 <HAL_RCC_ClockConfig+0x15e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006e44:	4954      	ldr	r1, [pc, #336]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e46:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006e4a:	690a      	ldr	r2, [r1, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e4c:	460e      	mov	r6, r1
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006e4e:	f022 0207 	bic.w	r2, r2, #7
 8006e52:	4313      	orrs	r3, r2
 8006e54:	610b      	str	r3, [r1, #16]
      tickstart = HAL_GetTick();
 8006e56:	f7fc faf7 	bl	8003448 <HAL_GetTick>
 8006e5a:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e5c:	e005      	b.n	8006e6a <HAL_RCC_ClockConfig+0x112>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e5e:	f7fc faf3 	bl	8003448 <HAL_GetTick>
 8006e62:	1bc0      	subs	r0, r0, r7
 8006e64:	4540      	cmp	r0, r8
 8006e66:	f200 808b 	bhi.w	8006f80 <HAL_RCC_ClockConfig+0x228>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e6a:	6933      	ldr	r3, [r6, #16]
 8006e6c:	6862      	ldr	r2, [r4, #4]
 8006e6e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006e72:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8006e76:	d1f2      	bne.n	8006e5e <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e78:	6823      	ldr	r3, [r4, #0]
 8006e7a:	079e      	lsls	r6, r3, #30
 8006e7c:	d50b      	bpl.n	8006e96 <HAL_RCC_ClockConfig+0x13e>
 8006e7e:	68e0      	ldr	r0, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006e80:	4945      	ldr	r1, [pc, #276]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006e82:	698a      	ldr	r2, [r1, #24]
 8006e84:	f002 020f 	and.w	r2, r2, #15
 8006e88:	4282      	cmp	r2, r0
 8006e8a:	d904      	bls.n	8006e96 <HAL_RCC_ClockConfig+0x13e>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e8c:	698a      	ldr	r2, [r1, #24]
 8006e8e:	f022 020f 	bic.w	r2, r2, #15
 8006e92:	4310      	orrs	r0, r2
 8006e94:	6188      	str	r0, [r1, #24]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e96:	493f      	ldr	r1, [pc, #252]	; (8006f94 <HAL_RCC_ClockConfig+0x23c>)
 8006e98:	680a      	ldr	r2, [r1, #0]
 8006e9a:	f002 020f 	and.w	r2, r2, #15
 8006e9e:	42aa      	cmp	r2, r5
 8006ea0:	d914      	bls.n	8006ecc <HAL_RCC_ClockConfig+0x174>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ea2:	680a      	ldr	r2, [r1, #0]
 8006ea4:	f022 020f 	bic.w	r2, r2, #15
 8006ea8:	432a      	orrs	r2, r5
 8006eaa:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eac:	680a      	ldr	r2, [r1, #0]
 8006eae:	f002 020f 	and.w	r2, r2, #15
 8006eb2:	42aa      	cmp	r2, r5
 8006eb4:	d00a      	beq.n	8006ecc <HAL_RCC_ClockConfig+0x174>
    return HAL_ERROR;
 8006eb6:	2001      	movs	r0, #1
}
 8006eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ebc:	2a00      	cmp	r2, #0
 8006ebe:	d1ad      	bne.n	8006e1c <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ec0:	4934      	ldr	r1, [pc, #208]	; (8006f94 <HAL_RCC_ClockConfig+0x23c>)
 8006ec2:	680a      	ldr	r2, [r1, #0]
 8006ec4:	f002 020f 	and.w	r2, r2, #15
 8006ec8:	42aa      	cmp	r2, r5
 8006eca:	d8ea      	bhi.n	8006ea2 <HAL_RCC_ClockConfig+0x14a>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006ecc:	0758      	lsls	r0, r3, #29
 8006ece:	d50b      	bpl.n	8006ee8 <HAL_RCC_ClockConfig+0x190>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006ed0:	4931      	ldr	r1, [pc, #196]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006ed2:	6920      	ldr	r0, [r4, #16]
 8006ed4:	698a      	ldr	r2, [r1, #24]
 8006ed6:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8006eda:	4290      	cmp	r0, r2
 8006edc:	d204      	bcs.n	8006ee8 <HAL_RCC_ClockConfig+0x190>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006ede:	698a      	ldr	r2, [r1, #24]
 8006ee0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006ee4:	4302      	orrs	r2, r0
 8006ee6:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ee8:	0719      	lsls	r1, r3, #28
 8006eea:	d50b      	bpl.n	8006f04 <HAL_RCC_ClockConfig+0x1ac>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006eec:	492a      	ldr	r1, [pc, #168]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006eee:	6960      	ldr	r0, [r4, #20]
 8006ef0:	69ca      	ldr	r2, [r1, #28]
 8006ef2:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8006ef6:	4290      	cmp	r0, r2
 8006ef8:	d204      	bcs.n	8006f04 <HAL_RCC_ClockConfig+0x1ac>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006efa:	69ca      	ldr	r2, [r1, #28]
 8006efc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006f00:	4302      	orrs	r2, r0
 8006f02:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f04:	06da      	lsls	r2, r3, #27
 8006f06:	d50b      	bpl.n	8006f20 <HAL_RCC_ClockConfig+0x1c8>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006f08:	4923      	ldr	r1, [pc, #140]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006f0a:	69a0      	ldr	r0, [r4, #24]
 8006f0c:	69ca      	ldr	r2, [r1, #28]
 8006f0e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8006f12:	4290      	cmp	r0, r2
 8006f14:	d204      	bcs.n	8006f20 <HAL_RCC_ClockConfig+0x1c8>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006f16:	69ca      	ldr	r2, [r1, #28]
 8006f18:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006f1c:	4302      	orrs	r2, r0
 8006f1e:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006f20:	069b      	lsls	r3, r3, #26
 8006f22:	d50b      	bpl.n	8006f3c <HAL_RCC_ClockConfig+0x1e4>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006f24:	4a1c      	ldr	r2, [pc, #112]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006f26:	69e1      	ldr	r1, [r4, #28]
 8006f28:	6a13      	ldr	r3, [r2, #32]
 8006f2a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006f2e:	4299      	cmp	r1, r3
 8006f30:	d204      	bcs.n	8006f3c <HAL_RCC_ClockConfig+0x1e4>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006f32:	6a13      	ldr	r3, [r2, #32]
 8006f34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f38:	430b      	orrs	r3, r1
 8006f3a:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006f3c:	f7ff fe80 	bl	8006c40 <HAL_RCC_GetSysClockFreq>
 8006f40:	4a15      	ldr	r2, [pc, #84]	; (8006f98 <HAL_RCC_ClockConfig+0x240>)
 8006f42:	4916      	ldr	r1, [pc, #88]	; (8006f9c <HAL_RCC_ClockConfig+0x244>)
 8006f44:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f46:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006f48:	f3c3 2303 	ubfx	r3, r3, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 8006f4c:	4d14      	ldr	r5, [pc, #80]	; (8006fa0 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f4e:	f002 020f 	and.w	r2, r2, #15
 8006f52:	4c14      	ldr	r4, [pc, #80]	; (8006fa4 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006f54:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f56:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006f58:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 8006f5c:	4912      	ldr	r1, [pc, #72]	; (8006fa8 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f5e:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006f62:	fa20 f303 	lsr.w	r3, r0, r3
  halstatus = HAL_InitTick (uwTickPrio);
 8006f66:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f68:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 8006f6c:	600b      	str	r3, [r1, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f6e:	6022      	str	r2, [r4, #0]
}
 8006f70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8006f74:	f7fc ba04 	b.w	8003380 <HAL_InitTick>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006f78:	0390      	lsls	r0, r2, #14
 8006f7a:	f53f af63 	bmi.w	8006e44 <HAL_RCC_ClockConfig+0xec>
 8006f7e:	e79a      	b.n	8006eb6 <HAL_RCC_ClockConfig+0x15e>
            return HAL_TIMEOUT;
 8006f80:	2003      	movs	r0, #3
 8006f82:	e799      	b.n	8006eb8 <HAL_RCC_ClockConfig+0x160>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006f84:	0191      	lsls	r1, r2, #6
 8006f86:	f53f af5d 	bmi.w	8006e44 <HAL_RCC_ClockConfig+0xec>
 8006f8a:	e794      	b.n	8006eb6 <HAL_RCC_ClockConfig+0x15e>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006f8c:	05d2      	lsls	r2, r2, #23
 8006f8e:	f53f af59 	bmi.w	8006e44 <HAL_RCC_ClockConfig+0xec>
 8006f92:	e790      	b.n	8006eb6 <HAL_RCC_ClockConfig+0x15e>
 8006f94:	52002000 	.word	0x52002000
 8006f98:	58024400 	.word	0x58024400
 8006f9c:	08011fd0 	.word	0x08011fd0
 8006fa0:	24000200 	.word	0x24000200
 8006fa4:	240001f8 	.word	0x240001f8
 8006fa8:	240001f4 	.word	0x240001f4

08006fac <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006fac:	4a49      	ldr	r2, [pc, #292]	; (80070d4 <HAL_RCC_GetHCLKFreq+0x128>)
 8006fae:	6913      	ldr	r3, [r2, #16]
 8006fb0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006fb4:	2b10      	cmp	r3, #16
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fb6:	b430      	push	{r4, r5}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006fb8:	d064      	beq.n	8007084 <HAL_RCC_GetHCLKFreq+0xd8>
 8006fba:	2b18      	cmp	r3, #24
 8006fbc:	d022      	beq.n	8007004 <HAL_RCC_GetHCLKFreq+0x58>
 8006fbe:	b1bb      	cbz	r3, 8006ff0 <HAL_RCC_GetHCLKFreq+0x44>
    sysclockfreq = CSI_VALUE;
 8006fc0:	4b45      	ldr	r3, [pc, #276]	; (80070d8 <HAL_RCC_GetHCLKFreq+0x12c>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006fc2:	4944      	ldr	r1, [pc, #272]	; (80070d4 <HAL_RCC_GetHCLKFreq+0x128>)
 8006fc4:	4845      	ldr	r0, [pc, #276]	; (80070dc <HAL_RCC_GetHCLKFreq+0x130>)
 8006fc6:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006fc8:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006fca:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006fce:	4c44      	ldr	r4, [pc, #272]	; (80070e0 <HAL_RCC_GetHCLKFreq+0x134>)
 8006fd0:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006fd4:	4d43      	ldr	r5, [pc, #268]	; (80070e4 <HAL_RCC_GetHCLKFreq+0x138>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006fd6:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006fd8:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006fda:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006fde:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006fe2:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006fe4:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8006fe8:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006fea:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8006fec:	bc30      	pop	{r4, r5}
 8006fee:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ff0:	6813      	ldr	r3, [r2, #0]
 8006ff2:	0699      	lsls	r1, r3, #26
 8006ff4:	d548      	bpl.n	8007088 <HAL_RCC_GetHCLKFreq+0xdc>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ff6:	6813      	ldr	r3, [r2, #0]
 8006ff8:	4a3b      	ldr	r2, [pc, #236]	; (80070e8 <HAL_RCC_GetHCLKFreq+0x13c>)
 8006ffa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8007002:	e7de      	b.n	8006fc2 <HAL_RCC_GetHCLKFreq+0x16>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007004:	6a90      	ldr	r0, [r2, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007006:	6a93      	ldr	r3, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007008:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800700a:	f3c3 1305 	ubfx	r3, r3, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800700e:	6b54      	ldr	r4, [r2, #52]	; 0x34
    if (pllm != 0U)
 8007010:	2b00      	cmp	r3, #0
 8007012:	d0d6      	beq.n	8006fc2 <HAL_RCC_GetHCLKFreq+0x16>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007014:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007018:	f001 0101 	and.w	r1, r1, #1
 800701c:	ee07 3a90 	vmov	s15, r3
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007020:	f000 0003 	and.w	r0, r0, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007024:	fb01 f304 	mul.w	r3, r1, r4
 8007028:	eef8 6ae7 	vcvt.f32.s32	s13, s15
      switch (pllsource)
 800702c:	2801      	cmp	r0, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800702e:	ee07 3a90 	vmov	s15, r3
 8007032:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 8007036:	d002      	beq.n	800703e <HAL_RCC_GetHCLKFreq+0x92>
 8007038:	d32b      	bcc.n	8007092 <HAL_RCC_GetHCLKFreq+0xe6>
 800703a:	2802      	cmp	r0, #2
 800703c:	d026      	beq.n	800708c <HAL_RCC_GetHCLKFreq+0xe0>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800703e:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80070ec <HAL_RCC_GetHCLKFreq+0x140>
 8007042:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8007046:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007048:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800704c:	ee07 3a10 	vmov	s14, r3
 8007050:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8007054:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007058:	ee37 7a25 	vadd.f32	s14, s14, s11
 800705c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007060:	ee67 7a86 	vmul.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007064:	4b1b      	ldr	r3, [pc, #108]	; (80070d4 <HAL_RCC_GetHCLKFreq+0x128>)
 8007066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007068:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800706c:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800706e:	ee07 3a10 	vmov	s14, r3
 8007072:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007076:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800707a:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 800707e:	ee17 3a90 	vmov	r3, s15
 8007082:	e79e      	b.n	8006fc2 <HAL_RCC_GetHCLKFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8007084:	4b1a      	ldr	r3, [pc, #104]	; (80070f0 <HAL_RCC_GetHCLKFreq+0x144>)
 8007086:	e79c      	b.n	8006fc2 <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007088:	4b17      	ldr	r3, [pc, #92]	; (80070e8 <HAL_RCC_GetHCLKFreq+0x13c>)
 800708a:	e79a      	b.n	8006fc2 <HAL_RCC_GetHCLKFreq+0x16>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800708c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80070f4 <HAL_RCC_GetHCLKFreq+0x148>
 8007090:	e7d7      	b.n	8007042 <HAL_RCC_GetHCLKFreq+0x96>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007092:	6813      	ldr	r3, [r2, #0]
 8007094:	069b      	lsls	r3, r3, #26
 8007096:	d51a      	bpl.n	80070ce <HAL_RCC_GetHCLKFreq+0x122>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007098:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800709a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800709e:	4912      	ldr	r1, [pc, #72]	; (80070e8 <HAL_RCC_GetHCLKFreq+0x13c>)
 80070a0:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80070a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80070a6:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80070a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070ac:	ee07 1a10 	vmov	s14, r1
 80070b0:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80070b4:	ee07 3a10 	vmov	s14, r3
 80070b8:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80070bc:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 80070c0:	ee76 6a05 	vadd.f32	s13, s12, s10
 80070c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070cc:	e7ca      	b.n	8007064 <HAL_RCC_GetHCLKFreq+0xb8>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80070ce:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80070f8 <HAL_RCC_GetHCLKFreq+0x14c>
 80070d2:	e7b6      	b.n	8007042 <HAL_RCC_GetHCLKFreq+0x96>
 80070d4:	58024400 	.word	0x58024400
 80070d8:	003d0900 	.word	0x003d0900
 80070dc:	08011fd0 	.word	0x08011fd0
 80070e0:	240001f8 	.word	0x240001f8
 80070e4:	240001f4 	.word	0x240001f4
 80070e8:	03d09000 	.word	0x03d09000
 80070ec:	4a742400 	.word	0x4a742400
 80070f0:	017d7840 	.word	0x017d7840
 80070f4:	4bbebc20 	.word	0x4bbebc20
 80070f8:	4c742400 	.word	0x4c742400

080070fc <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80070fc:	494d      	ldr	r1, [pc, #308]	; (8007234 <HAL_RCC_GetPCLK1Freq+0x138>)
 80070fe:	690b      	ldr	r3, [r1, #16]
 8007100:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007104:	2b10      	cmp	r3, #16
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007106:	b430      	push	{r4, r5}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007108:	d06b      	beq.n	80071e2 <HAL_RCC_GetPCLK1Freq+0xe6>
 800710a:	2b18      	cmp	r3, #24
 800710c:	d029      	beq.n	8007162 <HAL_RCC_GetPCLK1Freq+0x66>
 800710e:	b1fb      	cbz	r3, 8007150 <HAL_RCC_GetPCLK1Freq+0x54>
    sysclockfreq = CSI_VALUE;
 8007110:	4a49      	ldr	r2, [pc, #292]	; (8007238 <HAL_RCC_GetPCLK1Freq+0x13c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007112:	4848      	ldr	r0, [pc, #288]	; (8007234 <HAL_RCC_GetPCLK1Freq+0x138>)
 8007114:	4949      	ldr	r1, [pc, #292]	; (800723c <HAL_RCC_GetPCLK1Freq+0x140>)
 8007116:	6984      	ldr	r4, [r0, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007118:	6983      	ldr	r3, [r0, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800711a:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 800711e:	4d48      	ldr	r5, [pc, #288]	; (8007240 <HAL_RCC_GetPCLK1Freq+0x144>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007120:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007124:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007126:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007128:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800712c:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007130:	40e2      	lsrs	r2, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007132:	4c44      	ldr	r4, [pc, #272]	; (8007244 <HAL_RCC_GetPCLK1Freq+0x148>)
 8007134:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 8007138:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800713a:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800713c:	69c2      	ldr	r2, [r0, #28]
 800713e:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8007142:	5c88      	ldrb	r0, [r1, r2]
 8007144:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007148:	bc30      	pop	{r4, r5}
 800714a:	fa23 f000 	lsr.w	r0, r3, r0
 800714e:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007150:	680b      	ldr	r3, [r1, #0]
 8007152:	069a      	lsls	r2, r3, #26
 8007154:	d547      	bpl.n	80071e6 <HAL_RCC_GetPCLK1Freq+0xea>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007156:	680b      	ldr	r3, [r1, #0]
 8007158:	4a3b      	ldr	r2, [pc, #236]	; (8007248 <HAL_RCC_GetPCLK1Freq+0x14c>)
 800715a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800715e:	40da      	lsrs	r2, r3
 8007160:	e7d7      	b.n	8007112 <HAL_RCC_GetPCLK1Freq+0x16>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007162:	6a88      	ldr	r0, [r1, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007164:	6a8a      	ldr	r2, [r1, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007166:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007168:	f3c2 1205 	ubfx	r2, r2, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800716c:	6b4c      	ldr	r4, [r1, #52]	; 0x34
    if (pllm != 0U)
 800716e:	2a00      	cmp	r2, #0
 8007170:	d0cf      	beq.n	8007112 <HAL_RCC_GetPCLK1Freq+0x16>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007172:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007176:	f003 0301 	and.w	r3, r3, #1
 800717a:	ee07 2a90 	vmov	s15, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800717e:	f000 0003 	and.w	r0, r0, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007182:	fb03 f304 	mul.w	r3, r3, r4
 8007186:	eef8 6ae7 	vcvt.f32.s32	s13, s15
      switch (pllsource)
 800718a:	2801      	cmp	r0, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800718c:	ee07 3a90 	vmov	s15, r3
 8007190:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 8007194:	d002      	beq.n	800719c <HAL_RCC_GetPCLK1Freq+0xa0>
 8007196:	d32b      	bcc.n	80071f0 <HAL_RCC_GetPCLK1Freq+0xf4>
 8007198:	2802      	cmp	r0, #2
 800719a:	d026      	beq.n	80071ea <HAL_RCC_GetPCLK1Freq+0xee>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800719c:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 800724c <HAL_RCC_GetPCLK1Freq+0x150>
 80071a0:	ee87 6a26 	vdiv.f32	s12, s14, s13
 80071a4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80071a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071aa:	ee07 3a10 	vmov	s14, r3
 80071ae:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80071b2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80071b6:	ee37 7a25 	vadd.f32	s14, s14, s11
 80071ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071be:	ee67 7a86 	vmul.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80071c2:	4b1c      	ldr	r3, [pc, #112]	; (8007234 <HAL_RCC_GetPCLK1Freq+0x138>)
 80071c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071c6:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80071ca:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80071cc:	ee07 3a10 	vmov	s14, r3
 80071d0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80071d4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80071d8:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 80071dc:	ee17 2a90 	vmov	r2, s15
 80071e0:	e797      	b.n	8007112 <HAL_RCC_GetPCLK1Freq+0x16>
    sysclockfreq = HSE_VALUE;
 80071e2:	4a1b      	ldr	r2, [pc, #108]	; (8007250 <HAL_RCC_GetPCLK1Freq+0x154>)
 80071e4:	e795      	b.n	8007112 <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80071e6:	4a18      	ldr	r2, [pc, #96]	; (8007248 <HAL_RCC_GetPCLK1Freq+0x14c>)
 80071e8:	e793      	b.n	8007112 <HAL_RCC_GetPCLK1Freq+0x16>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80071ea:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8007254 <HAL_RCC_GetPCLK1Freq+0x158>
 80071ee:	e7d7      	b.n	80071a0 <HAL_RCC_GetPCLK1Freq+0xa4>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80071f0:	680b      	ldr	r3, [r1, #0]
 80071f2:	069b      	lsls	r3, r3, #26
 80071f4:	d51a      	bpl.n	800722c <HAL_RCC_GetPCLK1Freq+0x130>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80071f6:	6808      	ldr	r0, [r1, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80071f8:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80071fc:	4a12      	ldr	r2, [pc, #72]	; (8007248 <HAL_RCC_GetPCLK1Freq+0x14c>)
 80071fe:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007202:	6b0b      	ldr	r3, [r1, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007204:	40c2      	lsrs	r2, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800720a:	ee07 2a10 	vmov	s14, r2
 800720e:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8007212:	ee07 3a10 	vmov	s14, r3
 8007216:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 800721a:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 800721e:	ee76 6a05 	vadd.f32	s13, s12, s10
 8007222:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800722a:	e7ca      	b.n	80071c2 <HAL_RCC_GetPCLK1Freq+0xc6>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800722c:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8007258 <HAL_RCC_GetPCLK1Freq+0x15c>
 8007230:	e7b6      	b.n	80071a0 <HAL_RCC_GetPCLK1Freq+0xa4>
 8007232:	bf00      	nop
 8007234:	58024400 	.word	0x58024400
 8007238:	003d0900 	.word	0x003d0900
 800723c:	08011fd0 	.word	0x08011fd0
 8007240:	240001f4 	.word	0x240001f4
 8007244:	240001f8 	.word	0x240001f8
 8007248:	03d09000 	.word	0x03d09000
 800724c:	4a742400 	.word	0x4a742400
 8007250:	017d7840 	.word	0x017d7840
 8007254:	4bbebc20 	.word	0x4bbebc20
 8007258:	4c742400 	.word	0x4c742400

0800725c <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800725c:	494d      	ldr	r1, [pc, #308]	; (8007394 <HAL_RCC_GetPCLK2Freq+0x138>)
 800725e:	690b      	ldr	r3, [r1, #16]
 8007260:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007264:	2b10      	cmp	r3, #16
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007266:	b430      	push	{r4, r5}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007268:	d06b      	beq.n	8007342 <HAL_RCC_GetPCLK2Freq+0xe6>
 800726a:	2b18      	cmp	r3, #24
 800726c:	d029      	beq.n	80072c2 <HAL_RCC_GetPCLK2Freq+0x66>
 800726e:	b1fb      	cbz	r3, 80072b0 <HAL_RCC_GetPCLK2Freq+0x54>
    sysclockfreq = CSI_VALUE;
 8007270:	4a49      	ldr	r2, [pc, #292]	; (8007398 <HAL_RCC_GetPCLK2Freq+0x13c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007272:	4848      	ldr	r0, [pc, #288]	; (8007394 <HAL_RCC_GetPCLK2Freq+0x138>)
 8007274:	4949      	ldr	r1, [pc, #292]	; (800739c <HAL_RCC_GetPCLK2Freq+0x140>)
 8007276:	6984      	ldr	r4, [r0, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007278:	6983      	ldr	r3, [r0, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800727a:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 800727e:	4d48      	ldr	r5, [pc, #288]	; (80073a0 <HAL_RCC_GetPCLK2Freq+0x144>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007280:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007284:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007286:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007288:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800728c:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007290:	40e2      	lsrs	r2, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007292:	4c44      	ldr	r4, [pc, #272]	; (80073a4 <HAL_RCC_GetPCLK2Freq+0x148>)
 8007294:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 8007298:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800729a:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800729c:	69c2      	ldr	r2, [r0, #28]
 800729e:	f3c2 2202 	ubfx	r2, r2, #8, #3
 80072a2:	5c88      	ldrb	r0, [r1, r2]
 80072a4:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80072a8:	bc30      	pop	{r4, r5}
 80072aa:	fa23 f000 	lsr.w	r0, r3, r0
 80072ae:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80072b0:	680b      	ldr	r3, [r1, #0]
 80072b2:	069a      	lsls	r2, r3, #26
 80072b4:	d547      	bpl.n	8007346 <HAL_RCC_GetPCLK2Freq+0xea>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80072b6:	680b      	ldr	r3, [r1, #0]
 80072b8:	4a3b      	ldr	r2, [pc, #236]	; (80073a8 <HAL_RCC_GetPCLK2Freq+0x14c>)
 80072ba:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80072be:	40da      	lsrs	r2, r3
 80072c0:	e7d7      	b.n	8007272 <HAL_RCC_GetPCLK2Freq+0x16>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80072c2:	6a88      	ldr	r0, [r1, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80072c4:	6a8a      	ldr	r2, [r1, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80072c6:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80072c8:	f3c2 1205 	ubfx	r2, r2, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80072cc:	6b4c      	ldr	r4, [r1, #52]	; 0x34
    if (pllm != 0U)
 80072ce:	2a00      	cmp	r2, #0
 80072d0:	d0cf      	beq.n	8007272 <HAL_RCC_GetPCLK2Freq+0x16>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80072d2:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80072d6:	f003 0301 	and.w	r3, r3, #1
 80072da:	ee07 2a90 	vmov	s15, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80072de:	f000 0003 	and.w	r0, r0, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80072e2:	fb03 f304 	mul.w	r3, r3, r4
 80072e6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
      switch (pllsource)
 80072ea:	2801      	cmp	r0, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80072ec:	ee07 3a90 	vmov	s15, r3
 80072f0:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 80072f4:	d002      	beq.n	80072fc <HAL_RCC_GetPCLK2Freq+0xa0>
 80072f6:	d32b      	bcc.n	8007350 <HAL_RCC_GetPCLK2Freq+0xf4>
 80072f8:	2802      	cmp	r0, #2
 80072fa:	d026      	beq.n	800734a <HAL_RCC_GetPCLK2Freq+0xee>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80072fc:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80073ac <HAL_RCC_GetPCLK2Freq+0x150>
 8007300:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8007304:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8007306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800730a:	ee07 3a10 	vmov	s14, r3
 800730e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8007312:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007316:	ee37 7a25 	vadd.f32	s14, s14, s11
 800731a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800731e:	ee67 7a86 	vmul.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007322:	4b1c      	ldr	r3, [pc, #112]	; (8007394 <HAL_RCC_GetPCLK2Freq+0x138>)
 8007324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007326:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800732a:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800732c:	ee07 3a10 	vmov	s14, r3
 8007330:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007334:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007338:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 800733c:	ee17 2a90 	vmov	r2, s15
 8007340:	e797      	b.n	8007272 <HAL_RCC_GetPCLK2Freq+0x16>
    sysclockfreq = HSE_VALUE;
 8007342:	4a1b      	ldr	r2, [pc, #108]	; (80073b0 <HAL_RCC_GetPCLK2Freq+0x154>)
 8007344:	e795      	b.n	8007272 <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007346:	4a18      	ldr	r2, [pc, #96]	; (80073a8 <HAL_RCC_GetPCLK2Freq+0x14c>)
 8007348:	e793      	b.n	8007272 <HAL_RCC_GetPCLK2Freq+0x16>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800734a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80073b4 <HAL_RCC_GetPCLK2Freq+0x158>
 800734e:	e7d7      	b.n	8007300 <HAL_RCC_GetPCLK2Freq+0xa4>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007350:	680b      	ldr	r3, [r1, #0]
 8007352:	069b      	lsls	r3, r3, #26
 8007354:	d51a      	bpl.n	800738c <HAL_RCC_GetPCLK2Freq+0x130>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007356:	6808      	ldr	r0, [r1, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007358:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800735c:	4a12      	ldr	r2, [pc, #72]	; (80073a8 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800735e:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007362:	6b0b      	ldr	r3, [r1, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007364:	40c2      	lsrs	r2, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007366:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800736a:	ee07 2a10 	vmov	s14, r2
 800736e:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8007372:	ee07 3a10 	vmov	s14, r3
 8007376:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 800737a:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 800737e:	ee76 6a05 	vadd.f32	s13, s12, s10
 8007382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007386:	ee67 7a27 	vmul.f32	s15, s14, s15
 800738a:	e7ca      	b.n	8007322 <HAL_RCC_GetPCLK2Freq+0xc6>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800738c:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80073b8 <HAL_RCC_GetPCLK2Freq+0x15c>
 8007390:	e7b6      	b.n	8007300 <HAL_RCC_GetPCLK2Freq+0xa4>
 8007392:	bf00      	nop
 8007394:	58024400 	.word	0x58024400
 8007398:	003d0900 	.word	0x003d0900
 800739c:	08011fd0 	.word	0x08011fd0
 80073a0:	240001f4 	.word	0x240001f4
 80073a4:	240001f8 	.word	0x240001f8
 80073a8:	03d09000 	.word	0x03d09000
 80073ac:	4a742400 	.word	0x4a742400
 80073b0:	017d7840 	.word	0x017d7840
 80073b4:	4bbebc20 	.word	0x4bbebc20
 80073b8:	4c742400 	.word	0x4c742400

080073bc <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80073bc:	4a3b      	ldr	r2, [pc, #236]	; (80074ac <RCCEx_PLL2_Config+0xf0>)
{
 80073be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80073c0:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80073c2:	f003 0303 	and.w	r3, r3, #3
 80073c6:	2b03      	cmp	r3, #3
 80073c8:	d067      	beq.n	800749a <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80073ca:	6813      	ldr	r3, [r2, #0]
 80073cc:	460f      	mov	r7, r1
 80073ce:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80073d0:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 80073d2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80073d6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80073d8:	f7fc f836 	bl	8003448 <HAL_GetTick>
 80073dc:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80073de:	e004      	b.n	80073ea <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80073e0:	f7fc f832 	bl	8003448 <HAL_GetTick>
 80073e4:	1b80      	subs	r0, r0, r6
 80073e6:	2802      	cmp	r0, #2
 80073e8:	d859      	bhi.n	800749e <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80073ea:	6823      	ldr	r3, [r4, #0]
 80073ec:	011a      	lsls	r2, r3, #4
 80073ee:	d4f7      	bmi.n	80073e0 <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80073f0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80073f2:	682a      	ldr	r2, [r5, #0]
 80073f4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80073f8:	492d      	ldr	r1, [pc, #180]	; (80074b0 <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80073fa:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80073fe:	62a3      	str	r3, [r4, #40]	; 0x28
 8007400:	686e      	ldr	r6, [r5, #4]
 8007402:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8007406:	3e01      	subs	r6, #1
 8007408:	1e50      	subs	r0, r2, #1
 800740a:	3b01      	subs	r3, #1
 800740c:	692a      	ldr	r2, [r5, #16]
 800740e:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8007412:	025b      	lsls	r3, r3, #9
 8007414:	0400      	lsls	r0, r0, #16
 8007416:	3a01      	subs	r2, #1
 8007418:	b29b      	uxth	r3, r3
 800741a:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 800741e:	0612      	lsls	r2, r2, #24
 8007420:	4303      	orrs	r3, r0
 8007422:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8007426:	4333      	orrs	r3, r6
 8007428:	4313      	orrs	r3, r2
 800742a:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800742c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800742e:	696a      	ldr	r2, [r5, #20]
 8007430:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007434:	4313      	orrs	r3, r2
 8007436:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007438:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800743a:	69aa      	ldr	r2, [r5, #24]
 800743c:	f023 0320 	bic.w	r3, r3, #32
 8007440:	4313      	orrs	r3, r2
 8007442:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007444:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007446:	f023 0310 	bic.w	r3, r3, #16
 800744a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800744c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800744e:	69eb      	ldr	r3, [r5, #28]
 8007450:	4011      	ands	r1, r2
 8007452:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8007456:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007458:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800745a:	f043 0310 	orr.w	r3, r3, #16
 800745e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007460:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8007462:	b1f7      	cbz	r7, 80074a2 <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007464:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007466:	bf0c      	ite	eq
 8007468:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800746c:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8007470:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007472:	4b0e      	ldr	r3, [pc, #56]	; (80074ac <RCCEx_PLL2_Config+0xf0>)
 8007474:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007476:	461c      	mov	r4, r3
    __HAL_RCC_PLL2_ENABLE();
 8007478:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800747c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800747e:	f7fb ffe3 	bl	8003448 <HAL_GetTick>
 8007482:	4605      	mov	r5, r0
 8007484:	e004      	b.n	8007490 <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007486:	f7fb ffdf 	bl	8003448 <HAL_GetTick>
 800748a:	1b40      	subs	r0, r0, r5
 800748c:	2802      	cmp	r0, #2
 800748e:	d806      	bhi.n	800749e <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007490:	6823      	ldr	r3, [r4, #0]
 8007492:	011b      	lsls	r3, r3, #4
 8007494:	d5f7      	bpl.n	8007486 <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 8007496:	2000      	movs	r0, #0
}
 8007498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800749a:	2001      	movs	r0, #1
}
 800749c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800749e:	2003      	movs	r0, #3
}
 80074a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80074a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80074a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80074a8:	e7e3      	b.n	8007472 <RCCEx_PLL2_Config+0xb6>
 80074aa:	bf00      	nop
 80074ac:	58024400 	.word	0x58024400
 80074b0:	ffff0007 	.word	0xffff0007

080074b4 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80074b4:	4a3b      	ldr	r2, [pc, #236]	; (80075a4 <RCCEx_PLL3_Config+0xf0>)
{
 80074b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80074b8:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80074ba:	f003 0303 	and.w	r3, r3, #3
 80074be:	2b03      	cmp	r3, #3
 80074c0:	d067      	beq.n	8007592 <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80074c2:	6813      	ldr	r3, [r2, #0]
 80074c4:	460f      	mov	r7, r1
 80074c6:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80074c8:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 80074ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80074ce:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80074d0:	f7fb ffba 	bl	8003448 <HAL_GetTick>
 80074d4:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80074d6:	e004      	b.n	80074e2 <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80074d8:	f7fb ffb6 	bl	8003448 <HAL_GetTick>
 80074dc:	1b80      	subs	r0, r0, r6
 80074de:	2802      	cmp	r0, #2
 80074e0:	d859      	bhi.n	8007596 <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80074e2:	6823      	ldr	r3, [r4, #0]
 80074e4:	009a      	lsls	r2, r3, #2
 80074e6:	d4f7      	bmi.n	80074d8 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80074e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80074ea:	682a      	ldr	r2, [r5, #0]
 80074ec:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80074f0:	492d      	ldr	r1, [pc, #180]	; (80075a8 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80074f2:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 80074f6:	62a3      	str	r3, [r4, #40]	; 0x28
 80074f8:	686e      	ldr	r6, [r5, #4]
 80074fa:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 80074fe:	3e01      	subs	r6, #1
 8007500:	1e50      	subs	r0, r2, #1
 8007502:	3b01      	subs	r3, #1
 8007504:	692a      	ldr	r2, [r5, #16]
 8007506:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800750a:	025b      	lsls	r3, r3, #9
 800750c:	0400      	lsls	r0, r0, #16
 800750e:	3a01      	subs	r2, #1
 8007510:	b29b      	uxth	r3, r3
 8007512:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8007516:	0612      	lsls	r2, r2, #24
 8007518:	4303      	orrs	r3, r0
 800751a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800751e:	4333      	orrs	r3, r6
 8007520:	4313      	orrs	r3, r2
 8007522:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007524:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007526:	696a      	ldr	r2, [r5, #20]
 8007528:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800752c:	4313      	orrs	r3, r2
 800752e:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007530:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007532:	69aa      	ldr	r2, [r5, #24]
 8007534:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007538:	4313      	orrs	r3, r2
 800753a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800753c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800753e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007542:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007544:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8007546:	69eb      	ldr	r3, [r5, #28]
 8007548:	4011      	ands	r1, r2
 800754a:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800754e:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007550:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007556:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007558:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800755a:	b1f7      	cbz	r7, 800759a <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800755c:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800755e:	bf0c      	ite	eq
 8007560:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007564:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8007568:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800756a:	4b0e      	ldr	r3, [pc, #56]	; (80075a4 <RCCEx_PLL3_Config+0xf0>)
 800756c:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800756e:	461c      	mov	r4, r3
    __HAL_RCC_PLL3_ENABLE();
 8007570:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007574:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8007576:	f7fb ff67 	bl	8003448 <HAL_GetTick>
 800757a:	4605      	mov	r5, r0
 800757c:	e004      	b.n	8007588 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800757e:	f7fb ff63 	bl	8003448 <HAL_GetTick>
 8007582:	1b40      	subs	r0, r0, r5
 8007584:	2802      	cmp	r0, #2
 8007586:	d806      	bhi.n	8007596 <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007588:	6823      	ldr	r3, [r4, #0]
 800758a:	009b      	lsls	r3, r3, #2
 800758c:	d5f7      	bpl.n	800757e <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 800758e:	2000      	movs	r0, #0
}
 8007590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8007592:	2001      	movs	r0, #1
}
 8007594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8007596:	2003      	movs	r0, #3
}
 8007598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800759a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800759e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80075a0:	e7e3      	b.n	800756a <RCCEx_PLL3_Config+0xb6>
 80075a2:	bf00      	nop
 80075a4:	58024400 	.word	0x58024400
 80075a8:	ffff0007 	.word	0xffff0007

080075ac <HAL_RCCEx_PeriphCLKConfig>:
{
 80075ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80075b0:	6803      	ldr	r3, [r0, #0]
{
 80075b2:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80075b4:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 80075b8:	d015      	beq.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80075ba:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80075bc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80075c0:	f000 844e 	beq.w	8007e60 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 80075c4:	f240 8501 	bls.w	8007fca <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 80075c8:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80075cc:	f000 8461 	beq.w	8007e92 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 80075d0:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 80075d4:	f040 8512 	bne.w	8007ffc <HAL_RCCEx_PeriphCLKConfig+0xa50>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80075d8:	48a2      	ldr	r0, [pc, #648]	; (8007864 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80075da:	2600      	movs	r6, #0
 80075dc:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80075de:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 80075e2:	430a      	orrs	r2, r1
 80075e4:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80075e6:	05dd      	lsls	r5, r3, #23
 80075e8:	d50a      	bpl.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x54>
    switch(PeriphClkInit->Sai1ClockSelection)
 80075ea:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80075ec:	2a04      	cmp	r2, #4
 80075ee:	d806      	bhi.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x52>
 80075f0:	e8df f012 	tbh	[pc, r2, lsl #1]
 80075f4:	03e403dd 	.word	0x03e403dd
 80075f8:	039e03d2 	.word	0x039e03d2
 80075fc:	039e      	.short	0x039e
      ret = HAL_ERROR;
 80075fe:	2601      	movs	r6, #1
 8007600:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007602:	0598      	lsls	r0, r3, #22
 8007604:	d51b      	bpl.n	800763e <HAL_RCCEx_PeriphCLKConfig+0x92>
    switch(PeriphClkInit->Sai23ClockSelection)
 8007606:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8007608:	2a80      	cmp	r2, #128	; 0x80
 800760a:	f000 8405 	beq.w	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x86c>
 800760e:	f200 84d1 	bhi.w	8007fb4 <HAL_RCCEx_PeriphCLKConfig+0xa08>
 8007612:	2a00      	cmp	r2, #0
 8007614:	f000 8443 	beq.w	8007e9e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8007618:	2a40      	cmp	r2, #64	; 0x40
 800761a:	f040 84d2 	bne.w	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0xa16>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800761e:	2100      	movs	r1, #0
 8007620:	1d20      	adds	r0, r4, #4
 8007622:	f7ff fecb 	bl	80073bc <RCCEx_PLL2_Config>
 8007626:	6823      	ldr	r3, [r4, #0]
 8007628:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800762a:	2d00      	cmp	r5, #0
 800762c:	f040 83fe 	bne.w	8007e2c <HAL_RCCEx_PeriphCLKConfig+0x880>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007630:	498c      	ldr	r1, [pc, #560]	; (8007864 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8007632:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007634:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007636:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 800763a:	4302      	orrs	r2, r0
 800763c:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800763e:	0559      	lsls	r1, r3, #21
 8007640:	d51f      	bpl.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai4AClockSelection)
 8007642:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 8007646:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800764a:	f000 83d4 	beq.w	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x84a>
 800764e:	f200 8499 	bhi.w	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>
 8007652:	2a00      	cmp	r2, #0
 8007654:	f000 8410 	beq.w	8007e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 8007658:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800765c:	f040 849a 	bne.w	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007660:	2100      	movs	r1, #0
 8007662:	1d20      	adds	r0, r4, #4
 8007664:	f7ff feaa 	bl	80073bc <RCCEx_PLL2_Config>
 8007668:	6823      	ldr	r3, [r4, #0]
 800766a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800766c:	2d00      	cmp	r5, #0
 800766e:	f040 83cc 	bne.w	8007e0a <HAL_RCCEx_PeriphCLKConfig+0x85e>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007672:	497c      	ldr	r1, [pc, #496]	; (8007864 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8007674:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8007678:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800767a:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 800767e:	4302      	orrs	r2, r0
 8007680:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007682:	051a      	lsls	r2, r3, #20
 8007684:	d51f      	bpl.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    switch(PeriphClkInit->Sai4BClockSelection)
 8007686:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 800768a:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 800768e:	f000 83cf 	beq.w	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x884>
 8007692:	f200 8483 	bhi.w	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x9f0>
 8007696:	2a00      	cmp	r2, #0
 8007698:	f000 8408 	beq.w	8007eac <HAL_RCCEx_PeriphCLKConfig+0x900>
 800769c:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 80076a0:	f040 8484 	bne.w	8007fac <HAL_RCCEx_PeriphCLKConfig+0xa00>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80076a4:	2100      	movs	r1, #0
 80076a6:	1d20      	adds	r0, r4, #4
 80076a8:	f7ff fe88 	bl	80073bc <RCCEx_PLL2_Config>
 80076ac:	6823      	ldr	r3, [r4, #0]
 80076ae:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80076b0:	2d00      	cmp	r5, #0
 80076b2:	f040 83c7 	bne.w	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x898>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80076b6:	496b      	ldr	r1, [pc, #428]	; (8007864 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80076b8:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 80076bc:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80076be:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80076c2:	4302      	orrs	r2, r0
 80076c4:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80076c6:	019f      	lsls	r7, r3, #6
 80076c8:	d50d      	bpl.n	80076e6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    switch(PeriphClkInit->QspiClockSelection)
 80076ca:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80076cc:	2a10      	cmp	r2, #16
 80076ce:	f000 830c 	beq.w	8007cea <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80076d2:	f240 848e 	bls.w	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0xa46>
 80076d6:	2a20      	cmp	r2, #32
 80076d8:	f000 8349 	beq.w	8007d6e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
 80076dc:	2a30      	cmp	r2, #48	; 0x30
 80076de:	f000 8309 	beq.w	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x748>
      ret = HAL_ERROR;
 80076e2:	2601      	movs	r6, #1
 80076e4:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80076e6:	04d8      	lsls	r0, r3, #19
 80076e8:	d51d      	bpl.n	8007726 <HAL_RCCEx_PeriphCLKConfig+0x17a>
    switch(PeriphClkInit->Spi123ClockSelection)
 80076ea:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80076ec:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80076f0:	f000 83aa 	beq.w	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x89c>
 80076f4:	f200 8471 	bhi.w	8007fda <HAL_RCCEx_PeriphCLKConfig+0xa2e>
 80076f8:	2a00      	cmp	r2, #0
 80076fa:	f000 83c4 	beq.w	8007e86 <HAL_RCCEx_PeriphCLKConfig+0x8da>
 80076fe:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8007702:	f040 8472 	bne.w	8007fea <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007706:	2100      	movs	r1, #0
 8007708:	1d20      	adds	r0, r4, #4
 800770a:	f7ff fe57 	bl	80073bc <RCCEx_PLL2_Config>
 800770e:	6823      	ldr	r3, [r4, #0]
 8007710:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007712:	2d00      	cmp	r5, #0
 8007714:	f040 83a2 	bne.w	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007718:	4952      	ldr	r1, [pc, #328]	; (8007864 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 800771a:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800771c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800771e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8007722:	4302      	orrs	r2, r0
 8007724:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007726:	0499      	lsls	r1, r3, #18
 8007728:	d51b      	bpl.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->Spi45ClockSelection)
 800772a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800772c:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8007730:	f000 8309 	beq.w	8007d46 <HAL_RCCEx_PeriphCLKConfig+0x79a>
 8007734:	f200 8407 	bhi.w	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x99a>
 8007738:	b14a      	cbz	r2, 800774e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800773a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800773e:	f040 840e 	bne.w	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x9b2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007742:	2101      	movs	r1, #1
 8007744:	1d20      	adds	r0, r4, #4
 8007746:	f7ff fe39 	bl	80073bc <RCCEx_PLL2_Config>
 800774a:	6823      	ldr	r3, [r4, #0]
 800774c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800774e:	2d00      	cmp	r5, #0
 8007750:	f040 8271 	bne.w	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x68a>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007754:	4943      	ldr	r1, [pc, #268]	; (8007864 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8007756:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8007758:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800775a:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 800775e:	4302      	orrs	r2, r0
 8007760:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007762:	045a      	lsls	r2, r3, #17
 8007764:	d51d      	bpl.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    switch(PeriphClkInit->Spi6ClockSelection)
 8007766:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 800776a:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800776e:	f000 82b2 	beq.w	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x72a>
 8007772:	f200 83f8 	bhi.w	8007f66 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8007776:	b14a      	cbz	r2, 800778c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8007778:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800777c:	f040 83ff 	bne.w	8007f7e <HAL_RCCEx_PeriphCLKConfig+0x9d2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007780:	2101      	movs	r1, #1
 8007782:	1d20      	adds	r0, r4, #4
 8007784:	f7ff fe1a 	bl	80073bc <RCCEx_PLL2_Config>
 8007788:	6823      	ldr	r3, [r4, #0]
 800778a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800778c:	2d00      	cmp	r5, #0
 800778e:	f040 8250 	bne.w	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x686>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007792:	4934      	ldr	r1, [pc, #208]	; (8007864 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8007794:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8007798:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800779a:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 800779e:	4302      	orrs	r2, r0
 80077a0:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80077a2:	041f      	lsls	r7, r3, #16
 80077a4:	d50d      	bpl.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    switch(PeriphClkInit->FdcanClockSelection)
 80077a6:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80077a8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80077ac:	f000 82d6 	beq.w	8007d5c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 80077b0:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80077b4:	f000 81ad 	beq.w	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x566>
 80077b8:	2a00      	cmp	r2, #0
 80077ba:	f000 81b0 	beq.w	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x572>
      ret = HAL_ERROR;
 80077be:	2601      	movs	r6, #1
 80077c0:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80077c2:	01d8      	lsls	r0, r3, #7
 80077c4:	d519      	bpl.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x24e>
    switch(PeriphClkInit->FmcClockSelection)
 80077c6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80077c8:	2a03      	cmp	r2, #3
 80077ca:	f200 8442 	bhi.w	8008052 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
 80077ce:	e8df f012 	tbh	[pc, r2, lsl #1]
 80077d2:	000a      	.short	0x000a
 80077d4:	00040264 	.word	0x00040264
 80077d8:	000a      	.short	0x000a
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80077da:	2102      	movs	r1, #2
 80077dc:	1d20      	adds	r0, r4, #4
 80077de:	f7ff fded 	bl	80073bc <RCCEx_PLL2_Config>
 80077e2:	6823      	ldr	r3, [r4, #0]
 80077e4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80077e6:	2d00      	cmp	r5, #0
 80077e8:	f040 821b 	bne.w	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x676>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80077ec:	491d      	ldr	r1, [pc, #116]	; (8007864 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80077ee:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80077f0:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80077f2:	f022 0203 	bic.w	r2, r2, #3
 80077f6:	4302      	orrs	r2, r0
 80077f8:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80077fa:	0259      	lsls	r1, r3, #9
 80077fc:	f100 81cb 	bmi.w	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007800:	07df      	lsls	r7, r3, #31
 8007802:	d542      	bpl.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    switch(PeriphClkInit->Usart16ClockSelection)
 8007804:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8007806:	2a28      	cmp	r2, #40	; 0x28
 8007808:	f200 8369 	bhi.w	8007ede <HAL_RCCEx_PeriphCLKConfig+0x932>
 800780c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007810:	03670033 	.word	0x03670033
 8007814:	03670367 	.word	0x03670367
 8007818:	03670367 	.word	0x03670367
 800781c:	03670367 	.word	0x03670367
 8007820:	03670256 	.word	0x03670256
 8007824:	03670367 	.word	0x03670367
 8007828:	03670367 	.word	0x03670367
 800782c:	03670367 	.word	0x03670367
 8007830:	0367002c 	.word	0x0367002c
 8007834:	03670367 	.word	0x03670367
 8007838:	03670367 	.word	0x03670367
 800783c:	03670367 	.word	0x03670367
 8007840:	03670033 	.word	0x03670033
 8007844:	03670367 	.word	0x03670367
 8007848:	03670367 	.word	0x03670367
 800784c:	03670367 	.word	0x03670367
 8007850:	03670033 	.word	0x03670033
 8007854:	03670367 	.word	0x03670367
 8007858:	03670367 	.word	0x03670367
 800785c:	03670367 	.word	0x03670367
 8007860:	0033      	.short	0x0033
 8007862:	bf00      	nop
 8007864:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007868:	2101      	movs	r1, #1
 800786a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800786e:	f7ff fe21 	bl	80074b4 <RCCEx_PLL3_Config>
 8007872:	6823      	ldr	r3, [r4, #0]
 8007874:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007876:	2d00      	cmp	r5, #0
 8007878:	f040 81d1 	bne.w	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x672>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800787c:	49ad      	ldr	r1, [pc, #692]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 800787e:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8007880:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8007882:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8007886:	4302      	orrs	r2, r0
 8007888:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800788a:	0798      	lsls	r0, r3, #30
 800788c:	d51c      	bpl.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800788e:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8007890:	2a05      	cmp	r2, #5
 8007892:	f200 83d8 	bhi.w	8008046 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
 8007896:	e8df f012 	tbh	[pc, r2, lsl #1]
 800789a:	000d      	.short	0x000d
 800789c:	000601f7 	.word	0x000601f7
 80078a0:	000d000d 	.word	0x000d000d
 80078a4:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80078a6:	2101      	movs	r1, #1
 80078a8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80078ac:	f7ff fe02 	bl	80074b4 <RCCEx_PLL3_Config>
 80078b0:	6823      	ldr	r3, [r4, #0]
 80078b2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80078b4:	2d00      	cmp	r5, #0
 80078b6:	f040 81b6 	bne.w	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80078ba:	499e      	ldr	r1, [pc, #632]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80078bc:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80078be:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80078c0:	f022 0207 	bic.w	r2, r2, #7
 80078c4:	4302      	orrs	r2, r0
 80078c6:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80078c8:	0759      	lsls	r1, r3, #29
 80078ca:	d51e      	bpl.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x35e>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80078cc:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80078d0:	2a05      	cmp	r2, #5
 80078d2:	f200 83bb 	bhi.w	800804c <HAL_RCCEx_PeriphCLKConfig+0xaa0>
 80078d6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80078da:	000d      	.short	0x000d
 80078dc:	000601e8 	.word	0x000601e8
 80078e0:	000d000d 	.word	0x000d000d
 80078e4:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80078e6:	2101      	movs	r1, #1
 80078e8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80078ec:	f7ff fde2 	bl	80074b4 <RCCEx_PLL3_Config>
 80078f0:	6823      	ldr	r3, [r4, #0]
 80078f2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80078f4:	2d00      	cmp	r5, #0
 80078f6:	f040 8198 	bne.w	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x67e>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80078fa:	498e      	ldr	r1, [pc, #568]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80078fc:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8007900:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8007902:	f022 0207 	bic.w	r2, r2, #7
 8007906:	4302      	orrs	r2, r0
 8007908:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800790a:	069a      	lsls	r2, r3, #26
 800790c:	d51d      	bpl.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800790e:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8007912:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8007916:	f000 81f7 	beq.w	8007d08 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 800791a:	f200 82e7 	bhi.w	8007eec <HAL_RCCEx_PeriphCLKConfig+0x940>
 800791e:	b14a      	cbz	r2, 8007934 <HAL_RCCEx_PeriphCLKConfig+0x388>
 8007920:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8007924:	f040 82ee 	bne.w	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x958>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007928:	2100      	movs	r1, #0
 800792a:	1d20      	adds	r0, r4, #4
 800792c:	f7ff fd46 	bl	80073bc <RCCEx_PLL2_Config>
 8007930:	6823      	ldr	r3, [r4, #0]
 8007932:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007934:	2d00      	cmp	r5, #0
 8007936:	f040 817a 	bne.w	8007c2e <HAL_RCCEx_PeriphCLKConfig+0x682>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800793a:	497e      	ldr	r1, [pc, #504]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 800793c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8007940:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8007942:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8007946:	4302      	orrs	r2, r0
 8007948:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800794a:	065f      	lsls	r7, r3, #25
 800794c:	d51d      	bpl.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800794e:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 8007952:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8007956:	f000 81e1 	beq.w	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x770>
 800795a:	f200 82d6 	bhi.w	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x95e>
 800795e:	b14a      	cbz	r2, 8007974 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8007960:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8007964:	f040 82dd 	bne.w	8007f22 <HAL_RCCEx_PeriphCLKConfig+0x976>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007968:	2100      	movs	r1, #0
 800796a:	1d20      	adds	r0, r4, #4
 800796c:	f7ff fd26 	bl	80073bc <RCCEx_PLL2_Config>
 8007970:	6823      	ldr	r3, [r4, #0]
 8007972:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007974:	2d00      	cmp	r5, #0
 8007976:	f040 8162 	bne.w	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x692>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800797a:	496e      	ldr	r1, [pc, #440]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 800797c:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 8007980:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8007982:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8007986:	4302      	orrs	r2, r0
 8007988:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800798a:	0618      	lsls	r0, r3, #24
 800798c:	d51d      	bpl.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0x41e>
    switch(PeriphClkInit->Lptim345ClockSelection)
 800798e:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8007992:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8007996:	f000 81f4 	beq.w	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x7d6>
 800799a:	f200 82c5 	bhi.w	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 800799e:	b14a      	cbz	r2, 80079b4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80079a0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80079a4:	f040 82cc 	bne.w	8007f40 <HAL_RCCEx_PeriphCLKConfig+0x994>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80079a8:	2100      	movs	r1, #0
 80079aa:	1d20      	adds	r0, r4, #4
 80079ac:	f7ff fd06 	bl	80073bc <RCCEx_PLL2_Config>
 80079b0:	6823      	ldr	r3, [r4, #0]
 80079b2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80079b4:	2d00      	cmp	r5, #0
 80079b6:	f040 8144 	bne.w	8007c42 <HAL_RCCEx_PeriphCLKConfig+0x696>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80079ba:	495e      	ldr	r1, [pc, #376]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80079bc:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 80079c0:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80079c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80079c6:	4302      	orrs	r2, r0
 80079c8:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80079ca:	0719      	lsls	r1, r3, #28
 80079cc:	d50b      	bpl.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80079ce:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80079d2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80079d6:	f000 81f8 	beq.w	8007dca <HAL_RCCEx_PeriphCLKConfig+0x81e>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80079da:	4856      	ldr	r0, [pc, #344]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80079dc:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80079de:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80079e2:	430a      	orrs	r2, r1
 80079e4:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80079e6:	06da      	lsls	r2, r3, #27
 80079e8:	d50b      	bpl.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x456>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80079ea:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 80079ee:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80079f2:	f000 81f5 	beq.w	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x834>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80079f6:	484f      	ldr	r0, [pc, #316]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80079f8:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80079fa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80079fe:	430a      	orrs	r2, r1
 8007a00:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007a02:	031f      	lsls	r7, r3, #12
 8007a04:	d50e      	bpl.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x478>
    switch(PeriphClkInit->AdcClockSelection)
 8007a06:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8007a0a:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8007a0e:	f000 8093 	beq.w	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x58c>
 8007a12:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8007a16:	f000 8096 	beq.w	8007b46 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007a1a:	2900      	cmp	r1, #0
 8007a1c:	f000 824d 	beq.w	8007eba <HAL_RCCEx_PeriphCLKConfig+0x90e>
      ret = HAL_ERROR;
 8007a20:	2601      	movs	r6, #1
 8007a22:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007a24:	0358      	lsls	r0, r3, #13
 8007a26:	d50f      	bpl.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    switch(PeriphClkInit->UsbClockSelection)
 8007a28:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8007a2c:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8007a30:	f000 8094 	beq.w	8007b5c <HAL_RCCEx_PeriphCLKConfig+0x5b0>
 8007a34:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8007a38:	f000 8097 	beq.w	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8007a3c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8007a40:	f000 8244 	beq.w	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x920>
      ret = HAL_ERROR;
 8007a44:	2601      	movs	r6, #1
 8007a46:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007a48:	03d9      	lsls	r1, r3, #15
 8007a4a:	d517      	bpl.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    switch(PeriphClkInit->SdmmcClockSelection)
 8007a4c:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8007a4e:	2a00      	cmp	r2, #0
 8007a50:	f000 8110 	beq.w	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 8007a54:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007a58:	f040 80f7 	bne.w	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x69e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007a5c:	2102      	movs	r1, #2
 8007a5e:	1d20      	adds	r0, r4, #4
 8007a60:	f7ff fcac 	bl	80073bc <RCCEx_PLL2_Config>
 8007a64:	4605      	mov	r5, r0
 8007a66:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007a68:	2d00      	cmp	r5, #0
 8007a6a:	f040 810b 	bne.w	8007c84 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007a6e:	4931      	ldr	r1, [pc, #196]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8007a70:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8007a72:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8007a74:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007a78:	4302      	orrs	r2, r0
 8007a7a:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007a7c:	009a      	lsls	r2, r3, #2
 8007a7e:	d47f      	bmi.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007a80:	039f      	lsls	r7, r3, #14
 8007a82:	d435      	bmi.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x544>
 8007a84:	1c30      	adds	r0, r6, #0
 8007a86:	bf18      	it	ne
 8007a88:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007a8a:	02de      	lsls	r6, r3, #11
 8007a8c:	d506      	bpl.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007a8e:	4929      	ldr	r1, [pc, #164]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8007a90:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8007a92:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007a94:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8007a98:	432a      	orrs	r2, r5
 8007a9a:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007a9c:	00dd      	lsls	r5, r3, #3
 8007a9e:	d507      	bpl.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007aa0:	4924      	ldr	r1, [pc, #144]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8007aa2:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8007aa6:	690a      	ldr	r2, [r1, #16]
 8007aa8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007aac:	432a      	orrs	r2, r5
 8007aae:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007ab0:	0299      	lsls	r1, r3, #10
 8007ab2:	d506      	bpl.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007ab4:	491f      	ldr	r1, [pc, #124]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8007ab6:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8007ab8:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007aba:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007abe:	432a      	orrs	r2, r5
 8007ac0:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007ac2:	005a      	lsls	r2, r3, #1
 8007ac4:	d509      	bpl.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x52e>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007ac6:	4a1b      	ldr	r2, [pc, #108]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8007ac8:	6911      	ldr	r1, [r2, #16]
 8007aca:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8007ace:	6111      	str	r1, [r2, #16]
 8007ad0:	6911      	ldr	r1, [r2, #16]
 8007ad2:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 8007ad6:	4329      	orrs	r1, r5
 8007ad8:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	da06      	bge.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x540>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007ade:	4a15      	ldr	r2, [pc, #84]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8007ae0:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8007ae2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8007ae4:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8007ae8:	430b      	orrs	r3, r1
 8007aea:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8007aec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 8007af0:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8007af2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8007af6:	f000 80ab 	beq.w	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
 8007afa:	f240 80e8 	bls.w	8007cce <HAL_RCCEx_PeriphCLKConfig+0x722>
 8007afe:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8007b02:	f000 80aa 	beq.w	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 8007b06:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8007b0a:	f000 80a6 	beq.w	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 8007b0e:	2001      	movs	r0, #1
 8007b10:	e7bb      	b.n	8007a8a <HAL_RCCEx_PeriphCLKConfig+0x4de>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007b12:	2101      	movs	r1, #1
 8007b14:	1d20      	adds	r0, r4, #4
 8007b16:	f7ff fc51 	bl	80073bc <RCCEx_PLL2_Config>
 8007b1a:	6823      	ldr	r3, [r4, #0]
 8007b1c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007b1e:	2d00      	cmp	r5, #0
 8007b20:	f040 808b 	bne.w	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007b24:	4903      	ldr	r1, [pc, #12]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8007b26:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8007b28:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007b2a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007b2e:	4302      	orrs	r2, r0
 8007b30:	650a      	str	r2, [r1, #80]	; 0x50
 8007b32:	e646      	b.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x216>
 8007b34:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007b38:	2102      	movs	r1, #2
 8007b3a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007b3e:	f7ff fcb9 	bl	80074b4 <RCCEx_PLL3_Config>
 8007b42:	6823      	ldr	r3, [r4, #0]
 8007b44:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007b46:	2d00      	cmp	r5, #0
 8007b48:	d17d      	bne.n	8007c46 <HAL_RCCEx_PeriphCLKConfig+0x69a>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007b4a:	49b1      	ldr	r1, [pc, #708]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007b4c:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8007b50:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8007b52:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8007b56:	4302      	orrs	r2, r0
 8007b58:	658a      	str	r2, [r1, #88]	; 0x58
 8007b5a:	e763      	b.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x478>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007b5c:	2101      	movs	r1, #1
 8007b5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007b62:	f7ff fca7 	bl	80074b4 <RCCEx_PLL3_Config>
 8007b66:	6823      	ldr	r3, [r4, #0]
 8007b68:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007b6a:	2d00      	cmp	r5, #0
 8007b6c:	d155      	bne.n	8007c1a <HAL_RCCEx_PeriphCLKConfig+0x66e>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b6e:	49a8      	ldr	r1, [pc, #672]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007b70:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8007b74:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8007b76:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8007b7a:	4302      	orrs	r2, r0
 8007b7c:	654a      	str	r2, [r1, #84]	; 0x54
 8007b7e:	e763      	b.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007b80:	2102      	movs	r1, #2
 8007b82:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007b86:	f7ff fc95 	bl	80074b4 <RCCEx_PLL3_Config>
 8007b8a:	6823      	ldr	r3, [r4, #0]
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	f43f af77 	beq.w	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      status=HAL_ERROR;
 8007b92:	2601      	movs	r6, #1
 8007b94:	e774      	b.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b96:	4b9f      	ldr	r3, [pc, #636]	; (8007e14 <HAL_RCCEx_PeriphCLKConfig+0x868>)
 8007b98:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b9a:	461f      	mov	r7, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ba0:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8007ba2:	f7fb fc51 	bl	8003448 <HAL_GetTick>
 8007ba6:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007ba8:	e006      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007baa:	f7fb fc4d 	bl	8003448 <HAL_GetTick>
 8007bae:	eba0 0008 	sub.w	r0, r0, r8
 8007bb2:	2864      	cmp	r0, #100	; 0x64
 8007bb4:	f200 8196 	bhi.w	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x938>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	05da      	lsls	r2, r3, #23
 8007bbc:	d5f5      	bpl.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x5fe>
    if(ret == HAL_OK)
 8007bbe:	2d00      	cmp	r5, #0
 8007bc0:	f040 823d 	bne.w	800803e <HAL_RCCEx_PeriphCLKConfig+0xa92>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007bc4:	4a92      	ldr	r2, [pc, #584]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007bc6:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8007bca:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8007bcc:	4059      	eors	r1, r3
 8007bce:	f411 7f40 	tst.w	r1, #768	; 0x300
 8007bd2:	d00b      	beq.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0x640>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007bd4:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8007bd6:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007bd8:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8007bdc:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8007be0:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007be2:	6f10      	ldr	r0, [r2, #112]	; 0x70
 8007be4:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8007be8:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8007bea:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007bec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bf0:	f000 8207 	beq.w	8008002 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007bf4:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007bf8:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8007bfc:	f000 8215 	beq.w	800802a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8007c00:	4983      	ldr	r1, [pc, #524]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007c02:	690a      	ldr	r2, [r1, #16]
 8007c04:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8007c08:	610a      	str	r2, [r1, #16]
 8007c0a:	4a81      	ldr	r2, [pc, #516]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007c0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c10:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8007c12:	430b      	orrs	r3, r1
 8007c14:	6713      	str	r3, [r2, #112]	; 0x70
 8007c16:	6823      	ldr	r3, [r4, #0]
 8007c18:	e5f2      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8007c1a:	462e      	mov	r6, r5
 8007c1c:	e714      	b.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8007c1e:	462e      	mov	r6, r5
 8007c20:	e633      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8007c22:	462e      	mov	r6, r5
 8007c24:	e5e9      	b.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8007c26:	462e      	mov	r6, r5
 8007c28:	e64e      	b.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8007c2a:	462e      	mov	r6, r5
 8007c2c:	e66d      	b.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8007c2e:	462e      	mov	r6, r5
 8007c30:	e68b      	b.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x39e>
 8007c32:	462e      	mov	r6, r5
 8007c34:	e5b5      	b.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8007c36:	462e      	mov	r6, r5
 8007c38:	e593      	b.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007c3a:	462e      	mov	r6, r5
 8007c3c:	e5c1      	b.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x216>
 8007c3e:	462e      	mov	r6, r5
 8007c40:	e6a3      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8007c42:	462e      	mov	r6, r5
 8007c44:	e6c1      	b.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0x41e>
 8007c46:	462e      	mov	r6, r5
 8007c48:	e6ec      	b.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x478>
      ret = HAL_ERROR;
 8007c4a:	2601      	movs	r6, #1
 8007c4c:	4635      	mov	r5, r6
 8007c4e:	e715      	b.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c50:	486f      	ldr	r0, [pc, #444]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007c52:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8007c54:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8007c58:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8007c5a:	2d00      	cmp	r5, #0
 8007c5c:	f47f af57 	bne.w	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x562>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007c60:	4d6b      	ldr	r5, [pc, #428]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007c62:	1c30      	adds	r0, r6, #0
 8007c64:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8007c66:	bf18      	it	ne
 8007c68:	2001      	movne	r0, #1
 8007c6a:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8007c6e:	430a      	orrs	r2, r1
 8007c70:	656a      	str	r2, [r5, #84]	; 0x54
 8007c72:	e70a      	b.n	8007a8a <HAL_RCCEx_PeriphCLKConfig+0x4de>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c74:	4966      	ldr	r1, [pc, #408]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007c76:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007c78:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007c7c:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8007c7e:	2d00      	cmp	r5, #0
 8007c80:	f43f aef5 	beq.w	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007c84:	462e      	mov	r6, r5
 8007c86:	e6f9      	b.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007c88:	2101      	movs	r1, #1
 8007c8a:	1d20      	adds	r0, r4, #4
 8007c8c:	f7ff fb96 	bl	80073bc <RCCEx_PLL2_Config>
 8007c90:	4605      	mov	r5, r0
 8007c92:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007c94:	2d00      	cmp	r5, #0
 8007c96:	d1c6      	bne.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8007c98:	e60f      	b.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c9a:	495d      	ldr	r1, [pc, #372]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007c9c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007c9e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007ca2:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8007ca4:	2d00      	cmp	r5, #0
 8007ca6:	d1bc      	bne.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007ca8:	e5a0      	b.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x240>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007caa:	2101      	movs	r1, #1
 8007cac:	1d20      	adds	r0, r4, #4
 8007cae:	f7ff fb85 	bl	80073bc <RCCEx_PLL2_Config>
 8007cb2:	4605      	mov	r5, r0
 8007cb4:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007cb6:	2d00      	cmp	r5, #0
 8007cb8:	d1b7      	bne.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x67e>
 8007cba:	e61e      	b.n	80078fa <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007cbc:	2101      	movs	r1, #1
 8007cbe:	1d20      	adds	r0, r4, #4
 8007cc0:	f7ff fb7c 	bl	80073bc <RCCEx_PLL2_Config>
 8007cc4:	4605      	mov	r5, r0
 8007cc6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007cc8:	2d00      	cmp	r5, #0
 8007cca:	d1a8      	bne.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007ccc:	e5d6      	b.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
    switch(PeriphClkInit->RngClockSelection)
 8007cce:	2a00      	cmp	r2, #0
 8007cd0:	f47f af1d 	bne.w	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x562>
 8007cd4:	e7c1      	b.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007cd6:	2101      	movs	r1, #1
 8007cd8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007cdc:	f7ff fbea 	bl	80074b4 <RCCEx_PLL3_Config>
 8007ce0:	4605      	mov	r5, r0
 8007ce2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007ce4:	2d00      	cmp	r5, #0
 8007ce6:	d1a4      	bne.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x686>
 8007ce8:	e553      	b.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cea:	4949      	ldr	r1, [pc, #292]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007cec:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007cee:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007cf2:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8007cf4:	2d00      	cmp	r5, #0
 8007cf6:	d142      	bne.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007cf8:	4945      	ldr	r1, [pc, #276]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007cfa:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007cfc:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8007cfe:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8007d02:	4302      	orrs	r2, r0
 8007d04:	64ca      	str	r2, [r1, #76]	; 0x4c
 8007d06:	e4ee      	b.n	80076e6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007d08:	2102      	movs	r1, #2
 8007d0a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007d0e:	f7ff fbd1 	bl	80074b4 <RCCEx_PLL3_Config>
 8007d12:	4605      	mov	r5, r0
 8007d14:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007d16:	2d00      	cmp	r5, #0
 8007d18:	d189      	bne.n	8007c2e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8007d1a:	e60e      	b.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x38e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007d1c:	2102      	movs	r1, #2
 8007d1e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007d22:	f7ff fbc7 	bl	80074b4 <RCCEx_PLL3_Config>
 8007d26:	4605      	mov	r5, r0
 8007d28:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007d2a:	2d00      	cmp	r5, #0
 8007d2c:	d187      	bne.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x692>
 8007d2e:	e624      	b.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    switch(PeriphClkInit->Sai1ClockSelection)
 8007d30:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8007d32:	2d00      	cmp	r5, #0
 8007d34:	d139      	bne.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x7fe>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007d36:	4936      	ldr	r1, [pc, #216]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007d38:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007d3a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007d3c:	f022 0207 	bic.w	r2, r2, #7
 8007d40:	4302      	orrs	r2, r0
 8007d42:	650a      	str	r2, [r1, #80]	; 0x50
 8007d44:	e45d      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x56>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007d46:	2101      	movs	r1, #1
 8007d48:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007d4c:	f7ff fbb2 	bl	80074b4 <RCCEx_PLL3_Config>
 8007d50:	4605      	mov	r5, r0
 8007d52:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007d54:	2d00      	cmp	r5, #0
 8007d56:	f47f af6e 	bne.w	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x68a>
 8007d5a:	e4fb      	b.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d5c:	492c      	ldr	r1, [pc, #176]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007d5e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007d60:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007d64:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8007d66:	2d00      	cmp	r5, #0
 8007d68:	f47f af67 	bne.w	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8007d6c:	e6da      	b.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x578>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007d6e:	2102      	movs	r1, #2
 8007d70:	1d20      	adds	r0, r4, #4
 8007d72:	f7ff fb23 	bl	80073bc <RCCEx_PLL2_Config>
 8007d76:	4605      	mov	r5, r0
 8007d78:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007d7a:	2d00      	cmp	r5, #0
 8007d7c:	d0bc      	beq.n	8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8007d7e:	462e      	mov	r6, r5
 8007d80:	e4b1      	b.n	80076e6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007d82:	2102      	movs	r1, #2
 8007d84:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007d88:	f7ff fb94 	bl	80074b4 <RCCEx_PLL3_Config>
 8007d8c:	4605      	mov	r5, r0
 8007d8e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007d90:	2d00      	cmp	r5, #0
 8007d92:	f47f af56 	bne.w	8007c42 <HAL_RCCEx_PeriphCLKConfig+0x696>
 8007d96:	e610      	b.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007d98:	2100      	movs	r1, #0
 8007d9a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007d9e:	f7ff fb89 	bl	80074b4 <RCCEx_PLL3_Config>
 8007da2:	4605      	mov	r5, r0
 8007da4:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007da6:	2d00      	cmp	r5, #0
 8007da8:	d0c5      	beq.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8007daa:	462e      	mov	r6, r5
 8007dac:	e429      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007dae:	4918      	ldr	r1, [pc, #96]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x864>)
      break;
 8007db0:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007db2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007db4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007db8:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8007dba:	e7ba      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x786>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007dbc:	2100      	movs	r1, #0
 8007dbe:	1d20      	adds	r0, r4, #4
 8007dc0:	f7ff fafc 	bl	80073bc <RCCEx_PLL2_Config>
 8007dc4:	6823      	ldr	r3, [r4, #0]
 8007dc6:	4605      	mov	r5, r0
      break;
 8007dc8:	e7b3      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x786>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007dca:	2102      	movs	r1, #2
 8007dcc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007dd0:	f7ff fb70 	bl	80074b4 <RCCEx_PLL3_Config>
 8007dd4:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8007dd8:	b100      	cbz	r0, 8007ddc <HAL_RCCEx_PeriphCLKConfig+0x830>
          status = HAL_ERROR;
 8007dda:	2601      	movs	r6, #1
 8007ddc:	6823      	ldr	r3, [r4, #0]
 8007dde:	e5fc      	b.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x42e>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007de0:	2102      	movs	r1, #2
 8007de2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007de6:	f7ff fb65 	bl	80074b4 <RCCEx_PLL3_Config>
 8007dea:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8007dee:	b100      	cbz	r0, 8007df2 <HAL_RCCEx_PeriphCLKConfig+0x846>
        status = HAL_ERROR;
 8007df0:	2601      	movs	r6, #1
 8007df2:	6823      	ldr	r3, [r4, #0]
 8007df4:	e5ff      	b.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007df6:	2100      	movs	r1, #0
 8007df8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007dfc:	f7ff fb5a 	bl	80074b4 <RCCEx_PLL3_Config>
 8007e00:	4605      	mov	r5, r0
 8007e02:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007e04:	2d00      	cmp	r5, #0
 8007e06:	f43f ac34 	beq.w	8007672 <HAL_RCCEx_PeriphCLKConfig+0xc6>
 8007e0a:	462e      	mov	r6, r5
 8007e0c:	e439      	b.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0xd6>
 8007e0e:	bf00      	nop
 8007e10:	58024400 	.word	0x58024400
 8007e14:	58024800 	.word	0x58024800
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007e18:	2100      	movs	r1, #0
 8007e1a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007e1e:	f7ff fb49 	bl	80074b4 <RCCEx_PLL3_Config>
 8007e22:	4605      	mov	r5, r0
 8007e24:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007e26:	2d00      	cmp	r5, #0
 8007e28:	f43f ac02 	beq.w	8007630 <HAL_RCCEx_PeriphCLKConfig+0x84>
 8007e2c:	462e      	mov	r6, r5
 8007e2e:	e406      	b.n	800763e <HAL_RCCEx_PeriphCLKConfig+0x92>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007e30:	2100      	movs	r1, #0
 8007e32:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007e36:	f7ff fb3d 	bl	80074b4 <RCCEx_PLL3_Config>
 8007e3a:	4605      	mov	r5, r0
 8007e3c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007e3e:	2d00      	cmp	r5, #0
 8007e40:	f43f ac39 	beq.w	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
 8007e44:	462e      	mov	r6, r5
 8007e46:	e43e      	b.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x11a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007e48:	2100      	movs	r1, #0
 8007e4a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007e4e:	f7ff fb31 	bl	80074b4 <RCCEx_PLL3_Config>
 8007e52:	4605      	mov	r5, r0
 8007e54:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007e56:	2d00      	cmp	r5, #0
 8007e58:	f43f ac5e 	beq.w	8007718 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007e5c:	462e      	mov	r6, r5
 8007e5e:	e462      	b.n	8007726 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007e60:	2102      	movs	r1, #2
 8007e62:	3004      	adds	r0, #4
 8007e64:	f7ff faaa 	bl	80073bc <RCCEx_PLL2_Config>
 8007e68:	4606      	mov	r6, r0
 8007e6a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007e6c:	2e00      	cmp	r6, #0
 8007e6e:	f47f abba 	bne.w	80075e6 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8007e72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007e74:	f7ff bbb0 	b.w	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e78:	4978      	ldr	r1, [pc, #480]	; (800805c <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8007e7a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007e7c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007e80:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8007e82:	f7ff bbf3 	b.w	800766c <HAL_RCCEx_PeriphCLKConfig+0xc0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e86:	4975      	ldr	r1, [pc, #468]	; (800805c <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8007e88:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007e8a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007e8e:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8007e90:	e43f      	b.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0x166>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007e92:	2102      	movs	r1, #2
 8007e94:	3024      	adds	r0, #36	; 0x24
 8007e96:	f7ff fb0d 	bl	80074b4 <RCCEx_PLL3_Config>
 8007e9a:	4606      	mov	r6, r0
      break;
 8007e9c:	e7e5      	b.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x8be>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e9e:	496f      	ldr	r1, [pc, #444]	; (800805c <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8007ea0:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007ea2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007ea6:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8007ea8:	f7ff bbbf 	b.w	800762a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007eac:	496b      	ldr	r1, [pc, #428]	; (800805c <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8007eae:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007eb0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007eb4:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8007eb6:	f7ff bbfb 	b.w	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x104>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007eba:	1d20      	adds	r0, r4, #4
 8007ebc:	f7ff fa7e 	bl	80073bc <RCCEx_PLL2_Config>
 8007ec0:	4605      	mov	r5, r0
 8007ec2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007ec4:	2d00      	cmp	r5, #0
 8007ec6:	f47f aebe 	bne.w	8007c46 <HAL_RCCEx_PeriphCLKConfig+0x69a>
 8007eca:	e63e      	b.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ecc:	4963      	ldr	r1, [pc, #396]	; (800805c <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8007ece:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007ed0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007ed4:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8007ed6:	2d00      	cmp	r5, #0
 8007ed8:	f47f ae9f 	bne.w	8007c1a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007edc:	e647      	b.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      ret = HAL_ERROR;
 8007ede:	2601      	movs	r6, #1
 8007ee0:	4635      	mov	r5, r6
 8007ee2:	e4d2      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x2de>
            ret = HAL_TIMEOUT;
 8007ee4:	2603      	movs	r6, #3
 8007ee6:	6823      	ldr	r3, [r4, #0]
 8007ee8:	4635      	mov	r5, r6
 8007eea:	e489      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x254>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007eec:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007ef0:	f43f ad20 	beq.w	8007934 <HAL_RCCEx_PeriphCLKConfig+0x388>
 8007ef4:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8007ef8:	f43f ad1c 	beq.w	8007934 <HAL_RCCEx_PeriphCLKConfig+0x388>
 8007efc:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8007f00:	f43f ad18 	beq.w	8007934 <HAL_RCCEx_PeriphCLKConfig+0x388>
      ret = HAL_ERROR;
 8007f04:	2601      	movs	r6, #1
 8007f06:	4635      	mov	r5, r6
 8007f08:	e51f      	b.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007f0a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8007f0e:	f43f ad31 	beq.w	8007974 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8007f12:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8007f16:	f43f ad2d 	beq.w	8007974 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8007f1a:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8007f1e:	f43f ad29 	beq.w	8007974 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
      ret = HAL_ERROR;
 8007f22:	2601      	movs	r6, #1
 8007f24:	4635      	mov	r5, r6
 8007f26:	e530      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007f28:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8007f2c:	f43f ad42 	beq.w	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8007f30:	f5b2 4f20 	cmp.w	r2, #40960	; 0xa000
 8007f34:	f43f ad3e 	beq.w	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8007f38:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8007f3c:	f43f ad3a 	beq.w	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x408>
      ret = HAL_ERROR;
 8007f40:	2601      	movs	r6, #1
 8007f42:	4635      	mov	r5, r6
 8007f44:	e541      	b.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0x41e>
    switch(PeriphClkInit->Spi45ClockSelection)
 8007f46:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8007f4a:	f43f ac00 	beq.w	800774e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8007f4e:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8007f52:	f43f abfc 	beq.w	800774e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8007f56:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8007f5a:	f43f abf8 	beq.w	800774e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      ret = HAL_ERROR;
 8007f5e:	2601      	movs	r6, #1
 8007f60:	4635      	mov	r5, r6
 8007f62:	f7ff bbfe 	b.w	8007762 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->Spi6ClockSelection)
 8007f66:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007f6a:	f43f ac0f 	beq.w	800778c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8007f6e:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8007f72:	f43f ac0b 	beq.w	800778c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8007f76:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8007f7a:	f43f ac07 	beq.w	800778c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      ret = HAL_ERROR;
 8007f7e:	2601      	movs	r6, #1
 8007f80:	4635      	mov	r5, r6
 8007f82:	e40e      	b.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    switch(PeriphClkInit->Sai4AClockSelection)
 8007f84:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 8007f88:	f43f ab70 	beq.w	800766c <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8007f8c:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8007f90:	f43f ab6c 	beq.w	800766c <HAL_RCCEx_PeriphCLKConfig+0xc0>
      ret = HAL_ERROR;
 8007f94:	2601      	movs	r6, #1
 8007f96:	4635      	mov	r5, r6
 8007f98:	f7ff bb73 	b.w	8007682 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai4BClockSelection)
 8007f9c:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 8007fa0:	f43f ab86 	beq.w	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8007fa4:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8007fa8:	f43f ab82 	beq.w	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x104>
      ret = HAL_ERROR;
 8007fac:	2601      	movs	r6, #1
 8007fae:	4635      	mov	r5, r6
 8007fb0:	f7ff bb89 	b.w	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    switch(PeriphClkInit->Sai23ClockSelection)
 8007fb4:	2ac0      	cmp	r2, #192	; 0xc0
 8007fb6:	f43f ab38 	beq.w	800762a <HAL_RCCEx_PeriphCLKConfig+0x7e>
 8007fba:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8007fbe:	f43f ab34 	beq.w	800762a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      ret = HAL_ERROR;
 8007fc2:	2601      	movs	r6, #1
 8007fc4:	4635      	mov	r5, r6
 8007fc6:	f7ff bb3a 	b.w	800763e <HAL_RCCEx_PeriphCLKConfig+0x92>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8007fca:	b9ba      	cbnz	r2, 8007ffc <HAL_RCCEx_PeriphCLKConfig+0xa50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fcc:	4823      	ldr	r0, [pc, #140]	; (800805c <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8007fce:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8007fd0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8007fd4:	62c1      	str	r1, [r0, #44]	; 0x2c
 8007fd6:	f7ff baff 	b.w	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8007fda:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8007fde:	f43f ab98 	beq.w	8007712 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8007fe2:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8007fe6:	f43f ab94 	beq.w	8007712 <HAL_RCCEx_PeriphCLKConfig+0x166>
      ret = HAL_ERROR;
 8007fea:	2601      	movs	r6, #1
 8007fec:	4635      	mov	r5, r6
 8007fee:	f7ff bb9a 	b.w	8007726 <HAL_RCCEx_PeriphCLKConfig+0x17a>
    switch(PeriphClkInit->QspiClockSelection)
 8007ff2:	2a00      	cmp	r2, #0
 8007ff4:	f43f ae7e 	beq.w	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8007ff8:	f7ff bb73 	b.w	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x136>
      ret = HAL_ERROR;
 8007ffc:	2601      	movs	r6, #1
 8007ffe:	f7ff baf2 	b.w	80075e6 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        tickstart = HAL_GetTick();
 8008002:	f7fb fa21 	bl	8003448 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008006:	4f15      	ldr	r7, [pc, #84]	; (800805c <HAL_RCCEx_PeriphCLKConfig+0xab0>)
        tickstart = HAL_GetTick();
 8008008:	4681      	mov	r9, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800800a:	f241 3888 	movw	r8, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800800e:	e006      	b.n	800801e <HAL_RCCEx_PeriphCLKConfig+0xa72>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008010:	f7fb fa1a 	bl	8003448 <HAL_GetTick>
 8008014:	eba0 0009 	sub.w	r0, r0, r9
 8008018:	4540      	cmp	r0, r8
 800801a:	f63f af63 	bhi.w	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x938>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800801e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008020:	079b      	lsls	r3, r3, #30
 8008022:	d5f5      	bpl.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0xa64>
 8008024:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8008028:	e5e4      	b.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x648>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800802a:	480c      	ldr	r0, [pc, #48]	; (800805c <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 800802c:	4a0c      	ldr	r2, [pc, #48]	; (8008060 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800802e:	6901      	ldr	r1, [r0, #16]
 8008030:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8008034:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8008038:	430a      	orrs	r2, r1
 800803a:	6102      	str	r2, [r0, #16]
 800803c:	e5e5      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x65e>
 800803e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8008040:	462e      	mov	r6, r5
 8008042:	f7ff bbdd 	b.w	8007800 <HAL_RCCEx_PeriphCLKConfig+0x254>
      ret = HAL_ERROR;
 8008046:	2601      	movs	r6, #1
 8008048:	4635      	mov	r5, r6
 800804a:	e43d      	b.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
      ret = HAL_ERROR;
 800804c:	2601      	movs	r6, #1
 800804e:	4635      	mov	r5, r6
 8008050:	e45b      	b.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      ret = HAL_ERROR;
 8008052:	2601      	movs	r6, #1
 8008054:	4635      	mov	r5, r6
 8008056:	f7ff bbd0 	b.w	80077fa <HAL_RCCEx_PeriphCLKConfig+0x24e>
 800805a:	bf00      	nop
 800805c:	58024400 	.word	0x58024400
 8008060:	00ffffcf 	.word	0x00ffffcf

08008064 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8008064:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008066:	f7fe ffa1 	bl	8006fac <HAL_RCC_GetHCLKFreq>
 800806a:	4b05      	ldr	r3, [pc, #20]	; (8008080 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800806c:	4a05      	ldr	r2, [pc, #20]	; (8008084 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800806e:	6a1b      	ldr	r3, [r3, #32]
 8008070:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8008074:	5cd3      	ldrb	r3, [r2, r3]
 8008076:	f003 031f 	and.w	r3, r3, #31
}
 800807a:	40d8      	lsrs	r0, r3
 800807c:	bd08      	pop	{r3, pc}
 800807e:	bf00      	nop
 8008080:	58024400 	.word	0x58024400
 8008084:	08011fd0 	.word	0x08011fd0

08008088 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008088:	4a46      	ldr	r2, [pc, #280]	; (80081a4 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
{
 800808a:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800808c:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800808e:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008090:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008092:	f3c3 3305 	ubfx	r3, r3, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008096:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 8008098:	2b00      	cmp	r3, #0
 800809a:	d059      	beq.n	8008150 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800809c:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80080a0:	f3c1 1100 	ubfx	r1, r1, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80080a4:	f004 0403 	and.w	r4, r4, #3
 80080a8:	ee07 3a90 	vmov	s15, r3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80080ac:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 80080b0:	2c01      	cmp	r4, #1
 80080b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80080b6:	ee06 1a90 	vmov	s13, r1
 80080ba:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 80080be:	d002      	beq.n	80080c6 <HAL_RCCEx_GetPLL2ClockFreq+0x3e>
 80080c0:	d34e      	bcc.n	8008160 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 80080c2:	2c02      	cmp	r4, #2
 80080c4:	d049      	beq.n	800815a <HAL_RCCEx_GetPLL2ClockFreq+0xd2>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80080c6:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80081a8 <HAL_RCCEx_GetPLL2ClockFreq+0x120>
 80080ca:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80080ce:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80080d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080d4:	ee07 3a10 	vmov	s14, r3
 80080d8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80080dc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80080e0:	ee37 7a25 	vadd.f32	s14, s14, s11
 80080e4:	ee77 7a26 	vadd.f32	s15, s14, s13
 80080e8:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80080ec:	4a2d      	ldr	r2, [pc, #180]	; (80081a4 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
 80080ee:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80080f2:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80080f4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80080f8:	ee06 3a90 	vmov	s13, r3
 80080fc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8008100:	bc30      	pop	{r4, r5}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008102:	ee76 6a86 	vadd.f32	s13, s13, s12
 8008106:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800810a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800810e:	ed80 7a00 	vstr	s14, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008112:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8008114:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8008118:	ee06 3a90 	vmov	s13, r3
 800811c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008120:	ee76 6a86 	vadd.f32	s13, s13, s12
 8008124:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008128:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800812c:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008130:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8008132:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008136:	ee07 3a10 	vmov	s14, r3
 800813a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800813e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008142:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008146:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800814a:	edc0 6a02 	vstr	s13, [r0, #8]
}
 800814e:	4770      	bx	lr
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008150:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008154:	6083      	str	r3, [r0, #8]
}
 8008156:	bc30      	pop	{r4, r5}
 8008158:	4770      	bx	lr
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800815a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80081ac <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 800815e:	e7b4      	b.n	80080ca <HAL_RCCEx_GetPLL2ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008160:	6813      	ldr	r3, [r2, #0]
 8008162:	069b      	lsls	r3, r3, #26
 8008164:	d51a      	bpl.n	800819c <HAL_RCCEx_GetPLL2ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008166:	6814      	ldr	r4, [r2, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008168:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800816c:	4910      	ldr	r1, [pc, #64]	; (80081b0 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 800816e:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008172:	6b93      	ldr	r3, [r2, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008174:	40e1      	lsrs	r1, r4
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800817a:	ee07 1a10 	vmov	s14, r1
 800817e:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8008182:	ee07 3a10 	vmov	s14, r3
 8008186:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 800818a:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 800818e:	ee76 7a05 	vadd.f32	s15, s12, s10
 8008192:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800819a:	e7a7      	b.n	80080ec <HAL_RCCEx_GetPLL2ClockFreq+0x64>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800819c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80081b4 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 80081a0:	e793      	b.n	80080ca <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 80081a2:	bf00      	nop
 80081a4:	58024400 	.word	0x58024400
 80081a8:	4a742400 	.word	0x4a742400
 80081ac:	4bbebc20 	.word	0x4bbebc20
 80081b0:	03d09000 	.word	0x03d09000
 80081b4:	4c742400 	.word	0x4c742400

080081b8 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80081b8:	4a46      	ldr	r2, [pc, #280]	; (80082d4 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
{
 80081ba:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80081bc:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80081be:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80081c0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80081c2:	f3c3 5305 	ubfx	r3, r3, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80081c6:	6c55      	ldr	r5, [r2, #68]	; 0x44
  if (pll3m != 0U)
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d059      	beq.n	8008280 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80081cc:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80081d0:	f3c1 2100 	ubfx	r1, r1, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80081d4:	f004 0403 	and.w	r4, r4, #3
 80081d8:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80081dc:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 80081e0:	2c01      	cmp	r4, #1
 80081e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80081e6:	ee06 1a90 	vmov	s13, r1
 80081ea:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 80081ee:	d002      	beq.n	80081f6 <HAL_RCCEx_GetPLL3ClockFreq+0x3e>
 80081f0:	d34e      	bcc.n	8008290 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 80081f2:	2c02      	cmp	r4, #2
 80081f4:	d049      	beq.n	800828a <HAL_RCCEx_GetPLL3ClockFreq+0xd2>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80081f6:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80082d8 <HAL_RCCEx_GetPLL3ClockFreq+0x120>
 80081fa:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80081fe:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8008200:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008204:	ee07 3a10 	vmov	s14, r3
 8008208:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800820c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008210:	ee37 7a25 	vadd.f32	s14, s14, s11
 8008214:	ee77 7a26 	vadd.f32	s15, s14, s13
 8008218:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800821c:	4a2d      	ldr	r2, [pc, #180]	; (80082d4 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
 800821e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8008222:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8008224:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008228:	ee06 3a90 	vmov	s13, r3
 800822c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8008230:	bc30      	pop	{r4, r5}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008232:	ee76 6a86 	vadd.f32	s13, s13, s12
 8008236:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800823a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800823e:	ed80 7a00 	vstr	s14, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008242:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8008244:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8008248:	ee06 3a90 	vmov	s13, r3
 800824c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008250:	ee76 6a86 	vadd.f32	s13, s13, s12
 8008254:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008258:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800825c:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008260:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8008262:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008266:	ee07 3a10 	vmov	s14, r3
 800826a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800826e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008272:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008276:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800827a:	edc0 6a02 	vstr	s13, [r0, #8]
}
 800827e:	4770      	bx	lr
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008280:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008284:	6083      	str	r3, [r0, #8]
}
 8008286:	bc30      	pop	{r4, r5}
 8008288:	4770      	bx	lr
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800828a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80082dc <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 800828e:	e7b4      	b.n	80081fa <HAL_RCCEx_GetPLL3ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008290:	6813      	ldr	r3, [r2, #0]
 8008292:	069b      	lsls	r3, r3, #26
 8008294:	d51a      	bpl.n	80082cc <HAL_RCCEx_GetPLL3ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008296:	6814      	ldr	r4, [r2, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008298:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800829c:	4910      	ldr	r1, [pc, #64]	; (80082e0 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 800829e:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80082a2:	6c13      	ldr	r3, [r2, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80082a4:	40e1      	lsrs	r1, r4
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80082a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082aa:	ee07 1a10 	vmov	s14, r1
 80082ae:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80082b2:	ee07 3a10 	vmov	s14, r3
 80082b6:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80082ba:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 80082be:	ee76 7a05 	vadd.f32	s15, s12, s10
 80082c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082ca:	e7a7      	b.n	800821c <HAL_RCCEx_GetPLL3ClockFreq+0x64>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80082cc:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80082e4 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 80082d0:	e793      	b.n	80081fa <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 80082d2:	bf00      	nop
 80082d4:	58024400 	.word	0x58024400
 80082d8:	4a742400 	.word	0x4a742400
 80082dc:	4bbebc20 	.word	0x4bbebc20
 80082e0:	03d09000 	.word	0x03d09000
 80082e4:	4c742400 	.word	0x4c742400

080082e8 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80082e8:	4a46      	ldr	r2, [pc, #280]	; (8008404 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>)
{
 80082ea:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80082ec:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80082ee:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80082f0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80082f2:	f3c3 1305 	ubfx	r3, r3, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80082f6:	6b55      	ldr	r5, [r2, #52]	; 0x34
  if (pll1m != 0U)
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d059      	beq.n	80083b0 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80082fc:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008300:	f001 0101 	and.w	r1, r1, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008304:	f004 0403 	and.w	r4, r4, #3
 8008308:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800830c:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 8008310:	2c01      	cmp	r4, #1
 8008312:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008316:	ee06 1a90 	vmov	s13, r1
 800831a:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 800831e:	d002      	beq.n	8008326 <HAL_RCCEx_GetPLL1ClockFreq+0x3e>
 8008320:	d34e      	bcc.n	80083c0 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 8008322:	2c02      	cmp	r4, #2
 8008324:	d049      	beq.n	80083ba <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008326:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8008408 <HAL_RCCEx_GetPLL1ClockFreq+0x120>
 800832a:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800832e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8008330:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008334:	ee07 3a10 	vmov	s14, r3
 8008338:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800833c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008340:	ee37 7a25 	vadd.f32	s14, s14, s11
 8008344:	ee77 7a26 	vadd.f32	s15, s14, s13
 8008348:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800834c:	4a2d      	ldr	r2, [pc, #180]	; (8008404 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>)
 800834e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8008352:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8008354:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008358:	ee06 3a90 	vmov	s13, r3
 800835c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8008360:	bc30      	pop	{r4, r5}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8008362:	ee76 6a86 	vadd.f32	s13, s13, s12
 8008366:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800836a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800836e:	ed80 7a00 	vstr	s14, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8008372:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8008374:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8008378:	ee06 3a90 	vmov	s13, r3
 800837c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008380:	ee76 6a86 	vadd.f32	s13, s13, s12
 8008384:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008388:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800838c:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8008390:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8008392:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008396:	ee07 3a10 	vmov	s14, r3
 800839a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800839e:	ee37 7a06 	vadd.f32	s14, s14, s12
 80083a2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80083a6:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80083aa:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80083ae:	4770      	bx	lr
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80083b0:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80083b4:	6083      	str	r3, [r0, #8]
}
 80083b6:	bc30      	pop	{r4, r5}
 80083b8:	4770      	bx	lr
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80083ba:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800840c <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 80083be:	e7b4      	b.n	800832a <HAL_RCCEx_GetPLL1ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80083c0:	6813      	ldr	r3, [r2, #0]
 80083c2:	069b      	lsls	r3, r3, #26
 80083c4:	d51a      	bpl.n	80083fc <HAL_RCCEx_GetPLL1ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80083c6:	6814      	ldr	r4, [r2, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80083c8:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80083cc:	4910      	ldr	r1, [pc, #64]	; (8008410 <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 80083ce:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80083d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80083d4:	40e1      	lsrs	r1, r4
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80083d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083da:	ee07 1a10 	vmov	s14, r1
 80083de:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80083e2:	ee07 3a10 	vmov	s14, r3
 80083e6:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80083ea:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 80083ee:	ee76 7a05 	vadd.f32	s15, s12, s10
 80083f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083fa:	e7a7      	b.n	800834c <HAL_RCCEx_GetPLL1ClockFreq+0x64>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80083fc:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8008414 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>
 8008400:	e793      	b.n	800832a <HAL_RCCEx_GetPLL1ClockFreq+0x42>
 8008402:	bf00      	nop
 8008404:	58024400 	.word	0x58024400
 8008408:	4a742400 	.word	0x4a742400
 800840c:	4bbebc20 	.word	0x4bbebc20
 8008410:	03d09000 	.word	0x03d09000
 8008414:	4c742400 	.word	0x4c742400

08008418 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008418:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 800841c:	b500      	push	{lr}
 800841e:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008420:	d02d      	beq.n	800847e <HAL_RCCEx_GetPeriphCLKFreq+0x66>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008422:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8008426:	d018      	beq.n	800845a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008428:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800842c:	d04e      	beq.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800842e:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8008432:	d037      	beq.n	80084a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008434:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8008438:	f000 808b 	beq.w	8008552 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800843c:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8008440:	f000 80ac 	beq.w	800859c <HAL_RCCEx_GetPeriphCLKFreq+0x184>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008444:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8008448:	f000 80b6 	beq.w	80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800844c:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8008450:	d062      	beq.n	8008518 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
          frequency = 0;
 8008452:	2000      	movs	r0, #0
}
 8008454:	b005      	add	sp, #20
 8008456:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800845a:	4a70      	ldr	r2, [pc, #448]	; (800861c <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 800845c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800845e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 8008462:	2b80      	cmp	r3, #128	; 0x80
 8008464:	d043      	beq.n	80084ee <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8008466:	d86a      	bhi.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8008468:	2b00      	cmp	r3, #0
 800846a:	d039      	beq.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 800846c:	2b40      	cmp	r3, #64	; 0x40
 800846e:	d1f0      	bne.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008470:	a801      	add	r0, sp, #4
 8008472:	f7ff fe09 	bl	8008088 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008476:	9801      	ldr	r0, [sp, #4]
}
 8008478:	b005      	add	sp, #20
 800847a:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800847e:	4b67      	ldr	r3, [pc, #412]	; (800861c <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8008480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008482:	f003 0307 	and.w	r3, r3, #7
      switch (saiclocksource)
 8008486:	2b04      	cmp	r3, #4
 8008488:	d8e3      	bhi.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800848a:	a201      	add	r2, pc, #4	; (adr r2, 8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x78>)
 800848c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008490:	080084e1 	.word	0x080084e1
 8008494:	08008471 	.word	0x08008471
 8008498:	080084ef 	.word	0x080084ef
 800849c:	080084c5 	.word	0x080084c5
 80084a0:	080084fd 	.word	0x080084fd
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80084a4:	4a5d      	ldr	r2, [pc, #372]	; (800861c <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80084a6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80084a8:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 80084ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80084b0:	d01d      	beq.n	80084ee <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80084b2:	d85c      	bhi.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
 80084b4:	b1a3      	cbz	r3, 80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 80084b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80084ba:	d0d9      	beq.n	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 80084bc:	e7c9      	b.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 80084be:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80084c2:	d15b      	bne.n	800857c <HAL_RCCEx_GetPeriphCLKFreq+0x164>
          frequency = EXTERNAL_CLOCK_VALUE;
 80084c4:	4856      	ldr	r0, [pc, #344]	; (8008620 <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
}
 80084c6:	b005      	add	sp, #20
 80084c8:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80084cc:	4a53      	ldr	r2, [pc, #332]	; (800861c <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80084ce:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80084d0:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 80084d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80084d8:	d009      	beq.n	80084ee <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80084da:	d8f0      	bhi.n	80084be <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d151      	bne.n	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084e0:	a801      	add	r0, sp, #4
 80084e2:	f7ff ff01 	bl	80082e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80084e6:	9802      	ldr	r0, [sp, #8]
}
 80084e8:	b005      	add	sp, #20
 80084ea:	f85d fb04 	ldr.w	pc, [sp], #4
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084ee:	a801      	add	r0, sp, #4
 80084f0:	f7ff fe62 	bl	80081b8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80084f4:	9801      	ldr	r0, [sp, #4]
}
 80084f6:	b005      	add	sp, #20
 80084f8:	f85d fb04 	ldr.w	pc, [sp], #4
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80084fc:	4b47      	ldr	r3, [pc, #284]	; (800861c <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80084fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8008500:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 8008504:	d019      	beq.n	800853a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8008506:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800850a:	d062      	beq.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
            frequency = HSE_VALUE;
 800850c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008510:	4844      	ldr	r0, [pc, #272]	; (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>)
 8008512:	bf18      	it	ne
 8008514:	2000      	movne	r0, #0
 8008516:	e79d      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8008518:	4b40      	ldr	r3, [pc, #256]	; (800861c <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 800851a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800851c:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 8008520:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008524:	d068      	beq.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8008526:	d95b      	bls.n	80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>
 8008528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800852c:	d051      	beq.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 800852e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008532:	d05f      	beq.n	80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 8008534:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008538:	d18b      	bne.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
            frequency = HSI_VALUE;
 800853a:	483b      	ldr	r0, [pc, #236]	; (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x210>)
 800853c:	e78a      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      switch (saiclocksource)
 800853e:	2bc0      	cmp	r3, #192	; 0xc0
 8008540:	d0c0      	beq.n	80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 8008542:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008546:	d184      	bne.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008548:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800854a:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 800854e:	d1da      	bne.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8008550:	e7f3      	b.n	800853a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8008552:	4a32      	ldr	r2, [pc, #200]	; (800861c <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8008554:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8008556:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 800855a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800855e:	d0c6      	beq.n	80084ee <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8008560:	d815      	bhi.n	800858e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8008562:	2b00      	cmp	r3, #0
 8008564:	d0bc      	beq.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 8008566:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800856a:	d081      	beq.n	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 800856c:	e771      	b.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 800856e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008572:	d0a7      	beq.n	80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 8008574:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008578:	d0e6      	beq.n	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 800857a:	e76a      	b.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 800857c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008580:	d0e2      	beq.n	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8008582:	e766      	b.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8008584:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008588:	f43f af72 	beq.w	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 800858c:	e761      	b.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (srcclk)
 800858e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008592:	d097      	beq.n	80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 8008594:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008598:	d0d6      	beq.n	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 800859a:	e75a      	b.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800859c:	4a1f      	ldr	r2, [pc, #124]	; (800861c <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 800859e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80085a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 80085a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085a8:	d015      	beq.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80085aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80085ae:	d0cb      	beq.n	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f47f af4e 	bne.w	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80085b6:	e75b      	b.n	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80085b8:	4b18      	ldr	r3, [pc, #96]	; (800861c <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80085ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      switch (srcclk)
 80085bc:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 80085c0:	d08e      	beq.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	f43f af45 	beq.w	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085c8:	a801      	add	r0, sp, #4
 80085ca:	f7ff fd5d 	bl	8008088 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80085ce:	9803      	ldr	r0, [sp, #12]
          break;
 80085d0:	e740      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
            frequency = CSI_VALUE;
 80085d2:	4816      	ldr	r0, [pc, #88]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x214>)
 80085d4:	e73e      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085d6:	a801      	add	r0, sp, #4
 80085d8:	f7ff fdee 	bl	80081b8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80085dc:	9803      	ldr	r0, [sp, #12]
          break;
 80085de:	e739      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      switch (srcclk)
 80085e0:	b17b      	cbz	r3, 8008602 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 80085e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085e6:	f47f af34 	bne.w	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085ea:	a801      	add	r0, sp, #4
 80085ec:	f7ff fd4c 	bl	8008088 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80085f0:	9802      	ldr	r0, [sp, #8]
          break;
 80085f2:	e72f      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          frequency = HSE_VALUE;
 80085f4:	480b      	ldr	r0, [pc, #44]	; (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>)
          break;
 80085f6:	e72d      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085f8:	a801      	add	r0, sp, #4
 80085fa:	f7ff fddd 	bl	80081b8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80085fe:	9802      	ldr	r0, [sp, #8]
          break;
 8008600:	e728      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008602:	f7fe fcd3 	bl	8006fac <HAL_RCC_GetHCLKFreq>
 8008606:	4b05      	ldr	r3, [pc, #20]	; (800861c <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8008608:	4a09      	ldr	r2, [pc, #36]	; (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x218>)
 800860a:	6a1b      	ldr	r3, [r3, #32]
 800860c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8008610:	5cd3      	ldrb	r3, [r2, r3]
 8008612:	f003 031f 	and.w	r3, r3, #31
 8008616:	40d8      	lsrs	r0, r3
          break;
 8008618:	e71c      	b.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800861a:	bf00      	nop
 800861c:	58024400 	.word	0x58024400
 8008620:	00bb8000 	.word	0x00bb8000
 8008624:	017d7840 	.word	0x017d7840
 8008628:	03d09000 	.word	0x03d09000
 800862c:	003d0900 	.word	0x003d0900
 8008630:	08011fd0 	.word	0x08011fd0

08008634 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008634:	2800      	cmp	r0, #0
 8008636:	d076      	beq.n	8008726 <HAL_TIM_Base_Init+0xf2>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008638:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 800863c:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800863e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008642:	4604      	mov	r4, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d069      	beq.n	800871c <HAL_TIM_Base_Init+0xe8>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008648:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800864a:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800864c:	493c      	ldr	r1, [pc, #240]	; (8008740 <HAL_TIM_Base_Init+0x10c>)
 800864e:	4e3d      	ldr	r6, [pc, #244]	; (8008744 <HAL_TIM_Base_Init+0x110>)
 8008650:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8008654:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8008658:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 800865c:	eba2 0606 	sub.w	r6, r2, r6
  tmpcr1 = TIMx->CR1;
 8008660:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008662:	fab1 f181 	clz	r1, r1
 8008666:	fab6 f686 	clz	r6, r6
 800866a:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800866e:	ea4f 1656 	mov.w	r6, r6, lsr #5
 8008672:	d018      	beq.n	80086a6 <HAL_TIM_Base_Init+0x72>
 8008674:	b9b9      	cbnz	r1, 80086a6 <HAL_TIM_Base_Init+0x72>
 8008676:	4834      	ldr	r0, [pc, #208]	; (8008748 <HAL_TIM_Base_Init+0x114>)
 8008678:	4282      	cmp	r2, r0
 800867a:	d014      	beq.n	80086a6 <HAL_TIM_Base_Init+0x72>
 800867c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8008680:	4282      	cmp	r2, r0
 8008682:	d010      	beq.n	80086a6 <HAL_TIM_Base_Init+0x72>
 8008684:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8008688:	4282      	cmp	r2, r0
 800868a:	d04e      	beq.n	800872a <HAL_TIM_Base_Init+0xf6>
 800868c:	2e00      	cmp	r6, #0
 800868e:	d14c      	bne.n	800872a <HAL_TIM_Base_Init+0xf6>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008690:	4d2e      	ldr	r5, [pc, #184]	; (800874c <HAL_TIM_Base_Init+0x118>)
 8008692:	482f      	ldr	r0, [pc, #188]	; (8008750 <HAL_TIM_Base_Init+0x11c>)
 8008694:	4282      	cmp	r2, r0
 8008696:	bf18      	it	ne
 8008698:	42aa      	cmpne	r2, r5
 800869a:	d008      	beq.n	80086ae <HAL_TIM_Base_Init+0x7a>
 800869c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80086a0:	4282      	cmp	r2, r0
 80086a2:	d108      	bne.n	80086b6 <HAL_TIM_Base_Init+0x82>
 80086a4:	e003      	b.n	80086ae <HAL_TIM_Base_Init+0x7a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80086a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80086aa:	68a0      	ldr	r0, [r4, #8]
 80086ac:	4303      	orrs	r3, r0
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80086ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80086b2:	6920      	ldr	r0, [r4, #16]
 80086b4:	4303      	orrs	r3, r0
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80086b6:	69a0      	ldr	r0, [r4, #24]
 80086b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086bc:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80086be:	4303      	orrs	r3, r0

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086c0:	6860      	ldr	r0, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80086c2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086c4:	62d5      	str	r5, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80086c6:	6290      	str	r0, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086c8:	b951      	cbnz	r1, 80086e0 <HAL_TIM_Base_Init+0xac>
 80086ca:	b94e      	cbnz	r6, 80086e0 <HAL_TIM_Base_Init+0xac>
 80086cc:	491f      	ldr	r1, [pc, #124]	; (800874c <HAL_TIM_Base_Init+0x118>)
 80086ce:	4b20      	ldr	r3, [pc, #128]	; (8008750 <HAL_TIM_Base_Init+0x11c>)
 80086d0:	429a      	cmp	r2, r3
 80086d2:	bf18      	it	ne
 80086d4:	428a      	cmpne	r2, r1
 80086d6:	d003      	beq.n	80086e0 <HAL_TIM_Base_Init+0xac>
 80086d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086dc:	429a      	cmp	r2, r3
 80086de:	d101      	bne.n	80086e4 <HAL_TIM_Base_Init+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086e0:	6963      	ldr	r3, [r4, #20]
 80086e2:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086e4:	2301      	movs	r3, #1
  return HAL_OK;
 80086e6:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 80086e8:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086ea:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086ee:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80086f2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80086f6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80086fa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80086fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008702:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008706:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800870a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800870e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8008712:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008716:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800871a:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800871c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8008720:	f7fa fcba 	bl	8003098 <HAL_TIM_Base_MspInit>
 8008724:	e790      	b.n	8008648 <HAL_TIM_Base_Init+0x14>
    return HAL_ERROR;
 8008726:	2001      	movs	r0, #1
}
 8008728:	4770      	bx	lr
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800872a:	480a      	ldr	r0, [pc, #40]	; (8008754 <HAL_TIM_Base_Init+0x120>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800872c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008730:	68a5      	ldr	r5, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008732:	4282      	cmp	r2, r0
    tmpcr1 |= Structure->CounterMode;
 8008734:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008738:	d0b9      	beq.n	80086ae <HAL_TIM_Base_Init+0x7a>
 800873a:	2e00      	cmp	r6, #0
 800873c:	d1b7      	bne.n	80086ae <HAL_TIM_Base_Init+0x7a>
 800873e:	e7a7      	b.n	8008690 <HAL_TIM_Base_Init+0x5c>
 8008740:	40010000 	.word	0x40010000
 8008744:	40010400 	.word	0x40010400
 8008748:	40000400 	.word	0x40000400
 800874c:	40014000 	.word	0x40014000
 8008750:	40014400 	.word	0x40014400
 8008754:	40000c00 	.word	0x40000c00

08008758 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8008758:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800875c:	2b01      	cmp	r3, #1
 800875e:	d001      	beq.n	8008764 <HAL_TIM_Base_Start+0xc>
    return HAL_ERROR;
 8008760:	2001      	movs	r0, #1
 8008762:	4770      	bx	lr
  htim->State = HAL_TIM_STATE_BUSY;
 8008764:	2102      	movs	r1, #2
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008766:	6802      	ldr	r2, [r0, #0]
 8008768:	4b08      	ldr	r3, [pc, #32]	; (800878c <HAL_TIM_Base_Start+0x34>)
  htim->State = HAL_TIM_STATE_BUSY;
 800876a:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800876e:	6891      	ldr	r1, [r2, #8]
 8008770:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008772:	2b06      	cmp	r3, #6
 8008774:	d008      	beq.n	8008788 <HAL_TIM_Base_Start+0x30>
 8008776:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800877a:	d005      	beq.n	8008788 <HAL_TIM_Base_Start+0x30>
    __HAL_TIM_ENABLE(htim);
 800877c:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800877e:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8008780:	f043 0301 	orr.w	r3, r3, #1
 8008784:	6013      	str	r3, [r2, #0]
 8008786:	4770      	bx	lr
  return HAL_OK;
 8008788:	2000      	movs	r0, #0
}
 800878a:	4770      	bx	lr
 800878c:	00010007 	.word	0x00010007

08008790 <HAL_TIM_PeriodElapsedCallback>:
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop

08008794 <HAL_TIM_OC_DelayElapsedCallback>:
 8008794:	4770      	bx	lr
 8008796:	bf00      	nop

08008798 <HAL_TIM_IC_CaptureCallback>:
 8008798:	4770      	bx	lr
 800879a:	bf00      	nop

0800879c <HAL_TIM_PWM_PulseFinishedCallback>:
 800879c:	4770      	bx	lr
 800879e:	bf00      	nop

080087a0 <HAL_TIM_TriggerCallback>:
 80087a0:	4770      	bx	lr
 80087a2:	bf00      	nop

080087a4 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80087a4:	6803      	ldr	r3, [r0, #0]
 80087a6:	691a      	ldr	r2, [r3, #16]
 80087a8:	0791      	lsls	r1, r2, #30
{
 80087aa:	b510      	push	{r4, lr}
 80087ac:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80087ae:	d502      	bpl.n	80087b6 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80087b0:	68da      	ldr	r2, [r3, #12]
 80087b2:	0792      	lsls	r2, r2, #30
 80087b4:	d468      	bmi.n	8008888 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80087b6:	691a      	ldr	r2, [r3, #16]
 80087b8:	0752      	lsls	r2, r2, #29
 80087ba:	d502      	bpl.n	80087c2 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80087bc:	68da      	ldr	r2, [r3, #12]
 80087be:	0750      	lsls	r0, r2, #29
 80087c0:	d44f      	bmi.n	8008862 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80087c2:	691a      	ldr	r2, [r3, #16]
 80087c4:	0711      	lsls	r1, r2, #28
 80087c6:	d502      	bpl.n	80087ce <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80087c8:	68da      	ldr	r2, [r3, #12]
 80087ca:	0712      	lsls	r2, r2, #28
 80087cc:	d437      	bmi.n	800883e <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80087ce:	691a      	ldr	r2, [r3, #16]
 80087d0:	06d0      	lsls	r0, r2, #27
 80087d2:	d502      	bpl.n	80087da <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80087d4:	68da      	ldr	r2, [r3, #12]
 80087d6:	06d1      	lsls	r1, r2, #27
 80087d8:	d41e      	bmi.n	8008818 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80087da:	691a      	ldr	r2, [r3, #16]
 80087dc:	07d2      	lsls	r2, r2, #31
 80087de:	d502      	bpl.n	80087e6 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80087e0:	68da      	ldr	r2, [r3, #12]
 80087e2:	07d0      	lsls	r0, r2, #31
 80087e4:	d469      	bmi.n	80088ba <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80087e6:	691a      	ldr	r2, [r3, #16]
 80087e8:	0611      	lsls	r1, r2, #24
 80087ea:	d502      	bpl.n	80087f2 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80087ec:	68da      	ldr	r2, [r3, #12]
 80087ee:	0612      	lsls	r2, r2, #24
 80087f0:	d46b      	bmi.n	80088ca <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80087f2:	691a      	ldr	r2, [r3, #16]
 80087f4:	05d0      	lsls	r0, r2, #23
 80087f6:	d502      	bpl.n	80087fe <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80087f8:	68da      	ldr	r2, [r3, #12]
 80087fa:	0611      	lsls	r1, r2, #24
 80087fc:	d46d      	bmi.n	80088da <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80087fe:	691a      	ldr	r2, [r3, #16]
 8008800:	0652      	lsls	r2, r2, #25
 8008802:	d502      	bpl.n	800880a <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008804:	68da      	ldr	r2, [r3, #12]
 8008806:	0650      	lsls	r0, r2, #25
 8008808:	d46f      	bmi.n	80088ea <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800880a:	691a      	ldr	r2, [r3, #16]
 800880c:	0691      	lsls	r1, r2, #26
 800880e:	d502      	bpl.n	8008816 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008810:	68da      	ldr	r2, [r3, #12]
 8008812:	0692      	lsls	r2, r2, #26
 8008814:	d449      	bmi.n	80088aa <HAL_TIM_IRQHandler+0x106>
}
 8008816:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008818:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800881c:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800881e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008820:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008822:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008824:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008826:	f413 7f40 	tst.w	r3, #768	; 0x300
 800882a:	d16f      	bne.n	800890c <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800882c:	f7ff ffb2 	bl	8008794 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008830:	4620      	mov	r0, r4
 8008832:	f7ff ffb3 	bl	800879c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008836:	2200      	movs	r2, #0
 8008838:	6823      	ldr	r3, [r4, #0]
 800883a:	7722      	strb	r2, [r4, #28]
 800883c:	e7cd      	b.n	80087da <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800883e:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008842:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8008844:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008846:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008848:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800884a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800884c:	079b      	lsls	r3, r3, #30
 800884e:	d15a      	bne.n	8008906 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008850:	f7ff ffa0 	bl	8008794 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008854:	4620      	mov	r0, r4
 8008856:	f7ff ffa1 	bl	800879c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800885a:	2200      	movs	r2, #0
 800885c:	6823      	ldr	r3, [r4, #0]
 800885e:	7722      	strb	r2, [r4, #28]
 8008860:	e7b5      	b.n	80087ce <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008862:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008866:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8008868:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800886a:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800886c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800886e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008870:	f413 7f40 	tst.w	r3, #768	; 0x300
 8008874:	d144      	bne.n	8008900 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008876:	f7ff ff8d 	bl	8008794 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800887a:	4620      	mov	r0, r4
 800887c:	f7ff ff8e 	bl	800879c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008880:	2200      	movs	r2, #0
 8008882:	6823      	ldr	r3, [r4, #0]
 8008884:	7722      	strb	r2, [r4, #28]
 8008886:	e79c      	b.n	80087c2 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008888:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800888c:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800888e:	6119      	str	r1, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008890:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008892:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008894:	0799      	lsls	r1, r3, #30
 8008896:	d130      	bne.n	80088fa <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008898:	f7ff ff7c 	bl	8008794 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800889c:	4620      	mov	r0, r4
 800889e:	f7ff ff7d 	bl	800879c <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088a2:	2200      	movs	r2, #0
 80088a4:	6823      	ldr	r3, [r4, #0]
 80088a6:	7722      	strb	r2, [r4, #28]
 80088a8:	e785      	b.n	80087b6 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80088aa:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80088ae:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80088b0:	611a      	str	r2, [r3, #16]
}
 80088b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80088b6:	f000 b887 	b.w	80089c8 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80088ba:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80088be:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80088c0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80088c2:	f7ff ff65 	bl	8008790 <HAL_TIM_PeriodElapsedCallback>
 80088c6:	6823      	ldr	r3, [r4, #0]
 80088c8:	e78d      	b.n	80087e6 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80088ca:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80088ce:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80088d0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80088d2:	f000 f87b 	bl	80089cc <HAL_TIMEx_BreakCallback>
 80088d6:	6823      	ldr	r3, [r4, #0]
 80088d8:	e78b      	b.n	80087f2 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80088da:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 80088de:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80088e0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80088e2:	f000 f875 	bl	80089d0 <HAL_TIMEx_Break2Callback>
 80088e6:	6823      	ldr	r3, [r4, #0]
 80088e8:	e789      	b.n	80087fe <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80088ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80088ee:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80088f0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80088f2:	f7ff ff55 	bl	80087a0 <HAL_TIM_TriggerCallback>
 80088f6:	6823      	ldr	r3, [r4, #0]
 80088f8:	e787      	b.n	800880a <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 80088fa:	f7ff ff4d 	bl	8008798 <HAL_TIM_IC_CaptureCallback>
 80088fe:	e7d0      	b.n	80088a2 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8008900:	f7ff ff4a 	bl	8008798 <HAL_TIM_IC_CaptureCallback>
 8008904:	e7bc      	b.n	8008880 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8008906:	f7ff ff47 	bl	8008798 <HAL_TIM_IC_CaptureCallback>
 800890a:	e7a6      	b.n	800885a <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800890c:	f7ff ff44 	bl	8008798 <HAL_TIM_IC_CaptureCallback>
 8008910:	e791      	b.n	8008836 <HAL_TIM_IRQHandler+0x92>
 8008912:	bf00      	nop

08008914 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008914:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008918:	2b01      	cmp	r3, #1
 800891a:	d045      	beq.n	80089a8 <HAL_TIMEx_MasterConfigSynchronization+0x94>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800891c:	6803      	ldr	r3, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800891e:	4a24      	ldr	r2, [pc, #144]	; (80089b0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
{
 8008920:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008922:	4e24      	ldr	r6, [pc, #144]	; (80089b4 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 8008924:	2502      	movs	r5, #2
  __HAL_LOCK(htim);
 8008926:	2401      	movs	r4, #1
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008928:	4293      	cmp	r3, r2
 800892a:	bf18      	it	ne
 800892c:	42b3      	cmpne	r3, r6
  htim->State = HAL_TIM_STATE_BUSY;
 800892e:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8008932:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008936:	bf08      	it	eq
 8008938:	2601      	moveq	r6, #1
  tmpcr2 = htim->Instance->CR2;
 800893a:	685c      	ldr	r4, [r3, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800893c:	bf18      	it	ne
 800893e:	2600      	movne	r6, #0
  tmpsmcr = htim->Instance->SMCR;
 8008940:	689d      	ldr	r5, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008942:	d103      	bne.n	800894c <HAL_TIMEx_MasterConfigSynchronization+0x38>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008944:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008948:	684a      	ldr	r2, [r1, #4]
 800894a:	4314      	orrs	r4, r2
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800894c:	4a1a      	ldr	r2, [pc, #104]	; (80089b8 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800894e:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008952:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008954:	4293      	cmp	r3, r2
 8008956:	bf18      	it	ne
 8008958:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800895c:	f8df c064 	ldr.w	ip, [pc, #100]	; 80089c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008960:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008964:	4f15      	ldr	r7, [pc, #84]	; (80089bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8008966:	bf0c      	ite	eq
 8008968:	2201      	moveq	r2, #1
 800896a:	2200      	movne	r2, #0
  htim->Instance->CR2 = tmpcr2;
 800896c:	605c      	str	r4, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800896e:	4563      	cmp	r3, ip
 8008970:	bf08      	it	eq
 8008972:	f042 0201 	orreq.w	r2, r2, #1
 8008976:	4c12      	ldr	r4, [pc, #72]	; (80089c0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8008978:	42bb      	cmp	r3, r7
 800897a:	bf08      	it	eq
 800897c:	f042 0201 	orreq.w	r2, r2, #1
 8008980:	42a3      	cmp	r3, r4
 8008982:	bf08      	it	eq
 8008984:	f042 0201 	orreq.w	r2, r2, #1
 8008988:	b902      	cbnz	r2, 800898c <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800898a:	b126      	cbz	r6, 8008996 <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800898c:	688a      	ldr	r2, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800898e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008992:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008994:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8008996:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8008998:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 800899a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 800899e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  return HAL_OK;
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	bcf0      	pop	{r4, r5, r6, r7}
 80089a6:	4770      	bx	lr
  __HAL_LOCK(htim);
 80089a8:	2202      	movs	r2, #2
}
 80089aa:	4610      	mov	r0, r2
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	40010400 	.word	0x40010400
 80089b4:	40010000 	.word	0x40010000
 80089b8:	40000400 	.word	0x40000400
 80089bc:	40000c00 	.word	0x40000c00
 80089c0:	40001800 	.word	0x40001800
 80089c4:	40000800 	.word	0x40000800

080089c8 <HAL_TIMEx_CommutCallback>:
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop

080089cc <HAL_TIMEx_BreakCallback>:
 80089cc:	4770      	bx	lr
 80089ce:	bf00      	nop

080089d0 <HAL_TIMEx_Break2Callback>:
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop

080089d4 <HAL_UART_TxCpltCallback>:
 80089d4:	4770      	bx	lr
 80089d6:	bf00      	nop

080089d8 <HAL_UART_ErrorCallback>:
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop

080089dc <HAL_UART_IRQHandler>:
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80089dc:	6802      	ldr	r2, [r0, #0]
{
 80089de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80089e2:	69d3      	ldr	r3, [r2, #28]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80089e4:	f640 050f 	movw	r5, #2063	; 0x80f
{
 80089e8:	4604      	mov	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80089ea:	6810      	ldr	r0, [r2, #0]
  if (errorflags == 0U)
 80089ec:	422b      	tst	r3, r5
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80089ee:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 80089f0:	d070      	beq.n	8008ad4 <HAL_UART_IRQHandler+0xf8>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80089f2:	4d73      	ldr	r5, [pc, #460]	; (8008bc0 <HAL_UART_IRQHandler+0x1e4>)
 80089f4:	400d      	ands	r5, r1
 80089f6:	f000 808f 	beq.w	8008b18 <HAL_UART_IRQHandler+0x13c>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80089fa:	07df      	lsls	r7, r3, #31
 80089fc:	d509      	bpl.n	8008a12 <HAL_UART_IRQHandler+0x36>
 80089fe:	05c6      	lsls	r6, r0, #23
 8008a00:	d507      	bpl.n	8008a12 <HAL_UART_IRQHandler+0x36>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008a02:	2601      	movs	r6, #1
 8008a04:	6216      	str	r6, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a06:	f8d4 6088 	ldr.w	r6, [r4, #136]	; 0x88
 8008a0a:	f046 0601 	orr.w	r6, r6, #1
 8008a0e:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a12:	079f      	lsls	r7, r3, #30
 8008a14:	f003 0604 	and.w	r6, r3, #4
 8008a18:	f140 8093 	bpl.w	8008b42 <HAL_UART_IRQHandler+0x166>
 8008a1c:	07cf      	lsls	r7, r1, #31
 8008a1e:	d50a      	bpl.n	8008a36 <HAL_UART_IRQHandler+0x5a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008a20:	2702      	movs	r7, #2
 8008a22:	6217      	str	r7, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008a24:	f8d4 7088 	ldr.w	r7, [r4, #136]	; 0x88
 8008a28:	f047 0704 	orr.w	r7, r7, #4
 8008a2c:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a30:	2e00      	cmp	r6, #0
 8008a32:	f040 808c 	bne.w	8008b4e <HAL_UART_IRQHandler+0x172>

      huart->ErrorCode |= HAL_UART_ERROR_NE;
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008a36:	071f      	lsls	r7, r3, #28
 8008a38:	d505      	bpl.n	8008a46 <HAL_UART_IRQHandler+0x6a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008a3a:	0686      	lsls	r6, r0, #26
 8008a3c:	f100 8097 	bmi.w	8008b6e <HAL_UART_IRQHandler+0x192>
 8008a40:	2d00      	cmp	r5, #0
 8008a42:	f040 8094 	bne.w	8008b6e <HAL_UART_IRQHandler+0x192>

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008a46:	051f      	lsls	r7, r3, #20
 8008a48:	d50a      	bpl.n	8008a60 <HAL_UART_IRQHandler+0x84>
 8008a4a:	0146      	lsls	r6, r0, #5
 8008a4c:	d508      	bpl.n	8008a60 <HAL_UART_IRQHandler+0x84>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a4e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8008a52:	6215      	str	r5, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008a54:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 8008a58:	f045 0520 	orr.w	r5, r5, #32
 8008a5c:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a60:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 8008a64:	2d00      	cmp	r5, #0
 8008a66:	d06a      	beq.n	8008b3e <HAL_UART_IRQHandler+0x162>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008a68:	069d      	lsls	r5, r3, #26
 8008a6a:	d507      	bpl.n	8008a7c <HAL_UART_IRQHandler+0xa0>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008a6c:	0680      	lsls	r0, r0, #26
 8008a6e:	f140 808b 	bpl.w	8008b88 <HAL_UART_IRQHandler+0x1ac>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
      {
        if (huart->RxISR != NULL)
 8008a72:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8008a74:	b113      	cbz	r3, 8008a7c <HAL_UART_IRQHandler+0xa0>
        {
          huart->RxISR(huart);
 8008a76:	4620      	mov	r0, r4
 8008a78:	4798      	blx	r3
 8008a7a:	6822      	ldr	r2, [r4, #0]
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008a7c:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a80:	6891      	ldr	r1, [r2, #8]
 8008a82:	064f      	lsls	r7, r1, #25
 8008a84:	d403      	bmi.n	8008a8e <HAL_UART_IRQHandler+0xb2>
 8008a86:	f015 0528 	ands.w	r5, r5, #40	; 0x28
 8008a8a:	f000 8093 	beq.w	8008bb4 <HAL_UART_IRQHandler+0x1d8>
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a8e:	6811      	ldr	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a90:	2520      	movs	r5, #32
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a92:	4b4c      	ldr	r3, [pc, #304]	; (8008bc4 <HAL_UART_IRQHandler+0x1e8>)

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008a94:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a96:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8008a9a:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a9c:	6891      	ldr	r1, [r2, #8]
 8008a9e:	400b      	ands	r3, r1
 8008aa0:	6093      	str	r3, [r2, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8008aa2:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008aa6:	6893      	ldr	r3, [r2, #8]
  huart->RxISR = NULL;
 8008aa8:	66e0      	str	r0, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008aaa:	065e      	lsls	r6, r3, #25
 8008aac:	d568      	bpl.n	8008b80 <HAL_UART_IRQHandler+0x1a4>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008aae:	6893      	ldr	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 8008ab0:	6fa1      	ldr	r1, [r4, #120]	; 0x78
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ab2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ab6:	6093      	str	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 8008ab8:	2900      	cmp	r1, #0
 8008aba:	d061      	beq.n	8008b80 <HAL_UART_IRQHandler+0x1a4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008abc:	4b42      	ldr	r3, [pc, #264]	; (8008bc8 <HAL_UART_IRQHandler+0x1ec>)
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008abe:	4608      	mov	r0, r1
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ac0:	650b      	str	r3, [r1, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008ac2:	f7fc fa47 	bl	8004f54 <HAL_DMA_Abort_IT>
 8008ac6:	2800      	cmp	r0, #0
 8008ac8:	d039      	beq.n	8008b3e <HAL_UART_IRQHandler+0x162>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008aca:	6fa0      	ldr	r0, [r4, #120]	; 0x78
}
 8008acc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ad0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8008ad2:	4718      	bx	r3
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008ad4:	069f      	lsls	r7, r3, #26
 8008ad6:	d509      	bpl.n	8008aec <HAL_UART_IRQHandler+0x110>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008ad8:	0686      	lsls	r6, r0, #26
 8008ada:	d505      	bpl.n	8008ae8 <HAL_UART_IRQHandler+0x10c>
      if (huart->RxISR != NULL)
 8008adc:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8008ade:	b373      	cbz	r3, 8008b3e <HAL_UART_IRQHandler+0x162>
      huart->TxISR(huart);
 8008ae0:	4620      	mov	r0, r4
}
 8008ae2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 8008ae6:	4718      	bx	r3
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008ae8:	00cd      	lsls	r5, r1, #3
 8008aea:	d4f7      	bmi.n	8008adc <HAL_UART_IRQHandler+0x100>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008aec:	02dd      	lsls	r5, r3, #11
 8008aee:	d409      	bmi.n	8008b04 <HAL_UART_IRQHandler+0x128>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008af0:	061e      	lsls	r6, r3, #24
 8008af2:	d51a      	bpl.n	8008b2a <HAL_UART_IRQHandler+0x14e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008af4:	0605      	lsls	r5, r0, #24
 8008af6:	d516      	bpl.n	8008b26 <HAL_UART_IRQHandler+0x14a>
    if (huart->TxISR != NULL)
 8008af8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8008afa:	b303      	cbz	r3, 8008b3e <HAL_UART_IRQHandler+0x162>
      huart->TxISR(huart);
 8008afc:	4620      	mov	r0, r4
}
 8008afe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 8008b02:	4718      	bx	r3
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008b04:	024f      	lsls	r7, r1, #9
 8008b06:	d5f3      	bpl.n	8008af0 <HAL_UART_IRQHandler+0x114>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008b08:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8008b0c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008b0e:	6213      	str	r3, [r2, #32]
}
 8008b10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8008b14:	f000 bc00 	b.w	8009318 <HAL_UARTEx_WakeupCallback>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008b18:	4e2c      	ldr	r6, [pc, #176]	; (8008bcc <HAL_UART_IRQHandler+0x1f0>)
 8008b1a:	4230      	tst	r0, r6
 8008b1c:	d0e6      	beq.n	8008aec <HAL_UART_IRQHandler+0x110>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008b1e:	07df      	lsls	r7, r3, #31
 8008b20:	f57f af77 	bpl.w	8008a12 <HAL_UART_IRQHandler+0x36>
 8008b24:	e76b      	b.n	80089fe <HAL_UART_IRQHandler+0x22>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008b26:	020f      	lsls	r7, r1, #8
 8008b28:	d4e6      	bmi.n	8008af8 <HAL_UART_IRQHandler+0x11c>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008b2a:	065e      	lsls	r6, r3, #25
 8008b2c:	d501      	bpl.n	8008b32 <HAL_UART_IRQHandler+0x156>
 8008b2e:	0645      	lsls	r5, r0, #25
 8008b30:	d42e      	bmi.n	8008b90 <HAL_UART_IRQHandler+0x1b4>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008b32:	0219      	lsls	r1, r3, #8
 8008b34:	d414      	bmi.n	8008b60 <HAL_UART_IRQHandler+0x184>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008b36:	01db      	lsls	r3, r3, #7
 8008b38:	d501      	bpl.n	8008b3e <HAL_UART_IRQHandler+0x162>
 8008b3a:	2800      	cmp	r0, #0
 8008b3c:	db35      	blt.n	8008baa <HAL_UART_IRQHandler+0x1ce>
}
 8008b3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b42:	2e00      	cmp	r6, #0
 8008b44:	f43f af77 	beq.w	8008a36 <HAL_UART_IRQHandler+0x5a>
 8008b48:	07ce      	lsls	r6, r1, #31
 8008b4a:	f57f af74 	bpl.w	8008a36 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b4e:	2604      	movs	r6, #4
 8008b50:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b52:	f8d4 6088 	ldr.w	r6, [r4, #136]	; 0x88
 8008b56:	f046 0602 	orr.w	r6, r6, #2
 8008b5a:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
 8008b5e:	e76a      	b.n	8008a36 <HAL_UART_IRQHandler+0x5a>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008b60:	0042      	lsls	r2, r0, #1
 8008b62:	d5e8      	bpl.n	8008b36 <HAL_UART_IRQHandler+0x15a>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008b64:	4620      	mov	r0, r4
}
 8008b66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008b6a:	f000 bbd9 	b.w	8009320 <HAL_UARTEx_TxFifoEmptyCallback>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b6e:	2508      	movs	r5, #8
 8008b70:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b72:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 8008b76:	f045 0508 	orr.w	r5, r5, #8
 8008b7a:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
 8008b7e:	e762      	b.n	8008a46 <HAL_UART_IRQHandler+0x6a>
            HAL_UART_ErrorCallback(huart);
 8008b80:	4620      	mov	r0, r4
 8008b82:	f7ff ff29 	bl	80089d8 <HAL_UART_ErrorCallback>
 8008b86:	e7da      	b.n	8008b3e <HAL_UART_IRQHandler+0x162>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008b88:	00cb      	lsls	r3, r1, #3
 8008b8a:	f57f af77 	bpl.w	8008a7c <HAL_UART_IRQHandler+0xa0>
 8008b8e:	e770      	b.n	8008a72 <HAL_UART_IRQHandler+0x96>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b90:	6813      	ldr	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b92:	2520      	movs	r5, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008b94:	2100      	movs	r1, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b96:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b9c:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008b9e:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  huart->TxISR = NULL;
 8008ba2:	6721      	str	r1, [r4, #112]	; 0x70
  HAL_UART_TxCpltCallback(huart);
 8008ba4:	f7ff ff16 	bl	80089d4 <HAL_UART_TxCpltCallback>
 8008ba8:	e7c9      	b.n	8008b3e <HAL_UART_IRQHandler+0x162>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008baa:	4620      	mov	r0, r4
}
 8008bac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008bb0:	f000 bbb4 	b.w	800931c <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 8008bb4:	4620      	mov	r0, r4
 8008bb6:	f7ff ff0f 	bl	80089d8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bba:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
 8008bbe:	e7be      	b.n	8008b3e <HAL_UART_IRQHandler+0x162>
 8008bc0:	10000001 	.word	0x10000001
 8008bc4:	effffffe 	.word	0xeffffffe
 8008bc8:	08008bd1 	.word	0x08008bd1
 8008bcc:	04000120 	.word	0x04000120

08008bd0 <UART_DMAAbortOnError>:
{
 8008bd0:	b508      	push	{r3, lr}
  huart->RxXferCount = 0U;
 8008bd2:	2200      	movs	r2, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008bd4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8008bd6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  HAL_UART_ErrorCallback(huart);
 8008bda:	4618      	mov	r0, r3
  huart->TxXferCount = 0U;
 8008bdc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 8008be0:	f7ff fefa 	bl	80089d8 <HAL_UART_ErrorCallback>
}
 8008be4:	bd08      	pop	{r3, pc}
 8008be6:	bf00      	nop

08008be8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008be8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008bea:	07da      	lsls	r2, r3, #31
{
 8008bec:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008bee:	d506      	bpl.n	8008bfe <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008bf0:	6801      	ldr	r1, [r0, #0]
 8008bf2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8008bf4:	684a      	ldr	r2, [r1, #4]
 8008bf6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008bfa:	4322      	orrs	r2, r4
 8008bfc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008bfe:	079c      	lsls	r4, r3, #30
 8008c00:	d506      	bpl.n	8008c10 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008c02:	6801      	ldr	r1, [r0, #0]
 8008c04:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8008c06:	684a      	ldr	r2, [r1, #4]
 8008c08:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008c0c:	4322      	orrs	r2, r4
 8008c0e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008c10:	0759      	lsls	r1, r3, #29
 8008c12:	d506      	bpl.n	8008c22 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c14:	6801      	ldr	r1, [r0, #0]
 8008c16:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8008c18:	684a      	ldr	r2, [r1, #4]
 8008c1a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008c1e:	4322      	orrs	r2, r4
 8008c20:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c22:	071a      	lsls	r2, r3, #28
 8008c24:	d506      	bpl.n	8008c34 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c26:	6801      	ldr	r1, [r0, #0]
 8008c28:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8008c2a:	684a      	ldr	r2, [r1, #4]
 8008c2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008c30:	4322      	orrs	r2, r4
 8008c32:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c34:	06dc      	lsls	r4, r3, #27
 8008c36:	d506      	bpl.n	8008c46 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c38:	6801      	ldr	r1, [r0, #0]
 8008c3a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8008c3c:	688a      	ldr	r2, [r1, #8]
 8008c3e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008c42:	4322      	orrs	r2, r4
 8008c44:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c46:	0699      	lsls	r1, r3, #26
 8008c48:	d506      	bpl.n	8008c58 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c4a:	6801      	ldr	r1, [r0, #0]
 8008c4c:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8008c4e:	688a      	ldr	r2, [r1, #8]
 8008c50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008c54:	4322      	orrs	r2, r4
 8008c56:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c58:	065a      	lsls	r2, r3, #25
 8008c5a:	d50a      	bpl.n	8008c72 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c5c:	6801      	ldr	r1, [r0, #0]
 8008c5e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8008c60:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c62:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c66:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8008c6a:	ea42 0204 	orr.w	r2, r2, r4
 8008c6e:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c70:	d00b      	beq.n	8008c8a <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c72:	061b      	lsls	r3, r3, #24
 8008c74:	d506      	bpl.n	8008c84 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c76:	6802      	ldr	r2, [r0, #0]
 8008c78:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8008c7a:	6853      	ldr	r3, [r2, #4]
 8008c7c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008c80:	430b      	orrs	r3, r1
 8008c82:	6053      	str	r3, [r2, #4]
}
 8008c84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c88:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c8a:	684a      	ldr	r2, [r1, #4]
 8008c8c:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8008c8e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8008c92:	4322      	orrs	r2, r4
 8008c94:	604a      	str	r2, [r1, #4]
 8008c96:	e7ec      	b.n	8008c72 <UART_AdvFeatureConfig+0x8a>

08008c98 <HAL_UART_Init>:
  if (huart == NULL)
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	f000 80d2 	beq.w	8008e42 <HAL_UART_Init+0x1aa>
  if (huart->gState == HAL_UART_STATE_RESET)
 8008c9e:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
{
 8008ca2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008ca6:	4604      	mov	r4, r0
 8008ca8:	b087      	sub	sp, #28
  if (huart->gState == HAL_UART_STATE_RESET)
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d058      	beq.n	8008d60 <HAL_UART_Init+0xc8>
  __HAL_UART_DISABLE(huart);
 8008cae:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8008cb0:	2024      	movs	r0, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008cb2:	6921      	ldr	r1, [r4, #16]
 8008cb4:	68a2      	ldr	r2, [r4, #8]
  huart->gState = HAL_UART_STATE_BUSY;
 8008cb6:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008cba:	430a      	orrs	r2, r1
  __HAL_UART_DISABLE(huart);
 8008cbc:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008cbe:	6960      	ldr	r0, [r4, #20]
 8008cc0:	69e1      	ldr	r1, [r4, #28]
  __HAL_UART_DISABLE(huart);
 8008cc2:	f025 0501 	bic.w	r5, r5, #1
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008cc6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008cc8:	48a1      	ldr	r0, [pc, #644]	; (8008f50 <HAL_UART_Init+0x2b8>)
  __HAL_UART_DISABLE(huart);
 8008cca:	601d      	str	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ccc:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008cce:	681e      	ldr	r6, [r3, #0]
  tmpreg |= (uint32_t)huart->FifoMode;
 8008cd0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008cd2:	4030      	ands	r0, r6
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cd4:	68e7      	ldr	r7, [r4, #12]
  tmpreg |= (uint32_t)huart->FifoMode;
 8008cd6:	432a      	orrs	r2, r5
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008cd8:	f8d4 c018 	ldr.w	ip, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008cdc:	4e9d      	ldr	r6, [pc, #628]	; (8008f54 <HAL_UART_Init+0x2bc>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008cde:	4302      	orrs	r2, r0
 8008ce0:	6a65      	ldr	r5, [r4, #36]	; 0x24
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ce2:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ce4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ce6:	685a      	ldr	r2, [r3, #4]
 8008ce8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008cec:	ea42 0207 	orr.w	r2, r2, r7
 8008cf0:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008cf2:	f000 808b 	beq.w	8008e0c <HAL_UART_Init+0x174>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008cf6:	689e      	ldr	r6, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8008cf8:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008cfa:	4897      	ldr	r0, [pc, #604]	; (8008f58 <HAL_UART_Init+0x2c0>)
    tmpreg |= huart->Init.OneBitSampling;
 8008cfc:	ea4c 0202 	orr.w	r2, ip, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d00:	4030      	ands	r0, r6
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d02:	4e96      	ldr	r6, [pc, #600]	; (8008f5c <HAL_UART_Init+0x2c4>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d04:	4302      	orrs	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d06:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d08:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d0c:	f022 020f 	bic.w	r2, r2, #15
 8008d10:	ea42 0205 	orr.w	r2, r2, r5
 8008d14:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d16:	d028      	beq.n	8008d6a <HAL_UART_Init+0xd2>
 8008d18:	4a91      	ldr	r2, [pc, #580]	; (8008f60 <HAL_UART_Init+0x2c8>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	f000 810e 	beq.w	8008f3c <HAL_UART_Init+0x2a4>
 8008d20:	4a90      	ldr	r2, [pc, #576]	; (8008f64 <HAL_UART_Init+0x2cc>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	f000 8100 	beq.w	8008f28 <HAL_UART_Init+0x290>
 8008d28:	4a8f      	ldr	r2, [pc, #572]	; (8008f68 <HAL_UART_Init+0x2d0>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	f000 829e 	beq.w	800926c <HAL_UART_Init+0x5d4>
 8008d30:	4a8e      	ldr	r2, [pc, #568]	; (8008f6c <HAL_UART_Init+0x2d4>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	f000 82a4 	beq.w	8009280 <HAL_UART_Init+0x5e8>
 8008d38:	4a8d      	ldr	r2, [pc, #564]	; (8008f70 <HAL_UART_Init+0x2d8>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	f000 82aa 	beq.w	8009294 <HAL_UART_Init+0x5fc>
 8008d40:	4a8c      	ldr	r2, [pc, #560]	; (8008f74 <HAL_UART_Init+0x2dc>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	f000 82c5 	beq.w	80092d2 <HAL_UART_Init+0x63a>
 8008d48:	4a8b      	ldr	r2, [pc, #556]	; (8008f78 <HAL_UART_Init+0x2e0>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d16f      	bne.n	8008e2e <HAL_UART_Init+0x196>
 8008d4e:	4b8b      	ldr	r3, [pc, #556]	; (8008f7c <HAL_UART_Init+0x2e4>)
 8008d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d52:	f003 0307 	and.w	r3, r3, #7
 8008d56:	2b05      	cmp	r3, #5
 8008d58:	d869      	bhi.n	8008e2e <HAL_UART_Init+0x196>
 8008d5a:	4a89      	ldr	r2, [pc, #548]	; (8008f80 <HAL_UART_Init+0x2e8>)
 8008d5c:	5cd3      	ldrb	r3, [r2, r3]
 8008d5e:	e00c      	b.n	8008d7a <HAL_UART_Init+0xe2>
    huart->Lock = HAL_UNLOCKED;
 8008d60:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_UART_MspInit(huart);
 8008d64:	f7fa f9bc 	bl	80030e0 <HAL_UART_MspInit>
 8008d68:	e7a1      	b.n	8008cae <HAL_UART_Init+0x16>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d6a:	4b84      	ldr	r3, [pc, #528]	; (8008f7c <HAL_UART_Init+0x2e4>)
 8008d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d6e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008d72:	2b28      	cmp	r3, #40	; 0x28
 8008d74:	d85b      	bhi.n	8008e2e <HAL_UART_Init+0x196>
 8008d76:	4a83      	ldr	r2, [pc, #524]	; (8008f84 <HAL_UART_Init+0x2ec>)
 8008d78:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d7a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008d7e:	f000 810f 	beq.w	8008fa0 <HAL_UART_Init+0x308>
    switch (clocksource)
 8008d82:	2b40      	cmp	r3, #64	; 0x40
 8008d84:	d853      	bhi.n	8008e2e <HAL_UART_Init+0x196>
 8008d86:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008d8a:	0209      	.short	0x0209
 8008d8c:	0052020c 	.word	0x0052020c
 8008d90:	02040052 	.word	0x02040052
 8008d94:	00520052 	.word	0x00520052
 8008d98:	01fc0052 	.word	0x01fc0052
 8008d9c:	00520052 	.word	0x00520052
 8008da0:	00520052 	.word	0x00520052
 8008da4:	00520052 	.word	0x00520052
 8008da8:	01d00052 	.word	0x01d00052
 8008dac:	00520052 	.word	0x00520052
 8008db0:	00520052 	.word	0x00520052
 8008db4:	00520052 	.word	0x00520052
 8008db8:	00520052 	.word	0x00520052
 8008dbc:	00520052 	.word	0x00520052
 8008dc0:	00520052 	.word	0x00520052
 8008dc4:	00520052 	.word	0x00520052
 8008dc8:	02120052 	.word	0x02120052
 8008dcc:	00520052 	.word	0x00520052
 8008dd0:	00520052 	.word	0x00520052
 8008dd4:	00520052 	.word	0x00520052
 8008dd8:	00520052 	.word	0x00520052
 8008ddc:	00520052 	.word	0x00520052
 8008de0:	00520052 	.word	0x00520052
 8008de4:	00520052 	.word	0x00520052
 8008de8:	00520052 	.word	0x00520052
 8008dec:	00520052 	.word	0x00520052
 8008df0:	00520052 	.word	0x00520052
 8008df4:	00520052 	.word	0x00520052
 8008df8:	00520052 	.word	0x00520052
 8008dfc:	00520052 	.word	0x00520052
 8008e00:	00520052 	.word	0x00520052
 8008e04:	00520052 	.word	0x00520052
 8008e08:	020f0052 	.word	0x020f0052
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e0c:	6898      	ldr	r0, [r3, #8]
 8008e0e:	4a52      	ldr	r2, [pc, #328]	; (8008f58 <HAL_UART_Init+0x2c0>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e10:	495a      	ldr	r1, [pc, #360]	; (8008f7c <HAL_UART_Init+0x2e4>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e12:	4002      	ands	r2, r0
 8008e14:	ea42 020c 	orr.w	r2, r2, ip
 8008e18:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e1c:	f022 020f 	bic.w	r2, r2, #15
 8008e20:	432a      	orrs	r2, r5
 8008e22:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e24:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 8008e26:	f003 0307 	and.w	r3, r3, #7
 8008e2a:	2b05      	cmp	r3, #5
 8008e2c:	d90b      	bls.n	8008e46 <HAL_UART_Init+0x1ae>
  huart->RxISR = NULL;
 8008e2e:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8008e30:	f04f 1201 	mov.w	r2, #65537	; 0x10001
    return HAL_ERROR;
 8008e34:	2001      	movs	r0, #1
  huart->TxISR = NULL;
 8008e36:	6723      	str	r3, [r4, #112]	; 0x70
  huart->RxISR = NULL;
 8008e38:	e9c4 231a 	strd	r2, r3, [r4, #104]	; 0x68
}
 8008e3c:	b007      	add	sp, #28
 8008e3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_ERROR;
 8008e42:	2001      	movs	r0, #1
}
 8008e44:	4770      	bx	lr
    switch (clocksource)
 8008e46:	4a50      	ldr	r2, [pc, #320]	; (8008f88 <HAL_UART_Init+0x2f0>)
 8008e48:	5cd3      	ldrb	r3, [r2, r3]
 8008e4a:	2b08      	cmp	r3, #8
 8008e4c:	f000 823c 	beq.w	80092c8 <HAL_UART_Init+0x630>
 8008e50:	f240 822a 	bls.w	80092a8 <HAL_UART_Init+0x610>
 8008e54:	2b20      	cmp	r3, #32
 8008e56:	f000 81ac 	beq.w	80091b2 <HAL_UART_Init+0x51a>
 8008e5a:	2b40      	cmp	r3, #64	; 0x40
 8008e5c:	f000 8245 	beq.w	80092ea <HAL_UART_Init+0x652>
 8008e60:	2b10      	cmp	r3, #16
 8008e62:	d1e4      	bne.n	8008e2e <HAL_UART_Init+0x196>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e64:	680b      	ldr	r3, [r1, #0]
 8008e66:	069f      	lsls	r7, r3, #26
 8008e68:	f140 8242 	bpl.w	80092f0 <HAL_UART_Init+0x658>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008e6c:	680b      	ldr	r3, [r1, #0]
 8008e6e:	4847      	ldr	r0, [pc, #284]	; (8008f8c <HAL_UART_Init+0x2f4>)
 8008e70:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008e74:	40d8      	lsrs	r0, r3
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008e76:	4b46      	ldr	r3, [pc, #280]	; (8008f90 <HAL_UART_Init+0x2f8>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e78:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008e7a:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e7e:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008e82:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e86:	428b      	cmp	r3, r1
 8008e88:	d3d1      	bcc.n	8008e2e <HAL_UART_Init+0x196>
 8008e8a:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8008e8e:	d8ce      	bhi.n	8008e2e <HAL_UART_Init+0x196>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e90:	2500      	movs	r5, #0
 8008e92:	2300      	movs	r3, #0
 8008e94:	0877      	lsrs	r7, r6, #1
 8008e96:	4629      	mov	r1, r5
 8008e98:	f7f7 fada 	bl	8000450 <__aeabi_uldivmod>
 8008e9c:	4632      	mov	r2, r6
 8008e9e:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8008ea2:	462b      	mov	r3, r5
 8008ea4:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8008ea8:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 8008eac:	eb18 0007 	adds.w	r0, r8, r7
 8008eb0:	f149 0100 	adc.w	r1, r9, #0
 8008eb4:	f7f7 facc 	bl	8000450 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008eb8:	4b36      	ldr	r3, [pc, #216]	; (8008f94 <HAL_UART_Init+0x2fc>)
 8008eba:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d8b5      	bhi.n	8008e2e <HAL_UART_Init+0x196>
          huart->Instance->BRR = usartdiv;
 8008ec2:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 8008ec4:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 8008ec8:	60d0      	str	r0, [r2, #12]
  huart->NbRxDataToProcess = 1;
 8008eca:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 8008ecc:	e9c4 551b 	strd	r5, r5, [r4, #108]	; 0x6c
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008ed0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	f040 8151 	bne.w	800917a <HAL_UART_Init+0x4e2>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ed8:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008eda:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008edc:	685a      	ldr	r2, [r3, #4]
 8008ede:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008ee2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008ee4:	689a      	ldr	r2, [r3, #8]
 8008ee6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008eea:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8008eec:	681a      	ldr	r2, [r3, #0]
 8008eee:	f042 0201 	orr.w	r2, r2, #1
 8008ef2:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ef4:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  tickstart = HAL_GetTick();
 8008ef8:	f7fa faa6 	bl	8003448 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008efc:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8008efe:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	0711      	lsls	r1, r2, #28
 8008f04:	f100 80d4 	bmi.w	80090b0 <HAL_UART_Init+0x418>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008f08:	681a      	ldr	r2, [r3, #0]
 8008f0a:	0750      	lsls	r0, r2, #29
 8008f0c:	f100 80f9 	bmi.w	8009102 <HAL_UART_Init+0x46a>
  __HAL_UNLOCK(huart);
 8008f10:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8008f12:	2220      	movs	r2, #32
  return HAL_OK;
 8008f14:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8008f16:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8008f1a:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008f1e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
}
 8008f22:	b007      	add	sp, #28
 8008f24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f28:	4b14      	ldr	r3, [pc, #80]	; (8008f7c <HAL_UART_Init+0x2e4>)
 8008f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f2c:	f003 0307 	and.w	r3, r3, #7
 8008f30:	2b05      	cmp	r3, #5
 8008f32:	f63f af7c 	bhi.w	8008e2e <HAL_UART_Init+0x196>
 8008f36:	4a18      	ldr	r2, [pc, #96]	; (8008f98 <HAL_UART_Init+0x300>)
 8008f38:	5cd3      	ldrb	r3, [r2, r3]
 8008f3a:	e71e      	b.n	8008d7a <HAL_UART_Init+0xe2>
 8008f3c:	4b0f      	ldr	r3, [pc, #60]	; (8008f7c <HAL_UART_Init+0x2e4>)
 8008f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f40:	f003 0307 	and.w	r3, r3, #7
 8008f44:	2b05      	cmp	r3, #5
 8008f46:	f63f af72 	bhi.w	8008e2e <HAL_UART_Init+0x196>
 8008f4a:	4a14      	ldr	r2, [pc, #80]	; (8008f9c <HAL_UART_Init+0x304>)
 8008f4c:	5cd3      	ldrb	r3, [r2, r3]
 8008f4e:	e714      	b.n	8008d7a <HAL_UART_Init+0xe2>
 8008f50:	cfff69f3 	.word	0xcfff69f3
 8008f54:	58000c00 	.word	0x58000c00
 8008f58:	11fff4ff 	.word	0x11fff4ff
 8008f5c:	40011000 	.word	0x40011000
 8008f60:	40004400 	.word	0x40004400
 8008f64:	40004800 	.word	0x40004800
 8008f68:	40004c00 	.word	0x40004c00
 8008f6c:	40005000 	.word	0x40005000
 8008f70:	40011400 	.word	0x40011400
 8008f74:	40007800 	.word	0x40007800
 8008f78:	40007c00 	.word	0x40007c00
 8008f7c:	58024400 	.word	0x58024400
 8008f80:	08012014 	.word	0x08012014
 8008f84:	08011fe8 	.word	0x08011fe8
 8008f88:	0801201c 	.word	0x0801201c
 8008f8c:	03d09000 	.word	0x03d09000
 8008f90:	08012024 	.word	0x08012024
 8008f94:	000ffcff 	.word	0x000ffcff
 8008f98:	08012014 	.word	0x08012014
 8008f9c:	08012014 	.word	0x08012014
    switch (clocksource)
 8008fa0:	2b40      	cmp	r3, #64	; 0x40
 8008fa2:	f63f af44 	bhi.w	8008e2e <HAL_UART_Init+0x196>
 8008fa6:	a201      	add	r2, pc, #4	; (adr r2, 8008fac <HAL_UART_Init+0x314>)
 8008fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fac:	08009223 	.word	0x08009223
 8008fb0:	0800921d 	.word	0x0800921d
 8008fb4:	08008e2f 	.word	0x08008e2f
 8008fb8:	08008e2f 	.word	0x08008e2f
 8008fbc:	08009229 	.word	0x08009229
 8008fc0:	08008e2f 	.word	0x08008e2f
 8008fc4:	08008e2f 	.word	0x08008e2f
 8008fc8:	08008e2f 	.word	0x08008e2f
 8008fcc:	0800920f 	.word	0x0800920f
 8008fd0:	08008e2f 	.word	0x08008e2f
 8008fd4:	08008e2f 	.word	0x08008e2f
 8008fd8:	08008e2f 	.word	0x08008e2f
 8008fdc:	08008e2f 	.word	0x08008e2f
 8008fe0:	08008e2f 	.word	0x08008e2f
 8008fe4:	08008e2f 	.word	0x08008e2f
 8008fe8:	08008e2f 	.word	0x08008e2f
 8008fec:	080091b7 	.word	0x080091b7
 8008ff0:	08008e2f 	.word	0x08008e2f
 8008ff4:	08008e2f 	.word	0x08008e2f
 8008ff8:	08008e2f 	.word	0x08008e2f
 8008ffc:	08008e2f 	.word	0x08008e2f
 8009000:	08008e2f 	.word	0x08008e2f
 8009004:	08008e2f 	.word	0x08008e2f
 8009008:	08008e2f 	.word	0x08008e2f
 800900c:	08008e2f 	.word	0x08008e2f
 8009010:	08008e2f 	.word	0x08008e2f
 8009014:	08008e2f 	.word	0x08008e2f
 8009018:	08008e2f 	.word	0x08008e2f
 800901c:	08008e2f 	.word	0x08008e2f
 8009020:	08008e2f 	.word	0x08008e2f
 8009024:	08008e2f 	.word	0x08008e2f
 8009028:	08008e2f 	.word	0x08008e2f
 800902c:	08009233 	.word	0x08009233
 8009030:	08008e2f 	.word	0x08008e2f
 8009034:	08008e2f 	.word	0x08008e2f
 8009038:	08008e2f 	.word	0x08008e2f
 800903c:	08008e2f 	.word	0x08008e2f
 8009040:	08008e2f 	.word	0x08008e2f
 8009044:	08008e2f 	.word	0x08008e2f
 8009048:	08008e2f 	.word	0x08008e2f
 800904c:	08008e2f 	.word	0x08008e2f
 8009050:	08008e2f 	.word	0x08008e2f
 8009054:	08008e2f 	.word	0x08008e2f
 8009058:	08008e2f 	.word	0x08008e2f
 800905c:	08008e2f 	.word	0x08008e2f
 8009060:	08008e2f 	.word	0x08008e2f
 8009064:	08008e2f 	.word	0x08008e2f
 8009068:	08008e2f 	.word	0x08008e2f
 800906c:	08008e2f 	.word	0x08008e2f
 8009070:	08008e2f 	.word	0x08008e2f
 8009074:	08008e2f 	.word	0x08008e2f
 8009078:	08008e2f 	.word	0x08008e2f
 800907c:	08008e2f 	.word	0x08008e2f
 8009080:	08008e2f 	.word	0x08008e2f
 8009084:	08008e2f 	.word	0x08008e2f
 8009088:	08008e2f 	.word	0x08008e2f
 800908c:	08008e2f 	.word	0x08008e2f
 8009090:	08008e2f 	.word	0x08008e2f
 8009094:	08008e2f 	.word	0x08008e2f
 8009098:	08008e2f 	.word	0x08008e2f
 800909c:	08008e2f 	.word	0x08008e2f
 80090a0:	08008e2f 	.word	0x08008e2f
 80090a4:	08008e2f 	.word	0x08008e2f
 80090a8:	08008e2f 	.word	0x08008e2f
 80090ac:	08009237 	.word	0x08009237
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090b0:	69dd      	ldr	r5, [r3, #28]
 80090b2:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 80090b6:	f47f af27 	bne.w	8008f08 <HAL_UART_Init+0x270>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090ba:	f7fa f9c5 	bl	8003448 <HAL_GetTick>
 80090be:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80090c0:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090c2:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 80090c6:	f080 80c0 	bcs.w	800924a <HAL_UART_Init+0x5b2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	0752      	lsls	r2, r2, #29
 80090ce:	d5ef      	bpl.n	80090b0 <HAL_UART_Init+0x418>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80090d0:	69da      	ldr	r2, [r3, #28]
 80090d2:	0517      	lsls	r7, r2, #20
 80090d4:	d5ec      	bpl.n	80090b0 <HAL_UART_Init+0x418>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 80090da:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 80090dc:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090de:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80090e0:	6819      	ldr	r1, [r3, #0]
 80090e2:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 80090e6:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090e8:	6899      	ldr	r1, [r3, #8]
 80090ea:	f021 0101 	bic.w	r1, r1, #1
 80090ee:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 80090f0:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
          __HAL_UNLOCK(huart);
 80090f4:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80090f8:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80090fc:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
 8009100:	e69c      	b.n	8008e3c <HAL_UART_Init+0x1a4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009102:	69dd      	ldr	r5, [r3, #28]
 8009104:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 8009108:	f47f af02 	bne.w	8008f10 <HAL_UART_Init+0x278>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800910c:	f7fa f99c 	bl	8003448 <HAL_GetTick>
 8009110:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009112:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009114:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 8009118:	f080 8097 	bcs.w	800924a <HAL_UART_Init+0x5b2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800911c:	681a      	ldr	r2, [r3, #0]
 800911e:	0751      	lsls	r1, r2, #29
 8009120:	d5ef      	bpl.n	8009102 <HAL_UART_Init+0x46a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009122:	69da      	ldr	r2, [r3, #28]
 8009124:	0512      	lsls	r2, r2, #20
 8009126:	d5ec      	bpl.n	8009102 <HAL_UART_Init+0x46a>
 8009128:	e7d5      	b.n	80090d6 <HAL_UART_Init+0x43e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800912a:	4b73      	ldr	r3, [pc, #460]	; (80092f8 <HAL_UART_Init+0x660>)
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	0690      	lsls	r0, r2, #26
 8009130:	f140 80d9 	bpl.w	80092e6 <HAL_UART_Init+0x64e>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4871      	ldr	r0, [pc, #452]	; (80092fc <HAL_UART_Init+0x664>)
 8009138:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800913c:	40d8      	lsrs	r0, r3
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800913e:	4b70      	ldr	r3, [pc, #448]	; (8009300 <HAL_UART_Init+0x668>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009140:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009144:	6862      	ldr	r2, [r4, #4]
 8009146:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800914a:	fbb0 f3f3 	udiv	r3, r0, r3
 800914e:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8009152:	fbb3 f3f2 	udiv	r3, r3, r2
 8009156:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009158:	f1a3 0210 	sub.w	r2, r3, #16
 800915c:	428a      	cmp	r2, r1
 800915e:	f63f ae66 	bhi.w	8008e2e <HAL_UART_Init+0x196>
        huart->Instance->BRR = usartdiv;
 8009162:	6820      	ldr	r0, [r4, #0]
  huart->NbTxDataToProcess = 1;
 8009164:	2200      	movs	r2, #0
  huart->NbRxDataToProcess = 1;
 8009166:	f04f 1101 	mov.w	r1, #65537	; 0x10001
        huart->Instance->BRR = usartdiv;
 800916a:	60c3      	str	r3, [r0, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800916c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  huart->RxISR = NULL;
 800916e:	6722      	str	r2, [r4, #112]	; 0x70
  huart->NbTxDataToProcess = 1;
 8009170:	e9c4 121a 	strd	r1, r2, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009174:	2b00      	cmp	r3, #0
 8009176:	f43f aeaf 	beq.w	8008ed8 <HAL_UART_Init+0x240>
    UART_AdvFeatureConfig(huart);
 800917a:	4620      	mov	r0, r4
 800917c:	f7ff fd34 	bl	8008be8 <UART_AdvFeatureConfig>
 8009180:	e6aa      	b.n	8008ed8 <HAL_UART_Init+0x240>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009182:	a803      	add	r0, sp, #12
 8009184:	f7ff f818 	bl	80081b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009188:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800918a:	2800      	cmp	r0, #0
 800918c:	d056      	beq.n	800923c <HAL_UART_Init+0x5a4>
 800918e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009190:	e7d5      	b.n	800913e <HAL_UART_Init+0x4a6>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009192:	4668      	mov	r0, sp
 8009194:	f7fe ff78 	bl	8008088 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009198:	9801      	ldr	r0, [sp, #4]
 800919a:	e7f6      	b.n	800918a <HAL_UART_Init+0x4f2>
        pclk = HAL_RCC_GetPCLK1Freq();
 800919c:	f7fd ffae 	bl	80070fc <HAL_RCC_GetPCLK1Freq>
 80091a0:	e7f3      	b.n	800918a <HAL_UART_Init+0x4f2>
        pclk = HAL_RCC_GetPCLK2Freq();
 80091a2:	f7fe f85b 	bl	800725c <HAL_RCC_GetPCLK2Freq>
 80091a6:	e7f0      	b.n	800918a <HAL_UART_Init+0x4f2>
        pclk = (uint32_t) LSE_VALUE;
 80091a8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80091ac:	e7c7      	b.n	800913e <HAL_UART_Init+0x4a6>
        pclk = (uint32_t) CSI_VALUE;
 80091ae:	4855      	ldr	r0, [pc, #340]	; (8009304 <HAL_UART_Init+0x66c>)
 80091b0:	e7c5      	b.n	800913e <HAL_UART_Init+0x4a6>
        pclk = (uint32_t) CSI_VALUE;
 80091b2:	4854      	ldr	r0, [pc, #336]	; (8009304 <HAL_UART_Init+0x66c>)
 80091b4:	e65f      	b.n	8008e76 <HAL_UART_Init+0x1de>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091b6:	4b50      	ldr	r3, [pc, #320]	; (80092f8 <HAL_UART_Init+0x660>)
 80091b8:	681a      	ldr	r2, [r3, #0]
 80091ba:	0696      	lsls	r6, r2, #26
 80091bc:	f140 809a 	bpl.w	80092f4 <HAL_UART_Init+0x65c>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	484e      	ldr	r0, [pc, #312]	; (80092fc <HAL_UART_Init+0x664>)
 80091c4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80091c8:	40d8      	lsrs	r0, r3
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091ca:	4b4d      	ldr	r3, [pc, #308]	; (8009300 <HAL_UART_Init+0x668>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80091cc:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091d0:	6862      	ldr	r2, [r4, #4]
 80091d2:	f833 5015 	ldrh.w	r5, [r3, r5, lsl #1]
 80091d6:	0853      	lsrs	r3, r2, #1
 80091d8:	fbb0 f0f5 	udiv	r0, r0, r5
 80091dc:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80091e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80091e4:	b29a      	uxth	r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80091e6:	f1a2 0010 	sub.w	r0, r2, #16
 80091ea:	4288      	cmp	r0, r1
 80091ec:	f63f ae1f 	bhi.w	8008e2e <HAL_UART_Init+0x196>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80091f0:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80091f4:	f3c2 0242 	ubfx	r2, r2, #1, #3
  huart->NbTxDataToProcess = 1;
 80091f8:	2100      	movs	r1, #0
        huart->Instance->BRR = brrtemp;
 80091fa:	6825      	ldr	r5, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80091fc:	b29b      	uxth	r3, r3
  huart->NbRxDataToProcess = 1;
 80091fe:	f04f 1001 	mov.w	r0, #65537	; 0x10001
        huart->Instance->BRR = brrtemp;
 8009202:	4313      	orrs	r3, r2
 8009204:	60eb      	str	r3, [r5, #12]
  huart->RxISR = NULL;
 8009206:	6721      	str	r1, [r4, #112]	; 0x70
  huart->NbTxDataToProcess = 1;
 8009208:	e9c4 011a 	strd	r0, r1, [r4, #104]	; 0x68
 800920c:	e660      	b.n	8008ed0 <HAL_UART_Init+0x238>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800920e:	a803      	add	r0, sp, #12
 8009210:	f7fe ffd2 	bl	80081b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009214:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 8009216:	b188      	cbz	r0, 800923c <HAL_UART_Init+0x5a4>
 8009218:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800921a:	e7d6      	b.n	80091ca <HAL_UART_Init+0x532>
        pclk = HAL_RCC_GetPCLK2Freq();
 800921c:	f7fe f81e 	bl	800725c <HAL_RCC_GetPCLK2Freq>
 8009220:	e7f9      	b.n	8009216 <HAL_UART_Init+0x57e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009222:	f7fd ff6b 	bl	80070fc <HAL_RCC_GetPCLK1Freq>
 8009226:	e7f6      	b.n	8009216 <HAL_UART_Init+0x57e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009228:	4668      	mov	r0, sp
 800922a:	f7fe ff2d 	bl	8008088 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800922e:	9801      	ldr	r0, [sp, #4]
 8009230:	e7f1      	b.n	8009216 <HAL_UART_Init+0x57e>
        pclk = (uint32_t) CSI_VALUE;
 8009232:	4834      	ldr	r0, [pc, #208]	; (8009304 <HAL_UART_Init+0x66c>)
 8009234:	e7c9      	b.n	80091ca <HAL_UART_Init+0x532>
        pclk = (uint32_t) LSE_VALUE;
 8009236:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800923a:	e7c6      	b.n	80091ca <HAL_UART_Init+0x532>
  huart->RxISR = NULL;
 800923c:	2300      	movs	r3, #0
 800923e:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 8009242:	6723      	str	r3, [r4, #112]	; 0x70
  huart->RxISR = NULL;
 8009244:	e9c4 231a 	strd	r2, r3, [r4, #104]	; 0x68
 8009248:	e642      	b.n	8008ed0 <HAL_UART_Init+0x238>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800924a:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 800924c:	2120      	movs	r1, #32
      return HAL_TIMEOUT;
 800924e:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009250:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009254:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009256:	689a      	ldr	r2, [r3, #8]
 8009258:	f022 0201 	bic.w	r2, r2, #1
 800925c:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800925e:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
        __HAL_UNLOCK(huart);
 8009262:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8009266:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
 800926a:	e5e7      	b.n	8008e3c <HAL_UART_Init+0x1a4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800926c:	4b22      	ldr	r3, [pc, #136]	; (80092f8 <HAL_UART_Init+0x660>)
 800926e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009270:	f003 0307 	and.w	r3, r3, #7
 8009274:	2b05      	cmp	r3, #5
 8009276:	f63f adda 	bhi.w	8008e2e <HAL_UART_Init+0x196>
 800927a:	4a23      	ldr	r2, [pc, #140]	; (8009308 <HAL_UART_Init+0x670>)
 800927c:	5cd3      	ldrb	r3, [r2, r3]
 800927e:	e57c      	b.n	8008d7a <HAL_UART_Init+0xe2>
 8009280:	4b1d      	ldr	r3, [pc, #116]	; (80092f8 <HAL_UART_Init+0x660>)
 8009282:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009284:	f003 0307 	and.w	r3, r3, #7
 8009288:	2b05      	cmp	r3, #5
 800928a:	f63f add0 	bhi.w	8008e2e <HAL_UART_Init+0x196>
 800928e:	4a1f      	ldr	r2, [pc, #124]	; (800930c <HAL_UART_Init+0x674>)
 8009290:	5cd3      	ldrb	r3, [r2, r3]
 8009292:	e572      	b.n	8008d7a <HAL_UART_Init+0xe2>
 8009294:	4b18      	ldr	r3, [pc, #96]	; (80092f8 <HAL_UART_Init+0x660>)
 8009296:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009298:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800929c:	2b28      	cmp	r3, #40	; 0x28
 800929e:	f63f adc6 	bhi.w	8008e2e <HAL_UART_Init+0x196>
 80092a2:	4a1b      	ldr	r2, [pc, #108]	; (8009310 <HAL_UART_Init+0x678>)
 80092a4:	5cd3      	ldrb	r3, [r2, r3]
 80092a6:	e568      	b.n	8008d7a <HAL_UART_Init+0xe2>
    switch (clocksource)
 80092a8:	2b02      	cmp	r3, #2
 80092aa:	d00a      	beq.n	80092c2 <HAL_UART_Init+0x62a>
 80092ac:	2b04      	cmp	r3, #4
 80092ae:	f47f adbe 	bne.w	8008e2e <HAL_UART_Init+0x196>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092b2:	4668      	mov	r0, sp
 80092b4:	f7fe fee8 	bl	8008088 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80092b8:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 80092ba:	2800      	cmp	r0, #0
 80092bc:	d0be      	beq.n	800923c <HAL_UART_Init+0x5a4>
 80092be:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80092c0:	e5d9      	b.n	8008e76 <HAL_UART_Init+0x1de>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80092c2:	f7fe fecf 	bl	8008064 <HAL_RCCEx_GetD3PCLK1Freq>
 80092c6:	e7f8      	b.n	80092ba <HAL_UART_Init+0x622>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092c8:	a803      	add	r0, sp, #12
 80092ca:	f7fe ff75 	bl	80081b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80092ce:	9804      	ldr	r0, [sp, #16]
 80092d0:	e7f3      	b.n	80092ba <HAL_UART_Init+0x622>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092d2:	4b09      	ldr	r3, [pc, #36]	; (80092f8 <HAL_UART_Init+0x660>)
 80092d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092d6:	f003 0307 	and.w	r3, r3, #7
 80092da:	2b05      	cmp	r3, #5
 80092dc:	f63f ada7 	bhi.w	8008e2e <HAL_UART_Init+0x196>
 80092e0:	4a0c      	ldr	r2, [pc, #48]	; (8009314 <HAL_UART_Init+0x67c>)
 80092e2:	5cd3      	ldrb	r3, [r2, r3]
 80092e4:	e549      	b.n	8008d7a <HAL_UART_Init+0xe2>
          pclk = (uint32_t) HSI_VALUE;
 80092e6:	4805      	ldr	r0, [pc, #20]	; (80092fc <HAL_UART_Init+0x664>)
 80092e8:	e729      	b.n	800913e <HAL_UART_Init+0x4a6>
        pclk = (uint32_t) LSE_VALUE;
 80092ea:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80092ee:	e5c2      	b.n	8008e76 <HAL_UART_Init+0x1de>
          pclk = (uint32_t) HSI_VALUE;
 80092f0:	4802      	ldr	r0, [pc, #8]	; (80092fc <HAL_UART_Init+0x664>)
 80092f2:	e5c0      	b.n	8008e76 <HAL_UART_Init+0x1de>
          pclk = (uint32_t) HSI_VALUE;
 80092f4:	4801      	ldr	r0, [pc, #4]	; (80092fc <HAL_UART_Init+0x664>)
 80092f6:	e768      	b.n	80091ca <HAL_UART_Init+0x532>
 80092f8:	58024400 	.word	0x58024400
 80092fc:	03d09000 	.word	0x03d09000
 8009300:	08012024 	.word	0x08012024
 8009304:	003d0900 	.word	0x003d0900
 8009308:	08012014 	.word	0x08012014
 800930c:	08012014 	.word	0x08012014
 8009310:	08011fe8 	.word	0x08011fe8
 8009314:	08012014 	.word	0x08012014

08009318 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009318:	4770      	bx	lr
 800931a:	bf00      	nop

0800931c <HAL_UARTEx_RxFifoFullCallback>:
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop

08009320 <HAL_UARTEx_TxFifoEmptyCallback>:
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop

08009324 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009324:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
 8009328:	2a01      	cmp	r2, #1
 800932a:	d017      	beq.n	800935c <HAL_UARTEx_DisableFifoMode+0x38>
 800932c:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 800932e:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009330:	2100      	movs	r1, #0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009332:	681a      	ldr	r2, [r3, #0]
{
 8009334:	b470      	push	{r4, r5, r6}
  huart->gState = HAL_UART_STATE_BUSY;
 8009336:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800933a:	2620      	movs	r6, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800933c:	6814      	ldr	r4, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800933e:	4608      	mov	r0, r1
  __HAL_UART_DISABLE(huart);
 8009340:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009342:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8009346:	f025 0501 	bic.w	r5, r5, #1
 800934a:	6015      	str	r5, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800934c:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800934e:	6014      	str	r4, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8009350:	f8c3 6080 	str.w	r6, [r3, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8009354:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
}
 8009358:	bc70      	pop	{r4, r5, r6}
 800935a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800935c:	2002      	movs	r0, #2
}
 800935e:	4770      	bx	lr

08009360 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009360:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
 8009364:	2a01      	cmp	r2, #1
 8009366:	d046      	beq.n	80093f6 <HAL_UARTEx_SetTxFifoThreshold+0x96>
 8009368:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 800936a:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800936c:	681a      	ldr	r2, [r3, #0]
{
 800936e:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8009370:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
{
 8009374:	b084      	sub	sp, #16
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009376:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009378:	6810      	ldr	r0, [r2, #0]
{
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800937a:	4d20      	ldr	r5, [pc, #128]	; (80093fc <HAL_UARTEx_SetTxFifoThreshold+0x9c>)
  __HAL_UART_DISABLE(huart);
 800937c:	f020 0001 	bic.w	r0, r0, #1
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009380:	4e1f      	ldr	r6, [pc, #124]	; (8009400 <HAL_UARTEx_SetTxFifoThreshold+0xa0>)
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009382:	9500      	str	r5, [sp, #0]
 8009384:	f240 1507 	movw	r5, #263	; 0x107
  __HAL_UART_DISABLE(huart);
 8009388:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800938a:	6890      	ldr	r0, [r2, #8]
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800938c:	9501      	str	r5, [sp, #4]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800938e:	f105 7580 	add.w	r5, r5, #16777216	; 0x1000000
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009392:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009396:	9602      	str	r6, [sp, #8]
 8009398:	f105 1501 	add.w	r5, r5, #65537	; 0x10001
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800939c:	4301      	orrs	r1, r0

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800939e:	6e58      	ldr	r0, [r3, #100]	; 0x64
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80093a0:	9503      	str	r5, [sp, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80093a2:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80093a4:	b320      	cbz	r0, 80093f0 <HAL_UARTEx_SetTxFifoThreshold+0x90>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80093a6:	6895      	ldr	r5, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80093a8:	a904      	add	r1, sp, #16
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80093aa:	6896      	ldr	r6, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80093ac:	f3c5 6542 	ubfx	r5, r5, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80093b0:	eb01 7656 	add.w	r6, r1, r6, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80093b4:	440d      	add	r5, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80093b6:	f816 0c10 	ldrb.w	r0, [r6, #-16]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80093ba:	f815 1c10 	ldrb.w	r1, [r5, #-16]
 80093be:	f815 7c08 	ldrb.w	r7, [r5, #-8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80093c2:	0100      	lsls	r0, r0, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80093c4:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80093c6:	f816 5c08 	ldrb.w	r5, [r6, #-8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80093ca:	fb91 f1f7 	sdiv	r1, r1, r7
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80093ce:	fb90 f0f5 	sdiv	r0, r0, r5
 80093d2:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80093d6:	2100      	movs	r1, #0
 80093d8:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80093dc:	2520      	movs	r5, #32
  return HAL_OK;
 80093de:	4608      	mov	r0, r1
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80093e0:	6014      	str	r4, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80093e2:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80093e6:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
}
 80093ea:	b004      	add	sp, #16
 80093ec:	bcf0      	pop	{r4, r5, r6, r7}
 80093ee:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 80093f0:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80093f2:	4608      	mov	r0, r1
 80093f4:	e7ed      	b.n	80093d2 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  __HAL_LOCK(huart);
 80093f6:	2002      	movs	r0, #2
}
 80093f8:	4770      	bx	lr
 80093fa:	bf00      	nop
 80093fc:	03010101 	.word	0x03010101
 8009400:	04020408 	.word	0x04020408

08009404 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8009404:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
 8009408:	2a01      	cmp	r2, #1
 800940a:	d046      	beq.n	800949a <HAL_UARTEx_SetRxFifoThreshold+0x96>
 800940c:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800940e:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009410:	681a      	ldr	r2, [r3, #0]
{
 8009412:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8009414:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
{
 8009418:	b084      	sub	sp, #16
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800941a:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800941c:	6810      	ldr	r0, [r2, #0]
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800941e:	4d20      	ldr	r5, [pc, #128]	; (80094a0 <HAL_UARTEx_SetRxFifoThreshold+0x9c>)
  __HAL_UART_DISABLE(huart);
 8009420:	f020 0001 	bic.w	r0, r0, #1
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009424:	4e1f      	ldr	r6, [pc, #124]	; (80094a4 <HAL_UARTEx_SetRxFifoThreshold+0xa0>)
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009426:	9500      	str	r5, [sp, #0]
 8009428:	f240 1507 	movw	r5, #263	; 0x107
  __HAL_UART_DISABLE(huart);
 800942c:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800942e:	6890      	ldr	r0, [r2, #8]
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009430:	9501      	str	r5, [sp, #4]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009432:	f105 7580 	add.w	r5, r5, #16777216	; 0x1000000
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009436:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800943a:	9602      	str	r6, [sp, #8]
 800943c:	f105 1501 	add.w	r5, r5, #65537	; 0x10001
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009440:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009442:	6e58      	ldr	r0, [r3, #100]	; 0x64
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009444:	9503      	str	r5, [sp, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009446:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009448:	b320      	cbz	r0, 8009494 <HAL_UARTEx_SetRxFifoThreshold+0x90>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800944a:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800944c:	a904      	add	r1, sp, #16
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800944e:	6896      	ldr	r6, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8009450:	f3c5 6542 	ubfx	r5, r5, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8009454:	eb01 7656 	add.w	r6, r1, r6, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8009458:	440d      	add	r5, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800945a:	f816 0c10 	ldrb.w	r0, [r6, #-16]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800945e:	f815 1c10 	ldrb.w	r1, [r5, #-16]
 8009462:	f815 7c08 	ldrb.w	r7, [r5, #-8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8009466:	0100      	lsls	r0, r0, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8009468:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800946a:	f816 5c08 	ldrb.w	r5, [r6, #-8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800946e:	fb91 f1f7 	sdiv	r1, r1, r7
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8009472:	fb90 f0f5 	sdiv	r0, r0, r5
 8009476:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800947a:	2100      	movs	r1, #0
 800947c:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8009480:	2520      	movs	r5, #32
  return HAL_OK;
 8009482:	4608      	mov	r0, r1
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009484:	6014      	str	r4, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8009486:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
  __HAL_UNLOCK(huart);
 800948a:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
}
 800948e:	b004      	add	sp, #16
 8009490:	bcf0      	pop	{r4, r5, r6, r7}
 8009492:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 8009494:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8009496:	4608      	mov	r0, r1
 8009498:	e7ed      	b.n	8009476 <HAL_UARTEx_SetRxFifoThreshold+0x72>
  __HAL_LOCK(huart);
 800949a:	2002      	movs	r0, #2
}
 800949c:	4770      	bx	lr
 800949e:	bf00      	nop
 80094a0:	03010101 	.word	0x03010101
 80094a4:	04020408 	.word	0x04020408

080094a8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80094a8:	b084      	sub	sp, #16
 80094aa:	b430      	push	{r4, r5}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094ac:	9d08      	ldr	r5, [sp, #32]
{
 80094ae:	ac03      	add	r4, sp, #12
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094b0:	2d01      	cmp	r5, #1
{
 80094b2:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094b6:	d131      	bne.n	800951c <USB_CoreInit+0x74>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094b8:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80094ba:	4b2e      	ldr	r3, [pc, #184]	; (8009574 <USB_CoreInit+0xcc>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094bc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 80094c0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094c2:	6382      	str	r2, [r0, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 80094c4:	2901      	cmp	r1, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80094c6:	68c2      	ldr	r2, [r0, #12]
 80094c8:	ea03 0302 	and.w	r3, r3, r2
 80094cc:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80094ce:	68c3      	ldr	r3, [r0, #12]
 80094d0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80094d4:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 80094d6:	d044      	beq.n	8009562 <USB_CoreInit+0xba>
{
 80094d8:	4b27      	ldr	r3, [pc, #156]	; (8009578 <USB_CoreInit+0xd0>)
 80094da:	e001      	b.n	80094e0 <USB_CoreInit+0x38>
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80094dc:	3b01      	subs	r3, #1
 80094de:	d045      	beq.n	800956c <USB_CoreInit+0xc4>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80094e0:	6902      	ldr	r2, [r0, #16]
 80094e2:	2a00      	cmp	r2, #0
 80094e4:	dafa      	bge.n	80094dc <USB_CoreInit+0x34>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80094e6:	6903      	ldr	r3, [r0, #16]
 80094e8:	4a23      	ldr	r2, [pc, #140]	; (8009578 <USB_CoreInit+0xd0>)
 80094ea:	f043 0301 	orr.w	r3, r3, #1
 80094ee:	6103      	str	r3, [r0, #16]
 80094f0:	e001      	b.n	80094f6 <USB_CoreInit+0x4e>

  do
  {
    if (++count > 200000U)
 80094f2:	3a01      	subs	r2, #1
 80094f4:	d03a      	beq.n	800956c <USB_CoreInit+0xc4>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80094f6:	6903      	ldr	r3, [r0, #16]
 80094f8:	f013 0301 	ands.w	r3, r3, #1
 80094fc:	d1f9      	bne.n	80094f2 <USB_CoreInit+0x4a>
  if (cfg.dma_enable == 1U)
 80094fe:	9a06      	ldr	r2, [sp, #24]
 8009500:	2a01      	cmp	r2, #1
 8009502:	d107      	bne.n	8009514 <USB_CoreInit+0x6c>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009504:	6882      	ldr	r2, [r0, #8]
 8009506:	f042 0206 	orr.w	r2, r2, #6
 800950a:	6082      	str	r2, [r0, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800950c:	6882      	ldr	r2, [r0, #8]
 800950e:	f042 0220 	orr.w	r2, r2, #32
 8009512:	6082      	str	r2, [r0, #8]
}
 8009514:	4618      	mov	r0, r3
 8009516:	bc30      	pop	{r4, r5}
 8009518:	b004      	add	sp, #16
 800951a:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800951c:	68c2      	ldr	r2, [r0, #12]
 800951e:	4b16      	ldr	r3, [pc, #88]	; (8009578 <USB_CoreInit+0xd0>)
 8009520:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009524:	60c2      	str	r2, [r0, #12]
 8009526:	e001      	b.n	800952c <USB_CoreInit+0x84>
    if (++count > 200000U)
 8009528:	3b01      	subs	r3, #1
 800952a:	d021      	beq.n	8009570 <USB_CoreInit+0xc8>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800952c:	6902      	ldr	r2, [r0, #16]
 800952e:	2a00      	cmp	r2, #0
 8009530:	dafa      	bge.n	8009528 <USB_CoreInit+0x80>
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009532:	6903      	ldr	r3, [r0, #16]
 8009534:	4a10      	ldr	r2, [pc, #64]	; (8009578 <USB_CoreInit+0xd0>)
 8009536:	f043 0301 	orr.w	r3, r3, #1
 800953a:	6103      	str	r3, [r0, #16]
 800953c:	e001      	b.n	8009542 <USB_CoreInit+0x9a>
    if (++count > 200000U)
 800953e:	3a01      	subs	r2, #1
 8009540:	d016      	beq.n	8009570 <USB_CoreInit+0xc8>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009542:	6903      	ldr	r3, [r0, #16]
 8009544:	f013 0301 	ands.w	r3, r3, #1
 8009548:	d1f9      	bne.n	800953e <USB_CoreInit+0x96>
    if (cfg.battery_charging_enable == 0U)
 800954a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800954c:	b922      	cbnz	r2, 8009558 <USB_CoreInit+0xb0>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800954e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8009550:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8009554:	6382      	str	r2, [r0, #56]	; 0x38
 8009556:	e7d2      	b.n	80094fe <USB_CoreInit+0x56>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009558:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800955a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800955e:	6382      	str	r2, [r0, #56]	; 0x38
 8009560:	e7cd      	b.n	80094fe <USB_CoreInit+0x56>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009562:	68c3      	ldr	r3, [r0, #12]
 8009564:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009568:	60c3      	str	r3, [r0, #12]
 800956a:	e7b5      	b.n	80094d8 <USB_CoreInit+0x30>
      return HAL_TIMEOUT;
 800956c:	2303      	movs	r3, #3
 800956e:	e7c6      	b.n	80094fe <USB_CoreInit+0x56>
 8009570:	2303      	movs	r3, #3
 8009572:	e7ea      	b.n	800954a <USB_CoreInit+0xa2>
 8009574:	ffbdffbf 	.word	0xffbdffbf
 8009578:	00030d40 	.word	0x00030d40

0800957c <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800957c:	2a02      	cmp	r2, #2
{
 800957e:	4603      	mov	r3, r0
 8009580:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 8009582:	d00c      	beq.n	800959e <USB_SetTurnaroundTime+0x22>
 8009584:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009588:	68d9      	ldr	r1, [r3, #12]
}
 800958a:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800958c:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 8009590:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009592:	68da      	ldr	r2, [r3, #12]
 8009594:	4322      	orrs	r2, r4
}
 8009596:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800959a:	60da      	str	r2, [r3, #12]
}
 800959c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800959e:	4a29      	ldr	r2, [pc, #164]	; (8009644 <USB_SetTurnaroundTime+0xc8>)
 80095a0:	4829      	ldr	r0, [pc, #164]	; (8009648 <USB_SetTurnaroundTime+0xcc>)
 80095a2:	440a      	add	r2, r1
 80095a4:	4282      	cmp	r2, r0
 80095a6:	d93a      	bls.n	800961e <USB_SetTurnaroundTime+0xa2>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80095a8:	4a28      	ldr	r2, [pc, #160]	; (800964c <USB_SetTurnaroundTime+0xd0>)
 80095aa:	4829      	ldr	r0, [pc, #164]	; (8009650 <USB_SetTurnaroundTime+0xd4>)
 80095ac:	440a      	add	r2, r1
 80095ae:	4282      	cmp	r2, r0
 80095b0:	d932      	bls.n	8009618 <USB_SetTurnaroundTime+0x9c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80095b2:	4a28      	ldr	r2, [pc, #160]	; (8009654 <USB_SetTurnaroundTime+0xd8>)
 80095b4:	4828      	ldr	r0, [pc, #160]	; (8009658 <USB_SetTurnaroundTime+0xdc>)
 80095b6:	440a      	add	r2, r1
 80095b8:	4282      	cmp	r2, r0
 80095ba:	d933      	bls.n	8009624 <USB_SetTurnaroundTime+0xa8>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80095bc:	4a27      	ldr	r2, [pc, #156]	; (800965c <USB_SetTurnaroundTime+0xe0>)
 80095be:	f500 30c3 	add.w	r0, r0, #99840	; 0x18600
 80095c2:	440a      	add	r2, r1
 80095c4:	30a0      	adds	r0, #160	; 0xa0
 80095c6:	4282      	cmp	r2, r0
 80095c8:	d92f      	bls.n	800962a <USB_SetTurnaroundTime+0xae>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80095ca:	4a25      	ldr	r2, [pc, #148]	; (8009660 <USB_SetTurnaroundTime+0xe4>)
 80095cc:	4825      	ldr	r0, [pc, #148]	; (8009664 <USB_SetTurnaroundTime+0xe8>)
 80095ce:	440a      	add	r2, r1
 80095d0:	4282      	cmp	r2, r0
 80095d2:	d92d      	bls.n	8009630 <USB_SetTurnaroundTime+0xb4>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80095d4:	4a24      	ldr	r2, [pc, #144]	; (8009668 <USB_SetTurnaroundTime+0xec>)
 80095d6:	f500 2092 	add.w	r0, r0, #299008	; 0x49000
 80095da:	440a      	add	r2, r1
 80095dc:	f500 7078 	add.w	r0, r0, #992	; 0x3e0
 80095e0:	4282      	cmp	r2, r0
 80095e2:	d928      	bls.n	8009636 <USB_SetTurnaroundTime+0xba>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80095e4:	4a21      	ldr	r2, [pc, #132]	; (800966c <USB_SetTurnaroundTime+0xf0>)
 80095e6:	f500 20c3 	add.w	r0, r0, #399360	; 0x61800
 80095ea:	440a      	add	r2, r1
 80095ec:	f500 7020 	add.w	r0, r0, #640	; 0x280
 80095f0:	4282      	cmp	r2, r0
 80095f2:	d9c7      	bls.n	8009584 <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80095f4:	4a1e      	ldr	r2, [pc, #120]	; (8009670 <USB_SetTurnaroundTime+0xf4>)
 80095f6:	f500 10b7 	add.w	r0, r0, #1499136	; 0x16e000
 80095fa:	440a      	add	r2, r1
 80095fc:	f500 7058 	add.w	r0, r0, #864	; 0x360
 8009600:	4282      	cmp	r2, r0
 8009602:	d91b      	bls.n	800963c <USB_SetTurnaroundTime+0xc0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009604:	4a1b      	ldr	r2, [pc, #108]	; (8009674 <USB_SetTurnaroundTime+0xf8>)
 8009606:	4c1c      	ldr	r4, [pc, #112]	; (8009678 <USB_SetTurnaroundTime+0xfc>)
 8009608:	440a      	add	r2, r1
 800960a:	42a2      	cmp	r2, r4
 800960c:	bf8c      	ite	hi
 800960e:	f44f 54c0 	movhi.w	r4, #6144	; 0x1800
 8009612:	f44f 54e0 	movls.w	r4, #7168	; 0x1c00
 8009616:	e7b7      	b.n	8009588 <USB_SetTurnaroundTime+0xc>
 8009618:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 800961c:	e7b4      	b.n	8009588 <USB_SetTurnaroundTime+0xc>
 800961e:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 8009622:	e7b1      	b.n	8009588 <USB_SetTurnaroundTime+0xc>
 8009624:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 8009628:	e7ae      	b.n	8009588 <USB_SetTurnaroundTime+0xc>
 800962a:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 800962e:	e7ab      	b.n	8009588 <USB_SetTurnaroundTime+0xc>
 8009630:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 8009634:	e7a8      	b.n	8009588 <USB_SetTurnaroundTime+0xc>
 8009636:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 800963a:	e7a5      	b.n	8009588 <USB_SetTurnaroundTime+0xc>
 800963c:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8009640:	e7a2      	b.n	8009588 <USB_SetTurnaroundTime+0xc>
 8009642:	bf00      	nop
 8009644:	ff275340 	.word	0xff275340
 8009648:	000c34ff 	.word	0x000c34ff
 800964c:	ff1b1e40 	.word	0xff1b1e40
 8009650:	000f423f 	.word	0x000f423f
 8009654:	ff0bdc00 	.word	0xff0bdc00
 8009658:	00124f7f 	.word	0x00124f7f
 800965c:	fef98c80 	.word	0xfef98c80
 8009660:	fee5b660 	.word	0xfee5b660
 8009664:	0016e35f 	.word	0x0016e35f
 8009668:	feced300 	.word	0xfeced300
 800966c:	feb35bc0 	.word	0xfeb35bc0
 8009670:	fe91ca00 	.word	0xfe91ca00
 8009674:	fe5954e0 	.word	0xfe5954e0
 8009678:	00419cdf 	.word	0x00419cdf

0800967c <USB_EnableGlobalInt>:
{
 800967c:	4602      	mov	r2, r0
}
 800967e:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009680:	6893      	ldr	r3, [r2, #8]
 8009682:	f043 0301 	orr.w	r3, r3, #1
 8009686:	6093      	str	r3, [r2, #8]
}
 8009688:	4770      	bx	lr
 800968a:	bf00      	nop

0800968c <USB_DisableGlobalInt>:
{
 800968c:	4602      	mov	r2, r0
}
 800968e:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009690:	6893      	ldr	r3, [r2, #8]
 8009692:	f023 0301 	bic.w	r3, r3, #1
 8009696:	6093      	str	r3, [r2, #8]
}
 8009698:	4770      	bx	lr
 800969a:	bf00      	nop

0800969c <USB_SetCurrentMode>:
{
 800969c:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800969e:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80096a0:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80096a2:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80096a6:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80096a8:	d00b      	beq.n	80096c2 <USB_SetCurrentMode+0x26>
  else if (mode == USB_DEVICE_MODE)
 80096aa:	b941      	cbnz	r1, 80096be <USB_SetCurrentMode+0x22>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80096ac:	68c3      	ldr	r3, [r0, #12]
 80096ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80096b2:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 80096b4:	2032      	movs	r0, #50	; 0x32
 80096b6:	f7f9 fecd 	bl	8003454 <HAL_Delay>
  return HAL_OK;
 80096ba:	2000      	movs	r0, #0
}
 80096bc:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 80096be:	2001      	movs	r0, #1
}
 80096c0:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80096c2:	68c3      	ldr	r3, [r0, #12]
 80096c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80096c8:	60c3      	str	r3, [r0, #12]
 80096ca:	e7f3      	b.n	80096b4 <USB_SetCurrentMode+0x18>

080096cc <USB_DevInit>:
{
 80096cc:	b084      	sub	sp, #16
 80096ce:	468c      	mov	ip, r1
 80096d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80096d4:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80096d6:	4604      	mov	r4, r0
 80096d8:	ae08      	add	r6, sp, #32
    USBx->DIEPTXF[i] = 0U;
 80096da:	2000      	movs	r0, #0
 80096dc:	f504 6700 	add.w	r7, r4, #2048	; 0x800
 80096e0:	f8c4 0104 	str.w	r0, [r4, #260]	; 0x104
 80096e4:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
 80096e8:	f8c4 010c 	str.w	r0, [r4, #268]	; 0x10c
 80096ec:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
 80096f0:	f8c4 0114 	str.w	r0, [r4, #276]	; 0x114
 80096f4:	f8c4 0118 	str.w	r0, [r4, #280]	; 0x118
 80096f8:	f8c4 011c 	str.w	r0, [r4, #284]	; 0x11c
 80096fc:	f8c4 0120 	str.w	r0, [r4, #288]	; 0x120
 8009700:	f8c4 0124 	str.w	r0, [r4, #292]	; 0x124
 8009704:	f8c4 0128 	str.w	r0, [r4, #296]	; 0x128
 8009708:	f8c4 012c 	str.w	r0, [r4, #300]	; 0x12c
 800970c:	f8c4 0130 	str.w	r0, [r4, #304]	; 0x130
 8009710:	f8c4 0134 	str.w	r0, [r4, #308]	; 0x134
 8009714:	f8c4 0138 	str.w	r0, [r4, #312]	; 0x138
 8009718:	f8c4 013c 	str.w	r0, [r4, #316]	; 0x13c
{
 800971c:	e886 000e 	stmia.w	r6, {r1, r2, r3}
  if (cfg.vbus_sensing_enable == 0U)
 8009720:	2d00      	cmp	r5, #0
 8009722:	f040 8094 	bne.w	800984e <USB_DevInit+0x182>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f043 0302 	orr.w	r3, r3, #2
 800972c:	607b      	str	r3, [r7, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800972e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009730:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009734:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009736:	6823      	ldr	r3, [r4, #0]
 8009738:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800973c:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800973e:	6823      	ldr	r3, [r4, #0]
 8009740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009744:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 8009746:	2200      	movs	r2, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009748:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  USBx_PCGCCTL = 0U;
 800974a:	f8c4 2e00 	str.w	r2, [r4, #3584]	; 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800974e:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009750:	f8d4 2800 	ldr.w	r2, [r4, #2048]	; 0x800
 8009754:	f8c4 2800 	str.w	r2, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009758:	d07e      	beq.n	8009858 <USB_DevInit+0x18c>
  USBx_DEVICE->DCFG |= speed;
 800975a:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 800975e:	f043 0303 	orr.w	r3, r3, #3
 8009762:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009766:	f44f 6284 	mov.w	r2, #1056	; 0x420
 800976a:	4b47      	ldr	r3, [pc, #284]	; (8009888 <USB_DevInit+0x1bc>)
 800976c:	6122      	str	r2, [r4, #16]
 800976e:	e001      	b.n	8009774 <USB_DevInit+0xa8>
    if (++count > 200000U)
 8009770:	3b01      	subs	r3, #1
 8009772:	d07f      	beq.n	8009874 <USB_DevInit+0x1a8>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009774:	6920      	ldr	r0, [r4, #16]
 8009776:	f010 0020 	ands.w	r0, r0, #32
 800977a:	d1f9      	bne.n	8009770 <USB_DevInit+0xa4>
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800977c:	2210      	movs	r2, #16
 800977e:	4b42      	ldr	r3, [pc, #264]	; (8009888 <USB_DevInit+0x1bc>)
 8009780:	6122      	str	r2, [r4, #16]
 8009782:	e001      	b.n	8009788 <USB_DevInit+0xbc>
    if (++count > 200000U)
 8009784:	3b01      	subs	r3, #1
 8009786:	d077      	beq.n	8009878 <USB_DevInit+0x1ac>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009788:	6922      	ldr	r2, [r4, #16]
 800978a:	06d2      	lsls	r2, r2, #27
 800978c:	d4fa      	bmi.n	8009784 <USB_DevInit+0xb8>
  USBx_DEVICE->DIEPMSK = 0U;
 800978e:	2200      	movs	r2, #0
 8009790:	613a      	str	r2, [r7, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009792:	617a      	str	r2, [r7, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009794:	61fa      	str	r2, [r7, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009796:	f1bc 0f00 	cmp.w	ip, #0
 800979a:	d019      	beq.n	80097d0 <USB_DevInit+0x104>
 800979c:	f504 6310 	add.w	r3, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80097a0:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80097a4:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 80097a8:	4616      	mov	r6, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80097aa:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 80097ae:	e007      	b.n	80097c0 <USB_DevInit+0xf4>
      USBx_INEP(i)->DIEPCTL = 0U;
 80097b0:	601e      	str	r6, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097b2:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80097b4:	611e      	str	r6, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80097b6:	f8c3 e008 	str.w	lr, [r3, #8]
 80097ba:	3320      	adds	r3, #32
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097bc:	4562      	cmp	r2, ip
 80097be:	d02a      	beq.n	8009816 <USB_DevInit+0x14a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80097c0:	6819      	ldr	r1, [r3, #0]
 80097c2:	2900      	cmp	r1, #0
 80097c4:	daf4      	bge.n	80097b0 <USB_DevInit+0xe4>
      if (i == 0U)
 80097c6:	2a00      	cmp	r2, #0
 80097c8:	d05b      	beq.n	8009882 <USB_DevInit+0x1b6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80097ca:	f8c3 8000 	str.w	r8, [r3]
 80097ce:	e7f0      	b.n	80097b2 <USB_DevInit+0xe6>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80097d0:	693b      	ldr	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 80097d2:	2600      	movs	r6, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 80097d4:	f06f 4180 	mvn.w	r1, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 80097d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80097da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80097de:	613b      	str	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 80097e0:	61a6      	str	r6, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 80097e2:	6161      	str	r1, [r4, #20]
  if (cfg.dma_enable == 0U)
 80097e4:	b91a      	cbnz	r2, 80097ee <USB_DevInit+0x122>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80097e6:	69a3      	ldr	r3, [r4, #24]
 80097e8:	f043 0310 	orr.w	r3, r3, #16
 80097ec:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80097ee:	69a1      	ldr	r1, [r4, #24]
 80097f0:	4b26      	ldr	r3, [pc, #152]	; (800988c <USB_DevInit+0x1c0>)
  if (cfg.Sof_enable != 0U)
 80097f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80097f4:	430b      	orrs	r3, r1
 80097f6:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 80097f8:	b11a      	cbz	r2, 8009802 <USB_DevInit+0x136>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80097fa:	69a3      	ldr	r3, [r4, #24]
 80097fc:	f043 0308 	orr.w	r3, r3, #8
 8009800:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8009802:	2d01      	cmp	r5, #1
 8009804:	d103      	bne.n	800980e <USB_DevInit+0x142>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009806:	69a2      	ldr	r2, [r4, #24]
 8009808:	4b21      	ldr	r3, [pc, #132]	; (8009890 <USB_DevInit+0x1c4>)
 800980a:	4313      	orrs	r3, r2
 800980c:	61a3      	str	r3, [r4, #24]
}
 800980e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009812:	b004      	add	sp, #16
 8009814:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009816:	2100      	movs	r1, #0
 8009818:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800981c:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009820:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009824:	468c      	mov	ip, r1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009826:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800982a:	e009      	b.n	8009840 <USB_DevInit+0x174>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800982c:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009830:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009832:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009836:	f8c3 e008 	str.w	lr, [r3, #8]
 800983a:	3320      	adds	r3, #32
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800983c:	4291      	cmp	r1, r2
 800983e:	d0c7      	beq.n	80097d0 <USB_DevInit+0x104>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009840:	681e      	ldr	r6, [r3, #0]
 8009842:	2e00      	cmp	r6, #0
 8009844:	daf2      	bge.n	800982c <USB_DevInit+0x160>
      if (i == 0U)
 8009846:	b1c9      	cbz	r1, 800987c <USB_DevInit+0x1b0>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009848:	f8c3 8000 	str.w	r8, [r3]
 800984c:	e7f0      	b.n	8009830 <USB_DevInit+0x164>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800984e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009850:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009854:	63a3      	str	r3, [r4, #56]	; 0x38
 8009856:	e776      	b.n	8009746 <USB_DevInit+0x7a>
    if (cfg.speed == USBD_HS_SPEED)
 8009858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800985a:	b923      	cbnz	r3, 8009866 <USB_DevInit+0x19a>
  USBx_DEVICE->DCFG |= speed;
 800985c:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8009860:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
 8009864:	e77f      	b.n	8009766 <USB_DevInit+0x9a>
 8009866:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 800986a:	f043 0301 	orr.w	r3, r3, #1
 800986e:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
 8009872:	e778      	b.n	8009766 <USB_DevInit+0x9a>
    ret = HAL_ERROR;
 8009874:	2001      	movs	r0, #1
 8009876:	e781      	b.n	800977c <USB_DevInit+0xb0>
    ret = HAL_ERROR;
 8009878:	2001      	movs	r0, #1
 800987a:	e788      	b.n	800978e <USB_DevInit+0xc2>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800987c:	f8c3 9000 	str.w	r9, [r3]
 8009880:	e7d6      	b.n	8009830 <USB_DevInit+0x164>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009882:	f8c3 9000 	str.w	r9, [r3]
 8009886:	e794      	b.n	80097b2 <USB_DevInit+0xe6>
 8009888:	00030d40 	.word	0x00030d40
 800988c:	803c3800 	.word	0x803c3800
 8009890:	40000004 	.word	0x40000004

08009894 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009894:	0189      	lsls	r1, r1, #6
 8009896:	4a07      	ldr	r2, [pc, #28]	; (80098b4 <USB_FlushTxFifo+0x20>)
 8009898:	f041 0120 	orr.w	r1, r1, #32
 800989c:	6101      	str	r1, [r0, #16]
 800989e:	e001      	b.n	80098a4 <USB_FlushTxFifo+0x10>
    if (++count > 200000U)
 80098a0:	3a01      	subs	r2, #1
 80098a2:	d005      	beq.n	80098b0 <USB_FlushTxFifo+0x1c>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80098a4:	6903      	ldr	r3, [r0, #16]
 80098a6:	f013 0320 	ands.w	r3, r3, #32
 80098aa:	d1f9      	bne.n	80098a0 <USB_FlushTxFifo+0xc>
  return HAL_OK;
 80098ac:	4618      	mov	r0, r3
 80098ae:	4770      	bx	lr
      return HAL_TIMEOUT;
 80098b0:	2003      	movs	r0, #3
}
 80098b2:	4770      	bx	lr
 80098b4:	00030d40 	.word	0x00030d40

080098b8 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80098b8:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80098bc:	f013 0006 	ands.w	r0, r3, #6
 80098c0:	d004      	beq.n	80098cc <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80098c2:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 80098c6:	bf14      	ite	ne
 80098c8:	2002      	movne	r0, #2
 80098ca:	200f      	moveq	r0, #15
}
 80098cc:	4770      	bx	lr
 80098ce:	bf00      	nop

080098d0 <USB_ActivateEndpoint>:
{
 80098d0:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 80098d2:	780a      	ldrb	r2, [r1, #0]
 80098d4:	2301      	movs	r3, #1
  if (ep->is_in == 1U)
 80098d6:	784d      	ldrb	r5, [r1, #1]
 80098d8:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 80098dc:	f002 060f 	and.w	r6, r2, #15
 80098e0:	eb00 1042 	add.w	r0, r0, r2, lsl #5
 80098e4:	2d01      	cmp	r5, #1
 80098e6:	fa03 f306 	lsl.w	r3, r3, r6
 80098ea:	d017      	beq.n	800991c <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80098ec:	69e2      	ldr	r2, [r4, #28]
 80098ee:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80098f2:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80098f4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80098f8:	041b      	lsls	r3, r3, #16
 80098fa:	d40c      	bmi.n	8009916 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80098fc:	688a      	ldr	r2, [r1, #8]
 80098fe:	4b14      	ldr	r3, [pc, #80]	; (8009950 <USB_ActivateEndpoint+0x80>)
 8009900:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009904:	78cc      	ldrb	r4, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009906:	f8d0 1b00 	ldr.w	r1, [r0, #2816]	; 0xb00
 800990a:	4313      	orrs	r3, r2
 800990c:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 8009910:	430b      	orrs	r3, r1
 8009912:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8009916:	2000      	movs	r0, #0
 8009918:	bc70      	pop	{r4, r5, r6}
 800991a:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800991c:	69e5      	ldr	r5, [r4, #28]
 800991e:	432b      	orrs	r3, r5
 8009920:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009922:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009926:	041c      	lsls	r4, r3, #16
 8009928:	d4f5      	bmi.n	8009916 <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800992a:	688c      	ldr	r4, [r1, #8]
 800992c:	4b08      	ldr	r3, [pc, #32]	; (8009950 <USB_ActivateEndpoint+0x80>)
 800992e:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009932:	78cd      	ldrb	r5, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009934:	f8d0 1900 	ldr.w	r1, [r0, #2304]	; 0x900
 8009938:	4323      	orrs	r3, r4
 800993a:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
 800993e:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 8009942:	430a      	orrs	r2, r1
}
 8009944:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009946:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
}
 800994a:	2000      	movs	r0, #0
 800994c:	4770      	bx	lr
 800994e:	bf00      	nop
 8009950:	10008000 	.word	0x10008000

08009954 <USB_DeactivateEndpoint>:
{
 8009954:	b410      	push	{r4}
  uint32_t epnum = (uint32_t)ep->num;
 8009956:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8009958:	7849      	ldrb	r1, [r1, #1]
 800995a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 800995e:	2901      	cmp	r1, #1
 8009960:	d02a      	beq.n	80099b8 <USB_DeactivateEndpoint+0x64>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009962:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 8009966:	2900      	cmp	r1, #0
 8009968:	db19      	blt.n	800999e <USB_DeactivateEndpoint+0x4a>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800996a:	f003 010f 	and.w	r1, r3, #15
 800996e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009972:	4c26      	ldr	r4, [pc, #152]	; (8009a0c <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009974:	408b      	lsls	r3, r1
 8009976:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800997a:	43db      	mvns	r3, r3
 800997c:	4019      	ands	r1, r3
 800997e:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009982:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 8009986:	400b      	ands	r3, r1
 8009988:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800998c:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800998e:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8009992:	401c      	ands	r4, r3
 8009994:	f8c2 4b00 	str.w	r4, [r2, #2816]	; 0xb00
}
 8009998:	f85d 4b04 	ldr.w	r4, [sp], #4
 800999c:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800999e:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 80099a2:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80099a6:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80099aa:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 80099ae:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 80099b2:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
 80099b6:	e7d8      	b.n	800996a <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80099b8:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 80099bc:	2900      	cmp	r1, #0
 80099be:	da0b      	bge.n	80099d8 <USB_DeactivateEndpoint+0x84>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80099c0:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 80099c4:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80099c8:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80099cc:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 80099d0:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 80099d4:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80099d8:	f003 040f 	and.w	r4, r3, #15
 80099dc:	2301      	movs	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80099de:	490c      	ldr	r1, [pc, #48]	; (8009a10 <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80099e0:	40a3      	lsls	r3, r4
 80099e2:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 80099e6:	43db      	mvns	r3, r3
 80099e8:	401c      	ands	r4, r3
 80099ea:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80099ee:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 80099f2:	4023      	ands	r3, r4
}
 80099f4:	f85d 4b04 	ldr.w	r4, [sp], #4
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80099f8:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 80099fc:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80099fe:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8009a02:	4019      	ands	r1, r3
 8009a04:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
}
 8009a08:	4770      	bx	lr
 8009a0a:	bf00      	nop
 8009a0c:	eff37800 	.word	0xeff37800
 8009a10:	ec337800 	.word	0xec337800

08009a14 <USB_EPStartXfer>:
{
 8009a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (ep->is_in == 1U)
 8009a18:	f891 c001 	ldrb.w	ip, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8009a1c:	780f      	ldrb	r7, [r1, #0]
  if (ep->is_in == 1U)
 8009a1e:	f1bc 0f01 	cmp.w	ip, #1
 8009a22:	694b      	ldr	r3, [r1, #20]
 8009a24:	eb00 1547 	add.w	r5, r0, r7, lsl #5
 8009a28:	78ce      	ldrb	r6, [r1, #3]
 8009a2a:	d055      	beq.n	8009ad8 <USB_EPStartXfer+0xc4>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009a2c:	f505 6730 	add.w	r7, r5, #2816	; 0xb00
 8009a30:	f8df e214 	ldr.w	lr, [pc, #532]	; 8009c48 <USB_EPStartXfer+0x234>
 8009a34:	f8d7 c010 	ldr.w	ip, [r7, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009a38:	4c81      	ldr	r4, [pc, #516]	; (8009c40 <USB_EPStartXfer+0x22c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009a3a:	ea0c 0e0e 	and.w	lr, ip, lr
 8009a3e:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8009a42:	f8c7 e010 	str.w	lr, [r7, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009a46:	f8d7 e010 	ldr.w	lr, [r7, #16]
 8009a4a:	ea0e 0404 	and.w	r4, lr, r4
 8009a4e:	613c      	str	r4, [r7, #16]
    if (ep->xfer_len == 0U)
 8009a50:	b38b      	cbz	r3, 8009ab6 <USB_EPStartXfer+0xa2>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009a52:	eb03 040c 	add.w	r4, r3, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009a56:	4b7b      	ldr	r3, [pc, #492]	; (8009c44 <USB_EPStartXfer+0x230>)
 8009a58:	f8d7 8010 	ldr.w	r8, [r7, #16]
    if (dma == 1U)
 8009a5c:	2a01      	cmp	r2, #1
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009a5e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009a62:	fbb4 f4fc 	udiv	r4, r4, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009a66:	ea03 4ec4 	and.w	lr, r3, r4, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009a6a:	b2a4      	uxth	r4, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009a6c:	ea4e 0e08 	orr.w	lr, lr, r8
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009a70:	fb0c f304 	mul.w	r3, ip, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009a74:	f8c7 e010 	str.w	lr, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009a78:	693c      	ldr	r4, [r7, #16]
 8009a7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a7e:	ea43 0304 	orr.w	r3, r3, r4
 8009a82:	613b      	str	r3, [r7, #16]
    if (dma == 1U)
 8009a84:	d023      	beq.n	8009ace <USB_EPStartXfer+0xba>
    if (ep->type == EP_TYPE_ISOC)
 8009a86:	2e01      	cmp	r6, #1
 8009a88:	d10c      	bne.n	8009aa4 <USB_EPStartXfer+0x90>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009a8a:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8009a8e:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009a92:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 8009a96:	bf0c      	ite	eq
 8009a98:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009a9c:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8009aa0:	f8c5 3b00 	str.w	r3, [r5, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009aa4:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 8009aa8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009aac:	f8c5 3b00 	str.w	r3, [r5, #2816]	; 0xb00
}
 8009ab0:	2000      	movs	r0, #0
 8009ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009ab6:	693c      	ldr	r4, [r7, #16]
 8009ab8:	f3cc 0312 	ubfx	r3, ip, #0, #19
    if (dma == 1U)
 8009abc:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009abe:	ea43 0304 	orr.w	r3, r3, r4
 8009ac2:	613b      	str	r3, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009ac4:	693b      	ldr	r3, [r7, #16]
 8009ac6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009aca:	613b      	str	r3, [r7, #16]
    if (dma == 1U)
 8009acc:	d1db      	bne.n	8009a86 <USB_EPStartXfer+0x72>
      if ((uint32_t)ep->xfer_buff != 0U)
 8009ace:	68cb      	ldr	r3, [r1, #12]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d0d8      	beq.n	8009a86 <USB_EPStartXfer+0x72>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009ad4:	617b      	str	r3, [r7, #20]
 8009ad6:	e7d6      	b.n	8009a86 <USB_EPStartXfer+0x72>
 8009ad8:	f505 6410 	add.w	r4, r5, #2304	; 0x900
    if (ep->xfer_len == 0U)
 8009adc:	b3f3      	cbz	r3, 8009b5c <USB_EPStartXfer+0x148>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009ade:	f8d1 9008 	ldr.w	r9, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009ae2:	f3c3 0e12 	ubfx	lr, r3, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009ae6:	f8d4 a010 	ldr.w	sl, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 8009aea:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009aec:	eb09 0803 	add.w	r8, r9, r3
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009af0:	f8df b154 	ldr.w	fp, [pc, #340]	; 8009c48 <USB_EPStartXfer+0x234>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009af4:	f108 38ff 	add.w	r8, r8, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009af8:	ea0a 0b0b 	and.w	fp, sl, fp
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009afc:	f8df a140 	ldr.w	sl, [pc, #320]	; 8009c40 <USB_EPStartXfer+0x22c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009b00:	f8c4 b010 	str.w	fp, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009b04:	f8d4 b010 	ldr.w	fp, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009b08:	fbb8 f9f9 	udiv	r9, r8, r9
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009b0c:	ea0b 0a0a 	and.w	sl, fp, sl
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009b10:	f8df 8130 	ldr.w	r8, [pc, #304]	; 8009c44 <USB_EPStartXfer+0x230>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009b14:	f8c4 a010 	str.w	sl, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009b18:	ea08 48c9 	and.w	r8, r8, r9, lsl #19
 8009b1c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009b20:	ea48 0809 	orr.w	r8, r8, r9
 8009b24:	f8c4 8010 	str.w	r8, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009b28:	f8d4 8010 	ldr.w	r8, [r4, #16]
 8009b2c:	ea4e 0e08 	orr.w	lr, lr, r8
 8009b30:	f8c4 e010 	str.w	lr, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 8009b34:	d054      	beq.n	8009be0 <USB_EPStartXfer+0x1cc>
    if (dma == 1U)
 8009b36:	2a01      	cmp	r2, #1
 8009b38:	d060      	beq.n	8009bfc <USB_EPStartXfer+0x1e8>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b3a:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009b3e:	f007 070f 	and.w	r7, r7, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b42:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009b46:	fa0c fc07 	lsl.w	ip, ip, r7
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b4a:	f8c5 3900 	str.w	r3, [r5, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009b4e:	f8d0 7834 	ldr.w	r7, [r0, #2100]	; 0x834
 8009b52:	ea4c 0707 	orr.w	r7, ip, r7
 8009b56:	f8c0 7834 	str.w	r7, [r0, #2100]	; 0x834
  return HAL_OK;
 8009b5a:	e7a9      	b.n	8009ab0 <USB_EPStartXfer+0x9c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009b5c:	f8d4 8010 	ldr.w	r8, [r4, #16]
    if (dma == 1U)
 8009b60:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009b62:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 8009c40 <USB_EPStartXfer+0x22c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009b66:	f8df c0e0 	ldr.w	ip, [pc, #224]	; 8009c48 <USB_EPStartXfer+0x234>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009b6a:	ea08 0e0e 	and.w	lr, r8, lr
 8009b6e:	f8c4 e010 	str.w	lr, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009b72:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8009b76:	f44e 2e00 	orr.w	lr, lr, #524288	; 0x80000
 8009b7a:	f8c4 e010 	str.w	lr, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009b7e:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8009b82:	ea0e 0c0c 	and.w	ip, lr, ip
 8009b86:	f8c4 c010 	str.w	ip, [r4, #16]
    if (dma == 1U)
 8009b8a:	d037      	beq.n	8009bfc <USB_EPStartXfer+0x1e8>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b8c:	f8d5 4900 	ldr.w	r4, [r5, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8009b90:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b92:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8009b96:	f8c5 4900 	str.w	r4, [r5, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8009b9a:	d189      	bne.n	8009ab0 <USB_EPStartXfer+0x9c>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009b9c:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 8009ba0:	f414 7f80 	tst.w	r4, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009ba4:	f8d5 4900 	ldr.w	r4, [r5, #2304]	; 0x900
 8009ba8:	bf0c      	ite	eq
 8009baa:	f044 5400 	orreq.w	r4, r4, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009bae:	f044 5480 	orrne.w	r4, r4, #268435456	; 0x10000000
 8009bb2:	f8c5 4900 	str.w	r4, [r5, #2304]	; 0x900
  if (dma == 0U)
 8009bb6:	2a00      	cmp	r2, #0
 8009bb8:	f47f af7a 	bne.w	8009ab0 <USB_EPStartXfer+0x9c>
    count32b = ((uint32_t)len + 3U) / 4U;
 8009bbc:	b29b      	uxth	r3, r3
 8009bbe:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 8009bc0:	089a      	lsrs	r2, r3, #2
 8009bc2:	f43f af75 	beq.w	8009ab0 <USB_EPStartXfer+0x9c>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009bc6:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009bc8:	eb00 3007 	add.w	r0, r0, r7, lsl #12
 8009bcc:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009bd0:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8009bd4:	f853 1b04 	ldr.w	r1, [r3], #4
    for (i = 0U; i < count32b; i++)
 8009bd8:	4293      	cmp	r3, r2
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009bda:	6001      	str	r1, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8009bdc:	d1fa      	bne.n	8009bd4 <USB_EPStartXfer+0x1c0>
 8009bde:	e767      	b.n	8009ab0 <USB_EPStartXfer+0x9c>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009be0:	f8d4 c010 	ldr.w	ip, [r4, #16]
    if (dma == 1U)
 8009be4:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009be6:	f02c 4cc0 	bic.w	ip, ip, #1610612736	; 0x60000000
 8009bea:	f8c4 c010 	str.w	ip, [r4, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009bee:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8009bf2:	f04c 5c00 	orr.w	ip, ip, #536870912	; 0x20000000
 8009bf6:	f8c4 c010 	str.w	ip, [r4, #16]
    if (dma == 1U)
 8009bfa:	d11a      	bne.n	8009c32 <USB_EPStartXfer+0x21e>
      if ((uint32_t)ep->dma_addr != 0U)
 8009bfc:	690b      	ldr	r3, [r1, #16]
 8009bfe:	b103      	cbz	r3, 8009c02 <USB_EPStartXfer+0x1ee>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009c00:	6163      	str	r3, [r4, #20]
      if (ep->type == EP_TYPE_ISOC)
 8009c02:	2e01      	cmp	r6, #1
 8009c04:	d10c      	bne.n	8009c20 <USB_EPStartXfer+0x20c>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009c06:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8009c0a:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009c0e:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 8009c12:	bf0c      	ite	eq
 8009c14:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009c18:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8009c1c:	f8c5 3900 	str.w	r3, [r5, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c20:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
}
 8009c24:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c26:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c2a:	f8c5 3900 	str.w	r3, [r5, #2304]	; 0x900
}
 8009c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c32:	f8d5 4900 	ldr.w	r4, [r5, #2304]	; 0x900
 8009c36:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8009c3a:	f8c5 4900 	str.w	r4, [r5, #2304]	; 0x900
 8009c3e:	e7ad      	b.n	8009b9c <USB_EPStartXfer+0x188>
 8009c40:	e007ffff 	.word	0xe007ffff
 8009c44:	1ff80000 	.word	0x1ff80000
 8009c48:	fff80000 	.word	0xfff80000

08009c4c <USB_EP0StartXfer>:
  if (ep->is_in == 1U)
 8009c4c:	784b      	ldrb	r3, [r1, #1]
{
 8009c4e:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (ep->is_in == 1U)
 8009c50:	2b01      	cmp	r3, #1
  uint32_t epnum = (uint32_t)ep->num;
 8009c52:	780d      	ldrb	r5, [r1, #0]
 8009c54:	694f      	ldr	r7, [r1, #20]
 8009c56:	eb00 1445 	add.w	r4, r0, r5, lsl #5
  if (ep->is_in == 1U)
 8009c5a:	d025      	beq.n	8009ca8 <USB_EP0StartXfer+0x5c>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009c5c:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 8009c60:	4e3d      	ldr	r6, [pc, #244]	; (8009d58 <USB_EP0StartXfer+0x10c>)
 8009c62:	6918      	ldr	r0, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009c64:	4d3d      	ldr	r5, [pc, #244]	; (8009d5c <USB_EP0StartXfer+0x110>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009c66:	4006      	ands	r6, r0
 8009c68:	6888      	ldr	r0, [r1, #8]
 8009c6a:	611e      	str	r6, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009c6c:	691e      	ldr	r6, [r3, #16]
 8009c6e:	4035      	ands	r5, r6
 8009c70:	611d      	str	r5, [r3, #16]
    if (ep->xfer_len > 0U)
 8009c72:	b107      	cbz	r7, 8009c76 <USB_EP0StartXfer+0x2a>
      ep->xfer_len = ep->maxpacket;
 8009c74:	6148      	str	r0, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009c76:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009c78:	f3c0 0012 	ubfx	r0, r0, #0, #19
    if (dma == 1U)
 8009c7c:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009c7e:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8009c82:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009c84:	691d      	ldr	r5, [r3, #16]
 8009c86:	ea40 0005 	orr.w	r0, r0, r5
 8009c8a:	6118      	str	r0, [r3, #16]
    if (dma == 1U)
 8009c8c:	d007      	beq.n	8009c9e <USB_EP0StartXfer+0x52>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009c8e:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8009c92:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c96:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 8009c9a:	2000      	movs	r0, #0
 8009c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((uint32_t)ep->xfer_buff != 0U)
 8009c9e:	68ca      	ldr	r2, [r1, #12]
 8009ca0:	2a00      	cmp	r2, #0
 8009ca2:	d0f4      	beq.n	8009c8e <USB_EP0StartXfer+0x42>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009ca4:	615a      	str	r2, [r3, #20]
 8009ca6:	e7f2      	b.n	8009c8e <USB_EP0StartXfer+0x42>
 8009ca8:	f504 6310 	add.w	r3, r4, #2304	; 0x900
    if (ep->xfer_len == 0U)
 8009cac:	b3bf      	cbz	r7, 8009d1e <USB_EP0StartXfer+0xd2>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009cae:	f8d3 e010 	ldr.w	lr, [r3, #16]
 8009cb2:	f8df c0a4 	ldr.w	ip, [pc, #164]	; 8009d58 <USB_EP0StartXfer+0x10c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009cb6:	4e29      	ldr	r6, [pc, #164]	; (8009d5c <USB_EP0StartXfer+0x110>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009cb8:	ea0e 0c0c 	and.w	ip, lr, ip
      if (ep->xfer_len > ep->maxpacket)
 8009cbc:	f8d1 e008 	ldr.w	lr, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009cc0:	f8c3 c010 	str.w	ip, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 8009cc4:	45be      	cmp	lr, r7
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009cc6:	f8d3 c010 	ldr.w	ip, [r3, #16]
 8009cca:	ea0c 0606 	and.w	r6, ip, r6
 8009cce:	611e      	str	r6, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 8009cd0:	d202      	bcs.n	8009cd8 <USB_EP0StartXfer+0x8c>
        ep->xfer_len = ep->maxpacket;
 8009cd2:	4677      	mov	r7, lr
 8009cd4:	f8c1 e014 	str.w	lr, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009cd8:	f8d3 c010 	ldr.w	ip, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009cdc:	f3c7 0612 	ubfx	r6, r7, #0, #19
    if (dma == 1U)
 8009ce0:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009ce2:	f44c 2c00 	orr.w	ip, ip, #524288	; 0x80000
 8009ce6:	f8c3 c010 	str.w	ip, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009cea:	f8d3 c010 	ldr.w	ip, [r3, #16]
 8009cee:	ea46 060c 	orr.w	r6, r6, ip
 8009cf2:	611e      	str	r6, [r3, #16]
    if (dma == 1U)
 8009cf4:	d02b      	beq.n	8009d4e <USB_EP0StartXfer+0x102>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009cf6:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8009cfa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009cfe:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 8009d02:	2f00      	cmp	r7, #0
 8009d04:	d0c9      	beq.n	8009c9a <USB_EP0StartXfer+0x4e>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009d06:	2301      	movs	r3, #1
 8009d08:	f005 050f 	and.w	r5, r5, #15
 8009d0c:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8009d10:	fa03 f505 	lsl.w	r5, r3, r5
 8009d14:	4315      	orrs	r5, r2
 8009d16:	f8c0 5834 	str.w	r5, [r0, #2100]	; 0x834
}
 8009d1a:	2000      	movs	r0, #0
 8009d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009d1e:	691e      	ldr	r6, [r3, #16]
    if (dma == 1U)
 8009d20:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009d22:	4d0e      	ldr	r5, [pc, #56]	; (8009d5c <USB_EP0StartXfer+0x110>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009d24:	480c      	ldr	r0, [pc, #48]	; (8009d58 <USB_EP0StartXfer+0x10c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009d26:	ea05 0506 	and.w	r5, r5, r6
 8009d2a:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009d2c:	691d      	ldr	r5, [r3, #16]
 8009d2e:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8009d32:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009d34:	691d      	ldr	r5, [r3, #16]
 8009d36:	ea00 0005 	and.w	r0, r0, r5
 8009d3a:	6118      	str	r0, [r3, #16]
    if (dma == 1U)
 8009d3c:	d007      	beq.n	8009d4e <USB_EP0StartXfer+0x102>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009d3e:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
}
 8009d42:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009d44:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009d48:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
}
 8009d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 8009d4e:	690a      	ldr	r2, [r1, #16]
 8009d50:	2a00      	cmp	r2, #0
 8009d52:	d0f4      	beq.n	8009d3e <USB_EP0StartXfer+0xf2>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009d54:	615a      	str	r2, [r3, #20]
 8009d56:	e7f2      	b.n	8009d3e <USB_EP0StartXfer+0xf2>
 8009d58:	fff80000 	.word	0xfff80000
 8009d5c:	e007ffff 	.word	0xe007ffff

08009d60 <USB_WritePacket>:
{
 8009d60:	b410      	push	{r4}
 8009d62:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 8009d66:	b96c      	cbnz	r4, 8009d84 <USB_WritePacket+0x24>
    count32b = ((uint32_t)len + 3U) / 4U;
 8009d68:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 8009d6a:	089b      	lsrs	r3, r3, #2
 8009d6c:	d00a      	beq.n	8009d84 <USB_WritePacket+0x24>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009d6e:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 8009d72:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009d76:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8009d7a:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 8009d7e:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009d80:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8009d82:	d1fa      	bne.n	8009d7a <USB_WritePacket+0x1a>
}
 8009d84:	2000      	movs	r0, #0
 8009d86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d8a:	4770      	bx	lr

08009d8c <USB_ReadPacket>:
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009d8c:	3203      	adds	r2, #3
  for (i = 0U; i < count32b; i++)
 8009d8e:	0892      	lsrs	r2, r2, #2
 8009d90:	d00d      	beq.n	8009dae <USB_ReadPacket+0x22>
 8009d92:	eb01 0282 	add.w	r2, r1, r2, lsl #2
{
 8009d96:	b410      	push	{r4}
 8009d98:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
  uint32_t *pDest = (uint32_t *)dest;
 8009d9c:	4608      	mov	r0, r1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009d9e:	6823      	ldr	r3, [r4, #0]
 8009da0:	f840 3b04 	str.w	r3, [r0], #4
  for (i = 0U; i < count32b; i++)
 8009da4:	4282      	cmp	r2, r0
 8009da6:	d1fa      	bne.n	8009d9e <USB_ReadPacket+0x12>
}
 8009da8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009dac:	4770      	bx	lr
  uint32_t *pDest = (uint32_t *)dest;
 8009dae:	4608      	mov	r0, r1
}
 8009db0:	4770      	bx	lr
 8009db2:	bf00      	nop

08009db4 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8009db4:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8009db6:	784a      	ldrb	r2, [r1, #1]
 8009db8:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8009dbc:	3300      	adds	r3, #0
 8009dbe:	bf18      	it	ne
 8009dc0:	2301      	movne	r3, #1
 8009dc2:	2a01      	cmp	r2, #1
 8009dc4:	d012      	beq.n	8009dec <USB_EPSetStall+0x38>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009dc6:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8009dca:	2a00      	cmp	r2, #0
 8009dcc:	db06      	blt.n	8009ddc <USB_EPSetStall+0x28>
 8009dce:	b12b      	cbz	r3, 8009ddc <USB_EPSetStall+0x28>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009dd0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009dd4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009dd8:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009ddc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009de0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009de4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8009de8:	2000      	movs	r0, #0
 8009dea:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009dec:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8009df0:	2a00      	cmp	r2, #0
 8009df2:	db06      	blt.n	8009e02 <USB_EPSetStall+0x4e>
 8009df4:	b12b      	cbz	r3, 8009e02 <USB_EPSetStall+0x4e>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009df6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009dfa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009dfe:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009e02:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009e06:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009e0a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8009e0e:	2000      	movs	r0, #0
 8009e10:	4770      	bx	lr
 8009e12:	bf00      	nop

08009e14 <USB_EPClearStall>:
{
 8009e14:	78cb      	ldrb	r3, [r1, #3]
 8009e16:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 8009e18:	7849      	ldrb	r1, [r1, #1]
 8009e1a:	3b02      	subs	r3, #2
 8009e1c:	eb00 1042 	add.w	r0, r0, r2, lsl #5
 8009e20:	2901      	cmp	r1, #1
 8009e22:	b2db      	uxtb	r3, r3
 8009e24:	d011      	beq.n	8009e4a <USB_EPClearStall+0x36>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009e26:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e2a:	2b01      	cmp	r3, #1
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009e2c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8009e30:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e34:	d901      	bls.n	8009e3a <USB_EPClearStall+0x26>
}
 8009e36:	2000      	movs	r0, #0
 8009e38:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009e3a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009e3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e42:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8009e46:	2000      	movs	r0, #0
 8009e48:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009e4a:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e4e:	2b01      	cmp	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009e50:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8009e54:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e58:	d8ed      	bhi.n	8009e36 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009e5a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009e5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e62:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8009e66:	2000      	movs	r0, #0
 8009e68:	4770      	bx	lr
 8009e6a:	bf00      	nop

08009e6c <USB_SetDevAddress>:
{
 8009e6c:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009e6e:	0109      	lsls	r1, r1, #4
}
 8009e70:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009e72:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009e76:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009e7a:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 8009e7e:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009e82:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 8009e86:	4311      	orrs	r1, r2
 8009e88:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 8009e8c:	4770      	bx	lr
 8009e8e:	bf00      	nop

08009e90 <USB_DevConnect>:
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009e90:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  HAL_Delay(3U);
 8009e94:	2003      	movs	r0, #3
{
 8009e96:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009e98:	6853      	ldr	r3, [r2, #4]
 8009e9a:	f023 0302 	bic.w	r3, r3, #2
 8009e9e:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009ea0:	f7f9 fad8 	bl	8003454 <HAL_Delay>
}
 8009ea4:	2000      	movs	r0, #0
 8009ea6:	bd08      	pop	{r3, pc}

08009ea8 <USB_DevDisconnect>:
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009ea8:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  HAL_Delay(3U);
 8009eac:	2003      	movs	r0, #3
{
 8009eae:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009eb0:	6853      	ldr	r3, [r2, #4]
 8009eb2:	f043 0302 	orr.w	r3, r3, #2
 8009eb6:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009eb8:	f7f9 facc 	bl	8003454 <HAL_Delay>
}
 8009ebc:	2000      	movs	r0, #0
 8009ebe:	bd08      	pop	{r3, pc}

08009ec0 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8009ec0:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8009ec2:	6980      	ldr	r0, [r0, #24]
}
 8009ec4:	4010      	ands	r0, r2
 8009ec6:	4770      	bx	lr

08009ec8 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8009ec8:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8009ecc:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009ed0:	69c0      	ldr	r0, [r0, #28]
 8009ed2:	4018      	ands	r0, r3
}
 8009ed4:	0c00      	lsrs	r0, r0, #16
 8009ed6:	4770      	bx	lr

08009ed8 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8009ed8:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8009edc:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009ee0:	69c0      	ldr	r0, [r0, #28]
 8009ee2:	4018      	ands	r0, r3
}
 8009ee4:	b280      	uxth	r0, r0
 8009ee6:	4770      	bx	lr

08009ee8 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009ee8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009eec:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009ef0:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009ef4:	6940      	ldr	r0, [r0, #20]
}
 8009ef6:	4010      	ands	r0, r2
 8009ef8:	4770      	bx	lr
 8009efa:	bf00      	nop

08009efc <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8009efc:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009f00:	eb00 1041 	add.w	r0, r0, r1, lsl #5
{
 8009f04:	b410      	push	{r4}
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009f06:	f001 040f 	and.w	r4, r1, #15
  msk = USBx_DEVICE->DIEPMSK;
 8009f0a:	6911      	ldr	r1, [r2, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009f0c:	6b53      	ldr	r3, [r2, #52]	; 0x34
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009f0e:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009f12:	40e3      	lsrs	r3, r4
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009f14:	6880      	ldr	r0, [r0, #8]
}
 8009f16:	f85d 4b04 	ldr.w	r4, [sp], #4
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009f1a:	01db      	lsls	r3, r3, #7
 8009f1c:	b2db      	uxtb	r3, r3
 8009f1e:	430b      	orrs	r3, r1
}
 8009f20:	4018      	ands	r0, r3
 8009f22:	4770      	bx	lr

08009f24 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8009f24:	6940      	ldr	r0, [r0, #20]
}
 8009f26:	f000 0001 	and.w	r0, r0, #1
 8009f2a:	4770      	bx	lr

08009f2c <USB_ActivateSetup>:
{
 8009f2c:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009f2e:	4a09      	ldr	r2, [pc, #36]	; (8009f54 <USB_ActivateSetup+0x28>)
}
 8009f30:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009f32:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 8009f36:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009f38:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8009f3c:	4022      	ands	r2, r4
}
 8009f3e:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009f42:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009f46:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8009f4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f4e:	604b      	str	r3, [r1, #4]
}
 8009f50:	4770      	bx	lr
 8009f52:	bf00      	nop
 8009f54:	fffff800 	.word	0xfffff800

08009f58 <USB_EP0_OutStart>:
{
 8009f58:	b430      	push	{r4, r5}
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009f5a:	4c12      	ldr	r4, [pc, #72]	; (8009fa4 <USB_EP0_OutStart+0x4c>)
 8009f5c:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009f60:	6c05      	ldr	r5, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009f62:	42a5      	cmp	r5, r4
 8009f64:	d903      	bls.n	8009f6e <USB_EP0_OutStart+0x16>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009f66:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 8009f6a:	2c00      	cmp	r4, #0
 8009f6c:	db16      	blt.n	8009f9c <USB_EP0_OutStart+0x44>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009f6e:	2400      	movs	r4, #0
  if (dma == 1U)
 8009f70:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009f72:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009f74:	691c      	ldr	r4, [r3, #16]
 8009f76:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8009f7a:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009f7c:	691c      	ldr	r4, [r3, #16]
 8009f7e:	f044 0418 	orr.w	r4, r4, #24
 8009f82:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009f84:	691c      	ldr	r4, [r3, #16]
 8009f86:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 8009f8a:	611c      	str	r4, [r3, #16]
  if (dma == 1U)
 8009f8c:	d106      	bne.n	8009f9c <USB_EP0_OutStart+0x44>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009f8e:	615a      	str	r2, [r3, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009f90:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009f94:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009f98:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8009f9c:	2000      	movs	r0, #0
 8009f9e:	bc30      	pop	{r4, r5}
 8009fa0:	4770      	bx	lr
 8009fa2:	bf00      	nop
 8009fa4:	4f54300a 	.word	0x4f54300a

08009fa8 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009fa8:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8009fac:	b183      	cbz	r3, 8009fd0 <USBD_CDC_EP0_RxReady+0x28>
{
 8009fae:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009fb0:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009fb4:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8009fb8:	28ff      	cmp	r0, #255	; 0xff
 8009fba:	d007      	beq.n	8009fcc <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009fbc:	689b      	ldr	r3, [r3, #8]
 8009fbe:	4621      	mov	r1, r4
 8009fc0:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8009fc4:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8009fc6:	23ff      	movs	r3, #255	; 0xff
 8009fc8:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
}
 8009fcc:	2000      	movs	r0, #0
 8009fce:	bd10      	pop	{r4, pc}
 8009fd0:	2000      	movs	r0, #0
 8009fd2:	4770      	bx	lr

08009fd4 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8009fd4:	2343      	movs	r3, #67	; 0x43
 8009fd6:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 8009fd8:	4800      	ldr	r0, [pc, #0]	; (8009fdc <USBD_CDC_GetFSCfgDesc+0x8>)
 8009fda:	4770      	bx	lr
 8009fdc:	2400023c 	.word	0x2400023c

08009fe0 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8009fe0:	2343      	movs	r3, #67	; 0x43
 8009fe2:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 8009fe4:	4800      	ldr	r0, [pc, #0]	; (8009fe8 <USBD_CDC_GetHSCfgDesc+0x8>)
 8009fe6:	4770      	bx	lr
 8009fe8:	24000280 	.word	0x24000280

08009fec <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009fec:	2343      	movs	r3, #67	; 0x43
 8009fee:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 8009ff0:	4800      	ldr	r0, [pc, #0]	; (8009ff4 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8009ff2:	4770      	bx	lr
 8009ff4:	240002d0 	.word	0x240002d0

08009ff8 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009ff8:	230a      	movs	r3, #10
 8009ffa:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8009ffc:	4800      	ldr	r0, [pc, #0]	; (800a000 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8009ffe:	4770      	bx	lr
 800a000:	240002c4 	.word	0x240002c4

0800a004 <USBD_CDC_DataOut>:
{
 800a004:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a006:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800a00a:	b174      	cbz	r4, 800a02a <USBD_CDC_DataOut+0x26>
 800a00c:	4605      	mov	r5, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a00e:	f001 f8c7 	bl	800b1a0 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a012:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 800a016:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a01a:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a01e:	68db      	ldr	r3, [r3, #12]
 800a020:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 800a024:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800a026:	2000      	movs	r0, #0
}
 800a028:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800a02a:	2003      	movs	r0, #3
}
 800a02c:	bd38      	pop	{r3, r4, r5, pc}
 800a02e:	bf00      	nop

0800a030 <USBD_CDC_DataIn>:
{
 800a030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 800a032:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
 800a036:	b1a7      	cbz	r7, 800a062 <USBD_CDC_DataIn+0x32>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a038:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800a03c:	4603      	mov	r3, r0
 800a03e:	460a      	mov	r2, r1
 800a040:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800a044:	69ae      	ldr	r6, [r5, #24]
 800a046:	b976      	cbnz	r6, 800a066 <USBD_CDC_DataIn+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a048:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
    hcdc->TxState = 0U;
 800a04c:	2400      	movs	r4, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a04e:	f507 7104 	add.w	r1, r7, #528	; 0x210
 800a052:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 800a056:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800a058:	f8c7 4214 	str.w	r4, [r7, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a05c:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800a05e:	4620      	mov	r0, r4
}
 800a060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800a062:	2003      	movs	r0, #3
}
 800a064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a066:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 800a06a:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 800a06e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 800a072:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 800a076:	fbb6 f4fc 	udiv	r4, r6, ip
 800a07a:	fb0c 6414 	mls	r4, ip, r4, r6
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a07e:	2c00      	cmp	r4, #0
 800a080:	d1e2      	bne.n	800a048 <USBD_CDC_DataIn+0x18>
    pdev->ep_in[epnum].total_length = 0U;
 800a082:	61ac      	str	r4, [r5, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a084:	4623      	mov	r3, r4
 800a086:	4622      	mov	r2, r4
 800a088:	f001 f86e 	bl	800b168 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800a08c:	4620      	mov	r0, r4
}
 800a08e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a090 <USBD_CDC_Setup>:
{
 800a090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a094:	780b      	ldrb	r3, [r1, #0]
{
 800a096:	b082      	sub	sp, #8
  uint8_t ifalt = 0U;
 800a098:	2700      	movs	r7, #0
{
 800a09a:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a09c:	f013 0260 	ands.w	r2, r3, #96	; 0x60
{
 800a0a0:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a0a2:	f8d0 82bc 	ldr.w	r8, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800a0a6:	f88d 7005 	strb.w	r7, [sp, #5]
  uint16_t status_info = 0U;
 800a0aa:	f8ad 7006 	strh.w	r7, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0ae:	d01c      	beq.n	800a0ea <USBD_CDC_Setup+0x5a>
 800a0b0:	2a20      	cmp	r2, #32
 800a0b2:	d112      	bne.n	800a0da <USBD_CDC_Setup+0x4a>
    if (req->wLength != 0U)
 800a0b4:	88cd      	ldrh	r5, [r1, #6]
 800a0b6:	f891 c001 	ldrb.w	ip, [r1, #1]
 800a0ba:	2d00      	cmp	r5, #0
 800a0bc:	d147      	bne.n	800a14e <USBD_CDC_Setup+0xbe>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a0be:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800a0c2:	462a      	mov	r2, r5
 800a0c4:	4660      	mov	r0, ip
 800a0c6:	689b      	ldr	r3, [r3, #8]
 800a0c8:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 800a0ca:	4628      	mov	r0, r5
}
 800a0cc:	b002      	add	sp, #8
 800a0ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0d2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a0d6:	2b03      	cmp	r3, #3
 800a0d8:	d049      	beq.n	800a16e <USBD_CDC_Setup+0xde>
      USBD_CtlError(pdev, req);
 800a0da:	4630      	mov	r0, r6
 800a0dc:	4621      	mov	r1, r4
 800a0de:	f000 fd15 	bl	800ab0c <USBD_CtlError>
      ret = USBD_FAIL;
 800a0e2:	2003      	movs	r0, #3
}
 800a0e4:	b002      	add	sp, #8
 800a0e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch (req->bRequest)
 800a0ea:	784b      	ldrb	r3, [r1, #1]
 800a0ec:	2b0b      	cmp	r3, #11
 800a0ee:	d8f4      	bhi.n	800a0da <USBD_CDC_Setup+0x4a>
 800a0f0:	a201      	add	r2, pc, #4	; (adr r2, 800a0f8 <USBD_CDC_Setup+0x68>)
 800a0f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f6:	bf00      	nop
 800a0f8:	0800a0d3 	.word	0x0800a0d3
 800a0fc:	0800a131 	.word	0x0800a131
 800a100:	0800a0db 	.word	0x0800a0db
 800a104:	0800a0db 	.word	0x0800a0db
 800a108:	0800a0db 	.word	0x0800a0db
 800a10c:	0800a0db 	.word	0x0800a0db
 800a110:	0800a0db 	.word	0x0800a0db
 800a114:	0800a0db 	.word	0x0800a0db
 800a118:	0800a0db 	.word	0x0800a0db
 800a11c:	0800a0db 	.word	0x0800a0db
 800a120:	0800a139 	.word	0x0800a139
 800a124:	0800a129 	.word	0x0800a129
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a128:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a12c:	2b03      	cmp	r3, #3
 800a12e:	d1d4      	bne.n	800a0da <USBD_CDC_Setup+0x4a>
  USBD_StatusTypeDef ret = USBD_OK;
 800a130:	2000      	movs	r0, #0
}
 800a132:	b002      	add	sp, #8
 800a134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a138:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a13c:	2b03      	cmp	r3, #3
 800a13e:	d1cc      	bne.n	800a0da <USBD_CDC_Setup+0x4a>
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a140:	2201      	movs	r2, #1
 800a142:	f10d 0105 	add.w	r1, sp, #5
 800a146:	f000 fd13 	bl	800ab70 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a14a:	2000      	movs	r0, #0
 800a14c:	e7ca      	b.n	800a0e4 <USBD_CDC_Setup+0x54>
      if ((req->bmRequest & 0x80U) != 0U)
 800a14e:	061b      	lsls	r3, r3, #24
 800a150:	d514      	bpl.n	800a17c <USBD_CDC_Setup+0xec>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a152:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800a156:	462a      	mov	r2, r5
 800a158:	4660      	mov	r0, ip
 800a15a:	4641      	mov	r1, r8
 800a15c:	689b      	ldr	r3, [r3, #8]
 800a15e:	4798      	blx	r3
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a160:	88e2      	ldrh	r2, [r4, #6]
 800a162:	4641      	mov	r1, r8
 800a164:	4630      	mov	r0, r6
 800a166:	f000 fd03 	bl	800ab70 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a16a:	4638      	mov	r0, r7
 800a16c:	e7ba      	b.n	800a0e4 <USBD_CDC_Setup+0x54>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a16e:	2202      	movs	r2, #2
 800a170:	f10d 0106 	add.w	r1, sp, #6
 800a174:	f000 fcfc 	bl	800ab70 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a178:	2000      	movs	r0, #0
 800a17a:	e7b3      	b.n	800a0e4 <USBD_CDC_Setup+0x54>
        hcdc->CmdOpCode = req->bRequest;
 800a17c:	f888 c200 	strb.w	ip, [r8, #512]	; 0x200
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a180:	462a      	mov	r2, r5
        hcdc->CmdLength = (uint8_t)req->wLength;
 800a182:	f888 5201 	strb.w	r5, [r8, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a186:	4641      	mov	r1, r8
 800a188:	f000 fd08 	bl	800ab9c <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 800a18c:	4638      	mov	r0, r7
 800a18e:	e7a9      	b.n	800a0e4 <USBD_CDC_Setup+0x54>

0800a190 <USBD_CDC_DeInit>:
{
 800a190:	b538      	push	{r3, r4, r5, lr}
 800a192:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a194:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a196:	2181      	movs	r1, #129	; 0x81
 800a198:	f000 ff9a 	bl	800b0d0 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a19c:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a19e:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a1a0:	4620      	mov	r0, r4
 800a1a2:	f000 ff95 	bl	800b0d0 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a1a6:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a1aa:	4620      	mov	r0, r4
 800a1ac:	2182      	movs	r1, #130	; 0x82
 800a1ae:	f000 ff8f 	bl	800b0d0 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800a1b2:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a1b6:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 800a1b8:	b14b      	cbz	r3, 800a1ce <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a1ba:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800a1be:	685b      	ldr	r3, [r3, #4]
 800a1c0:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800a1c2:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800a1c6:	f002 f92d 	bl	800c424 <free>
    pdev->pClassData = NULL;
 800a1ca:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800a1ce:	2000      	movs	r0, #0
 800a1d0:	bd38      	pop	{r3, r4, r5, pc}
 800a1d2:	bf00      	nop

0800a1d4 <USBD_CDC_Init>:
{
 800a1d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1d8:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a1da:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a1de:	f002 f919 	bl	800c414 <malloc>
  if (hcdc == NULL)
 800a1e2:	4605      	mov	r5, r0
 800a1e4:	2800      	cmp	r0, #0
 800a1e6:	d04a      	beq.n	800a27e <USBD_CDC_Init+0xaa>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1e8:	7c23      	ldrb	r3, [r4, #16]
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a1ea:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 800a1ec:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1f0:	b393      	cbz	r3, 800a258 <USBD_CDC_Init+0x84>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a1f2:	2340      	movs	r3, #64	; 0x40
 800a1f4:	2181      	movs	r1, #129	; 0x81
 800a1f6:	2202      	movs	r2, #2
 800a1f8:	4620      	mov	r0, r4
 800a1fa:	f000 ff57 	bl	800b0ac <USBD_LL_OpenEP>
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a1fe:	4631      	mov	r1, r6
 800a200:	2340      	movs	r3, #64	; 0x40
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a202:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a204:	2202      	movs	r2, #2
 800a206:	4620      	mov	r0, r4
 800a208:	f000 ff50 	bl	800b0ac <USBD_LL_OpenEP>
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a20c:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a20e:	2203      	movs	r2, #3
 800a210:	2182      	movs	r1, #130	; 0x82
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a212:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a216:	4620      	mov	r0, r4
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a218:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a21c:	2308      	movs	r3, #8
 800a21e:	f000 ff45 	bl	800b0ac <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a222:	2701      	movs	r7, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a224:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 800a228:	2600      	movs	r6, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a22a:	f8a4 704c 	strh.w	r7, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	4798      	blx	r3
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a232:	f894 8010 	ldrb.w	r8, [r4, #16]
  hcdc->TxState = 0U;
 800a236:	f8c5 6214 	str.w	r6, [r5, #532]	; 0x214
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a23a:	4639      	mov	r1, r7
  hcdc->RxState = 0U;
 800a23c:	f8c5 6218 	str.w	r6, [r5, #536]	; 0x218
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a240:	4620      	mov	r0, r4
 800a242:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a246:	f1b8 0f00 	cmp.w	r8, #0
 800a24a:	d011      	beq.n	800a270 <USBD_CDC_Init+0x9c>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a24c:	2340      	movs	r3, #64	; 0x40
 800a24e:	f000 ff99 	bl	800b184 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800a252:	4630      	mov	r0, r6
}
 800a254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a258:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a25c:	2181      	movs	r1, #129	; 0x81
 800a25e:	2202      	movs	r2, #2
 800a260:	4620      	mov	r0, r4
 800a262:	f000 ff23 	bl	800b0ac <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a266:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a268:	4631      	mov	r1, r6
 800a26a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a26e:	e7c9      	b.n	800a204 <USBD_CDC_Init+0x30>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a270:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a274:	f000 ff86 	bl	800b184 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800a278:	4640      	mov	r0, r8
}
 800a27a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pdev->pClassData = NULL;
 800a27e:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800a282:	2002      	movs	r0, #2
}
 800a284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a288 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800a288:	b119      	cbz	r1, 800a292 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800a28a:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800a28e:	2000      	movs	r0, #0
 800a290:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800a292:	2003      	movs	r0, #3
}
 800a294:	4770      	bx	lr
 800a296:	bf00      	nop

0800a298 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a298:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
}
 800a29c:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800a29e:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a2a2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 800a2a6:	4770      	bx	lr

0800a2a8 <USBD_CDC_SetRxBuffer>:
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 800a2a8:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  return (uint8_t)USBD_OK;
}
 800a2ac:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800a2ae:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 800a2b2:	4770      	bx	lr

0800a2b4 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a2b4:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 800a2b8:	b19a      	cbz	r2, 800a2e2 <USBD_CDC_TransmitPacket+0x2e>
{
 800a2ba:	b538      	push	{r3, r4, r5, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800a2bc:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800a2c0:	b10c      	cbz	r4, 800a2c6 <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a2c2:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800a2c4:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a2c6:	f8d2 5210 	ldr.w	r5, [r2, #528]	; 0x210
    hcdc->TxState = 1U;
 800a2ca:	2301      	movs	r3, #1
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a2cc:	2181      	movs	r1, #129	; 0x81
    hcdc->TxState = 1U;
 800a2ce:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a2d2:	462b      	mov	r3, r5
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a2d4:	62c5      	str	r5, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a2d6:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 800a2da:	f000 ff45 	bl	800b168 <USBD_LL_Transmit>
    ret = USBD_OK;
 800a2de:	4620      	mov	r0, r4
}
 800a2e0:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800a2e2:	2003      	movs	r0, #3
}
 800a2e4:	4770      	bx	lr
 800a2e6:	bf00      	nop

0800a2e8 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a2e8:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 800a2ec:	b18a      	cbz	r2, 800a312 <USBD_CDC_ReceivePacket+0x2a>
 800a2ee:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
{
 800a2f2:	b510      	push	{r4, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2f4:	7c04      	ldrb	r4, [r0, #16]
 800a2f6:	b12c      	cbz	r4, 800a304 <USBD_CDC_ReceivePacket+0x1c>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a2f8:	2340      	movs	r3, #64	; 0x40
 800a2fa:	2101      	movs	r1, #1
 800a2fc:	f000 ff42 	bl	800b184 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a300:	2000      	movs	r0, #0
}
 800a302:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a304:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a308:	2101      	movs	r1, #1
 800a30a:	f000 ff3b 	bl	800b184 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800a30e:	4620      	mov	r0, r4
}
 800a310:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800a312:	2003      	movs	r0, #3
}
 800a314:	4770      	bx	lr
 800a316:	bf00      	nop

0800a318 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a318:	4603      	mov	r3, r0
 800a31a:	b1a8      	cbz	r0, 800a348 <USBD_Init+0x30>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800a31c:	f8d0 02b8 	ldr.w	r0, [r0, #696]	; 0x2b8
 800a320:	b110      	cbz	r0, 800a328 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 800a322:	2000      	movs	r0, #0
 800a324:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800a328:	f8d3 02cc 	ldr.w	r0, [r3, #716]	; 0x2cc
 800a32c:	b110      	cbz	r0, 800a334 <USBD_Init+0x1c>
  {
    pdev->pConfDesc = NULL;
 800a32e:	2000      	movs	r0, #0
 800a330:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a334:	b109      	cbz	r1, 800a33a <USBD_Init+0x22>
  {
    pdev->pDesc = pdesc;
 800a336:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a33a:	2101      	movs	r1, #1
  pdev->id = id;
 800a33c:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a33e:	4618      	mov	r0, r3
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a340:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  ret = USBD_LL_Init(pdev);
 800a344:	f000 be70 	b.w	800b028 <USBD_LL_Init>

  return ret;
}
 800a348:	2003      	movs	r0, #3
 800a34a:	4770      	bx	lr

0800a34c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a34c:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 800a34e:	2400      	movs	r4, #0
{
 800a350:	b083      	sub	sp, #12
  uint16_t len = 0U;
 800a352:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 800a356:	b159      	cbz	r1, 800a370 <USBD_RegisterClass+0x24>
 800a358:	4605      	mov	r5, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a35a:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800a35e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800a360:	f10d 0006 	add.w	r0, sp, #6
 800a364:	4798      	blx	r3
 800a366:	f8c5 02cc 	str.w	r0, [r5, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
}
 800a36a:	4620      	mov	r0, r4
 800a36c:	b003      	add	sp, #12
 800a36e:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 800a370:	2403      	movs	r4, #3
 800a372:	e7fa      	b.n	800a36a <USBD_RegisterClass+0x1e>

0800a374 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a374:	f000 be8c 	b.w	800b090 <USBD_LL_Start>

0800a378 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800a378:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a37c:	b10b      	cbz	r3, 800a382 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	4718      	bx	r3
  }

  return ret;
}
 800a382:	2003      	movs	r0, #3
 800a384:	4770      	bx	lr
 800a386:	bf00      	nop

0800a388 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a388:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a38a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a38e:	b10b      	cbz	r3, 800a394 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	4798      	blx	r3
  }

  return USBD_OK;
}
 800a394:	2000      	movs	r0, #0
 800a396:	bd08      	pop	{r3, pc}

0800a398 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a398:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a39a:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800a39e:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	f000 fb9f 	bl	800aae4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800a3a6:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800a3aa:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 800a3ac:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
  switch (pdev->request.bmRequest & 0x1FU)
 800a3b0:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 800a3b4:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 800a3b8:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 800a3ba:	f8c4 2298 	str.w	r2, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800a3be:	d015      	beq.n	800a3ec <USBD_LL_SetupStage+0x54>
 800a3c0:	d30e      	bcc.n	800a3e0 <USBD_LL_SetupStage+0x48>
 800a3c2:	2b02      	cmp	r3, #2
 800a3c4:	d105      	bne.n	800a3d2 <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
      break;

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a3c6:	4629      	mov	r1, r5
 800a3c8:	4620      	mov	r0, r4
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 800a3ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a3ce:	f000 baeb 	b.w	800a9a8 <USBD_StdEPReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	f001 0180 	and.w	r1, r1, #128	; 0x80
}
 800a3d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a3dc:	f000 be86 	b.w	800b0ec <USBD_LL_StallEP>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a3e0:	4629      	mov	r1, r5
 800a3e2:	4620      	mov	r0, r4
}
 800a3e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a3e8:	f000 b8fe 	b.w	800a5e8 <USBD_StdDevReq>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a3ec:	4629      	mov	r1, r5
 800a3ee:	4620      	mov	r0, r4
}
 800a3f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a3f4:	f000 baa0 	b.w	800a938 <USBD_StdItfReq>

0800a3f8 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a3f8:	b570      	push	{r4, r5, r6, lr}
 800a3fa:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a3fc:	b931      	cbnz	r1, 800a40c <USBD_LL_DataOutStage+0x14>
 800a3fe:	460d      	mov	r5, r1
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a400:	f8d0 1294 	ldr.w	r1, [r0, #660]	; 0x294
 800a404:	2903      	cmp	r1, #3
 800a406:	d00c      	beq.n	800a422 <USBD_LL_DataOutStage+0x2a>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800a408:	2000      	movs	r0, #0
}
 800a40a:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataOut != NULL) &&
 800a40c:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800a410:	6992      	ldr	r2, [r2, #24]
 800a412:	b1da      	cbz	r2, 800a44c <USBD_LL_DataOutStage+0x54>
 800a414:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a418:	2b03      	cmp	r3, #3
 800a41a:	d117      	bne.n	800a44c <USBD_LL_DataOutStage+0x54>
}
 800a41c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a420:	4710      	bx	r2
 800a422:	4611      	mov	r1, r2
      if (pep->rem_length > pep->maxpacket)
 800a424:	f8d0 315c 	ldr.w	r3, [r0, #348]	; 0x15c
 800a428:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d80f      	bhi.n	800a450 <USBD_LL_DataOutStage+0x58>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a430:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a434:	691b      	ldr	r3, [r3, #16]
 800a436:	b123      	cbz	r3, 800a442 <USBD_LL_DataOutStage+0x4a>
 800a438:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800a43c:	2a03      	cmp	r2, #3
 800a43e:	d100      	bne.n	800a442 <USBD_LL_DataOutStage+0x4a>
          pdev->pClass->EP0_RxReady(pdev);
 800a440:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 800a442:	4620      	mov	r0, r4
 800a444:	f000 fbc2 	bl	800abcc <USBD_CtlSendStatus>
  return USBD_OK;
 800a448:	2000      	movs	r0, #0
 800a44a:	e7de      	b.n	800a40a <USBD_LL_DataOutStage+0x12>
    return USBD_FAIL;
 800a44c:	2003      	movs	r0, #3
}
 800a44e:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800a450:	1a9b      	subs	r3, r3, r2
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a452:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 800a454:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a458:	bf28      	it	cs
 800a45a:	461a      	movcs	r2, r3
 800a45c:	f000 fbae 	bl	800abbc <USBD_CtlContinueRx>
  return USBD_OK;
 800a460:	4628      	mov	r0, r5
}
 800a462:	bd70      	pop	{r4, r5, r6, pc}

0800a464 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a464:	b570      	push	{r4, r5, r6, lr}
 800a466:	4604      	mov	r4, r0
 800a468:	b082      	sub	sp, #8
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a46a:	b951      	cbnz	r1, 800a482 <USBD_LL_DataInStage+0x1e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a46c:	f8d0 5294 	ldr.w	r5, [r0, #660]	; 0x294
 800a470:	2d02      	cmp	r5, #2
 800a472:	d016      	beq.n	800a4a2 <USBD_LL_DataInStage+0x3e>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a474:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 800a478:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 800a47a:	2b01      	cmp	r3, #1
 800a47c:	d00d      	beq.n	800a49a <USBD_LL_DataInStage+0x36>
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
}
 800a47e:	b002      	add	sp, #8
 800a480:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataIn != NULL) &&
 800a482:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a486:	695b      	ldr	r3, [r3, #20]
 800a488:	b33b      	cbz	r3, 800a4da <USBD_LL_DataInStage+0x76>
 800a48a:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800a48e:	2a03      	cmp	r2, #3
 800a490:	d123      	bne.n	800a4da <USBD_LL_DataInStage+0x76>
}
 800a492:	b002      	add	sp, #8
 800a494:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a498:	4718      	bx	r3
      pdev->dev_test_mode = 0U;
 800a49a:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
}
 800a49e:	b002      	add	sp, #8
 800a4a0:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 800a4a2:	e9d0 5607 	ldrd	r5, r6, [r0, #28]
 800a4a6:	42b5      	cmp	r5, r6
 800a4a8:	d81a      	bhi.n	800a4e0 <USBD_LL_DataInStage+0x7c>
        if ((pep->maxpacket == pep->rem_length) &&
 800a4aa:	d027      	beq.n	800a4fc <USBD_LL_DataInStage+0x98>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a4ac:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800a4b0:	68db      	ldr	r3, [r3, #12]
 800a4b2:	b12b      	cbz	r3, 800a4c0 <USBD_LL_DataInStage+0x5c>
 800a4b4:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 800a4b8:	2a03      	cmp	r2, #3
 800a4ba:	d101      	bne.n	800a4c0 <USBD_LL_DataInStage+0x5c>
            pdev->pClass->EP0_TxSent(pdev);
 800a4bc:	4620      	mov	r0, r4
 800a4be:	4798      	blx	r3
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a4c0:	2180      	movs	r1, #128	; 0x80
 800a4c2:	4620      	mov	r0, r4
 800a4c4:	f000 fe12 	bl	800b0ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a4c8:	4620      	mov	r0, r4
 800a4ca:	f000 fb8b 	bl	800abe4 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 800a4ce:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
      pdev->dev_test_mode = 0U;
 800a4d2:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 800a4d4:	2b01      	cmp	r3, #1
 800a4d6:	d1d2      	bne.n	800a47e <USBD_LL_DataInStage+0x1a>
 800a4d8:	e7df      	b.n	800a49a <USBD_LL_DataInStage+0x36>
    return USBD_FAIL;
 800a4da:	2003      	movs	r0, #3
}
 800a4dc:	b002      	add	sp, #8
 800a4de:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800a4e0:	1bad      	subs	r5, r5, r6
 800a4e2:	9101      	str	r1, [sp, #4]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a4e4:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 800a4e6:	61c5      	str	r5, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a4e8:	462a      	mov	r2, r5
 800a4ea:	f000 fb4f 	bl	800ab8c <USBD_CtlContinueSendData>
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a4ee:	9b01      	ldr	r3, [sp, #4]
 800a4f0:	4620      	mov	r0, r4
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	f000 fe45 	bl	800b184 <USBD_LL_PrepareReceive>
 800a4fa:	e7bb      	b.n	800a474 <USBD_LL_DataInStage+0x10>
            (pep->total_length >= pep->maxpacket) &&
 800a4fc:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800a4fe:	4295      	cmp	r5, r2
 800a500:	d8d4      	bhi.n	800a4ac <USBD_LL_DataInStage+0x48>
            (pep->total_length >= pep->maxpacket) &&
 800a502:	f8d0 5298 	ldr.w	r5, [r0, #664]	; 0x298
 800a506:	42aa      	cmp	r2, r5
 800a508:	d2d0      	bcs.n	800a4ac <USBD_LL_DataInStage+0x48>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a50a:	460a      	mov	r2, r1
 800a50c:	9101      	str	r1, [sp, #4]
 800a50e:	f000 fb3d 	bl	800ab8c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a512:	9b01      	ldr	r3, [sp, #4]
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a514:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 800a516:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a51a:	461a      	mov	r2, r3
 800a51c:	4619      	mov	r1, r3
 800a51e:	f000 fe31 	bl	800b184 <USBD_LL_PrepareReceive>
 800a522:	e7a7      	b.n	800a474 <USBD_LL_DataInStage+0x10>

0800a524 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800a524:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a526:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData != NULL)
 800a528:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 800a52c:	b570      	push	{r4, r5, r6, lr}
 800a52e:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a530:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a534:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 800a538:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800a53a:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClassData != NULL)
 800a53e:	b11b      	cbz	r3, 800a548 <USBD_LL_Reset+0x24>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a540:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a544:	685b      	ldr	r3, [r3, #4]
 800a546:	4798      	blx	r3

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a548:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a54a:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a54c:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a54e:	4620      	mov	r0, r4
 800a550:	462b      	mov	r3, r5
 800a552:	4611      	mov	r1, r2
 800a554:	f000 fdaa 	bl	800b0ac <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a558:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a55c:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a560:	462b      	mov	r3, r5
 800a562:	2200      	movs	r2, #0
 800a564:	2180      	movs	r1, #128	; 0x80
 800a566:	4620      	mov	r0, r4
 800a568:	f000 fda0 	bl	800b0ac <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a56c:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a56e:	6225      	str	r5, [r4, #32]

  return USBD_OK;
}
 800a570:	2000      	movs	r0, #0
 800a572:	bd70      	pop	{r4, r5, r6, pc}

0800a574 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800a574:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800a576:	2000      	movs	r0, #0
 800a578:	4770      	bx	lr
 800a57a:	bf00      	nop

0800a57c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a57c:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a57e:	2104      	movs	r1, #4

  return USBD_OK;
}
 800a580:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 800a582:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a586:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->dev_old_state = pdev->dev_state;
 800a58a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
}
 800a58e:	4770      	bx	lr

0800a590 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a590:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a594:	2b04      	cmp	r3, #4
 800a596:	d103      	bne.n	800a5a0 <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a598:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800a59c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800a5a0:	2000      	movs	r0, #0
 800a5a2:	4770      	bx	lr

0800a5a4 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5a4:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800a5a8:	2a03      	cmp	r2, #3
 800a5aa:	d001      	beq.n	800a5b0 <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 800a5ac:	2000      	movs	r0, #0
 800a5ae:	4770      	bx	lr
{
 800a5b0:	b508      	push	{r3, lr}
    if (pdev->pClass->SOF != NULL)
 800a5b2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a5b6:	69db      	ldr	r3, [r3, #28]
 800a5b8:	b103      	cbz	r3, 800a5bc <USBD_LL_SOF+0x18>
      pdev->pClass->SOF(pdev);
 800a5ba:	4798      	blx	r3
}
 800a5bc:	2000      	movs	r0, #0
 800a5be:	bd08      	pop	{r3, pc}

0800a5c0 <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 800a5c0:	2000      	movs	r0, #0
 800a5c2:	4770      	bx	lr

0800a5c4 <USBD_LL_IsoOUTIncomplete>:
 800a5c4:	2000      	movs	r0, #0
 800a5c6:	4770      	bx	lr

0800a5c8 <USBD_LL_DevConnected>:
 800a5c8:	2000      	movs	r0, #0
 800a5ca:	4770      	bx	lr

0800a5cc <USBD_LL_DevDisconnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a5cc:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 800a5ce:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a5d2:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 800a5d6:	b12a      	cbz	r2, 800a5e4 <USBD_LL_DevDisconnected+0x18>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a5d8:	6852      	ldr	r2, [r2, #4]
 800a5da:	7901      	ldrb	r1, [r0, #4]
{
 800a5dc:	b508      	push	{r3, lr}
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a5de:	4790      	blx	r2
  }

  return USBD_OK;
}
 800a5e0:	2000      	movs	r0, #0
 800a5e2:	bd08      	pop	{r3, pc}
 800a5e4:	2000      	movs	r0, #0
 800a5e6:	4770      	bx	lr

0800a5e8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5e8:	b570      	push	{r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a5ea:	780b      	ldrb	r3, [r1, #0]
{
 800a5ec:	b082      	sub	sp, #8
 800a5ee:	460d      	mov	r5, r1
 800a5f0:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a5f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a5f6:	2b20      	cmp	r3, #32
 800a5f8:	d028      	beq.n	800a64c <USBD_StdDevReq+0x64>
 800a5fa:	2b40      	cmp	r3, #64	; 0x40
 800a5fc:	d026      	beq.n	800a64c <USBD_StdDevReq+0x64>
 800a5fe:	b15b      	cbz	r3, 800a618 <USBD_StdDevReq+0x30>

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a600:	2180      	movs	r1, #128	; 0x80
 800a602:	4620      	mov	r0, r4
 800a604:	f000 fd72 	bl	800b0ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a608:	2100      	movs	r1, #0
 800a60a:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800a60c:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800a60e:	f000 fd6d 	bl	800b0ec <USBD_LL_StallEP>
}
 800a612:	4628      	mov	r0, r5
 800a614:	b002      	add	sp, #8
 800a616:	bd70      	pop	{r4, r5, r6, pc}
    switch (req->bRequest)
 800a618:	784b      	ldrb	r3, [r1, #1]
 800a61a:	2b09      	cmp	r3, #9
 800a61c:	d8f0      	bhi.n	800a600 <USBD_StdDevReq+0x18>
 800a61e:	a201      	add	r2, pc, #4	; (adr r2, 800a624 <USBD_StdDevReq+0x3c>)
 800a620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a624:	0800a6c3 	.word	0x0800a6c3
 800a628:	0800a6f1 	.word	0x0800a6f1
 800a62c:	0800a601 	.word	0x0800a601
 800a630:	0800a70d 	.word	0x0800a70d
 800a634:	0800a601 	.word	0x0800a601
 800a638:	0800a719 	.word	0x0800a719
 800a63c:	0800a75b 	.word	0x0800a75b
 800a640:	0800a601 	.word	0x0800a601
 800a644:	0800a777 	.word	0x0800a777
 800a648:	0800a661 	.word	0x0800a661
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a64c:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800a650:	4629      	mov	r1, r5
 800a652:	4620      	mov	r0, r4
 800a654:	689b      	ldr	r3, [r3, #8]
 800a656:	4798      	blx	r3
 800a658:	4605      	mov	r5, r0
}
 800a65a:	4628      	mov	r0, r5
 800a65c:	b002      	add	sp, #8
 800a65e:	bd70      	pop	{r4, r5, r6, pc}
  cfgidx = (uint8_t)(req->wValue);
 800a660:	7889      	ldrb	r1, [r1, #2]
 800a662:	4eb4      	ldr	r6, [pc, #720]	; (800a934 <USBD_StdDevReq+0x34c>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a664:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800a666:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a668:	f200 810a 	bhi.w	800a880 <USBD_StdDevReq+0x298>
  switch (pdev->dev_state)
 800a66c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a670:	2b02      	cmp	r3, #2
 800a672:	f000 8112 	beq.w	800a89a <USBD_StdDevReq+0x2b2>
 800a676:	2b03      	cmp	r3, #3
 800a678:	f040 811f 	bne.w	800a8ba <USBD_StdDevReq+0x2d2>
    if (cfgidx == 0U)
 800a67c:	2900      	cmp	r1, #0
 800a67e:	f000 8142 	beq.w	800a906 <USBD_StdDevReq+0x31e>
    else if (cfgidx != pdev->dev_config)
 800a682:	6841      	ldr	r1, [r0, #4]
 800a684:	2901      	cmp	r1, #1
 800a686:	f000 8125 	beq.w	800a8d4 <USBD_StdDevReq+0x2ec>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a68a:	b2c9      	uxtb	r1, r1
 800a68c:	f7ff fe7c 	bl	800a388 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800a690:	7831      	ldrb	r1, [r6, #0]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a692:	4620      	mov	r0, r4
      pdev->dev_config = cfgidx;
 800a694:	6061      	str	r1, [r4, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a696:	f7ff fe6f 	bl	800a378 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 800a69a:	4605      	mov	r5, r0
 800a69c:	2800      	cmp	r0, #0
 800a69e:	f000 8119 	beq.w	800a8d4 <USBD_StdDevReq+0x2ec>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a6a2:	2180      	movs	r1, #128	; 0x80
 800a6a4:	4620      	mov	r0, r4
 800a6a6:	f000 fd21 	bl	800b0ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a6aa:	2100      	movs	r1, #0
 800a6ac:	4620      	mov	r0, r4
 800a6ae:	f000 fd1d 	bl	800b0ec <USBD_LL_StallEP>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a6b2:	7921      	ldrb	r1, [r4, #4]
 800a6b4:	4620      	mov	r0, r4
 800a6b6:	f7ff fe67 	bl	800a388 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a6ba:	2302      	movs	r3, #2
 800a6bc:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a6c0:	e7a7      	b.n	800a612 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800a6c2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a6c6:	2203      	movs	r2, #3
 800a6c8:	3b01      	subs	r3, #1
 800a6ca:	2b02      	cmp	r3, #2
 800a6cc:	d898      	bhi.n	800a600 <USBD_StdDevReq+0x18>
    if (req->wLength != 0x2U)
 800a6ce:	88cb      	ldrh	r3, [r1, #6]
 800a6d0:	2b02      	cmp	r3, #2
 800a6d2:	d195      	bne.n	800a600 <USBD_StdDevReq+0x18>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a6d4:	2101      	movs	r1, #1
    if (pdev->dev_remote_wakeup != 0U)
 800a6d6:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a6da:	60c1      	str	r1, [r0, #12]
    if (pdev->dev_remote_wakeup != 0U)
 800a6dc:	b103      	cbz	r3, 800a6e0 <USBD_StdDevReq+0xf8>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a6de:	60c2      	str	r2, [r0, #12]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a6e0:	2202      	movs	r2, #2
 800a6e2:	f104 010c 	add.w	r1, r4, #12
 800a6e6:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800a6e8:	2500      	movs	r5, #0
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a6ea:	f000 fa41 	bl	800ab70 <USBD_CtlSendData>
 800a6ee:	e790      	b.n	800a612 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800a6f0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a6f4:	3b01      	subs	r3, #1
 800a6f6:	2b02      	cmp	r3, #2
 800a6f8:	d882      	bhi.n	800a600 <USBD_StdDevReq+0x18>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a6fa:	884b      	ldrh	r3, [r1, #2]
        pdev->dev_remote_wakeup = 0U;
 800a6fc:	2500      	movs	r5, #0
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a6fe:	2b01      	cmp	r3, #1
 800a700:	d187      	bne.n	800a612 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 800a702:	f8c0 52a4 	str.w	r5, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a706:	f000 fa61 	bl	800abcc <USBD_CtlSendStatus>
 800a70a:	e782      	b.n	800a612 <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a70c:	884b      	ldrh	r3, [r1, #2]
 800a70e:	2b01      	cmp	r3, #1
 800a710:	f000 80e5 	beq.w	800a8de <USBD_StdDevReq+0x2f6>
  USBD_StatusTypeDef ret = USBD_OK;
 800a714:	2500      	movs	r5, #0
 800a716:	e77c      	b.n	800a612 <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a718:	888b      	ldrh	r3, [r1, #4]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	f47f af70 	bne.w	800a600 <USBD_StdDevReq+0x18>
 800a720:	88ce      	ldrh	r6, [r1, #6]
 800a722:	2e00      	cmp	r6, #0
 800a724:	f47f af6c 	bne.w	800a600 <USBD_StdDevReq+0x18>
 800a728:	884d      	ldrh	r5, [r1, #2]
 800a72a:	2d7f      	cmp	r5, #127	; 0x7f
 800a72c:	f63f af68 	bhi.w	800a600 <USBD_StdDevReq+0x18>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a730:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a734:	2b03      	cmp	r3, #3
 800a736:	f43f af63 	beq.w	800a600 <USBD_StdDevReq+0x18>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a73a:	b2e9      	uxtb	r1, r5
      pdev->dev_address = dev_addr;
 800a73c:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a740:	f000 fd04 	bl	800b14c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a744:	4620      	mov	r0, r4
 800a746:	f000 fa41 	bl	800abcc <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800a74a:	2d00      	cmp	r5, #0
 800a74c:	f000 80ed 	beq.w	800a92a <USBD_StdDevReq+0x342>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a750:	2302      	movs	r3, #2
  USBD_StatusTypeDef ret = USBD_OK;
 800a752:	4635      	mov	r5, r6
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a754:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a758:	e75b      	b.n	800a612 <USBD_StdDevReq+0x2a>
      USBD_GetDescriptor(pdev, req);
 800a75a:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 800a75c:	2100      	movs	r1, #0
  switch (req->wValue >> 8)
 800a75e:	0a13      	lsrs	r3, r2, #8
  uint16_t len = 0U;
 800a760:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 800a764:	3b01      	subs	r3, #1
 800a766:	2b06      	cmp	r3, #6
 800a768:	d85f      	bhi.n	800a82a <USBD_StdDevReq+0x242>
 800a76a:	e8df f003 	tbb	[pc, r3]
 800a76e:	4e46      	.short	0x4e46
 800a770:	3d5e5e35 	.word	0x3d5e5e35
 800a774:	18          	.byte	0x18
 800a775:	00          	.byte	0x00
  if (req->wLength != 1U)
 800a776:	88ca      	ldrh	r2, [r1, #6]
 800a778:	2a01      	cmp	r2, #1
 800a77a:	f47f af41 	bne.w	800a600 <USBD_StdDevReq+0x18>
    switch (pdev->dev_state)
 800a77e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a782:	2b00      	cmp	r3, #0
 800a784:	f43f af3c 	beq.w	800a600 <USBD_StdDevReq+0x18>
 800a788:	2b02      	cmp	r3, #2
 800a78a:	f240 80ae 	bls.w	800a8ea <USBD_StdDevReq+0x302>
 800a78e:	2b03      	cmp	r3, #3
 800a790:	f47f af36 	bne.w	800a600 <USBD_StdDevReq+0x18>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a794:	1d01      	adds	r1, r0, #4
  USBD_StatusTypeDef ret = USBD_OK;
 800a796:	2500      	movs	r5, #0
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a798:	f000 f9ea 	bl	800ab70 <USBD_CtlSendData>
 800a79c:	e739      	b.n	800a612 <USBD_StdDevReq+0x2a>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a79e:	7c03      	ldrb	r3, [r0, #16]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d142      	bne.n	800a82a <USBD_StdDevReq+0x242>
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a7a4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a7a8:	f10d 0006 	add.w	r0, sp, #6
 800a7ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ae:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a7b0:	2307      	movs	r3, #7
 800a7b2:	7043      	strb	r3, [r0, #1]
    if (req->wLength != 0U)
 800a7b4:	88eb      	ldrh	r3, [r5, #6]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d06b      	beq.n	800a892 <USBD_StdDevReq+0x2aa>
      if (len != 0U)
 800a7ba:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800a7be:	2a00      	cmp	r2, #0
 800a7c0:	d033      	beq.n	800a82a <USBD_StdDevReq+0x242>
        len = MIN(len, req->wLength);
 800a7c2:	4293      	cmp	r3, r2
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800a7c4:	4601      	mov	r1, r0
 800a7c6:	4620      	mov	r0, r4
        len = MIN(len, req->wLength);
 800a7c8:	bf28      	it	cs
 800a7ca:	4613      	movcs	r3, r2
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800a7cc:	461a      	mov	r2, r3
        len = MIN(len, req->wLength);
 800a7ce:	f8ad 3006 	strh.w	r3, [sp, #6]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800a7d2:	f000 f9cd 	bl	800ab70 <USBD_CtlSendData>
 800a7d6:	e79d      	b.n	800a714 <USBD_StdDevReq+0x12c>
    switch ((uint8_t)(req->wValue))
 800a7d8:	b2d2      	uxtb	r2, r2
 800a7da:	2a05      	cmp	r2, #5
 800a7dc:	d825      	bhi.n	800a82a <USBD_StdDevReq+0x242>
 800a7de:	e8df f002 	tbb	[pc, r2]
 800a7e2:	4920      	.short	0x4920
 800a7e4:	2d373d43 	.word	0x2d373d43
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a7e8:	7c03      	ldrb	r3, [r0, #16]
 800a7ea:	b9f3      	cbnz	r3, 800a82a <USBD_StdDevReq+0x242>
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a7ec:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a7f0:	f10d 0006 	add.w	r0, sp, #6
 800a7f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a7f6:	4798      	blx	r3
 800a7f8:	e7dc      	b.n	800a7b4 <USBD_StdDevReq+0x1cc>
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a7fa:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a7fe:	f10d 0106 	add.w	r1, sp, #6
 800a802:	7c00      	ldrb	r0, [r0, #16]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4798      	blx	r3
 800a808:	e7d4      	b.n	800a7b4 <USBD_StdDevReq+0x1cc>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a80a:	7c02      	ldrb	r2, [r0, #16]
 800a80c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a810:	2a00      	cmp	r2, #0
 800a812:	d171      	bne.n	800a8f8 <USBD_StdDevReq+0x310>
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a816:	f10d 0006 	add.w	r0, sp, #6
 800a81a:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a81c:	2302      	movs	r3, #2
 800a81e:	7043      	strb	r3, [r0, #1]
 800a820:	e7c8      	b.n	800a7b4 <USBD_StdDevReq+0x1cc>
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a822:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a826:	685b      	ldr	r3, [r3, #4]
 800a828:	b96b      	cbnz	r3, 800a846 <USBD_StdDevReq+0x25e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a82a:	2180      	movs	r1, #128	; 0x80
 800a82c:	4620      	mov	r0, r4
 800a82e:	f000 fc5d 	bl	800b0ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a832:	4620      	mov	r0, r4
 800a834:	2100      	movs	r1, #0
 800a836:	f000 fc59 	bl	800b0ec <USBD_LL_StallEP>
 800a83a:	e76b      	b.n	800a714 <USBD_StdDevReq+0x12c>
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a83c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a840:	699b      	ldr	r3, [r3, #24]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d0f1      	beq.n	800a82a <USBD_StdDevReq+0x242>
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a846:	f10d 0106 	add.w	r1, sp, #6
 800a84a:	7c20      	ldrb	r0, [r4, #16]
 800a84c:	4798      	blx	r3
 800a84e:	e7b1      	b.n	800a7b4 <USBD_StdDevReq+0x1cc>
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a850:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a854:	695b      	ldr	r3, [r3, #20]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d1f5      	bne.n	800a846 <USBD_StdDevReq+0x25e>
 800a85a:	e7e6      	b.n	800a82a <USBD_StdDevReq+0x242>
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a85c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a860:	691b      	ldr	r3, [r3, #16]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d1ef      	bne.n	800a846 <USBD_StdDevReq+0x25e>
 800a866:	e7e0      	b.n	800a82a <USBD_StdDevReq+0x242>
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a868:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a86c:	68db      	ldr	r3, [r3, #12]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d1e9      	bne.n	800a846 <USBD_StdDevReq+0x25e>
 800a872:	e7da      	b.n	800a82a <USBD_StdDevReq+0x242>
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a874:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a878:	689b      	ldr	r3, [r3, #8]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d1e3      	bne.n	800a846 <USBD_StdDevReq+0x25e>
 800a87e:	e7d4      	b.n	800a82a <USBD_StdDevReq+0x242>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a880:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 800a882:	2503      	movs	r5, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a884:	f000 fc32 	bl	800b0ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a888:	4620      	mov	r0, r4
 800a88a:	2100      	movs	r1, #0
 800a88c:	f000 fc2e 	bl	800b0ec <USBD_LL_StallEP>
 800a890:	e6bf      	b.n	800a612 <USBD_StdDevReq+0x2a>
      (void)USBD_CtlSendStatus(pdev);
 800a892:	4620      	mov	r0, r4
 800a894:	f000 f99a 	bl	800abcc <USBD_CtlSendStatus>
 800a898:	e73c      	b.n	800a714 <USBD_StdDevReq+0x12c>
    if (cfgidx != 0U)
 800a89a:	b1d9      	cbz	r1, 800a8d4 <USBD_StdDevReq+0x2ec>
      pdev->dev_config = cfgidx;
 800a89c:	2101      	movs	r1, #1
 800a89e:	6041      	str	r1, [r0, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a8a0:	f7ff fd6a 	bl	800a378 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 800a8a4:	4605      	mov	r5, r0
 800a8a6:	b3c8      	cbz	r0, 800a91c <USBD_StdDevReq+0x334>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a8a8:	2180      	movs	r1, #128	; 0x80
 800a8aa:	4620      	mov	r0, r4
 800a8ac:	f000 fc1e 	bl	800b0ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a8b0:	4620      	mov	r0, r4
 800a8b2:	2100      	movs	r1, #0
 800a8b4:	f000 fc1a 	bl	800b0ec <USBD_LL_StallEP>
 800a8b8:	e6ab      	b.n	800a612 <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a8ba:	2180      	movs	r1, #128	; 0x80
    ret = USBD_FAIL;
 800a8bc:	2503      	movs	r5, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a8be:	f000 fc15 	bl	800b0ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a8c2:	2100      	movs	r1, #0
 800a8c4:	4620      	mov	r0, r4
 800a8c6:	f000 fc11 	bl	800b0ec <USBD_LL_StallEP>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a8ca:	7831      	ldrb	r1, [r6, #0]
 800a8cc:	4620      	mov	r0, r4
 800a8ce:	f7ff fd5b 	bl	800a388 <USBD_ClrClassConfig>
 800a8d2:	e69e      	b.n	800a612 <USBD_StdDevReq+0x2a>
      (void)USBD_CtlSendStatus(pdev);
 800a8d4:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800a8d6:	2500      	movs	r5, #0
      (void)USBD_CtlSendStatus(pdev);
 800a8d8:	f000 f978 	bl	800abcc <USBD_CtlSendStatus>
 800a8dc:	e699      	b.n	800a612 <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 800a8de:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
  USBD_StatusTypeDef ret = USBD_OK;
 800a8e2:	2500      	movs	r5, #0
    (void)USBD_CtlSendStatus(pdev);
 800a8e4:	f000 f972 	bl	800abcc <USBD_CtlSendStatus>
 800a8e8:	e693      	b.n	800a612 <USBD_StdDevReq+0x2a>
      pdev->dev_default_config = 0U;
 800a8ea:	2500      	movs	r5, #0
 800a8ec:	4601      	mov	r1, r0
 800a8ee:	f841 5f08 	str.w	r5, [r1, #8]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a8f2:	f000 f93d 	bl	800ab70 <USBD_CtlSendData>
 800a8f6:	e68c      	b.n	800a612 <USBD_StdDevReq+0x2a>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a8f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8fa:	f10d 0006 	add.w	r0, sp, #6
 800a8fe:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a900:	2302      	movs	r3, #2
 800a902:	7043      	strb	r3, [r0, #1]
 800a904:	e756      	b.n	800a7b4 <USBD_StdDevReq+0x1cc>
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800a906:	2302      	movs	r3, #2
      pdev->dev_config = cfgidx;
 800a908:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a90a:	460d      	mov	r5, r1
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800a90c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a910:	f7ff fd3a 	bl	800a388 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800a914:	4620      	mov	r0, r4
 800a916:	f000 f959 	bl	800abcc <USBD_CtlSendStatus>
 800a91a:	e67a      	b.n	800a612 <USBD_StdDevReq+0x2a>
        (void)USBD_CtlSendStatus(pdev);
 800a91c:	4620      	mov	r0, r4
 800a91e:	f000 f955 	bl	800abcc <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800a922:	2303      	movs	r3, #3
 800a924:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a928:	e673      	b.n	800a612 <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a92a:	2301      	movs	r3, #1
 800a92c:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a930:	e66f      	b.n	800a612 <USBD_StdDevReq+0x2a>
 800a932:	bf00      	nop
 800a934:	24000674 	.word	0x24000674

0800a938 <USBD_StdItfReq>:
{
 800a938:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a93a:	780b      	ldrb	r3, [r1, #0]
{
 800a93c:	460d      	mov	r5, r1
 800a93e:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a940:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a944:	2b20      	cmp	r3, #32
 800a946:	d00d      	beq.n	800a964 <USBD_StdItfReq+0x2c>
 800a948:	2b40      	cmp	r3, #64	; 0x40
 800a94a:	d00b      	beq.n	800a964 <USBD_StdItfReq+0x2c>
 800a94c:	b153      	cbz	r3, 800a964 <USBD_StdItfReq+0x2c>
  USBD_StatusTypeDef ret = USBD_OK;
 800a94e:	2600      	movs	r6, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a950:	2180      	movs	r1, #128	; 0x80
 800a952:	4620      	mov	r0, r4
 800a954:	f000 fbca 	bl	800b0ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a958:	4620      	mov	r0, r4
 800a95a:	4631      	mov	r1, r6
 800a95c:	f000 fbc6 	bl	800b0ec <USBD_LL_StallEP>
}
 800a960:	4630      	mov	r0, r6
 800a962:	bd70      	pop	{r4, r5, r6, pc}
    switch (pdev->dev_state)
 800a964:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800a968:	3b01      	subs	r3, #1
 800a96a:	2b02      	cmp	r3, #2
 800a96c:	d8ef      	bhi.n	800a94e <USBD_StdItfReq+0x16>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a96e:	792b      	ldrb	r3, [r5, #4]
 800a970:	2b01      	cmp	r3, #1
 800a972:	d80f      	bhi.n	800a994 <USBD_StdItfReq+0x5c>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a974:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800a978:	4629      	mov	r1, r5
 800a97a:	4620      	mov	r0, r4
 800a97c:	689b      	ldr	r3, [r3, #8]
 800a97e:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 800a980:	88eb      	ldrh	r3, [r5, #6]
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a982:	4606      	mov	r6, r0
        if ((req->wLength == 0U) && (ret == USBD_OK))
 800a984:	2b00      	cmp	r3, #0
 800a986:	d1eb      	bne.n	800a960 <USBD_StdItfReq+0x28>
 800a988:	2800      	cmp	r0, #0
 800a98a:	d1e9      	bne.n	800a960 <USBD_StdItfReq+0x28>
          (void)USBD_CtlSendStatus(pdev);
 800a98c:	4620      	mov	r0, r4
 800a98e:	f000 f91d 	bl	800abcc <USBD_CtlSendStatus>
 800a992:	e7e5      	b.n	800a960 <USBD_StdItfReq+0x28>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a994:	2180      	movs	r1, #128	; 0x80
 800a996:	4620      	mov	r0, r4
 800a998:	f000 fba8 	bl	800b0ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a99c:	2100      	movs	r1, #0
 800a99e:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800a9a0:	460e      	mov	r6, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800a9a2:	f000 fba3 	bl	800b0ec <USBD_LL_StallEP>
 800a9a6:	e7db      	b.n	800a960 <USBD_StdItfReq+0x28>

0800a9a8 <USBD_StdEPReq>:
{
 800a9a8:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9aa:	780b      	ldrb	r3, [r1, #0]
{
 800a9ac:	4605      	mov	r5, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9ae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a9b2:	2b20      	cmp	r3, #32
 800a9b4:	d027      	beq.n	800aa06 <USBD_StdEPReq+0x5e>
 800a9b6:	2b40      	cmp	r3, #64	; 0x40
 800a9b8:	d025      	beq.n	800aa06 <USBD_StdEPReq+0x5e>
 800a9ba:	460c      	mov	r4, r1
 800a9bc:	b14b      	cbz	r3, 800a9d2 <USBD_StdEPReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a9be:	2180      	movs	r1, #128	; 0x80
 800a9c0:	4628      	mov	r0, r5
 800a9c2:	f000 fb93 	bl	800b0ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a9c6:	4628      	mov	r0, r5
 800a9c8:	2100      	movs	r1, #0
 800a9ca:	f000 fb8f 	bl	800b0ec <USBD_LL_StallEP>
}
 800a9ce:	2000      	movs	r0, #0
 800a9d0:	bd70      	pop	{r4, r5, r6, pc}
    switch (req->bRequest)
 800a9d2:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 800a9d4:	888a      	ldrh	r2, [r1, #4]
    switch (req->bRequest)
 800a9d6:	2b01      	cmp	r3, #1
  ep_addr = LOBYTE(req->wIndex);
 800a9d8:	b2d1      	uxtb	r1, r2
    switch (req->bRequest)
 800a9da:	d03d      	beq.n	800aa58 <USBD_StdEPReq+0xb0>
 800a9dc:	d31a      	bcc.n	800aa14 <USBD_StdEPReq+0x6c>
 800a9de:	2b03      	cmp	r3, #3
 800a9e0:	d1ed      	bne.n	800a9be <USBD_StdEPReq+0x16>
      switch (pdev->dev_state)
 800a9e2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a9e6:	2b02      	cmp	r3, #2
 800a9e8:	d04d      	beq.n	800aa86 <USBD_StdEPReq+0xde>
 800a9ea:	2b03      	cmp	r3, #3
 800a9ec:	d1e7      	bne.n	800a9be <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 800a9ee:	8863      	ldrh	r3, [r4, #2]
 800a9f0:	b92b      	cbnz	r3, 800a9fe <USBD_StdEPReq+0x56>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a9f2:	064a      	lsls	r2, r1, #25
 800a9f4:	d003      	beq.n	800a9fe <USBD_StdEPReq+0x56>
 800a9f6:	88e3      	ldrh	r3, [r4, #6]
 800a9f8:	b90b      	cbnz	r3, 800a9fe <USBD_StdEPReq+0x56>
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800a9fa:	f000 fb77 	bl	800b0ec <USBD_LL_StallEP>
        (void)USBD_CtlSendStatus(pdev);
 800a9fe:	4628      	mov	r0, r5
 800aa00:	f000 f8e4 	bl	800abcc <USBD_CtlSendStatus>
        break;
 800aa04:	e7e3      	b.n	800a9ce <USBD_StdEPReq+0x26>
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aa06:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800aa0a:	4628      	mov	r0, r5
 800aa0c:	689b      	ldr	r3, [r3, #8]
}
 800aa0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aa12:	4718      	bx	r3
      switch (pdev->dev_state)
 800aa14:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800aa18:	2b02      	cmp	r3, #2
 800aa1a:	d03d      	beq.n	800aa98 <USBD_StdEPReq+0xf0>
 800aa1c:	2b03      	cmp	r3, #3
 800aa1e:	d1ce      	bne.n	800a9be <USBD_StdEPReq+0x16>
 800aa20:	f001 030f 	and.w	r3, r1, #15
        if ((ep_addr & 0x80U) == 0x80U)
 800aa24:	0612      	lsls	r2, r2, #24
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800aa26:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800aa2a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        if ((ep_addr & 0x80U) == 0x80U)
 800aa2e:	d445      	bmi.n	800aabc <USBD_StdEPReq+0x114>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800aa30:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d0c2      	beq.n	800a9be <USBD_StdEPReq+0x16>
 800aa38:	f001 037f 	and.w	r3, r1, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa3c:	2414      	movs	r4, #20
 800aa3e:	fb04 0403 	mla	r4, r4, r3, r0
 800aa42:	f504 74aa 	add.w	r4, r4, #340	; 0x154
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d144      	bne.n	800aad4 <USBD_StdEPReq+0x12c>
            pep->status = 0x0001U;
 800aa4a:	6023      	str	r3, [r4, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aa4c:	4621      	mov	r1, r4
 800aa4e:	4628      	mov	r0, r5
 800aa50:	2202      	movs	r2, #2
 800aa52:	f000 f88d 	bl	800ab70 <USBD_CtlSendData>
          break;
 800aa56:	e7ba      	b.n	800a9ce <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 800aa58:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800aa5c:	2b02      	cmp	r3, #2
 800aa5e:	d012      	beq.n	800aa86 <USBD_StdEPReq+0xde>
 800aa60:	2b03      	cmp	r3, #3
 800aa62:	d1ac      	bne.n	800a9be <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 800aa64:	8863      	ldrh	r3, [r4, #2]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d1b1      	bne.n	800a9ce <USBD_StdEPReq+0x26>
          if ((ep_addr & 0x7FU) != 0x00U)
 800aa6a:	064e      	lsls	r6, r1, #25
 800aa6c:	d001      	beq.n	800aa72 <USBD_StdEPReq+0xca>
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800aa6e:	f000 fb4b 	bl	800b108 <USBD_LL_ClearStallEP>
          (void)USBD_CtlSendStatus(pdev);
 800aa72:	4628      	mov	r0, r5
 800aa74:	f000 f8aa 	bl	800abcc <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aa78:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800aa7c:	4621      	mov	r1, r4
 800aa7e:	4628      	mov	r0, r5
 800aa80:	689b      	ldr	r3, [r3, #8]
 800aa82:	4798      	blx	r3
 800aa84:	e7a3      	b.n	800a9ce <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aa86:	064b      	lsls	r3, r1, #25
 800aa88:	d099      	beq.n	800a9be <USBD_StdEPReq+0x16>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800aa8a:	f000 fb2f 	bl	800b0ec <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800aa8e:	4628      	mov	r0, r5
 800aa90:	2180      	movs	r1, #128	; 0x80
 800aa92:	f000 fb2b 	bl	800b0ec <USBD_LL_StallEP>
 800aa96:	e79a      	b.n	800a9ce <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aa98:	0648      	lsls	r0, r1, #25
 800aa9a:	d190      	bne.n	800a9be <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa9c:	0611      	lsls	r1, r2, #24
        pep->status = 0x0000U;
 800aa9e:	f04f 0400 	mov.w	r4, #0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aaa2:	4628      	mov	r0, r5
 800aaa4:	f04f 0202 	mov.w	r2, #2
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aaa8:	bf4c      	ite	mi
 800aaaa:	f105 0314 	addmi.w	r3, r5, #20
 800aaae:	f505 73aa 	addpl.w	r3, r5, #340	; 0x154
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aab2:	4619      	mov	r1, r3
        pep->status = 0x0000U;
 800aab4:	601c      	str	r4, [r3, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aab6:	f000 f85b 	bl	800ab70 <USBD_CtlSendData>
        break;
 800aaba:	e788      	b.n	800a9ce <USBD_StdEPReq+0x26>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800aabc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	f43f af7d 	beq.w	800a9be <USBD_StdEPReq+0x16>
 800aac4:	f001 037f 	and.w	r3, r1, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aac8:	1c5c      	adds	r4, r3, #1
 800aaca:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800aace:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 800aad2:	e7b8      	b.n	800aa46 <USBD_StdEPReq+0x9e>
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800aad4:	4628      	mov	r0, r5
 800aad6:	f000 fb25 	bl	800b124 <USBD_LL_IsStallEP>
 800aada:	b108      	cbz	r0, 800aae0 <USBD_StdEPReq+0x138>
            pep->status = 0x0001U;
 800aadc:	2301      	movs	r3, #1
 800aade:	e7b4      	b.n	800aa4a <USBD_StdEPReq+0xa2>
            pep->status = 0x0000U;
 800aae0:	6020      	str	r0, [r4, #0]
 800aae2:	e7b3      	b.n	800aa4c <USBD_StdEPReq+0xa4>

0800aae4 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800aae4:	780b      	ldrb	r3, [r1, #0]
 800aae6:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800aae8:	784b      	ldrb	r3, [r1, #1]
 800aaea:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800aaec:	78ca      	ldrb	r2, [r1, #3]
 800aaee:	788b      	ldrb	r3, [r1, #2]
 800aaf0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800aaf4:	8043      	strh	r3, [r0, #2]
 800aaf6:	794a      	ldrb	r2, [r1, #5]
 800aaf8:	790b      	ldrb	r3, [r1, #4]
 800aafa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800aafe:	8083      	strh	r3, [r0, #4]
 800ab00:	79ca      	ldrb	r2, [r1, #7]
 800ab02:	798b      	ldrb	r3, [r1, #6]
 800ab04:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800ab08:	80c3      	strh	r3, [r0, #6]
}
 800ab0a:	4770      	bx	lr

0800ab0c <USBD_CtlError>:
{
 800ab0c:	b510      	push	{r4, lr}
 800ab0e:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab10:	2180      	movs	r1, #128	; 0x80
 800ab12:	f000 faeb 	bl	800b0ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ab16:	2100      	movs	r1, #0
 800ab18:	4620      	mov	r0, r4
}
 800ab1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800ab1e:	f000 bae5 	b.w	800b0ec <USBD_LL_StallEP>
 800ab22:	bf00      	nop

0800ab24 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800ab24:	b300      	cbz	r0, 800ab68 <USBD_GetString+0x44>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800ab26:	7803      	ldrb	r3, [r0, #0]
{
 800ab28:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 800ab2a:	b1f3      	cbz	r3, 800ab6a <USBD_GetString+0x46>
 800ab2c:	4604      	mov	r4, r0
  uint8_t  len = 0U;
 800ab2e:	2300      	movs	r3, #0
  {
    len++;
 800ab30:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 800ab32:	f814 5f01 	ldrb.w	r5, [r4, #1]!
    len++;
 800ab36:	b2db      	uxtb	r3, r3
  while (*pbuff != (uint8_t)'\0')
 800ab38:	2d00      	cmp	r5, #0
 800ab3a:	d1f9      	bne.n	800ab30 <USBD_GetString+0xc>
 800ab3c:	005b      	lsls	r3, r3, #1
 800ab3e:	3302      	adds	r3, #2
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ab40:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ab42:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 800ab44:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ab46:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 800ab48:	7804      	ldrb	r4, [r0, #0]
 800ab4a:	b15c      	cbz	r4, 800ab64 <USBD_GetString+0x40>
  idx++;
 800ab4c:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 800ab4e:	2500      	movs	r5, #0
    idx++;
 800ab50:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 800ab52:	54cc      	strb	r4, [r1, r3]
    idx++;
 800ab54:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800ab56:	b2d2      	uxtb	r2, r2
    idx++;
 800ab58:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800ab5a:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 800ab5c:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800ab60:	2c00      	cmp	r4, #0
 800ab62:	d1f5      	bne.n	800ab50 <USBD_GetString+0x2c>
}
 800ab64:	bc30      	pop	{r4, r5}
 800ab66:	4770      	bx	lr
 800ab68:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 800ab6a:	2302      	movs	r3, #2
 800ab6c:	e7e8      	b.n	800ab40 <USBD_GetString+0x1c>
 800ab6e:	bf00      	nop

0800ab70 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ab70:	b570      	push	{r4, r5, r6, lr}
 800ab72:	4615      	mov	r5, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ab74:	2602      	movs	r6, #2
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ab76:	460a      	mov	r2, r1
 800ab78:	2100      	movs	r1, #0
  pdev->ep_in[0].total_length = len;
 800ab7a:	6185      	str	r5, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ab7c:	462b      	mov	r3, r5
  pdev->ep_in[0].rem_length = len;
 800ab7e:	61c5      	str	r5, [r0, #28]
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ab80:	f8c0 6294 	str.w	r6, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ab84:	f000 faf0 	bl	800b168 <USBD_LL_Transmit>

  return USBD_OK;
}
 800ab88:	2000      	movs	r0, #0
 800ab8a:	bd70      	pop	{r4, r5, r6, pc}

0800ab8c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ab8c:	b508      	push	{r3, lr}
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ab8e:	4613      	mov	r3, r2
 800ab90:	460a      	mov	r2, r1
 800ab92:	2100      	movs	r1, #0
 800ab94:	f000 fae8 	bl	800b168 <USBD_LL_Transmit>

  return USBD_OK;
}
 800ab98:	2000      	movs	r0, #0
 800ab9a:	bd08      	pop	{r3, pc}

0800ab9c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ab9c:	b570      	push	{r4, r5, r6, lr}
 800ab9e:	4615      	mov	r5, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800aba0:	2603      	movs	r6, #3
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aba2:	460a      	mov	r2, r1
 800aba4:	2100      	movs	r1, #0
  pdev->ep_out[0].total_length = len;
 800aba6:	f8c0 5158 	str.w	r5, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800abaa:	462b      	mov	r3, r5
  pdev->ep_out[0].rem_length = len;
 800abac:	f8c0 515c 	str.w	r5, [r0, #348]	; 0x15c
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800abb0:	f8c0 6294 	str.w	r6, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800abb4:	f000 fae6 	bl	800b184 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800abb8:	2000      	movs	r0, #0
 800abba:	bd70      	pop	{r4, r5, r6, pc}

0800abbc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800abbc:	b508      	push	{r3, lr}
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800abbe:	4613      	mov	r3, r2
 800abc0:	460a      	mov	r2, r1
 800abc2:	2100      	movs	r1, #0
 800abc4:	f000 fade 	bl	800b184 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800abc8:	2000      	movs	r0, #0
 800abca:	bd08      	pop	{r3, pc}

0800abcc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800abcc:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800abce:	2204      	movs	r2, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800abd0:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800abd2:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800abd6:	4619      	mov	r1, r3
 800abd8:	461a      	mov	r2, r3
 800abda:	f000 fac5 	bl	800b168 <USBD_LL_Transmit>

  return USBD_OK;
}
 800abde:	2000      	movs	r0, #0
 800abe0:	bd08      	pop	{r3, pc}
 800abe2:	bf00      	nop

0800abe4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800abe4:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800abe6:	2205      	movs	r2, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800abe8:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800abea:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800abee:	4619      	mov	r1, r3
 800abf0:	461a      	mov	r2, r3
 800abf2:	f000 fac7 	bl	800b184 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800abf6:	2000      	movs	r0, #0
 800abf8:	bd08      	pop	{r3, pc}
 800abfa:	bf00      	nop

0800abfc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800abfc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800abfe:	2200      	movs	r2, #0
 800ac00:	4910      	ldr	r1, [pc, #64]	; (800ac44 <MX_USB_DEVICE_Init+0x48>)
 800ac02:	4811      	ldr	r0, [pc, #68]	; (800ac48 <MX_USB_DEVICE_Init+0x4c>)
 800ac04:	f7ff fb88 	bl	800a318 <USBD_Init>
 800ac08:	b9c8      	cbnz	r0, 800ac3e <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ac0a:	4910      	ldr	r1, [pc, #64]	; (800ac4c <MX_USB_DEVICE_Init+0x50>)
 800ac0c:	480e      	ldr	r0, [pc, #56]	; (800ac48 <MX_USB_DEVICE_Init+0x4c>)
 800ac0e:	f7ff fb9d 	bl	800a34c <USBD_RegisterClass>
 800ac12:	b988      	cbnz	r0, 800ac38 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ac14:	490e      	ldr	r1, [pc, #56]	; (800ac50 <MX_USB_DEVICE_Init+0x54>)
 800ac16:	480c      	ldr	r0, [pc, #48]	; (800ac48 <MX_USB_DEVICE_Init+0x4c>)
 800ac18:	f7ff fb36 	bl	800a288 <USBD_CDC_RegisterInterface>
 800ac1c:	b948      	cbnz	r0, 800ac32 <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ac1e:	480a      	ldr	r0, [pc, #40]	; (800ac48 <MX_USB_DEVICE_Init+0x4c>)
 800ac20:	f7ff fba8 	bl	800a374 <USBD_Start>
 800ac24:	b108      	cbz	r0, 800ac2a <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 800ac26:	f7f7 fbfb 	bl	8002420 <Error_Handler>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ac2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800ac2e:	f7fb bd07 	b.w	8006640 <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 800ac32:	f7f7 fbf5 	bl	8002420 <Error_Handler>
 800ac36:	e7f2      	b.n	800ac1e <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800ac38:	f7f7 fbf2 	bl	8002420 <Error_Handler>
 800ac3c:	e7ea      	b.n	800ac14 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800ac3e:	f7f7 fbef 	bl	8002420 <Error_Handler>
 800ac42:	e7e2      	b.n	800ac0a <MX_USB_DEVICE_Init+0xe>
 800ac44:	24000330 	.word	0x24000330
 800ac48:	2400d7e4 	.word	0x2400d7e4
 800ac4c:	24000204 	.word	0x24000204
 800ac50:	24000314 	.word	0x24000314

0800ac54 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800ac54:	2000      	movs	r0, #0
 800ac56:	4770      	bx	lr

0800ac58 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800ac58:	2000      	movs	r0, #0
 800ac5a:	4770      	bx	lr

0800ac5c <CDC_Receive_FS>:
{
 800ac5c:	b570      	push	{r4, r5, r6, lr}
 800ac5e:	4604      	mov	r4, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ac60:	4d09      	ldr	r5, [pc, #36]	; (800ac88 <CDC_Receive_FS+0x2c>)
{
 800ac62:	460e      	mov	r6, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ac64:	4628      	mov	r0, r5
 800ac66:	4621      	mov	r1, r4
 800ac68:	f7ff fb1e 	bl	800a2a8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800ac6c:	4628      	mov	r0, r5
 800ac6e:	f7ff fb3b 	bl	800a2e8 <USBD_CDC_ReceivePacket>
 800ac72:	6833      	ldr	r3, [r6, #0]
 800ac74:	4d05      	ldr	r5, [pc, #20]	; (800ac8c <CDC_Receive_FS+0x30>)
  memcpy(UartRXString, Buf, USBRXLength);
 800ac76:	4621      	mov	r1, r4
 800ac78:	461a      	mov	r2, r3
 800ac7a:	4805      	ldr	r0, [pc, #20]	; (800ac90 <CDC_Receive_FS+0x34>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800ac7c:	602b      	str	r3, [r5, #0]
  memcpy(UartRXString, Buf, USBRXLength);
 800ac7e:	f001 fbd9 	bl	800c434 <memcpy>
}
 800ac82:	2000      	movs	r0, #0
 800ac84:	bd70      	pop	{r4, r5, r6, pc}
 800ac86:	bf00      	nop
 800ac88:	2400d7e4 	.word	0x2400d7e4
 800ac8c:	240076a0 	.word	0x240076a0
 800ac90:	2400448c 	.word	0x2400448c

0800ac94 <CDC_Init_FS>:
{
 800ac94:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ac96:	4c06      	ldr	r4, [pc, #24]	; (800acb0 <CDC_Init_FS+0x1c>)
 800ac98:	2200      	movs	r2, #0
 800ac9a:	4906      	ldr	r1, [pc, #24]	; (800acb4 <CDC_Init_FS+0x20>)
 800ac9c:	4620      	mov	r0, r4
 800ac9e:	f7ff fafb 	bl	800a298 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aca2:	4620      	mov	r0, r4
 800aca4:	4904      	ldr	r1, [pc, #16]	; (800acb8 <CDC_Init_FS+0x24>)
 800aca6:	f7ff faff 	bl	800a2a8 <USBD_CDC_SetRxBuffer>
}
 800acaa:	2000      	movs	r0, #0
 800acac:	bd10      	pop	{r4, pc}
 800acae:	bf00      	nop
 800acb0:	2400d7e4 	.word	0x2400d7e4
 800acb4:	2400e2b4 	.word	0x2400e2b4
 800acb8:	2400dab4 	.word	0x2400dab4

0800acbc <CDC_Control_FS>:
  switch(cmd)
 800acbc:	2820      	cmp	r0, #32
 800acbe:	d00a      	beq.n	800acd6 <CDC_Control_FS+0x1a>
 800acc0:	2821      	cmp	r0, #33	; 0x21
 800acc2:	d106      	bne.n	800acd2 <CDC_Control_FS+0x16>
    	 memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800acc4:	4b0a      	ldr	r3, [pc, #40]	; (800acf0 <CDC_Control_FS+0x34>)
 800acc6:	6818      	ldr	r0, [r3, #0]
 800acc8:	889a      	ldrh	r2, [r3, #4]
 800acca:	799b      	ldrb	r3, [r3, #6]
 800accc:	6008      	str	r0, [r1, #0]
 800acce:	808a      	strh	r2, [r1, #4]
 800acd0:	718b      	strb	r3, [r1, #6]
}
 800acd2:	2000      	movs	r0, #0
 800acd4:	4770      	bx	lr
{
 800acd6:	b410      	push	{r4}
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800acd8:	4b05      	ldr	r3, [pc, #20]	; (800acf0 <CDC_Control_FS+0x34>)
 800acda:	6808      	ldr	r0, [r1, #0]
 800acdc:	888c      	ldrh	r4, [r1, #4]
 800acde:	798a      	ldrb	r2, [r1, #6]
 800ace0:	6018      	str	r0, [r3, #0]
}
 800ace2:	2000      	movs	r0, #0
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800ace4:	809c      	strh	r4, [r3, #4]
 800ace6:	719a      	strb	r2, [r3, #6]
}
 800ace8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acec:	4770      	bx	lr
 800acee:	bf00      	nop
 800acf0:	24000328 	.word	0x24000328

0800acf4 <CDC_Transmit_FS>:
{
 800acf4:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800acf6:	4c09      	ldr	r4, [pc, #36]	; (800ad1c <CDC_Transmit_FS+0x28>)
 800acf8:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 800acfc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ad00:	b10b      	cbz	r3, 800ad06 <CDC_Transmit_FS+0x12>
}
 800ad02:	2001      	movs	r0, #1
 800ad04:	bd10      	pop	{r4, pc}
 800ad06:	460a      	mov	r2, r1
 800ad08:	4601      	mov	r1, r0
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ad0a:	4620      	mov	r0, r4
 800ad0c:	f7ff fac4 	bl	800a298 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ad10:	4620      	mov	r0, r4
}
 800ad12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ad16:	f7ff bacd 	b.w	800a2b4 <USBD_CDC_TransmitPacket>
 800ad1a:	bf00      	nop
 800ad1c:	2400d7e4 	.word	0x2400d7e4

0800ad20 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ad20:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800ad22:	4801      	ldr	r0, [pc, #4]	; (800ad28 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800ad24:	800b      	strh	r3, [r1, #0]
}
 800ad26:	4770      	bx	lr
 800ad28:	2400034c 	.word	0x2400034c

0800ad2c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ad2c:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800ad2e:	4801      	ldr	r0, [pc, #4]	; (800ad34 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800ad30:	800b      	strh	r3, [r1, #0]
}
 800ad32:	4770      	bx	lr
 800ad34:	24000360 	.word	0x24000360

0800ad38 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad38:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ad3a:	4c04      	ldr	r4, [pc, #16]	; (800ad4c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 800ad3c:	460a      	mov	r2, r1
 800ad3e:	4804      	ldr	r0, [pc, #16]	; (800ad50 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800ad40:	4621      	mov	r1, r4
 800ad42:	f7ff feef 	bl	800ab24 <USBD_GetString>
  return USBD_StrDesc;
}
 800ad46:	4620      	mov	r0, r4
 800ad48:	bd10      	pop	{r4, pc}
 800ad4a:	bf00      	nop
 800ad4c:	2400eab4 	.word	0x2400eab4
 800ad50:	08012058 	.word	0x08012058

0800ad54 <USBD_FS_ProductStrDescriptor>:
{
 800ad54:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ad56:	4c04      	ldr	r4, [pc, #16]	; (800ad68 <USBD_FS_ProductStrDescriptor+0x14>)
 800ad58:	460a      	mov	r2, r1
 800ad5a:	4804      	ldr	r0, [pc, #16]	; (800ad6c <USBD_FS_ProductStrDescriptor+0x18>)
 800ad5c:	4621      	mov	r1, r4
 800ad5e:	f7ff fee1 	bl	800ab24 <USBD_GetString>
}
 800ad62:	4620      	mov	r0, r4
 800ad64:	bd10      	pop	{r4, pc}
 800ad66:	bf00      	nop
 800ad68:	2400eab4 	.word	0x2400eab4
 800ad6c:	0801206c 	.word	0x0801206c

0800ad70 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad70:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ad72:	4c04      	ldr	r4, [pc, #16]	; (800ad84 <USBD_FS_ConfigStrDescriptor+0x14>)
 800ad74:	460a      	mov	r2, r1
 800ad76:	4804      	ldr	r0, [pc, #16]	; (800ad88 <USBD_FS_ConfigStrDescriptor+0x18>)
 800ad78:	4621      	mov	r1, r4
 800ad7a:	f7ff fed3 	bl	800ab24 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800ad7e:	4620      	mov	r0, r4
 800ad80:	bd10      	pop	{r4, pc}
 800ad82:	bf00      	nop
 800ad84:	2400eab4 	.word	0x2400eab4
 800ad88:	0801203c 	.word	0x0801203c

0800ad8c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad8c:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad8e:	4c04      	ldr	r4, [pc, #16]	; (800ada0 <USBD_FS_InterfaceStrDescriptor+0x14>)
 800ad90:	460a      	mov	r2, r1
 800ad92:	4804      	ldr	r0, [pc, #16]	; (800ada4 <USBD_FS_InterfaceStrDescriptor+0x18>)
 800ad94:	4621      	mov	r1, r4
 800ad96:	f7ff fec5 	bl	800ab24 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800ad9a:	4620      	mov	r0, r4
 800ad9c:	bd10      	pop	{r4, pc}
 800ad9e:	bf00      	nop
 800ada0:	2400eab4 	.word	0x2400eab4
 800ada4:	08012048 	.word	0x08012048

0800ada8 <USBD_FS_SerialStrDescriptor>:
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ada8:	4a49      	ldr	r2, [pc, #292]	; (800aed0 <USBD_FS_SerialStrDescriptor+0x128>)
  *length = USB_SIZ_STRING_SERIAL;
 800adaa:	201a      	movs	r0, #26
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800adac:	4b49      	ldr	r3, [pc, #292]	; (800aed4 <USBD_FS_SerialStrDescriptor+0x12c>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800adae:	6812      	ldr	r2, [r2, #0]

  deviceserial0 += deviceserial2;
 800adb0:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 800adb2:	8008      	strh	r0, [r1, #0]

  if (deviceserial0 != 0)
 800adb4:	18d2      	adds	r2, r2, r3
 800adb6:	d101      	bne.n	800adbc <USBD_FS_SerialStrDescriptor+0x14>
}
 800adb8:	4847      	ldr	r0, [pc, #284]	; (800aed8 <USBD_FS_SerialStrDescriptor+0x130>)
 800adba:	4770      	bx	lr
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 800adbc:	0f13      	lsrs	r3, r2, #28
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800adbe:	4947      	ldr	r1, [pc, #284]	; (800aedc <USBD_FS_SerialStrDescriptor+0x134>)
 800adc0:	b2d8      	uxtb	r0, r3
    if (((value >> 28)) < 0xA)
 800adc2:	2b09      	cmp	r3, #9
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800adc4:	4b44      	ldr	r3, [pc, #272]	; (800aed8 <USBD_FS_SerialStrDescriptor+0x130>)
      pbuf[2 * idx] = (value >> 28) + '0';
 800adc6:	bf94      	ite	ls
 800adc8:	3030      	addls	r0, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800adca:	3037      	addhi	r0, #55	; 0x37
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800adcc:	6809      	ldr	r1, [r1, #0]
{
 800adce:	b410      	push	{r4}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800add0:	7098      	strb	r0, [r3, #2]
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800add2:	2400      	movs	r4, #0
    if (((value >> 28)) < 0xA)
 800add4:	f3c2 6003 	ubfx	r0, r2, #24, #4
    pbuf[2 * idx + 1] = 0;
 800add8:	70dc      	strb	r4, [r3, #3]
    if (((value >> 28)) < 0xA)
 800adda:	2809      	cmp	r0, #9
 800addc:	b2c4      	uxtb	r4, r0
 800adde:	f3c2 5003 	ubfx	r0, r2, #20, #4
      pbuf[2 * idx] = (value >> 28) + '0';
 800ade2:	bf94      	ite	ls
 800ade4:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ade6:	3437      	addhi	r4, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800ade8:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800adea:	711c      	strb	r4, [r3, #4]
    pbuf[2 * idx + 1] = 0;
 800adec:	f04f 0400 	mov.w	r4, #0
 800adf0:	715c      	strb	r4, [r3, #5]
 800adf2:	b2c4      	uxtb	r4, r0
    if (((value >> 28)) < 0xA)
 800adf4:	f3c2 4003 	ubfx	r0, r2, #16, #4
      pbuf[2 * idx] = (value >> 28) + '0';
 800adf8:	bf94      	ite	ls
 800adfa:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800adfc:	3437      	addhi	r4, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800adfe:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae00:	719c      	strb	r4, [r3, #6]
    pbuf[2 * idx + 1] = 0;
 800ae02:	f04f 0400 	mov.w	r4, #0
 800ae06:	71dc      	strb	r4, [r3, #7]
 800ae08:	b2c4      	uxtb	r4, r0
    if (((value >> 28)) < 0xA)
 800ae0a:	f3c2 3003 	ubfx	r0, r2, #12, #4
      pbuf[2 * idx] = (value >> 28) + '0';
 800ae0e:	bf94      	ite	ls
 800ae10:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae12:	3437      	addhi	r4, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800ae14:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae16:	721c      	strb	r4, [r3, #8]
    pbuf[2 * idx + 1] = 0;
 800ae18:	f04f 0400 	mov.w	r4, #0
 800ae1c:	725c      	strb	r4, [r3, #9]
 800ae1e:	b2c4      	uxtb	r4, r0
    if (((value >> 28)) < 0xA)
 800ae20:	f3c2 2003 	ubfx	r0, r2, #8, #4
      pbuf[2 * idx] = (value >> 28) + '0';
 800ae24:	bf94      	ite	ls
 800ae26:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae28:	3437      	addhi	r4, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800ae2a:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae2c:	729c      	strb	r4, [r3, #10]
    pbuf[2 * idx + 1] = 0;
 800ae2e:	f04f 0400 	mov.w	r4, #0
 800ae32:	72dc      	strb	r4, [r3, #11]
 800ae34:	b2c4      	uxtb	r4, r0
    if (((value >> 28)) < 0xA)
 800ae36:	f3c2 1003 	ubfx	r0, r2, #4, #4
 800ae3a:	f002 020f 	and.w	r2, r2, #15
      pbuf[2 * idx] = (value >> 28) + '0';
 800ae3e:	bf94      	ite	ls
 800ae40:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae42:	3437      	addhi	r4, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800ae44:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae46:	731c      	strb	r4, [r3, #12]
    pbuf[2 * idx + 1] = 0;
 800ae48:	f04f 0400 	mov.w	r4, #0
 800ae4c:	735c      	strb	r4, [r3, #13]
 800ae4e:	b2c4      	uxtb	r4, r0
 800ae50:	b2d0      	uxtb	r0, r2
      pbuf[2 * idx] = (value >> 28) + '0';
 800ae52:	bf94      	ite	ls
 800ae54:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae56:	3437      	addhi	r4, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800ae58:	2a09      	cmp	r2, #9
 800ae5a:	ea4f 7211 	mov.w	r2, r1, lsr #28
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae5e:	739c      	strb	r4, [r3, #14]
    pbuf[2 * idx + 1] = 0;
 800ae60:	f04f 0400 	mov.w	r4, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800ae64:	bf94      	ite	ls
 800ae66:	3030      	addls	r0, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae68:	3037      	addhi	r0, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800ae6a:	2a09      	cmp	r2, #9
    pbuf[2 * idx + 1] = 0;
 800ae6c:	73dc      	strb	r4, [r3, #15]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae6e:	7418      	strb	r0, [r3, #16]
    pbuf[2 * idx + 1] = 0;
 800ae70:	f04f 0000 	mov.w	r0, #0
 800ae74:	7458      	strb	r0, [r3, #17]
 800ae76:	b2d0      	uxtb	r0, r2
    if (((value >> 28)) < 0xA)
 800ae78:	f3c1 6203 	ubfx	r2, r1, #24, #4
      pbuf[2 * idx] = (value >> 28) + '0';
 800ae7c:	bf94      	ite	ls
 800ae7e:	3030      	addls	r0, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae80:	3037      	addhi	r0, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800ae82:	2a09      	cmp	r2, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae84:	7498      	strb	r0, [r3, #18]
    pbuf[2 * idx + 1] = 0;
 800ae86:	f04f 0000 	mov.w	r0, #0
 800ae8a:	74d8      	strb	r0, [r3, #19]
 800ae8c:	b2d0      	uxtb	r0, r2
    if (((value >> 28)) < 0xA)
 800ae8e:	f3c1 5203 	ubfx	r2, r1, #20, #4
 800ae92:	f3c1 4103 	ubfx	r1, r1, #16, #4
      pbuf[2 * idx] = (value >> 28) + '0';
 800ae96:	bf94      	ite	ls
 800ae98:	3030      	addls	r0, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae9a:	3037      	addhi	r0, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800ae9c:	2a09      	cmp	r2, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae9e:	7518      	strb	r0, [r3, #20]
    pbuf[2 * idx + 1] = 0;
 800aea0:	f04f 0000 	mov.w	r0, #0
 800aea4:	7558      	strb	r0, [r3, #21]
 800aea6:	b2d0      	uxtb	r0, r2
 800aea8:	b2ca      	uxtb	r2, r1
      pbuf[2 * idx] = (value >> 28) + '0';
 800aeaa:	bf94      	ite	ls
 800aeac:	3030      	addls	r0, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800aeae:	3037      	addhi	r0, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800aeb0:	2909      	cmp	r1, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800aeb2:	7598      	strb	r0, [r3, #22]
    pbuf[2 * idx + 1] = 0;
 800aeb4:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800aeb8:	bf94      	ite	ls
 800aeba:	3230      	addls	r2, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800aebc:	3237      	addhi	r2, #55	; 0x37
    pbuf[2 * idx + 1] = 0;
 800aebe:	75d8      	strb	r0, [r3, #23]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800aec0:	761a      	strb	r2, [r3, #24]
    pbuf[2 * idx + 1] = 0;
 800aec2:	2200      	movs	r2, #0
}
 800aec4:	4804      	ldr	r0, [pc, #16]	; (800aed8 <USBD_FS_SerialStrDescriptor+0x130>)
    pbuf[2 * idx + 1] = 0;
 800aec6:	765a      	strb	r2, [r3, #25]
}
 800aec8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aecc:	4770      	bx	lr
 800aece:	bf00      	nop
 800aed0:	1ff1e800 	.word	0x1ff1e800
 800aed4:	1ff1e808 	.word	0x1ff1e808
 800aed8:	24000364 	.word	0x24000364
 800aedc:	1ff1e804 	.word	0x1ff1e804

0800aee0 <HAL_PCD_MspInit>:
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(pcdHandle->Instance==USB_OTG_FS)
 800aee0:	6802      	ldr	r2, [r0, #0]
 800aee2:	4b1e      	ldr	r3, [pc, #120]	; (800af5c <HAL_PCD_MspInit+0x7c>)
{
 800aee4:	b570      	push	{r4, r5, r6, lr}
  if(pcdHandle->Instance==USB_OTG_FS)
 800aee6:	429a      	cmp	r2, r3
{
 800aee8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aeea:	f04f 0400 	mov.w	r4, #0
 800aeee:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800aef2:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800aef6:	9407      	str	r4, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 800aef8:	d001      	beq.n	800aefe <HAL_PCD_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aefa:	b008      	add	sp, #32
 800aefc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aefe:	4d18      	ldr	r5, [pc, #96]	; (800af60 <HAL_PCD_MspInit+0x80>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af00:	2002      	movs	r0, #2
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800af02:	220a      	movs	r2, #10
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800af04:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af08:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800af0c:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af0e:	f043 0301 	orr.w	r3, r3, #1
 800af12:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800af16:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af1a:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af1c:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800af20:	4810      	ldr	r0, [pc, #64]	; (800af64 <HAL_PCD_MspInit+0x84>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800af22:	9207      	str	r2, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af24:	9301      	str	r3, [sp, #4]
 800af26:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800af28:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800af2a:	f7fa fc1d 	bl	8005768 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800af2e:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800af32:	4622      	mov	r2, r4
 800af34:	4621      	mov	r1, r4
 800af36:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800af38:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800af3c:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 800af40:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
 800af44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800af48:	9302      	str	r3, [sp, #8]
 800af4a:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800af4c:	f7f9 f8c0 	bl	80040d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800af50:	2065      	movs	r0, #101	; 0x65
 800af52:	f7f9 f8f3 	bl	800413c <HAL_NVIC_EnableIRQ>
}
 800af56:	b008      	add	sp, #32
 800af58:	bd70      	pop	{r4, r5, r6, pc}
 800af5a:	bf00      	nop
 800af5c:	40080000 	.word	0x40080000
 800af60:	58024400 	.word	0x58024400
 800af64:	58020000 	.word	0x58020000

0800af68 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800af68:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 800af6c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800af70:	f7ff ba12 	b.w	800a398 <USBD_LL_SetupStage>

0800af74 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800af74:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800af78:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800af7c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800af80:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800af84:	f7ff ba38 	b.w	800a3f8 <USBD_LL_DataOutStage>

0800af88 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800af88:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800af8c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800af90:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800af94:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800af96:	f7ff ba65 	b.w	800a464 <USBD_LL_DataInStage>
 800af9a:	bf00      	nop

0800af9c <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800af9c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800afa0:	f7ff bb00 	b.w	800a5a4 <USBD_LL_SOF>

0800afa4 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800afa4:	68c1      	ldr	r1, [r0, #12]
{
 800afa6:	b510      	push	{r4, lr}
 800afa8:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800afaa:	b121      	cbz	r1, 800afb6 <HAL_PCD_ResetCallback+0x12>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800afac:	2902      	cmp	r1, #2
 800afae:	d00c      	beq.n	800afca <HAL_PCD_ResetCallback+0x26>
  {
    speed = USBD_SPEED_FULL;
  }
  else
  {
    Error_Handler();
 800afb0:	f7f7 fa36 	bl	8002420 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800afb4:	2101      	movs	r1, #1
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800afb6:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 800afba:	f7ff fadb 	bl	800a574 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800afbe:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 800afc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800afc6:	f7ff baad 	b.w	800a524 <USBD_LL_Reset>
    speed = USBD_SPEED_FULL;
 800afca:	2101      	movs	r1, #1
 800afcc:	e7f3      	b.n	800afb6 <HAL_PCD_ResetCallback+0x12>
 800afce:	bf00      	nop

0800afd0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afd0:	b510      	push	{r4, lr}
 800afd2:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800afd4:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800afd8:	f7ff fad0 	bl	800a57c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800afdc:	6822      	ldr	r2, [r4, #0]
 800afde:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800afe2:	f043 0301 	orr.w	r3, r3, #1
 800afe6:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800afea:	6a23      	ldr	r3, [r4, #32]
 800afec:	b123      	cbz	r3, 800aff8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800afee:	4a03      	ldr	r2, [pc, #12]	; (800affc <HAL_PCD_SuspendCallback+0x2c>)
 800aff0:	6913      	ldr	r3, [r2, #16]
 800aff2:	f043 0306 	orr.w	r3, r3, #6
 800aff6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800aff8:	bd10      	pop	{r4, pc}
 800affa:	bf00      	nop
 800affc:	e000ed00 	.word	0xe000ed00

0800b000 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b000:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800b004:	f7ff bac4 	b.w	800a590 <USBD_LL_Resume>

0800b008 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b008:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800b00c:	f7ff bada 	b.w	800a5c4 <USBD_LL_IsoOUTIncomplete>

0800b010 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b010:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800b014:	f7ff bad4 	b.w	800a5c0 <USBD_LL_IsoINIncomplete>

0800b018 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b018:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800b01c:	f7ff bad4 	b.w	800a5c8 <USBD_LL_DevConnected>

0800b020 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b020:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800b024:	f7ff bad2 	b.w	800a5cc <USBD_LL_DevDisconnected>

0800b028 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b028:	7802      	ldrb	r2, [r0, #0]
 800b02a:	b10a      	cbz	r2, 800b030 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 800b02c:	2000      	movs	r0, #0
 800b02e:	4770      	bx	lr
{
 800b030:	b538      	push	{r3, r4, r5, lr}
  hpcd_USB_OTG_FS.pData = pdev;
 800b032:	4b15      	ldr	r3, [pc, #84]	; (800b088 <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b034:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800b036:	2409      	movs	r4, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b038:	4d14      	ldr	r5, [pc, #80]	; (800b08c <USBD_LL_Init+0x64>)
  hpcd_USB_OTG_FS.pData = pdev;
 800b03a:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800b03e:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b042:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b044:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b046:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b048:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b04a:	e9c3 2207 	strd	r2, r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800b04e:	e9c3 2209 	strd	r2, r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b052:	e9c3 220b 	strd	r2, r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800b056:	e9c3 5400 	strd	r5, r4, [r3]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b05a:	f7fa fd41 	bl	8005ae0 <HAL_PCD_Init>
 800b05e:	b978      	cbnz	r0, 800b080 <USBD_LL_Init+0x58>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b060:	2180      	movs	r1, #128	; 0x80
 800b062:	4809      	ldr	r0, [pc, #36]	; (800b088 <USBD_LL_Init+0x60>)
 800b064:	f7fb faaa 	bl	80065bc <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b068:	2240      	movs	r2, #64	; 0x40
 800b06a:	2100      	movs	r1, #0
 800b06c:	4806      	ldr	r0, [pc, #24]	; (800b088 <USBD_LL_Init+0x60>)
 800b06e:	f7fb fa81 	bl	8006574 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b072:	2280      	movs	r2, #128	; 0x80
 800b074:	2101      	movs	r1, #1
 800b076:	4804      	ldr	r0, [pc, #16]	; (800b088 <USBD_LL_Init+0x60>)
 800b078:	f7fb fa7c 	bl	8006574 <HAL_PCDEx_SetTxFiFo>
}
 800b07c:	2000      	movs	r0, #0
 800b07e:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 800b080:	f7f7 f9ce 	bl	8002420 <Error_Handler>
 800b084:	e7ec      	b.n	800b060 <USBD_LL_Init+0x38>
 800b086:	bf00      	nop
 800b088:	2400ecb4 	.word	0x2400ecb4
 800b08c:	40080000 	.word	0x40080000

0800b090 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b090:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 800b092:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b096:	f7fa fdbb 	bl	8005c10 <HAL_PCD_Start>
 800b09a:	2803      	cmp	r0, #3
 800b09c:	d802      	bhi.n	800b0a4 <USBD_LL_Start+0x14>
 800b09e:	4b02      	ldr	r3, [pc, #8]	; (800b0a8 <USBD_LL_Start+0x18>)
 800b0a0:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 800b0a2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 800b0a4:	2003      	movs	r0, #3
}
 800b0a6:	bd08      	pop	{r3, pc}
 800b0a8:	08012084 	.word	0x08012084

0800b0ac <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b0ac:	b510      	push	{r4, lr}
 800b0ae:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b0b0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b0b4:	4613      	mov	r3, r2
 800b0b6:	4622      	mov	r2, r4
 800b0b8:	f7fb f918 	bl	80062ec <HAL_PCD_EP_Open>
 800b0bc:	2803      	cmp	r0, #3
 800b0be:	d802      	bhi.n	800b0c6 <USBD_LL_OpenEP+0x1a>
 800b0c0:	4b02      	ldr	r3, [pc, #8]	; (800b0cc <USBD_LL_OpenEP+0x20>)
 800b0c2:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 800b0c4:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b0c6:	2003      	movs	r0, #3
}
 800b0c8:	bd10      	pop	{r4, pc}
 800b0ca:	bf00      	nop
 800b0cc:	08012084 	.word	0x08012084

0800b0d0 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0d0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b0d2:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b0d6:	f7fb f943 	bl	8006360 <HAL_PCD_EP_Close>
 800b0da:	2803      	cmp	r0, #3
 800b0dc:	d802      	bhi.n	800b0e4 <USBD_LL_CloseEP+0x14>
 800b0de:	4b02      	ldr	r3, [pc, #8]	; (800b0e8 <USBD_LL_CloseEP+0x18>)
 800b0e0:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 800b0e2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b0e4:	2003      	movs	r0, #3
}
 800b0e6:	bd08      	pop	{r3, pc}
 800b0e8:	08012084 	.word	0x08012084

0800b0ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0ec:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b0ee:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b0f2:	f7fb f9bf 	bl	8006474 <HAL_PCD_EP_SetStall>
 800b0f6:	2803      	cmp	r0, #3
 800b0f8:	d802      	bhi.n	800b100 <USBD_LL_StallEP+0x14>
 800b0fa:	4b02      	ldr	r3, [pc, #8]	; (800b104 <USBD_LL_StallEP+0x18>)
 800b0fc:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 800b0fe:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b100:	2003      	movs	r0, #3
}
 800b102:	bd08      	pop	{r3, pc}
 800b104:	08012084 	.word	0x08012084

0800b108 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b108:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b10a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b10e:	f7fb f9f5 	bl	80064fc <HAL_PCD_EP_ClrStall>
 800b112:	2803      	cmp	r0, #3
 800b114:	d802      	bhi.n	800b11c <USBD_LL_ClearStallEP+0x14>
 800b116:	4b02      	ldr	r3, [pc, #8]	; (800b120 <USBD_LL_ClearStallEP+0x18>)
 800b118:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 800b11a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b11c:	2003      	movs	r0, #3
}
 800b11e:	bd08      	pop	{r3, pc}
 800b120:	08012084 	.word	0x08012084

0800b124 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;

  if((ep_addr & 0x80) == 0x80)
 800b124:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b126:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800b12a:	d406      	bmi.n	800b13a <USBD_LL_IsStallEP+0x16>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b12c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800b130:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800b134:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
  }
}
 800b138:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b13a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800b13e:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800b142:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800b146:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 800b14a:	4770      	bx	lr

0800b14c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b14c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b14e:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b152:	f7fb f8b7 	bl	80062c4 <HAL_PCD_SetAddress>
 800b156:	2803      	cmp	r0, #3
 800b158:	d802      	bhi.n	800b160 <USBD_LL_SetUSBAddress+0x14>
 800b15a:	4b02      	ldr	r3, [pc, #8]	; (800b164 <USBD_LL_SetUSBAddress+0x18>)
 800b15c:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 800b15e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b160:	2003      	movs	r0, #3
}
 800b162:	bd08      	pop	{r3, pc}
 800b164:	08012084 	.word	0x08012084

0800b168 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b168:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b16a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b16e:	f7fb f95d 	bl	800642c <HAL_PCD_EP_Transmit>
 800b172:	2803      	cmp	r0, #3
 800b174:	d802      	bhi.n	800b17c <USBD_LL_Transmit+0x14>
 800b176:	4b02      	ldr	r3, [pc, #8]	; (800b180 <USBD_LL_Transmit+0x18>)
 800b178:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 800b17a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b17c:	2003      	movs	r0, #3
}
 800b17e:	bd08      	pop	{r3, pc}
 800b180:	08012084 	.word	0x08012084

0800b184 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b184:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b186:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b18a:	f7fb f91d 	bl	80063c8 <HAL_PCD_EP_Receive>
 800b18e:	2803      	cmp	r0, #3
 800b190:	d802      	bhi.n	800b198 <USBD_LL_PrepareReceive+0x14>
 800b192:	4b02      	ldr	r3, [pc, #8]	; (800b19c <USBD_LL_PrepareReceive+0x18>)
 800b194:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 800b196:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b198:	2003      	movs	r0, #3
}
 800b19a:	bd08      	pop	{r3, pc}
 800b19c:	08012084 	.word	0x08012084

0800b1a0 <USBD_LL_GetRxDataSize>:
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b1a0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b1a4:	f7fb b938 	b.w	8006418 <HAL_PCD_EP_GetRxCount>

0800b1a8 <arm_cfft_radix8by2_f32>:
 800b1a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1ac:	4607      	mov	r7, r0
 800b1ae:	4608      	mov	r0, r1
 800b1b0:	ed2d 8b06 	vpush	{d8-d10}
 800b1b4:	f8b7 e000 	ldrh.w	lr, [r7]
 800b1b8:	687a      	ldr	r2, [r7, #4]
 800b1ba:	ea4f 015e 	mov.w	r1, lr, lsr #1
 800b1be:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800b1c2:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800b1c6:	f000 80b0 	beq.w	800b32a <arm_cfft_radix8by2_f32+0x182>
 800b1ca:	008b      	lsls	r3, r1, #2
 800b1cc:	3210      	adds	r2, #16
 800b1ce:	f100 0610 	add.w	r6, r0, #16
 800b1d2:	f108 0510 	add.w	r5, r8, #16
 800b1d6:	3310      	adds	r3, #16
 800b1d8:	18c4      	adds	r4, r0, r3
 800b1da:	4443      	add	r3, r8
 800b1dc:	ed55 6a04 	vldr	s13, [r5, #-16]
 800b1e0:	f1be 0e01 	subs.w	lr, lr, #1
 800b1e4:	ed56 4a04 	vldr	s9, [r6, #-16]
 800b1e8:	f104 0410 	add.w	r4, r4, #16
 800b1ec:	ed15 7a03 	vldr	s14, [r5, #-12]
 800b1f0:	f106 0610 	add.w	r6, r6, #16
 800b1f4:	ee74 9aa6 	vadd.f32	s19, s9, s13
 800b1f8:	ed55 7a02 	vldr	s15, [r5, #-8]
 800b1fc:	ed55 2a01 	vldr	s5, [r5, #-4]
 800b200:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800b204:	ed53 0a04 	vldr	s1, [r3, #-16]
 800b208:	f102 0210 	add.w	r2, r2, #16
 800b20c:	ed13 5a03 	vldr	s10, [r3, #-12]
 800b210:	f105 0510 	add.w	r5, r5, #16
 800b214:	ed13 3a02 	vldr	s6, [r3, #-8]
 800b218:	f103 0310 	add.w	r3, r3, #16
 800b21c:	ed54 3a06 	vldr	s7, [r4, #-24]	; 0xffffffe8
 800b220:	ed14 4a05 	vldr	s8, [r4, #-20]	; 0xffffffec
 800b224:	ed13 6a05 	vldr	s12, [r3, #-20]	; 0xffffffec
 800b228:	ee33 8a83 	vadd.f32	s16, s7, s6
 800b22c:	ed56 6a07 	vldr	s13, [r6, #-28]	; 0xffffffe4
 800b230:	ed16 2a05 	vldr	s4, [r6, #-20]	; 0xffffffec
 800b234:	ee34 0a06 	vadd.f32	s0, s8, s12
 800b238:	ed54 5a08 	vldr	s11, [r4, #-32]	; 0xffffffe0
 800b23c:	ee76 aa87 	vadd.f32	s21, s13, s14
 800b240:	ed14 1a07 	vldr	s2, [r4, #-28]	; 0xffffffe4
 800b244:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800b248:	ed56 1a06 	vldr	s3, [r6, #-24]	; 0xffffffe8
 800b24c:	ee35 9aa0 	vadd.f32	s18, s11, s1
 800b250:	ed46 9a08 	vstr	s19, [r6, #-32]	; 0xffffffe0
 800b254:	ee71 8a05 	vadd.f32	s17, s2, s10
 800b258:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800b25c:	ed46 aa07 	vstr	s21, [r6, #-28]	; 0xffffffe4
 800b260:	ee72 9a22 	vadd.f32	s19, s4, s5
 800b264:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800b268:	ee35 5a41 	vsub.f32	s10, s10, s2
 800b26c:	ed06 aa06 	vstr	s20, [r6, #-24]	; 0xffffffe8
 800b270:	ed46 9a05 	vstr	s19, [r6, #-20]	; 0xffffffec
 800b274:	ee36 6a44 	vsub.f32	s12, s12, s8
 800b278:	ed04 9a08 	vstr	s18, [r4, #-32]	; 0xffffffe0
 800b27c:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800b280:	ed44 8a07 	vstr	s17, [r4, #-28]	; 0xffffffe4
 800b284:	ee72 7a62 	vsub.f32	s15, s4, s5
 800b288:	ed04 8a06 	vstr	s16, [r4, #-24]	; 0xffffffe8
 800b28c:	ee73 2a63 	vsub.f32	s5, s6, s7
 800b290:	ed04 0a05 	vstr	s0, [r4, #-20]	; 0xffffffec
 800b294:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 800b298:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 800b29c:	ee24 3a84 	vmul.f32	s6, s9, s8
 800b2a0:	ee27 2a26 	vmul.f32	s4, s14, s13
 800b2a4:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800b2a8:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800b2ac:	ee27 7a04 	vmul.f32	s14, s14, s8
 800b2b0:	ee65 5a84 	vmul.f32	s11, s11, s8
 800b2b4:	ee65 6a26 	vmul.f32	s13, s10, s13
 800b2b8:	ee25 5a04 	vmul.f32	s10, s10, s8
 800b2bc:	ee37 7a64 	vsub.f32	s14, s14, s9
 800b2c0:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800b2c4:	ee33 4a02 	vadd.f32	s8, s6, s4
 800b2c8:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800b2cc:	ed05 7a07 	vstr	s14, [r5, #-28]	; 0xffffffe4
 800b2d0:	ed05 4a08 	vstr	s8, [r5, #-32]	; 0xffffffe0
 800b2d4:	ed03 5a08 	vstr	s10, [r3, #-32]	; 0xffffffe0
 800b2d8:	ed43 6a07 	vstr	s13, [r3, #-28]	; 0xffffffe4
 800b2dc:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 800b2e0:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800b2e4:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800b2e8:	ee27 4a87 	vmul.f32	s8, s15, s14
 800b2ec:	ee61 5a87 	vmul.f32	s11, s3, s14
 800b2f0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b2f4:	ee22 5a87 	vmul.f32	s10, s5, s14
 800b2f8:	ee26 7a07 	vmul.f32	s14, s12, s14
 800b2fc:	ee26 6a26 	vmul.f32	s12, s12, s13
 800b300:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800b304:	ee74 4a84 	vadd.f32	s9, s9, s8
 800b308:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800b30c:	ee35 6a46 	vsub.f32	s12, s10, s12
 800b310:	ee37 7a26 	vadd.f32	s14, s14, s13
 800b314:	ed45 4a06 	vstr	s9, [r5, #-24]	; 0xffffffe8
 800b318:	ed45 7a05 	vstr	s15, [r5, #-20]	; 0xffffffec
 800b31c:	ed03 6a06 	vstr	s12, [r3, #-24]	; 0xffffffe8
 800b320:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 800b324:	f47f af5a 	bne.w	800b1dc <arm_cfft_radix8by2_f32+0x34>
 800b328:	687a      	ldr	r2, [r7, #4]
 800b32a:	b28c      	uxth	r4, r1
 800b32c:	2302      	movs	r3, #2
 800b32e:	4621      	mov	r1, r4
 800b330:	f000 fd54 	bl	800bddc <arm_radix8_butterfly_f32>
 800b334:	4621      	mov	r1, r4
 800b336:	687a      	ldr	r2, [r7, #4]
 800b338:	4640      	mov	r0, r8
 800b33a:	2302      	movs	r3, #2
 800b33c:	ecbd 8b06 	vpop	{d8-d10}
 800b340:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b344:	f000 bd4a 	b.w	800bddc <arm_radix8_butterfly_f32>

0800b348 <arm_cfft_radix8by4_f32>:
 800b348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b34c:	ed2d 8b06 	vpush	{d8-d10}
 800b350:	8804      	ldrh	r4, [r0, #0]
 800b352:	b08f      	sub	sp, #60	; 0x3c
 800b354:	ed91 6a00 	vldr	s12, [r1]
 800b358:	460a      	mov	r2, r1
 800b35a:	0864      	lsrs	r4, r4, #1
 800b35c:	ed91 7a01 	vldr	s14, [r1, #4]
 800b360:	9101      	str	r1, [sp, #4]
 800b362:	00a3      	lsls	r3, r4, #2
 800b364:	6841      	ldr	r1, [r0, #4]
 800b366:	0864      	lsrs	r4, r4, #1
 800b368:	900c      	str	r0, [sp, #48]	; 0x30
 800b36a:	9205      	str	r2, [sp, #20]
 800b36c:	f101 0610 	add.w	r6, r1, #16
 800b370:	4625      	mov	r5, r4
 800b372:	940b      	str	r4, [sp, #44]	; 0x2c
 800b374:	f101 0408 	add.w	r4, r1, #8
 800b378:	9602      	str	r6, [sp, #8]
 800b37a:	9407      	str	r4, [sp, #28]
 800b37c:	18d4      	adds	r4, r2, r3
 800b37e:	1eaa      	subs	r2, r5, #2
 800b380:	f101 0518 	add.w	r5, r1, #24
 800b384:	18e0      	adds	r0, r4, r3
 800b386:	edd4 4a00 	vldr	s9, [r4]
 800b38a:	ed94 4a01 	vldr	s8, [r4, #4]
 800b38e:	46a6      	mov	lr, r4
 800b390:	edd0 6a00 	vldr	s13, [r0]
 800b394:	18c7      	adds	r7, r0, r3
 800b396:	edd0 7a01 	vldr	s15, [r0, #4]
 800b39a:	46a0      	mov	r8, r4
 800b39c:	ee76 5a26 	vadd.f32	s11, s12, s13
 800b3a0:	ed97 5a00 	vldr	s10, [r7]
 800b3a4:	ee76 6a66 	vsub.f32	s13, s12, s13
 800b3a8:	4604      	mov	r4, r0
 800b3aa:	9506      	str	r5, [sp, #24]
 800b3ac:	4605      	mov	r5, r0
 800b3ae:	ee75 2aa4 	vadd.f32	s5, s11, s9
 800b3b2:	900a      	str	r0, [sp, #40]	; 0x28
 800b3b4:	9801      	ldr	r0, [sp, #4]
 800b3b6:	ee37 6a27 	vadd.f32	s12, s14, s15
 800b3ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b3be:	ed97 3a01 	vldr	s6, [r7, #4]
 800b3c2:	ee72 2a85 	vadd.f32	s5, s5, s10
 800b3c6:	46bc      	mov	ip, r7
 800b3c8:	ee76 3a84 	vadd.f32	s7, s13, s8
 800b3cc:	9704      	str	r7, [sp, #16]
 800b3ce:	ee36 7a44 	vsub.f32	s14, s12, s8
 800b3d2:	f8cd e00c 	str.w	lr, [sp, #12]
 800b3d6:	ee12 9a90 	vmov	r9, s5
 800b3da:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800b3de:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800b3e2:	1f3e      	subs	r6, r7, #4
 800b3e4:	f840 9b08 	str.w	r9, [r0], #8
 800b3e8:	ee37 4ae4 	vsub.f32	s8, s15, s9
 800b3ec:	edde 2a01 	vldr	s5, [lr, #4]
 800b3f0:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800b3f4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800b3f8:	eddc 4a01 	vldr	s9, [ip, #4]
 800b3fc:	ee36 6a22 	vadd.f32	s12, s12, s5
 800b400:	9001      	str	r0, [sp, #4]
 800b402:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800b406:	9805      	ldr	r0, [sp, #20]
 800b408:	ee13 9a90 	vmov	r9, s7
 800b40c:	ee37 7a43 	vsub.f32	s14, s14, s6
 800b410:	ee36 6a24 	vadd.f32	s12, s12, s9
 800b414:	f1ae 0704 	sub.w	r7, lr, #4
 800b418:	ee74 4a05 	vadd.f32	s9, s8, s10
 800b41c:	ee76 6a83 	vadd.f32	s13, s13, s6
 800b420:	ed80 6a01 	vstr	s12, [r0, #4]
 800b424:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800b428:	f848 9b08 	str.w	r9, [r8], #8
 800b42c:	edce 4a01 	vstr	s9, [lr, #4]
 800b430:	ee15 ea90 	vmov	lr, s11
 800b434:	f844 eb08 	str.w	lr, [r4], #8
 800b438:	ee16 ea90 	vmov	lr, s13
 800b43c:	9408      	str	r4, [sp, #32]
 800b43e:	462c      	mov	r4, r5
 800b440:	ed85 7a01 	vstr	s14, [r5, #4]
 800b444:	9d04      	ldr	r5, [sp, #16]
 800b446:	f84c eb08 	str.w	lr, [ip], #8
 800b44a:	edc5 7a01 	vstr	s15, [r5, #4]
 800b44e:	0855      	lsrs	r5, r2, #1
 800b450:	9509      	str	r5, [sp, #36]	; 0x24
 800b452:	f000 8130 	beq.w	800b6b6 <arm_cfft_radix8by4_f32+0x36e>
 800b456:	9805      	ldr	r0, [sp, #20]
 800b458:	3b08      	subs	r3, #8
 800b45a:	46ab      	mov	fp, r5
 800b45c:	f1a4 020c 	sub.w	r2, r4, #12
 800b460:	f100 0510 	add.w	r5, r0, #16
 800b464:	f101 0920 	add.w	r9, r1, #32
 800b468:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800b46c:	f8dd a008 	ldr.w	sl, [sp, #8]
 800b470:	4433      	add	r3, r6
 800b472:	3410      	adds	r4, #16
 800b474:	4660      	mov	r0, ip
 800b476:	4641      	mov	r1, r8
 800b478:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
 800b47c:	ed54 6a02 	vldr	s13, [r4, #-8]
 800b480:	f1bb 0b01 	subs.w	fp, fp, #1
 800b484:	ed55 5a02 	vldr	s11, [r5, #-8]
 800b488:	f10a 0a08 	add.w	sl, sl, #8
 800b48c:	edd1 7a00 	vldr	s15, [r1]
 800b490:	f105 0508 	add.w	r5, r5, #8
 800b494:	ee75 3aa6 	vadd.f32	s7, s11, s13
 800b498:	edd0 2a00 	vldr	s5, [r0]
 800b49c:	ed14 7a01 	vldr	s14, [r4, #-4]
 800b4a0:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800b4a4:	ed55 6a03 	vldr	s13, [r5, #-12]
 800b4a8:	f1a2 0208 	sub.w	r2, r2, #8
 800b4ac:	ee73 4aa7 	vadd.f32	s9, s7, s15
 800b4b0:	ed90 2a01 	vldr	s4, [r0, #4]
 800b4b4:	ee36 5a87 	vadd.f32	s10, s13, s14
 800b4b8:	ed91 6a01 	vldr	s12, [r1, #4]
 800b4bc:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800b4c0:	f109 0910 	add.w	r9, r9, #16
 800b4c4:	ee74 6aa2 	vadd.f32	s13, s9, s5
 800b4c8:	f104 0408 	add.w	r4, r4, #8
 800b4cc:	ee73 3ae7 	vsub.f32	s7, s7, s15
 800b4d0:	f10e 0e18 	add.w	lr, lr, #24
 800b4d4:	ee37 3a67 	vsub.f32	s6, s14, s15
 800b4d8:	f1a3 0308 	sub.w	r3, r3, #8
 800b4dc:	ed45 6a04 	vstr	s13, [r5, #-16]
 800b4e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b4e4:	edd1 6a01 	vldr	s13, [r1, #4]
 800b4e8:	ee75 1a86 	vadd.f32	s3, s11, s12
 800b4ec:	edd0 4a01 	vldr	s9, [r0, #4]
 800b4f0:	ee33 3a22 	vadd.f32	s6, s6, s5
 800b4f4:	ee75 6a26 	vadd.f32	s13, s10, s13
 800b4f8:	ee35 5a46 	vsub.f32	s10, s10, s12
 800b4fc:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800b500:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800b504:	ee71 1ac2 	vsub.f32	s3, s3, s4
 800b508:	ee35 5a42 	vsub.f32	s10, s10, s4
 800b50c:	ed45 6a03 	vstr	s13, [r5, #-12]
 800b510:	ee36 2a02 	vadd.f32	s4, s12, s4
 800b514:	edd6 7a00 	vldr	s15, [r6]
 800b518:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800b51c:	ed97 1a00 	vldr	s2, [r7]
 800b520:	ee77 2a62 	vsub.f32	s5, s14, s5
 800b524:	ed92 8a04 	vldr	s16, [r2, #16]
 800b528:	ee71 8a27 	vadd.f32	s17, s2, s15
 800b52c:	ed93 aa04 	vldr	s20, [r3, #16]
 800b530:	ed16 7a01 	vldr	s14, [r6, #-4]
 800b534:	ee71 7a67 	vsub.f32	s15, s2, s15
 800b538:	ed57 0a01 	vldr	s1, [r7, #-4]
 800b53c:	ee38 1a4a 	vsub.f32	s2, s16, s20
 800b540:	ee38 6a88 	vadd.f32	s12, s17, s16
 800b544:	edd3 9a03 	vldr	s19, [r3, #12]
 800b548:	ee30 0a87 	vadd.f32	s0, s1, s14
 800b54c:	ed92 9a03 	vldr	s18, [r2, #12]
 800b550:	ee78 5ac8 	vsub.f32	s11, s17, s16
 800b554:	ee36 6a0a 	vadd.f32	s12, s12, s20
 800b558:	ee30 7ac7 	vsub.f32	s14, s1, s14
 800b55c:	ee37 4ac9 	vsub.f32	s8, s15, s18
 800b560:	ee16 ca10 	vmov	ip, s12
 800b564:	ee30 6a49 	vsub.f32	s12, s0, s18
 800b568:	ee77 4a01 	vadd.f32	s9, s14, s2
 800b56c:	f847 c908 	str.w	ip, [r7], #-8
 800b570:	ee34 4a29 	vadd.f32	s8, s8, s19
 800b574:	edd2 8a03 	vldr	s17, [r2, #12]
 800b578:	ee39 9ac9 	vsub.f32	s18, s19, s18
 800b57c:	ed93 8a03 	vldr	s16, [r3, #12]
 800b580:	ee71 0a47 	vsub.f32	s1, s2, s14
 800b584:	ee30 0a28 	vadd.f32	s0, s0, s17
 800b588:	ee39 1a67 	vsub.f32	s2, s18, s15
 800b58c:	ee36 6a69 	vsub.f32	s12, s12, s19
 800b590:	ee30 0a08 	vadd.f32	s0, s0, s16
 800b594:	ee75 5aca 	vsub.f32	s11, s11, s20
 800b598:	ed87 0a01 	vstr	s0, [r7, #4]
 800b59c:	ed1a 0a04 	vldr	s0, [sl, #-16]
 800b5a0:	ed5a 6a03 	vldr	s13, [sl, #-12]
 800b5a4:	ee21 8a80 	vmul.f32	s16, s3, s0
 800b5a8:	ee23 7a26 	vmul.f32	s14, s6, s13
 800b5ac:	ee64 7a26 	vmul.f32	s15, s8, s13
 800b5b0:	ee61 1aa6 	vmul.f32	s3, s3, s13
 800b5b4:	ee24 4a00 	vmul.f32	s8, s8, s0
 800b5b8:	ee23 3a00 	vmul.f32	s6, s6, s0
 800b5bc:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800b5c0:	ee24 0a80 	vmul.f32	s0, s9, s0
 800b5c4:	ee38 7a07 	vadd.f32	s14, s16, s14
 800b5c8:	ee76 6a84 	vadd.f32	s13, s13, s8
 800b5cc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800b5d0:	ee33 3a61 	vsub.f32	s6, s6, s3
 800b5d4:	ee17 ca10 	vmov	ip, s14
 800b5d8:	f841 cb08 	str.w	ip, [r1], #8
 800b5dc:	ed01 3a01 	vstr	s6, [r1, #-4]
 800b5e0:	ed82 0a04 	vstr	s0, [r2, #16]
 800b5e4:	edc2 6a03 	vstr	s13, [r2, #12]
 800b5e8:	ed59 6a08 	vldr	s13, [r9, #-32]	; 0xffffffe0
 800b5ec:	ed59 7a07 	vldr	s15, [r9, #-28]	; 0xffffffe4
 800b5f0:	ee25 7ae6 	vnmul.f32	s14, s11, s13
 800b5f4:	ee23 4aa6 	vmul.f32	s8, s7, s13
 800b5f8:	ee65 4a27 	vmul.f32	s9, s10, s15
 800b5fc:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800b600:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800b604:	ee66 7a27 	vmul.f32	s15, s12, s15
 800b608:	ee25 5a26 	vmul.f32	s10, s10, s13
 800b60c:	ee66 6a26 	vmul.f32	s13, s12, s13
 800b610:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b614:	ee34 6a24 	vadd.f32	s12, s8, s9
 800b618:	ee75 6ae6 	vsub.f32	s13, s11, s13
 800b61c:	ee35 5a63 	vsub.f32	s10, s10, s7
 800b620:	ee17 ca90 	vmov	ip, s15
 800b624:	ed04 6a04 	vstr	s12, [r4, #-16]
 800b628:	ed04 5a03 	vstr	s10, [r4, #-12]
 800b62c:	f846 c908 	str.w	ip, [r6], #-8
 800b630:	edc6 6a01 	vstr	s13, [r6, #4]
 800b634:	ed5e 7a0c 	vldr	s15, [lr, #-48]	; 0xffffffd0
 800b638:	ed1e 7a0b 	vldr	s14, [lr, #-44]	; 0xffffffd4
 800b63c:	ee62 5a27 	vmul.f32	s11, s4, s15
 800b640:	ee22 6a87 	vmul.f32	s12, s5, s14
 800b644:	ee22 2a07 	vmul.f32	s4, s4, s14
 800b648:	ee62 2aa7 	vmul.f32	s5, s5, s15
 800b64c:	ee61 6a07 	vmul.f32	s13, s2, s14
 800b650:	ee20 7a87 	vmul.f32	s14, s1, s14
 800b654:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800b658:	ee61 7a27 	vmul.f32	s15, s2, s15
 800b65c:	ee35 6a86 	vadd.f32	s12, s11, s12
 800b660:	ee72 2ac2 	vsub.f32	s5, s5, s4
 800b664:	ee76 0ae0 	vsub.f32	s1, s13, s1
 800b668:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b66c:	ee16 ca10 	vmov	ip, s12
 800b670:	f840 cb08 	str.w	ip, [r0], #8
 800b674:	ed40 2a01 	vstr	s5, [r0, #-4]
 800b678:	edc3 0a04 	vstr	s1, [r3, #16]
 800b67c:	edc3 7a03 	vstr	s15, [r3, #12]
 800b680:	f47f aefc 	bne.w	800b47c <arm_cfft_radix8by4_f32+0x134>
 800b684:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b686:	9802      	ldr	r0, [sp, #8]
 800b688:	00cb      	lsls	r3, r1, #3
 800b68a:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
 800b68e:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800b692:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800b696:	4498      	add	r8, r3
 800b698:	449c      	add	ip, r3
 800b69a:	9102      	str	r1, [sp, #8]
 800b69c:	9901      	ldr	r1, [sp, #4]
 800b69e:	4419      	add	r1, r3
 800b6a0:	9101      	str	r1, [sp, #4]
 800b6a2:	9907      	ldr	r1, [sp, #28]
 800b6a4:	4419      	add	r1, r3
 800b6a6:	9107      	str	r1, [sp, #28]
 800b6a8:	9908      	ldr	r1, [sp, #32]
 800b6aa:	4419      	add	r1, r3
 800b6ac:	9b06      	ldr	r3, [sp, #24]
 800b6ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6b2:	9108      	str	r1, [sp, #32]
 800b6b4:	9306      	str	r3, [sp, #24]
 800b6b6:	9a01      	ldr	r2, [sp, #4]
 800b6b8:	2304      	movs	r3, #4
 800b6ba:	9e08      	ldr	r6, [sp, #32]
 800b6bc:	edd2 7a00 	vldr	s15, [r2]
 800b6c0:	ed96 7a00 	vldr	s14, [r6]
 800b6c4:	edd8 2a00 	vldr	s5, [r8]
 800b6c8:	ee77 5a87 	vadd.f32	s11, s15, s14
 800b6cc:	ed9c 3a00 	vldr	s6, [ip]
 800b6d0:	ed92 6a01 	vldr	s12, [r2, #4]
 800b6d4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800b6d8:	edd6 6a01 	vldr	s13, [r6, #4]
 800b6dc:	ee75 4aa2 	vadd.f32	s9, s11, s5
 800b6e0:	ed9c 2a01 	vldr	s4, [ip, #4]
 800b6e4:	ee36 5a26 	vadd.f32	s10, s12, s13
 800b6e8:	edd8 7a01 	vldr	s15, [r8, #4]
 800b6ec:	ee76 6a66 	vsub.f32	s13, s12, s13
 800b6f0:	9d02      	ldr	r5, [sp, #8]
 800b6f2:	ee34 6a83 	vadd.f32	s12, s9, s6
 800b6f6:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800b6fa:	ee37 4a27 	vadd.f32	s8, s14, s15
 800b6fe:	9805      	ldr	r0, [sp, #20]
 800b700:	ee76 4ae2 	vsub.f32	s9, s13, s5
 800b704:	4621      	mov	r1, r4
 800b706:	ed82 6a00 	vstr	s12, [r2]
 800b70a:	ee35 6ae2 	vsub.f32	s12, s11, s5
 800b70e:	edd8 3a01 	vldr	s7, [r8, #4]
 800b712:	ee75 5a67 	vsub.f32	s11, s10, s15
 800b716:	eddc 1a01 	vldr	s3, [ip, #4]
 800b71a:	ee34 4a42 	vsub.f32	s8, s8, s4
 800b71e:	ee75 3a23 	vadd.f32	s7, s10, s7
 800b722:	ee74 4a83 	vadd.f32	s9, s9, s6
 800b726:	ee76 6aa2 	vadd.f32	s13, s13, s5
 800b72a:	ee33 5aa1 	vadd.f32	s10, s7, s3
 800b72e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b732:	ee36 6a43 	vsub.f32	s12, s12, s6
 800b736:	ed82 5a01 	vstr	s10, [r2, #4]
 800b73a:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800b73e:	9a07      	ldr	r2, [sp, #28]
 800b740:	ee77 7a02 	vadd.f32	s15, s14, s4
 800b744:	ee36 7ac3 	vsub.f32	s14, s13, s6
 800b748:	edd2 2a00 	vldr	s5, [r2]
 800b74c:	ed92 5a01 	vldr	s10, [r2, #4]
 800b750:	ee64 3a22 	vmul.f32	s7, s8, s5
 800b754:	ee24 4a05 	vmul.f32	s8, s8, s10
 800b758:	ee24 5a85 	vmul.f32	s10, s9, s10
 800b75c:	ee64 4aa2 	vmul.f32	s9, s9, s5
 800b760:	ee33 5a85 	vadd.f32	s10, s7, s10
 800b764:	ee74 4ac4 	vsub.f32	s9, s9, s8
 800b768:	ed88 5a00 	vstr	s10, [r8]
 800b76c:	edc8 4a01 	vstr	s9, [r8, #4]
 800b770:	edd5 4a01 	vldr	s9, [r5, #4]
 800b774:	edd5 6a00 	vldr	s13, [r5]
 800b778:	9d06      	ldr	r5, [sp, #24]
 800b77a:	ee26 5a26 	vmul.f32	s10, s12, s13
 800b77e:	ee26 6a24 	vmul.f32	s12, s12, s9
 800b782:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800b786:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800b78a:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800b78e:	ee75 5a25 	vadd.f32	s11, s10, s11
 800b792:	ed86 6a01 	vstr	s12, [r6, #4]
 800b796:	edc6 5a00 	vstr	s11, [r6]
 800b79a:	edd5 5a01 	vldr	s11, [r5, #4]
 800b79e:	edd5 6a00 	vldr	s13, [r5]
 800b7a2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b7a4:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800b7a8:	ee67 6a26 	vmul.f32	s13, s14, s13
 800b7ac:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b7b0:	ee27 7a25 	vmul.f32	s14, s14, s11
 800b7b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800b7b8:	ee36 7a07 	vadd.f32	s14, s12, s14
 800b7bc:	edcc 7a01 	vstr	s15, [ip, #4]
 800b7c0:	ed8c 7a00 	vstr	s14, [ip]
 800b7c4:	6872      	ldr	r2, [r6, #4]
 800b7c6:	f000 fb09 	bl	800bddc <arm_radix8_butterfly_f32>
 800b7ca:	9803      	ldr	r0, [sp, #12]
 800b7cc:	4621      	mov	r1, r4
 800b7ce:	6872      	ldr	r2, [r6, #4]
 800b7d0:	2304      	movs	r3, #4
 800b7d2:	f000 fb03 	bl	800bddc <arm_radix8_butterfly_f32>
 800b7d6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b7d8:	4621      	mov	r1, r4
 800b7da:	6872      	ldr	r2, [r6, #4]
 800b7dc:	2304      	movs	r3, #4
 800b7de:	f000 fafd 	bl	800bddc <arm_radix8_butterfly_f32>
 800b7e2:	4621      	mov	r1, r4
 800b7e4:	6872      	ldr	r2, [r6, #4]
 800b7e6:	2304      	movs	r3, #4
 800b7e8:	9804      	ldr	r0, [sp, #16]
 800b7ea:	b00f      	add	sp, #60	; 0x3c
 800b7ec:	ecbd 8b06 	vpop	{d8-d10}
 800b7f0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7f4:	f000 baf2 	b.w	800bddc <arm_radix8_butterfly_f32>

0800b7f8 <arm_cfft_f32>:
 800b7f8:	2a01      	cmp	r2, #1
 800b7fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7fe:	4606      	mov	r6, r0
 800b800:	4617      	mov	r7, r2
 800b802:	460c      	mov	r4, r1
 800b804:	4698      	mov	r8, r3
 800b806:	8805      	ldrh	r5, [r0, #0]
 800b808:	d053      	beq.n	800b8b2 <arm_cfft_f32+0xba>
 800b80a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800b80e:	d04b      	beq.n	800b8a8 <arm_cfft_f32+0xb0>
 800b810:	d916      	bls.n	800b840 <arm_cfft_f32+0x48>
 800b812:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800b816:	d01a      	beq.n	800b84e <arm_cfft_f32+0x56>
 800b818:	d95a      	bls.n	800b8d0 <arm_cfft_f32+0xd8>
 800b81a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800b81e:	d043      	beq.n	800b8a8 <arm_cfft_f32+0xb0>
 800b820:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800b824:	d105      	bne.n	800b832 <arm_cfft_f32+0x3a>
 800b826:	2301      	movs	r3, #1
 800b828:	6872      	ldr	r2, [r6, #4]
 800b82a:	4629      	mov	r1, r5
 800b82c:	4620      	mov	r0, r4
 800b82e:	f000 fad5 	bl	800bddc <arm_radix8_butterfly_f32>
 800b832:	f1b8 0f00 	cmp.w	r8, #0
 800b836:	d111      	bne.n	800b85c <arm_cfft_f32+0x64>
 800b838:	2f01      	cmp	r7, #1
 800b83a:	d016      	beq.n	800b86a <arm_cfft_f32+0x72>
 800b83c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b840:	2d20      	cmp	r5, #32
 800b842:	d031      	beq.n	800b8a8 <arm_cfft_f32+0xb0>
 800b844:	d948      	bls.n	800b8d8 <arm_cfft_f32+0xe0>
 800b846:	2d40      	cmp	r5, #64	; 0x40
 800b848:	d0ed      	beq.n	800b826 <arm_cfft_f32+0x2e>
 800b84a:	2d80      	cmp	r5, #128	; 0x80
 800b84c:	d1f1      	bne.n	800b832 <arm_cfft_f32+0x3a>
 800b84e:	4621      	mov	r1, r4
 800b850:	4630      	mov	r0, r6
 800b852:	f7ff fca9 	bl	800b1a8 <arm_cfft_radix8by2_f32>
 800b856:	f1b8 0f00 	cmp.w	r8, #0
 800b85a:	d0ed      	beq.n	800b838 <arm_cfft_f32+0x40>
 800b85c:	68b2      	ldr	r2, [r6, #8]
 800b85e:	4620      	mov	r0, r4
 800b860:	89b1      	ldrh	r1, [r6, #12]
 800b862:	f7f4 fd3d 	bl	80002e0 <arm_bitreversal_32>
 800b866:	2f01      	cmp	r7, #1
 800b868:	d1e8      	bne.n	800b83c <arm_cfft_f32+0x44>
 800b86a:	ee07 5a90 	vmov	s15, r5
 800b86e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b872:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b876:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b87a:	2d00      	cmp	r5, #0
 800b87c:	d0de      	beq.n	800b83c <arm_cfft_f32+0x44>
 800b87e:	f104 0108 	add.w	r1, r4, #8
 800b882:	2300      	movs	r3, #0
 800b884:	ed11 7a02 	vldr	s14, [r1, #-8]
 800b888:	3301      	adds	r3, #1
 800b88a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800b88e:	3108      	adds	r1, #8
 800b890:	429d      	cmp	r5, r3
 800b892:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b896:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b89a:	ed01 7a04 	vstr	s14, [r1, #-16]
 800b89e:	ed41 7a03 	vstr	s15, [r1, #-12]
 800b8a2:	d1ef      	bne.n	800b884 <arm_cfft_f32+0x8c>
 800b8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8a8:	4621      	mov	r1, r4
 800b8aa:	4630      	mov	r0, r6
 800b8ac:	f7ff fd4c 	bl	800b348 <arm_cfft_radix8by4_f32>
 800b8b0:	e7bf      	b.n	800b832 <arm_cfft_f32+0x3a>
 800b8b2:	b1a5      	cbz	r5, 800b8de <arm_cfft_f32+0xe6>
 800b8b4:	f101 030c 	add.w	r3, r1, #12
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	ed53 7a02 	vldr	s15, [r3, #-8]
 800b8be:	3201      	adds	r2, #1
 800b8c0:	3308      	adds	r3, #8
 800b8c2:	eef1 7a67 	vneg.f32	s15, s15
 800b8c6:	4295      	cmp	r5, r2
 800b8c8:	ed43 7a04 	vstr	s15, [r3, #-16]
 800b8cc:	d1f5      	bne.n	800b8ba <arm_cfft_f32+0xc2>
 800b8ce:	e79c      	b.n	800b80a <arm_cfft_f32+0x12>
 800b8d0:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800b8d4:	d0a7      	beq.n	800b826 <arm_cfft_f32+0x2e>
 800b8d6:	e7ac      	b.n	800b832 <arm_cfft_f32+0x3a>
 800b8d8:	2d10      	cmp	r5, #16
 800b8da:	d0b8      	beq.n	800b84e <arm_cfft_f32+0x56>
 800b8dc:	e7a9      	b.n	800b832 <arm_cfft_f32+0x3a>
 800b8de:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800b8e2:	d896      	bhi.n	800b812 <arm_cfft_f32+0x1a>
 800b8e4:	e7ac      	b.n	800b840 <arm_cfft_f32+0x48>
 800b8e6:	bf00      	nop

0800b8e8 <arm_fir_decimate_init_f32>:
 800b8e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8ea:	9f07      	ldr	r7, [sp, #28]
 800b8ec:	fbb7 f4f2 	udiv	r4, r7, r2
 800b8f0:	fb02 7414 	mls	r4, r2, r4, r7
 800b8f4:	b994      	cbnz	r4, 800b91c <arm_fir_decimate_init_f32+0x34>
 800b8f6:	468e      	mov	lr, r1
 800b8f8:	4616      	mov	r6, r2
 800b8fa:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800b8fe:	4605      	mov	r5, r0
 800b900:	4472      	add	r2, lr
 800b902:	8069      	strh	r1, [r5, #2]
 800b904:	6043      	str	r3, [r0, #4]
 800b906:	4621      	mov	r1, r4
 800b908:	443a      	add	r2, r7
 800b90a:	9806      	ldr	r0, [sp, #24]
 800b90c:	0092      	lsls	r2, r2, #2
 800b90e:	f000 fd9c 	bl	800c44a <memset>
 800b912:	9b06      	ldr	r3, [sp, #24]
 800b914:	702e      	strb	r6, [r5, #0]
 800b916:	4620      	mov	r0, r4
 800b918:	60ab      	str	r3, [r5, #8]
 800b91a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b91c:	f06f 0001 	mvn.w	r0, #1
 800b920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b922:	bf00      	nop

0800b924 <arm_fir_decimate_f32>:
 800b924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b928:	7804      	ldrb	r4, [r0, #0]
 800b92a:	4683      	mov	fp, r0
 800b92c:	b08d      	sub	sp, #52	; 0x34
 800b92e:	8840      	ldrh	r0, [r0, #2]
 800b930:	f8db 5004 	ldr.w	r5, [fp, #4]
 800b934:	f06f 4940 	mvn.w	r9, #3221225472	; 0xc0000000
 800b938:	4696      	mov	lr, r2
 800b93a:	9208      	str	r2, [sp, #32]
 800b93c:	9502      	str	r5, [sp, #8]
 800b93e:	462a      	mov	r2, r5
 800b940:	f8db 6008 	ldr.w	r6, [fp, #8]
 800b944:	4481      	add	r9, r0
 800b946:	9009      	str	r0, [sp, #36]	; 0x24
 800b948:	eb06 0989 	add.w	r9, r6, r9, lsl #2
 800b94c:	fbb3 f3f4 	udiv	r3, r3, r4
 800b950:	089d      	lsrs	r5, r3, #2
 800b952:	eba3 0385 	sub.w	r3, r3, r5, lsl #2
 800b956:	950a      	str	r5, [sp, #40]	; 0x28
 800b958:	930b      	str	r3, [sp, #44]	; 0x2c
 800b95a:	2d00      	cmp	r5, #0
 800b95c:	f000 80f8 	beq.w	800bb50 <arm_fir_decimate_f32+0x22c>
 800b960:	0883      	lsrs	r3, r0, #2
 800b962:	f000 0003 	and.w	r0, r0, #3
 800b966:	462f      	mov	r7, r5
 800b968:	f8cd b010 	str.w	fp, [sp, #16]
 800b96c:	9305      	str	r3, [sp, #20]
 800b96e:	011b      	lsls	r3, r3, #4
 800b970:	9006      	str	r0, [sp, #24]
 800b972:	f10e 0a10 	add.w	sl, lr, #16
 800b976:	441a      	add	r2, r3
 800b978:	469b      	mov	fp, r3
 800b97a:	4648      	mov	r0, r9
 800b97c:	9703      	str	r7, [sp, #12]
 800b97e:	9207      	str	r2, [sp, #28]
 800b980:	f8cd 9004 	str.w	r9, [sp, #4]
 800b984:	00a4      	lsls	r4, r4, #2
 800b986:	460a      	mov	r2, r1
 800b988:	4623      	mov	r3, r4
 800b98a:	f852 5b04 	ldr.w	r5, [r2], #4
 800b98e:	3b01      	subs	r3, #1
 800b990:	f840 5b04 	str.w	r5, [r0], #4
 800b994:	d1f9      	bne.n	800b98a <arm_fir_decimate_f32+0x66>
 800b996:	9b04      	ldr	r3, [sp, #16]
 800b998:	00a4      	lsls	r4, r4, #2
 800b99a:	9f05      	ldr	r7, [sp, #20]
 800b99c:	f893 8000 	ldrb.w	r8, [r3]
 800b9a0:	4421      	add	r1, r4
 800b9a2:	9b01      	ldr	r3, [sp, #4]
 800b9a4:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800b9a8:	ed9f 1abb 	vldr	s2, [pc, #748]	; 800bc98 <arm_fir_decimate_f32+0x374>
 800b9ac:	4423      	add	r3, r4
 800b9ae:	eb06 0e08 	add.w	lr, r6, r8
 800b9b2:	9301      	str	r3, [sp, #4]
 800b9b4:	eb0e 0c08 	add.w	ip, lr, r8
 800b9b8:	eb0c 0908 	add.w	r9, ip, r8
 800b9bc:	2f00      	cmp	r7, #0
 800b9be:	f000 8161 	beq.w	800bc84 <arm_fir_decimate_f32+0x360>
 800b9c2:	9b02      	ldr	r3, [sp, #8]
 800b9c4:	eef0 5a41 	vmov.f32	s11, s2
 800b9c8:	eeb0 5a41 	vmov.f32	s10, s2
 800b9cc:	f106 0410 	add.w	r4, r6, #16
 800b9d0:	eef0 4a41 	vmov.f32	s9, s2
 800b9d4:	f103 0510 	add.w	r5, r3, #16
 800b9d8:	f10e 0010 	add.w	r0, lr, #16
 800b9dc:	f10c 0210 	add.w	r2, ip, #16
 800b9e0:	f109 0310 	add.w	r3, r9, #16
 800b9e4:	ed55 6a04 	vldr	s13, [r5, #-16]
 800b9e8:	3f01      	subs	r7, #1
 800b9ea:	ed13 6a04 	vldr	s12, [r3, #-16]
 800b9ee:	f105 0510 	add.w	r5, r5, #16
 800b9f2:	ed14 4a04 	vldr	s8, [r4, #-16]
 800b9f6:	f100 0010 	add.w	r0, r0, #16
 800b9fa:	ed50 1a08 	vldr	s3, [r0, #-32]	; 0xffffffe0
 800b9fe:	f104 0410 	add.w	r4, r4, #16
 800ba02:	ed52 2a04 	vldr	s5, [r2, #-16]
 800ba06:	ee26 4a84 	vmul.f32	s8, s13, s8
 800ba0a:	ee66 1aa1 	vmul.f32	s3, s13, s3
 800ba0e:	ed15 7a07 	vldr	s14, [r5, #-28]	; 0xffffffe4
 800ba12:	ee66 2aa2 	vmul.f32	s5, s13, s5
 800ba16:	ed54 3a07 	vldr	s7, [r4, #-28]	; 0xffffffe4
 800ba1a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800ba1e:	ed10 2a07 	vldr	s4, [r0, #-28]	; 0xffffffe4
 800ba22:	ed13 6a03 	vldr	s12, [r3, #-12]
 800ba26:	ee74 4a24 	vadd.f32	s9, s8, s9
 800ba2a:	ed12 3a03 	vldr	s6, [r2, #-12]
 800ba2e:	ee31 5a85 	vadd.f32	s10, s3, s10
 800ba32:	ee72 5aa5 	vadd.f32	s11, s5, s11
 800ba36:	ed55 7a06 	vldr	s15, [r5, #-24]	; 0xffffffe8
 800ba3a:	ee67 3a23 	vmul.f32	s7, s14, s7
 800ba3e:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800ba42:	ee27 2a02 	vmul.f32	s4, s14, s4
 800ba46:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 800ba4a:	ee27 3a03 	vmul.f32	s6, s14, s6
 800ba4e:	ed52 2a02 	vldr	s5, [r2, #-8]
 800ba52:	ee76 6a81 	vadd.f32	s13, s13, s2
 800ba56:	ed10 0a05 	vldr	s0, [r0, #-20]	; 0xffffffec
 800ba5a:	ee27 7a06 	vmul.f32	s14, s14, s12
 800ba5e:	ed13 6a02 	vldr	s12, [r3, #-8]
 800ba62:	ee73 3aa4 	vadd.f32	s7, s7, s9
 800ba66:	ed15 1a05 	vldr	s2, [r5, #-20]	; 0xffffffec
 800ba6a:	ee67 4a84 	vmul.f32	s9, s15, s8
 800ba6e:	ed52 0a01 	vldr	s1, [r2, #-4]
 800ba72:	ee32 2a05 	vadd.f32	s4, s4, s10
 800ba76:	ed14 4a05 	vldr	s8, [r4, #-20]	; 0xffffffec
 800ba7a:	ee27 5aa1 	vmul.f32	s10, s15, s3
 800ba7e:	ed53 1a01 	vldr	s3, [r3, #-4]
 800ba82:	ee33 3a25 	vadd.f32	s6, s6, s11
 800ba86:	f102 0210 	add.w	r2, r2, #16
 800ba8a:	ee67 5aa2 	vmul.f32	s11, s15, s5
 800ba8e:	f103 0310 	add.w	r3, r3, #16
 800ba92:	ee67 7a86 	vmul.f32	s15, s15, s12
 800ba96:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ba9a:	ee34 6aa3 	vadd.f32	s12, s9, s7
 800ba9e:	ee61 4a04 	vmul.f32	s9, s2, s8
 800baa2:	ee75 3a02 	vadd.f32	s7, s10, s4
 800baa6:	ee35 4a83 	vadd.f32	s8, s11, s6
 800baaa:	ee21 5a00 	vmul.f32	s10, s2, s0
 800baae:	ee61 5a20 	vmul.f32	s11, s2, s1
 800bab2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bab6:	ee21 1a21 	vmul.f32	s2, s2, s3
 800baba:	ee74 4a86 	vadd.f32	s9, s9, s12
 800babe:	ee35 5a23 	vadd.f32	s10, s10, s7
 800bac2:	ee75 5a84 	vadd.f32	s11, s11, s8
 800bac6:	ee31 1a27 	vadd.f32	s2, s2, s15
 800baca:	d18b      	bne.n	800b9e4 <arm_fir_decimate_f32+0xc0>
 800bacc:	445e      	add	r6, fp
 800bace:	44de      	add	lr, fp
 800bad0:	44dc      	add	ip, fp
 800bad2:	eb09 000b 	add.w	r0, r9, fp
 800bad6:	9a07      	ldr	r2, [sp, #28]
 800bad8:	9b06      	ldr	r3, [sp, #24]
 800bada:	b1db      	cbz	r3, 800bb14 <arm_fir_decimate_f32+0x1f0>
 800badc:	ecb2 6a01 	vldmia	r2!, {s12}
 800bae0:	3b01      	subs	r3, #1
 800bae2:	ecf6 6a01 	vldmia	r6!, {s13}
 800bae6:	ecbe 7a01 	vldmia	lr!, {s14}
 800baea:	ecfc 7a01 	vldmia	ip!, {s15}
 800baee:	ee66 6a26 	vmul.f32	s13, s12, s13
 800baf2:	ecb0 4a01 	vldmia	r0!, {s8}
 800baf6:	ee26 7a07 	vmul.f32	s14, s12, s14
 800bafa:	ee66 7a27 	vmul.f32	s15, s12, s15
 800bafe:	ee26 6a04 	vmul.f32	s12, s12, s8
 800bb02:	ee74 4aa6 	vadd.f32	s9, s9, s13
 800bb06:	ee35 5a07 	vadd.f32	s10, s10, s14
 800bb0a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800bb0e:	ee31 1a06 	vadd.f32	s2, s2, s12
 800bb12:	d1e3      	bne.n	800badc <arm_fir_decimate_f32+0x1b8>
 800bb14:	9b03      	ldr	r3, [sp, #12]
 800bb16:	eb09 0608 	add.w	r6, r9, r8
 800bb1a:	ed4a 4a04 	vstr	s9, [sl, #-16]
 800bb1e:	f10a 0a10 	add.w	sl, sl, #16
 800bb22:	3b01      	subs	r3, #1
 800bb24:	ed0a 5a07 	vstr	s10, [sl, #-28]	; 0xffffffe4
 800bb28:	ed4a 5a06 	vstr	s11, [sl, #-24]	; 0xffffffe8
 800bb2c:	ed0a 1a05 	vstr	s2, [sl, #-20]	; 0xffffffec
 800bb30:	9303      	str	r3, [sp, #12]
 800bb32:	d003      	beq.n	800bb3c <arm_fir_decimate_f32+0x218>
 800bb34:	9b04      	ldr	r3, [sp, #16]
 800bb36:	9801      	ldr	r0, [sp, #4]
 800bb38:	781c      	ldrb	r4, [r3, #0]
 800bb3a:	e723      	b.n	800b984 <arm_fir_decimate_f32+0x60>
 800bb3c:	9b08      	ldr	r3, [sp, #32]
 800bb3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bb40:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800bb44:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800bb48:	f8dd b010 	ldr.w	fp, [sp, #16]
 800bb4c:	9308      	str	r3, [sp, #32]
 800bb4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d061      	beq.n	800bc18 <arm_fir_decimate_f32+0x2f4>
 800bb54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb56:	4698      	mov	r8, r3
 800bb58:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bb5c:	0895      	lsrs	r5, r2, #2
 800bb5e:	f002 0703 	and.w	r7, r2, #3
 800bb62:	9a02      	ldr	r2, [sp, #8]
 800bb64:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 800bb68:	eb02 0c0e 	add.w	ip, r2, lr
 800bb6c:	f89b 4000 	ldrb.w	r4, [fp]
 800bb70:	4648      	mov	r0, r9
 800bb72:	460a      	mov	r2, r1
 800bb74:	4623      	mov	r3, r4
 800bb76:	ecf2 7a01 	vldmia	r2!, {s15}
 800bb7a:	3b01      	subs	r3, #1
 800bb7c:	ece0 7a01 	vstmia	r0!, {s15}
 800bb80:	d1f9      	bne.n	800bb76 <arm_fir_decimate_f32+0x252>
 800bb82:	00a4      	lsls	r4, r4, #2
 800bb84:	44a1      	add	r9, r4
 800bb86:	4421      	add	r1, r4
 800bb88:	2d00      	cmp	r5, #0
 800bb8a:	d076      	beq.n	800bc7a <arm_fir_decimate_f32+0x356>
 800bb8c:	9b02      	ldr	r3, [sp, #8]
 800bb8e:	4628      	mov	r0, r5
 800bb90:	eddf 7a41 	vldr	s15, [pc, #260]	; 800bc98 <arm_fir_decimate_f32+0x374>
 800bb94:	f103 0210 	add.w	r2, r3, #16
 800bb98:	f106 0310 	add.w	r3, r6, #16
 800bb9c:	ed52 6a04 	vldr	s13, [r2, #-16]
 800bba0:	3801      	subs	r0, #1
 800bba2:	ed13 7a04 	vldr	s14, [r3, #-16]
 800bba6:	f102 0210 	add.w	r2, r2, #16
 800bbaa:	ed12 5a07 	vldr	s10, [r2, #-28]	; 0xffffffe4
 800bbae:	f103 0310 	add.w	r3, r3, #16
 800bbb2:	ee66 5a87 	vmul.f32	s11, s13, s14
 800bbb6:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 800bbba:	ed12 6a06 	vldr	s12, [r2, #-24]	; 0xffffffe8
 800bbbe:	ee25 5a07 	vmul.f32	s10, s10, s14
 800bbc2:	ed13 7a06 	vldr	s14, [r3, #-24]	; 0xffffffe8
 800bbc6:	ee75 6aa7 	vadd.f32	s13, s11, s15
 800bbca:	ed52 5a05 	vldr	s11, [r2, #-20]	; 0xffffffec
 800bbce:	ee26 6a07 	vmul.f32	s12, s12, s14
 800bbd2:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 800bbd6:	ee75 6a26 	vadd.f32	s13, s10, s13
 800bbda:	ee25 7a87 	vmul.f32	s14, s11, s14
 800bbde:	ee76 7a26 	vadd.f32	s15, s12, s13
 800bbe2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bbe6:	d1d9      	bne.n	800bb9c <arm_fir_decimate_f32+0x278>
 800bbe8:	eb06 020e 	add.w	r2, r6, lr
 800bbec:	4660      	mov	r0, ip
 800bbee:	b157      	cbz	r7, 800bc06 <arm_fir_decimate_f32+0x2e2>
 800bbf0:	463b      	mov	r3, r7
 800bbf2:	ecf0 6a01 	vldmia	r0!, {s13}
 800bbf6:	3b01      	subs	r3, #1
 800bbf8:	ecb2 7a01 	vldmia	r2!, {s14}
 800bbfc:	ee26 7a87 	vmul.f32	s14, s13, s14
 800bc00:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bc04:	d1f5      	bne.n	800bbf2 <arm_fir_decimate_f32+0x2ce>
 800bc06:	f89b 3000 	ldrb.w	r3, [fp]
 800bc0a:	f1b8 0801 	subs.w	r8, r8, #1
 800bc0e:	ecea 7a01 	vstmia	sl!, {s15}
 800bc12:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 800bc16:	d1a9      	bne.n	800bb6c <arm_fir_decimate_f32+0x248>
 800bc18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc1a:	f8db 4008 	ldr.w	r4, [fp, #8]
 800bc1e:	1e59      	subs	r1, r3, #1
 800bc20:	088f      	lsrs	r7, r1, #2
 800bc22:	d01d      	beq.n	800bc60 <arm_fir_decimate_f32+0x33c>
 800bc24:	f104 0210 	add.w	r2, r4, #16
 800bc28:	f106 0310 	add.w	r3, r6, #16
 800bc2c:	4638      	mov	r0, r7
 800bc2e:	f853 5c10 	ldr.w	r5, [r3, #-16]
 800bc32:	3801      	subs	r0, #1
 800bc34:	f103 0310 	add.w	r3, r3, #16
 800bc38:	f102 0210 	add.w	r2, r2, #16
 800bc3c:	f842 5c20 	str.w	r5, [r2, #-32]
 800bc40:	f853 5c1c 	ldr.w	r5, [r3, #-28]
 800bc44:	f842 5c1c 	str.w	r5, [r2, #-28]
 800bc48:	f853 5c18 	ldr.w	r5, [r3, #-24]
 800bc4c:	f842 5c18 	str.w	r5, [r2, #-24]
 800bc50:	f853 5c14 	ldr.w	r5, [r3, #-20]
 800bc54:	f842 5c14 	str.w	r5, [r2, #-20]
 800bc58:	d1e9      	bne.n	800bc2e <arm_fir_decimate_f32+0x30a>
 800bc5a:	013b      	lsls	r3, r7, #4
 800bc5c:	441c      	add	r4, r3
 800bc5e:	441e      	add	r6, r3
 800bc60:	f011 0303 	ands.w	r3, r1, #3
 800bc64:	d006      	beq.n	800bc74 <arm_fir_decimate_f32+0x350>
 800bc66:	4622      	mov	r2, r4
 800bc68:	f856 1b04 	ldr.w	r1, [r6], #4
 800bc6c:	3b01      	subs	r3, #1
 800bc6e:	f842 1b04 	str.w	r1, [r2], #4
 800bc72:	d1f9      	bne.n	800bc68 <arm_fir_decimate_f32+0x344>
 800bc74:	b00d      	add	sp, #52	; 0x34
 800bc76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc7a:	9802      	ldr	r0, [sp, #8]
 800bc7c:	4632      	mov	r2, r6
 800bc7e:	eddf 7a06 	vldr	s15, [pc, #24]	; 800bc98 <arm_fir_decimate_f32+0x374>
 800bc82:	e7b4      	b.n	800bbee <arm_fir_decimate_f32+0x2ca>
 800bc84:	4648      	mov	r0, r9
 800bc86:	9a02      	ldr	r2, [sp, #8]
 800bc88:	eef0 5a41 	vmov.f32	s11, s2
 800bc8c:	eeb0 5a41 	vmov.f32	s10, s2
 800bc90:	eef0 4a41 	vmov.f32	s9, s2
 800bc94:	e720      	b.n	800bad8 <arm_fir_decimate_f32+0x1b4>
 800bc96:	bf00      	nop
 800bc98:	00000000 	.word	0x00000000

0800bc9c <arm_cmplx_mult_cmplx_f32>:
 800bc9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc9e:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 800bca2:	d073      	beq.n	800bd8c <arm_cmplx_mult_cmplx_f32+0xf0>
 800bca4:	f100 0620 	add.w	r6, r0, #32
 800bca8:	f101 0520 	add.w	r5, r1, #32
 800bcac:	f102 0420 	add.w	r4, r2, #32
 800bcb0:	4677      	mov	r7, lr
 800bcb2:	ed16 7a08 	vldr	s14, [r6, #-32]	; 0xffffffe0
 800bcb6:	3f01      	subs	r7, #1
 800bcb8:	ed55 7a08 	vldr	s15, [r5, #-32]	; 0xffffffe0
 800bcbc:	f106 0620 	add.w	r6, r6, #32
 800bcc0:	ed56 5a0f 	vldr	s11, [r6, #-60]	; 0xffffffc4
 800bcc4:	f105 0520 	add.w	r5, r5, #32
 800bcc8:	ed55 6a0f 	vldr	s13, [r5, #-60]	; 0xffffffc4
 800bccc:	ee27 3a27 	vmul.f32	s6, s14, s15
 800bcd0:	ee67 4aa5 	vmul.f32	s9, s15, s11
 800bcd4:	ed16 6a0e 	vldr	s12, [r6, #-56]	; 0xffffffc8
 800bcd8:	ee25 4aa6 	vmul.f32	s8, s11, s13
 800bcdc:	ed55 7a0e 	vldr	s15, [r5, #-56]	; 0xffffffc8
 800bce0:	ee67 6a26 	vmul.f32	s13, s14, s13
 800bce4:	ed15 5a0d 	vldr	s10, [r5, #-52]	; 0xffffffcc
 800bce8:	ed56 2a0d 	vldr	s5, [r6, #-52]	; 0xffffffcc
 800bcec:	ee66 3a27 	vmul.f32	s7, s12, s15
 800bcf0:	ee66 5a05 	vmul.f32	s11, s12, s10
 800bcf4:	ed16 7a0c 	vldr	s14, [r6, #-48]	; 0xffffffd0
 800bcf8:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800bcfc:	ed15 6a0c 	vldr	s12, [r5, #-48]	; 0xffffffd0
 800bd00:	ee25 5a22 	vmul.f32	s10, s10, s5
 800bd04:	f104 0420 	add.w	r4, r4, #32
 800bd08:	ee33 4a44 	vsub.f32	s8, s6, s8
 800bd0c:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800bd10:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800bd14:	ed04 4a10 	vstr	s8, [r4, #-64]	; 0xffffffc0
 800bd18:	ee67 4a06 	vmul.f32	s9, s14, s12
 800bd1c:	ed16 5a0b 	vldr	s10, [r6, #-44]	; 0xffffffd4
 800bd20:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800bd24:	ed44 6a0f 	vstr	s13, [r4, #-60]	; 0xffffffc4
 800bd28:	ed55 6a0b 	vldr	s13, [r5, #-44]	; 0xffffffd4
 800bd2c:	ee66 5a05 	vmul.f32	s11, s12, s10
 800bd30:	ed44 3a0e 	vstr	s7, [r4, #-56]	; 0xffffffc8
 800bd34:	ee25 5a26 	vmul.f32	s10, s10, s13
 800bd38:	ed44 7a0d 	vstr	s15, [r4, #-52]	; 0xffffffcc
 800bd3c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800bd40:	ed56 7a0a 	vldr	s15, [r6, #-40]	; 0xffffffd8
 800bd44:	ed55 6a0a 	vldr	s13, [r5, #-40]	; 0xffffffd8
 800bd48:	ed16 6a09 	vldr	s12, [r6, #-36]	; 0xffffffdc
 800bd4c:	ee34 5ac5 	vsub.f32	s10, s9, s10
 800bd50:	ed15 4a09 	vldr	s8, [r5, #-36]	; 0xffffffdc
 800bd54:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800bd58:	ee66 6a86 	vmul.f32	s13, s13, s12
 800bd5c:	ee67 7a84 	vmul.f32	s15, s15, s8
 800bd60:	ed04 5a0c 	vstr	s10, [r4, #-48]	; 0xffffffd0
 800bd64:	ee26 6a04 	vmul.f32	s12, s12, s8
 800bd68:	ee37 7a25 	vadd.f32	s14, s14, s11
 800bd6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd70:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800bd74:	ed04 7a0b 	vstr	s14, [r4, #-44]	; 0xffffffd4
 800bd78:	ed44 7a09 	vstr	s15, [r4, #-36]	; 0xffffffdc
 800bd7c:	ed04 6a0a 	vstr	s12, [r4, #-40]	; 0xffffffd8
 800bd80:	d197      	bne.n	800bcb2 <arm_cmplx_mult_cmplx_f32+0x16>
 800bd82:	ea4f 144e 	mov.w	r4, lr, lsl #5
 800bd86:	4420      	add	r0, r4
 800bd88:	4421      	add	r1, r4
 800bd8a:	4422      	add	r2, r4
 800bd8c:	f013 0303 	ands.w	r3, r3, #3
 800bd90:	d022      	beq.n	800bdd8 <arm_cmplx_mult_cmplx_f32+0x13c>
 800bd92:	3008      	adds	r0, #8
 800bd94:	3108      	adds	r1, #8
 800bd96:	3208      	adds	r2, #8
 800bd98:	ed50 7a02 	vldr	s15, [r0, #-8]
 800bd9c:	3b01      	subs	r3, #1
 800bd9e:	ed11 7a02 	vldr	s14, [r1, #-8]
 800bda2:	f100 0008 	add.w	r0, r0, #8
 800bda6:	ed50 6a03 	vldr	s13, [r0, #-12]
 800bdaa:	f101 0108 	add.w	r1, r1, #8
 800bdae:	ed51 5a03 	vldr	s11, [r1, #-12]
 800bdb2:	ee27 6a87 	vmul.f32	s12, s15, s14
 800bdb6:	ee26 7a87 	vmul.f32	s14, s13, s14
 800bdba:	f102 0208 	add.w	r2, r2, #8
 800bdbe:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800bdc2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800bdc6:	ee76 6a66 	vsub.f32	s13, s12, s13
 800bdca:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bdce:	ed42 6a04 	vstr	s13, [r2, #-16]
 800bdd2:	ed42 7a03 	vstr	s15, [r2, #-12]
 800bdd6:	d1df      	bne.n	800bd98 <arm_cmplx_mult_cmplx_f32+0xfc>
 800bdd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bdda:	bf00      	nop

0800bddc <arm_radix8_butterfly_f32>:
 800bddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde0:	469e      	mov	lr, r3
 800bde2:	4603      	mov	r3, r0
 800bde4:	468a      	mov	sl, r1
 800bde6:	468b      	mov	fp, r1
 800bde8:	3304      	adds	r3, #4
 800bdea:	ed2d 8b10 	vpush	{d8-d15}
 800bdee:	469c      	mov	ip, r3
 800bdf0:	b09d      	sub	sp, #116	; 0x74
 800bdf2:	ed9f 9ac3 	vldr	s18, [pc, #780]	; 800c100 <arm_radix8_butterfly_f32+0x324>
 800bdf6:	9019      	str	r0, [sp, #100]	; 0x64
 800bdf8:	921a      	str	r2, [sp, #104]	; 0x68
 800bdfa:	931b      	str	r3, [sp, #108]	; 0x6c
 800bdfc:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800be00:	f04f 0800 	mov.w	r8, #0
 800be04:	461a      	mov	r2, r3
 800be06:	9311      	str	r3, [sp, #68]	; 0x44
 800be08:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800be0c:	4611      	mov	r1, r2
 800be0e:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800be12:	9300      	str	r3, [sp, #0]
 800be14:	0053      	lsls	r3, r2, #1
 800be16:	18d5      	adds	r5, r2, r3
 800be18:	9301      	str	r3, [sp, #4]
 800be1a:	0113      	lsls	r3, r2, #4
 800be1c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800be1e:	194c      	adds	r4, r1, r5
 800be20:	eb02 0609 	add.w	r6, r2, r9
 800be24:	9302      	str	r3, [sp, #8]
 800be26:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800be2a:	4613      	mov	r3, r2
 800be2c:	190a      	adds	r2, r1, r4
 800be2e:	eb06 0709 	add.w	r7, r6, r9
 800be32:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800be36:	1888      	adds	r0, r1, r2
 800be38:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800be3c:	4401      	add	r1, r0
 800be3e:	3204      	adds	r2, #4
 800be40:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800be44:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800be48:	9b00      	ldr	r3, [sp, #0]
 800be4a:	3104      	adds	r1, #4
 800be4c:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800be50:	44d8      	add	r8, fp
 800be52:	ed90 7a00 	vldr	s14, [r0]
 800be56:	ed94 5a00 	vldr	s10, [r4]
 800be5a:	45c2      	cmp	sl, r8
 800be5c:	edd7 3a00 	vldr	s7, [r7]
 800be60:	ed96 6a00 	vldr	s12, [r6]
 800be64:	ee37 1a85 	vadd.f32	s2, s15, s10
 800be68:	ed52 6a01 	vldr	s13, [r2, #-4]
 800be6c:	ee73 4a87 	vadd.f32	s9, s7, s14
 800be70:	ee37 5ac5 	vsub.f32	s10, s15, s10
 800be74:	edd5 7a00 	vldr	s15, [r5]
 800be78:	ee73 3ac7 	vsub.f32	s7, s7, s14
 800be7c:	ed11 7a01 	vldr	s14, [r1, #-4]
 800be80:	ee36 2a26 	vadd.f32	s4, s12, s13
 800be84:	ee37 4a87 	vadd.f32	s8, s15, s14
 800be88:	ee76 6a66 	vsub.f32	s13, s12, s13
 800be8c:	ee71 5a24 	vadd.f32	s11, s2, s9
 800be90:	ee32 6a04 	vadd.f32	s12, s4, s8
 800be94:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800be98:	ee31 1a64 	vsub.f32	s2, s2, s9
 800be9c:	ee75 4a86 	vadd.f32	s9, s11, s12
 800bea0:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800bea4:	ee75 5ac6 	vsub.f32	s11, s11, s12
 800bea8:	ed4c 4a01 	vstr	s9, [ip, #-4]
 800beac:	ee32 2a44 	vsub.f32	s4, s4, s8
 800beb0:	ee67 7a89 	vmul.f32	s15, s15, s18
 800beb4:	ed94 0a01 	vldr	s0, [r4, #4]
 800beb8:	edc4 5a00 	vstr	s11, [r4]
 800bebc:	ee36 7a87 	vadd.f32	s14, s13, s14
 800bec0:	edd6 5a01 	vldr	s11, [r6, #4]
 800bec4:	edd5 2a01 	vldr	s5, [r5, #4]
 800bec8:	ee75 1a27 	vadd.f32	s3, s10, s15
 800becc:	ed92 4a00 	vldr	s8, [r2]
 800bed0:	ee75 7a67 	vsub.f32	s15, s10, s15
 800bed4:	edd1 4a00 	vldr	s9, [r1]
 800bed8:	ee27 7a09 	vmul.f32	s14, s14, s18
 800bedc:	ee35 3ac4 	vsub.f32	s6, s11, s8
 800bee0:	ed9c 6a00 	vldr	s12, [ip]
 800bee4:	ee72 6ae4 	vsub.f32	s13, s5, s9
 800bee8:	edd0 0a01 	vldr	s1, [r0, #4]
 800beec:	ed97 5a01 	vldr	s10, [r7, #4]
 800bef0:	ee35 4a84 	vadd.f32	s8, s11, s8
 800bef4:	ee72 4aa4 	vadd.f32	s9, s5, s9
 800bef8:	ee73 5a26 	vadd.f32	s11, s6, s13
 800befc:	ee76 2a00 	vadd.f32	s5, s12, s0
 800bf00:	ee73 6a66 	vsub.f32	s13, s6, s13
 800bf04:	ee36 6a40 	vsub.f32	s12, s12, s0
 800bf08:	ee35 0a20 	vadd.f32	s0, s10, s1
 800bf0c:	ee65 5a89 	vmul.f32	s11, s11, s18
 800bf10:	ee35 5a60 	vsub.f32	s10, s10, s1
 800bf14:	ee32 3a80 	vadd.f32	s6, s5, s0
 800bf18:	ee74 0a24 	vadd.f32	s1, s8, s9
 800bf1c:	ee66 6a89 	vmul.f32	s13, s13, s18
 800bf20:	ee74 4a64 	vsub.f32	s9, s8, s9
 800bf24:	ee32 4ac0 	vsub.f32	s8, s5, s0
 800bf28:	ee75 2a25 	vadd.f32	s5, s10, s11
 800bf2c:	ee33 0a20 	vadd.f32	s0, s6, s1
 800bf30:	ee75 5a65 	vsub.f32	s11, s10, s11
 800bf34:	ee33 3a60 	vsub.f32	s6, s6, s1
 800bf38:	ee36 5a26 	vadd.f32	s10, s12, s13
 800bf3c:	ed8c 0a00 	vstr	s0, [ip]
 800bf40:	ee76 6a66 	vsub.f32	s13, s12, s13
 800bf44:	449c      	add	ip, r3
 800bf46:	ee33 6a87 	vadd.f32	s12, s7, s14
 800bf4a:	ed84 3a01 	vstr	s6, [r4, #4]
 800bf4e:	ee33 7ac7 	vsub.f32	s14, s7, s14
 800bf52:	441c      	add	r4, r3
 800bf54:	ee71 3a24 	vadd.f32	s7, s2, s9
 800bf58:	ee71 4a64 	vsub.f32	s9, s2, s9
 800bf5c:	ee31 3aa2 	vadd.f32	s6, s3, s5
 800bf60:	edc7 3a00 	vstr	s7, [r7]
 800bf64:	ee34 1a42 	vsub.f32	s2, s8, s4
 800bf68:	edc0 4a00 	vstr	s9, [r0]
 800bf6c:	ee77 3aa5 	vadd.f32	s7, s15, s11
 800bf70:	ee75 4a46 	vsub.f32	s9, s10, s12
 800bf74:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800bf78:	ed87 1a01 	vstr	s2, [r7, #4]
 800bf7c:	ee76 5ac7 	vsub.f32	s11, s13, s14
 800bf80:	441f      	add	r7, r3
 800bf82:	ee32 4a04 	vadd.f32	s8, s4, s8
 800bf86:	ee71 1ae2 	vsub.f32	s3, s3, s5
 800bf8a:	ee36 6a05 	vadd.f32	s12, s12, s10
 800bf8e:	ee37 7a26 	vadd.f32	s14, s14, s13
 800bf92:	ed80 4a01 	vstr	s8, [r0, #4]
 800bf96:	ed86 3a00 	vstr	s6, [r6]
 800bf9a:	4418      	add	r0, r3
 800bf9c:	ed41 1a01 	vstr	s3, [r1, #-4]
 800bfa0:	ed42 3a01 	vstr	s7, [r2, #-4]
 800bfa4:	edc5 7a00 	vstr	s15, [r5]
 800bfa8:	edc6 4a01 	vstr	s9, [r6, #4]
 800bfac:	441e      	add	r6, r3
 800bfae:	ed81 6a00 	vstr	s12, [r1]
 800bfb2:	4419      	add	r1, r3
 800bfb4:	edc2 5a00 	vstr	s11, [r2]
 800bfb8:	441a      	add	r2, r3
 800bfba:	ed85 7a01 	vstr	s14, [r5, #4]
 800bfbe:	441d      	add	r5, r3
 800bfc0:	f63f af44 	bhi.w	800be4c <arm_radix8_butterfly_f32+0x70>
 800bfc4:	9300      	str	r3, [sp, #0]
 800bfc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bfc8:	2b07      	cmp	r3, #7
 800bfca:	f240 81f4 	bls.w	800c3b6 <arm_radix8_butterfly_f32+0x5da>
 800bfce:	9901      	ldr	r1, [sp, #4]
 800bfd0:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 800bfd4:	9d02      	ldr	r5, [sp, #8]
 800bfd6:	ea4f 02ce 	mov.w	r2, lr, lsl #3
 800bfda:	3101      	adds	r1, #1
 800bfdc:	eb04 000e 	add.w	r0, r4, lr
 800bfe0:	00e4      	lsls	r4, r4, #3
 800bfe2:	3508      	adds	r5, #8
 800bfe4:	4419      	add	r1, r3
 800bfe6:	eb00 0c0e 	add.w	ip, r0, lr
 800bfea:	9413      	str	r4, [sp, #76]	; 0x4c
 800bfec:	00c0      	lsls	r0, r0, #3
 800bfee:	185e      	adds	r6, r3, r1
 800bff0:	4617      	mov	r7, r2
 800bff2:	9218      	str	r2, [sp, #96]	; 0x60
 800bff4:	f109 0908 	add.w	r9, r9, #8
 800bff8:	199c      	adds	r4, r3, r6
 800bffa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bffc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800bffe:	9012      	str	r0, [sp, #72]	; 0x48
 800c000:	195d      	adds	r5, r3, r5
 800c002:	9811      	ldr	r0, [sp, #68]	; 0x44
 800c004:	443a      	add	r2, r7
 800c006:	950c      	str	r5, [sp, #48]	; 0x30
 800c008:	4698      	mov	r8, r3
 800c00a:	4420      	add	r0, r4
 800c00c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800c00e:	19d7      	adds	r7, r2, r7
 800c010:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800c014:	4405      	add	r5, r0
 800c016:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800c01a:	9710      	str	r7, [sp, #64]	; 0x40
 800c01c:	eb0c 070e 	add.w	r7, ip, lr
 800c020:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800c024:	3404      	adds	r4, #4
 800c026:	3004      	adds	r0, #4
 800c028:	44c8      	add	r8, r9
 800c02a:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
 800c02e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c030:	940a      	str	r4, [sp, #40]	; 0x28
 800c032:	9009      	str	r0, [sp, #36]	; 0x24
 800c034:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800c038:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800c03a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c03e:	9815      	ldr	r0, [sp, #84]	; 0x54
 800c040:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800c044:	eb07 080e 	add.w	r8, r7, lr
 800c048:	eb04 0900 	add.w	r9, r4, r0
 800c04c:	00f8      	lsls	r0, r7, #3
 800c04e:	ea4f 0cc8 	mov.w	ip, r8, lsl #3
 800c052:	3504      	adds	r5, #4
 800c054:	4607      	mov	r7, r0
 800c056:	9017      	str	r0, [sp, #92]	; 0x5c
 800c058:	910b      	str	r1, [sp, #44]	; 0x2c
 800c05a:	4618      	mov	r0, r3
 800c05c:	eb03 01c6 	add.w	r1, r3, r6, lsl #3
 800c060:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c062:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
 800c066:	18e3      	adds	r3, r4, r3
 800c068:	9508      	str	r5, [sp, #32]
 800c06a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800c06c:	910e      	str	r1, [sp, #56]	; 0x38
 800c06e:	4621      	mov	r1, r4
 800c070:	eb04 0805 	add.w	r8, r4, r5
 800c074:	9304      	str	r3, [sp, #16]
 800c076:	19e5      	adds	r5, r4, r7
 800c078:	ea4f 130e 	mov.w	r3, lr, lsl #4
 800c07c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800c07e:	9316      	str	r3, [sp, #88]	; 0x58
 800c080:	190b      	adds	r3, r1, r4
 800c082:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800c084:	9505      	str	r5, [sp, #20]
 800c086:	9303      	str	r3, [sp, #12]
 800c088:	f100 0308 	add.w	r3, r0, #8
 800c08c:	9707      	str	r7, [sp, #28]
 800c08e:	4638      	mov	r0, r7
 800c090:	930f      	str	r3, [sp, #60]	; 0x3c
 800c092:	2301      	movs	r3, #1
 800c094:	9306      	str	r3, [sp, #24]
 800c096:	9b00      	ldr	r3, [sp, #0]
 800c098:	ed90 fa00 	vldr	s30, [r0]
 800c09c:	edd0 ba01 	vldr	s23, [r0, #4]
 800c0a0:	9803      	ldr	r0, [sp, #12]
 800c0a2:	9903      	ldr	r1, [sp, #12]
 800c0a4:	ed90 ba01 	vldr	s22, [r0, #4]
 800c0a8:	9804      	ldr	r0, [sp, #16]
 800c0aa:	edd1 ea00 	vldr	s29, [r1]
 800c0ae:	edd0 aa01 	vldr	s21, [r0, #4]
 800c0b2:	9805      	ldr	r0, [sp, #20]
 800c0b4:	9905      	ldr	r1, [sp, #20]
 800c0b6:	edd0 7a01 	vldr	s15, [r0, #4]
 800c0ba:	ed91 da00 	vldr	s26, [r1]
 800c0be:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c0c0:	9c04      	ldr	r4, [sp, #16]
 800c0c2:	edcd 7a01 	vstr	s15, [sp, #4]
 800c0c6:	edd8 7a01 	vldr	s15, [r8, #4]
 800c0ca:	9100      	str	r1, [sp, #0]
 800c0cc:	edd2 fa00 	vldr	s31, [r2]
 800c0d0:	ed94 ea00 	vldr	s28, [r4]
 800c0d4:	ed92 ca01 	vldr	s24, [r2, #4]
 800c0d8:	f8dd e020 	ldr.w	lr, [sp, #32]
 800c0dc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c0de:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c0e0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800c0e2:	edd9 da00 	vldr	s27, [r9]
 800c0e6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800c0e8:	edd8 ca00 	vldr	s25, [r8]
 800c0ec:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c0ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c0f0:	f8dd c018 	ldr.w	ip, [sp, #24]
 800c0f4:	ed99 aa01 	vldr	s20, [r9, #4]
 800c0f8:	edcd 7a02 	vstr	s15, [sp, #8]
 800c0fc:	9800      	ldr	r0, [sp, #0]
 800c0fe:	e001      	b.n	800c104 <arm_radix8_butterfly_f32+0x328>
 800c100:	3f3504f3 	.word	0x3f3504f3
 800c104:	edd5 3a00 	vldr	s7, [r5]
 800c108:	44dc      	add	ip, fp
 800c10a:	ed91 7a00 	vldr	s14, [r1]
 800c10e:	edd4 8a00 	vldr	s17, [r4]
 800c112:	45e2      	cmp	sl, ip
 800c114:	ed57 7a01 	vldr	s15, [r7, #-4]
 800c118:	ed90 5a00 	vldr	s10, [r0]
 800c11c:	ed56 5a01 	vldr	s11, [r6, #-4]
 800c120:	ee38 6aa7 	vadd.f32	s12, s17, s15
 800c124:	ed92 1a00 	vldr	s2, [r2]
 800c128:	ee78 4ae7 	vsub.f32	s9, s17, s15
 800c12c:	ed1e 4a01 	vldr	s8, [lr, #-4]
 800c130:	ee75 9a25 	vadd.f32	s19, s10, s11
 800c134:	ee31 3a07 	vadd.f32	s6, s2, s14
 800c138:	ed92 8a01 	vldr	s16, [r2, #4]
 800c13c:	ee73 6a84 	vadd.f32	s13, s7, s8
 800c140:	ee75 5a65 	vsub.f32	s11, s10, s11
 800c144:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800c148:	ee73 1a06 	vadd.f32	s3, s6, s12
 800c14c:	ee39 5aa6 	vadd.f32	s10, s19, s13
 800c150:	ee75 7a84 	vadd.f32	s15, s11, s8
 800c154:	ee31 1a47 	vsub.f32	s2, s2, s14
 800c158:	ee31 7a85 	vadd.f32	s14, s3, s10
 800c15c:	ee67 7a89 	vmul.f32	s15, s15, s18
 800c160:	ee33 3a46 	vsub.f32	s6, s6, s12
 800c164:	ed82 7a00 	vstr	s14, [r2]
 800c168:	ee79 9ae6 	vsub.f32	s19, s19, s13
 800c16c:	ed96 6a00 	vldr	s12, [r6]
 800c170:	ee34 2aa7 	vadd.f32	s4, s9, s15
 800c174:	edd5 3a01 	vldr	s7, [r5, #4]
 800c178:	ee74 8ae7 	vsub.f32	s17, s9, s15
 800c17c:	ed90 7a01 	vldr	s14, [r0, #4]
 800c180:	ee35 4ac4 	vsub.f32	s8, s11, s8
 800c184:	edde 4a00 	vldr	s9, [lr]
 800c188:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800c18c:	ee77 2a46 	vsub.f32	s5, s14, s12
 800c190:	edd1 6a01 	vldr	s13, [r1, #4]
 800c194:	ee73 7ae4 	vsub.f32	s15, s7, s9
 800c198:	edd7 0a00 	vldr	s1, [r7]
 800c19c:	ee77 5a06 	vadd.f32	s11, s14, s12
 800c1a0:	ed94 7a01 	vldr	s14, [r4, #4]
 800c1a4:	ee33 6aa4 	vadd.f32	s12, s7, s9
 800c1a8:	ee32 0ae7 	vsub.f32	s0, s5, s15
 800c1ac:	ee78 4a66 	vsub.f32	s9, s16, s13
 800c1b0:	ee78 3a26 	vadd.f32	s7, s16, s13
 800c1b4:	ee72 2aa7 	vadd.f32	s5, s5, s15
 800c1b8:	ee77 6a20 	vadd.f32	s13, s14, s1
 800c1bc:	ee24 4a09 	vmul.f32	s8, s8, s18
 800c1c0:	ee37 7a60 	vsub.f32	s14, s14, s1
 800c1c4:	ee20 8a09 	vmul.f32	s16, s0, s18
 800c1c8:	ee75 0a86 	vadd.f32	s1, s11, s12
 800c1cc:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800c1d0:	ee62 2a89 	vmul.f32	s5, s5, s18
 800c1d4:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800c1d8:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800c1dc:	ee77 7a62 	vsub.f32	s15, s14, s5
 800c1e0:	ee74 5a88 	vadd.f32	s11, s9, s16
 800c1e4:	ee34 8ac8 	vsub.f32	s16, s9, s16
 800c1e8:	ee77 4a22 	vadd.f32	s9, s14, s5
 800c1ec:	ee71 2a04 	vadd.f32	s5, s2, s8
 800c1f0:	ee31 7a44 	vsub.f32	s14, s2, s8
 800c1f4:	ee30 1a60 	vsub.f32	s2, s0, s1
 800c1f8:	ee73 1a06 	vadd.f32	s3, s6, s12
 800c1fc:	ee33 6a46 	vsub.f32	s12, s6, s12
 800c200:	ee33 3ae9 	vsub.f32	s6, s7, s19
 800c204:	ee79 6aa3 	vadd.f32	s13, s19, s7
 800c208:	ee38 4a68 	vsub.f32	s8, s16, s17
 800c20c:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800c210:	ee72 5a25 	vadd.f32	s11, s4, s11
 800c214:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800c218:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800c21c:	ee77 2a27 	vadd.f32	s5, s14, s15
 800c220:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c224:	ee78 7a88 	vadd.f32	s15, s17, s16
 800c228:	ee6e 8a05 	vmul.f32	s17, s28, s10
 800c22c:	ee2a 8a81 	vmul.f32	s16, s21, s2
 800c230:	ee2a 5a85 	vmul.f32	s10, s21, s10
 800c234:	ee2e 1a01 	vmul.f32	s2, s28, s2
 800c238:	ee6f 9a21 	vmul.f32	s19, s30, s3
 800c23c:	ee70 0a20 	vadd.f32	s1, s0, s1
 800c240:	ee6b 1aa1 	vmul.f32	s3, s23, s3
 800c244:	ee2b 0a83 	vmul.f32	s0, s23, s6
 800c248:	ee2f 3a03 	vmul.f32	s6, s30, s6
 800c24c:	edc2 0a01 	vstr	s1, [r2, #4]
 800c250:	ee38 8a88 	vadd.f32	s16, s17, s16
 800c254:	441a      	add	r2, r3
 800c256:	ee6c 8a23 	vmul.f32	s17, s24, s7
 800c25a:	ee31 5a45 	vsub.f32	s10, s2, s10
 800c25e:	ee6f 3aa3 	vmul.f32	s7, s31, s7
 800c262:	ed81 8a00 	vstr	s16, [r1]
 800c266:	ee39 0a80 	vadd.f32	s0, s19, s0
 800c26a:	ee33 3a61 	vsub.f32	s6, s6, s3
 800c26e:	ed81 5a01 	vstr	s10, [r1, #4]
 800c272:	ee6f 0a82 	vmul.f32	s1, s31, s4
 800c276:	edcd 3a00 	vstr	s7, [sp]
 800c27a:	ed9d 5a02 	vldr	s10, [sp, #8]
 800c27e:	ee2d 8a06 	vmul.f32	s16, s26, s12
 800c282:	eddd 3a01 	vldr	s7, [sp, #4]
 800c286:	ee6c 9aa4 	vmul.f32	s19, s25, s9
 800c28a:	ed84 0a00 	vstr	s0, [r4]
 800c28e:	ee65 4a24 	vmul.f32	s9, s10, s9
 800c292:	ed84 3a01 	vstr	s6, [r4, #4]
 800c296:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800c29a:	ee23 6a86 	vmul.f32	s12, s7, s12
 800c29e:	eddd 3a00 	vldr	s7, [sp]
 800c2a2:	ee25 5a25 	vmul.f32	s10, s10, s11
 800c2a6:	4419      	add	r1, r3
 800c2a8:	ee2d 0aa2 	vmul.f32	s0, s27, s5
 800c2ac:	441c      	add	r4, r3
 800c2ae:	ee6a 1a04 	vmul.f32	s3, s20, s8
 800c2b2:	ee70 0aa8 	vadd.f32	s1, s1, s17
 800c2b6:	ee2e 3a87 	vmul.f32	s6, s29, s14
 800c2ba:	ee6b 8a27 	vmul.f32	s17, s22, s15
 800c2be:	ee2c 2a02 	vmul.f32	s4, s24, s4
 800c2c2:	ee6d 6a26 	vmul.f32	s13, s26, s13
 800c2c6:	ee6c 5aa5 	vmul.f32	s11, s25, s11
 800c2ca:	ee6a 2a22 	vmul.f32	s5, s20, s5
 800c2ce:	ee2d 4a84 	vmul.f32	s8, s27, s8
 800c2d2:	ee2b 7a07 	vmul.f32	s14, s22, s14
 800c2d6:	ee6e 7aa7 	vmul.f32	s15, s29, s15
 800c2da:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800c2de:	ee38 8a01 	vadd.f32	s16, s16, s2
 800c2e2:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800c2e6:	ee39 5a85 	vadd.f32	s10, s19, s10
 800c2ea:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800c2ee:	ed07 8a01 	vstr	s16, [r7, #-4]
 800c2f2:	ee30 0a21 	vadd.f32	s0, s0, s3
 800c2f6:	ed87 6a00 	vstr	s12, [r7]
 800c2fa:	ee74 2a62 	vsub.f32	s5, s8, s5
 800c2fe:	edc0 0a00 	vstr	s1, [r0]
 800c302:	ee33 3a28 	vadd.f32	s6, s6, s17
 800c306:	edc0 3a01 	vstr	s7, [r0, #4]
 800c30a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800c30e:	ed0e 5a01 	vstr	s10, [lr, #-4]
 800c312:	edce 4a00 	vstr	s9, [lr]
 800c316:	4418      	add	r0, r3
 800c318:	ed06 0a01 	vstr	s0, [r6, #-4]
 800c31c:	441f      	add	r7, r3
 800c31e:	edc6 2a00 	vstr	s5, [r6]
 800c322:	449e      	add	lr, r3
 800c324:	ed85 3a00 	vstr	s6, [r5]
 800c328:	441e      	add	r6, r3
 800c32a:	ed85 7a01 	vstr	s14, [r5, #4]
 800c32e:	441d      	add	r5, r3
 800c330:	f63f aee8 	bhi.w	800c104 <arm_radix8_butterfly_f32+0x328>
 800c334:	9a06      	ldr	r2, [sp, #24]
 800c336:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c338:	3201      	adds	r2, #1
 800c33a:	4611      	mov	r1, r2
 800c33c:	9206      	str	r2, [sp, #24]
 800c33e:	9a07      	ldr	r2, [sp, #28]
 800c340:	4402      	add	r2, r0
 800c342:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800c344:	9207      	str	r2, [sp, #28]
 800c346:	9a03      	ldr	r2, [sp, #12]
 800c348:	4402      	add	r2, r0
 800c34a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c34c:	9203      	str	r2, [sp, #12]
 800c34e:	9a04      	ldr	r2, [sp, #16]
 800c350:	4402      	add	r2, r0
 800c352:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c354:	9204      	str	r2, [sp, #16]
 800c356:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c358:	4491      	add	r9, r2
 800c35a:	9a05      	ldr	r2, [sp, #20]
 800c35c:	4402      	add	r2, r0
 800c35e:	9205      	str	r2, [sp, #20]
 800c360:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c362:	4490      	add	r8, r2
 800c364:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c366:	3208      	adds	r2, #8
 800c368:	920f      	str	r2, [sp, #60]	; 0x3c
 800c36a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c36c:	3208      	adds	r2, #8
 800c36e:	920e      	str	r2, [sp, #56]	; 0x38
 800c370:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c372:	3208      	adds	r2, #8
 800c374:	920d      	str	r2, [sp, #52]	; 0x34
 800c376:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c378:	3208      	adds	r2, #8
 800c37a:	920c      	str	r2, [sp, #48]	; 0x30
 800c37c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c37e:	3208      	adds	r2, #8
 800c380:	920b      	str	r2, [sp, #44]	; 0x2c
 800c382:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c384:	3208      	adds	r2, #8
 800c386:	920a      	str	r2, [sp, #40]	; 0x28
 800c388:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c38a:	3208      	adds	r2, #8
 800c38c:	9209      	str	r2, [sp, #36]	; 0x24
 800c38e:	9a08      	ldr	r2, [sp, #32]
 800c390:	3208      	adds	r2, #8
 800c392:	9208      	str	r2, [sp, #32]
 800c394:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800c396:	9811      	ldr	r0, [sp, #68]	; 0x44
 800c398:	4622      	mov	r2, r4
 800c39a:	4288      	cmp	r0, r1
 800c39c:	d005      	beq.n	800c3aa <arm_radix8_butterfly_f32+0x5ce>
 800c39e:	9818      	ldr	r0, [sp, #96]	; 0x60
 800c3a0:	4621      	mov	r1, r4
 800c3a2:	4401      	add	r1, r0
 800c3a4:	9807      	ldr	r0, [sp, #28]
 800c3a6:	9110      	str	r1, [sp, #64]	; 0x40
 800c3a8:	e676      	b.n	800c098 <arm_radix8_butterfly_f32+0x2bc>
 800c3aa:	4683      	mov	fp, r0
 800c3ac:	f8bd e060 	ldrh.w	lr, [sp, #96]	; 0x60
 800c3b0:	f8dd c06c 	ldr.w	ip, [sp, #108]	; 0x6c
 800c3b4:	e522      	b.n	800bdfc <arm_radix8_butterfly_f32+0x20>
 800c3b6:	b01d      	add	sp, #116	; 0x74
 800c3b8:	ecbd 8b10 	vpop	{d8-d15}
 800c3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c3c0 <__errno>:
 800c3c0:	4b01      	ldr	r3, [pc, #4]	; (800c3c8 <__errno+0x8>)
 800c3c2:	6818      	ldr	r0, [r3, #0]
 800c3c4:	4770      	bx	lr
 800c3c6:	bf00      	nop
 800c3c8:	24000380 	.word	0x24000380

0800c3cc <__libc_init_array>:
 800c3cc:	b570      	push	{r4, r5, r6, lr}
 800c3ce:	4e0d      	ldr	r6, [pc, #52]	; (800c404 <__libc_init_array+0x38>)
 800c3d0:	4c0d      	ldr	r4, [pc, #52]	; (800c408 <__libc_init_array+0x3c>)
 800c3d2:	1ba4      	subs	r4, r4, r6
 800c3d4:	10a4      	asrs	r4, r4, #2
 800c3d6:	2500      	movs	r5, #0
 800c3d8:	42a5      	cmp	r5, r4
 800c3da:	d109      	bne.n	800c3f0 <__libc_init_array+0x24>
 800c3dc:	4e0b      	ldr	r6, [pc, #44]	; (800c40c <__libc_init_array+0x40>)
 800c3de:	4c0c      	ldr	r4, [pc, #48]	; (800c410 <__libc_init_array+0x44>)
 800c3e0:	f003 fd68 	bl	800feb4 <_init>
 800c3e4:	1ba4      	subs	r4, r4, r6
 800c3e6:	10a4      	asrs	r4, r4, #2
 800c3e8:	2500      	movs	r5, #0
 800c3ea:	42a5      	cmp	r5, r4
 800c3ec:	d105      	bne.n	800c3fa <__libc_init_array+0x2e>
 800c3ee:	bd70      	pop	{r4, r5, r6, pc}
 800c3f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c3f4:	4798      	blx	r3
 800c3f6:	3501      	adds	r5, #1
 800c3f8:	e7ee      	b.n	800c3d8 <__libc_init_array+0xc>
 800c3fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c3fe:	4798      	blx	r3
 800c400:	3501      	adds	r5, #1
 800c402:	e7f2      	b.n	800c3ea <__libc_init_array+0x1e>
 800c404:	08015330 	.word	0x08015330
 800c408:	08015330 	.word	0x08015330
 800c40c:	08015330 	.word	0x08015330
 800c410:	08015334 	.word	0x08015334

0800c414 <malloc>:
 800c414:	4b02      	ldr	r3, [pc, #8]	; (800c420 <malloc+0xc>)
 800c416:	4601      	mov	r1, r0
 800c418:	6818      	ldr	r0, [r3, #0]
 800c41a:	f000 b86d 	b.w	800c4f8 <_malloc_r>
 800c41e:	bf00      	nop
 800c420:	24000380 	.word	0x24000380

0800c424 <free>:
 800c424:	4b02      	ldr	r3, [pc, #8]	; (800c430 <free+0xc>)
 800c426:	4601      	mov	r1, r0
 800c428:	6818      	ldr	r0, [r3, #0]
 800c42a:	f000 b817 	b.w	800c45c <_free_r>
 800c42e:	bf00      	nop
 800c430:	24000380 	.word	0x24000380

0800c434 <memcpy>:
 800c434:	b510      	push	{r4, lr}
 800c436:	1e43      	subs	r3, r0, #1
 800c438:	440a      	add	r2, r1
 800c43a:	4291      	cmp	r1, r2
 800c43c:	d100      	bne.n	800c440 <memcpy+0xc>
 800c43e:	bd10      	pop	{r4, pc}
 800c440:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c444:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c448:	e7f7      	b.n	800c43a <memcpy+0x6>

0800c44a <memset>:
 800c44a:	4402      	add	r2, r0
 800c44c:	4603      	mov	r3, r0
 800c44e:	4293      	cmp	r3, r2
 800c450:	d100      	bne.n	800c454 <memset+0xa>
 800c452:	4770      	bx	lr
 800c454:	f803 1b01 	strb.w	r1, [r3], #1
 800c458:	e7f9      	b.n	800c44e <memset+0x4>
	...

0800c45c <_free_r>:
 800c45c:	b538      	push	{r3, r4, r5, lr}
 800c45e:	4605      	mov	r5, r0
 800c460:	2900      	cmp	r1, #0
 800c462:	d045      	beq.n	800c4f0 <_free_r+0x94>
 800c464:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c468:	1f0c      	subs	r4, r1, #4
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	bfb8      	it	lt
 800c46e:	18e4      	addlt	r4, r4, r3
 800c470:	f001 faf4 	bl	800da5c <__malloc_lock>
 800c474:	4a1f      	ldr	r2, [pc, #124]	; (800c4f4 <_free_r+0x98>)
 800c476:	6813      	ldr	r3, [r2, #0]
 800c478:	4610      	mov	r0, r2
 800c47a:	b933      	cbnz	r3, 800c48a <_free_r+0x2e>
 800c47c:	6063      	str	r3, [r4, #4]
 800c47e:	6014      	str	r4, [r2, #0]
 800c480:	4628      	mov	r0, r5
 800c482:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c486:	f001 baea 	b.w	800da5e <__malloc_unlock>
 800c48a:	42a3      	cmp	r3, r4
 800c48c:	d90c      	bls.n	800c4a8 <_free_r+0x4c>
 800c48e:	6821      	ldr	r1, [r4, #0]
 800c490:	1862      	adds	r2, r4, r1
 800c492:	4293      	cmp	r3, r2
 800c494:	bf04      	itt	eq
 800c496:	681a      	ldreq	r2, [r3, #0]
 800c498:	685b      	ldreq	r3, [r3, #4]
 800c49a:	6063      	str	r3, [r4, #4]
 800c49c:	bf04      	itt	eq
 800c49e:	1852      	addeq	r2, r2, r1
 800c4a0:	6022      	streq	r2, [r4, #0]
 800c4a2:	6004      	str	r4, [r0, #0]
 800c4a4:	e7ec      	b.n	800c480 <_free_r+0x24>
 800c4a6:	4613      	mov	r3, r2
 800c4a8:	685a      	ldr	r2, [r3, #4]
 800c4aa:	b10a      	cbz	r2, 800c4b0 <_free_r+0x54>
 800c4ac:	42a2      	cmp	r2, r4
 800c4ae:	d9fa      	bls.n	800c4a6 <_free_r+0x4a>
 800c4b0:	6819      	ldr	r1, [r3, #0]
 800c4b2:	1858      	adds	r0, r3, r1
 800c4b4:	42a0      	cmp	r0, r4
 800c4b6:	d10b      	bne.n	800c4d0 <_free_r+0x74>
 800c4b8:	6820      	ldr	r0, [r4, #0]
 800c4ba:	4401      	add	r1, r0
 800c4bc:	1858      	adds	r0, r3, r1
 800c4be:	4282      	cmp	r2, r0
 800c4c0:	6019      	str	r1, [r3, #0]
 800c4c2:	d1dd      	bne.n	800c480 <_free_r+0x24>
 800c4c4:	6810      	ldr	r0, [r2, #0]
 800c4c6:	6852      	ldr	r2, [r2, #4]
 800c4c8:	605a      	str	r2, [r3, #4]
 800c4ca:	4401      	add	r1, r0
 800c4cc:	6019      	str	r1, [r3, #0]
 800c4ce:	e7d7      	b.n	800c480 <_free_r+0x24>
 800c4d0:	d902      	bls.n	800c4d8 <_free_r+0x7c>
 800c4d2:	230c      	movs	r3, #12
 800c4d4:	602b      	str	r3, [r5, #0]
 800c4d6:	e7d3      	b.n	800c480 <_free_r+0x24>
 800c4d8:	6820      	ldr	r0, [r4, #0]
 800c4da:	1821      	adds	r1, r4, r0
 800c4dc:	428a      	cmp	r2, r1
 800c4de:	bf04      	itt	eq
 800c4e0:	6811      	ldreq	r1, [r2, #0]
 800c4e2:	6852      	ldreq	r2, [r2, #4]
 800c4e4:	6062      	str	r2, [r4, #4]
 800c4e6:	bf04      	itt	eq
 800c4e8:	1809      	addeq	r1, r1, r0
 800c4ea:	6021      	streq	r1, [r4, #0]
 800c4ec:	605c      	str	r4, [r3, #4]
 800c4ee:	e7c7      	b.n	800c480 <_free_r+0x24>
 800c4f0:	bd38      	pop	{r3, r4, r5, pc}
 800c4f2:	bf00      	nop
 800c4f4:	24000678 	.word	0x24000678

0800c4f8 <_malloc_r>:
 800c4f8:	b570      	push	{r4, r5, r6, lr}
 800c4fa:	1ccd      	adds	r5, r1, #3
 800c4fc:	f025 0503 	bic.w	r5, r5, #3
 800c500:	3508      	adds	r5, #8
 800c502:	2d0c      	cmp	r5, #12
 800c504:	bf38      	it	cc
 800c506:	250c      	movcc	r5, #12
 800c508:	2d00      	cmp	r5, #0
 800c50a:	4606      	mov	r6, r0
 800c50c:	db01      	blt.n	800c512 <_malloc_r+0x1a>
 800c50e:	42a9      	cmp	r1, r5
 800c510:	d903      	bls.n	800c51a <_malloc_r+0x22>
 800c512:	230c      	movs	r3, #12
 800c514:	6033      	str	r3, [r6, #0]
 800c516:	2000      	movs	r0, #0
 800c518:	bd70      	pop	{r4, r5, r6, pc}
 800c51a:	f001 fa9f 	bl	800da5c <__malloc_lock>
 800c51e:	4a21      	ldr	r2, [pc, #132]	; (800c5a4 <_malloc_r+0xac>)
 800c520:	6814      	ldr	r4, [r2, #0]
 800c522:	4621      	mov	r1, r4
 800c524:	b991      	cbnz	r1, 800c54c <_malloc_r+0x54>
 800c526:	4c20      	ldr	r4, [pc, #128]	; (800c5a8 <_malloc_r+0xb0>)
 800c528:	6823      	ldr	r3, [r4, #0]
 800c52a:	b91b      	cbnz	r3, 800c534 <_malloc_r+0x3c>
 800c52c:	4630      	mov	r0, r6
 800c52e:	f000 fc77 	bl	800ce20 <_sbrk_r>
 800c532:	6020      	str	r0, [r4, #0]
 800c534:	4629      	mov	r1, r5
 800c536:	4630      	mov	r0, r6
 800c538:	f000 fc72 	bl	800ce20 <_sbrk_r>
 800c53c:	1c43      	adds	r3, r0, #1
 800c53e:	d124      	bne.n	800c58a <_malloc_r+0x92>
 800c540:	230c      	movs	r3, #12
 800c542:	6033      	str	r3, [r6, #0]
 800c544:	4630      	mov	r0, r6
 800c546:	f001 fa8a 	bl	800da5e <__malloc_unlock>
 800c54a:	e7e4      	b.n	800c516 <_malloc_r+0x1e>
 800c54c:	680b      	ldr	r3, [r1, #0]
 800c54e:	1b5b      	subs	r3, r3, r5
 800c550:	d418      	bmi.n	800c584 <_malloc_r+0x8c>
 800c552:	2b0b      	cmp	r3, #11
 800c554:	d90f      	bls.n	800c576 <_malloc_r+0x7e>
 800c556:	600b      	str	r3, [r1, #0]
 800c558:	50cd      	str	r5, [r1, r3]
 800c55a:	18cc      	adds	r4, r1, r3
 800c55c:	4630      	mov	r0, r6
 800c55e:	f001 fa7e 	bl	800da5e <__malloc_unlock>
 800c562:	f104 000b 	add.w	r0, r4, #11
 800c566:	1d23      	adds	r3, r4, #4
 800c568:	f020 0007 	bic.w	r0, r0, #7
 800c56c:	1ac3      	subs	r3, r0, r3
 800c56e:	d0d3      	beq.n	800c518 <_malloc_r+0x20>
 800c570:	425a      	negs	r2, r3
 800c572:	50e2      	str	r2, [r4, r3]
 800c574:	e7d0      	b.n	800c518 <_malloc_r+0x20>
 800c576:	428c      	cmp	r4, r1
 800c578:	684b      	ldr	r3, [r1, #4]
 800c57a:	bf16      	itet	ne
 800c57c:	6063      	strne	r3, [r4, #4]
 800c57e:	6013      	streq	r3, [r2, #0]
 800c580:	460c      	movne	r4, r1
 800c582:	e7eb      	b.n	800c55c <_malloc_r+0x64>
 800c584:	460c      	mov	r4, r1
 800c586:	6849      	ldr	r1, [r1, #4]
 800c588:	e7cc      	b.n	800c524 <_malloc_r+0x2c>
 800c58a:	1cc4      	adds	r4, r0, #3
 800c58c:	f024 0403 	bic.w	r4, r4, #3
 800c590:	42a0      	cmp	r0, r4
 800c592:	d005      	beq.n	800c5a0 <_malloc_r+0xa8>
 800c594:	1a21      	subs	r1, r4, r0
 800c596:	4630      	mov	r0, r6
 800c598:	f000 fc42 	bl	800ce20 <_sbrk_r>
 800c59c:	3001      	adds	r0, #1
 800c59e:	d0cf      	beq.n	800c540 <_malloc_r+0x48>
 800c5a0:	6025      	str	r5, [r4, #0]
 800c5a2:	e7db      	b.n	800c55c <_malloc_r+0x64>
 800c5a4:	24000678 	.word	0x24000678
 800c5a8:	2400067c 	.word	0x2400067c

0800c5ac <__cvt>:
 800c5ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5ae:	ed2d 8b02 	vpush	{d8}
 800c5b2:	eeb0 8b40 	vmov.f64	d8, d0
 800c5b6:	b085      	sub	sp, #20
 800c5b8:	4617      	mov	r7, r2
 800c5ba:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c5bc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c5be:	ee18 2a90 	vmov	r2, s17
 800c5c2:	f025 0520 	bic.w	r5, r5, #32
 800c5c6:	2a00      	cmp	r2, #0
 800c5c8:	bfb6      	itet	lt
 800c5ca:	222d      	movlt	r2, #45	; 0x2d
 800c5cc:	2200      	movge	r2, #0
 800c5ce:	eeb1 8b40 	vneglt.f64	d8, d0
 800c5d2:	2d46      	cmp	r5, #70	; 0x46
 800c5d4:	460c      	mov	r4, r1
 800c5d6:	701a      	strb	r2, [r3, #0]
 800c5d8:	d004      	beq.n	800c5e4 <__cvt+0x38>
 800c5da:	2d45      	cmp	r5, #69	; 0x45
 800c5dc:	d100      	bne.n	800c5e0 <__cvt+0x34>
 800c5de:	3401      	adds	r4, #1
 800c5e0:	2102      	movs	r1, #2
 800c5e2:	e000      	b.n	800c5e6 <__cvt+0x3a>
 800c5e4:	2103      	movs	r1, #3
 800c5e6:	ab03      	add	r3, sp, #12
 800c5e8:	9301      	str	r3, [sp, #4]
 800c5ea:	ab02      	add	r3, sp, #8
 800c5ec:	9300      	str	r3, [sp, #0]
 800c5ee:	4622      	mov	r2, r4
 800c5f0:	4633      	mov	r3, r6
 800c5f2:	eeb0 0b48 	vmov.f64	d0, d8
 800c5f6:	f000 fcd7 	bl	800cfa8 <_dtoa_r>
 800c5fa:	2d47      	cmp	r5, #71	; 0x47
 800c5fc:	d101      	bne.n	800c602 <__cvt+0x56>
 800c5fe:	07fb      	lsls	r3, r7, #31
 800c600:	d51e      	bpl.n	800c640 <__cvt+0x94>
 800c602:	2d46      	cmp	r5, #70	; 0x46
 800c604:	eb00 0304 	add.w	r3, r0, r4
 800c608:	d10c      	bne.n	800c624 <__cvt+0x78>
 800c60a:	7802      	ldrb	r2, [r0, #0]
 800c60c:	2a30      	cmp	r2, #48	; 0x30
 800c60e:	d107      	bne.n	800c620 <__cvt+0x74>
 800c610:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c618:	bf1c      	itt	ne
 800c61a:	f1c4 0401 	rsbne	r4, r4, #1
 800c61e:	6034      	strne	r4, [r6, #0]
 800c620:	6832      	ldr	r2, [r6, #0]
 800c622:	4413      	add	r3, r2
 800c624:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c62c:	d007      	beq.n	800c63e <__cvt+0x92>
 800c62e:	2130      	movs	r1, #48	; 0x30
 800c630:	9a03      	ldr	r2, [sp, #12]
 800c632:	429a      	cmp	r2, r3
 800c634:	d204      	bcs.n	800c640 <__cvt+0x94>
 800c636:	1c54      	adds	r4, r2, #1
 800c638:	9403      	str	r4, [sp, #12]
 800c63a:	7011      	strb	r1, [r2, #0]
 800c63c:	e7f8      	b.n	800c630 <__cvt+0x84>
 800c63e:	9303      	str	r3, [sp, #12]
 800c640:	9b03      	ldr	r3, [sp, #12]
 800c642:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c644:	1a1b      	subs	r3, r3, r0
 800c646:	6013      	str	r3, [r2, #0]
 800c648:	b005      	add	sp, #20
 800c64a:	ecbd 8b02 	vpop	{d8}
 800c64e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c650 <__exponent>:
 800c650:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c652:	2900      	cmp	r1, #0
 800c654:	4604      	mov	r4, r0
 800c656:	bfba      	itte	lt
 800c658:	4249      	neglt	r1, r1
 800c65a:	232d      	movlt	r3, #45	; 0x2d
 800c65c:	232b      	movge	r3, #43	; 0x2b
 800c65e:	2909      	cmp	r1, #9
 800c660:	f804 2b02 	strb.w	r2, [r4], #2
 800c664:	7043      	strb	r3, [r0, #1]
 800c666:	dd20      	ble.n	800c6aa <__exponent+0x5a>
 800c668:	f10d 0307 	add.w	r3, sp, #7
 800c66c:	461f      	mov	r7, r3
 800c66e:	260a      	movs	r6, #10
 800c670:	fb91 f5f6 	sdiv	r5, r1, r6
 800c674:	fb06 1115 	mls	r1, r6, r5, r1
 800c678:	3130      	adds	r1, #48	; 0x30
 800c67a:	2d09      	cmp	r5, #9
 800c67c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c680:	f103 32ff 	add.w	r2, r3, #4294967295
 800c684:	4629      	mov	r1, r5
 800c686:	dc09      	bgt.n	800c69c <__exponent+0x4c>
 800c688:	3130      	adds	r1, #48	; 0x30
 800c68a:	3b02      	subs	r3, #2
 800c68c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c690:	42bb      	cmp	r3, r7
 800c692:	4622      	mov	r2, r4
 800c694:	d304      	bcc.n	800c6a0 <__exponent+0x50>
 800c696:	1a10      	subs	r0, r2, r0
 800c698:	b003      	add	sp, #12
 800c69a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c69c:	4613      	mov	r3, r2
 800c69e:	e7e7      	b.n	800c670 <__exponent+0x20>
 800c6a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6a4:	f804 2b01 	strb.w	r2, [r4], #1
 800c6a8:	e7f2      	b.n	800c690 <__exponent+0x40>
 800c6aa:	2330      	movs	r3, #48	; 0x30
 800c6ac:	4419      	add	r1, r3
 800c6ae:	7083      	strb	r3, [r0, #2]
 800c6b0:	1d02      	adds	r2, r0, #4
 800c6b2:	70c1      	strb	r1, [r0, #3]
 800c6b4:	e7ef      	b.n	800c696 <__exponent+0x46>
	...

0800c6b8 <_printf_float>:
 800c6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6bc:	b08d      	sub	sp, #52	; 0x34
 800c6be:	460c      	mov	r4, r1
 800c6c0:	4616      	mov	r6, r2
 800c6c2:	461f      	mov	r7, r3
 800c6c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800c6c8:	4605      	mov	r5, r0
 800c6ca:	f001 f9b9 	bl	800da40 <_localeconv_r>
 800c6ce:	f8d0 b000 	ldr.w	fp, [r0]
 800c6d2:	4658      	mov	r0, fp
 800c6d4:	f7f3 fe64 	bl	80003a0 <strlen>
 800c6d8:	2300      	movs	r3, #0
 800c6da:	930a      	str	r3, [sp, #40]	; 0x28
 800c6dc:	f8d8 3000 	ldr.w	r3, [r8]
 800c6e0:	9005      	str	r0, [sp, #20]
 800c6e2:	3307      	adds	r3, #7
 800c6e4:	f023 0307 	bic.w	r3, r3, #7
 800c6e8:	f103 0108 	add.w	r1, r3, #8
 800c6ec:	f894 9018 	ldrb.w	r9, [r4, #24]
 800c6f0:	6822      	ldr	r2, [r4, #0]
 800c6f2:	f8c8 1000 	str.w	r1, [r8]
 800c6f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c6fa:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800c6fe:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 800c988 <_printf_float+0x2d0>
 800c702:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800c706:	eeb0 6bc0 	vabs.f64	d6, d0
 800c70a:	eeb4 6b47 	vcmp.f64	d6, d7
 800c70e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c712:	dd24      	ble.n	800c75e <_printf_float+0xa6>
 800c714:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800c718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c71c:	d502      	bpl.n	800c724 <_printf_float+0x6c>
 800c71e:	232d      	movs	r3, #45	; 0x2d
 800c720:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c724:	499a      	ldr	r1, [pc, #616]	; (800c990 <_printf_float+0x2d8>)
 800c726:	4b9b      	ldr	r3, [pc, #620]	; (800c994 <_printf_float+0x2dc>)
 800c728:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800c72c:	bf8c      	ite	hi
 800c72e:	4688      	movhi	r8, r1
 800c730:	4698      	movls	r8, r3
 800c732:	f022 0204 	bic.w	r2, r2, #4
 800c736:	2303      	movs	r3, #3
 800c738:	6123      	str	r3, [r4, #16]
 800c73a:	6022      	str	r2, [r4, #0]
 800c73c:	f04f 0a00 	mov.w	sl, #0
 800c740:	9700      	str	r7, [sp, #0]
 800c742:	4633      	mov	r3, r6
 800c744:	aa0b      	add	r2, sp, #44	; 0x2c
 800c746:	4621      	mov	r1, r4
 800c748:	4628      	mov	r0, r5
 800c74a:	f000 f9e1 	bl	800cb10 <_printf_common>
 800c74e:	3001      	adds	r0, #1
 800c750:	f040 8089 	bne.w	800c866 <_printf_float+0x1ae>
 800c754:	f04f 30ff 	mov.w	r0, #4294967295
 800c758:	b00d      	add	sp, #52	; 0x34
 800c75a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c75e:	eeb4 0b40 	vcmp.f64	d0, d0
 800c762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c766:	d702      	bvc.n	800c76e <_printf_float+0xb6>
 800c768:	498b      	ldr	r1, [pc, #556]	; (800c998 <_printf_float+0x2e0>)
 800c76a:	4b8c      	ldr	r3, [pc, #560]	; (800c99c <_printf_float+0x2e4>)
 800c76c:	e7dc      	b.n	800c728 <_printf_float+0x70>
 800c76e:	6861      	ldr	r1, [r4, #4]
 800c770:	1c4b      	adds	r3, r1, #1
 800c772:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c776:	ab0a      	add	r3, sp, #40	; 0x28
 800c778:	a809      	add	r0, sp, #36	; 0x24
 800c77a:	d13b      	bne.n	800c7f4 <_printf_float+0x13c>
 800c77c:	2106      	movs	r1, #6
 800c77e:	6061      	str	r1, [r4, #4]
 800c780:	f04f 0c00 	mov.w	ip, #0
 800c784:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800c788:	e9cd 0900 	strd	r0, r9, [sp]
 800c78c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c790:	6022      	str	r2, [r4, #0]
 800c792:	6861      	ldr	r1, [r4, #4]
 800c794:	4628      	mov	r0, r5
 800c796:	f7ff ff09 	bl	800c5ac <__cvt>
 800c79a:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 800c79e:	2b47      	cmp	r3, #71	; 0x47
 800c7a0:	4680      	mov	r8, r0
 800c7a2:	d109      	bne.n	800c7b8 <_printf_float+0x100>
 800c7a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7a6:	1cd8      	adds	r0, r3, #3
 800c7a8:	db02      	blt.n	800c7b0 <_printf_float+0xf8>
 800c7aa:	6862      	ldr	r2, [r4, #4]
 800c7ac:	4293      	cmp	r3, r2
 800c7ae:	dd47      	ble.n	800c840 <_printf_float+0x188>
 800c7b0:	f1a9 0902 	sub.w	r9, r9, #2
 800c7b4:	fa5f f989 	uxtb.w	r9, r9
 800c7b8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800c7bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c7be:	d824      	bhi.n	800c80a <_printf_float+0x152>
 800c7c0:	3901      	subs	r1, #1
 800c7c2:	464a      	mov	r2, r9
 800c7c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c7c8:	9109      	str	r1, [sp, #36]	; 0x24
 800c7ca:	f7ff ff41 	bl	800c650 <__exponent>
 800c7ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c7d0:	1813      	adds	r3, r2, r0
 800c7d2:	2a01      	cmp	r2, #1
 800c7d4:	4682      	mov	sl, r0
 800c7d6:	6123      	str	r3, [r4, #16]
 800c7d8:	dc02      	bgt.n	800c7e0 <_printf_float+0x128>
 800c7da:	6822      	ldr	r2, [r4, #0]
 800c7dc:	07d1      	lsls	r1, r2, #31
 800c7de:	d501      	bpl.n	800c7e4 <_printf_float+0x12c>
 800c7e0:	3301      	adds	r3, #1
 800c7e2:	6123      	str	r3, [r4, #16]
 800c7e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d0a9      	beq.n	800c740 <_printf_float+0x88>
 800c7ec:	232d      	movs	r3, #45	; 0x2d
 800c7ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c7f2:	e7a5      	b.n	800c740 <_printf_float+0x88>
 800c7f4:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 800c7f8:	f000 8178 	beq.w	800caec <_printf_float+0x434>
 800c7fc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800c800:	d1be      	bne.n	800c780 <_printf_float+0xc8>
 800c802:	2900      	cmp	r1, #0
 800c804:	d1bc      	bne.n	800c780 <_printf_float+0xc8>
 800c806:	2101      	movs	r1, #1
 800c808:	e7b9      	b.n	800c77e <_printf_float+0xc6>
 800c80a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800c80e:	d119      	bne.n	800c844 <_printf_float+0x18c>
 800c810:	2900      	cmp	r1, #0
 800c812:	6863      	ldr	r3, [r4, #4]
 800c814:	dd0c      	ble.n	800c830 <_printf_float+0x178>
 800c816:	6121      	str	r1, [r4, #16]
 800c818:	b913      	cbnz	r3, 800c820 <_printf_float+0x168>
 800c81a:	6822      	ldr	r2, [r4, #0]
 800c81c:	07d2      	lsls	r2, r2, #31
 800c81e:	d502      	bpl.n	800c826 <_printf_float+0x16e>
 800c820:	3301      	adds	r3, #1
 800c822:	440b      	add	r3, r1
 800c824:	6123      	str	r3, [r4, #16]
 800c826:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c828:	65a3      	str	r3, [r4, #88]	; 0x58
 800c82a:	f04f 0a00 	mov.w	sl, #0
 800c82e:	e7d9      	b.n	800c7e4 <_printf_float+0x12c>
 800c830:	b913      	cbnz	r3, 800c838 <_printf_float+0x180>
 800c832:	6822      	ldr	r2, [r4, #0]
 800c834:	07d0      	lsls	r0, r2, #31
 800c836:	d501      	bpl.n	800c83c <_printf_float+0x184>
 800c838:	3302      	adds	r3, #2
 800c83a:	e7f3      	b.n	800c824 <_printf_float+0x16c>
 800c83c:	2301      	movs	r3, #1
 800c83e:	e7f1      	b.n	800c824 <_printf_float+0x16c>
 800c840:	f04f 0967 	mov.w	r9, #103	; 0x67
 800c844:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c848:	4293      	cmp	r3, r2
 800c84a:	db05      	blt.n	800c858 <_printf_float+0x1a0>
 800c84c:	6822      	ldr	r2, [r4, #0]
 800c84e:	6123      	str	r3, [r4, #16]
 800c850:	07d1      	lsls	r1, r2, #31
 800c852:	d5e8      	bpl.n	800c826 <_printf_float+0x16e>
 800c854:	3301      	adds	r3, #1
 800c856:	e7e5      	b.n	800c824 <_printf_float+0x16c>
 800c858:	2b00      	cmp	r3, #0
 800c85a:	bfd4      	ite	le
 800c85c:	f1c3 0302 	rsble	r3, r3, #2
 800c860:	2301      	movgt	r3, #1
 800c862:	4413      	add	r3, r2
 800c864:	e7de      	b.n	800c824 <_printf_float+0x16c>
 800c866:	6823      	ldr	r3, [r4, #0]
 800c868:	055a      	lsls	r2, r3, #21
 800c86a:	d407      	bmi.n	800c87c <_printf_float+0x1c4>
 800c86c:	6923      	ldr	r3, [r4, #16]
 800c86e:	4642      	mov	r2, r8
 800c870:	4631      	mov	r1, r6
 800c872:	4628      	mov	r0, r5
 800c874:	47b8      	blx	r7
 800c876:	3001      	adds	r0, #1
 800c878:	d12a      	bne.n	800c8d0 <_printf_float+0x218>
 800c87a:	e76b      	b.n	800c754 <_printf_float+0x9c>
 800c87c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800c880:	f240 80de 	bls.w	800ca40 <_printf_float+0x388>
 800c884:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800c888:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c88c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c890:	d133      	bne.n	800c8fa <_printf_float+0x242>
 800c892:	2301      	movs	r3, #1
 800c894:	4a42      	ldr	r2, [pc, #264]	; (800c9a0 <_printf_float+0x2e8>)
 800c896:	4631      	mov	r1, r6
 800c898:	4628      	mov	r0, r5
 800c89a:	47b8      	blx	r7
 800c89c:	3001      	adds	r0, #1
 800c89e:	f43f af59 	beq.w	800c754 <_printf_float+0x9c>
 800c8a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c8a6:	429a      	cmp	r2, r3
 800c8a8:	db02      	blt.n	800c8b0 <_printf_float+0x1f8>
 800c8aa:	6823      	ldr	r3, [r4, #0]
 800c8ac:	07d8      	lsls	r0, r3, #31
 800c8ae:	d50f      	bpl.n	800c8d0 <_printf_float+0x218>
 800c8b0:	9b05      	ldr	r3, [sp, #20]
 800c8b2:	465a      	mov	r2, fp
 800c8b4:	4631      	mov	r1, r6
 800c8b6:	4628      	mov	r0, r5
 800c8b8:	47b8      	blx	r7
 800c8ba:	3001      	adds	r0, #1
 800c8bc:	f43f af4a 	beq.w	800c754 <_printf_float+0x9c>
 800c8c0:	f04f 0800 	mov.w	r8, #0
 800c8c4:	f104 091a 	add.w	r9, r4, #26
 800c8c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8ca:	3b01      	subs	r3, #1
 800c8cc:	4543      	cmp	r3, r8
 800c8ce:	dc09      	bgt.n	800c8e4 <_printf_float+0x22c>
 800c8d0:	6823      	ldr	r3, [r4, #0]
 800c8d2:	079b      	lsls	r3, r3, #30
 800c8d4:	f100 8105 	bmi.w	800cae2 <_printf_float+0x42a>
 800c8d8:	68e0      	ldr	r0, [r4, #12]
 800c8da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8dc:	4298      	cmp	r0, r3
 800c8de:	bfb8      	it	lt
 800c8e0:	4618      	movlt	r0, r3
 800c8e2:	e739      	b.n	800c758 <_printf_float+0xa0>
 800c8e4:	2301      	movs	r3, #1
 800c8e6:	464a      	mov	r2, r9
 800c8e8:	4631      	mov	r1, r6
 800c8ea:	4628      	mov	r0, r5
 800c8ec:	47b8      	blx	r7
 800c8ee:	3001      	adds	r0, #1
 800c8f0:	f43f af30 	beq.w	800c754 <_printf_float+0x9c>
 800c8f4:	f108 0801 	add.w	r8, r8, #1
 800c8f8:	e7e6      	b.n	800c8c8 <_printf_float+0x210>
 800c8fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	dc2b      	bgt.n	800c958 <_printf_float+0x2a0>
 800c900:	2301      	movs	r3, #1
 800c902:	4a27      	ldr	r2, [pc, #156]	; (800c9a0 <_printf_float+0x2e8>)
 800c904:	4631      	mov	r1, r6
 800c906:	4628      	mov	r0, r5
 800c908:	47b8      	blx	r7
 800c90a:	3001      	adds	r0, #1
 800c90c:	f43f af22 	beq.w	800c754 <_printf_float+0x9c>
 800c910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c912:	b923      	cbnz	r3, 800c91e <_printf_float+0x266>
 800c914:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c916:	b913      	cbnz	r3, 800c91e <_printf_float+0x266>
 800c918:	6823      	ldr	r3, [r4, #0]
 800c91a:	07d9      	lsls	r1, r3, #31
 800c91c:	d5d8      	bpl.n	800c8d0 <_printf_float+0x218>
 800c91e:	9b05      	ldr	r3, [sp, #20]
 800c920:	465a      	mov	r2, fp
 800c922:	4631      	mov	r1, r6
 800c924:	4628      	mov	r0, r5
 800c926:	47b8      	blx	r7
 800c928:	3001      	adds	r0, #1
 800c92a:	f43f af13 	beq.w	800c754 <_printf_float+0x9c>
 800c92e:	f04f 0900 	mov.w	r9, #0
 800c932:	f104 0a1a 	add.w	sl, r4, #26
 800c936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c938:	425b      	negs	r3, r3
 800c93a:	454b      	cmp	r3, r9
 800c93c:	dc01      	bgt.n	800c942 <_printf_float+0x28a>
 800c93e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c940:	e795      	b.n	800c86e <_printf_float+0x1b6>
 800c942:	2301      	movs	r3, #1
 800c944:	4652      	mov	r2, sl
 800c946:	4631      	mov	r1, r6
 800c948:	4628      	mov	r0, r5
 800c94a:	47b8      	blx	r7
 800c94c:	3001      	adds	r0, #1
 800c94e:	f43f af01 	beq.w	800c754 <_printf_float+0x9c>
 800c952:	f109 0901 	add.w	r9, r9, #1
 800c956:	e7ee      	b.n	800c936 <_printf_float+0x27e>
 800c958:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c95a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c95c:	429a      	cmp	r2, r3
 800c95e:	bfa8      	it	ge
 800c960:	461a      	movge	r2, r3
 800c962:	2a00      	cmp	r2, #0
 800c964:	4691      	mov	r9, r2
 800c966:	dd07      	ble.n	800c978 <_printf_float+0x2c0>
 800c968:	4613      	mov	r3, r2
 800c96a:	4631      	mov	r1, r6
 800c96c:	4642      	mov	r2, r8
 800c96e:	4628      	mov	r0, r5
 800c970:	47b8      	blx	r7
 800c972:	3001      	adds	r0, #1
 800c974:	f43f aeee 	beq.w	800c754 <_printf_float+0x9c>
 800c978:	f104 031a 	add.w	r3, r4, #26
 800c97c:	f04f 0a00 	mov.w	sl, #0
 800c980:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c984:	9307      	str	r3, [sp, #28]
 800c986:	e017      	b.n	800c9b8 <_printf_float+0x300>
 800c988:	ffffffff 	.word	0xffffffff
 800c98c:	7fefffff 	.word	0x7fefffff
 800c990:	08014eac 	.word	0x08014eac
 800c994:	08014ea8 	.word	0x08014ea8
 800c998:	08014eb4 	.word	0x08014eb4
 800c99c:	08014eb0 	.word	0x08014eb0
 800c9a0:	08015104 	.word	0x08015104
 800c9a4:	2301      	movs	r3, #1
 800c9a6:	9a07      	ldr	r2, [sp, #28]
 800c9a8:	4631      	mov	r1, r6
 800c9aa:	4628      	mov	r0, r5
 800c9ac:	47b8      	blx	r7
 800c9ae:	3001      	adds	r0, #1
 800c9b0:	f43f aed0 	beq.w	800c754 <_printf_float+0x9c>
 800c9b4:	f10a 0a01 	add.w	sl, sl, #1
 800c9b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c9ba:	9306      	str	r3, [sp, #24]
 800c9bc:	eba3 0309 	sub.w	r3, r3, r9
 800c9c0:	4553      	cmp	r3, sl
 800c9c2:	dcef      	bgt.n	800c9a4 <_printf_float+0x2ec>
 800c9c4:	9b06      	ldr	r3, [sp, #24]
 800c9c6:	4498      	add	r8, r3
 800c9c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	db15      	blt.n	800c9fc <_printf_float+0x344>
 800c9d0:	6823      	ldr	r3, [r4, #0]
 800c9d2:	07da      	lsls	r2, r3, #31
 800c9d4:	d412      	bmi.n	800c9fc <_printf_float+0x344>
 800c9d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9d8:	9a06      	ldr	r2, [sp, #24]
 800c9da:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c9dc:	1a9a      	subs	r2, r3, r2
 800c9de:	eba3 0a01 	sub.w	sl, r3, r1
 800c9e2:	4592      	cmp	sl, r2
 800c9e4:	bfa8      	it	ge
 800c9e6:	4692      	movge	sl, r2
 800c9e8:	f1ba 0f00 	cmp.w	sl, #0
 800c9ec:	dc0e      	bgt.n	800ca0c <_printf_float+0x354>
 800c9ee:	f04f 0800 	mov.w	r8, #0
 800c9f2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c9f6:	f104 091a 	add.w	r9, r4, #26
 800c9fa:	e019      	b.n	800ca30 <_printf_float+0x378>
 800c9fc:	9b05      	ldr	r3, [sp, #20]
 800c9fe:	465a      	mov	r2, fp
 800ca00:	4631      	mov	r1, r6
 800ca02:	4628      	mov	r0, r5
 800ca04:	47b8      	blx	r7
 800ca06:	3001      	adds	r0, #1
 800ca08:	d1e5      	bne.n	800c9d6 <_printf_float+0x31e>
 800ca0a:	e6a3      	b.n	800c754 <_printf_float+0x9c>
 800ca0c:	4653      	mov	r3, sl
 800ca0e:	4642      	mov	r2, r8
 800ca10:	4631      	mov	r1, r6
 800ca12:	4628      	mov	r0, r5
 800ca14:	47b8      	blx	r7
 800ca16:	3001      	adds	r0, #1
 800ca18:	d1e9      	bne.n	800c9ee <_printf_float+0x336>
 800ca1a:	e69b      	b.n	800c754 <_printf_float+0x9c>
 800ca1c:	2301      	movs	r3, #1
 800ca1e:	464a      	mov	r2, r9
 800ca20:	4631      	mov	r1, r6
 800ca22:	4628      	mov	r0, r5
 800ca24:	47b8      	blx	r7
 800ca26:	3001      	adds	r0, #1
 800ca28:	f43f ae94 	beq.w	800c754 <_printf_float+0x9c>
 800ca2c:	f108 0801 	add.w	r8, r8, #1
 800ca30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca34:	1a9b      	subs	r3, r3, r2
 800ca36:	eba3 030a 	sub.w	r3, r3, sl
 800ca3a:	4543      	cmp	r3, r8
 800ca3c:	dcee      	bgt.n	800ca1c <_printf_float+0x364>
 800ca3e:	e747      	b.n	800c8d0 <_printf_float+0x218>
 800ca40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca42:	2a01      	cmp	r2, #1
 800ca44:	dc01      	bgt.n	800ca4a <_printf_float+0x392>
 800ca46:	07db      	lsls	r3, r3, #31
 800ca48:	d539      	bpl.n	800cabe <_printf_float+0x406>
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	4642      	mov	r2, r8
 800ca4e:	4631      	mov	r1, r6
 800ca50:	4628      	mov	r0, r5
 800ca52:	47b8      	blx	r7
 800ca54:	3001      	adds	r0, #1
 800ca56:	f43f ae7d 	beq.w	800c754 <_printf_float+0x9c>
 800ca5a:	9b05      	ldr	r3, [sp, #20]
 800ca5c:	465a      	mov	r2, fp
 800ca5e:	4631      	mov	r1, r6
 800ca60:	4628      	mov	r0, r5
 800ca62:	47b8      	blx	r7
 800ca64:	3001      	adds	r0, #1
 800ca66:	f108 0801 	add.w	r8, r8, #1
 800ca6a:	f43f ae73 	beq.w	800c754 <_printf_float+0x9c>
 800ca6e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800ca72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca74:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ca78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca7c:	f103 33ff 	add.w	r3, r3, #4294967295
 800ca80:	d018      	beq.n	800cab4 <_printf_float+0x3fc>
 800ca82:	4642      	mov	r2, r8
 800ca84:	4631      	mov	r1, r6
 800ca86:	4628      	mov	r0, r5
 800ca88:	47b8      	blx	r7
 800ca8a:	3001      	adds	r0, #1
 800ca8c:	d10e      	bne.n	800caac <_printf_float+0x3f4>
 800ca8e:	e661      	b.n	800c754 <_printf_float+0x9c>
 800ca90:	2301      	movs	r3, #1
 800ca92:	464a      	mov	r2, r9
 800ca94:	4631      	mov	r1, r6
 800ca96:	4628      	mov	r0, r5
 800ca98:	47b8      	blx	r7
 800ca9a:	3001      	adds	r0, #1
 800ca9c:	f43f ae5a 	beq.w	800c754 <_printf_float+0x9c>
 800caa0:	f108 0801 	add.w	r8, r8, #1
 800caa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caa6:	3b01      	subs	r3, #1
 800caa8:	4543      	cmp	r3, r8
 800caaa:	dcf1      	bgt.n	800ca90 <_printf_float+0x3d8>
 800caac:	4653      	mov	r3, sl
 800caae:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cab2:	e6dd      	b.n	800c870 <_printf_float+0x1b8>
 800cab4:	f04f 0800 	mov.w	r8, #0
 800cab8:	f104 091a 	add.w	r9, r4, #26
 800cabc:	e7f2      	b.n	800caa4 <_printf_float+0x3ec>
 800cabe:	2301      	movs	r3, #1
 800cac0:	e7df      	b.n	800ca82 <_printf_float+0x3ca>
 800cac2:	2301      	movs	r3, #1
 800cac4:	464a      	mov	r2, r9
 800cac6:	4631      	mov	r1, r6
 800cac8:	4628      	mov	r0, r5
 800caca:	47b8      	blx	r7
 800cacc:	3001      	adds	r0, #1
 800cace:	f43f ae41 	beq.w	800c754 <_printf_float+0x9c>
 800cad2:	f108 0801 	add.w	r8, r8, #1
 800cad6:	68e3      	ldr	r3, [r4, #12]
 800cad8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cada:	1a9b      	subs	r3, r3, r2
 800cadc:	4543      	cmp	r3, r8
 800cade:	dcf0      	bgt.n	800cac2 <_printf_float+0x40a>
 800cae0:	e6fa      	b.n	800c8d8 <_printf_float+0x220>
 800cae2:	f04f 0800 	mov.w	r8, #0
 800cae6:	f104 0919 	add.w	r9, r4, #25
 800caea:	e7f4      	b.n	800cad6 <_printf_float+0x41e>
 800caec:	2900      	cmp	r1, #0
 800caee:	f43f ae8a 	beq.w	800c806 <_printf_float+0x14e>
 800caf2:	f04f 0c00 	mov.w	ip, #0
 800caf6:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800cafa:	e9cd 0900 	strd	r0, r9, [sp]
 800cafe:	6022      	str	r2, [r4, #0]
 800cb00:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cb04:	4628      	mov	r0, r5
 800cb06:	f7ff fd51 	bl	800c5ac <__cvt>
 800cb0a:	4680      	mov	r8, r0
 800cb0c:	e64a      	b.n	800c7a4 <_printf_float+0xec>
 800cb0e:	bf00      	nop

0800cb10 <_printf_common>:
 800cb10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb14:	4691      	mov	r9, r2
 800cb16:	461f      	mov	r7, r3
 800cb18:	688a      	ldr	r2, [r1, #8]
 800cb1a:	690b      	ldr	r3, [r1, #16]
 800cb1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cb20:	4293      	cmp	r3, r2
 800cb22:	bfb8      	it	lt
 800cb24:	4613      	movlt	r3, r2
 800cb26:	f8c9 3000 	str.w	r3, [r9]
 800cb2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cb2e:	4606      	mov	r6, r0
 800cb30:	460c      	mov	r4, r1
 800cb32:	b112      	cbz	r2, 800cb3a <_printf_common+0x2a>
 800cb34:	3301      	adds	r3, #1
 800cb36:	f8c9 3000 	str.w	r3, [r9]
 800cb3a:	6823      	ldr	r3, [r4, #0]
 800cb3c:	0699      	lsls	r1, r3, #26
 800cb3e:	bf42      	ittt	mi
 800cb40:	f8d9 3000 	ldrmi.w	r3, [r9]
 800cb44:	3302      	addmi	r3, #2
 800cb46:	f8c9 3000 	strmi.w	r3, [r9]
 800cb4a:	6825      	ldr	r5, [r4, #0]
 800cb4c:	f015 0506 	ands.w	r5, r5, #6
 800cb50:	d107      	bne.n	800cb62 <_printf_common+0x52>
 800cb52:	f104 0a19 	add.w	sl, r4, #25
 800cb56:	68e3      	ldr	r3, [r4, #12]
 800cb58:	f8d9 2000 	ldr.w	r2, [r9]
 800cb5c:	1a9b      	subs	r3, r3, r2
 800cb5e:	42ab      	cmp	r3, r5
 800cb60:	dc28      	bgt.n	800cbb4 <_printf_common+0xa4>
 800cb62:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800cb66:	6822      	ldr	r2, [r4, #0]
 800cb68:	3300      	adds	r3, #0
 800cb6a:	bf18      	it	ne
 800cb6c:	2301      	movne	r3, #1
 800cb6e:	0692      	lsls	r2, r2, #26
 800cb70:	d42d      	bmi.n	800cbce <_printf_common+0xbe>
 800cb72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cb76:	4639      	mov	r1, r7
 800cb78:	4630      	mov	r0, r6
 800cb7a:	47c0      	blx	r8
 800cb7c:	3001      	adds	r0, #1
 800cb7e:	d020      	beq.n	800cbc2 <_printf_common+0xb2>
 800cb80:	6823      	ldr	r3, [r4, #0]
 800cb82:	68e5      	ldr	r5, [r4, #12]
 800cb84:	f8d9 2000 	ldr.w	r2, [r9]
 800cb88:	f003 0306 	and.w	r3, r3, #6
 800cb8c:	2b04      	cmp	r3, #4
 800cb8e:	bf08      	it	eq
 800cb90:	1aad      	subeq	r5, r5, r2
 800cb92:	68a3      	ldr	r3, [r4, #8]
 800cb94:	6922      	ldr	r2, [r4, #16]
 800cb96:	bf0c      	ite	eq
 800cb98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cb9c:	2500      	movne	r5, #0
 800cb9e:	4293      	cmp	r3, r2
 800cba0:	bfc4      	itt	gt
 800cba2:	1a9b      	subgt	r3, r3, r2
 800cba4:	18ed      	addgt	r5, r5, r3
 800cba6:	f04f 0900 	mov.w	r9, #0
 800cbaa:	341a      	adds	r4, #26
 800cbac:	454d      	cmp	r5, r9
 800cbae:	d11a      	bne.n	800cbe6 <_printf_common+0xd6>
 800cbb0:	2000      	movs	r0, #0
 800cbb2:	e008      	b.n	800cbc6 <_printf_common+0xb6>
 800cbb4:	2301      	movs	r3, #1
 800cbb6:	4652      	mov	r2, sl
 800cbb8:	4639      	mov	r1, r7
 800cbba:	4630      	mov	r0, r6
 800cbbc:	47c0      	blx	r8
 800cbbe:	3001      	adds	r0, #1
 800cbc0:	d103      	bne.n	800cbca <_printf_common+0xba>
 800cbc2:	f04f 30ff 	mov.w	r0, #4294967295
 800cbc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbca:	3501      	adds	r5, #1
 800cbcc:	e7c3      	b.n	800cb56 <_printf_common+0x46>
 800cbce:	18e1      	adds	r1, r4, r3
 800cbd0:	1c5a      	adds	r2, r3, #1
 800cbd2:	2030      	movs	r0, #48	; 0x30
 800cbd4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cbd8:	4422      	add	r2, r4
 800cbda:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cbde:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cbe2:	3302      	adds	r3, #2
 800cbe4:	e7c5      	b.n	800cb72 <_printf_common+0x62>
 800cbe6:	2301      	movs	r3, #1
 800cbe8:	4622      	mov	r2, r4
 800cbea:	4639      	mov	r1, r7
 800cbec:	4630      	mov	r0, r6
 800cbee:	47c0      	blx	r8
 800cbf0:	3001      	adds	r0, #1
 800cbf2:	d0e6      	beq.n	800cbc2 <_printf_common+0xb2>
 800cbf4:	f109 0901 	add.w	r9, r9, #1
 800cbf8:	e7d8      	b.n	800cbac <_printf_common+0x9c>
	...

0800cbfc <_printf_i>:
 800cbfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cc00:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800cc04:	460c      	mov	r4, r1
 800cc06:	7e09      	ldrb	r1, [r1, #24]
 800cc08:	b085      	sub	sp, #20
 800cc0a:	296e      	cmp	r1, #110	; 0x6e
 800cc0c:	4617      	mov	r7, r2
 800cc0e:	4606      	mov	r6, r0
 800cc10:	4698      	mov	r8, r3
 800cc12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc14:	f000 80b3 	beq.w	800cd7e <_printf_i+0x182>
 800cc18:	d822      	bhi.n	800cc60 <_printf_i+0x64>
 800cc1a:	2963      	cmp	r1, #99	; 0x63
 800cc1c:	d036      	beq.n	800cc8c <_printf_i+0x90>
 800cc1e:	d80a      	bhi.n	800cc36 <_printf_i+0x3a>
 800cc20:	2900      	cmp	r1, #0
 800cc22:	f000 80b9 	beq.w	800cd98 <_printf_i+0x19c>
 800cc26:	2958      	cmp	r1, #88	; 0x58
 800cc28:	f000 8083 	beq.w	800cd32 <_printf_i+0x136>
 800cc2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cc30:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800cc34:	e032      	b.n	800cc9c <_printf_i+0xa0>
 800cc36:	2964      	cmp	r1, #100	; 0x64
 800cc38:	d001      	beq.n	800cc3e <_printf_i+0x42>
 800cc3a:	2969      	cmp	r1, #105	; 0x69
 800cc3c:	d1f6      	bne.n	800cc2c <_printf_i+0x30>
 800cc3e:	6820      	ldr	r0, [r4, #0]
 800cc40:	6813      	ldr	r3, [r2, #0]
 800cc42:	0605      	lsls	r5, r0, #24
 800cc44:	f103 0104 	add.w	r1, r3, #4
 800cc48:	d52a      	bpl.n	800cca0 <_printf_i+0xa4>
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	6011      	str	r1, [r2, #0]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	da03      	bge.n	800cc5a <_printf_i+0x5e>
 800cc52:	222d      	movs	r2, #45	; 0x2d
 800cc54:	425b      	negs	r3, r3
 800cc56:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cc5a:	486f      	ldr	r0, [pc, #444]	; (800ce18 <_printf_i+0x21c>)
 800cc5c:	220a      	movs	r2, #10
 800cc5e:	e039      	b.n	800ccd4 <_printf_i+0xd8>
 800cc60:	2973      	cmp	r1, #115	; 0x73
 800cc62:	f000 809d 	beq.w	800cda0 <_printf_i+0x1a4>
 800cc66:	d808      	bhi.n	800cc7a <_printf_i+0x7e>
 800cc68:	296f      	cmp	r1, #111	; 0x6f
 800cc6a:	d020      	beq.n	800ccae <_printf_i+0xb2>
 800cc6c:	2970      	cmp	r1, #112	; 0x70
 800cc6e:	d1dd      	bne.n	800cc2c <_printf_i+0x30>
 800cc70:	6823      	ldr	r3, [r4, #0]
 800cc72:	f043 0320 	orr.w	r3, r3, #32
 800cc76:	6023      	str	r3, [r4, #0]
 800cc78:	e003      	b.n	800cc82 <_printf_i+0x86>
 800cc7a:	2975      	cmp	r1, #117	; 0x75
 800cc7c:	d017      	beq.n	800ccae <_printf_i+0xb2>
 800cc7e:	2978      	cmp	r1, #120	; 0x78
 800cc80:	d1d4      	bne.n	800cc2c <_printf_i+0x30>
 800cc82:	2378      	movs	r3, #120	; 0x78
 800cc84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cc88:	4864      	ldr	r0, [pc, #400]	; (800ce1c <_printf_i+0x220>)
 800cc8a:	e055      	b.n	800cd38 <_printf_i+0x13c>
 800cc8c:	6813      	ldr	r3, [r2, #0]
 800cc8e:	1d19      	adds	r1, r3, #4
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	6011      	str	r1, [r2, #0]
 800cc94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cc98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cc9c:	2301      	movs	r3, #1
 800cc9e:	e08c      	b.n	800cdba <_printf_i+0x1be>
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	6011      	str	r1, [r2, #0]
 800cca4:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cca8:	bf18      	it	ne
 800ccaa:	b21b      	sxthne	r3, r3
 800ccac:	e7cf      	b.n	800cc4e <_printf_i+0x52>
 800ccae:	6813      	ldr	r3, [r2, #0]
 800ccb0:	6825      	ldr	r5, [r4, #0]
 800ccb2:	1d18      	adds	r0, r3, #4
 800ccb4:	6010      	str	r0, [r2, #0]
 800ccb6:	0628      	lsls	r0, r5, #24
 800ccb8:	d501      	bpl.n	800ccbe <_printf_i+0xc2>
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	e002      	b.n	800ccc4 <_printf_i+0xc8>
 800ccbe:	0668      	lsls	r0, r5, #25
 800ccc0:	d5fb      	bpl.n	800ccba <_printf_i+0xbe>
 800ccc2:	881b      	ldrh	r3, [r3, #0]
 800ccc4:	4854      	ldr	r0, [pc, #336]	; (800ce18 <_printf_i+0x21c>)
 800ccc6:	296f      	cmp	r1, #111	; 0x6f
 800ccc8:	bf14      	ite	ne
 800ccca:	220a      	movne	r2, #10
 800cccc:	2208      	moveq	r2, #8
 800ccce:	2100      	movs	r1, #0
 800ccd0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ccd4:	6865      	ldr	r5, [r4, #4]
 800ccd6:	60a5      	str	r5, [r4, #8]
 800ccd8:	2d00      	cmp	r5, #0
 800ccda:	f2c0 8095 	blt.w	800ce08 <_printf_i+0x20c>
 800ccde:	6821      	ldr	r1, [r4, #0]
 800cce0:	f021 0104 	bic.w	r1, r1, #4
 800cce4:	6021      	str	r1, [r4, #0]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d13d      	bne.n	800cd66 <_printf_i+0x16a>
 800ccea:	2d00      	cmp	r5, #0
 800ccec:	f040 808e 	bne.w	800ce0c <_printf_i+0x210>
 800ccf0:	4665      	mov	r5, ip
 800ccf2:	2a08      	cmp	r2, #8
 800ccf4:	d10b      	bne.n	800cd0e <_printf_i+0x112>
 800ccf6:	6823      	ldr	r3, [r4, #0]
 800ccf8:	07db      	lsls	r3, r3, #31
 800ccfa:	d508      	bpl.n	800cd0e <_printf_i+0x112>
 800ccfc:	6923      	ldr	r3, [r4, #16]
 800ccfe:	6862      	ldr	r2, [r4, #4]
 800cd00:	429a      	cmp	r2, r3
 800cd02:	bfde      	ittt	le
 800cd04:	2330      	movle	r3, #48	; 0x30
 800cd06:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cd0a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cd0e:	ebac 0305 	sub.w	r3, ip, r5
 800cd12:	6123      	str	r3, [r4, #16]
 800cd14:	f8cd 8000 	str.w	r8, [sp]
 800cd18:	463b      	mov	r3, r7
 800cd1a:	aa03      	add	r2, sp, #12
 800cd1c:	4621      	mov	r1, r4
 800cd1e:	4630      	mov	r0, r6
 800cd20:	f7ff fef6 	bl	800cb10 <_printf_common>
 800cd24:	3001      	adds	r0, #1
 800cd26:	d14d      	bne.n	800cdc4 <_printf_i+0x1c8>
 800cd28:	f04f 30ff 	mov.w	r0, #4294967295
 800cd2c:	b005      	add	sp, #20
 800cd2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd32:	4839      	ldr	r0, [pc, #228]	; (800ce18 <_printf_i+0x21c>)
 800cd34:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800cd38:	6813      	ldr	r3, [r2, #0]
 800cd3a:	6821      	ldr	r1, [r4, #0]
 800cd3c:	1d1d      	adds	r5, r3, #4
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	6015      	str	r5, [r2, #0]
 800cd42:	060a      	lsls	r2, r1, #24
 800cd44:	d50b      	bpl.n	800cd5e <_printf_i+0x162>
 800cd46:	07ca      	lsls	r2, r1, #31
 800cd48:	bf44      	itt	mi
 800cd4a:	f041 0120 	orrmi.w	r1, r1, #32
 800cd4e:	6021      	strmi	r1, [r4, #0]
 800cd50:	b91b      	cbnz	r3, 800cd5a <_printf_i+0x15e>
 800cd52:	6822      	ldr	r2, [r4, #0]
 800cd54:	f022 0220 	bic.w	r2, r2, #32
 800cd58:	6022      	str	r2, [r4, #0]
 800cd5a:	2210      	movs	r2, #16
 800cd5c:	e7b7      	b.n	800ccce <_printf_i+0xd2>
 800cd5e:	064d      	lsls	r5, r1, #25
 800cd60:	bf48      	it	mi
 800cd62:	b29b      	uxthmi	r3, r3
 800cd64:	e7ef      	b.n	800cd46 <_printf_i+0x14a>
 800cd66:	4665      	mov	r5, ip
 800cd68:	fbb3 f1f2 	udiv	r1, r3, r2
 800cd6c:	fb02 3311 	mls	r3, r2, r1, r3
 800cd70:	5cc3      	ldrb	r3, [r0, r3]
 800cd72:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cd76:	460b      	mov	r3, r1
 800cd78:	2900      	cmp	r1, #0
 800cd7a:	d1f5      	bne.n	800cd68 <_printf_i+0x16c>
 800cd7c:	e7b9      	b.n	800ccf2 <_printf_i+0xf6>
 800cd7e:	6813      	ldr	r3, [r2, #0]
 800cd80:	6825      	ldr	r5, [r4, #0]
 800cd82:	6961      	ldr	r1, [r4, #20]
 800cd84:	1d18      	adds	r0, r3, #4
 800cd86:	6010      	str	r0, [r2, #0]
 800cd88:	0628      	lsls	r0, r5, #24
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	d501      	bpl.n	800cd92 <_printf_i+0x196>
 800cd8e:	6019      	str	r1, [r3, #0]
 800cd90:	e002      	b.n	800cd98 <_printf_i+0x19c>
 800cd92:	066a      	lsls	r2, r5, #25
 800cd94:	d5fb      	bpl.n	800cd8e <_printf_i+0x192>
 800cd96:	8019      	strh	r1, [r3, #0]
 800cd98:	2300      	movs	r3, #0
 800cd9a:	6123      	str	r3, [r4, #16]
 800cd9c:	4665      	mov	r5, ip
 800cd9e:	e7b9      	b.n	800cd14 <_printf_i+0x118>
 800cda0:	6813      	ldr	r3, [r2, #0]
 800cda2:	1d19      	adds	r1, r3, #4
 800cda4:	6011      	str	r1, [r2, #0]
 800cda6:	681d      	ldr	r5, [r3, #0]
 800cda8:	6862      	ldr	r2, [r4, #4]
 800cdaa:	2100      	movs	r1, #0
 800cdac:	4628      	mov	r0, r5
 800cdae:	f7f3 faff 	bl	80003b0 <memchr>
 800cdb2:	b108      	cbz	r0, 800cdb8 <_printf_i+0x1bc>
 800cdb4:	1b40      	subs	r0, r0, r5
 800cdb6:	6060      	str	r0, [r4, #4]
 800cdb8:	6863      	ldr	r3, [r4, #4]
 800cdba:	6123      	str	r3, [r4, #16]
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cdc2:	e7a7      	b.n	800cd14 <_printf_i+0x118>
 800cdc4:	6923      	ldr	r3, [r4, #16]
 800cdc6:	462a      	mov	r2, r5
 800cdc8:	4639      	mov	r1, r7
 800cdca:	4630      	mov	r0, r6
 800cdcc:	47c0      	blx	r8
 800cdce:	3001      	adds	r0, #1
 800cdd0:	d0aa      	beq.n	800cd28 <_printf_i+0x12c>
 800cdd2:	6823      	ldr	r3, [r4, #0]
 800cdd4:	079b      	lsls	r3, r3, #30
 800cdd6:	d413      	bmi.n	800ce00 <_printf_i+0x204>
 800cdd8:	68e0      	ldr	r0, [r4, #12]
 800cdda:	9b03      	ldr	r3, [sp, #12]
 800cddc:	4298      	cmp	r0, r3
 800cdde:	bfb8      	it	lt
 800cde0:	4618      	movlt	r0, r3
 800cde2:	e7a3      	b.n	800cd2c <_printf_i+0x130>
 800cde4:	2301      	movs	r3, #1
 800cde6:	464a      	mov	r2, r9
 800cde8:	4639      	mov	r1, r7
 800cdea:	4630      	mov	r0, r6
 800cdec:	47c0      	blx	r8
 800cdee:	3001      	adds	r0, #1
 800cdf0:	d09a      	beq.n	800cd28 <_printf_i+0x12c>
 800cdf2:	3501      	adds	r5, #1
 800cdf4:	68e3      	ldr	r3, [r4, #12]
 800cdf6:	9a03      	ldr	r2, [sp, #12]
 800cdf8:	1a9b      	subs	r3, r3, r2
 800cdfa:	42ab      	cmp	r3, r5
 800cdfc:	dcf2      	bgt.n	800cde4 <_printf_i+0x1e8>
 800cdfe:	e7eb      	b.n	800cdd8 <_printf_i+0x1dc>
 800ce00:	2500      	movs	r5, #0
 800ce02:	f104 0919 	add.w	r9, r4, #25
 800ce06:	e7f5      	b.n	800cdf4 <_printf_i+0x1f8>
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d1ac      	bne.n	800cd66 <_printf_i+0x16a>
 800ce0c:	7803      	ldrb	r3, [r0, #0]
 800ce0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ce12:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ce16:	e76c      	b.n	800ccf2 <_printf_i+0xf6>
 800ce18:	08014eb8 	.word	0x08014eb8
 800ce1c:	08014ec9 	.word	0x08014ec9

0800ce20 <_sbrk_r>:
 800ce20:	b538      	push	{r3, r4, r5, lr}
 800ce22:	4c06      	ldr	r4, [pc, #24]	; (800ce3c <_sbrk_r+0x1c>)
 800ce24:	2300      	movs	r3, #0
 800ce26:	4605      	mov	r5, r0
 800ce28:	4608      	mov	r0, r1
 800ce2a:	6023      	str	r3, [r4, #0]
 800ce2c:	f7f6 f9ee 	bl	800320c <_sbrk>
 800ce30:	1c43      	adds	r3, r0, #1
 800ce32:	d102      	bne.n	800ce3a <_sbrk_r+0x1a>
 800ce34:	6823      	ldr	r3, [r4, #0]
 800ce36:	b103      	cbz	r3, 800ce3a <_sbrk_r+0x1a>
 800ce38:	602b      	str	r3, [r5, #0]
 800ce3a:	bd38      	pop	{r3, r4, r5, pc}
 800ce3c:	2400f0bc 	.word	0x2400f0bc

0800ce40 <siprintf>:
 800ce40:	b40e      	push	{r1, r2, r3}
 800ce42:	b500      	push	{lr}
 800ce44:	b09c      	sub	sp, #112	; 0x70
 800ce46:	ab1d      	add	r3, sp, #116	; 0x74
 800ce48:	9002      	str	r0, [sp, #8]
 800ce4a:	9006      	str	r0, [sp, #24]
 800ce4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ce50:	4809      	ldr	r0, [pc, #36]	; (800ce78 <siprintf+0x38>)
 800ce52:	9107      	str	r1, [sp, #28]
 800ce54:	9104      	str	r1, [sp, #16]
 800ce56:	4909      	ldr	r1, [pc, #36]	; (800ce7c <siprintf+0x3c>)
 800ce58:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce5c:	9105      	str	r1, [sp, #20]
 800ce5e:	6800      	ldr	r0, [r0, #0]
 800ce60:	9301      	str	r3, [sp, #4]
 800ce62:	a902      	add	r1, sp, #8
 800ce64:	f001 f940 	bl	800e0e8 <_svfiprintf_r>
 800ce68:	9b02      	ldr	r3, [sp, #8]
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	701a      	strb	r2, [r3, #0]
 800ce6e:	b01c      	add	sp, #112	; 0x70
 800ce70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce74:	b003      	add	sp, #12
 800ce76:	4770      	bx	lr
 800ce78:	24000380 	.word	0x24000380
 800ce7c:	ffff0208 	.word	0xffff0208

0800ce80 <strcpy>:
 800ce80:	4603      	mov	r3, r0
 800ce82:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce86:	f803 2b01 	strb.w	r2, [r3], #1
 800ce8a:	2a00      	cmp	r2, #0
 800ce8c:	d1f9      	bne.n	800ce82 <strcpy+0x2>
 800ce8e:	4770      	bx	lr

0800ce90 <quorem>:
 800ce90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce94:	6903      	ldr	r3, [r0, #16]
 800ce96:	690c      	ldr	r4, [r1, #16]
 800ce98:	42a3      	cmp	r3, r4
 800ce9a:	4680      	mov	r8, r0
 800ce9c:	f2c0 8082 	blt.w	800cfa4 <quorem+0x114>
 800cea0:	3c01      	subs	r4, #1
 800cea2:	f101 0714 	add.w	r7, r1, #20
 800cea6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800ceaa:	f100 0614 	add.w	r6, r0, #20
 800ceae:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ceb2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ceb6:	eb06 030c 	add.w	r3, r6, ip
 800ceba:	3501      	adds	r5, #1
 800cebc:	eb07 090c 	add.w	r9, r7, ip
 800cec0:	9301      	str	r3, [sp, #4]
 800cec2:	fbb0 f5f5 	udiv	r5, r0, r5
 800cec6:	b395      	cbz	r5, 800cf2e <quorem+0x9e>
 800cec8:	f04f 0a00 	mov.w	sl, #0
 800cecc:	4638      	mov	r0, r7
 800cece:	46b6      	mov	lr, r6
 800ced0:	46d3      	mov	fp, sl
 800ced2:	f850 2b04 	ldr.w	r2, [r0], #4
 800ced6:	b293      	uxth	r3, r2
 800ced8:	fb05 a303 	mla	r3, r5, r3, sl
 800cedc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cee0:	b29b      	uxth	r3, r3
 800cee2:	ebab 0303 	sub.w	r3, fp, r3
 800cee6:	0c12      	lsrs	r2, r2, #16
 800cee8:	f8de b000 	ldr.w	fp, [lr]
 800ceec:	fb05 a202 	mla	r2, r5, r2, sl
 800cef0:	fa13 f38b 	uxtah	r3, r3, fp
 800cef4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800cef8:	fa1f fb82 	uxth.w	fp, r2
 800cefc:	f8de 2000 	ldr.w	r2, [lr]
 800cf00:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800cf04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cf08:	b29b      	uxth	r3, r3
 800cf0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf0e:	4581      	cmp	r9, r0
 800cf10:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800cf14:	f84e 3b04 	str.w	r3, [lr], #4
 800cf18:	d2db      	bcs.n	800ced2 <quorem+0x42>
 800cf1a:	f856 300c 	ldr.w	r3, [r6, ip]
 800cf1e:	b933      	cbnz	r3, 800cf2e <quorem+0x9e>
 800cf20:	9b01      	ldr	r3, [sp, #4]
 800cf22:	3b04      	subs	r3, #4
 800cf24:	429e      	cmp	r6, r3
 800cf26:	461a      	mov	r2, r3
 800cf28:	d330      	bcc.n	800cf8c <quorem+0xfc>
 800cf2a:	f8c8 4010 	str.w	r4, [r8, #16]
 800cf2e:	4640      	mov	r0, r8
 800cf30:	f000 ffac 	bl	800de8c <__mcmp>
 800cf34:	2800      	cmp	r0, #0
 800cf36:	db25      	blt.n	800cf84 <quorem+0xf4>
 800cf38:	3501      	adds	r5, #1
 800cf3a:	4630      	mov	r0, r6
 800cf3c:	f04f 0c00 	mov.w	ip, #0
 800cf40:	f857 2b04 	ldr.w	r2, [r7], #4
 800cf44:	f8d0 e000 	ldr.w	lr, [r0]
 800cf48:	b293      	uxth	r3, r2
 800cf4a:	ebac 0303 	sub.w	r3, ip, r3
 800cf4e:	0c12      	lsrs	r2, r2, #16
 800cf50:	fa13 f38e 	uxtah	r3, r3, lr
 800cf54:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cf58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cf5c:	b29b      	uxth	r3, r3
 800cf5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf62:	45b9      	cmp	r9, r7
 800cf64:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cf68:	f840 3b04 	str.w	r3, [r0], #4
 800cf6c:	d2e8      	bcs.n	800cf40 <quorem+0xb0>
 800cf6e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800cf72:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800cf76:	b92a      	cbnz	r2, 800cf84 <quorem+0xf4>
 800cf78:	3b04      	subs	r3, #4
 800cf7a:	429e      	cmp	r6, r3
 800cf7c:	461a      	mov	r2, r3
 800cf7e:	d30b      	bcc.n	800cf98 <quorem+0x108>
 800cf80:	f8c8 4010 	str.w	r4, [r8, #16]
 800cf84:	4628      	mov	r0, r5
 800cf86:	b003      	add	sp, #12
 800cf88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf8c:	6812      	ldr	r2, [r2, #0]
 800cf8e:	3b04      	subs	r3, #4
 800cf90:	2a00      	cmp	r2, #0
 800cf92:	d1ca      	bne.n	800cf2a <quorem+0x9a>
 800cf94:	3c01      	subs	r4, #1
 800cf96:	e7c5      	b.n	800cf24 <quorem+0x94>
 800cf98:	6812      	ldr	r2, [r2, #0]
 800cf9a:	3b04      	subs	r3, #4
 800cf9c:	2a00      	cmp	r2, #0
 800cf9e:	d1ef      	bne.n	800cf80 <quorem+0xf0>
 800cfa0:	3c01      	subs	r4, #1
 800cfa2:	e7ea      	b.n	800cf7a <quorem+0xea>
 800cfa4:	2000      	movs	r0, #0
 800cfa6:	e7ee      	b.n	800cf86 <quorem+0xf6>

0800cfa8 <_dtoa_r>:
 800cfa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfac:	ec57 6b10 	vmov	r6, r7, d0
 800cfb0:	b095      	sub	sp, #84	; 0x54
 800cfb2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cfb4:	9108      	str	r1, [sp, #32]
 800cfb6:	4604      	mov	r4, r0
 800cfb8:	920a      	str	r2, [sp, #40]	; 0x28
 800cfba:	9311      	str	r3, [sp, #68]	; 0x44
 800cfbc:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 800cfc0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800cfc4:	b93d      	cbnz	r5, 800cfd6 <_dtoa_r+0x2e>
 800cfc6:	2010      	movs	r0, #16
 800cfc8:	f7ff fa24 	bl	800c414 <malloc>
 800cfcc:	6260      	str	r0, [r4, #36]	; 0x24
 800cfce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cfd2:	6005      	str	r5, [r0, #0]
 800cfd4:	60c5      	str	r5, [r0, #12]
 800cfd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cfd8:	6819      	ldr	r1, [r3, #0]
 800cfda:	b151      	cbz	r1, 800cff2 <_dtoa_r+0x4a>
 800cfdc:	685a      	ldr	r2, [r3, #4]
 800cfde:	604a      	str	r2, [r1, #4]
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	4093      	lsls	r3, r2
 800cfe4:	608b      	str	r3, [r1, #8]
 800cfe6:	4620      	mov	r0, r4
 800cfe8:	f000 fd6e 	bl	800dac8 <_Bfree>
 800cfec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cfee:	2200      	movs	r2, #0
 800cff0:	601a      	str	r2, [r3, #0]
 800cff2:	1e3b      	subs	r3, r7, #0
 800cff4:	bfb9      	ittee	lt
 800cff6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cffa:	9303      	strlt	r3, [sp, #12]
 800cffc:	2300      	movge	r3, #0
 800cffe:	f8c8 3000 	strge.w	r3, [r8]
 800d002:	9d03      	ldr	r5, [sp, #12]
 800d004:	4bac      	ldr	r3, [pc, #688]	; (800d2b8 <_dtoa_r+0x310>)
 800d006:	bfbc      	itt	lt
 800d008:	2201      	movlt	r2, #1
 800d00a:	f8c8 2000 	strlt.w	r2, [r8]
 800d00e:	43ab      	bics	r3, r5
 800d010:	d11b      	bne.n	800d04a <_dtoa_r+0xa2>
 800d012:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d014:	f242 730f 	movw	r3, #9999	; 0x270f
 800d018:	6013      	str	r3, [r2, #0]
 800d01a:	9b02      	ldr	r3, [sp, #8]
 800d01c:	b923      	cbnz	r3, 800d028 <_dtoa_r+0x80>
 800d01e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800d022:	2d00      	cmp	r5, #0
 800d024:	f000 84dd 	beq.w	800d9e2 <_dtoa_r+0xa3a>
 800d028:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d02a:	b953      	cbnz	r3, 800d042 <_dtoa_r+0x9a>
 800d02c:	4ba3      	ldr	r3, [pc, #652]	; (800d2bc <_dtoa_r+0x314>)
 800d02e:	e020      	b.n	800d072 <_dtoa_r+0xca>
 800d030:	4ba3      	ldr	r3, [pc, #652]	; (800d2c0 <_dtoa_r+0x318>)
 800d032:	9304      	str	r3, [sp, #16]
 800d034:	3308      	adds	r3, #8
 800d036:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d038:	6013      	str	r3, [r2, #0]
 800d03a:	9804      	ldr	r0, [sp, #16]
 800d03c:	b015      	add	sp, #84	; 0x54
 800d03e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d042:	4b9e      	ldr	r3, [pc, #632]	; (800d2bc <_dtoa_r+0x314>)
 800d044:	9304      	str	r3, [sp, #16]
 800d046:	3303      	adds	r3, #3
 800d048:	e7f5      	b.n	800d036 <_dtoa_r+0x8e>
 800d04a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d04e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d056:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d05a:	d10c      	bne.n	800d076 <_dtoa_r+0xce>
 800d05c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d05e:	2301      	movs	r3, #1
 800d060:	6013      	str	r3, [r2, #0]
 800d062:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d064:	2b00      	cmp	r3, #0
 800d066:	f000 84b9 	beq.w	800d9dc <_dtoa_r+0xa34>
 800d06a:	4b96      	ldr	r3, [pc, #600]	; (800d2c4 <_dtoa_r+0x31c>)
 800d06c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d06e:	6013      	str	r3, [r2, #0]
 800d070:	3b01      	subs	r3, #1
 800d072:	9304      	str	r3, [sp, #16]
 800d074:	e7e1      	b.n	800d03a <_dtoa_r+0x92>
 800d076:	a913      	add	r1, sp, #76	; 0x4c
 800d078:	aa12      	add	r2, sp, #72	; 0x48
 800d07a:	ed9d 0b04 	vldr	d0, [sp, #16]
 800d07e:	4620      	mov	r0, r4
 800d080:	f000 ff7b 	bl	800df7a <__d2b>
 800d084:	f3c5 560a 	ubfx	r6, r5, #20, #11
 800d088:	9001      	str	r0, [sp, #4]
 800d08a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d08c:	2e00      	cmp	r6, #0
 800d08e:	d046      	beq.n	800d11e <_dtoa_r+0x176>
 800d090:	9805      	ldr	r0, [sp, #20]
 800d092:	f3c0 0013 	ubfx	r0, r0, #0, #20
 800d096:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d09a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 800d09e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d0a2:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 800d0a6:	2700      	movs	r7, #0
 800d0a8:	ee07 aa90 	vmov	s15, sl
 800d0ac:	ec43 2b16 	vmov	d6, r2, r3
 800d0b0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800d0b4:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 800d2a0 <_dtoa_r+0x2f8>
 800d0b8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800d0bc:	ee36 7b47 	vsub.f64	d7, d6, d7
 800d0c0:	ed9f 6b79 	vldr	d6, [pc, #484]	; 800d2a8 <_dtoa_r+0x300>
 800d0c4:	eea7 6b04 	vfma.f64	d6, d7, d4
 800d0c8:	eeb0 7b46 	vmov.f64	d7, d6
 800d0cc:	ed9f 6b78 	vldr	d6, [pc, #480]	; 800d2b0 <_dtoa_r+0x308>
 800d0d0:	eea5 7b06 	vfma.f64	d7, d5, d6
 800d0d4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800d0d8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d0dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0e0:	ee16 ba90 	vmov	fp, s13
 800d0e4:	d508      	bpl.n	800d0f8 <_dtoa_r+0x150>
 800d0e6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800d0ea:	eeb4 6b47 	vcmp.f64	d6, d7
 800d0ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0f2:	bf18      	it	ne
 800d0f4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800d0f8:	f1bb 0f16 	cmp.w	fp, #22
 800d0fc:	d834      	bhi.n	800d168 <_dtoa_r+0x1c0>
 800d0fe:	4b72      	ldr	r3, [pc, #456]	; (800d2c8 <_dtoa_r+0x320>)
 800d100:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d104:	ed93 7b00 	vldr	d7, [r3]
 800d108:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d10c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d114:	dd01      	ble.n	800d11a <_dtoa_r+0x172>
 800d116:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d11a:	2300      	movs	r3, #0
 800d11c:	e025      	b.n	800d16a <_dtoa_r+0x1c2>
 800d11e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d120:	eb01 0a03 	add.w	sl, r1, r3
 800d124:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 800d128:	2b20      	cmp	r3, #32
 800d12a:	dd17      	ble.n	800d15c <_dtoa_r+0x1b4>
 800d12c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800d130:	9a02      	ldr	r2, [sp, #8]
 800d132:	409d      	lsls	r5, r3
 800d134:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 800d138:	fa22 f303 	lsr.w	r3, r2, r3
 800d13c:	432b      	orrs	r3, r5
 800d13e:	ee07 3a90 	vmov	s15, r3
 800d142:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d146:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d14a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d14e:	9805      	ldr	r0, [sp, #20]
 800d150:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d154:	2701      	movs	r7, #1
 800d156:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 800d15a:	e7a5      	b.n	800d0a8 <_dtoa_r+0x100>
 800d15c:	9a02      	ldr	r2, [sp, #8]
 800d15e:	f1c3 0320 	rsb	r3, r3, #32
 800d162:	fa02 f303 	lsl.w	r3, r2, r3
 800d166:	e7ea      	b.n	800d13e <_dtoa_r+0x196>
 800d168:	2301      	movs	r3, #1
 800d16a:	eba1 0a0a 	sub.w	sl, r1, sl
 800d16e:	9310      	str	r3, [sp, #64]	; 0x40
 800d170:	f1ba 0301 	subs.w	r3, sl, #1
 800d174:	9307      	str	r3, [sp, #28]
 800d176:	bf43      	ittte	mi
 800d178:	2300      	movmi	r3, #0
 800d17a:	f1ca 0a01 	rsbmi	sl, sl, #1
 800d17e:	9307      	strmi	r3, [sp, #28]
 800d180:	f04f 0a00 	movpl.w	sl, #0
 800d184:	f1bb 0f00 	cmp.w	fp, #0
 800d188:	db19      	blt.n	800d1be <_dtoa_r+0x216>
 800d18a:	9b07      	ldr	r3, [sp, #28]
 800d18c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800d190:	445b      	add	r3, fp
 800d192:	9307      	str	r3, [sp, #28]
 800d194:	f04f 0800 	mov.w	r8, #0
 800d198:	9b08      	ldr	r3, [sp, #32]
 800d19a:	2b09      	cmp	r3, #9
 800d19c:	d866      	bhi.n	800d26c <_dtoa_r+0x2c4>
 800d19e:	2b05      	cmp	r3, #5
 800d1a0:	bfc4      	itt	gt
 800d1a2:	3b04      	subgt	r3, #4
 800d1a4:	9308      	strgt	r3, [sp, #32]
 800d1a6:	9b08      	ldr	r3, [sp, #32]
 800d1a8:	f1a3 0302 	sub.w	r3, r3, #2
 800d1ac:	bfcc      	ite	gt
 800d1ae:	2500      	movgt	r5, #0
 800d1b0:	2501      	movle	r5, #1
 800d1b2:	2b03      	cmp	r3, #3
 800d1b4:	d866      	bhi.n	800d284 <_dtoa_r+0x2dc>
 800d1b6:	e8df f003 	tbb	[pc, r3]
 800d1ba:	5755      	.short	0x5755
 800d1bc:	4909      	.short	0x4909
 800d1be:	2300      	movs	r3, #0
 800d1c0:	ebaa 0a0b 	sub.w	sl, sl, fp
 800d1c4:	f1cb 0800 	rsb	r8, fp, #0
 800d1c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800d1ca:	e7e5      	b.n	800d198 <_dtoa_r+0x1f0>
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	9309      	str	r3, [sp, #36]	; 0x24
 800d1d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	dd59      	ble.n	800d28a <_dtoa_r+0x2e2>
 800d1d6:	9306      	str	r3, [sp, #24]
 800d1d8:	4699      	mov	r9, r3
 800d1da:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d1dc:	2200      	movs	r2, #0
 800d1de:	6072      	str	r2, [r6, #4]
 800d1e0:	2204      	movs	r2, #4
 800d1e2:	f102 0014 	add.w	r0, r2, #20
 800d1e6:	4298      	cmp	r0, r3
 800d1e8:	6871      	ldr	r1, [r6, #4]
 800d1ea:	d953      	bls.n	800d294 <_dtoa_r+0x2ec>
 800d1ec:	4620      	mov	r0, r4
 800d1ee:	f000 fc37 	bl	800da60 <_Balloc>
 800d1f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d1f4:	6030      	str	r0, [r6, #0]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	9304      	str	r3, [sp, #16]
 800d1fa:	f1b9 0f0e 	cmp.w	r9, #14
 800d1fe:	f200 80c2 	bhi.w	800d386 <_dtoa_r+0x3de>
 800d202:	2d00      	cmp	r5, #0
 800d204:	f000 80bf 	beq.w	800d386 <_dtoa_r+0x3de>
 800d208:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d20c:	f1bb 0f00 	cmp.w	fp, #0
 800d210:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800d214:	f340 80e6 	ble.w	800d3e4 <_dtoa_r+0x43c>
 800d218:	4a2b      	ldr	r2, [pc, #172]	; (800d2c8 <_dtoa_r+0x320>)
 800d21a:	f00b 030f 	and.w	r3, fp, #15
 800d21e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d222:	ed93 7b00 	vldr	d7, [r3]
 800d226:	ea4f 132b 	mov.w	r3, fp, asr #4
 800d22a:	06da      	lsls	r2, r3, #27
 800d22c:	f140 80d8 	bpl.w	800d3e0 <_dtoa_r+0x438>
 800d230:	4a26      	ldr	r2, [pc, #152]	; (800d2cc <_dtoa_r+0x324>)
 800d232:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 800d236:	ed92 6b08 	vldr	d6, [r2, #32]
 800d23a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800d23e:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d242:	f003 030f 	and.w	r3, r3, #15
 800d246:	2203      	movs	r2, #3
 800d248:	4920      	ldr	r1, [pc, #128]	; (800d2cc <_dtoa_r+0x324>)
 800d24a:	e04a      	b.n	800d2e2 <_dtoa_r+0x33a>
 800d24c:	2301      	movs	r3, #1
 800d24e:	9309      	str	r3, [sp, #36]	; 0x24
 800d250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d252:	445b      	add	r3, fp
 800d254:	f103 0901 	add.w	r9, r3, #1
 800d258:	9306      	str	r3, [sp, #24]
 800d25a:	464b      	mov	r3, r9
 800d25c:	2b01      	cmp	r3, #1
 800d25e:	bfb8      	it	lt
 800d260:	2301      	movlt	r3, #1
 800d262:	e7ba      	b.n	800d1da <_dtoa_r+0x232>
 800d264:	2300      	movs	r3, #0
 800d266:	e7b2      	b.n	800d1ce <_dtoa_r+0x226>
 800d268:	2300      	movs	r3, #0
 800d26a:	e7f0      	b.n	800d24e <_dtoa_r+0x2a6>
 800d26c:	2501      	movs	r5, #1
 800d26e:	2300      	movs	r3, #0
 800d270:	e9cd 3508 	strd	r3, r5, [sp, #32]
 800d274:	f04f 33ff 	mov.w	r3, #4294967295
 800d278:	9306      	str	r3, [sp, #24]
 800d27a:	4699      	mov	r9, r3
 800d27c:	2200      	movs	r2, #0
 800d27e:	2312      	movs	r3, #18
 800d280:	920a      	str	r2, [sp, #40]	; 0x28
 800d282:	e7aa      	b.n	800d1da <_dtoa_r+0x232>
 800d284:	2301      	movs	r3, #1
 800d286:	9309      	str	r3, [sp, #36]	; 0x24
 800d288:	e7f4      	b.n	800d274 <_dtoa_r+0x2cc>
 800d28a:	2301      	movs	r3, #1
 800d28c:	9306      	str	r3, [sp, #24]
 800d28e:	4699      	mov	r9, r3
 800d290:	461a      	mov	r2, r3
 800d292:	e7f5      	b.n	800d280 <_dtoa_r+0x2d8>
 800d294:	3101      	adds	r1, #1
 800d296:	6071      	str	r1, [r6, #4]
 800d298:	0052      	lsls	r2, r2, #1
 800d29a:	e7a2      	b.n	800d1e2 <_dtoa_r+0x23a>
 800d29c:	f3af 8000 	nop.w
 800d2a0:	636f4361 	.word	0x636f4361
 800d2a4:	3fd287a7 	.word	0x3fd287a7
 800d2a8:	8b60c8b3 	.word	0x8b60c8b3
 800d2ac:	3fc68a28 	.word	0x3fc68a28
 800d2b0:	509f79fb 	.word	0x509f79fb
 800d2b4:	3fd34413 	.word	0x3fd34413
 800d2b8:	7ff00000 	.word	0x7ff00000
 800d2bc:	08014ee3 	.word	0x08014ee3
 800d2c0:	08014eda 	.word	0x08014eda
 800d2c4:	08015105 	.word	0x08015105
 800d2c8:	08014f10 	.word	0x08014f10
 800d2cc:	08014ee8 	.word	0x08014ee8
 800d2d0:	07de      	lsls	r6, r3, #31
 800d2d2:	d504      	bpl.n	800d2de <_dtoa_r+0x336>
 800d2d4:	ed91 6b00 	vldr	d6, [r1]
 800d2d8:	3201      	adds	r2, #1
 800d2da:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d2de:	105b      	asrs	r3, r3, #1
 800d2e0:	3108      	adds	r1, #8
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d1f4      	bne.n	800d2d0 <_dtoa_r+0x328>
 800d2e6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d2ea:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d2ee:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d2f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	f000 80a7 	beq.w	800d448 <_dtoa_r+0x4a0>
 800d2fa:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d2fe:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d302:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d30a:	f140 809d 	bpl.w	800d448 <_dtoa_r+0x4a0>
 800d30e:	f1b9 0f00 	cmp.w	r9, #0
 800d312:	f000 8099 	beq.w	800d448 <_dtoa_r+0x4a0>
 800d316:	9b06      	ldr	r3, [sp, #24]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	dd30      	ble.n	800d37e <_dtoa_r+0x3d6>
 800d31c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800d320:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d324:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d328:	9d06      	ldr	r5, [sp, #24]
 800d32a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800d32e:	3201      	adds	r2, #1
 800d330:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d334:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800d338:	ee07 2a90 	vmov	s15, r2
 800d33c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d340:	eea7 5b06 	vfma.f64	d5, d7, d6
 800d344:	ed8d 5b02 	vstr	d5, [sp, #8]
 800d348:	9a03      	ldr	r2, [sp, #12]
 800d34a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d34e:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 800d352:	2d00      	cmp	r5, #0
 800d354:	d17b      	bne.n	800d44e <_dtoa_r+0x4a6>
 800d356:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800d35a:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d35e:	ec41 0b17 	vmov	d7, r0, r1
 800d362:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d36a:	f300 8253 	bgt.w	800d814 <_dtoa_r+0x86c>
 800d36e:	eeb1 7b47 	vneg.f64	d7, d7
 800d372:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d37a:	f100 8249 	bmi.w	800d810 <_dtoa_r+0x868>
 800d37e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d382:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d386:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d388:	2b00      	cmp	r3, #0
 800d38a:	f2c0 8119 	blt.w	800d5c0 <_dtoa_r+0x618>
 800d38e:	f1bb 0f0e 	cmp.w	fp, #14
 800d392:	f300 8115 	bgt.w	800d5c0 <_dtoa_r+0x618>
 800d396:	4bc3      	ldr	r3, [pc, #780]	; (800d6a4 <_dtoa_r+0x6fc>)
 800d398:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d39c:	ed93 6b00 	vldr	d6, [r3]
 800d3a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	f280 80ba 	bge.w	800d51c <_dtoa_r+0x574>
 800d3a8:	f1b9 0f00 	cmp.w	r9, #0
 800d3ac:	f300 80b6 	bgt.w	800d51c <_dtoa_r+0x574>
 800d3b0:	f040 822d 	bne.w	800d80e <_dtoa_r+0x866>
 800d3b4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800d3b8:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d3bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d3c0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d3c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3c8:	464d      	mov	r5, r9
 800d3ca:	464f      	mov	r7, r9
 800d3cc:	f280 8204 	bge.w	800d7d8 <_dtoa_r+0x830>
 800d3d0:	9b04      	ldr	r3, [sp, #16]
 800d3d2:	9a04      	ldr	r2, [sp, #16]
 800d3d4:	1c5e      	adds	r6, r3, #1
 800d3d6:	2331      	movs	r3, #49	; 0x31
 800d3d8:	7013      	strb	r3, [r2, #0]
 800d3da:	f10b 0b01 	add.w	fp, fp, #1
 800d3de:	e1ff      	b.n	800d7e0 <_dtoa_r+0x838>
 800d3e0:	2202      	movs	r2, #2
 800d3e2:	e731      	b.n	800d248 <_dtoa_r+0x2a0>
 800d3e4:	d02e      	beq.n	800d444 <_dtoa_r+0x49c>
 800d3e6:	f1cb 0300 	rsb	r3, fp, #0
 800d3ea:	4aae      	ldr	r2, [pc, #696]	; (800d6a4 <_dtoa_r+0x6fc>)
 800d3ec:	f003 010f 	and.w	r1, r3, #15
 800d3f0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800d3f4:	ed92 7b00 	vldr	d7, [r2]
 800d3f8:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 800d3fc:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d400:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800d404:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 800d408:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800d40c:	49a6      	ldr	r1, [pc, #664]	; (800d6a8 <_dtoa_r+0x700>)
 800d40e:	111b      	asrs	r3, r3, #4
 800d410:	2000      	movs	r0, #0
 800d412:	2202      	movs	r2, #2
 800d414:	b93b      	cbnz	r3, 800d426 <_dtoa_r+0x47e>
 800d416:	2800      	cmp	r0, #0
 800d418:	f43f af6b 	beq.w	800d2f2 <_dtoa_r+0x34a>
 800d41c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d420:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d424:	e765      	b.n	800d2f2 <_dtoa_r+0x34a>
 800d426:	07dd      	lsls	r5, r3, #31
 800d428:	d509      	bpl.n	800d43e <_dtoa_r+0x496>
 800d42a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800d42e:	ed91 7b00 	vldr	d7, [r1]
 800d432:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d436:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800d43a:	3201      	adds	r2, #1
 800d43c:	2001      	movs	r0, #1
 800d43e:	105b      	asrs	r3, r3, #1
 800d440:	3108      	adds	r1, #8
 800d442:	e7e7      	b.n	800d414 <_dtoa_r+0x46c>
 800d444:	2202      	movs	r2, #2
 800d446:	e754      	b.n	800d2f2 <_dtoa_r+0x34a>
 800d448:	465b      	mov	r3, fp
 800d44a:	464d      	mov	r5, r9
 800d44c:	e770      	b.n	800d330 <_dtoa_r+0x388>
 800d44e:	4a95      	ldr	r2, [pc, #596]	; (800d6a4 <_dtoa_r+0x6fc>)
 800d450:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 800d454:	ed12 4b02 	vldr	d4, [r2, #-8]
 800d458:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d45a:	ec41 0b17 	vmov	d7, r0, r1
 800d45e:	b35a      	cbz	r2, 800d4b8 <_dtoa_r+0x510>
 800d460:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800d464:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800d468:	9e04      	ldr	r6, [sp, #16]
 800d46a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800d46e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800d472:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d476:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d47a:	ee14 2a90 	vmov	r2, s9
 800d47e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d482:	3230      	adds	r2, #48	; 0x30
 800d484:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d488:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d48c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d490:	f806 2b01 	strb.w	r2, [r6], #1
 800d494:	d43b      	bmi.n	800d50e <_dtoa_r+0x566>
 800d496:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d49a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d49e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4a2:	d472      	bmi.n	800d58a <_dtoa_r+0x5e2>
 800d4a4:	9a04      	ldr	r2, [sp, #16]
 800d4a6:	1ab2      	subs	r2, r6, r2
 800d4a8:	4295      	cmp	r5, r2
 800d4aa:	f77f af68 	ble.w	800d37e <_dtoa_r+0x3d6>
 800d4ae:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d4b2:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d4b6:	e7de      	b.n	800d476 <_dtoa_r+0x4ce>
 800d4b8:	9a04      	ldr	r2, [sp, #16]
 800d4ba:	ee24 7b07 	vmul.f64	d7, d4, d7
 800d4be:	1956      	adds	r6, r2, r5
 800d4c0:	4611      	mov	r1, r2
 800d4c2:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800d4c6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d4ca:	ee14 2a90 	vmov	r2, s9
 800d4ce:	3230      	adds	r2, #48	; 0x30
 800d4d0:	f801 2b01 	strb.w	r2, [r1], #1
 800d4d4:	42b1      	cmp	r1, r6
 800d4d6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d4da:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d4de:	d11a      	bne.n	800d516 <_dtoa_r+0x56e>
 800d4e0:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800d4e4:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d4e8:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4f0:	dc4b      	bgt.n	800d58a <_dtoa_r+0x5e2>
 800d4f2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d4f6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d4fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4fe:	f57f af3e 	bpl.w	800d37e <_dtoa_r+0x3d6>
 800d502:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d506:	2a30      	cmp	r2, #48	; 0x30
 800d508:	f106 31ff 	add.w	r1, r6, #4294967295
 800d50c:	d001      	beq.n	800d512 <_dtoa_r+0x56a>
 800d50e:	469b      	mov	fp, r3
 800d510:	e02a      	b.n	800d568 <_dtoa_r+0x5c0>
 800d512:	460e      	mov	r6, r1
 800d514:	e7f5      	b.n	800d502 <_dtoa_r+0x55a>
 800d516:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d51a:	e7d4      	b.n	800d4c6 <_dtoa_r+0x51e>
 800d51c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d520:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800d524:	9e04      	ldr	r6, [sp, #16]
 800d526:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d52a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d52e:	ee15 3a10 	vmov	r3, s10
 800d532:	3330      	adds	r3, #48	; 0x30
 800d534:	f806 3b01 	strb.w	r3, [r6], #1
 800d538:	9b04      	ldr	r3, [sp, #16]
 800d53a:	1af3      	subs	r3, r6, r3
 800d53c:	4599      	cmp	r9, r3
 800d53e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d542:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d546:	d133      	bne.n	800d5b0 <_dtoa_r+0x608>
 800d548:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d54c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d554:	dc18      	bgt.n	800d588 <_dtoa_r+0x5e0>
 800d556:	eeb4 7b46 	vcmp.f64	d7, d6
 800d55a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d55e:	d103      	bne.n	800d568 <_dtoa_r+0x5c0>
 800d560:	ee15 3a10 	vmov	r3, s10
 800d564:	07db      	lsls	r3, r3, #31
 800d566:	d40f      	bmi.n	800d588 <_dtoa_r+0x5e0>
 800d568:	9901      	ldr	r1, [sp, #4]
 800d56a:	4620      	mov	r0, r4
 800d56c:	f000 faac 	bl	800dac8 <_Bfree>
 800d570:	2300      	movs	r3, #0
 800d572:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d574:	7033      	strb	r3, [r6, #0]
 800d576:	f10b 0301 	add.w	r3, fp, #1
 800d57a:	6013      	str	r3, [r2, #0]
 800d57c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d57e:	2b00      	cmp	r3, #0
 800d580:	f43f ad5b 	beq.w	800d03a <_dtoa_r+0x92>
 800d584:	601e      	str	r6, [r3, #0]
 800d586:	e558      	b.n	800d03a <_dtoa_r+0x92>
 800d588:	465b      	mov	r3, fp
 800d58a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d58e:	2939      	cmp	r1, #57	; 0x39
 800d590:	f106 32ff 	add.w	r2, r6, #4294967295
 800d594:	d106      	bne.n	800d5a4 <_dtoa_r+0x5fc>
 800d596:	9904      	ldr	r1, [sp, #16]
 800d598:	4291      	cmp	r1, r2
 800d59a:	d107      	bne.n	800d5ac <_dtoa_r+0x604>
 800d59c:	2230      	movs	r2, #48	; 0x30
 800d59e:	700a      	strb	r2, [r1, #0]
 800d5a0:	3301      	adds	r3, #1
 800d5a2:	460a      	mov	r2, r1
 800d5a4:	7811      	ldrb	r1, [r2, #0]
 800d5a6:	3101      	adds	r1, #1
 800d5a8:	7011      	strb	r1, [r2, #0]
 800d5aa:	e7b0      	b.n	800d50e <_dtoa_r+0x566>
 800d5ac:	4616      	mov	r6, r2
 800d5ae:	e7ec      	b.n	800d58a <_dtoa_r+0x5e2>
 800d5b0:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d5b4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d5b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5bc:	d1b3      	bne.n	800d526 <_dtoa_r+0x57e>
 800d5be:	e7d3      	b.n	800d568 <_dtoa_r+0x5c0>
 800d5c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5c2:	2a00      	cmp	r2, #0
 800d5c4:	f000 808d 	beq.w	800d6e2 <_dtoa_r+0x73a>
 800d5c8:	9a08      	ldr	r2, [sp, #32]
 800d5ca:	2a01      	cmp	r2, #1
 800d5cc:	dc72      	bgt.n	800d6b4 <_dtoa_r+0x70c>
 800d5ce:	2f00      	cmp	r7, #0
 800d5d0:	d06c      	beq.n	800d6ac <_dtoa_r+0x704>
 800d5d2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d5d6:	4645      	mov	r5, r8
 800d5d8:	4656      	mov	r6, sl
 800d5da:	9a07      	ldr	r2, [sp, #28]
 800d5dc:	2101      	movs	r1, #1
 800d5de:	441a      	add	r2, r3
 800d5e0:	4620      	mov	r0, r4
 800d5e2:	449a      	add	sl, r3
 800d5e4:	9207      	str	r2, [sp, #28]
 800d5e6:	f000 fb0f 	bl	800dc08 <__i2b>
 800d5ea:	4607      	mov	r7, r0
 800d5ec:	2e00      	cmp	r6, #0
 800d5ee:	dd0b      	ble.n	800d608 <_dtoa_r+0x660>
 800d5f0:	9b07      	ldr	r3, [sp, #28]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	dd08      	ble.n	800d608 <_dtoa_r+0x660>
 800d5f6:	42b3      	cmp	r3, r6
 800d5f8:	9a07      	ldr	r2, [sp, #28]
 800d5fa:	bfa8      	it	ge
 800d5fc:	4633      	movge	r3, r6
 800d5fe:	ebaa 0a03 	sub.w	sl, sl, r3
 800d602:	1af6      	subs	r6, r6, r3
 800d604:	1ad3      	subs	r3, r2, r3
 800d606:	9307      	str	r3, [sp, #28]
 800d608:	f1b8 0f00 	cmp.w	r8, #0
 800d60c:	d01d      	beq.n	800d64a <_dtoa_r+0x6a2>
 800d60e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d610:	2b00      	cmp	r3, #0
 800d612:	d06a      	beq.n	800d6ea <_dtoa_r+0x742>
 800d614:	b18d      	cbz	r5, 800d63a <_dtoa_r+0x692>
 800d616:	4639      	mov	r1, r7
 800d618:	462a      	mov	r2, r5
 800d61a:	4620      	mov	r0, r4
 800d61c:	f000 fb94 	bl	800dd48 <__pow5mult>
 800d620:	9a01      	ldr	r2, [sp, #4]
 800d622:	4601      	mov	r1, r0
 800d624:	4607      	mov	r7, r0
 800d626:	4620      	mov	r0, r4
 800d628:	f000 faf7 	bl	800dc1a <__multiply>
 800d62c:	9901      	ldr	r1, [sp, #4]
 800d62e:	900c      	str	r0, [sp, #48]	; 0x30
 800d630:	4620      	mov	r0, r4
 800d632:	f000 fa49 	bl	800dac8 <_Bfree>
 800d636:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d638:	9301      	str	r3, [sp, #4]
 800d63a:	ebb8 0205 	subs.w	r2, r8, r5
 800d63e:	d004      	beq.n	800d64a <_dtoa_r+0x6a2>
 800d640:	9901      	ldr	r1, [sp, #4]
 800d642:	4620      	mov	r0, r4
 800d644:	f000 fb80 	bl	800dd48 <__pow5mult>
 800d648:	9001      	str	r0, [sp, #4]
 800d64a:	2101      	movs	r1, #1
 800d64c:	4620      	mov	r0, r4
 800d64e:	f000 fadb 	bl	800dc08 <__i2b>
 800d652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d654:	4605      	mov	r5, r0
 800d656:	2b00      	cmp	r3, #0
 800d658:	f000 81ca 	beq.w	800d9f0 <_dtoa_r+0xa48>
 800d65c:	461a      	mov	r2, r3
 800d65e:	4601      	mov	r1, r0
 800d660:	4620      	mov	r0, r4
 800d662:	f000 fb71 	bl	800dd48 <__pow5mult>
 800d666:	9b08      	ldr	r3, [sp, #32]
 800d668:	2b01      	cmp	r3, #1
 800d66a:	4605      	mov	r5, r0
 800d66c:	dc44      	bgt.n	800d6f8 <_dtoa_r+0x750>
 800d66e:	9b02      	ldr	r3, [sp, #8]
 800d670:	2b00      	cmp	r3, #0
 800d672:	d13c      	bne.n	800d6ee <_dtoa_r+0x746>
 800d674:	9b03      	ldr	r3, [sp, #12]
 800d676:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d137      	bne.n	800d6ee <_dtoa_r+0x746>
 800d67e:	9b03      	ldr	r3, [sp, #12]
 800d680:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d684:	0d1b      	lsrs	r3, r3, #20
 800d686:	051b      	lsls	r3, r3, #20
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d033      	beq.n	800d6f4 <_dtoa_r+0x74c>
 800d68c:	9b07      	ldr	r3, [sp, #28]
 800d68e:	3301      	adds	r3, #1
 800d690:	f10a 0a01 	add.w	sl, sl, #1
 800d694:	9307      	str	r3, [sp, #28]
 800d696:	f04f 0801 	mov.w	r8, #1
 800d69a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d69c:	bb73      	cbnz	r3, 800d6fc <_dtoa_r+0x754>
 800d69e:	2001      	movs	r0, #1
 800d6a0:	e034      	b.n	800d70c <_dtoa_r+0x764>
 800d6a2:	bf00      	nop
 800d6a4:	08014f10 	.word	0x08014f10
 800d6a8:	08014ee8 	.word	0x08014ee8
 800d6ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d6ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d6b2:	e790      	b.n	800d5d6 <_dtoa_r+0x62e>
 800d6b4:	f109 35ff 	add.w	r5, r9, #4294967295
 800d6b8:	45a8      	cmp	r8, r5
 800d6ba:	bfbf      	itttt	lt
 800d6bc:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800d6be:	eba5 0808 	sublt.w	r8, r5, r8
 800d6c2:	4443      	addlt	r3, r8
 800d6c4:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800d6c6:	bfb6      	itet	lt
 800d6c8:	46a8      	movlt	r8, r5
 800d6ca:	eba8 0505 	subge.w	r5, r8, r5
 800d6ce:	2500      	movlt	r5, #0
 800d6d0:	f1b9 0f00 	cmp.w	r9, #0
 800d6d4:	bfb9      	ittee	lt
 800d6d6:	ebaa 0609 	sublt.w	r6, sl, r9
 800d6da:	2300      	movlt	r3, #0
 800d6dc:	4656      	movge	r6, sl
 800d6de:	464b      	movge	r3, r9
 800d6e0:	e77b      	b.n	800d5da <_dtoa_r+0x632>
 800d6e2:	4645      	mov	r5, r8
 800d6e4:	4656      	mov	r6, sl
 800d6e6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d6e8:	e780      	b.n	800d5ec <_dtoa_r+0x644>
 800d6ea:	4642      	mov	r2, r8
 800d6ec:	e7a8      	b.n	800d640 <_dtoa_r+0x698>
 800d6ee:	f04f 0800 	mov.w	r8, #0
 800d6f2:	e7d2      	b.n	800d69a <_dtoa_r+0x6f2>
 800d6f4:	4698      	mov	r8, r3
 800d6f6:	e7d0      	b.n	800d69a <_dtoa_r+0x6f2>
 800d6f8:	f04f 0800 	mov.w	r8, #0
 800d6fc:	692b      	ldr	r3, [r5, #16]
 800d6fe:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800d702:	6918      	ldr	r0, [r3, #16]
 800d704:	f000 fa32 	bl	800db6c <__hi0bits>
 800d708:	f1c0 0020 	rsb	r0, r0, #32
 800d70c:	9b07      	ldr	r3, [sp, #28]
 800d70e:	4418      	add	r0, r3
 800d710:	f010 001f 	ands.w	r0, r0, #31
 800d714:	d047      	beq.n	800d7a6 <_dtoa_r+0x7fe>
 800d716:	f1c0 0320 	rsb	r3, r0, #32
 800d71a:	2b04      	cmp	r3, #4
 800d71c:	dd3b      	ble.n	800d796 <_dtoa_r+0x7ee>
 800d71e:	9b07      	ldr	r3, [sp, #28]
 800d720:	f1c0 001c 	rsb	r0, r0, #28
 800d724:	4482      	add	sl, r0
 800d726:	4406      	add	r6, r0
 800d728:	4403      	add	r3, r0
 800d72a:	9307      	str	r3, [sp, #28]
 800d72c:	f1ba 0f00 	cmp.w	sl, #0
 800d730:	dd05      	ble.n	800d73e <_dtoa_r+0x796>
 800d732:	4652      	mov	r2, sl
 800d734:	9901      	ldr	r1, [sp, #4]
 800d736:	4620      	mov	r0, r4
 800d738:	f000 fb54 	bl	800dde4 <__lshift>
 800d73c:	9001      	str	r0, [sp, #4]
 800d73e:	9b07      	ldr	r3, [sp, #28]
 800d740:	2b00      	cmp	r3, #0
 800d742:	dd05      	ble.n	800d750 <_dtoa_r+0x7a8>
 800d744:	4629      	mov	r1, r5
 800d746:	461a      	mov	r2, r3
 800d748:	4620      	mov	r0, r4
 800d74a:	f000 fb4b 	bl	800dde4 <__lshift>
 800d74e:	4605      	mov	r5, r0
 800d750:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d752:	b353      	cbz	r3, 800d7aa <_dtoa_r+0x802>
 800d754:	4629      	mov	r1, r5
 800d756:	9801      	ldr	r0, [sp, #4]
 800d758:	f000 fb98 	bl	800de8c <__mcmp>
 800d75c:	2800      	cmp	r0, #0
 800d75e:	da24      	bge.n	800d7aa <_dtoa_r+0x802>
 800d760:	2300      	movs	r3, #0
 800d762:	220a      	movs	r2, #10
 800d764:	9901      	ldr	r1, [sp, #4]
 800d766:	4620      	mov	r0, r4
 800d768:	f000 f9c5 	bl	800daf6 <__multadd>
 800d76c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d76e:	9001      	str	r0, [sp, #4]
 800d770:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d774:	2b00      	cmp	r3, #0
 800d776:	f000 8142 	beq.w	800d9fe <_dtoa_r+0xa56>
 800d77a:	2300      	movs	r3, #0
 800d77c:	4639      	mov	r1, r7
 800d77e:	220a      	movs	r2, #10
 800d780:	4620      	mov	r0, r4
 800d782:	f000 f9b8 	bl	800daf6 <__multadd>
 800d786:	9b06      	ldr	r3, [sp, #24]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	4607      	mov	r7, r0
 800d78c:	dc4b      	bgt.n	800d826 <_dtoa_r+0x87e>
 800d78e:	9b08      	ldr	r3, [sp, #32]
 800d790:	2b02      	cmp	r3, #2
 800d792:	dd48      	ble.n	800d826 <_dtoa_r+0x87e>
 800d794:	e011      	b.n	800d7ba <_dtoa_r+0x812>
 800d796:	d0c9      	beq.n	800d72c <_dtoa_r+0x784>
 800d798:	9a07      	ldr	r2, [sp, #28]
 800d79a:	331c      	adds	r3, #28
 800d79c:	441a      	add	r2, r3
 800d79e:	449a      	add	sl, r3
 800d7a0:	441e      	add	r6, r3
 800d7a2:	4613      	mov	r3, r2
 800d7a4:	e7c1      	b.n	800d72a <_dtoa_r+0x782>
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	e7f6      	b.n	800d798 <_dtoa_r+0x7f0>
 800d7aa:	f1b9 0f00 	cmp.w	r9, #0
 800d7ae:	dc34      	bgt.n	800d81a <_dtoa_r+0x872>
 800d7b0:	9b08      	ldr	r3, [sp, #32]
 800d7b2:	2b02      	cmp	r3, #2
 800d7b4:	dd31      	ble.n	800d81a <_dtoa_r+0x872>
 800d7b6:	f8cd 9018 	str.w	r9, [sp, #24]
 800d7ba:	9b06      	ldr	r3, [sp, #24]
 800d7bc:	b963      	cbnz	r3, 800d7d8 <_dtoa_r+0x830>
 800d7be:	4629      	mov	r1, r5
 800d7c0:	2205      	movs	r2, #5
 800d7c2:	4620      	mov	r0, r4
 800d7c4:	f000 f997 	bl	800daf6 <__multadd>
 800d7c8:	4601      	mov	r1, r0
 800d7ca:	4605      	mov	r5, r0
 800d7cc:	9801      	ldr	r0, [sp, #4]
 800d7ce:	f000 fb5d 	bl	800de8c <__mcmp>
 800d7d2:	2800      	cmp	r0, #0
 800d7d4:	f73f adfc 	bgt.w	800d3d0 <_dtoa_r+0x428>
 800d7d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d7da:	9e04      	ldr	r6, [sp, #16]
 800d7dc:	ea6f 0b03 	mvn.w	fp, r3
 800d7e0:	f04f 0900 	mov.w	r9, #0
 800d7e4:	4629      	mov	r1, r5
 800d7e6:	4620      	mov	r0, r4
 800d7e8:	f000 f96e 	bl	800dac8 <_Bfree>
 800d7ec:	2f00      	cmp	r7, #0
 800d7ee:	f43f aebb 	beq.w	800d568 <_dtoa_r+0x5c0>
 800d7f2:	f1b9 0f00 	cmp.w	r9, #0
 800d7f6:	d005      	beq.n	800d804 <_dtoa_r+0x85c>
 800d7f8:	45b9      	cmp	r9, r7
 800d7fa:	d003      	beq.n	800d804 <_dtoa_r+0x85c>
 800d7fc:	4649      	mov	r1, r9
 800d7fe:	4620      	mov	r0, r4
 800d800:	f000 f962 	bl	800dac8 <_Bfree>
 800d804:	4639      	mov	r1, r7
 800d806:	4620      	mov	r0, r4
 800d808:	f000 f95e 	bl	800dac8 <_Bfree>
 800d80c:	e6ac      	b.n	800d568 <_dtoa_r+0x5c0>
 800d80e:	2500      	movs	r5, #0
 800d810:	462f      	mov	r7, r5
 800d812:	e7e1      	b.n	800d7d8 <_dtoa_r+0x830>
 800d814:	469b      	mov	fp, r3
 800d816:	462f      	mov	r7, r5
 800d818:	e5da      	b.n	800d3d0 <_dtoa_r+0x428>
 800d81a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d81c:	f8cd 9018 	str.w	r9, [sp, #24]
 800d820:	2b00      	cmp	r3, #0
 800d822:	f000 80f3 	beq.w	800da0c <_dtoa_r+0xa64>
 800d826:	2e00      	cmp	r6, #0
 800d828:	dd05      	ble.n	800d836 <_dtoa_r+0x88e>
 800d82a:	4639      	mov	r1, r7
 800d82c:	4632      	mov	r2, r6
 800d82e:	4620      	mov	r0, r4
 800d830:	f000 fad8 	bl	800dde4 <__lshift>
 800d834:	4607      	mov	r7, r0
 800d836:	f1b8 0f00 	cmp.w	r8, #0
 800d83a:	d04c      	beq.n	800d8d6 <_dtoa_r+0x92e>
 800d83c:	6879      	ldr	r1, [r7, #4]
 800d83e:	4620      	mov	r0, r4
 800d840:	f000 f90e 	bl	800da60 <_Balloc>
 800d844:	693a      	ldr	r2, [r7, #16]
 800d846:	3202      	adds	r2, #2
 800d848:	4606      	mov	r6, r0
 800d84a:	0092      	lsls	r2, r2, #2
 800d84c:	f107 010c 	add.w	r1, r7, #12
 800d850:	300c      	adds	r0, #12
 800d852:	f7fe fdef 	bl	800c434 <memcpy>
 800d856:	2201      	movs	r2, #1
 800d858:	4631      	mov	r1, r6
 800d85a:	4620      	mov	r0, r4
 800d85c:	f000 fac2 	bl	800dde4 <__lshift>
 800d860:	9b02      	ldr	r3, [sp, #8]
 800d862:	f8dd a010 	ldr.w	sl, [sp, #16]
 800d866:	f003 0301 	and.w	r3, r3, #1
 800d86a:	46b9      	mov	r9, r7
 800d86c:	9307      	str	r3, [sp, #28]
 800d86e:	4607      	mov	r7, r0
 800d870:	4629      	mov	r1, r5
 800d872:	9801      	ldr	r0, [sp, #4]
 800d874:	f7ff fb0c 	bl	800ce90 <quorem>
 800d878:	4649      	mov	r1, r9
 800d87a:	4606      	mov	r6, r0
 800d87c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d880:	9801      	ldr	r0, [sp, #4]
 800d882:	f000 fb03 	bl	800de8c <__mcmp>
 800d886:	463a      	mov	r2, r7
 800d888:	9002      	str	r0, [sp, #8]
 800d88a:	4629      	mov	r1, r5
 800d88c:	4620      	mov	r0, r4
 800d88e:	f000 fb17 	bl	800dec0 <__mdiff>
 800d892:	68c3      	ldr	r3, [r0, #12]
 800d894:	4602      	mov	r2, r0
 800d896:	bb03      	cbnz	r3, 800d8da <_dtoa_r+0x932>
 800d898:	4601      	mov	r1, r0
 800d89a:	9009      	str	r0, [sp, #36]	; 0x24
 800d89c:	9801      	ldr	r0, [sp, #4]
 800d89e:	f000 faf5 	bl	800de8c <__mcmp>
 800d8a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	4611      	mov	r1, r2
 800d8a8:	4620      	mov	r0, r4
 800d8aa:	9309      	str	r3, [sp, #36]	; 0x24
 800d8ac:	f000 f90c 	bl	800dac8 <_Bfree>
 800d8b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d8b2:	b9a3      	cbnz	r3, 800d8de <_dtoa_r+0x936>
 800d8b4:	9a08      	ldr	r2, [sp, #32]
 800d8b6:	b992      	cbnz	r2, 800d8de <_dtoa_r+0x936>
 800d8b8:	9a07      	ldr	r2, [sp, #28]
 800d8ba:	b982      	cbnz	r2, 800d8de <_dtoa_r+0x936>
 800d8bc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d8c0:	d029      	beq.n	800d916 <_dtoa_r+0x96e>
 800d8c2:	9b02      	ldr	r3, [sp, #8]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	dd01      	ble.n	800d8cc <_dtoa_r+0x924>
 800d8c8:	f106 0831 	add.w	r8, r6, #49	; 0x31
 800d8cc:	f10a 0601 	add.w	r6, sl, #1
 800d8d0:	f88a 8000 	strb.w	r8, [sl]
 800d8d4:	e786      	b.n	800d7e4 <_dtoa_r+0x83c>
 800d8d6:	4638      	mov	r0, r7
 800d8d8:	e7c2      	b.n	800d860 <_dtoa_r+0x8b8>
 800d8da:	2301      	movs	r3, #1
 800d8dc:	e7e3      	b.n	800d8a6 <_dtoa_r+0x8fe>
 800d8de:	9a02      	ldr	r2, [sp, #8]
 800d8e0:	2a00      	cmp	r2, #0
 800d8e2:	db04      	blt.n	800d8ee <_dtoa_r+0x946>
 800d8e4:	d124      	bne.n	800d930 <_dtoa_r+0x988>
 800d8e6:	9a08      	ldr	r2, [sp, #32]
 800d8e8:	bb12      	cbnz	r2, 800d930 <_dtoa_r+0x988>
 800d8ea:	9a07      	ldr	r2, [sp, #28]
 800d8ec:	bb02      	cbnz	r2, 800d930 <_dtoa_r+0x988>
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	ddec      	ble.n	800d8cc <_dtoa_r+0x924>
 800d8f2:	2201      	movs	r2, #1
 800d8f4:	9901      	ldr	r1, [sp, #4]
 800d8f6:	4620      	mov	r0, r4
 800d8f8:	f000 fa74 	bl	800dde4 <__lshift>
 800d8fc:	4629      	mov	r1, r5
 800d8fe:	9001      	str	r0, [sp, #4]
 800d900:	f000 fac4 	bl	800de8c <__mcmp>
 800d904:	2800      	cmp	r0, #0
 800d906:	dc03      	bgt.n	800d910 <_dtoa_r+0x968>
 800d908:	d1e0      	bne.n	800d8cc <_dtoa_r+0x924>
 800d90a:	f018 0f01 	tst.w	r8, #1
 800d90e:	d0dd      	beq.n	800d8cc <_dtoa_r+0x924>
 800d910:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d914:	d1d8      	bne.n	800d8c8 <_dtoa_r+0x920>
 800d916:	2339      	movs	r3, #57	; 0x39
 800d918:	f10a 0601 	add.w	r6, sl, #1
 800d91c:	f88a 3000 	strb.w	r3, [sl]
 800d920:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d924:	2b39      	cmp	r3, #57	; 0x39
 800d926:	f106 32ff 	add.w	r2, r6, #4294967295
 800d92a:	d04c      	beq.n	800d9c6 <_dtoa_r+0xa1e>
 800d92c:	3301      	adds	r3, #1
 800d92e:	e051      	b.n	800d9d4 <_dtoa_r+0xa2c>
 800d930:	2b00      	cmp	r3, #0
 800d932:	f10a 0601 	add.w	r6, sl, #1
 800d936:	dd05      	ble.n	800d944 <_dtoa_r+0x99c>
 800d938:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d93c:	d0eb      	beq.n	800d916 <_dtoa_r+0x96e>
 800d93e:	f108 0801 	add.w	r8, r8, #1
 800d942:	e7c5      	b.n	800d8d0 <_dtoa_r+0x928>
 800d944:	9b04      	ldr	r3, [sp, #16]
 800d946:	9a06      	ldr	r2, [sp, #24]
 800d948:	f806 8c01 	strb.w	r8, [r6, #-1]
 800d94c:	1af3      	subs	r3, r6, r3
 800d94e:	4293      	cmp	r3, r2
 800d950:	d021      	beq.n	800d996 <_dtoa_r+0x9ee>
 800d952:	2300      	movs	r3, #0
 800d954:	220a      	movs	r2, #10
 800d956:	9901      	ldr	r1, [sp, #4]
 800d958:	4620      	mov	r0, r4
 800d95a:	f000 f8cc 	bl	800daf6 <__multadd>
 800d95e:	45b9      	cmp	r9, r7
 800d960:	9001      	str	r0, [sp, #4]
 800d962:	f04f 0300 	mov.w	r3, #0
 800d966:	f04f 020a 	mov.w	r2, #10
 800d96a:	4649      	mov	r1, r9
 800d96c:	4620      	mov	r0, r4
 800d96e:	d105      	bne.n	800d97c <_dtoa_r+0x9d4>
 800d970:	f000 f8c1 	bl	800daf6 <__multadd>
 800d974:	4681      	mov	r9, r0
 800d976:	4607      	mov	r7, r0
 800d978:	46b2      	mov	sl, r6
 800d97a:	e779      	b.n	800d870 <_dtoa_r+0x8c8>
 800d97c:	f000 f8bb 	bl	800daf6 <__multadd>
 800d980:	4639      	mov	r1, r7
 800d982:	4681      	mov	r9, r0
 800d984:	2300      	movs	r3, #0
 800d986:	220a      	movs	r2, #10
 800d988:	4620      	mov	r0, r4
 800d98a:	f000 f8b4 	bl	800daf6 <__multadd>
 800d98e:	4607      	mov	r7, r0
 800d990:	e7f2      	b.n	800d978 <_dtoa_r+0x9d0>
 800d992:	f04f 0900 	mov.w	r9, #0
 800d996:	2201      	movs	r2, #1
 800d998:	9901      	ldr	r1, [sp, #4]
 800d99a:	4620      	mov	r0, r4
 800d99c:	f000 fa22 	bl	800dde4 <__lshift>
 800d9a0:	4629      	mov	r1, r5
 800d9a2:	9001      	str	r0, [sp, #4]
 800d9a4:	f000 fa72 	bl	800de8c <__mcmp>
 800d9a8:	2800      	cmp	r0, #0
 800d9aa:	dcb9      	bgt.n	800d920 <_dtoa_r+0x978>
 800d9ac:	d102      	bne.n	800d9b4 <_dtoa_r+0xa0c>
 800d9ae:	f018 0f01 	tst.w	r8, #1
 800d9b2:	d1b5      	bne.n	800d920 <_dtoa_r+0x978>
 800d9b4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d9b8:	2b30      	cmp	r3, #48	; 0x30
 800d9ba:	f106 32ff 	add.w	r2, r6, #4294967295
 800d9be:	f47f af11 	bne.w	800d7e4 <_dtoa_r+0x83c>
 800d9c2:	4616      	mov	r6, r2
 800d9c4:	e7f6      	b.n	800d9b4 <_dtoa_r+0xa0c>
 800d9c6:	9b04      	ldr	r3, [sp, #16]
 800d9c8:	4293      	cmp	r3, r2
 800d9ca:	d105      	bne.n	800d9d8 <_dtoa_r+0xa30>
 800d9cc:	9a04      	ldr	r2, [sp, #16]
 800d9ce:	f10b 0b01 	add.w	fp, fp, #1
 800d9d2:	2331      	movs	r3, #49	; 0x31
 800d9d4:	7013      	strb	r3, [r2, #0]
 800d9d6:	e705      	b.n	800d7e4 <_dtoa_r+0x83c>
 800d9d8:	4616      	mov	r6, r2
 800d9da:	e7a1      	b.n	800d920 <_dtoa_r+0x978>
 800d9dc:	4b16      	ldr	r3, [pc, #88]	; (800da38 <_dtoa_r+0xa90>)
 800d9de:	f7ff bb48 	b.w	800d072 <_dtoa_r+0xca>
 800d9e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	f47f ab23 	bne.w	800d030 <_dtoa_r+0x88>
 800d9ea:	4b14      	ldr	r3, [pc, #80]	; (800da3c <_dtoa_r+0xa94>)
 800d9ec:	f7ff bb41 	b.w	800d072 <_dtoa_r+0xca>
 800d9f0:	9b08      	ldr	r3, [sp, #32]
 800d9f2:	2b01      	cmp	r3, #1
 800d9f4:	f77f ae3b 	ble.w	800d66e <_dtoa_r+0x6c6>
 800d9f8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800d9fc:	e64f      	b.n	800d69e <_dtoa_r+0x6f6>
 800d9fe:	9b06      	ldr	r3, [sp, #24]
 800da00:	2b00      	cmp	r3, #0
 800da02:	dc03      	bgt.n	800da0c <_dtoa_r+0xa64>
 800da04:	9b08      	ldr	r3, [sp, #32]
 800da06:	2b02      	cmp	r3, #2
 800da08:	f73f aed7 	bgt.w	800d7ba <_dtoa_r+0x812>
 800da0c:	9e04      	ldr	r6, [sp, #16]
 800da0e:	9801      	ldr	r0, [sp, #4]
 800da10:	4629      	mov	r1, r5
 800da12:	f7ff fa3d 	bl	800ce90 <quorem>
 800da16:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800da1a:	f806 8b01 	strb.w	r8, [r6], #1
 800da1e:	9b04      	ldr	r3, [sp, #16]
 800da20:	9a06      	ldr	r2, [sp, #24]
 800da22:	1af3      	subs	r3, r6, r3
 800da24:	429a      	cmp	r2, r3
 800da26:	ddb4      	ble.n	800d992 <_dtoa_r+0x9ea>
 800da28:	2300      	movs	r3, #0
 800da2a:	220a      	movs	r2, #10
 800da2c:	9901      	ldr	r1, [sp, #4]
 800da2e:	4620      	mov	r0, r4
 800da30:	f000 f861 	bl	800daf6 <__multadd>
 800da34:	9001      	str	r0, [sp, #4]
 800da36:	e7ea      	b.n	800da0e <_dtoa_r+0xa66>
 800da38:	08015104 	.word	0x08015104
 800da3c:	08014eda 	.word	0x08014eda

0800da40 <_localeconv_r>:
 800da40:	4b04      	ldr	r3, [pc, #16]	; (800da54 <_localeconv_r+0x14>)
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	6a18      	ldr	r0, [r3, #32]
 800da46:	4b04      	ldr	r3, [pc, #16]	; (800da58 <_localeconv_r+0x18>)
 800da48:	2800      	cmp	r0, #0
 800da4a:	bf08      	it	eq
 800da4c:	4618      	moveq	r0, r3
 800da4e:	30f0      	adds	r0, #240	; 0xf0
 800da50:	4770      	bx	lr
 800da52:	bf00      	nop
 800da54:	24000380 	.word	0x24000380
 800da58:	240003e4 	.word	0x240003e4

0800da5c <__malloc_lock>:
 800da5c:	4770      	bx	lr

0800da5e <__malloc_unlock>:
 800da5e:	4770      	bx	lr

0800da60 <_Balloc>:
 800da60:	b570      	push	{r4, r5, r6, lr}
 800da62:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800da64:	4604      	mov	r4, r0
 800da66:	460e      	mov	r6, r1
 800da68:	b93d      	cbnz	r5, 800da7a <_Balloc+0x1a>
 800da6a:	2010      	movs	r0, #16
 800da6c:	f7fe fcd2 	bl	800c414 <malloc>
 800da70:	6260      	str	r0, [r4, #36]	; 0x24
 800da72:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800da76:	6005      	str	r5, [r0, #0]
 800da78:	60c5      	str	r5, [r0, #12]
 800da7a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800da7c:	68eb      	ldr	r3, [r5, #12]
 800da7e:	b183      	cbz	r3, 800daa2 <_Balloc+0x42>
 800da80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da82:	68db      	ldr	r3, [r3, #12]
 800da84:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800da88:	b9b8      	cbnz	r0, 800daba <_Balloc+0x5a>
 800da8a:	2101      	movs	r1, #1
 800da8c:	fa01 f506 	lsl.w	r5, r1, r6
 800da90:	1d6a      	adds	r2, r5, #5
 800da92:	0092      	lsls	r2, r2, #2
 800da94:	4620      	mov	r0, r4
 800da96:	f000 fabf 	bl	800e018 <_calloc_r>
 800da9a:	b160      	cbz	r0, 800dab6 <_Balloc+0x56>
 800da9c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800daa0:	e00e      	b.n	800dac0 <_Balloc+0x60>
 800daa2:	2221      	movs	r2, #33	; 0x21
 800daa4:	2104      	movs	r1, #4
 800daa6:	4620      	mov	r0, r4
 800daa8:	f000 fab6 	bl	800e018 <_calloc_r>
 800daac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800daae:	60e8      	str	r0, [r5, #12]
 800dab0:	68db      	ldr	r3, [r3, #12]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d1e4      	bne.n	800da80 <_Balloc+0x20>
 800dab6:	2000      	movs	r0, #0
 800dab8:	bd70      	pop	{r4, r5, r6, pc}
 800daba:	6802      	ldr	r2, [r0, #0]
 800dabc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800dac0:	2300      	movs	r3, #0
 800dac2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dac6:	e7f7      	b.n	800dab8 <_Balloc+0x58>

0800dac8 <_Bfree>:
 800dac8:	b570      	push	{r4, r5, r6, lr}
 800daca:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800dacc:	4606      	mov	r6, r0
 800dace:	460d      	mov	r5, r1
 800dad0:	b93c      	cbnz	r4, 800dae2 <_Bfree+0x1a>
 800dad2:	2010      	movs	r0, #16
 800dad4:	f7fe fc9e 	bl	800c414 <malloc>
 800dad8:	6270      	str	r0, [r6, #36]	; 0x24
 800dada:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dade:	6004      	str	r4, [r0, #0]
 800dae0:	60c4      	str	r4, [r0, #12]
 800dae2:	b13d      	cbz	r5, 800daf4 <_Bfree+0x2c>
 800dae4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800dae6:	686a      	ldr	r2, [r5, #4]
 800dae8:	68db      	ldr	r3, [r3, #12]
 800daea:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800daee:	6029      	str	r1, [r5, #0]
 800daf0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800daf4:	bd70      	pop	{r4, r5, r6, pc}

0800daf6 <__multadd>:
 800daf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dafa:	690d      	ldr	r5, [r1, #16]
 800dafc:	461f      	mov	r7, r3
 800dafe:	4606      	mov	r6, r0
 800db00:	460c      	mov	r4, r1
 800db02:	f101 0c14 	add.w	ip, r1, #20
 800db06:	2300      	movs	r3, #0
 800db08:	f8dc 0000 	ldr.w	r0, [ip]
 800db0c:	b281      	uxth	r1, r0
 800db0e:	fb02 7101 	mla	r1, r2, r1, r7
 800db12:	0c0f      	lsrs	r7, r1, #16
 800db14:	0c00      	lsrs	r0, r0, #16
 800db16:	fb02 7000 	mla	r0, r2, r0, r7
 800db1a:	b289      	uxth	r1, r1
 800db1c:	3301      	adds	r3, #1
 800db1e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800db22:	429d      	cmp	r5, r3
 800db24:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800db28:	f84c 1b04 	str.w	r1, [ip], #4
 800db2c:	dcec      	bgt.n	800db08 <__multadd+0x12>
 800db2e:	b1d7      	cbz	r7, 800db66 <__multadd+0x70>
 800db30:	68a3      	ldr	r3, [r4, #8]
 800db32:	42ab      	cmp	r3, r5
 800db34:	dc12      	bgt.n	800db5c <__multadd+0x66>
 800db36:	6861      	ldr	r1, [r4, #4]
 800db38:	4630      	mov	r0, r6
 800db3a:	3101      	adds	r1, #1
 800db3c:	f7ff ff90 	bl	800da60 <_Balloc>
 800db40:	6922      	ldr	r2, [r4, #16]
 800db42:	3202      	adds	r2, #2
 800db44:	f104 010c 	add.w	r1, r4, #12
 800db48:	4680      	mov	r8, r0
 800db4a:	0092      	lsls	r2, r2, #2
 800db4c:	300c      	adds	r0, #12
 800db4e:	f7fe fc71 	bl	800c434 <memcpy>
 800db52:	4621      	mov	r1, r4
 800db54:	4630      	mov	r0, r6
 800db56:	f7ff ffb7 	bl	800dac8 <_Bfree>
 800db5a:	4644      	mov	r4, r8
 800db5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800db60:	3501      	adds	r5, #1
 800db62:	615f      	str	r7, [r3, #20]
 800db64:	6125      	str	r5, [r4, #16]
 800db66:	4620      	mov	r0, r4
 800db68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800db6c <__hi0bits>:
 800db6c:	0c02      	lsrs	r2, r0, #16
 800db6e:	0412      	lsls	r2, r2, #16
 800db70:	4603      	mov	r3, r0
 800db72:	b9b2      	cbnz	r2, 800dba2 <__hi0bits+0x36>
 800db74:	0403      	lsls	r3, r0, #16
 800db76:	2010      	movs	r0, #16
 800db78:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800db7c:	bf04      	itt	eq
 800db7e:	021b      	lsleq	r3, r3, #8
 800db80:	3008      	addeq	r0, #8
 800db82:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800db86:	bf04      	itt	eq
 800db88:	011b      	lsleq	r3, r3, #4
 800db8a:	3004      	addeq	r0, #4
 800db8c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800db90:	bf04      	itt	eq
 800db92:	009b      	lsleq	r3, r3, #2
 800db94:	3002      	addeq	r0, #2
 800db96:	2b00      	cmp	r3, #0
 800db98:	db06      	blt.n	800dba8 <__hi0bits+0x3c>
 800db9a:	005b      	lsls	r3, r3, #1
 800db9c:	d503      	bpl.n	800dba6 <__hi0bits+0x3a>
 800db9e:	3001      	adds	r0, #1
 800dba0:	4770      	bx	lr
 800dba2:	2000      	movs	r0, #0
 800dba4:	e7e8      	b.n	800db78 <__hi0bits+0xc>
 800dba6:	2020      	movs	r0, #32
 800dba8:	4770      	bx	lr

0800dbaa <__lo0bits>:
 800dbaa:	6803      	ldr	r3, [r0, #0]
 800dbac:	f013 0207 	ands.w	r2, r3, #7
 800dbb0:	4601      	mov	r1, r0
 800dbb2:	d00b      	beq.n	800dbcc <__lo0bits+0x22>
 800dbb4:	07da      	lsls	r2, r3, #31
 800dbb6:	d423      	bmi.n	800dc00 <__lo0bits+0x56>
 800dbb8:	0798      	lsls	r0, r3, #30
 800dbba:	bf49      	itett	mi
 800dbbc:	085b      	lsrmi	r3, r3, #1
 800dbbe:	089b      	lsrpl	r3, r3, #2
 800dbc0:	2001      	movmi	r0, #1
 800dbc2:	600b      	strmi	r3, [r1, #0]
 800dbc4:	bf5c      	itt	pl
 800dbc6:	600b      	strpl	r3, [r1, #0]
 800dbc8:	2002      	movpl	r0, #2
 800dbca:	4770      	bx	lr
 800dbcc:	b298      	uxth	r0, r3
 800dbce:	b9a8      	cbnz	r0, 800dbfc <__lo0bits+0x52>
 800dbd0:	0c1b      	lsrs	r3, r3, #16
 800dbd2:	2010      	movs	r0, #16
 800dbd4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800dbd8:	bf04      	itt	eq
 800dbda:	0a1b      	lsreq	r3, r3, #8
 800dbdc:	3008      	addeq	r0, #8
 800dbde:	071a      	lsls	r2, r3, #28
 800dbe0:	bf04      	itt	eq
 800dbe2:	091b      	lsreq	r3, r3, #4
 800dbe4:	3004      	addeq	r0, #4
 800dbe6:	079a      	lsls	r2, r3, #30
 800dbe8:	bf04      	itt	eq
 800dbea:	089b      	lsreq	r3, r3, #2
 800dbec:	3002      	addeq	r0, #2
 800dbee:	07da      	lsls	r2, r3, #31
 800dbf0:	d402      	bmi.n	800dbf8 <__lo0bits+0x4e>
 800dbf2:	085b      	lsrs	r3, r3, #1
 800dbf4:	d006      	beq.n	800dc04 <__lo0bits+0x5a>
 800dbf6:	3001      	adds	r0, #1
 800dbf8:	600b      	str	r3, [r1, #0]
 800dbfa:	4770      	bx	lr
 800dbfc:	4610      	mov	r0, r2
 800dbfe:	e7e9      	b.n	800dbd4 <__lo0bits+0x2a>
 800dc00:	2000      	movs	r0, #0
 800dc02:	4770      	bx	lr
 800dc04:	2020      	movs	r0, #32
 800dc06:	4770      	bx	lr

0800dc08 <__i2b>:
 800dc08:	b510      	push	{r4, lr}
 800dc0a:	460c      	mov	r4, r1
 800dc0c:	2101      	movs	r1, #1
 800dc0e:	f7ff ff27 	bl	800da60 <_Balloc>
 800dc12:	2201      	movs	r2, #1
 800dc14:	6144      	str	r4, [r0, #20]
 800dc16:	6102      	str	r2, [r0, #16]
 800dc18:	bd10      	pop	{r4, pc}

0800dc1a <__multiply>:
 800dc1a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc1e:	4614      	mov	r4, r2
 800dc20:	690a      	ldr	r2, [r1, #16]
 800dc22:	6923      	ldr	r3, [r4, #16]
 800dc24:	429a      	cmp	r2, r3
 800dc26:	bfb8      	it	lt
 800dc28:	460b      	movlt	r3, r1
 800dc2a:	4688      	mov	r8, r1
 800dc2c:	bfbc      	itt	lt
 800dc2e:	46a0      	movlt	r8, r4
 800dc30:	461c      	movlt	r4, r3
 800dc32:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800dc36:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800dc3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dc3e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dc42:	eb07 0609 	add.w	r6, r7, r9
 800dc46:	42b3      	cmp	r3, r6
 800dc48:	bfb8      	it	lt
 800dc4a:	3101      	addlt	r1, #1
 800dc4c:	f7ff ff08 	bl	800da60 <_Balloc>
 800dc50:	f100 0514 	add.w	r5, r0, #20
 800dc54:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800dc58:	462b      	mov	r3, r5
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	4573      	cmp	r3, lr
 800dc5e:	d316      	bcc.n	800dc8e <__multiply+0x74>
 800dc60:	f104 0214 	add.w	r2, r4, #20
 800dc64:	f108 0114 	add.w	r1, r8, #20
 800dc68:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800dc6c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800dc70:	9300      	str	r3, [sp, #0]
 800dc72:	9b00      	ldr	r3, [sp, #0]
 800dc74:	9201      	str	r2, [sp, #4]
 800dc76:	4293      	cmp	r3, r2
 800dc78:	d80c      	bhi.n	800dc94 <__multiply+0x7a>
 800dc7a:	2e00      	cmp	r6, #0
 800dc7c:	dd03      	ble.n	800dc86 <__multiply+0x6c>
 800dc7e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d05d      	beq.n	800dd42 <__multiply+0x128>
 800dc86:	6106      	str	r6, [r0, #16]
 800dc88:	b003      	add	sp, #12
 800dc8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc8e:	f843 2b04 	str.w	r2, [r3], #4
 800dc92:	e7e3      	b.n	800dc5c <__multiply+0x42>
 800dc94:	f8b2 b000 	ldrh.w	fp, [r2]
 800dc98:	f1bb 0f00 	cmp.w	fp, #0
 800dc9c:	d023      	beq.n	800dce6 <__multiply+0xcc>
 800dc9e:	4689      	mov	r9, r1
 800dca0:	46ac      	mov	ip, r5
 800dca2:	f04f 0800 	mov.w	r8, #0
 800dca6:	f859 4b04 	ldr.w	r4, [r9], #4
 800dcaa:	f8dc a000 	ldr.w	sl, [ip]
 800dcae:	b2a3      	uxth	r3, r4
 800dcb0:	fa1f fa8a 	uxth.w	sl, sl
 800dcb4:	fb0b a303 	mla	r3, fp, r3, sl
 800dcb8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800dcbc:	f8dc 4000 	ldr.w	r4, [ip]
 800dcc0:	4443      	add	r3, r8
 800dcc2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800dcc6:	fb0b 840a 	mla	r4, fp, sl, r8
 800dcca:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800dcce:	46e2      	mov	sl, ip
 800dcd0:	b29b      	uxth	r3, r3
 800dcd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800dcd6:	454f      	cmp	r7, r9
 800dcd8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800dcdc:	f84a 3b04 	str.w	r3, [sl], #4
 800dce0:	d82b      	bhi.n	800dd3a <__multiply+0x120>
 800dce2:	f8cc 8004 	str.w	r8, [ip, #4]
 800dce6:	9b01      	ldr	r3, [sp, #4]
 800dce8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800dcec:	3204      	adds	r2, #4
 800dcee:	f1ba 0f00 	cmp.w	sl, #0
 800dcf2:	d020      	beq.n	800dd36 <__multiply+0x11c>
 800dcf4:	682b      	ldr	r3, [r5, #0]
 800dcf6:	4689      	mov	r9, r1
 800dcf8:	46a8      	mov	r8, r5
 800dcfa:	f04f 0b00 	mov.w	fp, #0
 800dcfe:	f8b9 c000 	ldrh.w	ip, [r9]
 800dd02:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800dd06:	fb0a 440c 	mla	r4, sl, ip, r4
 800dd0a:	445c      	add	r4, fp
 800dd0c:	46c4      	mov	ip, r8
 800dd0e:	b29b      	uxth	r3, r3
 800dd10:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800dd14:	f84c 3b04 	str.w	r3, [ip], #4
 800dd18:	f859 3b04 	ldr.w	r3, [r9], #4
 800dd1c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800dd20:	0c1b      	lsrs	r3, r3, #16
 800dd22:	fb0a b303 	mla	r3, sl, r3, fp
 800dd26:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800dd2a:	454f      	cmp	r7, r9
 800dd2c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800dd30:	d805      	bhi.n	800dd3e <__multiply+0x124>
 800dd32:	f8c8 3004 	str.w	r3, [r8, #4]
 800dd36:	3504      	adds	r5, #4
 800dd38:	e79b      	b.n	800dc72 <__multiply+0x58>
 800dd3a:	46d4      	mov	ip, sl
 800dd3c:	e7b3      	b.n	800dca6 <__multiply+0x8c>
 800dd3e:	46e0      	mov	r8, ip
 800dd40:	e7dd      	b.n	800dcfe <__multiply+0xe4>
 800dd42:	3e01      	subs	r6, #1
 800dd44:	e799      	b.n	800dc7a <__multiply+0x60>
	...

0800dd48 <__pow5mult>:
 800dd48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd4c:	4615      	mov	r5, r2
 800dd4e:	f012 0203 	ands.w	r2, r2, #3
 800dd52:	4606      	mov	r6, r0
 800dd54:	460f      	mov	r7, r1
 800dd56:	d007      	beq.n	800dd68 <__pow5mult+0x20>
 800dd58:	3a01      	subs	r2, #1
 800dd5a:	4c21      	ldr	r4, [pc, #132]	; (800dde0 <__pow5mult+0x98>)
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dd62:	f7ff fec8 	bl	800daf6 <__multadd>
 800dd66:	4607      	mov	r7, r0
 800dd68:	10ad      	asrs	r5, r5, #2
 800dd6a:	d035      	beq.n	800ddd8 <__pow5mult+0x90>
 800dd6c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800dd6e:	b93c      	cbnz	r4, 800dd80 <__pow5mult+0x38>
 800dd70:	2010      	movs	r0, #16
 800dd72:	f7fe fb4f 	bl	800c414 <malloc>
 800dd76:	6270      	str	r0, [r6, #36]	; 0x24
 800dd78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dd7c:	6004      	str	r4, [r0, #0]
 800dd7e:	60c4      	str	r4, [r0, #12]
 800dd80:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dd84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dd88:	b94c      	cbnz	r4, 800dd9e <__pow5mult+0x56>
 800dd8a:	f240 2171 	movw	r1, #625	; 0x271
 800dd8e:	4630      	mov	r0, r6
 800dd90:	f7ff ff3a 	bl	800dc08 <__i2b>
 800dd94:	2300      	movs	r3, #0
 800dd96:	f8c8 0008 	str.w	r0, [r8, #8]
 800dd9a:	4604      	mov	r4, r0
 800dd9c:	6003      	str	r3, [r0, #0]
 800dd9e:	f04f 0800 	mov.w	r8, #0
 800dda2:	07eb      	lsls	r3, r5, #31
 800dda4:	d50a      	bpl.n	800ddbc <__pow5mult+0x74>
 800dda6:	4639      	mov	r1, r7
 800dda8:	4622      	mov	r2, r4
 800ddaa:	4630      	mov	r0, r6
 800ddac:	f7ff ff35 	bl	800dc1a <__multiply>
 800ddb0:	4639      	mov	r1, r7
 800ddb2:	4681      	mov	r9, r0
 800ddb4:	4630      	mov	r0, r6
 800ddb6:	f7ff fe87 	bl	800dac8 <_Bfree>
 800ddba:	464f      	mov	r7, r9
 800ddbc:	106d      	asrs	r5, r5, #1
 800ddbe:	d00b      	beq.n	800ddd8 <__pow5mult+0x90>
 800ddc0:	6820      	ldr	r0, [r4, #0]
 800ddc2:	b938      	cbnz	r0, 800ddd4 <__pow5mult+0x8c>
 800ddc4:	4622      	mov	r2, r4
 800ddc6:	4621      	mov	r1, r4
 800ddc8:	4630      	mov	r0, r6
 800ddca:	f7ff ff26 	bl	800dc1a <__multiply>
 800ddce:	6020      	str	r0, [r4, #0]
 800ddd0:	f8c0 8000 	str.w	r8, [r0]
 800ddd4:	4604      	mov	r4, r0
 800ddd6:	e7e4      	b.n	800dda2 <__pow5mult+0x5a>
 800ddd8:	4638      	mov	r0, r7
 800ddda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddde:	bf00      	nop
 800dde0:	08014fd8 	.word	0x08014fd8

0800dde4 <__lshift>:
 800dde4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dde8:	460c      	mov	r4, r1
 800ddea:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ddee:	6923      	ldr	r3, [r4, #16]
 800ddf0:	6849      	ldr	r1, [r1, #4]
 800ddf2:	eb0a 0903 	add.w	r9, sl, r3
 800ddf6:	68a3      	ldr	r3, [r4, #8]
 800ddf8:	4607      	mov	r7, r0
 800ddfa:	4616      	mov	r6, r2
 800ddfc:	f109 0501 	add.w	r5, r9, #1
 800de00:	42ab      	cmp	r3, r5
 800de02:	db32      	blt.n	800de6a <__lshift+0x86>
 800de04:	4638      	mov	r0, r7
 800de06:	f7ff fe2b 	bl	800da60 <_Balloc>
 800de0a:	2300      	movs	r3, #0
 800de0c:	4680      	mov	r8, r0
 800de0e:	f100 0114 	add.w	r1, r0, #20
 800de12:	461a      	mov	r2, r3
 800de14:	4553      	cmp	r3, sl
 800de16:	db2b      	blt.n	800de70 <__lshift+0x8c>
 800de18:	6920      	ldr	r0, [r4, #16]
 800de1a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800de1e:	f104 0314 	add.w	r3, r4, #20
 800de22:	f016 021f 	ands.w	r2, r6, #31
 800de26:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800de2a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800de2e:	d025      	beq.n	800de7c <__lshift+0x98>
 800de30:	f1c2 0e20 	rsb	lr, r2, #32
 800de34:	2000      	movs	r0, #0
 800de36:	681e      	ldr	r6, [r3, #0]
 800de38:	468a      	mov	sl, r1
 800de3a:	4096      	lsls	r6, r2
 800de3c:	4330      	orrs	r0, r6
 800de3e:	f84a 0b04 	str.w	r0, [sl], #4
 800de42:	f853 0b04 	ldr.w	r0, [r3], #4
 800de46:	459c      	cmp	ip, r3
 800de48:	fa20 f00e 	lsr.w	r0, r0, lr
 800de4c:	d814      	bhi.n	800de78 <__lshift+0x94>
 800de4e:	6048      	str	r0, [r1, #4]
 800de50:	b108      	cbz	r0, 800de56 <__lshift+0x72>
 800de52:	f109 0502 	add.w	r5, r9, #2
 800de56:	3d01      	subs	r5, #1
 800de58:	4638      	mov	r0, r7
 800de5a:	f8c8 5010 	str.w	r5, [r8, #16]
 800de5e:	4621      	mov	r1, r4
 800de60:	f7ff fe32 	bl	800dac8 <_Bfree>
 800de64:	4640      	mov	r0, r8
 800de66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de6a:	3101      	adds	r1, #1
 800de6c:	005b      	lsls	r3, r3, #1
 800de6e:	e7c7      	b.n	800de00 <__lshift+0x1c>
 800de70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800de74:	3301      	adds	r3, #1
 800de76:	e7cd      	b.n	800de14 <__lshift+0x30>
 800de78:	4651      	mov	r1, sl
 800de7a:	e7dc      	b.n	800de36 <__lshift+0x52>
 800de7c:	3904      	subs	r1, #4
 800de7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800de82:	f841 2f04 	str.w	r2, [r1, #4]!
 800de86:	459c      	cmp	ip, r3
 800de88:	d8f9      	bhi.n	800de7e <__lshift+0x9a>
 800de8a:	e7e4      	b.n	800de56 <__lshift+0x72>

0800de8c <__mcmp>:
 800de8c:	6903      	ldr	r3, [r0, #16]
 800de8e:	690a      	ldr	r2, [r1, #16]
 800de90:	1a9b      	subs	r3, r3, r2
 800de92:	b530      	push	{r4, r5, lr}
 800de94:	d10c      	bne.n	800deb0 <__mcmp+0x24>
 800de96:	0092      	lsls	r2, r2, #2
 800de98:	3014      	adds	r0, #20
 800de9a:	3114      	adds	r1, #20
 800de9c:	1884      	adds	r4, r0, r2
 800de9e:	4411      	add	r1, r2
 800dea0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dea4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dea8:	4295      	cmp	r5, r2
 800deaa:	d003      	beq.n	800deb4 <__mcmp+0x28>
 800deac:	d305      	bcc.n	800deba <__mcmp+0x2e>
 800deae:	2301      	movs	r3, #1
 800deb0:	4618      	mov	r0, r3
 800deb2:	bd30      	pop	{r4, r5, pc}
 800deb4:	42a0      	cmp	r0, r4
 800deb6:	d3f3      	bcc.n	800dea0 <__mcmp+0x14>
 800deb8:	e7fa      	b.n	800deb0 <__mcmp+0x24>
 800deba:	f04f 33ff 	mov.w	r3, #4294967295
 800debe:	e7f7      	b.n	800deb0 <__mcmp+0x24>

0800dec0 <__mdiff>:
 800dec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dec4:	460d      	mov	r5, r1
 800dec6:	4607      	mov	r7, r0
 800dec8:	4611      	mov	r1, r2
 800deca:	4628      	mov	r0, r5
 800decc:	4614      	mov	r4, r2
 800dece:	f7ff ffdd 	bl	800de8c <__mcmp>
 800ded2:	1e06      	subs	r6, r0, #0
 800ded4:	d108      	bne.n	800dee8 <__mdiff+0x28>
 800ded6:	4631      	mov	r1, r6
 800ded8:	4638      	mov	r0, r7
 800deda:	f7ff fdc1 	bl	800da60 <_Balloc>
 800dede:	2301      	movs	r3, #1
 800dee0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800dee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dee8:	bfa4      	itt	ge
 800deea:	4623      	movge	r3, r4
 800deec:	462c      	movge	r4, r5
 800deee:	4638      	mov	r0, r7
 800def0:	6861      	ldr	r1, [r4, #4]
 800def2:	bfa6      	itte	ge
 800def4:	461d      	movge	r5, r3
 800def6:	2600      	movge	r6, #0
 800def8:	2601      	movlt	r6, #1
 800defa:	f7ff fdb1 	bl	800da60 <_Balloc>
 800defe:	692b      	ldr	r3, [r5, #16]
 800df00:	60c6      	str	r6, [r0, #12]
 800df02:	6926      	ldr	r6, [r4, #16]
 800df04:	f105 0914 	add.w	r9, r5, #20
 800df08:	f104 0214 	add.w	r2, r4, #20
 800df0c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800df10:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800df14:	f100 0514 	add.w	r5, r0, #20
 800df18:	f04f 0e00 	mov.w	lr, #0
 800df1c:	f852 ab04 	ldr.w	sl, [r2], #4
 800df20:	f859 4b04 	ldr.w	r4, [r9], #4
 800df24:	fa1e f18a 	uxtah	r1, lr, sl
 800df28:	b2a3      	uxth	r3, r4
 800df2a:	1ac9      	subs	r1, r1, r3
 800df2c:	0c23      	lsrs	r3, r4, #16
 800df2e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800df32:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800df36:	b289      	uxth	r1, r1
 800df38:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800df3c:	45c8      	cmp	r8, r9
 800df3e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800df42:	4694      	mov	ip, r2
 800df44:	f845 3b04 	str.w	r3, [r5], #4
 800df48:	d8e8      	bhi.n	800df1c <__mdiff+0x5c>
 800df4a:	45bc      	cmp	ip, r7
 800df4c:	d304      	bcc.n	800df58 <__mdiff+0x98>
 800df4e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800df52:	b183      	cbz	r3, 800df76 <__mdiff+0xb6>
 800df54:	6106      	str	r6, [r0, #16]
 800df56:	e7c5      	b.n	800dee4 <__mdiff+0x24>
 800df58:	f85c 1b04 	ldr.w	r1, [ip], #4
 800df5c:	fa1e f381 	uxtah	r3, lr, r1
 800df60:	141a      	asrs	r2, r3, #16
 800df62:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800df66:	b29b      	uxth	r3, r3
 800df68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df6c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800df70:	f845 3b04 	str.w	r3, [r5], #4
 800df74:	e7e9      	b.n	800df4a <__mdiff+0x8a>
 800df76:	3e01      	subs	r6, #1
 800df78:	e7e9      	b.n	800df4e <__mdiff+0x8e>

0800df7a <__d2b>:
 800df7a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800df7e:	460e      	mov	r6, r1
 800df80:	2101      	movs	r1, #1
 800df82:	ec59 8b10 	vmov	r8, r9, d0
 800df86:	4615      	mov	r5, r2
 800df88:	f7ff fd6a 	bl	800da60 <_Balloc>
 800df8c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800df90:	4607      	mov	r7, r0
 800df92:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800df96:	bb34      	cbnz	r4, 800dfe6 <__d2b+0x6c>
 800df98:	9301      	str	r3, [sp, #4]
 800df9a:	f1b8 0300 	subs.w	r3, r8, #0
 800df9e:	d027      	beq.n	800dff0 <__d2b+0x76>
 800dfa0:	a802      	add	r0, sp, #8
 800dfa2:	f840 3d08 	str.w	r3, [r0, #-8]!
 800dfa6:	f7ff fe00 	bl	800dbaa <__lo0bits>
 800dfaa:	9900      	ldr	r1, [sp, #0]
 800dfac:	b1f0      	cbz	r0, 800dfec <__d2b+0x72>
 800dfae:	9a01      	ldr	r2, [sp, #4]
 800dfb0:	f1c0 0320 	rsb	r3, r0, #32
 800dfb4:	fa02 f303 	lsl.w	r3, r2, r3
 800dfb8:	430b      	orrs	r3, r1
 800dfba:	40c2      	lsrs	r2, r0
 800dfbc:	617b      	str	r3, [r7, #20]
 800dfbe:	9201      	str	r2, [sp, #4]
 800dfc0:	9b01      	ldr	r3, [sp, #4]
 800dfc2:	61bb      	str	r3, [r7, #24]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	bf14      	ite	ne
 800dfc8:	2102      	movne	r1, #2
 800dfca:	2101      	moveq	r1, #1
 800dfcc:	6139      	str	r1, [r7, #16]
 800dfce:	b1c4      	cbz	r4, 800e002 <__d2b+0x88>
 800dfd0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800dfd4:	4404      	add	r4, r0
 800dfd6:	6034      	str	r4, [r6, #0]
 800dfd8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dfdc:	6028      	str	r0, [r5, #0]
 800dfde:	4638      	mov	r0, r7
 800dfe0:	b003      	add	sp, #12
 800dfe2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dfe6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dfea:	e7d5      	b.n	800df98 <__d2b+0x1e>
 800dfec:	6179      	str	r1, [r7, #20]
 800dfee:	e7e7      	b.n	800dfc0 <__d2b+0x46>
 800dff0:	a801      	add	r0, sp, #4
 800dff2:	f7ff fdda 	bl	800dbaa <__lo0bits>
 800dff6:	9b01      	ldr	r3, [sp, #4]
 800dff8:	617b      	str	r3, [r7, #20]
 800dffa:	2101      	movs	r1, #1
 800dffc:	6139      	str	r1, [r7, #16]
 800dffe:	3020      	adds	r0, #32
 800e000:	e7e5      	b.n	800dfce <__d2b+0x54>
 800e002:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e006:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e00a:	6030      	str	r0, [r6, #0]
 800e00c:	6918      	ldr	r0, [r3, #16]
 800e00e:	f7ff fdad 	bl	800db6c <__hi0bits>
 800e012:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e016:	e7e1      	b.n	800dfdc <__d2b+0x62>

0800e018 <_calloc_r>:
 800e018:	b538      	push	{r3, r4, r5, lr}
 800e01a:	fb02 f401 	mul.w	r4, r2, r1
 800e01e:	4621      	mov	r1, r4
 800e020:	f7fe fa6a 	bl	800c4f8 <_malloc_r>
 800e024:	4605      	mov	r5, r0
 800e026:	b118      	cbz	r0, 800e030 <_calloc_r+0x18>
 800e028:	4622      	mov	r2, r4
 800e02a:	2100      	movs	r1, #0
 800e02c:	f7fe fa0d 	bl	800c44a <memset>
 800e030:	4628      	mov	r0, r5
 800e032:	bd38      	pop	{r3, r4, r5, pc}

0800e034 <__ssputs_r>:
 800e034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e038:	688e      	ldr	r6, [r1, #8]
 800e03a:	429e      	cmp	r6, r3
 800e03c:	4682      	mov	sl, r0
 800e03e:	460c      	mov	r4, r1
 800e040:	4690      	mov	r8, r2
 800e042:	4699      	mov	r9, r3
 800e044:	d837      	bhi.n	800e0b6 <__ssputs_r+0x82>
 800e046:	898a      	ldrh	r2, [r1, #12]
 800e048:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e04c:	d031      	beq.n	800e0b2 <__ssputs_r+0x7e>
 800e04e:	6825      	ldr	r5, [r4, #0]
 800e050:	6909      	ldr	r1, [r1, #16]
 800e052:	1a6f      	subs	r7, r5, r1
 800e054:	6965      	ldr	r5, [r4, #20]
 800e056:	2302      	movs	r3, #2
 800e058:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e05c:	fb95 f5f3 	sdiv	r5, r5, r3
 800e060:	f109 0301 	add.w	r3, r9, #1
 800e064:	443b      	add	r3, r7
 800e066:	429d      	cmp	r5, r3
 800e068:	bf38      	it	cc
 800e06a:	461d      	movcc	r5, r3
 800e06c:	0553      	lsls	r3, r2, #21
 800e06e:	d530      	bpl.n	800e0d2 <__ssputs_r+0x9e>
 800e070:	4629      	mov	r1, r5
 800e072:	f7fe fa41 	bl	800c4f8 <_malloc_r>
 800e076:	4606      	mov	r6, r0
 800e078:	b950      	cbnz	r0, 800e090 <__ssputs_r+0x5c>
 800e07a:	230c      	movs	r3, #12
 800e07c:	f8ca 3000 	str.w	r3, [sl]
 800e080:	89a3      	ldrh	r3, [r4, #12]
 800e082:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e086:	81a3      	strh	r3, [r4, #12]
 800e088:	f04f 30ff 	mov.w	r0, #4294967295
 800e08c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e090:	463a      	mov	r2, r7
 800e092:	6921      	ldr	r1, [r4, #16]
 800e094:	f7fe f9ce 	bl	800c434 <memcpy>
 800e098:	89a3      	ldrh	r3, [r4, #12]
 800e09a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e09e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0a2:	81a3      	strh	r3, [r4, #12]
 800e0a4:	6126      	str	r6, [r4, #16]
 800e0a6:	6165      	str	r5, [r4, #20]
 800e0a8:	443e      	add	r6, r7
 800e0aa:	1bed      	subs	r5, r5, r7
 800e0ac:	6026      	str	r6, [r4, #0]
 800e0ae:	60a5      	str	r5, [r4, #8]
 800e0b0:	464e      	mov	r6, r9
 800e0b2:	454e      	cmp	r6, r9
 800e0b4:	d900      	bls.n	800e0b8 <__ssputs_r+0x84>
 800e0b6:	464e      	mov	r6, r9
 800e0b8:	4632      	mov	r2, r6
 800e0ba:	4641      	mov	r1, r8
 800e0bc:	6820      	ldr	r0, [r4, #0]
 800e0be:	f000 f91d 	bl	800e2fc <memmove>
 800e0c2:	68a3      	ldr	r3, [r4, #8]
 800e0c4:	1b9b      	subs	r3, r3, r6
 800e0c6:	60a3      	str	r3, [r4, #8]
 800e0c8:	6823      	ldr	r3, [r4, #0]
 800e0ca:	441e      	add	r6, r3
 800e0cc:	6026      	str	r6, [r4, #0]
 800e0ce:	2000      	movs	r0, #0
 800e0d0:	e7dc      	b.n	800e08c <__ssputs_r+0x58>
 800e0d2:	462a      	mov	r2, r5
 800e0d4:	f000 f92b 	bl	800e32e <_realloc_r>
 800e0d8:	4606      	mov	r6, r0
 800e0da:	2800      	cmp	r0, #0
 800e0dc:	d1e2      	bne.n	800e0a4 <__ssputs_r+0x70>
 800e0de:	6921      	ldr	r1, [r4, #16]
 800e0e0:	4650      	mov	r0, sl
 800e0e2:	f7fe f9bb 	bl	800c45c <_free_r>
 800e0e6:	e7c8      	b.n	800e07a <__ssputs_r+0x46>

0800e0e8 <_svfiprintf_r>:
 800e0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ec:	461d      	mov	r5, r3
 800e0ee:	898b      	ldrh	r3, [r1, #12]
 800e0f0:	061f      	lsls	r7, r3, #24
 800e0f2:	b09d      	sub	sp, #116	; 0x74
 800e0f4:	4680      	mov	r8, r0
 800e0f6:	460c      	mov	r4, r1
 800e0f8:	4616      	mov	r6, r2
 800e0fa:	d50f      	bpl.n	800e11c <_svfiprintf_r+0x34>
 800e0fc:	690b      	ldr	r3, [r1, #16]
 800e0fe:	b96b      	cbnz	r3, 800e11c <_svfiprintf_r+0x34>
 800e100:	2140      	movs	r1, #64	; 0x40
 800e102:	f7fe f9f9 	bl	800c4f8 <_malloc_r>
 800e106:	6020      	str	r0, [r4, #0]
 800e108:	6120      	str	r0, [r4, #16]
 800e10a:	b928      	cbnz	r0, 800e118 <_svfiprintf_r+0x30>
 800e10c:	230c      	movs	r3, #12
 800e10e:	f8c8 3000 	str.w	r3, [r8]
 800e112:	f04f 30ff 	mov.w	r0, #4294967295
 800e116:	e0c8      	b.n	800e2aa <_svfiprintf_r+0x1c2>
 800e118:	2340      	movs	r3, #64	; 0x40
 800e11a:	6163      	str	r3, [r4, #20]
 800e11c:	2300      	movs	r3, #0
 800e11e:	9309      	str	r3, [sp, #36]	; 0x24
 800e120:	2320      	movs	r3, #32
 800e122:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e126:	2330      	movs	r3, #48	; 0x30
 800e128:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e12c:	9503      	str	r5, [sp, #12]
 800e12e:	f04f 0b01 	mov.w	fp, #1
 800e132:	4637      	mov	r7, r6
 800e134:	463d      	mov	r5, r7
 800e136:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e13a:	b10b      	cbz	r3, 800e140 <_svfiprintf_r+0x58>
 800e13c:	2b25      	cmp	r3, #37	; 0x25
 800e13e:	d13e      	bne.n	800e1be <_svfiprintf_r+0xd6>
 800e140:	ebb7 0a06 	subs.w	sl, r7, r6
 800e144:	d00b      	beq.n	800e15e <_svfiprintf_r+0x76>
 800e146:	4653      	mov	r3, sl
 800e148:	4632      	mov	r2, r6
 800e14a:	4621      	mov	r1, r4
 800e14c:	4640      	mov	r0, r8
 800e14e:	f7ff ff71 	bl	800e034 <__ssputs_r>
 800e152:	3001      	adds	r0, #1
 800e154:	f000 80a4 	beq.w	800e2a0 <_svfiprintf_r+0x1b8>
 800e158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e15a:	4453      	add	r3, sl
 800e15c:	9309      	str	r3, [sp, #36]	; 0x24
 800e15e:	783b      	ldrb	r3, [r7, #0]
 800e160:	2b00      	cmp	r3, #0
 800e162:	f000 809d 	beq.w	800e2a0 <_svfiprintf_r+0x1b8>
 800e166:	2300      	movs	r3, #0
 800e168:	f04f 32ff 	mov.w	r2, #4294967295
 800e16c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e170:	9304      	str	r3, [sp, #16]
 800e172:	9307      	str	r3, [sp, #28]
 800e174:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e178:	931a      	str	r3, [sp, #104]	; 0x68
 800e17a:	462f      	mov	r7, r5
 800e17c:	2205      	movs	r2, #5
 800e17e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e182:	4850      	ldr	r0, [pc, #320]	; (800e2c4 <_svfiprintf_r+0x1dc>)
 800e184:	f7f2 f914 	bl	80003b0 <memchr>
 800e188:	9b04      	ldr	r3, [sp, #16]
 800e18a:	b9d0      	cbnz	r0, 800e1c2 <_svfiprintf_r+0xda>
 800e18c:	06d9      	lsls	r1, r3, #27
 800e18e:	bf44      	itt	mi
 800e190:	2220      	movmi	r2, #32
 800e192:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e196:	071a      	lsls	r2, r3, #28
 800e198:	bf44      	itt	mi
 800e19a:	222b      	movmi	r2, #43	; 0x2b
 800e19c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e1a0:	782a      	ldrb	r2, [r5, #0]
 800e1a2:	2a2a      	cmp	r2, #42	; 0x2a
 800e1a4:	d015      	beq.n	800e1d2 <_svfiprintf_r+0xea>
 800e1a6:	9a07      	ldr	r2, [sp, #28]
 800e1a8:	462f      	mov	r7, r5
 800e1aa:	2000      	movs	r0, #0
 800e1ac:	250a      	movs	r5, #10
 800e1ae:	4639      	mov	r1, r7
 800e1b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e1b4:	3b30      	subs	r3, #48	; 0x30
 800e1b6:	2b09      	cmp	r3, #9
 800e1b8:	d94d      	bls.n	800e256 <_svfiprintf_r+0x16e>
 800e1ba:	b1b8      	cbz	r0, 800e1ec <_svfiprintf_r+0x104>
 800e1bc:	e00f      	b.n	800e1de <_svfiprintf_r+0xf6>
 800e1be:	462f      	mov	r7, r5
 800e1c0:	e7b8      	b.n	800e134 <_svfiprintf_r+0x4c>
 800e1c2:	4a40      	ldr	r2, [pc, #256]	; (800e2c4 <_svfiprintf_r+0x1dc>)
 800e1c4:	1a80      	subs	r0, r0, r2
 800e1c6:	fa0b f000 	lsl.w	r0, fp, r0
 800e1ca:	4318      	orrs	r0, r3
 800e1cc:	9004      	str	r0, [sp, #16]
 800e1ce:	463d      	mov	r5, r7
 800e1d0:	e7d3      	b.n	800e17a <_svfiprintf_r+0x92>
 800e1d2:	9a03      	ldr	r2, [sp, #12]
 800e1d4:	1d11      	adds	r1, r2, #4
 800e1d6:	6812      	ldr	r2, [r2, #0]
 800e1d8:	9103      	str	r1, [sp, #12]
 800e1da:	2a00      	cmp	r2, #0
 800e1dc:	db01      	blt.n	800e1e2 <_svfiprintf_r+0xfa>
 800e1de:	9207      	str	r2, [sp, #28]
 800e1e0:	e004      	b.n	800e1ec <_svfiprintf_r+0x104>
 800e1e2:	4252      	negs	r2, r2
 800e1e4:	f043 0302 	orr.w	r3, r3, #2
 800e1e8:	9207      	str	r2, [sp, #28]
 800e1ea:	9304      	str	r3, [sp, #16]
 800e1ec:	783b      	ldrb	r3, [r7, #0]
 800e1ee:	2b2e      	cmp	r3, #46	; 0x2e
 800e1f0:	d10c      	bne.n	800e20c <_svfiprintf_r+0x124>
 800e1f2:	787b      	ldrb	r3, [r7, #1]
 800e1f4:	2b2a      	cmp	r3, #42	; 0x2a
 800e1f6:	d133      	bne.n	800e260 <_svfiprintf_r+0x178>
 800e1f8:	9b03      	ldr	r3, [sp, #12]
 800e1fa:	1d1a      	adds	r2, r3, #4
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	9203      	str	r2, [sp, #12]
 800e200:	2b00      	cmp	r3, #0
 800e202:	bfb8      	it	lt
 800e204:	f04f 33ff 	movlt.w	r3, #4294967295
 800e208:	3702      	adds	r7, #2
 800e20a:	9305      	str	r3, [sp, #20]
 800e20c:	4d2e      	ldr	r5, [pc, #184]	; (800e2c8 <_svfiprintf_r+0x1e0>)
 800e20e:	7839      	ldrb	r1, [r7, #0]
 800e210:	2203      	movs	r2, #3
 800e212:	4628      	mov	r0, r5
 800e214:	f7f2 f8cc 	bl	80003b0 <memchr>
 800e218:	b138      	cbz	r0, 800e22a <_svfiprintf_r+0x142>
 800e21a:	2340      	movs	r3, #64	; 0x40
 800e21c:	1b40      	subs	r0, r0, r5
 800e21e:	fa03 f000 	lsl.w	r0, r3, r0
 800e222:	9b04      	ldr	r3, [sp, #16]
 800e224:	4303      	orrs	r3, r0
 800e226:	3701      	adds	r7, #1
 800e228:	9304      	str	r3, [sp, #16]
 800e22a:	7839      	ldrb	r1, [r7, #0]
 800e22c:	4827      	ldr	r0, [pc, #156]	; (800e2cc <_svfiprintf_r+0x1e4>)
 800e22e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e232:	2206      	movs	r2, #6
 800e234:	1c7e      	adds	r6, r7, #1
 800e236:	f7f2 f8bb 	bl	80003b0 <memchr>
 800e23a:	2800      	cmp	r0, #0
 800e23c:	d038      	beq.n	800e2b0 <_svfiprintf_r+0x1c8>
 800e23e:	4b24      	ldr	r3, [pc, #144]	; (800e2d0 <_svfiprintf_r+0x1e8>)
 800e240:	bb13      	cbnz	r3, 800e288 <_svfiprintf_r+0x1a0>
 800e242:	9b03      	ldr	r3, [sp, #12]
 800e244:	3307      	adds	r3, #7
 800e246:	f023 0307 	bic.w	r3, r3, #7
 800e24a:	3308      	adds	r3, #8
 800e24c:	9303      	str	r3, [sp, #12]
 800e24e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e250:	444b      	add	r3, r9
 800e252:	9309      	str	r3, [sp, #36]	; 0x24
 800e254:	e76d      	b.n	800e132 <_svfiprintf_r+0x4a>
 800e256:	fb05 3202 	mla	r2, r5, r2, r3
 800e25a:	2001      	movs	r0, #1
 800e25c:	460f      	mov	r7, r1
 800e25e:	e7a6      	b.n	800e1ae <_svfiprintf_r+0xc6>
 800e260:	2300      	movs	r3, #0
 800e262:	3701      	adds	r7, #1
 800e264:	9305      	str	r3, [sp, #20]
 800e266:	4619      	mov	r1, r3
 800e268:	250a      	movs	r5, #10
 800e26a:	4638      	mov	r0, r7
 800e26c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e270:	3a30      	subs	r2, #48	; 0x30
 800e272:	2a09      	cmp	r2, #9
 800e274:	d903      	bls.n	800e27e <_svfiprintf_r+0x196>
 800e276:	2b00      	cmp	r3, #0
 800e278:	d0c8      	beq.n	800e20c <_svfiprintf_r+0x124>
 800e27a:	9105      	str	r1, [sp, #20]
 800e27c:	e7c6      	b.n	800e20c <_svfiprintf_r+0x124>
 800e27e:	fb05 2101 	mla	r1, r5, r1, r2
 800e282:	2301      	movs	r3, #1
 800e284:	4607      	mov	r7, r0
 800e286:	e7f0      	b.n	800e26a <_svfiprintf_r+0x182>
 800e288:	ab03      	add	r3, sp, #12
 800e28a:	9300      	str	r3, [sp, #0]
 800e28c:	4622      	mov	r2, r4
 800e28e:	4b11      	ldr	r3, [pc, #68]	; (800e2d4 <_svfiprintf_r+0x1ec>)
 800e290:	a904      	add	r1, sp, #16
 800e292:	4640      	mov	r0, r8
 800e294:	f7fe fa10 	bl	800c6b8 <_printf_float>
 800e298:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e29c:	4681      	mov	r9, r0
 800e29e:	d1d6      	bne.n	800e24e <_svfiprintf_r+0x166>
 800e2a0:	89a3      	ldrh	r3, [r4, #12]
 800e2a2:	065b      	lsls	r3, r3, #25
 800e2a4:	f53f af35 	bmi.w	800e112 <_svfiprintf_r+0x2a>
 800e2a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e2aa:	b01d      	add	sp, #116	; 0x74
 800e2ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2b0:	ab03      	add	r3, sp, #12
 800e2b2:	9300      	str	r3, [sp, #0]
 800e2b4:	4622      	mov	r2, r4
 800e2b6:	4b07      	ldr	r3, [pc, #28]	; (800e2d4 <_svfiprintf_r+0x1ec>)
 800e2b8:	a904      	add	r1, sp, #16
 800e2ba:	4640      	mov	r0, r8
 800e2bc:	f7fe fc9e 	bl	800cbfc <_printf_i>
 800e2c0:	e7ea      	b.n	800e298 <_svfiprintf_r+0x1b0>
 800e2c2:	bf00      	nop
 800e2c4:	08014fe4 	.word	0x08014fe4
 800e2c8:	08014fea 	.word	0x08014fea
 800e2cc:	08014fee 	.word	0x08014fee
 800e2d0:	0800c6b9 	.word	0x0800c6b9
 800e2d4:	0800e035 	.word	0x0800e035

0800e2d8 <__ascii_mbtowc>:
 800e2d8:	b082      	sub	sp, #8
 800e2da:	b901      	cbnz	r1, 800e2de <__ascii_mbtowc+0x6>
 800e2dc:	a901      	add	r1, sp, #4
 800e2de:	b142      	cbz	r2, 800e2f2 <__ascii_mbtowc+0x1a>
 800e2e0:	b14b      	cbz	r3, 800e2f6 <__ascii_mbtowc+0x1e>
 800e2e2:	7813      	ldrb	r3, [r2, #0]
 800e2e4:	600b      	str	r3, [r1, #0]
 800e2e6:	7812      	ldrb	r2, [r2, #0]
 800e2e8:	1c10      	adds	r0, r2, #0
 800e2ea:	bf18      	it	ne
 800e2ec:	2001      	movne	r0, #1
 800e2ee:	b002      	add	sp, #8
 800e2f0:	4770      	bx	lr
 800e2f2:	4610      	mov	r0, r2
 800e2f4:	e7fb      	b.n	800e2ee <__ascii_mbtowc+0x16>
 800e2f6:	f06f 0001 	mvn.w	r0, #1
 800e2fa:	e7f8      	b.n	800e2ee <__ascii_mbtowc+0x16>

0800e2fc <memmove>:
 800e2fc:	4288      	cmp	r0, r1
 800e2fe:	b510      	push	{r4, lr}
 800e300:	eb01 0302 	add.w	r3, r1, r2
 800e304:	d807      	bhi.n	800e316 <memmove+0x1a>
 800e306:	1e42      	subs	r2, r0, #1
 800e308:	4299      	cmp	r1, r3
 800e30a:	d00a      	beq.n	800e322 <memmove+0x26>
 800e30c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e310:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e314:	e7f8      	b.n	800e308 <memmove+0xc>
 800e316:	4283      	cmp	r3, r0
 800e318:	d9f5      	bls.n	800e306 <memmove+0xa>
 800e31a:	1881      	adds	r1, r0, r2
 800e31c:	1ad2      	subs	r2, r2, r3
 800e31e:	42d3      	cmn	r3, r2
 800e320:	d100      	bne.n	800e324 <memmove+0x28>
 800e322:	bd10      	pop	{r4, pc}
 800e324:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e328:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e32c:	e7f7      	b.n	800e31e <memmove+0x22>

0800e32e <_realloc_r>:
 800e32e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e330:	4607      	mov	r7, r0
 800e332:	4614      	mov	r4, r2
 800e334:	460e      	mov	r6, r1
 800e336:	b921      	cbnz	r1, 800e342 <_realloc_r+0x14>
 800e338:	4611      	mov	r1, r2
 800e33a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e33e:	f7fe b8db 	b.w	800c4f8 <_malloc_r>
 800e342:	b922      	cbnz	r2, 800e34e <_realloc_r+0x20>
 800e344:	f7fe f88a 	bl	800c45c <_free_r>
 800e348:	4625      	mov	r5, r4
 800e34a:	4628      	mov	r0, r5
 800e34c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e34e:	f000 f821 	bl	800e394 <_malloc_usable_size_r>
 800e352:	42a0      	cmp	r0, r4
 800e354:	d20f      	bcs.n	800e376 <_realloc_r+0x48>
 800e356:	4621      	mov	r1, r4
 800e358:	4638      	mov	r0, r7
 800e35a:	f7fe f8cd 	bl	800c4f8 <_malloc_r>
 800e35e:	4605      	mov	r5, r0
 800e360:	2800      	cmp	r0, #0
 800e362:	d0f2      	beq.n	800e34a <_realloc_r+0x1c>
 800e364:	4631      	mov	r1, r6
 800e366:	4622      	mov	r2, r4
 800e368:	f7fe f864 	bl	800c434 <memcpy>
 800e36c:	4631      	mov	r1, r6
 800e36e:	4638      	mov	r0, r7
 800e370:	f7fe f874 	bl	800c45c <_free_r>
 800e374:	e7e9      	b.n	800e34a <_realloc_r+0x1c>
 800e376:	4635      	mov	r5, r6
 800e378:	e7e7      	b.n	800e34a <_realloc_r+0x1c>

0800e37a <__ascii_wctomb>:
 800e37a:	b149      	cbz	r1, 800e390 <__ascii_wctomb+0x16>
 800e37c:	2aff      	cmp	r2, #255	; 0xff
 800e37e:	bf85      	ittet	hi
 800e380:	238a      	movhi	r3, #138	; 0x8a
 800e382:	6003      	strhi	r3, [r0, #0]
 800e384:	700a      	strbls	r2, [r1, #0]
 800e386:	f04f 30ff 	movhi.w	r0, #4294967295
 800e38a:	bf98      	it	ls
 800e38c:	2001      	movls	r0, #1
 800e38e:	4770      	bx	lr
 800e390:	4608      	mov	r0, r1
 800e392:	4770      	bx	lr

0800e394 <_malloc_usable_size_r>:
 800e394:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e398:	1f18      	subs	r0, r3, #4
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	bfbc      	itt	lt
 800e39e:	580b      	ldrlt	r3, [r1, r0]
 800e3a0:	18c0      	addlt	r0, r0, r3
 800e3a2:	4770      	bx	lr
 800e3a4:	0000      	movs	r0, r0
	...

0800e3a8 <cos>:
 800e3a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e3aa:	eeb0 7b40 	vmov.f64	d7, d0
 800e3ae:	ee17 3a90 	vmov	r3, s15
 800e3b2:	4a19      	ldr	r2, [pc, #100]	; (800e418 <cos+0x70>)
 800e3b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e3b8:	4293      	cmp	r3, r2
 800e3ba:	dc04      	bgt.n	800e3c6 <cos+0x1e>
 800e3bc:	ed9f 1b14 	vldr	d1, [pc, #80]	; 800e410 <cos+0x68>
 800e3c0:	f000 ff4a 	bl	800f258 <__kernel_cos>
 800e3c4:	e004      	b.n	800e3d0 <cos+0x28>
 800e3c6:	4a15      	ldr	r2, [pc, #84]	; (800e41c <cos+0x74>)
 800e3c8:	4293      	cmp	r3, r2
 800e3ca:	dd04      	ble.n	800e3d6 <cos+0x2e>
 800e3cc:	ee30 0b40 	vsub.f64	d0, d0, d0
 800e3d0:	b005      	add	sp, #20
 800e3d2:	f85d fb04 	ldr.w	pc, [sp], #4
 800e3d6:	4668      	mov	r0, sp
 800e3d8:	f000 fdfe 	bl	800efd8 <__ieee754_rem_pio2>
 800e3dc:	f000 0003 	and.w	r0, r0, #3
 800e3e0:	2801      	cmp	r0, #1
 800e3e2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e3e6:	ed9d 0b00 	vldr	d0, [sp]
 800e3ea:	d007      	beq.n	800e3fc <cos+0x54>
 800e3ec:	2802      	cmp	r0, #2
 800e3ee:	d00a      	beq.n	800e406 <cos+0x5e>
 800e3f0:	2800      	cmp	r0, #0
 800e3f2:	d0e5      	beq.n	800e3c0 <cos+0x18>
 800e3f4:	2001      	movs	r0, #1
 800e3f6:	f001 fa37 	bl	800f868 <__kernel_sin>
 800e3fa:	e7e9      	b.n	800e3d0 <cos+0x28>
 800e3fc:	f001 fa34 	bl	800f868 <__kernel_sin>
 800e400:	eeb1 0b40 	vneg.f64	d0, d0
 800e404:	e7e4      	b.n	800e3d0 <cos+0x28>
 800e406:	f000 ff27 	bl	800f258 <__kernel_cos>
 800e40a:	e7f9      	b.n	800e400 <cos+0x58>
 800e40c:	f3af 8000 	nop.w
	...
 800e418:	3fe921fb 	.word	0x3fe921fb
 800e41c:	7fefffff 	.word	0x7fefffff

0800e420 <sin>:
 800e420:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e422:	eeb0 7b40 	vmov.f64	d7, d0
 800e426:	ee17 3a90 	vmov	r3, s15
 800e42a:	4a19      	ldr	r2, [pc, #100]	; (800e490 <sin+0x70>)
 800e42c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e430:	4293      	cmp	r3, r2
 800e432:	dc05      	bgt.n	800e440 <sin+0x20>
 800e434:	ed9f 1b14 	vldr	d1, [pc, #80]	; 800e488 <sin+0x68>
 800e438:	2000      	movs	r0, #0
 800e43a:	f001 fa15 	bl	800f868 <__kernel_sin>
 800e43e:	e004      	b.n	800e44a <sin+0x2a>
 800e440:	4a14      	ldr	r2, [pc, #80]	; (800e494 <sin+0x74>)
 800e442:	4293      	cmp	r3, r2
 800e444:	dd04      	ble.n	800e450 <sin+0x30>
 800e446:	ee30 0b40 	vsub.f64	d0, d0, d0
 800e44a:	b005      	add	sp, #20
 800e44c:	f85d fb04 	ldr.w	pc, [sp], #4
 800e450:	4668      	mov	r0, sp
 800e452:	f000 fdc1 	bl	800efd8 <__ieee754_rem_pio2>
 800e456:	f000 0003 	and.w	r0, r0, #3
 800e45a:	2801      	cmp	r0, #1
 800e45c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e460:	ed9d 0b00 	vldr	d0, [sp]
 800e464:	d004      	beq.n	800e470 <sin+0x50>
 800e466:	2802      	cmp	r0, #2
 800e468:	d005      	beq.n	800e476 <sin+0x56>
 800e46a:	b950      	cbnz	r0, 800e482 <sin+0x62>
 800e46c:	2001      	movs	r0, #1
 800e46e:	e7e4      	b.n	800e43a <sin+0x1a>
 800e470:	f000 fef2 	bl	800f258 <__kernel_cos>
 800e474:	e7e9      	b.n	800e44a <sin+0x2a>
 800e476:	2001      	movs	r0, #1
 800e478:	f001 f9f6 	bl	800f868 <__kernel_sin>
 800e47c:	eeb1 0b40 	vneg.f64	d0, d0
 800e480:	e7e3      	b.n	800e44a <sin+0x2a>
 800e482:	f000 fee9 	bl	800f258 <__kernel_cos>
 800e486:	e7f9      	b.n	800e47c <sin+0x5c>
	...
 800e490:	3fe921fb 	.word	0x3fe921fb
 800e494:	7fefffff 	.word	0x7fefffff

0800e498 <log10>:
 800e498:	b500      	push	{lr}
 800e49a:	ed2d 8b02 	vpush	{d8}
 800e49e:	eeb0 8b40 	vmov.f64	d8, d0
 800e4a2:	b08b      	sub	sp, #44	; 0x2c
 800e4a4:	f000 f998 	bl	800e7d8 <__ieee754_log10>
 800e4a8:	4b2d      	ldr	r3, [pc, #180]	; (800e560 <log10+0xc8>)
 800e4aa:	f993 3000 	ldrsb.w	r3, [r3]
 800e4ae:	1c5a      	adds	r2, r3, #1
 800e4b0:	d051      	beq.n	800e556 <log10+0xbe>
 800e4b2:	eeb4 8b48 	vcmp.f64	d8, d8
 800e4b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4ba:	d64c      	bvs.n	800e556 <log10+0xbe>
 800e4bc:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 800e4c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4c4:	d847      	bhi.n	800e556 <log10+0xbe>
 800e4c6:	4a27      	ldr	r2, [pc, #156]	; (800e564 <log10+0xcc>)
 800e4c8:	9201      	str	r2, [sp, #4]
 800e4ca:	2200      	movs	r2, #0
 800e4cc:	9208      	str	r2, [sp, #32]
 800e4ce:	ed8d 8b02 	vstr	d8, [sp, #8]
 800e4d2:	ed8d 8b04 	vstr	d8, [sp, #16]
 800e4d6:	b993      	cbnz	r3, 800e4fe <log10+0x66>
 800e4d8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e4dc:	4922      	ldr	r1, [pc, #136]	; (800e568 <log10+0xd0>)
 800e4de:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
 800e4e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e4ea:	d025      	beq.n	800e538 <log10+0xa0>
 800e4ec:	2201      	movs	r2, #1
 800e4ee:	2b02      	cmp	r3, #2
 800e4f0:	9200      	str	r2, [sp, #0]
 800e4f2:	d116      	bne.n	800e522 <log10+0x8a>
 800e4f4:	f7fd ff64 	bl	800c3c0 <__errno>
 800e4f8:	2321      	movs	r3, #33	; 0x21
 800e4fa:	6003      	str	r3, [r0, #0]
 800e4fc:	e016      	b.n	800e52c <log10+0x94>
 800e4fe:	491b      	ldr	r1, [pc, #108]	; (800e56c <log10+0xd4>)
 800e500:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e504:	2000      	movs	r0, #0
 800e506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e50a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e50e:	d1ed      	bne.n	800e4ec <log10+0x54>
 800e510:	2202      	movs	r2, #2
 800e512:	4293      	cmp	r3, r2
 800e514:	9200      	str	r2, [sp, #0]
 800e516:	d111      	bne.n	800e53c <log10+0xa4>
 800e518:	f7fd ff52 	bl	800c3c0 <__errno>
 800e51c:	2322      	movs	r3, #34	; 0x22
 800e51e:	6003      	str	r3, [r0, #0]
 800e520:	e011      	b.n	800e546 <log10+0xae>
 800e522:	4668      	mov	r0, sp
 800e524:	f001 fa84 	bl	800fa30 <matherr>
 800e528:	2800      	cmp	r0, #0
 800e52a:	d0e3      	beq.n	800e4f4 <log10+0x5c>
 800e52c:	4810      	ldr	r0, [pc, #64]	; (800e570 <log10+0xd8>)
 800e52e:	f001 fa83 	bl	800fa38 <nan>
 800e532:	ed8d 0b06 	vstr	d0, [sp, #24]
 800e536:	e006      	b.n	800e546 <log10+0xae>
 800e538:	2302      	movs	r3, #2
 800e53a:	9300      	str	r3, [sp, #0]
 800e53c:	4668      	mov	r0, sp
 800e53e:	f001 fa77 	bl	800fa30 <matherr>
 800e542:	2800      	cmp	r0, #0
 800e544:	d0e8      	beq.n	800e518 <log10+0x80>
 800e546:	9b08      	ldr	r3, [sp, #32]
 800e548:	b11b      	cbz	r3, 800e552 <log10+0xba>
 800e54a:	f7fd ff39 	bl	800c3c0 <__errno>
 800e54e:	9b08      	ldr	r3, [sp, #32]
 800e550:	6003      	str	r3, [r0, #0]
 800e552:	ed9d 0b06 	vldr	d0, [sp, #24]
 800e556:	b00b      	add	sp, #44	; 0x2c
 800e558:	ecbd 8b02 	vpop	{d8}
 800e55c:	f85d fb04 	ldr.w	pc, [sp], #4
 800e560:	24000550 	.word	0x24000550
 800e564:	08015100 	.word	0x08015100
 800e568:	c7efffff 	.word	0xc7efffff
 800e56c:	fff00000 	.word	0xfff00000
 800e570:	08014fe9 	.word	0x08014fe9
 800e574:	00000000 	.word	0x00000000

0800e578 <pow>:
 800e578:	b570      	push	{r4, r5, r6, lr}
 800e57a:	ed2d 8b0a 	vpush	{d8-d12}
 800e57e:	eeb0 9b40 	vmov.f64	d9, d0
 800e582:	eeb0 8b41 	vmov.f64	d8, d1
 800e586:	4c8c      	ldr	r4, [pc, #560]	; (800e7b8 <pow+0x240>)
 800e588:	b08a      	sub	sp, #40	; 0x28
 800e58a:	f000 f99d 	bl	800e8c8 <__ieee754_pow>
 800e58e:	f994 3000 	ldrsb.w	r3, [r4]
 800e592:	eeb0 ab40 	vmov.f64	d10, d0
 800e596:	1c5a      	adds	r2, r3, #1
 800e598:	4626      	mov	r6, r4
 800e59a:	d04b      	beq.n	800e634 <pow+0xbc>
 800e59c:	eeb4 8b48 	vcmp.f64	d8, d8
 800e5a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5a4:	d646      	bvs.n	800e634 <pow+0xbc>
 800e5a6:	eeb4 9b49 	vcmp.f64	d9, d9
 800e5aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5ae:	d719      	bvc.n	800e5e4 <pow+0x6c>
 800e5b0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e5b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5b8:	d13c      	bne.n	800e634 <pow+0xbc>
 800e5ba:	2201      	movs	r2, #1
 800e5bc:	9200      	str	r2, [sp, #0]
 800e5be:	497f      	ldr	r1, [pc, #508]	; (800e7bc <pow+0x244>)
 800e5c0:	4a7f      	ldr	r2, [pc, #508]	; (800e7c0 <pow+0x248>)
 800e5c2:	9201      	str	r2, [sp, #4]
 800e5c4:	2000      	movs	r0, #0
 800e5c6:	2200      	movs	r2, #0
 800e5c8:	2b02      	cmp	r3, #2
 800e5ca:	9208      	str	r2, [sp, #32]
 800e5cc:	ed8d 9b02 	vstr	d9, [sp, #8]
 800e5d0:	ed8d 8b04 	vstr	d8, [sp, #16]
 800e5d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e5d8:	d02a      	beq.n	800e630 <pow+0xb8>
 800e5da:	4668      	mov	r0, sp
 800e5dc:	f001 fa28 	bl	800fa30 <matherr>
 800e5e0:	bb00      	cbnz	r0, 800e624 <pow+0xac>
 800e5e2:	e04e      	b.n	800e682 <pow+0x10a>
 800e5e4:	ed9f bb72 	vldr	d11, [pc, #456]	; 800e7b0 <pow+0x238>
 800e5e8:	eeb4 9b4b 	vcmp.f64	d9, d11
 800e5ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5f0:	eeb0 cb4b 	vmov.f64	d12, d11
 800e5f4:	d14a      	bne.n	800e68c <pow+0x114>
 800e5f6:	eeb4 8b4b 	vcmp.f64	d8, d11
 800e5fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5fe:	d11f      	bne.n	800e640 <pow+0xc8>
 800e600:	2201      	movs	r2, #1
 800e602:	9200      	str	r2, [sp, #0]
 800e604:	4a6e      	ldr	r2, [pc, #440]	; (800e7c0 <pow+0x248>)
 800e606:	9201      	str	r2, [sp, #4]
 800e608:	2200      	movs	r2, #0
 800e60a:	9208      	str	r2, [sp, #32]
 800e60c:	ed8d 9b02 	vstr	d9, [sp, #8]
 800e610:	ed8d 8b04 	vstr	d8, [sp, #16]
 800e614:	ed8d bb06 	vstr	d11, [sp, #24]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d0de      	beq.n	800e5da <pow+0x62>
 800e61c:	4b67      	ldr	r3, [pc, #412]	; (800e7bc <pow+0x244>)
 800e61e:	2200      	movs	r2, #0
 800e620:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e624:	9b08      	ldr	r3, [sp, #32]
 800e626:	b11b      	cbz	r3, 800e630 <pow+0xb8>
 800e628:	f7fd feca 	bl	800c3c0 <__errno>
 800e62c:	9b08      	ldr	r3, [sp, #32]
 800e62e:	6003      	str	r3, [r0, #0]
 800e630:	ed9d ab06 	vldr	d10, [sp, #24]
 800e634:	eeb0 0b4a 	vmov.f64	d0, d10
 800e638:	b00a      	add	sp, #40	; 0x28
 800e63a:	ecbd 8b0a 	vpop	{d8-d12}
 800e63e:	bd70      	pop	{r4, r5, r6, pc}
 800e640:	eeb0 0b48 	vmov.f64	d0, d8
 800e644:	f001 f971 	bl	800f92a <finite>
 800e648:	2800      	cmp	r0, #0
 800e64a:	d0f3      	beq.n	800e634 <pow+0xbc>
 800e64c:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 800e650:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e654:	d5ee      	bpl.n	800e634 <pow+0xbc>
 800e656:	2301      	movs	r3, #1
 800e658:	9300      	str	r3, [sp, #0]
 800e65a:	4b59      	ldr	r3, [pc, #356]	; (800e7c0 <pow+0x248>)
 800e65c:	9301      	str	r3, [sp, #4]
 800e65e:	2300      	movs	r3, #0
 800e660:	9308      	str	r3, [sp, #32]
 800e662:	f994 3000 	ldrsb.w	r3, [r4]
 800e666:	ed8d 9b02 	vstr	d9, [sp, #8]
 800e66a:	ed8d 8b04 	vstr	d8, [sp, #16]
 800e66e:	b913      	cbnz	r3, 800e676 <pow+0xfe>
 800e670:	ed8d bb06 	vstr	d11, [sp, #24]
 800e674:	e7b1      	b.n	800e5da <pow+0x62>
 800e676:	4953      	ldr	r1, [pc, #332]	; (800e7c4 <pow+0x24c>)
 800e678:	2000      	movs	r0, #0
 800e67a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e67e:	2b02      	cmp	r3, #2
 800e680:	d1ab      	bne.n	800e5da <pow+0x62>
 800e682:	f7fd fe9d 	bl	800c3c0 <__errno>
 800e686:	2321      	movs	r3, #33	; 0x21
 800e688:	6003      	str	r3, [r0, #0]
 800e68a:	e7cb      	b.n	800e624 <pow+0xac>
 800e68c:	f001 f94d 	bl	800f92a <finite>
 800e690:	4605      	mov	r5, r0
 800e692:	2800      	cmp	r0, #0
 800e694:	d164      	bne.n	800e760 <pow+0x1e8>
 800e696:	eeb0 0b49 	vmov.f64	d0, d9
 800e69a:	f001 f946 	bl	800f92a <finite>
 800e69e:	2800      	cmp	r0, #0
 800e6a0:	d05e      	beq.n	800e760 <pow+0x1e8>
 800e6a2:	eeb0 0b48 	vmov.f64	d0, d8
 800e6a6:	f001 f940 	bl	800f92a <finite>
 800e6aa:	2800      	cmp	r0, #0
 800e6ac:	d058      	beq.n	800e760 <pow+0x1e8>
 800e6ae:	eeb4 ab4a 	vcmp.f64	d10, d10
 800e6b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6b6:	f994 3000 	ldrsb.w	r3, [r4]
 800e6ba:	4a41      	ldr	r2, [pc, #260]	; (800e7c0 <pow+0x248>)
 800e6bc:	d70e      	bvc.n	800e6dc <pow+0x164>
 800e6be:	2101      	movs	r1, #1
 800e6c0:	e9cd 1200 	strd	r1, r2, [sp]
 800e6c4:	9508      	str	r5, [sp, #32]
 800e6c6:	ed8d 9b02 	vstr	d9, [sp, #8]
 800e6ca:	ed8d 8b04 	vstr	d8, [sp, #16]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d0ce      	beq.n	800e670 <pow+0xf8>
 800e6d2:	ee8b 7b0b 	vdiv.f64	d7, d11, d11
 800e6d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e6da:	e7d0      	b.n	800e67e <pow+0x106>
 800e6dc:	2103      	movs	r1, #3
 800e6de:	ed8d 8b04 	vstr	d8, [sp, #16]
 800e6e2:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800e6e6:	ee28 8b07 	vmul.f64	d8, d8, d7
 800e6ea:	e9cd 1200 	strd	r1, r2, [sp]
 800e6ee:	9508      	str	r5, [sp, #32]
 800e6f0:	ed8d 9b02 	vstr	d9, [sp, #8]
 800e6f4:	b9fb      	cbnz	r3, 800e736 <pow+0x1be>
 800e6f6:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 800e6fa:	4b33      	ldr	r3, [pc, #204]	; (800e7c8 <pow+0x250>)
 800e6fc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800e700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e704:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e708:	d54b      	bpl.n	800e7a2 <pow+0x22a>
 800e70a:	eeb0 0b48 	vmov.f64	d0, d8
 800e70e:	f001 f99b 	bl	800fa48 <rint>
 800e712:	eeb4 0b48 	vcmp.f64	d0, d8
 800e716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e71a:	d004      	beq.n	800e726 <pow+0x1ae>
 800e71c:	4b2b      	ldr	r3, [pc, #172]	; (800e7cc <pow+0x254>)
 800e71e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800e722:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e726:	f996 3000 	ldrsb.w	r3, [r6]
 800e72a:	2b02      	cmp	r3, #2
 800e72c:	d139      	bne.n	800e7a2 <pow+0x22a>
 800e72e:	f7fd fe47 	bl	800c3c0 <__errno>
 800e732:	2322      	movs	r3, #34	; 0x22
 800e734:	e7a8      	b.n	800e688 <pow+0x110>
 800e736:	4b26      	ldr	r3, [pc, #152]	; (800e7d0 <pow+0x258>)
 800e738:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 800e73c:	2200      	movs	r2, #0
 800e73e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e742:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e746:	d5ee      	bpl.n	800e726 <pow+0x1ae>
 800e748:	eeb0 0b48 	vmov.f64	d0, d8
 800e74c:	f001 f97c 	bl	800fa48 <rint>
 800e750:	eeb4 0b48 	vcmp.f64	d0, d8
 800e754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e758:	d0e5      	beq.n	800e726 <pow+0x1ae>
 800e75a:	2200      	movs	r2, #0
 800e75c:	4b19      	ldr	r3, [pc, #100]	; (800e7c4 <pow+0x24c>)
 800e75e:	e7e0      	b.n	800e722 <pow+0x1aa>
 800e760:	eeb5 ab40 	vcmp.f64	d10, #0.0
 800e764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e768:	f47f af64 	bne.w	800e634 <pow+0xbc>
 800e76c:	eeb0 0b49 	vmov.f64	d0, d9
 800e770:	f001 f8db 	bl	800f92a <finite>
 800e774:	2800      	cmp	r0, #0
 800e776:	f43f af5d 	beq.w	800e634 <pow+0xbc>
 800e77a:	eeb0 0b48 	vmov.f64	d0, d8
 800e77e:	f001 f8d4 	bl	800f92a <finite>
 800e782:	2800      	cmp	r0, #0
 800e784:	f43f af56 	beq.w	800e634 <pow+0xbc>
 800e788:	2304      	movs	r3, #4
 800e78a:	9300      	str	r3, [sp, #0]
 800e78c:	4b0c      	ldr	r3, [pc, #48]	; (800e7c0 <pow+0x248>)
 800e78e:	9301      	str	r3, [sp, #4]
 800e790:	2300      	movs	r3, #0
 800e792:	9308      	str	r3, [sp, #32]
 800e794:	ed8d 9b02 	vstr	d9, [sp, #8]
 800e798:	ed8d 8b04 	vstr	d8, [sp, #16]
 800e79c:	ed8d cb06 	vstr	d12, [sp, #24]
 800e7a0:	e7c1      	b.n	800e726 <pow+0x1ae>
 800e7a2:	4668      	mov	r0, sp
 800e7a4:	f001 f944 	bl	800fa30 <matherr>
 800e7a8:	2800      	cmp	r0, #0
 800e7aa:	f47f af3b 	bne.w	800e624 <pow+0xac>
 800e7ae:	e7be      	b.n	800e72e <pow+0x1b6>
	...
 800e7b8:	24000550 	.word	0x24000550
 800e7bc:	3ff00000 	.word	0x3ff00000
 800e7c0:	08015106 	.word	0x08015106
 800e7c4:	fff00000 	.word	0xfff00000
 800e7c8:	47efffff 	.word	0x47efffff
 800e7cc:	c7efffff 	.word	0xc7efffff
 800e7d0:	7ff00000 	.word	0x7ff00000
 800e7d4:	00000000 	.word	0x00000000

0800e7d8 <__ieee754_log10>:
 800e7d8:	b500      	push	{lr}
 800e7da:	ed2d 8b02 	vpush	{d8}
 800e7de:	b083      	sub	sp, #12
 800e7e0:	ed8d 0b00 	vstr	d0, [sp]
 800e7e4:	9a01      	ldr	r2, [sp, #4]
 800e7e6:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800e7ea:	da29      	bge.n	800e840 <__ieee754_log10+0x68>
 800e7ec:	9900      	ldr	r1, [sp, #0]
 800e7ee:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800e7f2:	430b      	orrs	r3, r1
 800e7f4:	d10a      	bne.n	800e80c <__ieee754_log10+0x34>
 800e7f6:	ed9f 6b26 	vldr	d6, [pc, #152]	; 800e890 <__ieee754_log10+0xb8>
 800e7fa:	ed9f 7b27 	vldr	d7, [pc, #156]	; 800e898 <__ieee754_log10+0xc0>
 800e7fe:	ee86 0b07 	vdiv.f64	d0, d6, d7
 800e802:	b003      	add	sp, #12
 800e804:	ecbd 8b02 	vpop	{d8}
 800e808:	f85d fb04 	ldr.w	pc, [sp], #4
 800e80c:	2a00      	cmp	r2, #0
 800e80e:	da04      	bge.n	800e81a <__ieee754_log10+0x42>
 800e810:	ed9d 7b00 	vldr	d7, [sp]
 800e814:	ee37 6b47 	vsub.f64	d6, d7, d7
 800e818:	e7ef      	b.n	800e7fa <__ieee754_log10+0x22>
 800e81a:	ed9d 6b00 	vldr	d6, [sp]
 800e81e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800e8a0 <__ieee754_log10+0xc8>
 800e822:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e826:	ed8d 7b00 	vstr	d7, [sp]
 800e82a:	9a01      	ldr	r2, [sp, #4]
 800e82c:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800e830:	4b23      	ldr	r3, [pc, #140]	; (800e8c0 <__ieee754_log10+0xe8>)
 800e832:	429a      	cmp	r2, r3
 800e834:	dd06      	ble.n	800e844 <__ieee754_log10+0x6c>
 800e836:	ed9d 7b00 	vldr	d7, [sp]
 800e83a:	ee37 0b07 	vadd.f64	d0, d7, d7
 800e83e:	e7e0      	b.n	800e802 <__ieee754_log10+0x2a>
 800e840:	2100      	movs	r1, #0
 800e842:	e7f5      	b.n	800e830 <__ieee754_log10+0x58>
 800e844:	1513      	asrs	r3, r2, #20
 800e846:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e84a:	440b      	add	r3, r1
 800e84c:	0fd8      	lsrs	r0, r3, #31
 800e84e:	4403      	add	r3, r0
 800e850:	ee07 3a90 	vmov	s15, r3
 800e854:	f3c2 0113 	ubfx	r1, r2, #0, #20
 800e858:	f5c0 707f 	rsb	r0, r0, #1020	; 0x3fc
 800e85c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e860:	3003      	adds	r0, #3
 800e862:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800e866:	ec43 2b10 	vmov	d0, r2, r3
 800e86a:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 800e86e:	f001 f9f7 	bl	800fc60 <__ieee754_log>
 800e872:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 800e8a8 <__ieee754_log10+0xd0>
 800e876:	ee20 0b07 	vmul.f64	d0, d0, d7
 800e87a:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 800e8b0 <__ieee754_log10+0xd8>
 800e87e:	eea8 0b07 	vfma.f64	d0, d8, d7
 800e882:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 800e8b8 <__ieee754_log10+0xe0>
 800e886:	eea8 0b07 	vfma.f64	d0, d8, d7
 800e88a:	e7ba      	b.n	800e802 <__ieee754_log10+0x2a>
 800e88c:	f3af 8000 	nop.w
 800e890:	00000000 	.word	0x00000000
 800e894:	c3500000 	.word	0xc3500000
	...
 800e8a4:	43500000 	.word	0x43500000
 800e8a8:	1526e50e 	.word	0x1526e50e
 800e8ac:	3fdbcb7b 	.word	0x3fdbcb7b
 800e8b0:	11f12b36 	.word	0x11f12b36
 800e8b4:	3d59fef3 	.word	0x3d59fef3
 800e8b8:	509f6000 	.word	0x509f6000
 800e8bc:	3fd34413 	.word	0x3fd34413
 800e8c0:	7fefffff 	.word	0x7fefffff
 800e8c4:	00000000 	.word	0x00000000

0800e8c8 <__ieee754_pow>:
 800e8c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8cc:	ec57 6b11 	vmov	r6, r7, d1
 800e8d0:	ed2d 8b02 	vpush	{d8}
 800e8d4:	eeb0 8b40 	vmov.f64	d8, d0
 800e8d8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800e8dc:	ea58 0306 	orrs.w	r3, r8, r6
 800e8e0:	b085      	sub	sp, #20
 800e8e2:	46b9      	mov	r9, r7
 800e8e4:	ee11 2a10 	vmov	r2, s2
 800e8e8:	f000 8306 	beq.w	800eef8 <__ieee754_pow+0x630>
 800e8ec:	ee18 aa90 	vmov	sl, s17
 800e8f0:	4bb9      	ldr	r3, [pc, #740]	; (800ebd8 <__ieee754_pow+0x310>)
 800e8f2:	f02a 4400 	bic.w	r4, sl, #2147483648	; 0x80000000
 800e8f6:	429c      	cmp	r4, r3
 800e8f8:	ee10 ba10 	vmov	fp, s0
 800e8fc:	dc0b      	bgt.n	800e916 <__ieee754_pow+0x4e>
 800e8fe:	d105      	bne.n	800e90c <__ieee754_pow+0x44>
 800e900:	f1bb 0f00 	cmp.w	fp, #0
 800e904:	d107      	bne.n	800e916 <__ieee754_pow+0x4e>
 800e906:	45a0      	cmp	r8, r4
 800e908:	dc0d      	bgt.n	800e926 <__ieee754_pow+0x5e>
 800e90a:	e001      	b.n	800e910 <__ieee754_pow+0x48>
 800e90c:	4598      	cmp	r8, r3
 800e90e:	dc02      	bgt.n	800e916 <__ieee754_pow+0x4e>
 800e910:	4598      	cmp	r8, r3
 800e912:	d110      	bne.n	800e936 <__ieee754_pow+0x6e>
 800e914:	b17a      	cbz	r2, 800e936 <__ieee754_pow+0x6e>
 800e916:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e91a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e91e:	ea54 030b 	orrs.w	r3, r4, fp
 800e922:	f000 82e9 	beq.w	800eef8 <__ieee754_pow+0x630>
 800e926:	48ad      	ldr	r0, [pc, #692]	; (800ebdc <__ieee754_pow+0x314>)
 800e928:	b005      	add	sp, #20
 800e92a:	ecbd 8b02 	vpop	{d8}
 800e92e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e932:	f001 b881 	b.w	800fa38 <nan>
 800e936:	f1ba 0f00 	cmp.w	sl, #0
 800e93a:	da4e      	bge.n	800e9da <__ieee754_pow+0x112>
 800e93c:	4ba8      	ldr	r3, [pc, #672]	; (800ebe0 <__ieee754_pow+0x318>)
 800e93e:	4598      	cmp	r8, r3
 800e940:	dc49      	bgt.n	800e9d6 <__ieee754_pow+0x10e>
 800e942:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800e946:	4598      	cmp	r8, r3
 800e948:	dd47      	ble.n	800e9da <__ieee754_pow+0x112>
 800e94a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e94e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e952:	2b14      	cmp	r3, #20
 800e954:	dd24      	ble.n	800e9a0 <__ieee754_pow+0xd8>
 800e956:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e95a:	fa22 f503 	lsr.w	r5, r2, r3
 800e95e:	fa05 f303 	lsl.w	r3, r5, r3
 800e962:	4293      	cmp	r3, r2
 800e964:	d139      	bne.n	800e9da <__ieee754_pow+0x112>
 800e966:	f005 0501 	and.w	r5, r5, #1
 800e96a:	f1c5 0502 	rsb	r5, r5, #2
 800e96e:	2a00      	cmp	r2, #0
 800e970:	d15a      	bne.n	800ea28 <__ieee754_pow+0x160>
 800e972:	4b99      	ldr	r3, [pc, #612]	; (800ebd8 <__ieee754_pow+0x310>)
 800e974:	4598      	cmp	r8, r3
 800e976:	d122      	bne.n	800e9be <__ieee754_pow+0xf6>
 800e978:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e97c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e980:	ea53 030b 	orrs.w	r3, r3, fp
 800e984:	f000 82b8 	beq.w	800eef8 <__ieee754_pow+0x630>
 800e988:	4b96      	ldr	r3, [pc, #600]	; (800ebe4 <__ieee754_pow+0x31c>)
 800e98a:	429c      	cmp	r4, r3
 800e98c:	dd27      	ble.n	800e9de <__ieee754_pow+0x116>
 800e98e:	f1b9 0f00 	cmp.w	r9, #0
 800e992:	f280 82b4 	bge.w	800eefe <__ieee754_pow+0x636>
 800e996:	ed9f 7b84 	vldr	d7, [pc, #528]	; 800eba8 <__ieee754_pow+0x2e0>
 800e99a:	ed8d 7b00 	vstr	d7, [sp]
 800e99e:	e026      	b.n	800e9ee <__ieee754_pow+0x126>
 800e9a0:	2a00      	cmp	r2, #0
 800e9a2:	d140      	bne.n	800ea26 <__ieee754_pow+0x15e>
 800e9a4:	f1c3 0314 	rsb	r3, r3, #20
 800e9a8:	fa48 f503 	asr.w	r5, r8, r3
 800e9ac:	fa05 f303 	lsl.w	r3, r5, r3
 800e9b0:	4543      	cmp	r3, r8
 800e9b2:	f040 82aa 	bne.w	800ef0a <__ieee754_pow+0x642>
 800e9b6:	f005 0501 	and.w	r5, r5, #1
 800e9ba:	f1c5 0502 	rsb	r5, r5, #2
 800e9be:	4b8a      	ldr	r3, [pc, #552]	; (800ebe8 <__ieee754_pow+0x320>)
 800e9c0:	4598      	cmp	r8, r3
 800e9c2:	d11b      	bne.n	800e9fc <__ieee754_pow+0x134>
 800e9c4:	f1b9 0f00 	cmp.w	r9, #0
 800e9c8:	f280 829c 	bge.w	800ef04 <__ieee754_pow+0x63c>
 800e9cc:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800e9d0:	ee87 7b08 	vdiv.f64	d7, d7, d8
 800e9d4:	e7e1      	b.n	800e99a <__ieee754_pow+0xd2>
 800e9d6:	2502      	movs	r5, #2
 800e9d8:	e7c9      	b.n	800e96e <__ieee754_pow+0xa6>
 800e9da:	2500      	movs	r5, #0
 800e9dc:	e7c7      	b.n	800e96e <__ieee754_pow+0xa6>
 800e9de:	f1b9 0f00 	cmp.w	r9, #0
 800e9e2:	dad8      	bge.n	800e996 <__ieee754_pow+0xce>
 800e9e4:	f087 4400 	eor.w	r4, r7, #2147483648	; 0x80000000
 800e9e8:	4633      	mov	r3, r6
 800e9ea:	e9cd 3400 	strd	r3, r4, [sp]
 800e9ee:	ed9d 0b00 	vldr	d0, [sp]
 800e9f2:	b005      	add	sp, #20
 800e9f4:	ecbd 8b02 	vpop	{d8}
 800e9f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9fc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800ea00:	d102      	bne.n	800ea08 <__ieee754_pow+0x140>
 800ea02:	ee28 7b08 	vmul.f64	d7, d8, d8
 800ea06:	e7c8      	b.n	800e99a <__ieee754_pow+0xd2>
 800ea08:	4b78      	ldr	r3, [pc, #480]	; (800ebec <__ieee754_pow+0x324>)
 800ea0a:	4599      	cmp	r9, r3
 800ea0c:	d10c      	bne.n	800ea28 <__ieee754_pow+0x160>
 800ea0e:	f1ba 0f00 	cmp.w	sl, #0
 800ea12:	db09      	blt.n	800ea28 <__ieee754_pow+0x160>
 800ea14:	eeb0 0b48 	vmov.f64	d0, d8
 800ea18:	b005      	add	sp, #20
 800ea1a:	ecbd 8b02 	vpop	{d8}
 800ea1e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea22:	f000 bc15 	b.w	800f250 <__ieee754_sqrt>
 800ea26:	2500      	movs	r5, #0
 800ea28:	eeb0 0b48 	vmov.f64	d0, d8
 800ea2c:	f000 ff74 	bl	800f918 <fabs>
 800ea30:	ed8d 0b00 	vstr	d0, [sp]
 800ea34:	f1bb 0f00 	cmp.w	fp, #0
 800ea38:	d128      	bne.n	800ea8c <__ieee754_pow+0x1c4>
 800ea3a:	b124      	cbz	r4, 800ea46 <__ieee754_pow+0x17e>
 800ea3c:	4b6a      	ldr	r3, [pc, #424]	; (800ebe8 <__ieee754_pow+0x320>)
 800ea3e:	f02a 4240 	bic.w	r2, sl, #3221225472	; 0xc0000000
 800ea42:	429a      	cmp	r2, r3
 800ea44:	d122      	bne.n	800ea8c <__ieee754_pow+0x1c4>
 800ea46:	f1b9 0f00 	cmp.w	r9, #0
 800ea4a:	da07      	bge.n	800ea5c <__ieee754_pow+0x194>
 800ea4c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800ea50:	ed9d 6b00 	vldr	d6, [sp]
 800ea54:	ee87 7b06 	vdiv.f64	d7, d7, d6
 800ea58:	ed8d 7b00 	vstr	d7, [sp]
 800ea5c:	f1ba 0f00 	cmp.w	sl, #0
 800ea60:	dac5      	bge.n	800e9ee <__ieee754_pow+0x126>
 800ea62:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ea66:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ea6a:	ea54 0305 	orrs.w	r3, r4, r5
 800ea6e:	d106      	bne.n	800ea7e <__ieee754_pow+0x1b6>
 800ea70:	ed9d 7b00 	vldr	d7, [sp]
 800ea74:	ee37 7b47 	vsub.f64	d7, d7, d7
 800ea78:	ee87 7b07 	vdiv.f64	d7, d7, d7
 800ea7c:	e78d      	b.n	800e99a <__ieee754_pow+0xd2>
 800ea7e:	2d01      	cmp	r5, #1
 800ea80:	d1b5      	bne.n	800e9ee <__ieee754_pow+0x126>
 800ea82:	ed9d 7b00 	vldr	d7, [sp]
 800ea86:	eeb1 7b47 	vneg.f64	d7, d7
 800ea8a:	e786      	b.n	800e99a <__ieee754_pow+0xd2>
 800ea8c:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800ea90:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ea94:	ea55 030a 	orrs.w	r3, r5, sl
 800ea98:	d104      	bne.n	800eaa4 <__ieee754_pow+0x1dc>
 800ea9a:	ee38 8b48 	vsub.f64	d8, d8, d8
 800ea9e:	ee88 7b08 	vdiv.f64	d7, d8, d8
 800eaa2:	e77a      	b.n	800e99a <__ieee754_pow+0xd2>
 800eaa4:	4b52      	ldr	r3, [pc, #328]	; (800ebf0 <__ieee754_pow+0x328>)
 800eaa6:	4598      	cmp	r8, r3
 800eaa8:	f340 80a8 	ble.w	800ebfc <__ieee754_pow+0x334>
 800eaac:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800eab0:	4598      	cmp	r8, r3
 800eab2:	dd0b      	ble.n	800eacc <__ieee754_pow+0x204>
 800eab4:	4b4b      	ldr	r3, [pc, #300]	; (800ebe4 <__ieee754_pow+0x31c>)
 800eab6:	429c      	cmp	r4, r3
 800eab8:	dc0e      	bgt.n	800ead8 <__ieee754_pow+0x210>
 800eaba:	f1b9 0f00 	cmp.w	r9, #0
 800eabe:	f6bf af6a 	bge.w	800e996 <__ieee754_pow+0xce>
 800eac2:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 800ebb0 <__ieee754_pow+0x2e8>
 800eac6:	ee27 7b07 	vmul.f64	d7, d7, d7
 800eaca:	e766      	b.n	800e99a <__ieee754_pow+0xd2>
 800eacc:	4b49      	ldr	r3, [pc, #292]	; (800ebf4 <__ieee754_pow+0x32c>)
 800eace:	429c      	cmp	r4, r3
 800ead0:	ddf3      	ble.n	800eaba <__ieee754_pow+0x1f2>
 800ead2:	4b45      	ldr	r3, [pc, #276]	; (800ebe8 <__ieee754_pow+0x320>)
 800ead4:	429c      	cmp	r4, r3
 800ead6:	dd03      	ble.n	800eae0 <__ieee754_pow+0x218>
 800ead8:	f1b9 0f00 	cmp.w	r9, #0
 800eadc:	dcf1      	bgt.n	800eac2 <__ieee754_pow+0x1fa>
 800eade:	e75a      	b.n	800e996 <__ieee754_pow+0xce>
 800eae0:	ed9d 7b00 	vldr	d7, [sp]
 800eae4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800eae8:	ed9f 5b33 	vldr	d5, [pc, #204]	; 800ebb8 <__ieee754_pow+0x2f0>
 800eaec:	ee37 6b46 	vsub.f64	d6, d7, d6
 800eaf0:	eeb5 7b00 	vmov.f64	d7, #80	; 0x3e800000  0.250
 800eaf4:	eeb1 3b46 	vneg.f64	d3, d6
 800eaf8:	eea3 5b07 	vfma.f64	d5, d3, d7
 800eafc:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800eb00:	eea5 7b46 	vfms.f64	d7, d5, d6
 800eb04:	ee26 5b06 	vmul.f64	d5, d6, d6
 800eb08:	ee27 5b05 	vmul.f64	d5, d7, d5
 800eb0c:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 800ebc0 <__ieee754_pow+0x2f8>
 800eb10:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800eb14:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 800ebc8 <__ieee754_pow+0x300>
 800eb18:	eea6 7b05 	vfma.f64	d7, d6, d5
 800eb1c:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 800ebd0 <__ieee754_pow+0x308>
 800eb20:	eeb0 4b47 	vmov.f64	d4, d7
 800eb24:	eea6 4b05 	vfma.f64	d4, d6, d5
 800eb28:	ec53 2b14 	vmov	r2, r3, d4
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	ec43 2b14 	vmov	d4, r2, r3
 800eb32:	eeb0 6b44 	vmov.f64	d6, d4
 800eb36:	eea3 6b05 	vfma.f64	d6, d3, d5
 800eb3a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800eb3e:	3d01      	subs	r5, #1
 800eb40:	ea55 030a 	orrs.w	r3, r5, sl
 800eb44:	f04f 0200 	mov.w	r2, #0
 800eb48:	463b      	mov	r3, r7
 800eb4a:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800eb4e:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800eb52:	ec47 6b15 	vmov	d5, r6, r7
 800eb56:	fe06 8b08 	vseleq.f64	d8, d6, d8
 800eb5a:	ec47 6b13 	vmov	d3, r6, r7
 800eb5e:	ec43 2b16 	vmov	d6, r2, r3
 800eb62:	ee27 7b03 	vmul.f64	d7, d7, d3
 800eb66:	ee35 5b46 	vsub.f64	d5, d5, d6
 800eb6a:	4b23      	ldr	r3, [pc, #140]	; (800ebf8 <__ieee754_pow+0x330>)
 800eb6c:	eea5 7b04 	vfma.f64	d7, d5, d4
 800eb70:	ee24 6b06 	vmul.f64	d6, d4, d6
 800eb74:	ee37 5b06 	vadd.f64	d5, d7, d6
 800eb78:	ee15 1a90 	vmov	r1, s11
 800eb7c:	4299      	cmp	r1, r3
 800eb7e:	ee15 2a10 	vmov	r2, s10
 800eb82:	f340 819b 	ble.w	800eebc <__ieee754_pow+0x5f4>
 800eb86:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800eb8a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800eb8e:	4313      	orrs	r3, r2
 800eb90:	f000 810a 	beq.w	800eda8 <__ieee754_pow+0x4e0>
 800eb94:	ed9f 7b06 	vldr	d7, [pc, #24]	; 800ebb0 <__ieee754_pow+0x2e8>
 800eb98:	ee28 8b07 	vmul.f64	d8, d8, d7
 800eb9c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800eba0:	e6fb      	b.n	800e99a <__ieee754_pow+0xd2>
 800eba2:	bf00      	nop
 800eba4:	f3af 8000 	nop.w
	...
 800ebb0:	8800759c 	.word	0x8800759c
 800ebb4:	7e37e43c 	.word	0x7e37e43c
 800ebb8:	55555555 	.word	0x55555555
 800ebbc:	3fd55555 	.word	0x3fd55555
 800ebc0:	652b82fe 	.word	0x652b82fe
 800ebc4:	3ff71547 	.word	0x3ff71547
 800ebc8:	f85ddf44 	.word	0xf85ddf44
 800ebcc:	3e54ae0b 	.word	0x3e54ae0b
 800ebd0:	60000000 	.word	0x60000000
 800ebd4:	3ff71547 	.word	0x3ff71547
 800ebd8:	7ff00000 	.word	0x7ff00000
 800ebdc:	08014fe9 	.word	0x08014fe9
 800ebe0:	433fffff 	.word	0x433fffff
 800ebe4:	3fefffff 	.word	0x3fefffff
 800ebe8:	3ff00000 	.word	0x3ff00000
 800ebec:	3fe00000 	.word	0x3fe00000
 800ebf0:	41e00000 	.word	0x41e00000
 800ebf4:	3feffffe 	.word	0x3feffffe
 800ebf8:	408fffff 	.word	0x408fffff
 800ebfc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800ec00:	f280 80ce 	bge.w	800eda0 <__ieee754_pow+0x4d8>
 800ec04:	ed9d 6b00 	vldr	d6, [sp]
 800ec08:	ed9f 7bc1 	vldr	d7, [pc, #772]	; 800ef10 <__ieee754_pow+0x648>
 800ec0c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ec10:	ed8d 7b00 	vstr	d7, [sp]
 800ec14:	9c01      	ldr	r4, [sp, #4]
 800ec16:	f06f 0334 	mvn.w	r3, #52	; 0x34
 800ec1a:	1521      	asrs	r1, r4, #20
 800ec1c:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800ec20:	4419      	add	r1, r3
 800ec22:	4be3      	ldr	r3, [pc, #908]	; (800efb0 <__ieee754_pow+0x6e8>)
 800ec24:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ec28:	f044 507f 	orr.w	r0, r4, #1069547520	; 0x3fc00000
 800ec2c:	429c      	cmp	r4, r3
 800ec2e:	f440 1040 	orr.w	r0, r0, #3145728	; 0x300000
 800ec32:	dd06      	ble.n	800ec42 <__ieee754_pow+0x37a>
 800ec34:	4bdf      	ldr	r3, [pc, #892]	; (800efb4 <__ieee754_pow+0x6ec>)
 800ec36:	429c      	cmp	r4, r3
 800ec38:	f340 80b4 	ble.w	800eda4 <__ieee754_pow+0x4dc>
 800ec3c:	3101      	adds	r1, #1
 800ec3e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800ec42:	2400      	movs	r4, #0
 800ec44:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec48:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	ec43 2b17 	vmov	d7, r2, r3
 800ec52:	4bd9      	ldr	r3, [pc, #868]	; (800efb8 <__ieee754_pow+0x6f0>)
 800ec54:	ea4f 0cc4 	mov.w	ip, r4, lsl #3
 800ec58:	4463      	add	r3, ip
 800ec5a:	ed93 5b00 	vldr	d5, [r3]
 800ec5e:	1040      	asrs	r0, r0, #1
 800ec60:	ee37 2b45 	vsub.f64	d2, d7, d5
 800ec64:	ee35 6b07 	vadd.f64	d6, d5, d7
 800ec68:	ee84 1b06 	vdiv.f64	d1, d4, d6
 800ec6c:	ee22 6b01 	vmul.f64	d6, d2, d1
 800ec70:	ed8d 6b00 	vstr	d6, [sp]
 800ec74:	e9dd 8900 	ldrd	r8, r9, [sp]
 800ec78:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 800ec7c:	f500 2000 	add.w	r0, r0, #524288	; 0x80000
 800ec80:	f04f 0800 	mov.w	r8, #0
 800ec84:	eb00 4384 	add.w	r3, r0, r4, lsl #18
 800ec88:	2200      	movs	r2, #0
 800ec8a:	ec49 8b14 	vmov	d4, r8, r9
 800ec8e:	ec43 2b16 	vmov	d6, r2, r3
 800ec92:	eeb1 3b44 	vneg.f64	d3, d4
 800ec96:	eea3 2b06 	vfma.f64	d2, d3, d6
 800ec9a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ec9e:	ee37 7b46 	vsub.f64	d7, d7, d6
 800eca2:	eea3 2b07 	vfma.f64	d2, d3, d7
 800eca6:	ed9d 7b00 	vldr	d7, [sp]
 800ecaa:	ee22 2b01 	vmul.f64	d2, d2, d1
 800ecae:	ee27 5b07 	vmul.f64	d5, d7, d7
 800ecb2:	ee37 6b04 	vadd.f64	d6, d7, d4
 800ecb6:	ed9f 1b98 	vldr	d1, [pc, #608]	; 800ef18 <__ieee754_pow+0x650>
 800ecba:	ee25 0b05 	vmul.f64	d0, d5, d5
 800ecbe:	ee26 6b02 	vmul.f64	d6, d6, d2
 800ecc2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 800ef20 <__ieee754_pow+0x658>
 800ecc6:	eea5 7b01 	vfma.f64	d7, d5, d1
 800ecca:	ed9f 1b97 	vldr	d1, [pc, #604]	; 800ef28 <__ieee754_pow+0x660>
 800ecce:	eea7 1b05 	vfma.f64	d1, d7, d5
 800ecd2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 800ef30 <__ieee754_pow+0x668>
 800ecd6:	eea1 7b05 	vfma.f64	d7, d1, d5
 800ecda:	ed9f 1b97 	vldr	d1, [pc, #604]	; 800ef38 <__ieee754_pow+0x670>
 800ecde:	eea7 1b05 	vfma.f64	d1, d7, d5
 800ece2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 800ef40 <__ieee754_pow+0x678>
 800ece6:	eea1 7b05 	vfma.f64	d7, d1, d5
 800ecea:	eea0 6b07 	vfma.f64	d6, d0, d7
 800ecee:	eeb0 7b08 	vmov.f64	d7, #8	; 0x40400000  3.0
 800ecf2:	eeb0 5b47 	vmov.f64	d5, d7
 800ecf6:	eea4 5b04 	vfma.f64	d5, d4, d4
 800ecfa:	ee35 5b06 	vadd.f64	d5, d5, d6
 800ecfe:	ed8d 5b02 	vstr	d5, [sp, #8]
 800ed02:	f8cd 8008 	str.w	r8, [sp, #8]
 800ed06:	ed9d 5b02 	vldr	d5, [sp, #8]
 800ed0a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ed0e:	eea3 7b04 	vfma.f64	d7, d3, d4
 800ed12:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ed16:	ed9d 6b00 	vldr	d6, [sp]
 800ed1a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ed1e:	eea2 7b05 	vfma.f64	d7, d2, d5
 800ed22:	eeb0 6b47 	vmov.f64	d6, d7
 800ed26:	eea4 6b05 	vfma.f64	d6, d4, d5
 800ed2a:	ed8d 6b00 	vstr	d6, [sp]
 800ed2e:	f8cd 8000 	str.w	r8, [sp]
 800ed32:	ed9d 2b00 	vldr	d2, [sp]
 800ed36:	eeb0 6b42 	vmov.f64	d6, d2
 800ed3a:	eea3 6b05 	vfma.f64	d6, d3, d5
 800ed3e:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ed42:	ed9f 6b81 	vldr	d6, [pc, #516]	; 800ef48 <__ieee754_pow+0x680>
 800ed46:	4b9d      	ldr	r3, [pc, #628]	; (800efbc <__ieee754_pow+0x6f4>)
 800ed48:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ed4c:	ed9f 6b80 	vldr	d6, [pc, #512]	; 800ef50 <__ieee754_pow+0x688>
 800ed50:	4463      	add	r3, ip
 800ed52:	eea2 7b06 	vfma.f64	d7, d2, d6
 800ed56:	ed93 6b00 	vldr	d6, [r3]
 800ed5a:	4b99      	ldr	r3, [pc, #612]	; (800efc0 <__ieee754_pow+0x6f8>)
 800ed5c:	ee37 6b06 	vadd.f64	d6, d7, d6
 800ed60:	449c      	add	ip, r3
 800ed62:	ed9c 1b00 	vldr	d1, [ip]
 800ed66:	eeb0 4b46 	vmov.f64	d4, d6
 800ed6a:	ed9f 3b7b 	vldr	d3, [pc, #492]	; 800ef58 <__ieee754_pow+0x690>
 800ed6e:	ee07 1a90 	vmov	s15, r1
 800ed72:	eea2 4b03 	vfma.f64	d4, d2, d3
 800ed76:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ed7a:	ee34 4b01 	vadd.f64	d4, d4, d1
 800ed7e:	ee34 5b07 	vadd.f64	d5, d4, d7
 800ed82:	ed8d 5b00 	vstr	d5, [sp]
 800ed86:	f8cd 8000 	str.w	r8, [sp]
 800ed8a:	ed9d 4b00 	vldr	d4, [sp]
 800ed8e:	ee34 7b47 	vsub.f64	d7, d4, d7
 800ed92:	ee37 7b41 	vsub.f64	d7, d7, d1
 800ed96:	eea2 7b43 	vfms.f64	d7, d2, d3
 800ed9a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ed9e:	e6ce      	b.n	800eb3e <__ieee754_pow+0x276>
 800eda0:	2300      	movs	r3, #0
 800eda2:	e73a      	b.n	800ec1a <__ieee754_pow+0x352>
 800eda4:	2401      	movs	r4, #1
 800eda6:	e74d      	b.n	800ec44 <__ieee754_pow+0x37c>
 800eda8:	ed9f 4b6d 	vldr	d4, [pc, #436]	; 800ef60 <__ieee754_pow+0x698>
 800edac:	ee35 5b46 	vsub.f64	d5, d5, d6
 800edb0:	ee37 4b04 	vadd.f64	d4, d7, d4
 800edb4:	eeb4 4bc5 	vcmpe.f64	d4, d5
 800edb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edbc:	f73f aeea 	bgt.w	800eb94 <__ieee754_pow+0x2cc>
 800edc0:	4a80      	ldr	r2, [pc, #512]	; (800efc4 <__ieee754_pow+0x6fc>)
 800edc2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800edc6:	4293      	cmp	r3, r2
 800edc8:	f340 808e 	ble.w	800eee8 <__ieee754_pow+0x620>
 800edcc:	151b      	asrs	r3, r3, #20
 800edce:	f2a3 30fe 	subw	r0, r3, #1022	; 0x3fe
 800edd2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800edd6:	4103      	asrs	r3, r0
 800edd8:	440b      	add	r3, r1
 800edda:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800edde:	487a      	ldr	r0, [pc, #488]	; (800efc8 <__ieee754_pow+0x700>)
 800ede0:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800ede4:	4110      	asrs	r0, r2
 800ede6:	ea23 0500 	bic.w	r5, r3, r0
 800edea:	f3c3 0013 	ubfx	r0, r3, #0, #20
 800edee:	2400      	movs	r4, #0
 800edf0:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 800edf4:	f1c2 0214 	rsb	r2, r2, #20
 800edf8:	ec45 4b15 	vmov	d5, r4, r5
 800edfc:	4110      	asrs	r0, r2
 800edfe:	2900      	cmp	r1, #0
 800ee00:	bfb8      	it	lt
 800ee02:	4240      	neglt	r0, r0
 800ee04:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ee08:	ee36 5b07 	vadd.f64	d5, d6, d7
 800ee0c:	ec53 2b15 	vmov	r2, r3, d5
 800ee10:	2200      	movs	r2, #0
 800ee12:	ec43 2b15 	vmov	d5, r2, r3
 800ee16:	ed9f 4b54 	vldr	d4, [pc, #336]	; 800ef68 <__ieee754_pow+0x6a0>
 800ee1a:	ee35 6b46 	vsub.f64	d6, d5, d6
 800ee1e:	ee37 6b46 	vsub.f64	d6, d7, d6
 800ee22:	ed9f 7b53 	vldr	d7, [pc, #332]	; 800ef70 <__ieee754_pow+0x6a8>
 800ee26:	ee25 7b07 	vmul.f64	d7, d5, d7
 800ee2a:	eea6 7b04 	vfma.f64	d7, d6, d4
 800ee2e:	ed9f 6b52 	vldr	d6, [pc, #328]	; 800ef78 <__ieee754_pow+0x6b0>
 800ee32:	eeb0 4b47 	vmov.f64	d4, d7
 800ee36:	eea5 4b06 	vfma.f64	d4, d5, d6
 800ee3a:	eeb0 3b44 	vmov.f64	d3, d4
 800ee3e:	eea5 3b46 	vfms.f64	d3, d5, d6
 800ee42:	ed9f 5b4f 	vldr	d5, [pc, #316]	; 800ef80 <__ieee754_pow+0x6b8>
 800ee46:	ee37 7b43 	vsub.f64	d7, d7, d3
 800ee4a:	ee24 6b04 	vmul.f64	d6, d4, d4
 800ee4e:	ed9f 3b4e 	vldr	d3, [pc, #312]	; 800ef88 <__ieee754_pow+0x6c0>
 800ee52:	eea4 7b07 	vfma.f64	d7, d4, d7
 800ee56:	eea6 3b05 	vfma.f64	d3, d6, d5
 800ee5a:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 800ef90 <__ieee754_pow+0x6c8>
 800ee5e:	eea3 5b06 	vfma.f64	d5, d3, d6
 800ee62:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 800ef98 <__ieee754_pow+0x6d0>
 800ee66:	eea5 3b06 	vfma.f64	d3, d5, d6
 800ee6a:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 800efa0 <__ieee754_pow+0x6d8>
 800ee6e:	eea3 5b06 	vfma.f64	d5, d3, d6
 800ee72:	eeb0 3b44 	vmov.f64	d3, d4
 800ee76:	eea5 3b46 	vfms.f64	d3, d5, d6
 800ee7a:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800ee7e:	eeb0 6b43 	vmov.f64	d6, d3
 800ee82:	ee24 3b03 	vmul.f64	d3, d4, d3
 800ee86:	ee36 5b45 	vsub.f64	d5, d6, d5
 800ee8a:	ee83 6b05 	vdiv.f64	d6, d3, d5
 800ee8e:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ee92:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800ee96:	ee37 7b44 	vsub.f64	d7, d7, d4
 800ee9a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ee9e:	ed8d 7b00 	vstr	d7, [sp]
 800eea2:	9901      	ldr	r1, [sp, #4]
 800eea4:	eb01 5100 	add.w	r1, r1, r0, lsl #20
 800eea8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800eeac:	da1e      	bge.n	800eeec <__ieee754_pow+0x624>
 800eeae:	eeb0 0b47 	vmov.f64	d0, d7
 800eeb2:	f000 fe55 	bl	800fb60 <scalbn>
 800eeb6:	ee20 7b08 	vmul.f64	d7, d0, d8
 800eeba:	e56e      	b.n	800e99a <__ieee754_pow+0xd2>
 800eebc:	4b43      	ldr	r3, [pc, #268]	; (800efcc <__ieee754_pow+0x704>)
 800eebe:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 800eec2:	4298      	cmp	r0, r3
 800eec4:	f77f af7c 	ble.w	800edc0 <__ieee754_pow+0x4f8>
 800eec8:	4b41      	ldr	r3, [pc, #260]	; (800efd0 <__ieee754_pow+0x708>)
 800eeca:	440b      	add	r3, r1
 800eecc:	4313      	orrs	r3, r2
 800eece:	d002      	beq.n	800eed6 <__ieee754_pow+0x60e>
 800eed0:	ed9f 7b35 	vldr	d7, [pc, #212]	; 800efa8 <__ieee754_pow+0x6e0>
 800eed4:	e660      	b.n	800eb98 <__ieee754_pow+0x2d0>
 800eed6:	ee35 5b46 	vsub.f64	d5, d5, d6
 800eeda:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800eede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eee2:	f6ff af6d 	blt.w	800edc0 <__ieee754_pow+0x4f8>
 800eee6:	e7f3      	b.n	800eed0 <__ieee754_pow+0x608>
 800eee8:	2000      	movs	r0, #0
 800eeea:	e78d      	b.n	800ee08 <__ieee754_pow+0x540>
 800eeec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eef0:	460b      	mov	r3, r1
 800eef2:	ec43 2b10 	vmov	d0, r2, r3
 800eef6:	e7de      	b.n	800eeb6 <__ieee754_pow+0x5ee>
 800eef8:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800eefc:	e54d      	b.n	800e99a <__ieee754_pow+0xd2>
 800eefe:	e9cd 6700 	strd	r6, r7, [sp]
 800ef02:	e574      	b.n	800e9ee <__ieee754_pow+0x126>
 800ef04:	ed8d 8b00 	vstr	d8, [sp]
 800ef08:	e571      	b.n	800e9ee <__ieee754_pow+0x126>
 800ef0a:	4615      	mov	r5, r2
 800ef0c:	e557      	b.n	800e9be <__ieee754_pow+0xf6>
 800ef0e:	bf00      	nop
 800ef10:	00000000 	.word	0x00000000
 800ef14:	43400000 	.word	0x43400000
 800ef18:	4a454eef 	.word	0x4a454eef
 800ef1c:	3fca7e28 	.word	0x3fca7e28
 800ef20:	93c9db65 	.word	0x93c9db65
 800ef24:	3fcd864a 	.word	0x3fcd864a
 800ef28:	a91d4101 	.word	0xa91d4101
 800ef2c:	3fd17460 	.word	0x3fd17460
 800ef30:	518f264d 	.word	0x518f264d
 800ef34:	3fd55555 	.word	0x3fd55555
 800ef38:	db6fabff 	.word	0xdb6fabff
 800ef3c:	3fdb6db6 	.word	0x3fdb6db6
 800ef40:	33333303 	.word	0x33333303
 800ef44:	3fe33333 	.word	0x3fe33333
 800ef48:	dc3a03fd 	.word	0xdc3a03fd
 800ef4c:	3feec709 	.word	0x3feec709
 800ef50:	145b01f5 	.word	0x145b01f5
 800ef54:	be3e2fe0 	.word	0xbe3e2fe0
 800ef58:	e0000000 	.word	0xe0000000
 800ef5c:	3feec709 	.word	0x3feec709
 800ef60:	652b82fe 	.word	0x652b82fe
 800ef64:	3c971547 	.word	0x3c971547
 800ef68:	fefa39ef 	.word	0xfefa39ef
 800ef6c:	3fe62e42 	.word	0x3fe62e42
 800ef70:	0ca86c39 	.word	0x0ca86c39
 800ef74:	be205c61 	.word	0xbe205c61
 800ef78:	00000000 	.word	0x00000000
 800ef7c:	3fe62e43 	.word	0x3fe62e43
 800ef80:	72bea4d0 	.word	0x72bea4d0
 800ef84:	3e663769 	.word	0x3e663769
 800ef88:	c5d26bf1 	.word	0xc5d26bf1
 800ef8c:	bebbbd41 	.word	0xbebbbd41
 800ef90:	af25de2c 	.word	0xaf25de2c
 800ef94:	3f11566a 	.word	0x3f11566a
 800ef98:	16bebd93 	.word	0x16bebd93
 800ef9c:	bf66c16c 	.word	0xbf66c16c
 800efa0:	5555553e 	.word	0x5555553e
 800efa4:	3fc55555 	.word	0x3fc55555
 800efa8:	c2f8f359 	.word	0xc2f8f359
 800efac:	01a56e1f 	.word	0x01a56e1f
 800efb0:	0003988e 	.word	0x0003988e
 800efb4:	000bb679 	.word	0x000bb679
 800efb8:	08015110 	.word	0x08015110
 800efbc:	08015130 	.word	0x08015130
 800efc0:	08015120 	.word	0x08015120
 800efc4:	3fe00000 	.word	0x3fe00000
 800efc8:	000fffff 	.word	0x000fffff
 800efcc:	4090cbff 	.word	0x4090cbff
 800efd0:	3f6f3400 	.word	0x3f6f3400
 800efd4:	00000000 	.word	0x00000000

0800efd8 <__ieee754_rem_pio2>:
 800efd8:	b570      	push	{r4, r5, r6, lr}
 800efda:	eeb0 7b40 	vmov.f64	d7, d0
 800efde:	ee17 5a90 	vmov	r5, s15
 800efe2:	4b95      	ldr	r3, [pc, #596]	; (800f238 <__ieee754_rem_pio2+0x260>)
 800efe4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800efe8:	429e      	cmp	r6, r3
 800efea:	b088      	sub	sp, #32
 800efec:	4604      	mov	r4, r0
 800efee:	dc07      	bgt.n	800f000 <__ieee754_rem_pio2+0x28>
 800eff0:	2200      	movs	r2, #0
 800eff2:	2300      	movs	r3, #0
 800eff4:	ed84 0b00 	vstr	d0, [r4]
 800eff8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800effc:	2000      	movs	r0, #0
 800effe:	e01b      	b.n	800f038 <__ieee754_rem_pio2+0x60>
 800f000:	4b8e      	ldr	r3, [pc, #568]	; (800f23c <__ieee754_rem_pio2+0x264>)
 800f002:	429e      	cmp	r6, r3
 800f004:	dc3b      	bgt.n	800f07e <__ieee754_rem_pio2+0xa6>
 800f006:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 800f00a:	2d00      	cmp	r5, #0
 800f00c:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 800f1f8 <__ieee754_rem_pio2+0x220>
 800f010:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 800f014:	dd19      	ble.n	800f04a <__ieee754_rem_pio2+0x72>
 800f016:	ee30 7b46 	vsub.f64	d7, d0, d6
 800f01a:	429e      	cmp	r6, r3
 800f01c:	d00e      	beq.n	800f03c <__ieee754_rem_pio2+0x64>
 800f01e:	ed9f 6b78 	vldr	d6, [pc, #480]	; 800f200 <__ieee754_rem_pio2+0x228>
 800f022:	ee37 5b46 	vsub.f64	d5, d7, d6
 800f026:	ee37 7b45 	vsub.f64	d7, d7, d5
 800f02a:	ed84 5b00 	vstr	d5, [r4]
 800f02e:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f032:	ed84 7b02 	vstr	d7, [r4, #8]
 800f036:	2001      	movs	r0, #1
 800f038:	b008      	add	sp, #32
 800f03a:	bd70      	pop	{r4, r5, r6, pc}
 800f03c:	ed9f 6b72 	vldr	d6, [pc, #456]	; 800f208 <__ieee754_rem_pio2+0x230>
 800f040:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f044:	ed9f 6b72 	vldr	d6, [pc, #456]	; 800f210 <__ieee754_rem_pio2+0x238>
 800f048:	e7eb      	b.n	800f022 <__ieee754_rem_pio2+0x4a>
 800f04a:	429e      	cmp	r6, r3
 800f04c:	ee30 7b06 	vadd.f64	d7, d0, d6
 800f050:	d00e      	beq.n	800f070 <__ieee754_rem_pio2+0x98>
 800f052:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 800f200 <__ieee754_rem_pio2+0x228>
 800f056:	ee37 5b06 	vadd.f64	d5, d7, d6
 800f05a:	ee37 7b45 	vsub.f64	d7, d7, d5
 800f05e:	ed84 5b00 	vstr	d5, [r4]
 800f062:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f066:	f04f 30ff 	mov.w	r0, #4294967295
 800f06a:	ed84 7b02 	vstr	d7, [r4, #8]
 800f06e:	e7e3      	b.n	800f038 <__ieee754_rem_pio2+0x60>
 800f070:	ed9f 6b65 	vldr	d6, [pc, #404]	; 800f208 <__ieee754_rem_pio2+0x230>
 800f074:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f078:	ed9f 6b65 	vldr	d6, [pc, #404]	; 800f210 <__ieee754_rem_pio2+0x238>
 800f07c:	e7eb      	b.n	800f056 <__ieee754_rem_pio2+0x7e>
 800f07e:	4b70      	ldr	r3, [pc, #448]	; (800f240 <__ieee754_rem_pio2+0x268>)
 800f080:	429e      	cmp	r6, r3
 800f082:	dc6c      	bgt.n	800f15e <__ieee754_rem_pio2+0x186>
 800f084:	f000 fc48 	bl	800f918 <fabs>
 800f088:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800f08c:	ed9f 6b62 	vldr	d6, [pc, #392]	; 800f218 <__ieee754_rem_pio2+0x240>
 800f090:	eea0 7b06 	vfma.f64	d7, d0, d6
 800f094:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800f098:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800f09c:	ee17 0a90 	vmov	r0, s15
 800f0a0:	eeb1 5b44 	vneg.f64	d5, d4
 800f0a4:	ed9f 7b54 	vldr	d7, [pc, #336]	; 800f1f8 <__ieee754_rem_pio2+0x220>
 800f0a8:	eea5 0b07 	vfma.f64	d0, d5, d7
 800f0ac:	ed9f 7b54 	vldr	d7, [pc, #336]	; 800f200 <__ieee754_rem_pio2+0x228>
 800f0b0:	281f      	cmp	r0, #31
 800f0b2:	ee24 7b07 	vmul.f64	d7, d4, d7
 800f0b6:	ee30 6b47 	vsub.f64	d6, d0, d7
 800f0ba:	dc08      	bgt.n	800f0ce <__ieee754_rem_pio2+0xf6>
 800f0bc:	1e42      	subs	r2, r0, #1
 800f0be:	4b61      	ldr	r3, [pc, #388]	; (800f244 <__ieee754_rem_pio2+0x26c>)
 800f0c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f0c4:	42b3      	cmp	r3, r6
 800f0c6:	d002      	beq.n	800f0ce <__ieee754_rem_pio2+0xf6>
 800f0c8:	ed84 6b00 	vstr	d6, [r4]
 800f0cc:	e022      	b.n	800f114 <__ieee754_rem_pio2+0x13c>
 800f0ce:	ee16 3a90 	vmov	r3, s13
 800f0d2:	1536      	asrs	r6, r6, #20
 800f0d4:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800f0d8:	1af3      	subs	r3, r6, r3
 800f0da:	2b10      	cmp	r3, #16
 800f0dc:	ddf4      	ble.n	800f0c8 <__ieee754_rem_pio2+0xf0>
 800f0de:	eeb0 6b40 	vmov.f64	d6, d0
 800f0e2:	ed9f 3b49 	vldr	d3, [pc, #292]	; 800f208 <__ieee754_rem_pio2+0x230>
 800f0e6:	eea5 6b03 	vfma.f64	d6, d5, d3
 800f0ea:	ee30 7b46 	vsub.f64	d7, d0, d6
 800f0ee:	eea5 7b03 	vfma.f64	d7, d5, d3
 800f0f2:	ed9f 3b47 	vldr	d3, [pc, #284]	; 800f210 <__ieee754_rem_pio2+0x238>
 800f0f6:	ee94 7b03 	vfnms.f64	d7, d4, d3
 800f0fa:	ee36 3b47 	vsub.f64	d3, d6, d7
 800f0fe:	ee13 3a90 	vmov	r3, s7
 800f102:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800f106:	1af6      	subs	r6, r6, r3
 800f108:	2e31      	cmp	r6, #49	; 0x31
 800f10a:	dc17      	bgt.n	800f13c <__ieee754_rem_pio2+0x164>
 800f10c:	eeb0 0b46 	vmov.f64	d0, d6
 800f110:	ed84 3b00 	vstr	d3, [r4]
 800f114:	ed94 6b00 	vldr	d6, [r4]
 800f118:	2d00      	cmp	r5, #0
 800f11a:	ee30 0b46 	vsub.f64	d0, d0, d6
 800f11e:	ee30 7b47 	vsub.f64	d7, d0, d7
 800f122:	ed84 7b02 	vstr	d7, [r4, #8]
 800f126:	da87      	bge.n	800f038 <__ieee754_rem_pio2+0x60>
 800f128:	eeb1 6b46 	vneg.f64	d6, d6
 800f12c:	ed84 6b00 	vstr	d6, [r4]
 800f130:	eeb1 7b47 	vneg.f64	d7, d7
 800f134:	4240      	negs	r0, r0
 800f136:	ed84 7b02 	vstr	d7, [r4, #8]
 800f13a:	e77d      	b.n	800f038 <__ieee754_rem_pio2+0x60>
 800f13c:	ed9f 3b38 	vldr	d3, [pc, #224]	; 800f220 <__ieee754_rem_pio2+0x248>
 800f140:	eeb0 0b46 	vmov.f64	d0, d6
 800f144:	eea5 0b03 	vfma.f64	d0, d5, d3
 800f148:	ee36 7b40 	vsub.f64	d7, d6, d0
 800f14c:	ed9f 6b36 	vldr	d6, [pc, #216]	; 800f228 <__ieee754_rem_pio2+0x250>
 800f150:	eea5 7b03 	vfma.f64	d7, d5, d3
 800f154:	ee94 7b06 	vfnms.f64	d7, d4, d6
 800f158:	ee30 6b47 	vsub.f64	d6, d0, d7
 800f15c:	e7b4      	b.n	800f0c8 <__ieee754_rem_pio2+0xf0>
 800f15e:	4b3a      	ldr	r3, [pc, #232]	; (800f248 <__ieee754_rem_pio2+0x270>)
 800f160:	429e      	cmp	r6, r3
 800f162:	dd06      	ble.n	800f172 <__ieee754_rem_pio2+0x19a>
 800f164:	ee30 7b40 	vsub.f64	d7, d0, d0
 800f168:	ed80 7b02 	vstr	d7, [r0, #8]
 800f16c:	ed80 7b00 	vstr	d7, [r0]
 800f170:	e744      	b.n	800effc <__ieee754_rem_pio2+0x24>
 800f172:	1532      	asrs	r2, r6, #20
 800f174:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 800f178:	ee10 0a10 	vmov	r0, s0
 800f17c:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 800f180:	ec41 0b17 	vmov	d7, r0, r1
 800f184:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800f188:	ed9f 5b29 	vldr	d5, [pc, #164]	; 800f230 <__ieee754_rem_pio2+0x258>
 800f18c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800f190:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f194:	ed8d 6b02 	vstr	d6, [sp, #8]
 800f198:	ee27 7b05 	vmul.f64	d7, d7, d5
 800f19c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800f1a0:	a908      	add	r1, sp, #32
 800f1a2:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800f1a6:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f1aa:	ed8d 6b04 	vstr	d6, [sp, #16]
 800f1ae:	ee27 7b05 	vmul.f64	d7, d7, d5
 800f1b2:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f1b6:	2303      	movs	r3, #3
 800f1b8:	ed31 7b02 	vldmdb	r1!, {d7}
 800f1bc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f1c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1c4:	f103 30ff 	add.w	r0, r3, #4294967295
 800f1c8:	d013      	beq.n	800f1f2 <__ieee754_rem_pio2+0x21a>
 800f1ca:	4920      	ldr	r1, [pc, #128]	; (800f24c <__ieee754_rem_pio2+0x274>)
 800f1cc:	9101      	str	r1, [sp, #4]
 800f1ce:	2102      	movs	r1, #2
 800f1d0:	9100      	str	r1, [sp, #0]
 800f1d2:	a802      	add	r0, sp, #8
 800f1d4:	4621      	mov	r1, r4
 800f1d6:	f000 f8ab 	bl	800f330 <__kernel_rem_pio2>
 800f1da:	2d00      	cmp	r5, #0
 800f1dc:	f6bf af2c 	bge.w	800f038 <__ieee754_rem_pio2+0x60>
 800f1e0:	ed94 7b00 	vldr	d7, [r4]
 800f1e4:	eeb1 7b47 	vneg.f64	d7, d7
 800f1e8:	ed84 7b00 	vstr	d7, [r4]
 800f1ec:	ed94 7b02 	vldr	d7, [r4, #8]
 800f1f0:	e79e      	b.n	800f130 <__ieee754_rem_pio2+0x158>
 800f1f2:	4603      	mov	r3, r0
 800f1f4:	e7e0      	b.n	800f1b8 <__ieee754_rem_pio2+0x1e0>
 800f1f6:	bf00      	nop
 800f1f8:	54400000 	.word	0x54400000
 800f1fc:	3ff921fb 	.word	0x3ff921fb
 800f200:	1a626331 	.word	0x1a626331
 800f204:	3dd0b461 	.word	0x3dd0b461
 800f208:	1a600000 	.word	0x1a600000
 800f20c:	3dd0b461 	.word	0x3dd0b461
 800f210:	2e037073 	.word	0x2e037073
 800f214:	3ba3198a 	.word	0x3ba3198a
 800f218:	6dc9c883 	.word	0x6dc9c883
 800f21c:	3fe45f30 	.word	0x3fe45f30
 800f220:	2e000000 	.word	0x2e000000
 800f224:	3ba3198a 	.word	0x3ba3198a
 800f228:	252049c1 	.word	0x252049c1
 800f22c:	397b839a 	.word	0x397b839a
 800f230:	00000000 	.word	0x00000000
 800f234:	41700000 	.word	0x41700000
 800f238:	3fe921fb 	.word	0x3fe921fb
 800f23c:	4002d97b 	.word	0x4002d97b
 800f240:	413921fb 	.word	0x413921fb
 800f244:	08015140 	.word	0x08015140
 800f248:	7fefffff 	.word	0x7fefffff
 800f24c:	080151c0 	.word	0x080151c0

0800f250 <__ieee754_sqrt>:
 800f250:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800f254:	4770      	bx	lr
	...

0800f258 <__kernel_cos>:
 800f258:	ee10 1a90 	vmov	r1, s1
 800f25c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800f260:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f264:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 800f268:	da05      	bge.n	800f276 <__kernel_cos+0x1e>
 800f26a:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 800f26e:	ee16 3a90 	vmov	r3, s13
 800f272:	2b00      	cmp	r3, #0
 800f274:	d03d      	beq.n	800f2f2 <__kernel_cos+0x9a>
 800f276:	ee20 4b00 	vmul.f64	d4, d0, d0
 800f27a:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800f27e:	ed9f 3b1e 	vldr	d3, [pc, #120]	; 800f2f8 <__kernel_cos+0xa0>
 800f282:	ee21 1b40 	vnmul.f64	d1, d1, d0
 800f286:	ee24 6b06 	vmul.f64	d6, d4, d6
 800f28a:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 800f300 <__kernel_cos+0xa8>
 800f28e:	eea4 5b03 	vfma.f64	d5, d4, d3
 800f292:	ed9f 3b1d 	vldr	d3, [pc, #116]	; 800f308 <__kernel_cos+0xb0>
 800f296:	eea5 3b04 	vfma.f64	d3, d5, d4
 800f29a:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 800f310 <__kernel_cos+0xb8>
 800f29e:	eea3 5b04 	vfma.f64	d5, d3, d4
 800f2a2:	ed9f 3b1d 	vldr	d3, [pc, #116]	; 800f318 <__kernel_cos+0xc0>
 800f2a6:	4b20      	ldr	r3, [pc, #128]	; (800f328 <__kernel_cos+0xd0>)
 800f2a8:	eea5 3b04 	vfma.f64	d3, d5, d4
 800f2ac:	ed9f 5b1c 	vldr	d5, [pc, #112]	; 800f320 <__kernel_cos+0xc8>
 800f2b0:	4299      	cmp	r1, r3
 800f2b2:	eea3 5b04 	vfma.f64	d5, d3, d4
 800f2b6:	ee25 5b04 	vmul.f64	d5, d5, d4
 800f2ba:	eea4 1b05 	vfma.f64	d1, d4, d5
 800f2be:	dc04      	bgt.n	800f2ca <__kernel_cos+0x72>
 800f2c0:	ee36 6b41 	vsub.f64	d6, d6, d1
 800f2c4:	ee37 0b46 	vsub.f64	d0, d7, d6
 800f2c8:	4770      	bx	lr
 800f2ca:	4b18      	ldr	r3, [pc, #96]	; (800f32c <__kernel_cos+0xd4>)
 800f2cc:	4299      	cmp	r1, r3
 800f2ce:	dc0d      	bgt.n	800f2ec <__kernel_cos+0x94>
 800f2d0:	2200      	movs	r2, #0
 800f2d2:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 800f2d6:	ec43 2b15 	vmov	d5, r2, r3
 800f2da:	ee37 0b45 	vsub.f64	d0, d7, d5
 800f2de:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f2e2:	ee36 6b41 	vsub.f64	d6, d6, d1
 800f2e6:	ee30 0b46 	vsub.f64	d0, d0, d6
 800f2ea:	4770      	bx	lr
 800f2ec:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 800f2f0:	e7f3      	b.n	800f2da <__kernel_cos+0x82>
 800f2f2:	eeb0 0b47 	vmov.f64	d0, d7
 800f2f6:	4770      	bx	lr
 800f2f8:	be8838d4 	.word	0xbe8838d4
 800f2fc:	bda8fae9 	.word	0xbda8fae9
 800f300:	bdb4b1c4 	.word	0xbdb4b1c4
 800f304:	3e21ee9e 	.word	0x3e21ee9e
 800f308:	809c52ad 	.word	0x809c52ad
 800f30c:	be927e4f 	.word	0xbe927e4f
 800f310:	19cb1590 	.word	0x19cb1590
 800f314:	3efa01a0 	.word	0x3efa01a0
 800f318:	16c15177 	.word	0x16c15177
 800f31c:	bf56c16c 	.word	0xbf56c16c
 800f320:	5555554c 	.word	0x5555554c
 800f324:	3fa55555 	.word	0x3fa55555
 800f328:	3fd33332 	.word	0x3fd33332
 800f32c:	3fe90000 	.word	0x3fe90000

0800f330 <__kernel_rem_pio2>:
 800f330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f334:	ed2d 8b06 	vpush	{d8-d10}
 800f338:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 800f33c:	469b      	mov	fp, r3
 800f33e:	460e      	mov	r6, r1
 800f340:	4bc7      	ldr	r3, [pc, #796]	; (800f660 <__kernel_rem_pio2+0x330>)
 800f342:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800f344:	9002      	str	r0, [sp, #8]
 800f346:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800f34a:	98a3      	ldr	r0, [sp, #652]	; 0x28c
 800f34c:	1ed1      	subs	r1, r2, #3
 800f34e:	2318      	movs	r3, #24
 800f350:	f06f 0417 	mvn.w	r4, #23
 800f354:	fb91 f1f3 	sdiv	r1, r1, r3
 800f358:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800f35c:	f10b 3aff 	add.w	sl, fp, #4294967295
 800f360:	fb01 4404 	mla	r4, r1, r4, r4
 800f364:	ed9f 6bb8 	vldr	d6, [pc, #736]	; 800f648 <__kernel_rem_pio2+0x318>
 800f368:	4414      	add	r4, r2
 800f36a:	eba1 050a 	sub.w	r5, r1, sl
 800f36e:	aa1a      	add	r2, sp, #104	; 0x68
 800f370:	eb09 070a 	add.w	r7, r9, sl
 800f374:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800f378:	4696      	mov	lr, r2
 800f37a:	2300      	movs	r3, #0
 800f37c:	42bb      	cmp	r3, r7
 800f37e:	dd0f      	ble.n	800f3a0 <__kernel_rem_pio2+0x70>
 800f380:	af6a      	add	r7, sp, #424	; 0x1a8
 800f382:	2200      	movs	r2, #0
 800f384:	454a      	cmp	r2, r9
 800f386:	dc28      	bgt.n	800f3da <__kernel_rem_pio2+0xaa>
 800f388:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800f38c:	eb0b 0302 	add.w	r3, fp, r2
 800f390:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
 800f394:	9d02      	ldr	r5, [sp, #8]
 800f396:	ed9f 7bac 	vldr	d7, [pc, #688]	; 800f648 <__kernel_rem_pio2+0x318>
 800f39a:	f04f 0c00 	mov.w	ip, #0
 800f39e:	e016      	b.n	800f3ce <__kernel_rem_pio2+0x9e>
 800f3a0:	42dd      	cmn	r5, r3
 800f3a2:	d409      	bmi.n	800f3b8 <__kernel_rem_pio2+0x88>
 800f3a4:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 800f3a8:	ee07 2a90 	vmov	s15, r2
 800f3ac:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f3b0:	ecae 7b02 	vstmia	lr!, {d7}
 800f3b4:	3301      	adds	r3, #1
 800f3b6:	e7e1      	b.n	800f37c <__kernel_rem_pio2+0x4c>
 800f3b8:	eeb0 7b46 	vmov.f64	d7, d6
 800f3bc:	e7f8      	b.n	800f3b0 <__kernel_rem_pio2+0x80>
 800f3be:	ecb5 5b02 	vldmia	r5!, {d5}
 800f3c2:	ed33 6b02 	vldmdb	r3!, {d6}
 800f3c6:	f10c 0c01 	add.w	ip, ip, #1
 800f3ca:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f3ce:	45d4      	cmp	ip, sl
 800f3d0:	ddf5      	ble.n	800f3be <__kernel_rem_pio2+0x8e>
 800f3d2:	eca7 7b02 	vstmia	r7!, {d7}
 800f3d6:	3201      	adds	r2, #1
 800f3d8:	e7d4      	b.n	800f384 <__kernel_rem_pio2+0x54>
 800f3da:	ab06      	add	r3, sp, #24
 800f3dc:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800f3e0:	ed9f 9b9b 	vldr	d9, [pc, #620]	; 800f650 <__kernel_rem_pio2+0x320>
 800f3e4:	ed9f ab9c 	vldr	d10, [pc, #624]	; 800f658 <__kernel_rem_pio2+0x328>
 800f3e8:	9304      	str	r3, [sp, #16]
 800f3ea:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800f3ee:	9303      	str	r3, [sp, #12]
 800f3f0:	464d      	mov	r5, r9
 800f3f2:	ab92      	add	r3, sp, #584	; 0x248
 800f3f4:	f105 5700 	add.w	r7, r5, #536870912	; 0x20000000
 800f3f8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f3fc:	3f01      	subs	r7, #1
 800f3fe:	ed13 0b28 	vldr	d0, [r3, #-160]	; 0xffffff60
 800f402:	00ff      	lsls	r7, r7, #3
 800f404:	ab92      	add	r3, sp, #584	; 0x248
 800f406:	19da      	adds	r2, r3, r7
 800f408:	3a98      	subs	r2, #152	; 0x98
 800f40a:	2300      	movs	r3, #0
 800f40c:	1ae9      	subs	r1, r5, r3
 800f40e:	2900      	cmp	r1, #0
 800f410:	dc4e      	bgt.n	800f4b0 <__kernel_rem_pio2+0x180>
 800f412:	4620      	mov	r0, r4
 800f414:	f000 fba4 	bl	800fb60 <scalbn>
 800f418:	eeb0 8b40 	vmov.f64	d8, d0
 800f41c:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 800f420:	ee28 0b00 	vmul.f64	d0, d8, d0
 800f424:	f000 fa8c 	bl	800f940 <floor>
 800f428:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 800f42c:	eea0 8b47 	vfms.f64	d8, d0, d7
 800f430:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800f434:	2c00      	cmp	r4, #0
 800f436:	edcd 7a01 	vstr	s15, [sp, #4]
 800f43a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f43e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800f442:	dd4a      	ble.n	800f4da <__kernel_rem_pio2+0x1aa>
 800f444:	1e69      	subs	r1, r5, #1
 800f446:	ab06      	add	r3, sp, #24
 800f448:	f1c4 0018 	rsb	r0, r4, #24
 800f44c:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800f450:	9a01      	ldr	r2, [sp, #4]
 800f452:	fa4c f300 	asr.w	r3, ip, r0
 800f456:	441a      	add	r2, r3
 800f458:	4083      	lsls	r3, r0
 800f45a:	9201      	str	r2, [sp, #4]
 800f45c:	ebac 0203 	sub.w	r2, ip, r3
 800f460:	ab06      	add	r3, sp, #24
 800f462:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800f466:	f1c4 0317 	rsb	r3, r4, #23
 800f46a:	fa42 f803 	asr.w	r8, r2, r3
 800f46e:	f1b8 0f00 	cmp.w	r8, #0
 800f472:	dd43      	ble.n	800f4fc <__kernel_rem_pio2+0x1cc>
 800f474:	9b01      	ldr	r3, [sp, #4]
 800f476:	2000      	movs	r0, #0
 800f478:	3301      	adds	r3, #1
 800f47a:	9301      	str	r3, [sp, #4]
 800f47c:	4601      	mov	r1, r0
 800f47e:	f06f 4c7f 	mvn.w	ip, #4278190080	; 0xff000000
 800f482:	4285      	cmp	r5, r0
 800f484:	dc6e      	bgt.n	800f564 <__kernel_rem_pio2+0x234>
 800f486:	2c00      	cmp	r4, #0
 800f488:	dd04      	ble.n	800f494 <__kernel_rem_pio2+0x164>
 800f48a:	2c01      	cmp	r4, #1
 800f48c:	d07f      	beq.n	800f58e <__kernel_rem_pio2+0x25e>
 800f48e:	2c02      	cmp	r4, #2
 800f490:	f000 8087 	beq.w	800f5a2 <__kernel_rem_pio2+0x272>
 800f494:	f1b8 0f02 	cmp.w	r8, #2
 800f498:	d130      	bne.n	800f4fc <__kernel_rem_pio2+0x1cc>
 800f49a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800f49e:	ee30 8b48 	vsub.f64	d8, d0, d8
 800f4a2:	b359      	cbz	r1, 800f4fc <__kernel_rem_pio2+0x1cc>
 800f4a4:	4620      	mov	r0, r4
 800f4a6:	f000 fb5b 	bl	800fb60 <scalbn>
 800f4aa:	ee38 8b40 	vsub.f64	d8, d8, d0
 800f4ae:	e025      	b.n	800f4fc <__kernel_rem_pio2+0x1cc>
 800f4b0:	ee20 7b09 	vmul.f64	d7, d0, d9
 800f4b4:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800f4b8:	a806      	add	r0, sp, #24
 800f4ba:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800f4be:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800f4c2:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800f4c6:	ee10 1a10 	vmov	r1, s0
 800f4ca:	ed32 0b02 	vldmdb	r2!, {d0}
 800f4ce:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800f4d2:	ee37 0b00 	vadd.f64	d0, d7, d0
 800f4d6:	3301      	adds	r3, #1
 800f4d8:	e798      	b.n	800f40c <__kernel_rem_pio2+0xdc>
 800f4da:	d106      	bne.n	800f4ea <__kernel_rem_pio2+0x1ba>
 800f4dc:	1e6b      	subs	r3, r5, #1
 800f4de:	aa06      	add	r2, sp, #24
 800f4e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f4e4:	ea4f 58e2 	mov.w	r8, r2, asr #23
 800f4e8:	e7c1      	b.n	800f46e <__kernel_rem_pio2+0x13e>
 800f4ea:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800f4ee:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f4f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4f6:	da32      	bge.n	800f55e <__kernel_rem_pio2+0x22e>
 800f4f8:	f04f 0800 	mov.w	r8, #0
 800f4fc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f504:	f040 80b0 	bne.w	800f668 <__kernel_rem_pio2+0x338>
 800f508:	1e6b      	subs	r3, r5, #1
 800f50a:	4618      	mov	r0, r3
 800f50c:	2200      	movs	r2, #0
 800f50e:	4548      	cmp	r0, r9
 800f510:	da4e      	bge.n	800f5b0 <__kernel_rem_pio2+0x280>
 800f512:	2a00      	cmp	r2, #0
 800f514:	f000 8088 	beq.w	800f628 <__kernel_rem_pio2+0x2f8>
 800f518:	aa06      	add	r2, sp, #24
 800f51a:	3c18      	subs	r4, #24
 800f51c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800f520:	2900      	cmp	r1, #0
 800f522:	f000 808e 	beq.w	800f642 <__kernel_rem_pio2+0x312>
 800f526:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800f52a:	4620      	mov	r0, r4
 800f52c:	9302      	str	r3, [sp, #8]
 800f52e:	f000 fb17 	bl	800fb60 <scalbn>
 800f532:	9b02      	ldr	r3, [sp, #8]
 800f534:	aa6a      	add	r2, sp, #424	; 0x1a8
 800f536:	00d9      	lsls	r1, r3, #3
 800f538:	ed9f 6b45 	vldr	d6, [pc, #276]	; 800f650 <__kernel_rem_pio2+0x320>
 800f53c:	1850      	adds	r0, r2, r1
 800f53e:	f100 0508 	add.w	r5, r0, #8
 800f542:	461c      	mov	r4, r3
 800f544:	2c00      	cmp	r4, #0
 800f546:	f280 80bd 	bge.w	800f6c4 <__kernel_rem_pio2+0x394>
 800f54a:	2500      	movs	r5, #0
 800f54c:	1b5c      	subs	r4, r3, r5
 800f54e:	2c00      	cmp	r4, #0
 800f550:	f2c0 80dd 	blt.w	800f70e <__kernel_rem_pio2+0x3de>
 800f554:	4f43      	ldr	r7, [pc, #268]	; (800f664 <__kernel_rem_pio2+0x334>)
 800f556:	ed9f 7b3c 	vldr	d7, [pc, #240]	; 800f648 <__kernel_rem_pio2+0x318>
 800f55a:	2400      	movs	r4, #0
 800f55c:	e0cb      	b.n	800f6f6 <__kernel_rem_pio2+0x3c6>
 800f55e:	f04f 0802 	mov.w	r8, #2
 800f562:	e787      	b.n	800f474 <__kernel_rem_pio2+0x144>
 800f564:	ab06      	add	r3, sp, #24
 800f566:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800f56a:	b949      	cbnz	r1, 800f580 <__kernel_rem_pio2+0x250>
 800f56c:	b12b      	cbz	r3, 800f57a <__kernel_rem_pio2+0x24a>
 800f56e:	aa06      	add	r2, sp, #24
 800f570:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f574:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800f578:	2301      	movs	r3, #1
 800f57a:	3001      	adds	r0, #1
 800f57c:	4619      	mov	r1, r3
 800f57e:	e780      	b.n	800f482 <__kernel_rem_pio2+0x152>
 800f580:	aa06      	add	r2, sp, #24
 800f582:	ebac 0303 	sub.w	r3, ip, r3
 800f586:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800f58a:	460b      	mov	r3, r1
 800f58c:	e7f5      	b.n	800f57a <__kernel_rem_pio2+0x24a>
 800f58e:	1e68      	subs	r0, r5, #1
 800f590:	ab06      	add	r3, sp, #24
 800f592:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800f596:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f59a:	aa06      	add	r2, sp, #24
 800f59c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800f5a0:	e778      	b.n	800f494 <__kernel_rem_pio2+0x164>
 800f5a2:	1e68      	subs	r0, r5, #1
 800f5a4:	ab06      	add	r3, sp, #24
 800f5a6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800f5aa:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f5ae:	e7f4      	b.n	800f59a <__kernel_rem_pio2+0x26a>
 800f5b0:	a906      	add	r1, sp, #24
 800f5b2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800f5b6:	3801      	subs	r0, #1
 800f5b8:	430a      	orrs	r2, r1
 800f5ba:	e7a8      	b.n	800f50e <__kernel_rem_pio2+0x1de>
 800f5bc:	f10c 0c01 	add.w	ip, ip, #1
 800f5c0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800f5c4:	2a00      	cmp	r2, #0
 800f5c6:	d0f9      	beq.n	800f5bc <__kernel_rem_pio2+0x28c>
 800f5c8:	eb0b 0305 	add.w	r3, fp, r5
 800f5cc:	aa1a      	add	r2, sp, #104	; 0x68
 800f5ce:	00db      	lsls	r3, r3, #3
 800f5d0:	1898      	adds	r0, r3, r2
 800f5d2:	3008      	adds	r0, #8
 800f5d4:	1c69      	adds	r1, r5, #1
 800f5d6:	3708      	adds	r7, #8
 800f5d8:	2200      	movs	r2, #0
 800f5da:	4465      	add	r5, ip
 800f5dc:	9005      	str	r0, [sp, #20]
 800f5de:	428d      	cmp	r5, r1
 800f5e0:	f6ff af07 	blt.w	800f3f2 <__kernel_rem_pio2+0xc2>
 800f5e4:	a81a      	add	r0, sp, #104	; 0x68
 800f5e6:	eb02 0c03 	add.w	ip, r2, r3
 800f5ea:	4484      	add	ip, r0
 800f5ec:	9803      	ldr	r0, [sp, #12]
 800f5ee:	f8dd e008 	ldr.w	lr, [sp, #8]
 800f5f2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800f5f6:	9001      	str	r0, [sp, #4]
 800f5f8:	ee07 0a90 	vmov	s15, r0
 800f5fc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f600:	9805      	ldr	r0, [sp, #20]
 800f602:	ed8c 7b00 	vstr	d7, [ip]
 800f606:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800f648 <__kernel_rem_pio2+0x318>
 800f60a:	eb00 0802 	add.w	r8, r0, r2
 800f60e:	f04f 0c00 	mov.w	ip, #0
 800f612:	45d4      	cmp	ip, sl
 800f614:	dd0c      	ble.n	800f630 <__kernel_rem_pio2+0x300>
 800f616:	eb02 0c07 	add.w	ip, r2, r7
 800f61a:	a86a      	add	r0, sp, #424	; 0x1a8
 800f61c:	4484      	add	ip, r0
 800f61e:	ed8c 7b02 	vstr	d7, [ip, #8]
 800f622:	3101      	adds	r1, #1
 800f624:	3208      	adds	r2, #8
 800f626:	e7da      	b.n	800f5de <__kernel_rem_pio2+0x2ae>
 800f628:	9b04      	ldr	r3, [sp, #16]
 800f62a:	f04f 0c01 	mov.w	ip, #1
 800f62e:	e7c7      	b.n	800f5c0 <__kernel_rem_pio2+0x290>
 800f630:	ecbe 5b02 	vldmia	lr!, {d5}
 800f634:	ed38 6b02 	vldmdb	r8!, {d6}
 800f638:	f10c 0c01 	add.w	ip, ip, #1
 800f63c:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f640:	e7e7      	b.n	800f612 <__kernel_rem_pio2+0x2e2>
 800f642:	3b01      	subs	r3, #1
 800f644:	e768      	b.n	800f518 <__kernel_rem_pio2+0x1e8>
 800f646:	bf00      	nop
	...
 800f654:	3e700000 	.word	0x3e700000
 800f658:	00000000 	.word	0x00000000
 800f65c:	41700000 	.word	0x41700000
 800f660:	08015308 	.word	0x08015308
 800f664:	080152c8 	.word	0x080152c8
 800f668:	4260      	negs	r0, r4
 800f66a:	eeb0 0b48 	vmov.f64	d0, d8
 800f66e:	f000 fa77 	bl	800fb60 <scalbn>
 800f672:	ed9f 6b77 	vldr	d6, [pc, #476]	; 800f850 <__kernel_rem_pio2+0x520>
 800f676:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800f67a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f67e:	db18      	blt.n	800f6b2 <__kernel_rem_pio2+0x382>
 800f680:	ed9f 7b75 	vldr	d7, [pc, #468]	; 800f858 <__kernel_rem_pio2+0x528>
 800f684:	ee20 7b07 	vmul.f64	d7, d0, d7
 800f688:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800f68c:	aa06      	add	r2, sp, #24
 800f68e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800f692:	eea5 0b46 	vfms.f64	d0, d5, d6
 800f696:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800f69a:	a906      	add	r1, sp, #24
 800f69c:	ee10 3a10 	vmov	r3, s0
 800f6a0:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800f6a4:	1c6b      	adds	r3, r5, #1
 800f6a6:	ee17 2a10 	vmov	r2, s14
 800f6aa:	3418      	adds	r4, #24
 800f6ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800f6b0:	e739      	b.n	800f526 <__kernel_rem_pio2+0x1f6>
 800f6b2:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800f6b6:	aa06      	add	r2, sp, #24
 800f6b8:	ee10 3a10 	vmov	r3, s0
 800f6bc:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800f6c0:	462b      	mov	r3, r5
 800f6c2:	e730      	b.n	800f526 <__kernel_rem_pio2+0x1f6>
 800f6c4:	aa06      	add	r2, sp, #24
 800f6c6:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800f6ca:	9202      	str	r2, [sp, #8]
 800f6cc:	ee07 2a90 	vmov	s15, r2
 800f6d0:	3c01      	subs	r4, #1
 800f6d2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f6d6:	ee27 7b00 	vmul.f64	d7, d7, d0
 800f6da:	ee20 0b06 	vmul.f64	d0, d0, d6
 800f6de:	ed25 7b02 	vstmdb	r5!, {d7}
 800f6e2:	e72f      	b.n	800f544 <__kernel_rem_pio2+0x214>
 800f6e4:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
 800f6e8:	ecb7 5b02 	vldmia	r7!, {d5}
 800f6ec:	ed9c 6b00 	vldr	d6, [ip]
 800f6f0:	3401      	adds	r4, #1
 800f6f2:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f6f6:	454c      	cmp	r4, r9
 800f6f8:	dc01      	bgt.n	800f6fe <__kernel_rem_pio2+0x3ce>
 800f6fa:	42a5      	cmp	r5, r4
 800f6fc:	daf2      	bge.n	800f6e4 <__kernel_rem_pio2+0x3b4>
 800f6fe:	aa42      	add	r2, sp, #264	; 0x108
 800f700:	eb02 04c5 	add.w	r4, r2, r5, lsl #3
 800f704:	ed84 7b00 	vstr	d7, [r4]
 800f708:	3501      	adds	r5, #1
 800f70a:	3808      	subs	r0, #8
 800f70c:	e71e      	b.n	800f54c <__kernel_rem_pio2+0x21c>
 800f70e:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800f710:	2a03      	cmp	r2, #3
 800f712:	d84e      	bhi.n	800f7b2 <__kernel_rem_pio2+0x482>
 800f714:	e8df f002 	tbb	[pc, r2]
 800f718:	021f1f3e 	.word	0x021f1f3e
 800f71c:	3108      	adds	r1, #8
 800f71e:	aa42      	add	r2, sp, #264	; 0x108
 800f720:	4411      	add	r1, r2
 800f722:	4608      	mov	r0, r1
 800f724:	461c      	mov	r4, r3
 800f726:	2c00      	cmp	r4, #0
 800f728:	dc61      	bgt.n	800f7ee <__kernel_rem_pio2+0x4be>
 800f72a:	4608      	mov	r0, r1
 800f72c:	461c      	mov	r4, r3
 800f72e:	2c01      	cmp	r4, #1
 800f730:	dc6d      	bgt.n	800f80e <__kernel_rem_pio2+0x4de>
 800f732:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800f860 <__kernel_rem_pio2+0x530>
 800f736:	2b01      	cmp	r3, #1
 800f738:	dc79      	bgt.n	800f82e <__kernel_rem_pio2+0x4fe>
 800f73a:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 800f73e:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 800f742:	f1b8 0f00 	cmp.w	r8, #0
 800f746:	d178      	bne.n	800f83a <__kernel_rem_pio2+0x50a>
 800f748:	ed86 5b00 	vstr	d5, [r6]
 800f74c:	ed86 6b02 	vstr	d6, [r6, #8]
 800f750:	ed86 7b04 	vstr	d7, [r6, #16]
 800f754:	e02d      	b.n	800f7b2 <__kernel_rem_pio2+0x482>
 800f756:	ed9f 6b42 	vldr	d6, [pc, #264]	; 800f860 <__kernel_rem_pio2+0x530>
 800f75a:	3108      	adds	r1, #8
 800f75c:	aa42      	add	r2, sp, #264	; 0x108
 800f75e:	4411      	add	r1, r2
 800f760:	4618      	mov	r0, r3
 800f762:	2800      	cmp	r0, #0
 800f764:	da34      	bge.n	800f7d0 <__kernel_rem_pio2+0x4a0>
 800f766:	f1b8 0f00 	cmp.w	r8, #0
 800f76a:	d037      	beq.n	800f7dc <__kernel_rem_pio2+0x4ac>
 800f76c:	eeb1 7b46 	vneg.f64	d7, d6
 800f770:	ed86 7b00 	vstr	d7, [r6]
 800f774:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 800f778:	a844      	add	r0, sp, #272	; 0x110
 800f77a:	2101      	movs	r1, #1
 800f77c:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f780:	428b      	cmp	r3, r1
 800f782:	da2e      	bge.n	800f7e2 <__kernel_rem_pio2+0x4b2>
 800f784:	f1b8 0f00 	cmp.w	r8, #0
 800f788:	d001      	beq.n	800f78e <__kernel_rem_pio2+0x45e>
 800f78a:	eeb1 7b47 	vneg.f64	d7, d7
 800f78e:	ed86 7b02 	vstr	d7, [r6, #8]
 800f792:	e00e      	b.n	800f7b2 <__kernel_rem_pio2+0x482>
 800f794:	aa92      	add	r2, sp, #584	; 0x248
 800f796:	ed9f 7b32 	vldr	d7, [pc, #200]	; 800f860 <__kernel_rem_pio2+0x530>
 800f79a:	4411      	add	r1, r2
 800f79c:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	da0f      	bge.n	800f7c4 <__kernel_rem_pio2+0x494>
 800f7a4:	f1b8 0f00 	cmp.w	r8, #0
 800f7a8:	d001      	beq.n	800f7ae <__kernel_rem_pio2+0x47e>
 800f7aa:	eeb1 7b47 	vneg.f64	d7, d7
 800f7ae:	ed86 7b00 	vstr	d7, [r6]
 800f7b2:	9b01      	ldr	r3, [sp, #4]
 800f7b4:	f003 0007 	and.w	r0, r3, #7
 800f7b8:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 800f7bc:	ecbd 8b06 	vpop	{d8-d10}
 800f7c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7c4:	ed31 6b02 	vldmdb	r1!, {d6}
 800f7c8:	3b01      	subs	r3, #1
 800f7ca:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f7ce:	e7e7      	b.n	800f7a0 <__kernel_rem_pio2+0x470>
 800f7d0:	ed31 7b02 	vldmdb	r1!, {d7}
 800f7d4:	3801      	subs	r0, #1
 800f7d6:	ee36 6b07 	vadd.f64	d6, d6, d7
 800f7da:	e7c2      	b.n	800f762 <__kernel_rem_pio2+0x432>
 800f7dc:	eeb0 7b46 	vmov.f64	d7, d6
 800f7e0:	e7c6      	b.n	800f770 <__kernel_rem_pio2+0x440>
 800f7e2:	ecb0 6b02 	vldmia	r0!, {d6}
 800f7e6:	3101      	adds	r1, #1
 800f7e8:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f7ec:	e7c8      	b.n	800f780 <__kernel_rem_pio2+0x450>
 800f7ee:	ed10 7b04 	vldr	d7, [r0, #-16]
 800f7f2:	ed30 5b02 	vldmdb	r0!, {d5}
 800f7f6:	3c01      	subs	r4, #1
 800f7f8:	ee37 6b05 	vadd.f64	d6, d7, d5
 800f7fc:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f800:	ed00 6b02 	vstr	d6, [r0, #-8]
 800f804:	ee37 7b05 	vadd.f64	d7, d7, d5
 800f808:	ed80 7b00 	vstr	d7, [r0]
 800f80c:	e78b      	b.n	800f726 <__kernel_rem_pio2+0x3f6>
 800f80e:	ed10 7b04 	vldr	d7, [r0, #-16]
 800f812:	ed30 5b02 	vldmdb	r0!, {d5}
 800f816:	3c01      	subs	r4, #1
 800f818:	ee37 6b05 	vadd.f64	d6, d7, d5
 800f81c:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f820:	ed00 6b02 	vstr	d6, [r0, #-8]
 800f824:	ee37 7b05 	vadd.f64	d7, d7, d5
 800f828:	ed80 7b00 	vstr	d7, [r0]
 800f82c:	e77f      	b.n	800f72e <__kernel_rem_pio2+0x3fe>
 800f82e:	ed31 6b02 	vldmdb	r1!, {d6}
 800f832:	3b01      	subs	r3, #1
 800f834:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f838:	e77d      	b.n	800f736 <__kernel_rem_pio2+0x406>
 800f83a:	eeb1 5b45 	vneg.f64	d5, d5
 800f83e:	eeb1 6b46 	vneg.f64	d6, d6
 800f842:	ed86 5b00 	vstr	d5, [r6]
 800f846:	eeb1 7b47 	vneg.f64	d7, d7
 800f84a:	ed86 6b02 	vstr	d6, [r6, #8]
 800f84e:	e77f      	b.n	800f750 <__kernel_rem_pio2+0x420>
 800f850:	00000000 	.word	0x00000000
 800f854:	41700000 	.word	0x41700000
 800f858:	00000000 	.word	0x00000000
 800f85c:	3e700000 	.word	0x3e700000
	...

0800f868 <__kernel_sin>:
 800f868:	ee10 3a90 	vmov	r3, s1
 800f86c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f870:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800f874:	da04      	bge.n	800f880 <__kernel_sin+0x18>
 800f876:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800f87a:	ee17 3a90 	vmov	r3, s15
 800f87e:	b35b      	cbz	r3, 800f8d8 <__kernel_sin+0x70>
 800f880:	ee20 6b00 	vmul.f64	d6, d0, d0
 800f884:	ee20 5b06 	vmul.f64	d5, d0, d6
 800f888:	ed9f 7b15 	vldr	d7, [pc, #84]	; 800f8e0 <__kernel_sin+0x78>
 800f88c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800f8e8 <__kernel_sin+0x80>
 800f890:	eea6 4b07 	vfma.f64	d4, d6, d7
 800f894:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800f8f0 <__kernel_sin+0x88>
 800f898:	eea4 7b06 	vfma.f64	d7, d4, d6
 800f89c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800f8f8 <__kernel_sin+0x90>
 800f8a0:	eea7 4b06 	vfma.f64	d4, d7, d6
 800f8a4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800f900 <__kernel_sin+0x98>
 800f8a8:	eea4 7b06 	vfma.f64	d7, d4, d6
 800f8ac:	b930      	cbnz	r0, 800f8bc <__kernel_sin+0x54>
 800f8ae:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800f908 <__kernel_sin+0xa0>
 800f8b2:	eea6 4b07 	vfma.f64	d4, d6, d7
 800f8b6:	eea4 0b05 	vfma.f64	d0, d4, d5
 800f8ba:	4770      	bx	lr
 800f8bc:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800f8c0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 800f8c4:	eea1 7b04 	vfma.f64	d7, d1, d4
 800f8c8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 800f8cc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800f910 <__kernel_sin+0xa8>
 800f8d0:	eea5 1b07 	vfma.f64	d1, d5, d7
 800f8d4:	ee30 0b41 	vsub.f64	d0, d0, d1
 800f8d8:	4770      	bx	lr
 800f8da:	bf00      	nop
 800f8dc:	f3af 8000 	nop.w
 800f8e0:	5acfd57c 	.word	0x5acfd57c
 800f8e4:	3de5d93a 	.word	0x3de5d93a
 800f8e8:	8a2b9ceb 	.word	0x8a2b9ceb
 800f8ec:	be5ae5e6 	.word	0xbe5ae5e6
 800f8f0:	57b1fe7d 	.word	0x57b1fe7d
 800f8f4:	3ec71de3 	.word	0x3ec71de3
 800f8f8:	19c161d5 	.word	0x19c161d5
 800f8fc:	bf2a01a0 	.word	0xbf2a01a0
 800f900:	1110f8a6 	.word	0x1110f8a6
 800f904:	3f811111 	.word	0x3f811111
 800f908:	55555549 	.word	0x55555549
 800f90c:	bfc55555 	.word	0xbfc55555
 800f910:	55555549 	.word	0x55555549
 800f914:	3fc55555 	.word	0x3fc55555

0800f918 <fabs>:
 800f918:	ec51 0b10 	vmov	r0, r1, d0
 800f91c:	ee10 2a10 	vmov	r2, s0
 800f920:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f924:	ec43 2b10 	vmov	d0, r2, r3
 800f928:	4770      	bx	lr

0800f92a <finite>:
 800f92a:	ee10 3a90 	vmov	r3, s1
 800f92e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800f932:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f936:	0fc0      	lsrs	r0, r0, #31
 800f938:	4770      	bx	lr
 800f93a:	0000      	movs	r0, r0
 800f93c:	0000      	movs	r0, r0
	...

0800f940 <floor>:
 800f940:	ee10 1a90 	vmov	r1, s1
 800f944:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f948:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800f94c:	2b13      	cmp	r3, #19
 800f94e:	b530      	push	{r4, r5, lr}
 800f950:	ee10 0a10 	vmov	r0, s0
 800f954:	ee10 5a10 	vmov	r5, s0
 800f958:	dc33      	bgt.n	800f9c2 <floor+0x82>
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	da17      	bge.n	800f98e <floor+0x4e>
 800f95e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 800fa20 <floor+0xe0>
 800f962:	ee30 0b07 	vadd.f64	d0, d0, d7
 800f966:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f96a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f96e:	dd09      	ble.n	800f984 <floor+0x44>
 800f970:	2900      	cmp	r1, #0
 800f972:	da50      	bge.n	800fa16 <floor+0xd6>
 800f974:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f978:	4a2b      	ldr	r2, [pc, #172]	; (800fa28 <floor+0xe8>)
 800f97a:	4303      	orrs	r3, r0
 800f97c:	2000      	movs	r0, #0
 800f97e:	4283      	cmp	r3, r0
 800f980:	bf18      	it	ne
 800f982:	4611      	movne	r1, r2
 800f984:	460b      	mov	r3, r1
 800f986:	4602      	mov	r2, r0
 800f988:	ec43 2b10 	vmov	d0, r2, r3
 800f98c:	e020      	b.n	800f9d0 <floor+0x90>
 800f98e:	4a27      	ldr	r2, [pc, #156]	; (800fa2c <floor+0xec>)
 800f990:	411a      	asrs	r2, r3
 800f992:	ea01 0402 	and.w	r4, r1, r2
 800f996:	4304      	orrs	r4, r0
 800f998:	d01a      	beq.n	800f9d0 <floor+0x90>
 800f99a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800fa20 <floor+0xe0>
 800f99e:	ee30 0b07 	vadd.f64	d0, d0, d7
 800f9a2:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f9a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9aa:	ddeb      	ble.n	800f984 <floor+0x44>
 800f9ac:	2900      	cmp	r1, #0
 800f9ae:	bfbe      	ittt	lt
 800f9b0:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 800f9b4:	fa40 f303 	asrlt.w	r3, r0, r3
 800f9b8:	18c9      	addlt	r1, r1, r3
 800f9ba:	ea21 0102 	bic.w	r1, r1, r2
 800f9be:	2000      	movs	r0, #0
 800f9c0:	e7e0      	b.n	800f984 <floor+0x44>
 800f9c2:	2b33      	cmp	r3, #51	; 0x33
 800f9c4:	dd05      	ble.n	800f9d2 <floor+0x92>
 800f9c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f9ca:	d101      	bne.n	800f9d0 <floor+0x90>
 800f9cc:	ee30 0b00 	vadd.f64	d0, d0, d0
 800f9d0:	bd30      	pop	{r4, r5, pc}
 800f9d2:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 800f9d6:	f04f 32ff 	mov.w	r2, #4294967295
 800f9da:	40e2      	lsrs	r2, r4
 800f9dc:	4202      	tst	r2, r0
 800f9de:	d0f7      	beq.n	800f9d0 <floor+0x90>
 800f9e0:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 800fa20 <floor+0xe0>
 800f9e4:	ee30 0b07 	vadd.f64	d0, d0, d7
 800f9e8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f9ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9f0:	ddc8      	ble.n	800f984 <floor+0x44>
 800f9f2:	2900      	cmp	r1, #0
 800f9f4:	da02      	bge.n	800f9fc <floor+0xbc>
 800f9f6:	2b14      	cmp	r3, #20
 800f9f8:	d103      	bne.n	800fa02 <floor+0xc2>
 800f9fa:	3101      	adds	r1, #1
 800f9fc:	ea20 0002 	bic.w	r0, r0, r2
 800fa00:	e7c0      	b.n	800f984 <floor+0x44>
 800fa02:	2401      	movs	r4, #1
 800fa04:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800fa08:	fa04 f303 	lsl.w	r3, r4, r3
 800fa0c:	4418      	add	r0, r3
 800fa0e:	42a8      	cmp	r0, r5
 800fa10:	bf38      	it	cc
 800fa12:	1909      	addcc	r1, r1, r4
 800fa14:	e7f2      	b.n	800f9fc <floor+0xbc>
 800fa16:	2000      	movs	r0, #0
 800fa18:	4601      	mov	r1, r0
 800fa1a:	e7b3      	b.n	800f984 <floor+0x44>
 800fa1c:	f3af 8000 	nop.w
 800fa20:	8800759c 	.word	0x8800759c
 800fa24:	7e37e43c 	.word	0x7e37e43c
 800fa28:	bff00000 	.word	0xbff00000
 800fa2c:	000fffff 	.word	0x000fffff

0800fa30 <matherr>:
 800fa30:	2000      	movs	r0, #0
 800fa32:	4770      	bx	lr
 800fa34:	0000      	movs	r0, r0
	...

0800fa38 <nan>:
 800fa38:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fa40 <nan+0x8>
 800fa3c:	4770      	bx	lr
 800fa3e:	bf00      	nop
 800fa40:	00000000 	.word	0x00000000
 800fa44:	7ff80000 	.word	0x7ff80000

0800fa48 <rint>:
 800fa48:	b530      	push	{r4, r5, lr}
 800fa4a:	b085      	sub	sp, #20
 800fa4c:	ed8d 0b00 	vstr	d0, [sp]
 800fa50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa54:	f3c3 510a 	ubfx	r1, r3, #20, #11
 800fa58:	f2a1 30ff 	subw	r0, r1, #1023	; 0x3ff
 800fa5c:	2813      	cmp	r0, #19
 800fa5e:	ea4f 74d3 	mov.w	r4, r3, lsr #31
 800fa62:	dc5a      	bgt.n	800fb1a <rint+0xd2>
 800fa64:	2800      	cmp	r0, #0
 800fa66:	da2f      	bge.n	800fac8 <rint+0x80>
 800fa68:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fa6c:	4311      	orrs	r1, r2
 800fa6e:	d027      	beq.n	800fac0 <rint+0x78>
 800fa70:	f3c3 0513 	ubfx	r5, r3, #0, #20
 800fa74:	4315      	orrs	r5, r2
 800fa76:	426a      	negs	r2, r5
 800fa78:	432a      	orrs	r2, r5
 800fa7a:	0b12      	lsrs	r2, r2, #12
 800fa7c:	0c5b      	lsrs	r3, r3, #17
 800fa7e:	045b      	lsls	r3, r3, #17
 800fa80:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800fa84:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa88:	ea42 0103 	orr.w	r1, r2, r3
 800fa8c:	4b31      	ldr	r3, [pc, #196]	; (800fb54 <rint+0x10c>)
 800fa8e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fa92:	ed93 6b00 	vldr	d6, [r3]
 800fa96:	ec41 0b17 	vmov	d7, r0, r1
 800fa9a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800fa9e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800faa2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800faa6:	ee37 7b46 	vsub.f64	d7, d7, d6
 800faaa:	ed8d 7b00 	vstr	d7, [sp]
 800faae:	9b01      	ldr	r3, [sp, #4]
 800fab0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fab4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fab8:	ea43 71c4 	orr.w	r1, r3, r4, lsl #31
 800fabc:	e9cd 0100 	strd	r0, r1, [sp]
 800fac0:	ed9d 0b00 	vldr	d0, [sp]
 800fac4:	b005      	add	sp, #20
 800fac6:	bd30      	pop	{r4, r5, pc}
 800fac8:	4923      	ldr	r1, [pc, #140]	; (800fb58 <rint+0x110>)
 800faca:	4101      	asrs	r1, r0
 800facc:	ea03 0501 	and.w	r5, r3, r1
 800fad0:	4315      	orrs	r5, r2
 800fad2:	d0f5      	beq.n	800fac0 <rint+0x78>
 800fad4:	0849      	lsrs	r1, r1, #1
 800fad6:	ea03 0501 	and.w	r5, r3, r1
 800fada:	432a      	orrs	r2, r5
 800fadc:	d00b      	beq.n	800faf6 <rint+0xae>
 800fade:	ea23 0101 	bic.w	r1, r3, r1
 800fae2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800fae6:	2813      	cmp	r0, #19
 800fae8:	fa43 f300 	asr.w	r3, r3, r0
 800faec:	bf0c      	ite	eq
 800faee:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 800faf2:	2200      	movne	r2, #0
 800faf4:	430b      	orrs	r3, r1
 800faf6:	4619      	mov	r1, r3
 800faf8:	4b16      	ldr	r3, [pc, #88]	; (800fb54 <rint+0x10c>)
 800fafa:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800fafe:	ed94 6b00 	vldr	d6, [r4]
 800fb02:	4610      	mov	r0, r2
 800fb04:	ec41 0b17 	vmov	d7, r0, r1
 800fb08:	ee36 7b07 	vadd.f64	d7, d6, d7
 800fb0c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fb10:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fb14:	ee37 7b46 	vsub.f64	d7, d7, d6
 800fb18:	e008      	b.n	800fb2c <rint+0xe4>
 800fb1a:	2833      	cmp	r0, #51	; 0x33
 800fb1c:	dd09      	ble.n	800fb32 <rint+0xea>
 800fb1e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800fb22:	d1cd      	bne.n	800fac0 <rint+0x78>
 800fb24:	ed9d 7b00 	vldr	d7, [sp]
 800fb28:	ee37 7b07 	vadd.f64	d7, d7, d7
 800fb2c:	ed8d 7b00 	vstr	d7, [sp]
 800fb30:	e7c6      	b.n	800fac0 <rint+0x78>
 800fb32:	f2a1 4013 	subw	r0, r1, #1043	; 0x413
 800fb36:	f04f 31ff 	mov.w	r1, #4294967295
 800fb3a:	40c1      	lsrs	r1, r0
 800fb3c:	420a      	tst	r2, r1
 800fb3e:	d0bf      	beq.n	800fac0 <rint+0x78>
 800fb40:	0849      	lsrs	r1, r1, #1
 800fb42:	420a      	tst	r2, r1
 800fb44:	bf1f      	itttt	ne
 800fb46:	ea22 0101 	bicne.w	r1, r2, r1
 800fb4a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 800fb4e:	4102      	asrne	r2, r0
 800fb50:	430a      	orrne	r2, r1
 800fb52:	e7d0      	b.n	800faf6 <rint+0xae>
 800fb54:	08015318 	.word	0x08015318
 800fb58:	000fffff 	.word	0x000fffff
 800fb5c:	00000000 	.word	0x00000000

0800fb60 <scalbn>:
 800fb60:	b500      	push	{lr}
 800fb62:	ed2d 8b02 	vpush	{d8}
 800fb66:	b083      	sub	sp, #12
 800fb68:	ed8d 0b00 	vstr	d0, [sp]
 800fb6c:	9b01      	ldr	r3, [sp, #4]
 800fb6e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800fb72:	b9a2      	cbnz	r2, 800fb9e <scalbn+0x3e>
 800fb74:	9a00      	ldr	r2, [sp, #0]
 800fb76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fb7a:	4313      	orrs	r3, r2
 800fb7c:	d03a      	beq.n	800fbf4 <scalbn+0x94>
 800fb7e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800fc38 <scalbn+0xd8>
 800fb82:	4b35      	ldr	r3, [pc, #212]	; (800fc58 <scalbn+0xf8>)
 800fb84:	ee20 7b07 	vmul.f64	d7, d0, d7
 800fb88:	4298      	cmp	r0, r3
 800fb8a:	ed8d 7b00 	vstr	d7, [sp]
 800fb8e:	da11      	bge.n	800fbb4 <scalbn+0x54>
 800fb90:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 800fc40 <scalbn+0xe0>
 800fb94:	ed9d 6b00 	vldr	d6, [sp]
 800fb98:	ee27 7b06 	vmul.f64	d7, d7, d6
 800fb9c:	e007      	b.n	800fbae <scalbn+0x4e>
 800fb9e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800fba2:	428a      	cmp	r2, r1
 800fba4:	d10a      	bne.n	800fbbc <scalbn+0x5c>
 800fba6:	ed9d 7b00 	vldr	d7, [sp]
 800fbaa:	ee37 7b07 	vadd.f64	d7, d7, d7
 800fbae:	ed8d 7b00 	vstr	d7, [sp]
 800fbb2:	e01f      	b.n	800fbf4 <scalbn+0x94>
 800fbb4:	9b01      	ldr	r3, [sp, #4]
 800fbb6:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800fbba:	3a36      	subs	r2, #54	; 0x36
 800fbbc:	4402      	add	r2, r0
 800fbbe:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800fbc2:	428a      	cmp	r2, r1
 800fbc4:	dd0a      	ble.n	800fbdc <scalbn+0x7c>
 800fbc6:	ed9f 8b20 	vldr	d8, [pc, #128]	; 800fc48 <scalbn+0xe8>
 800fbca:	eeb0 0b48 	vmov.f64	d0, d8
 800fbce:	ed9d 1b00 	vldr	d1, [sp]
 800fbd2:	f000 f95f 	bl	800fe94 <copysign>
 800fbd6:	ee20 7b08 	vmul.f64	d7, d0, d8
 800fbda:	e7e8      	b.n	800fbae <scalbn+0x4e>
 800fbdc:	2a00      	cmp	r2, #0
 800fbde:	dd10      	ble.n	800fc02 <scalbn+0xa2>
 800fbe0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fbe4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fbe8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fbec:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800fbf0:	e9cd 0100 	strd	r0, r1, [sp]
 800fbf4:	ed9d 0b00 	vldr	d0, [sp]
 800fbf8:	b003      	add	sp, #12
 800fbfa:	ecbd 8b02 	vpop	{d8}
 800fbfe:	f85d fb04 	ldr.w	pc, [sp], #4
 800fc02:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800fc06:	da06      	bge.n	800fc16 <scalbn+0xb6>
 800fc08:	f24c 3350 	movw	r3, #50000	; 0xc350
 800fc0c:	4298      	cmp	r0, r3
 800fc0e:	dcda      	bgt.n	800fbc6 <scalbn+0x66>
 800fc10:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 800fc40 <scalbn+0xe0>
 800fc14:	e7d9      	b.n	800fbca <scalbn+0x6a>
 800fc16:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc1a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fc1e:	3236      	adds	r2, #54	; 0x36
 800fc20:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fc24:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800fc28:	ec41 0b17 	vmov	d7, r0, r1
 800fc2c:	ed9f 6b08 	vldr	d6, [pc, #32]	; 800fc50 <scalbn+0xf0>
 800fc30:	e7b2      	b.n	800fb98 <scalbn+0x38>
 800fc32:	bf00      	nop
 800fc34:	f3af 8000 	nop.w
 800fc38:	00000000 	.word	0x00000000
 800fc3c:	43500000 	.word	0x43500000
 800fc40:	c2f8f359 	.word	0xc2f8f359
 800fc44:	01a56e1f 	.word	0x01a56e1f
 800fc48:	8800759c 	.word	0x8800759c
 800fc4c:	7e37e43c 	.word	0x7e37e43c
 800fc50:	00000000 	.word	0x00000000
 800fc54:	3c900000 	.word	0x3c900000
 800fc58:	ffff3cb0 	.word	0xffff3cb0
 800fc5c:	00000000 	.word	0x00000000

0800fc60 <__ieee754_log>:
 800fc60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fc62:	ed8d 0b00 	vstr	d0, [sp]
 800fc66:	9a01      	ldr	r2, [sp, #4]
 800fc68:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800fc6c:	da26      	bge.n	800fcbc <__ieee754_log+0x5c>
 800fc6e:	9900      	ldr	r1, [sp, #0]
 800fc70:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800fc74:	430b      	orrs	r3, r1
 800fc76:	d107      	bne.n	800fc88 <__ieee754_log+0x28>
 800fc78:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 800fe28 <__ieee754_log+0x1c8>
 800fc7c:	ed9f 7b6c 	vldr	d7, [pc, #432]	; 800fe30 <__ieee754_log+0x1d0>
 800fc80:	ee86 0b07 	vdiv.f64	d0, d6, d7
 800fc84:	b003      	add	sp, #12
 800fc86:	bd30      	pop	{r4, r5, pc}
 800fc88:	2a00      	cmp	r2, #0
 800fc8a:	da04      	bge.n	800fc96 <__ieee754_log+0x36>
 800fc8c:	ed9d 7b00 	vldr	d7, [sp]
 800fc90:	ee37 6b47 	vsub.f64	d6, d7, d7
 800fc94:	e7f2      	b.n	800fc7c <__ieee754_log+0x1c>
 800fc96:	ed9d 6b00 	vldr	d6, [sp]
 800fc9a:	ed9f 7b67 	vldr	d7, [pc, #412]	; 800fe38 <__ieee754_log+0x1d8>
 800fc9e:	ee26 7b07 	vmul.f64	d7, d6, d7
 800fca2:	ed8d 7b00 	vstr	d7, [sp]
 800fca6:	9a01      	ldr	r2, [sp, #4]
 800fca8:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800fcac:	4b78      	ldr	r3, [pc, #480]	; (800fe90 <__ieee754_log+0x230>)
 800fcae:	429a      	cmp	r2, r3
 800fcb0:	dd06      	ble.n	800fcc0 <__ieee754_log+0x60>
 800fcb2:	ed9d 7b00 	vldr	d7, [sp]
 800fcb6:	ee37 0b07 	vadd.f64	d0, d7, d7
 800fcba:	e7e3      	b.n	800fc84 <__ieee754_log+0x24>
 800fcbc:	2100      	movs	r1, #0
 800fcbe:	e7f5      	b.n	800fcac <__ieee754_log+0x4c>
 800fcc0:	1513      	asrs	r3, r2, #20
 800fcc2:	f3c2 0013 	ubfx	r0, r2, #0, #20
 800fcc6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fcca:	4419      	add	r1, r3
 800fccc:	f500 2315 	add.w	r3, r0, #610304	; 0x95000
 800fcd0:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800fcd4:	f403 1480 	and.w	r4, r3, #1048576	; 0x100000
 800fcd8:	f084 557f 	eor.w	r5, r4, #1069547520	; 0x3fc00000
 800fcdc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fce0:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800fce4:	f485 1540 	eor.w	r5, r5, #3145728	; 0x300000
 800fce8:	ea45 0300 	orr.w	r3, r5, r0
 800fcec:	ec43 2b10 	vmov	d0, r2, r3
 800fcf0:	1c82      	adds	r2, r0, #2
 800fcf2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800fcf6:	2a02      	cmp	r2, #2
 800fcf8:	eb01 5414 	add.w	r4, r1, r4, lsr #20
 800fcfc:	ee30 0b47 	vsub.f64	d0, d0, d7
 800fd00:	dc31      	bgt.n	800fd66 <__ieee754_log+0x106>
 800fd02:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800fd06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd0a:	d10f      	bne.n	800fd2c <__ieee754_log+0xcc>
 800fd0c:	2c00      	cmp	r4, #0
 800fd0e:	f000 8086 	beq.w	800fe1e <__ieee754_log+0x1be>
 800fd12:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800fe40 <__ieee754_log+0x1e0>
 800fd16:	ed9f 6b4c 	vldr	d6, [pc, #304]	; 800fe48 <__ieee754_log+0x1e8>
 800fd1a:	ee07 4a90 	vmov	s15, r4
 800fd1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800fd22:	ee27 0b00 	vmul.f64	d0, d7, d0
 800fd26:	eea7 0b06 	vfma.f64	d0, d7, d6
 800fd2a:	e7ab      	b.n	800fc84 <__ieee754_log+0x24>
 800fd2c:	ed9f 7b48 	vldr	d7, [pc, #288]	; 800fe50 <__ieee754_log+0x1f0>
 800fd30:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800fd34:	eea0 6b47 	vfms.f64	d6, d0, d7
 800fd38:	ee20 7b00 	vmul.f64	d7, d0, d0
 800fd3c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800fd40:	b914      	cbnz	r4, 800fd48 <__ieee754_log+0xe8>
 800fd42:	ee30 0b46 	vsub.f64	d0, d0, d6
 800fd46:	e79d      	b.n	800fc84 <__ieee754_log+0x24>
 800fd48:	ed9f 5b3d 	vldr	d5, [pc, #244]	; 800fe40 <__ieee754_log+0x1e0>
 800fd4c:	ee07 4a90 	vmov	s15, r4
 800fd50:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800fd54:	eea7 6b45 	vfms.f64	d6, d7, d5
 800fd58:	ee36 0b40 	vsub.f64	d0, d6, d0
 800fd5c:	ed9f 6b3a 	vldr	d6, [pc, #232]	; 800fe48 <__ieee754_log+0x1e8>
 800fd60:	ee97 0b06 	vfnms.f64	d0, d7, d6
 800fd64:	e78e      	b.n	800fc84 <__ieee754_log+0x24>
 800fd66:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800fd6a:	ee30 7b07 	vadd.f64	d7, d0, d7
 800fd6e:	ee80 4b07 	vdiv.f64	d4, d0, d7
 800fd72:	ee07 4a90 	vmov	s15, r4
 800fd76:	ee24 2b04 	vmul.f64	d2, d4, d4
 800fd7a:	ed9f 3b37 	vldr	d3, [pc, #220]	; 800fe58 <__ieee754_log+0x1f8>
 800fd7e:	ee22 5b02 	vmul.f64	d5, d2, d2
 800fd82:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800fd86:	ed9f 7b36 	vldr	d7, [pc, #216]	; 800fe60 <__ieee754_log+0x200>
 800fd8a:	eea5 7b03 	vfma.f64	d7, d5, d3
 800fd8e:	ed9f 3b36 	vldr	d3, [pc, #216]	; 800fe68 <__ieee754_log+0x208>
 800fd92:	ed9f 1b37 	vldr	d1, [pc, #220]	; 800fe70 <__ieee754_log+0x210>
 800fd96:	eea7 3b05 	vfma.f64	d3, d7, d5
 800fd9a:	ed9f 7b37 	vldr	d7, [pc, #220]	; 800fe78 <__ieee754_log+0x218>
 800fd9e:	eea5 7b01 	vfma.f64	d7, d5, d1
 800fda2:	ed9f 1b37 	vldr	d1, [pc, #220]	; 800fe80 <__ieee754_log+0x220>
 800fda6:	f5a0 21c2 	sub.w	r1, r0, #397312	; 0x61000
 800fdaa:	f5c0 22d7 	rsb	r2, r0, #440320	; 0x6b800
 800fdae:	eea7 1b05 	vfma.f64	d1, d7, d5
 800fdb2:	f2a1 417a 	subw	r1, r1, #1146	; 0x47a
 800fdb6:	ed9f 7b34 	vldr	d7, [pc, #208]	; 800fe88 <__ieee754_log+0x228>
 800fdba:	3251      	adds	r2, #81	; 0x51
 800fdbc:	430a      	orrs	r2, r1
 800fdbe:	2a00      	cmp	r2, #0
 800fdc0:	eea1 7b05 	vfma.f64	d7, d1, d5
 800fdc4:	ee27 7b02 	vmul.f64	d7, d7, d2
 800fdc8:	eea3 7b05 	vfma.f64	d7, d3, d5
 800fdcc:	dd1c      	ble.n	800fe08 <__ieee754_log+0x1a8>
 800fdce:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800fdd2:	ee20 5b05 	vmul.f64	d5, d0, d5
 800fdd6:	ee25 5b00 	vmul.f64	d5, d5, d0
 800fdda:	ee37 7b05 	vadd.f64	d7, d7, d5
 800fdde:	ee27 7b04 	vmul.f64	d7, d7, d4
 800fde2:	b924      	cbnz	r4, 800fdee <__ieee754_log+0x18e>
 800fde4:	ee35 7b47 	vsub.f64	d7, d5, d7
 800fde8:	ee30 0b47 	vsub.f64	d0, d0, d7
 800fdec:	e74a      	b.n	800fc84 <__ieee754_log+0x24>
 800fdee:	ed9f 4b14 	vldr	d4, [pc, #80]	; 800fe40 <__ieee754_log+0x1e0>
 800fdf2:	eea6 7b04 	vfma.f64	d7, d6, d4
 800fdf6:	ee35 7b47 	vsub.f64	d7, d5, d7
 800fdfa:	ee37 0b40 	vsub.f64	d0, d7, d0
 800fdfe:	ed9f 7b12 	vldr	d7, [pc, #72]	; 800fe48 <__ieee754_log+0x1e8>
 800fe02:	ee96 0b07 	vfnms.f64	d0, d6, d7
 800fe06:	e73d      	b.n	800fc84 <__ieee754_log+0x24>
 800fe08:	ee30 7b47 	vsub.f64	d7, d0, d7
 800fe0c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800fe10:	2c00      	cmp	r4, #0
 800fe12:	d0e9      	beq.n	800fde8 <__ieee754_log+0x188>
 800fe14:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 800fe40 <__ieee754_log+0x1e0>
 800fe18:	eea6 7b45 	vfms.f64	d7, d6, d5
 800fe1c:	e7ed      	b.n	800fdfa <__ieee754_log+0x19a>
 800fe1e:	ed9f 0b04 	vldr	d0, [pc, #16]	; 800fe30 <__ieee754_log+0x1d0>
 800fe22:	e72f      	b.n	800fc84 <__ieee754_log+0x24>
 800fe24:	f3af 8000 	nop.w
 800fe28:	00000000 	.word	0x00000000
 800fe2c:	c3500000 	.word	0xc3500000
	...
 800fe3c:	43500000 	.word	0x43500000
 800fe40:	35793c76 	.word	0x35793c76
 800fe44:	3dea39ef 	.word	0x3dea39ef
 800fe48:	fee00000 	.word	0xfee00000
 800fe4c:	3fe62e42 	.word	0x3fe62e42
 800fe50:	55555555 	.word	0x55555555
 800fe54:	3fd55555 	.word	0x3fd55555
 800fe58:	d078c69f 	.word	0xd078c69f
 800fe5c:	3fc39a09 	.word	0x3fc39a09
 800fe60:	1d8e78af 	.word	0x1d8e78af
 800fe64:	3fcc71c5 	.word	0x3fcc71c5
 800fe68:	9997fa04 	.word	0x9997fa04
 800fe6c:	3fd99999 	.word	0x3fd99999
 800fe70:	df3e5244 	.word	0xdf3e5244
 800fe74:	3fc2f112 	.word	0x3fc2f112
 800fe78:	96cb03de 	.word	0x96cb03de
 800fe7c:	3fc74664 	.word	0x3fc74664
 800fe80:	94229359 	.word	0x94229359
 800fe84:	3fd24924 	.word	0x3fd24924
 800fe88:	55555593 	.word	0x55555593
 800fe8c:	3fe55555 	.word	0x3fe55555
 800fe90:	7fefffff 	.word	0x7fefffff

0800fe94 <copysign>:
 800fe94:	ec51 0b10 	vmov	r0, r1, d0
 800fe98:	ee11 0a90 	vmov	r0, s3
 800fe9c:	ee10 2a10 	vmov	r2, s0
 800fea0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800fea4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800fea8:	ea41 0300 	orr.w	r3, r1, r0
 800feac:	ec43 2b10 	vmov	d0, r2, r3
 800feb0:	4770      	bx	lr
	...

0800feb4 <_init>:
 800feb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800feb6:	bf00      	nop
 800feb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800feba:	bc08      	pop	{r3}
 800febc:	469e      	mov	lr, r3
 800febe:	4770      	bx	lr

0800fec0 <_fini>:
 800fec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fec2:	bf00      	nop
 800fec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fec6:	bc08      	pop	{r3}
 800fec8:	469e      	mov	lr, r3
 800feca:	4770      	bx	lr
