// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module loss_derivative_log_16_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] x;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] log_apfixed_reduce_log_inverse_lut_table_array_V_address0;
reg    log_apfixed_reduce_log_inverse_lut_table_array_V_ce0;
wire   [5:0] log_apfixed_reduce_log_inverse_lut_table_array_V_q0;
wire   [5:0] log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_address0;
reg    log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_ce0;
wire   [21:0] log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_q0;
wire   [3:0] log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0;
reg    log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0;
wire   [17:0] log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0;
reg   [22:0] b_frac_010_reg_277;
wire   [0:0] icmp_ln1497_fu_402_p2;
reg   [0:0] icmp_ln1497_reg_1700;
reg   [0:0] icmp_ln1497_reg_1700_pp0_iter1_reg;
reg   [0:0] icmp_ln1497_reg_1700_pp0_iter2_reg;
reg   [0:0] icmp_ln1497_reg_1700_pp0_iter3_reg;
reg   [0:0] icmp_ln1497_reg_1700_pp0_iter4_reg;
reg   [0:0] icmp_ln1497_reg_1700_pp0_iter5_reg;
reg   [0:0] icmp_ln1497_reg_1700_pp0_iter6_reg;
reg   [0:0] icmp_ln1497_reg_1700_pp0_iter7_reg;
reg   [0:0] icmp_ln1497_reg_1700_pp0_iter8_reg;
reg   [0:0] icmp_ln1497_reg_1700_pp0_iter9_reg;
wire   [22:0] p_Result_5_fu_412_p4;
wire   [22:0] r_V_21_fu_446_p3;
wire   [0:0] icmp_ln731_fu_440_p2;
wire   [22:0] r_V_24_fu_512_p3;
wire   [0:0] select_ln731_fu_504_p3;
wire   [22:0] r_V_25_fu_578_p3;
wire   [0:0] select_ln731_1_fu_570_p3;
wire   [22:0] r_V_26_fu_644_p3;
wire   [0:0] select_ln731_2_fu_636_p3;
wire   [22:0] r_V_27_fu_710_p3;
wire   [0:0] select_ln731_3_fu_702_p3;
wire   [22:0] r_V_28_fu_776_p3;
wire   [0:0] select_ln731_4_fu_768_p3;
wire   [22:0] r_V_29_fu_842_p3;
wire   [0:0] select_ln731_5_fu_834_p3;
wire   [22:0] r_V_30_fu_908_p3;
wire   [0:0] select_ln731_6_fu_900_p3;
wire   [22:0] r_V_31_fu_974_p3;
wire   [0:0] select_ln731_7_fu_966_p3;
wire   [22:0] r_V_32_fu_1040_p3;
wire   [0:0] select_ln731_8_fu_1032_p3;
wire   [22:0] r_V_33_fu_1106_p3;
wire   [0:0] select_ln731_9_fu_1098_p3;
wire   [22:0] r_V_34_fu_1172_p3;
wire   [0:0] select_ln731_10_fu_1164_p3;
wire   [22:0] r_V_35_fu_1238_p3;
wire   [0:0] select_ln731_11_fu_1230_p3;
wire   [22:0] r_V_36_fu_1294_p3;
wire   [0:0] select_ln731_12_fu_1286_p3;
wire   [4:0] select_ln731_13_fu_1334_p3;
wire   [0:0] and_ln731_fu_1320_p2;
wire   [22:0] select_ln731_14_fu_1342_p3;
reg   [21:0] log_sum_V_reg_1847;
reg   [21:0] log_sum_V_reg_1847_pp0_iter3_reg;
reg   [21:0] log_sum_V_reg_1847_pp0_iter4_reg;
reg   [21:0] log_sum_V_reg_1847_pp0_iter5_reg;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_3_fu_1467_p2;
reg   [28:0] ret_V_3_reg_1867;
reg   [28:0] ret_V_3_reg_1867_pp0_iter6_reg;
wire  signed [21:0] add_ln703_fu_1486_p2;
reg  signed [21:0] add_ln703_reg_1882;
reg  signed [21:0] add_ln703_reg_1882_pp0_iter7_reg;
reg  signed [21:0] add_ln703_reg_1882_pp0_iter8_reg;
reg  signed [21:0] add_ln703_reg_1882_pp0_iter9_reg;
wire   [27:0] r_V_fu_1495_p2;
reg   [27:0] r_V_reg_1888;
reg   [14:0] tmp_41_reg_1894;
reg   [16:0] r_V_s_reg_1899;
wire   [24:0] add_ln703_3_fu_1624_p2;
reg   [24:0] add_ln703_3_reg_1904;
reg   [0:0] p_Result_6_reg_1909;
wire    ap_block_pp0_stage0_subdone;
wire   [22:0] ap_phi_reg_pp0_iter0_b_frac_010_reg_277;
reg   [22:0] ap_phi_reg_pp0_iter1_b_frac_010_reg_277;
reg   [5:0] ap_phi_mux_index0_V_phi_fu_318_p4;
wire   [5:0] ap_phi_reg_pp0_iter1_index0_V_reg_315;
wire   [0:0] p_Result_s_fu_1350_p3;
wire   [4:0] ap_phi_reg_pp0_iter0_b_exp_012_reg_324;
reg   [4:0] ap_phi_reg_pp0_iter1_b_exp_012_reg_324;
reg   [4:0] ap_phi_reg_pp0_iter2_b_exp_012_reg_324;
reg   [4:0] ap_phi_reg_pp0_iter3_b_exp_012_reg_324;
reg   [4:0] ap_phi_reg_pp0_iter4_b_exp_012_reg_324;
reg   [4:0] ap_phi_reg_pp0_iter5_b_exp_012_reg_324;
reg   [4:0] ap_phi_reg_pp0_iter6_b_exp_012_reg_324;
reg   [4:0] ap_phi_reg_pp0_iter7_b_exp_012_reg_324;
reg  signed [4:0] ap_phi_reg_pp0_iter8_b_exp_012_reg_324;
reg   [15:0] ap_phi_mux_r_V_5_phi_fu_395_p4;
reg   [15:0] ap_phi_reg_pp0_iter10_r_V_5_reg_391;
wire   [15:0] ap_phi_reg_pp0_iter0_r_V_5_reg_391;
reg   [15:0] ap_phi_reg_pp0_iter1_r_V_5_reg_391;
reg   [15:0] ap_phi_reg_pp0_iter2_r_V_5_reg_391;
reg   [15:0] ap_phi_reg_pp0_iter3_r_V_5_reg_391;
reg   [15:0] ap_phi_reg_pp0_iter4_r_V_5_reg_391;
reg   [15:0] ap_phi_reg_pp0_iter5_r_V_5_reg_391;
reg   [15:0] ap_phi_reg_pp0_iter6_r_V_5_reg_391;
reg   [15:0] ap_phi_reg_pp0_iter7_r_V_5_reg_391;
reg   [15:0] ap_phi_reg_pp0_iter8_r_V_5_reg_391;
reg   [15:0] ap_phi_reg_pp0_iter9_r_V_5_reg_391;
wire   [31:0] zext_ln756_fu_1380_p1;
wire   [31:0] zext_ln186_fu_1477_p1;
wire   [14:0] trunc_ln640_fu_408_p1;
wire   [1:0] tmp_fu_422_p4;
wire   [21:0] and_ln_fu_432_p3;
wire   [1:0] tmp_2_fu_466_p4;
wire   [21:0] and_ln731_1_fu_476_p3;
wire   [0:0] tmp_3_fu_490_p3;
wire   [0:0] tmp_1_fu_458_p3;
wire   [0:0] xor_ln731_fu_498_p2;
wire   [0:0] icmp_ln731_1_fu_484_p2;
wire   [13:0] trunc_ln1298_fu_454_p1;
wire   [1:0] tmp_5_fu_532_p4;
wire   [21:0] and_ln731_2_fu_542_p3;
wire   [0:0] tmp_6_fu_556_p3;
wire   [0:0] tmp_4_fu_524_p3;
wire   [0:0] xor_ln731_1_fu_564_p2;
wire   [0:0] icmp_ln731_2_fu_550_p2;
wire   [12:0] trunc_ln1298_1_fu_520_p1;
wire   [1:0] tmp_8_fu_598_p4;
wire   [21:0] and_ln731_3_fu_608_p3;
wire   [0:0] tmp_9_fu_622_p3;
wire   [0:0] tmp_7_fu_590_p3;
wire   [0:0] xor_ln731_2_fu_630_p2;
wire   [0:0] icmp_ln731_3_fu_616_p2;
wire   [11:0] trunc_ln1298_2_fu_586_p1;
wire   [1:0] tmp_s_fu_664_p4;
wire   [21:0] and_ln731_4_fu_674_p3;
wire   [0:0] tmp_11_fu_688_p3;
wire   [0:0] tmp_10_fu_656_p3;
wire   [0:0] xor_ln731_3_fu_696_p2;
wire   [0:0] icmp_ln731_4_fu_682_p2;
wire   [10:0] trunc_ln1298_3_fu_652_p1;
wire   [1:0] tmp_13_fu_730_p4;
wire   [21:0] and_ln731_5_fu_740_p3;
wire   [0:0] tmp_14_fu_754_p3;
wire   [0:0] tmp_12_fu_722_p3;
wire   [0:0] xor_ln731_4_fu_762_p2;
wire   [0:0] icmp_ln731_5_fu_748_p2;
wire   [9:0] trunc_ln1298_4_fu_718_p1;
wire   [1:0] tmp_16_fu_796_p4;
wire   [21:0] and_ln731_6_fu_806_p3;
wire   [0:0] tmp_17_fu_820_p3;
wire   [0:0] tmp_15_fu_788_p3;
wire   [0:0] xor_ln731_5_fu_828_p2;
wire   [0:0] icmp_ln731_6_fu_814_p2;
wire   [8:0] trunc_ln1298_5_fu_784_p1;
wire   [1:0] tmp_19_fu_862_p4;
wire   [21:0] and_ln731_7_fu_872_p3;
wire   [0:0] tmp_20_fu_886_p3;
wire   [0:0] tmp_18_fu_854_p3;
wire   [0:0] xor_ln731_6_fu_894_p2;
wire   [0:0] icmp_ln731_7_fu_880_p2;
wire   [7:0] trunc_ln1298_6_fu_850_p1;
wire   [1:0] tmp_22_fu_928_p4;
wire   [21:0] and_ln731_8_fu_938_p3;
wire   [0:0] tmp_23_fu_952_p3;
wire   [0:0] tmp_21_fu_920_p3;
wire   [0:0] xor_ln731_7_fu_960_p2;
wire   [0:0] icmp_ln731_8_fu_946_p2;
wire   [6:0] trunc_ln1298_7_fu_916_p1;
wire   [1:0] tmp_25_fu_994_p4;
wire   [21:0] and_ln731_9_fu_1004_p3;
wire   [0:0] tmp_26_fu_1018_p3;
wire   [0:0] tmp_24_fu_986_p3;
wire   [0:0] xor_ln731_8_fu_1026_p2;
wire   [0:0] icmp_ln731_9_fu_1012_p2;
wire   [5:0] trunc_ln1298_8_fu_982_p1;
wire   [1:0] tmp_28_fu_1060_p4;
wire   [21:0] and_ln731_s_fu_1070_p3;
wire   [0:0] tmp_29_fu_1084_p3;
wire   [0:0] tmp_27_fu_1052_p3;
wire   [0:0] xor_ln731_9_fu_1092_p2;
wire   [0:0] icmp_ln731_10_fu_1078_p2;
wire   [4:0] trunc_ln1298_9_fu_1048_p1;
wire   [1:0] tmp_31_fu_1126_p4;
wire   [21:0] and_ln731_10_fu_1136_p3;
wire   [0:0] tmp_32_fu_1150_p3;
wire   [0:0] tmp_30_fu_1118_p3;
wire   [0:0] xor_ln731_10_fu_1158_p2;
wire   [0:0] icmp_ln731_11_fu_1144_p2;
wire   [3:0] trunc_ln1298_10_fu_1114_p1;
wire   [1:0] tmp_34_fu_1192_p4;
wire   [21:0] and_ln731_11_fu_1202_p3;
wire   [0:0] tmp_35_fu_1216_p3;
wire   [0:0] tmp_33_fu_1184_p3;
wire   [0:0] xor_ln731_11_fu_1224_p2;
wire   [0:0] icmp_ln731_12_fu_1210_p2;
wire   [2:0] trunc_ln1298_12_fu_1180_p1;
wire   [1:0] trunc_ln1298_13_fu_1246_p1;
wire   [21:0] trunc_ln1298_s_fu_1250_p3;
wire   [0:0] tmp_37_fu_1272_p3;
wire   [0:0] tmp_36_fu_1258_p3;
wire   [0:0] xor_ln731_12_fu_1280_p2;
wire   [0:0] icmp_ln731_13_fu_1266_p2;
wire   [0:0] trunc_ln1298_14_fu_1302_p1;
wire   [0:0] tmp_38_fu_1312_p3;
wire   [0:0] xor_ln731_13_fu_1306_p2;
wire   [22:0] r_V_37_fu_1326_p3;
wire   [23:0] grp_fu_1680_p2;
wire   [23:0] z1_V_fu_1397_p2;
wire   [22:0] trunc_ln708_fu_1394_p1;
wire   [27:0] sf_fu_1425_p3;
wire   [0:0] tmp_40_fu_1418_p3;
wire   [28:0] tmp_39_fu_1433_p4;
wire   [28:0] zext_ln1333_fu_1443_p1;
wire   [18:0] trunc_ln703_fu_1415_p1;
wire   [27:0] lhs_fu_1455_p3;
wire   [28:0] zext_ln1192_fu_1463_p1;
wire   [28:0] select_ln1333_fu_1447_p3;
wire   [3:0] a_fu_1406_p4;
wire   [21:0] zext_ln251_fu_1482_p1;
wire   [22:0] r_V_fu_1495_p1;
wire   [28:0] grp_fu_1691_p3;
wire   [8:0] tmp_42_fu_1510_p4;
wire   [8:0] r_V_23_fu_1523_p0;
wire   [17:0] zext_ln1115_fu_1519_p1;
wire   [8:0] r_V_23_fu_1523_p1;
wire   [17:0] r_V_23_fu_1523_p2;
wire   [24:0] lhs_V_fu_1539_p3;
wire   [25:0] zext_ln1193_1_fu_1546_p1;
wire   [25:0] zext_ln1193_2_fu_1550_p1;
wire   [25:0] ret_V_2_fu_1553_p2;
wire  signed [15:0] trunc_ln708_2_fu_1559_p4;
wire   [21:0] tmp_43_fu_1573_p4;
wire   [27:0] shl_ln_fu_1582_p3;
wire   [18:0] tmp_44_fu_1601_p4;
wire  signed [28:0] sext_ln703_fu_1590_p1;
wire  signed [28:0] sext_ln708_fu_1569_p1;
wire   [24:0] trunc_ln_fu_1610_p3;
wire  signed [24:0] sext_ln703_2_fu_1597_p1;
wire   [28:0] add_ln703_2_fu_1618_p2;
wire  signed [28:0] sext_ln703_1_fu_1594_p1;
wire   [28:0] log_base_V_2_fu_1630_p2;
wire  signed [24:0] sext_ln703_3_fu_1644_p1;
wire   [9:0] shl_ln1_fu_1652_p3;
wire   [24:0] add_ln778_fu_1647_p2;
wire  signed [24:0] sext_ln703_4_fu_1659_p1;
wire   [24:0] log_base_V_fu_1663_p2;
wire   [22:0] grp_fu_1680_p0;
wire   [5:0] grp_fu_1680_p1;
wire   [23:0] grp_fu_1691_p0;
wire   [3:0] grp_fu_1691_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to9;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [23:0] grp_fu_1680_p00;
wire   [23:0] grp_fu_1680_p10;
wire   [27:0] grp_fu_1691_p00;
wire   [27:0] grp_fu_1691_p10;
reg    ap_condition_216;
reg    ap_condition_287;
reg    ap_condition_290;
reg    ap_condition_293;
reg    ap_condition_296;
reg    ap_condition_299;
reg    ap_condition_302;
reg    ap_condition_305;
reg    ap_condition_308;
reg    ap_condition_311;
reg    ap_condition_314;
reg    ap_condition_317;
reg    ap_condition_320;
reg    ap_condition_323;
reg    ap_condition_326;
reg    ap_condition_78;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
end

loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_log_inverse_lut_table_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log_inverse_lut_table_array_V_address0),
    .ce0(log_apfixed_reduce_log_inverse_lut_table_array_V_ce0),
    .q0(log_apfixed_reduce_log_inverse_lut_table_array_V_q0)
);

loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb #(
    .DataWidth( 22 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_address0),
    .ce0(log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_ce0),
    .q0(log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_q0)
);

loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud #(
    .DataWidth( 18 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0),
    .ce0(log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0),
    .q0(log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0)
);

loss_derivative_mul_5s_23ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 28 ))
mul_5s_23ns_28_1_1_U9(
    .din0(ap_phi_reg_pp0_iter8_b_exp_012_reg_324),
    .din1(r_V_fu_1495_p1),
    .dout(r_V_fu_1495_p2)
);

loss_derivative_mul_9ns_9ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9ns_9ns_18_1_1_U10(
    .din0(r_V_23_fu_1523_p0),
    .din1(r_V_23_fu_1523_p1),
    .dout(r_V_23_fu_1523_p2)
);

loss_derivative_mul_mul_23ns_6ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
mul_mul_23ns_6ns_24_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1680_p0),
    .din1(grp_fu_1680_p1),
    .ce(1'b1),
    .dout(grp_fu_1680_p2)
);

loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_mulsub_24ns_4ns_29ns_29_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1691_p0),
    .din1(grp_fu_1691_p1),
    .din2(ret_V_3_reg_1867_pp0_iter6_reg),
    .ce(1'b1),
    .dout(grp_fu_1691_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_78)) begin
        if ((1'b1 == ap_condition_326)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd20;
        end else if ((1'b1 == ap_condition_323)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd21;
        end else if ((1'b1 == ap_condition_320)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd22;
        end else if ((1'b1 == ap_condition_317)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd23;
        end else if ((1'b1 == ap_condition_314)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd24;
        end else if ((1'b1 == ap_condition_311)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd25;
        end else if ((1'b1 == ap_condition_308)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd26;
        end else if ((1'b1 == ap_condition_305)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd27;
        end else if ((1'b1 == ap_condition_302)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd28;
        end else if ((1'b1 == ap_condition_299)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd29;
        end else if ((1'b1 == ap_condition_296)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd30;
        end else if ((1'b1 == ap_condition_293)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd31;
        end else if ((1'b1 == ap_condition_290)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd0;
        end else if ((1'b1 == ap_condition_287)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd1;
        end else if (((icmp_ln731_fu_440_p2 == 1'd1) & (icmp_ln1497_fu_402_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= 5'd2;
        end else if ((1'b1 == ap_condition_216)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= select_ln731_13_fu_1334_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_b_exp_012_reg_324 <= ap_phi_reg_pp0_iter0_b_exp_012_reg_324;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_78)) begin
        if ((1'b1 == ap_condition_326)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_36_fu_1294_p3;
        end else if ((1'b1 == ap_condition_323)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_35_fu_1238_p3;
        end else if ((1'b1 == ap_condition_320)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_34_fu_1172_p3;
        end else if ((1'b1 == ap_condition_317)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_33_fu_1106_p3;
        end else if ((1'b1 == ap_condition_314)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_32_fu_1040_p3;
        end else if ((1'b1 == ap_condition_311)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_31_fu_974_p3;
        end else if ((1'b1 == ap_condition_308)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_30_fu_908_p3;
        end else if ((1'b1 == ap_condition_305)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_29_fu_842_p3;
        end else if ((1'b1 == ap_condition_302)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_28_fu_776_p3;
        end else if ((1'b1 == ap_condition_299)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_27_fu_710_p3;
        end else if ((1'b1 == ap_condition_296)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_26_fu_644_p3;
        end else if ((1'b1 == ap_condition_293)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_25_fu_578_p3;
        end else if ((1'b1 == ap_condition_290)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_24_fu_512_p3;
        end else if ((1'b1 == ap_condition_287)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= r_V_21_fu_446_p3;
        end else if (((icmp_ln731_fu_440_p2 == 1'd1) & (icmp_ln1497_fu_402_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= p_Result_5_fu_412_p4;
        end else if ((1'b1 == ap_condition_216)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= select_ln731_14_fu_1342_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_b_frac_010_reg_277 <= ap_phi_reg_pp0_iter0_b_frac_010_reg_277;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_78)) begin
        if ((icmp_ln1497_fu_402_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_r_V_5_reg_391 <= 16'd32768;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_r_V_5_reg_391 <= ap_phi_reg_pp0_iter0_r_V_5_reg_391;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1497_reg_1700_pp0_iter8_reg == 1'd0))) begin
        add_ln703_3_reg_1904 <= add_ln703_3_fu_1624_p2;
        p_Result_6_reg_1909 <= log_base_V_2_fu_1630_p2[32'd28];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1497_reg_1700_pp0_iter5_reg == 1'd0))) begin
        add_ln703_reg_1882 <= add_ln703_fu_1486_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln703_reg_1882_pp0_iter7_reg <= add_ln703_reg_1882;
        add_ln703_reg_1882_pp0_iter8_reg <= add_ln703_reg_1882_pp0_iter7_reg;
        add_ln703_reg_1882_pp0_iter9_reg <= add_ln703_reg_1882_pp0_iter8_reg;
        icmp_ln1497_reg_1700_pp0_iter2_reg <= icmp_ln1497_reg_1700_pp0_iter1_reg;
        icmp_ln1497_reg_1700_pp0_iter3_reg <= icmp_ln1497_reg_1700_pp0_iter2_reg;
        icmp_ln1497_reg_1700_pp0_iter4_reg <= icmp_ln1497_reg_1700_pp0_iter3_reg;
        icmp_ln1497_reg_1700_pp0_iter5_reg <= icmp_ln1497_reg_1700_pp0_iter4_reg;
        icmp_ln1497_reg_1700_pp0_iter6_reg <= icmp_ln1497_reg_1700_pp0_iter5_reg;
        icmp_ln1497_reg_1700_pp0_iter7_reg <= icmp_ln1497_reg_1700_pp0_iter6_reg;
        icmp_ln1497_reg_1700_pp0_iter8_reg <= icmp_ln1497_reg_1700_pp0_iter7_reg;
        icmp_ln1497_reg_1700_pp0_iter9_reg <= icmp_ln1497_reg_1700_pp0_iter8_reg;
        log_sum_V_reg_1847_pp0_iter3_reg <= log_sum_V_reg_1847;
        log_sum_V_reg_1847_pp0_iter4_reg <= log_sum_V_reg_1847_pp0_iter3_reg;
        log_sum_V_reg_1847_pp0_iter5_reg <= log_sum_V_reg_1847_pp0_iter4_reg;
        ret_V_3_reg_1867_pp0_iter6_reg <= ret_V_3_reg_1867;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_r_V_5_reg_391 <= ap_phi_reg_pp0_iter9_r_V_5_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_b_exp_012_reg_324 <= ap_phi_reg_pp0_iter1_b_exp_012_reg_324;
        ap_phi_reg_pp0_iter2_r_V_5_reg_391 <= ap_phi_reg_pp0_iter1_r_V_5_reg_391;
        b_frac_010_reg_277 <= ap_phi_reg_pp0_iter1_b_frac_010_reg_277;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_b_exp_012_reg_324 <= ap_phi_reg_pp0_iter2_b_exp_012_reg_324;
        ap_phi_reg_pp0_iter3_r_V_5_reg_391 <= ap_phi_reg_pp0_iter2_r_V_5_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_b_exp_012_reg_324 <= ap_phi_reg_pp0_iter3_b_exp_012_reg_324;
        ap_phi_reg_pp0_iter4_r_V_5_reg_391 <= ap_phi_reg_pp0_iter3_r_V_5_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_b_exp_012_reg_324 <= ap_phi_reg_pp0_iter4_b_exp_012_reg_324;
        ap_phi_reg_pp0_iter5_r_V_5_reg_391 <= ap_phi_reg_pp0_iter4_r_V_5_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_b_exp_012_reg_324 <= ap_phi_reg_pp0_iter5_b_exp_012_reg_324;
        ap_phi_reg_pp0_iter6_r_V_5_reg_391 <= ap_phi_reg_pp0_iter5_r_V_5_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_b_exp_012_reg_324 <= ap_phi_reg_pp0_iter6_b_exp_012_reg_324;
        ap_phi_reg_pp0_iter7_r_V_5_reg_391 <= ap_phi_reg_pp0_iter6_r_V_5_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_b_exp_012_reg_324 <= ap_phi_reg_pp0_iter7_b_exp_012_reg_324;
        ap_phi_reg_pp0_iter8_r_V_5_reg_391 <= ap_phi_reg_pp0_iter7_r_V_5_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_r_V_5_reg_391 <= ap_phi_reg_pp0_iter8_r_V_5_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1497_reg_1700 <= icmp_ln1497_fu_402_p2;
        icmp_ln1497_reg_1700_pp0_iter1_reg <= icmp_ln1497_reg_1700;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1497_reg_1700_pp0_iter1_reg == 1'd0))) begin
        log_sum_V_reg_1847 <= log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1497_reg_1700_pp0_iter7_reg == 1'd0))) begin
        r_V_reg_1888 <= r_V_fu_1495_p2;
        r_V_s_reg_1899 <= {{r_V_23_fu_1523_p2[17:1]}};
        tmp_41_reg_1894 <= {{grp_fu_1691_p3[28:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1497_reg_1700_pp0_iter4_reg == 1'd0))) begin
        ret_V_3_reg_1867 <= ret_V_3_fu_1467_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to9 = 1'b1;
    end else begin
        ap_idle_pp0_0to9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1497_reg_1700 == 1'd0)) begin
        if ((p_Result_s_fu_1350_p3 == 1'd0)) begin
            ap_phi_mux_index0_V_phi_fu_318_p4 = {{ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20:15]}};
        end else if ((p_Result_s_fu_1350_p3 == 1'd1)) begin
            ap_phi_mux_index0_V_phi_fu_318_p4 = {{ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21:16]}};
        end else begin
            ap_phi_mux_index0_V_phi_fu_318_p4 = ap_phi_reg_pp0_iter1_index0_V_reg_315;
        end
    end else begin
        ap_phi_mux_index0_V_phi_fu_318_p4 = ap_phi_reg_pp0_iter1_index0_V_reg_315;
    end
end

always @ (*) begin
    if ((icmp_ln1497_reg_1700_pp0_iter9_reg == 1'd0)) begin
        ap_phi_mux_r_V_5_phi_fu_395_p4 = {{log_base_V_fu_1663_p2[24:9]}};
    end else begin
        ap_phi_mux_r_V_5_phi_fu_395_p4 = ap_phi_reg_pp0_iter10_r_V_5_reg_391;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to9 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        log_apfixed_reduce_log_inverse_lut_table_array_V_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log_inverse_lut_table_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_1406_p4 = {{grp_fu_1680_p2[22:19]}};

assign add_ln703_2_fu_1618_p2 = ($signed(sext_ln703_fu_1590_p1) + $signed(sext_ln708_fu_1569_p1));

assign add_ln703_3_fu_1624_p2 = ($signed(trunc_ln_fu_1610_p3) + $signed(sext_ln703_2_fu_1597_p1));

assign add_ln703_fu_1486_p2 = (zext_ln251_fu_1482_p1 + log_sum_V_reg_1847_pp0_iter5_reg);

assign add_ln778_fu_1647_p2 = ($signed(add_ln703_3_reg_1904) + $signed(sext_ln703_3_fu_1644_p1));

assign and_ln731_10_fu_1136_p3 = {{tmp_31_fu_1126_p4}, {20'd0}};

assign and_ln731_11_fu_1202_p3 = {{tmp_34_fu_1192_p4}, {20'd0}};

assign and_ln731_1_fu_476_p3 = {{tmp_2_fu_466_p4}, {20'd0}};

assign and_ln731_2_fu_542_p3 = {{tmp_5_fu_532_p4}, {20'd0}};

assign and_ln731_3_fu_608_p3 = {{tmp_8_fu_598_p4}, {20'd0}};

assign and_ln731_4_fu_674_p3 = {{tmp_s_fu_664_p4}, {20'd0}};

assign and_ln731_5_fu_740_p3 = {{tmp_13_fu_730_p4}, {20'd0}};

assign and_ln731_6_fu_806_p3 = {{tmp_16_fu_796_p4}, {20'd0}};

assign and_ln731_7_fu_872_p3 = {{tmp_19_fu_862_p4}, {20'd0}};

assign and_ln731_8_fu_938_p3 = {{tmp_22_fu_928_p4}, {20'd0}};

assign and_ln731_9_fu_1004_p3 = {{tmp_25_fu_994_p4}, {20'd0}};

assign and_ln731_fu_1320_p2 = (xor_ln731_13_fu_1306_p2 & tmp_38_fu_1312_p3);

assign and_ln731_s_fu_1070_p3 = {{tmp_28_fu_1060_p4}, {20'd0}};

assign and_ln_fu_432_p3 = {{tmp_fu_422_p4}, {20'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_216 = ((select_ln731_12_fu_1286_p3 == 1'd0) & (select_ln731_11_fu_1230_p3 == 1'd0) & (select_ln731_10_fu_1164_p3 == 1'd0) & (select_ln731_9_fu_1098_p3 == 1'd0) & (select_ln731_8_fu_1032_p3 == 1'd0) & (select_ln731_7_fu_966_p3 == 1'd0) & (select_ln731_6_fu_900_p3 == 1'd0) & (select_ln731_5_fu_834_p3 == 1'd0) & (select_ln731_4_fu_768_p3 == 1'd0) & (select_ln731_3_fu_702_p3 == 1'd0) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (1'd0 == and_ln731_fu_1320_p2) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_287 = ((select_ln731_fu_504_p3 == 1'd1) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_290 = ((select_ln731_1_fu_570_p3 == 1'd1) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_293 = ((select_ln731_2_fu_636_p3 == 1'd1) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_296 = ((select_ln731_3_fu_702_p3 == 1'd1) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_299 = ((select_ln731_4_fu_768_p3 == 1'd1) & (select_ln731_3_fu_702_p3 == 1'd0) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_302 = ((select_ln731_5_fu_834_p3 == 1'd1) & (select_ln731_4_fu_768_p3 == 1'd0) & (select_ln731_3_fu_702_p3 == 1'd0) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_305 = ((select_ln731_6_fu_900_p3 == 1'd1) & (select_ln731_5_fu_834_p3 == 1'd0) & (select_ln731_4_fu_768_p3 == 1'd0) & (select_ln731_3_fu_702_p3 == 1'd0) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_308 = ((select_ln731_7_fu_966_p3 == 1'd1) & (select_ln731_6_fu_900_p3 == 1'd0) & (select_ln731_5_fu_834_p3 == 1'd0) & (select_ln731_4_fu_768_p3 == 1'd0) & (select_ln731_3_fu_702_p3 == 1'd0) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_311 = ((select_ln731_8_fu_1032_p3 == 1'd1) & (select_ln731_7_fu_966_p3 == 1'd0) & (select_ln731_6_fu_900_p3 == 1'd0) & (select_ln731_5_fu_834_p3 == 1'd0) & (select_ln731_4_fu_768_p3 == 1'd0) & (select_ln731_3_fu_702_p3 == 1'd0) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_314 = ((select_ln731_9_fu_1098_p3 == 1'd1) & (select_ln731_8_fu_1032_p3 == 1'd0) & (select_ln731_7_fu_966_p3 == 1'd0) & (select_ln731_6_fu_900_p3 == 1'd0) & (select_ln731_5_fu_834_p3 == 1'd0) & (select_ln731_4_fu_768_p3 == 1'd0) & (select_ln731_3_fu_702_p3 == 1'd0) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_317 = ((select_ln731_10_fu_1164_p3 == 1'd1) & (select_ln731_9_fu_1098_p3 == 1'd0) & (select_ln731_8_fu_1032_p3 == 1'd0) & (select_ln731_7_fu_966_p3 == 1'd0) & (select_ln731_6_fu_900_p3 == 1'd0) & (select_ln731_5_fu_834_p3 == 1'd0) & (select_ln731_4_fu_768_p3 == 1'd0) & (select_ln731_3_fu_702_p3 == 1'd0) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_320 = ((select_ln731_11_fu_1230_p3 == 1'd1) & (select_ln731_10_fu_1164_p3 == 1'd0) & (select_ln731_9_fu_1098_p3 == 1'd0) & (select_ln731_8_fu_1032_p3 == 1'd0) & (select_ln731_7_fu_966_p3 == 1'd0) & (select_ln731_6_fu_900_p3 == 1'd0) & (select_ln731_5_fu_834_p3 == 1'd0) & (select_ln731_4_fu_768_p3 == 1'd0) & (select_ln731_3_fu_702_p3 == 1'd0) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_323 = ((select_ln731_12_fu_1286_p3 == 1'd1) & (select_ln731_11_fu_1230_p3 == 1'd0) & (select_ln731_10_fu_1164_p3 == 1'd0) & (select_ln731_9_fu_1098_p3 == 1'd0) & (select_ln731_8_fu_1032_p3 == 1'd0) & (select_ln731_7_fu_966_p3 == 1'd0) & (select_ln731_6_fu_900_p3 == 1'd0) & (select_ln731_5_fu_834_p3 == 1'd0) & (select_ln731_4_fu_768_p3 == 1'd0) & (select_ln731_3_fu_702_p3 == 1'd0) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_326 = ((1'd1 == and_ln731_fu_1320_p2) & (select_ln731_12_fu_1286_p3 == 1'd0) & (select_ln731_11_fu_1230_p3 == 1'd0) & (select_ln731_10_fu_1164_p3 == 1'd0) & (select_ln731_9_fu_1098_p3 == 1'd0) & (select_ln731_8_fu_1032_p3 == 1'd0) & (select_ln731_7_fu_966_p3 == 1'd0) & (select_ln731_6_fu_900_p3 == 1'd0) & (select_ln731_5_fu_834_p3 == 1'd0) & (select_ln731_4_fu_768_p3 == 1'd0) & (select_ln731_3_fu_702_p3 == 1'd0) & (select_ln731_2_fu_636_p3 == 1'd0) & (select_ln731_1_fu_570_p3 == 1'd0) & (select_ln731_fu_504_p3 == 1'd0) & (icmp_ln731_fu_440_p2 == 1'd0) & (icmp_ln1497_fu_402_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_78 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_b_exp_012_reg_324 = 'bx;

assign ap_phi_reg_pp0_iter0_b_frac_010_reg_277 = 'bx;

assign ap_phi_reg_pp0_iter0_r_V_5_reg_391 = 'bx;

assign ap_phi_reg_pp0_iter1_index0_V_reg_315 = 'bx;

assign ap_return = ap_phi_mux_r_V_5_phi_fu_395_p4;

assign grp_fu_1680_p0 = grp_fu_1680_p00;

assign grp_fu_1680_p00 = b_frac_010_reg_277;

assign grp_fu_1680_p1 = grp_fu_1680_p10;

assign grp_fu_1680_p10 = log_apfixed_reduce_log_inverse_lut_table_array_V_q0;

assign grp_fu_1691_p0 = grp_fu_1691_p00;

assign grp_fu_1691_p00 = z1_V_fu_1397_p2;

assign grp_fu_1691_p1 = grp_fu_1691_p10;

assign grp_fu_1691_p10 = a_fu_1406_p4;

assign icmp_ln1497_fu_402_p2 = (($signed(x) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln731_10_fu_1078_p2 = ((and_ln731_s_fu_1070_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_11_fu_1144_p2 = ((and_ln731_10_fu_1136_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_12_fu_1210_p2 = ((and_ln731_11_fu_1202_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_13_fu_1266_p2 = ((trunc_ln1298_s_fu_1250_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_1_fu_484_p2 = ((and_ln731_1_fu_476_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_2_fu_550_p2 = ((and_ln731_2_fu_542_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_3_fu_616_p2 = ((and_ln731_3_fu_608_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_4_fu_682_p2 = ((and_ln731_4_fu_674_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_5_fu_748_p2 = ((and_ln731_5_fu_740_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_6_fu_814_p2 = ((and_ln731_6_fu_806_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_7_fu_880_p2 = ((and_ln731_7_fu_872_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_8_fu_946_p2 = ((and_ln731_8_fu_938_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_9_fu_1012_p2 = ((and_ln731_9_fu_1004_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln731_fu_440_p2 = ((and_ln_fu_432_p3 == 22'd3145728) ? 1'b1 : 1'b0);

assign lhs_V_fu_1539_p3 = {{tmp_41_reg_1894}, {10'd0}};

assign lhs_fu_1455_p3 = {{trunc_ln703_fu_1415_p1}, {9'd0}};

assign log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_address0 = zext_ln756_fu_1380_p1;

assign log_apfixed_reduce_log_inverse_lut_table_array_V_address0 = zext_ln756_fu_1380_p1;

assign log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0 = zext_ln186_fu_1477_p1;

assign log_base_V_2_fu_1630_p2 = ($signed(add_ln703_2_fu_1618_p2) + $signed(sext_ln703_1_fu_1594_p1));

assign log_base_V_fu_1663_p2 = ($signed(add_ln778_fu_1647_p2) + $signed(sext_ln703_4_fu_1659_p1));

assign p_Result_5_fu_412_p4 = {{{{1'd0}, {trunc_ln640_fu_408_p1}}}, {7'd0}};

assign p_Result_s_fu_1350_p3 = ap_phi_reg_pp0_iter1_b_frac_010_reg_277[32'd22];

assign r_V_21_fu_446_p3 = {{trunc_ln640_fu_408_p1}, {8'd0}};

assign r_V_23_fu_1523_p0 = zext_ln1115_fu_1519_p1;

assign r_V_23_fu_1523_p1 = zext_ln1115_fu_1519_p1;

assign r_V_24_fu_512_p3 = {{trunc_ln1298_fu_454_p1}, {9'd0}};

assign r_V_25_fu_578_p3 = {{trunc_ln1298_1_fu_520_p1}, {10'd0}};

assign r_V_26_fu_644_p3 = {{trunc_ln1298_2_fu_586_p1}, {11'd0}};

assign r_V_27_fu_710_p3 = {{trunc_ln1298_3_fu_652_p1}, {12'd0}};

assign r_V_28_fu_776_p3 = {{trunc_ln1298_4_fu_718_p1}, {13'd0}};

assign r_V_29_fu_842_p3 = {{trunc_ln1298_5_fu_784_p1}, {14'd0}};

assign r_V_30_fu_908_p3 = {{trunc_ln1298_6_fu_850_p1}, {15'd0}};

assign r_V_31_fu_974_p3 = {{trunc_ln1298_7_fu_916_p1}, {16'd0}};

assign r_V_32_fu_1040_p3 = {{trunc_ln1298_8_fu_982_p1}, {17'd0}};

assign r_V_33_fu_1106_p3 = {{trunc_ln1298_9_fu_1048_p1}, {18'd0}};

assign r_V_34_fu_1172_p3 = {{trunc_ln1298_10_fu_1114_p1}, {19'd0}};

assign r_V_35_fu_1238_p3 = {{trunc_ln1298_12_fu_1180_p1}, {20'd0}};

assign r_V_36_fu_1294_p3 = {{trunc_ln1298_13_fu_1246_p1}, {21'd0}};

assign r_V_37_fu_1326_p3 = {{trunc_ln1298_14_fu_1302_p1}, {22'd0}};

assign r_V_fu_1495_p1 = 28'd2907269;

assign ret_V_2_fu_1553_p2 = (zext_ln1193_1_fu_1546_p1 - zext_ln1193_2_fu_1550_p1);

assign ret_V_3_fu_1467_p2 = (zext_ln1192_fu_1463_p1 + select_ln1333_fu_1447_p3);

assign select_ln1333_fu_1447_p3 = ((tmp_40_fu_1418_p3[0:0] == 1'b1) ? tmp_39_fu_1433_p4 : zext_ln1333_fu_1443_p1);

assign select_ln731_10_fu_1164_p3 = ((tmp_30_fu_1118_p3[0:0] == 1'b1) ? xor_ln731_10_fu_1158_p2 : icmp_ln731_11_fu_1144_p2);

assign select_ln731_11_fu_1230_p3 = ((tmp_33_fu_1184_p3[0:0] == 1'b1) ? xor_ln731_11_fu_1224_p2 : icmp_ln731_12_fu_1210_p2);

assign select_ln731_12_fu_1286_p3 = ((tmp_36_fu_1258_p3[0:0] == 1'b1) ? xor_ln731_12_fu_1280_p2 : icmp_ln731_13_fu_1266_p2);

assign select_ln731_13_fu_1334_p3 = ((trunc_ln1298_14_fu_1302_p1[0:0] == 1'b1) ? 5'd19 : 5'd18);

assign select_ln731_14_fu_1342_p3 = ((trunc_ln1298_14_fu_1302_p1[0:0] == 1'b1) ? r_V_37_fu_1326_p3 : 23'd0);

assign select_ln731_1_fu_570_p3 = ((tmp_4_fu_524_p3[0:0] == 1'b1) ? xor_ln731_1_fu_564_p2 : icmp_ln731_2_fu_550_p2);

assign select_ln731_2_fu_636_p3 = ((tmp_7_fu_590_p3[0:0] == 1'b1) ? xor_ln731_2_fu_630_p2 : icmp_ln731_3_fu_616_p2);

assign select_ln731_3_fu_702_p3 = ((tmp_10_fu_656_p3[0:0] == 1'b1) ? xor_ln731_3_fu_696_p2 : icmp_ln731_4_fu_682_p2);

assign select_ln731_4_fu_768_p3 = ((tmp_12_fu_722_p3[0:0] == 1'b1) ? xor_ln731_4_fu_762_p2 : icmp_ln731_5_fu_748_p2);

assign select_ln731_5_fu_834_p3 = ((tmp_15_fu_788_p3[0:0] == 1'b1) ? xor_ln731_5_fu_828_p2 : icmp_ln731_6_fu_814_p2);

assign select_ln731_6_fu_900_p3 = ((tmp_18_fu_854_p3[0:0] == 1'b1) ? xor_ln731_6_fu_894_p2 : icmp_ln731_7_fu_880_p2);

assign select_ln731_7_fu_966_p3 = ((tmp_21_fu_920_p3[0:0] == 1'b1) ? xor_ln731_7_fu_960_p2 : icmp_ln731_8_fu_946_p2);

assign select_ln731_8_fu_1032_p3 = ((tmp_24_fu_986_p3[0:0] == 1'b1) ? xor_ln731_8_fu_1026_p2 : icmp_ln731_9_fu_1012_p2);

assign select_ln731_9_fu_1098_p3 = ((tmp_27_fu_1052_p3[0:0] == 1'b1) ? xor_ln731_9_fu_1092_p2 : icmp_ln731_10_fu_1078_p2);

assign select_ln731_fu_504_p3 = ((tmp_1_fu_458_p3[0:0] == 1'b1) ? xor_ln731_fu_498_p2 : icmp_ln731_1_fu_484_p2);

assign sext_ln703_1_fu_1594_p1 = add_ln703_reg_1882_pp0_iter8_reg;

assign sext_ln703_2_fu_1597_p1 = trunc_ln708_2_fu_1559_p4;

assign sext_ln703_3_fu_1644_p1 = add_ln703_reg_1882_pp0_iter9_reg;

assign sext_ln703_4_fu_1659_p1 = $signed(shl_ln1_fu_1652_p3);

assign sext_ln703_fu_1590_p1 = $signed(shl_ln_fu_1582_p3);

assign sext_ln708_fu_1569_p1 = trunc_ln708_2_fu_1559_p4;

assign sf_fu_1425_p3 = {{5'd16}, {trunc_ln708_fu_1394_p1}};

assign shl_ln1_fu_1652_p3 = {{p_Result_6_reg_1909}, {9'd256}};

assign shl_ln_fu_1582_p3 = {{tmp_43_fu_1573_p4}, {6'd0}};

assign tmp_10_fu_656_p3 = x[32'd11];

assign tmp_11_fu_688_p3 = x[32'd10];

assign tmp_12_fu_722_p3 = x[32'd10];

assign tmp_13_fu_730_p4 = {{x[9:8]}};

assign tmp_14_fu_754_p3 = x[32'd9];

assign tmp_15_fu_788_p3 = x[32'd9];

assign tmp_16_fu_796_p4 = {{x[8:7]}};

assign tmp_17_fu_820_p3 = x[32'd8];

assign tmp_18_fu_854_p3 = x[32'd8];

assign tmp_19_fu_862_p4 = {{x[7:6]}};

assign tmp_1_fu_458_p3 = x[32'd14];

assign tmp_20_fu_886_p3 = x[32'd7];

assign tmp_21_fu_920_p3 = x[32'd7];

assign tmp_22_fu_928_p4 = {{x[6:5]}};

assign tmp_23_fu_952_p3 = x[32'd6];

assign tmp_24_fu_986_p3 = x[32'd6];

assign tmp_25_fu_994_p4 = {{x[5:4]}};

assign tmp_26_fu_1018_p3 = x[32'd5];

assign tmp_27_fu_1052_p3 = x[32'd5];

assign tmp_28_fu_1060_p4 = {{x[4:3]}};

assign tmp_29_fu_1084_p3 = x[32'd4];

assign tmp_2_fu_466_p4 = {{x[13:12]}};

assign tmp_30_fu_1118_p3 = x[32'd4];

assign tmp_31_fu_1126_p4 = {{x[3:2]}};

assign tmp_32_fu_1150_p3 = x[32'd3];

assign tmp_33_fu_1184_p3 = x[32'd3];

assign tmp_34_fu_1192_p4 = {{x[2:1]}};

assign tmp_35_fu_1216_p3 = x[32'd2];

assign tmp_36_fu_1258_p3 = x[32'd2];

assign tmp_37_fu_1272_p3 = x[32'd1];

assign tmp_38_fu_1312_p3 = x[32'd1];

assign tmp_39_fu_1433_p4 = {{{{5'd16}, {trunc_ln708_fu_1394_p1}}}, {1'd0}};

assign tmp_3_fu_490_p3 = x[32'd13];

assign tmp_40_fu_1418_p3 = grp_fu_1680_p2[32'd22];

assign tmp_42_fu_1510_p4 = {{grp_fu_1691_p3[28:20]}};

assign tmp_43_fu_1573_p4 = {{r_V_reg_1888[27:6]}};

assign tmp_44_fu_1601_p4 = {{r_V_reg_1888[24:6]}};

assign tmp_4_fu_524_p3 = x[32'd13];

assign tmp_5_fu_532_p4 = {{x[12:11]}};

assign tmp_6_fu_556_p3 = x[32'd12];

assign tmp_7_fu_590_p3 = x[32'd12];

assign tmp_8_fu_598_p4 = {{x[11:10]}};

assign tmp_9_fu_622_p3 = x[32'd11];

assign tmp_fu_422_p4 = {{x[14:13]}};

assign tmp_s_fu_664_p4 = {{x[10:9]}};

assign trunc_ln1298_10_fu_1114_p1 = x[3:0];

assign trunc_ln1298_12_fu_1180_p1 = x[2:0];

assign trunc_ln1298_13_fu_1246_p1 = x[1:0];

assign trunc_ln1298_14_fu_1302_p1 = x[0:0];

assign trunc_ln1298_1_fu_520_p1 = x[12:0];

assign trunc_ln1298_2_fu_586_p1 = x[11:0];

assign trunc_ln1298_3_fu_652_p1 = x[10:0];

assign trunc_ln1298_4_fu_718_p1 = x[9:0];

assign trunc_ln1298_5_fu_784_p1 = x[8:0];

assign trunc_ln1298_6_fu_850_p1 = x[7:0];

assign trunc_ln1298_7_fu_916_p1 = x[6:0];

assign trunc_ln1298_8_fu_982_p1 = x[5:0];

assign trunc_ln1298_9_fu_1048_p1 = x[4:0];

assign trunc_ln1298_fu_454_p1 = x[13:0];

assign trunc_ln1298_s_fu_1250_p3 = {{trunc_ln1298_13_fu_1246_p1}, {20'd0}};

assign trunc_ln640_fu_408_p1 = x[14:0];

assign trunc_ln703_fu_1415_p1 = grp_fu_1680_p2[18:0];

assign trunc_ln708_2_fu_1559_p4 = {{ret_V_2_fu_1553_p2[25:10]}};

assign trunc_ln708_fu_1394_p1 = grp_fu_1680_p2[22:0];

assign trunc_ln_fu_1610_p3 = {{tmp_44_fu_1601_p4}, {6'd0}};

assign xor_ln731_10_fu_1158_p2 = (tmp_32_fu_1150_p3 ^ 1'd1);

assign xor_ln731_11_fu_1224_p2 = (tmp_35_fu_1216_p3 ^ 1'd1);

assign xor_ln731_12_fu_1280_p2 = (tmp_37_fu_1272_p3 ^ 1'd1);

assign xor_ln731_13_fu_1306_p2 = (trunc_ln1298_14_fu_1302_p1 ^ 1'd1);

assign xor_ln731_1_fu_564_p2 = (tmp_6_fu_556_p3 ^ 1'd1);

assign xor_ln731_2_fu_630_p2 = (tmp_9_fu_622_p3 ^ 1'd1);

assign xor_ln731_3_fu_696_p2 = (tmp_11_fu_688_p3 ^ 1'd1);

assign xor_ln731_4_fu_762_p2 = (tmp_14_fu_754_p3 ^ 1'd1);

assign xor_ln731_5_fu_828_p2 = (tmp_17_fu_820_p3 ^ 1'd1);

assign xor_ln731_6_fu_894_p2 = (tmp_20_fu_886_p3 ^ 1'd1);

assign xor_ln731_7_fu_960_p2 = (tmp_23_fu_952_p3 ^ 1'd1);

assign xor_ln731_8_fu_1026_p2 = (tmp_26_fu_1018_p3 ^ 1'd1);

assign xor_ln731_9_fu_1092_p2 = (tmp_29_fu_1084_p3 ^ 1'd1);

assign xor_ln731_fu_498_p2 = (tmp_3_fu_490_p3 ^ 1'd1);

assign z1_V_fu_1397_p2 = grp_fu_1680_p2 << 24'd1;

assign zext_ln1115_fu_1519_p1 = tmp_42_fu_1510_p4;

assign zext_ln1192_fu_1463_p1 = lhs_fu_1455_p3;

assign zext_ln1193_1_fu_1546_p1 = lhs_V_fu_1539_p3;

assign zext_ln1193_2_fu_1550_p1 = r_V_s_reg_1899;

assign zext_ln1333_fu_1443_p1 = sf_fu_1425_p3;

assign zext_ln186_fu_1477_p1 = a_fu_1406_p4;

assign zext_ln251_fu_1482_p1 = log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0;

assign zext_ln756_fu_1380_p1 = ap_phi_mux_index0_V_phi_fu_318_p4;

endmodule //loss_derivative_log_16_3_s
