

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Sun Nov 13 13:57:59 2022
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |       Modules       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |         |           |           |     |
    |       & Loops       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ dft                |     -|  0.04|  1049602|  1.050e+07|         -|  1049603|     -|        no|  4 (1%)|  16 (7%)|  1480 (1%)|  2440 (4%)|    -|
    | o VITIS_LOOP_12_1   |     -|  7.30|  1049088|  1.049e+07|      4098|        -|   256|        no|       -|        -|          -|          -|    -|
    |  o VITIS_LOOP_20_2  |     -|  7.30|     4096|  4.096e+04|        16|        -|   256|        no|       -|        -|          -|          -|    -|
    | o VITIS_LOOP_31_3   |     -|  7.30|      512|  5.120e+03|         2|        -|   256|        no|       -|        -|          -|          -|    -|
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_sample_address0 | 8        |
| imag_sample_d0       | 32       |
| imag_sample_q0       | 32       |
| real_sample_address0 | 8        |
| real_sample_d0       | 32       |
| real_sample_q0       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | inout     | float*   |
| imag_sample | inout     | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_we0      | port    |          |
| real_sample | real_sample_d0       | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
| imag_sample | imag_sample_q0       | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                    | DSP | Pragma | Variable | Op   | Impl    | Latency |
+-----------------------------------------+-----+--------+----------+------+---------+---------+
| + dft                                   | 16  |        |          |      |         |         |
|   add_ln12_fu_270_p2                    | -   |        | add_ln12 | add  | fabric  | 0       |
|   add_ln20_fu_293_p2                    | -   |        | add_ln20 | add  | fabric  | 0       |
|   add_ln23_fu_299_p2                    | -   |        | add_ln23 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul      | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U4      | 3   |        | mul1     | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sub      | fsub | fulldsp | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | add      | fsub | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U5      | 3   |        | mul2     | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U6      | 3   |        | mul3     | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2     | 2   |        | add1     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2     | 2   |        | add2     | fadd | fulldsp | 4       |
|   add_ln31_fu_339_p2                    | -   |        | add_ln31 | add  | fabric  | 0       |
+-----------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                       | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+----------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                      | 4    | 0    |        |                        |         |      |         |
|   temp_real_U              | 1    | -    |        | temp_real              | ram_1p  | auto | 1       |
|   temp_imag_U              | 1    | -    |        | temp_imag              | ram_1p  | auto | 1       |
|   cos_coefficients_table_U | 1    | -    |        | cos_coefficients_table | rom_1p  | auto | 1       |
|   sin_coefficients_table_U | 1    | -    |        | sin_coefficients_table | rom_1p  | auto | 1       |
+----------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------+
| Type     | Options | Location          |
+----------+---------+-------------------+
| pipeline | off     | dft.cpp:14 in dft |
| pipeline | off     | dft.cpp:22 in dft |
| pipeline | off     | dft.cpp:33 in dft |
+----------+---------+-------------------+


