<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_reg_bit_bash_seq.svh</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Bit_Bashing_Test_Sequences"></a><a name="Topic590"></a><div class="CTopic TSection LSystemVerilog first">
 <div class="CTitle">Bit Bashing Test Sequences</div>
 <div class="CBody"><p>This section defines classes that test individual bits of the registers defined in a register model.</p></div>
</div>

<a name="uvm_reg_single_bit_bash_seq"></a><a name="Topic591"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_reg_single_bit_bash_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype591"><a class="CPEntry Parent TClass" href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_reg_single_bit_bash_seq</div></div></div>
 <div class="CBody"><p>Verify the implementation of a single register by attempting to write 1's and 0's to every bit in it, via every address map in which the register is mapped, making sure that the resulting value matches the mirrored value.</p><p>If bit-type resource named &quot;NO_REG_TESTS&quot; or &quot;NO_REG_BIT_BASH_TEST&quot; in the &quot;REG::&quot; namespace matches the full name of the register, the register is not tested.</p><pre class="CText">uvm_resource_db#(bit)::set({&quot;REG::&quot;,regmodel.blk.r0.get_full_name()},<br />                           &quot;NO_REG_TESTS&quot;, 1, this);</pre><p>Registers that contain fields with unknown access policies cannot be tested.</p><p>The DUT should be idle and not modify any register durign this test.</p></div>
</div>

<a name="uvm_reg_single_bit_bash_seq.Variables"></a><a name="Topic592"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="uvm_reg_single_bit_bash_seq.rg"></a><a name="Topic593"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">rg</div>
 <div id="NDPrototype593" class="NDPrototype"><div class="PSection PPlainSection"><a href="../index.html#File18:uvm_reg.svh:uvm_reg" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,664);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg</a> rg</div></div>
 <div class="CBody"><p>The register to be tested</p></div>
</div>

<a name="uvm_reg_bit_bash_seq"></a><a name="Topic594"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_reg_bit_bash_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype594"><a class="CPEntry Parent TClass" href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_reg_bit_bash_seq</div></div></div>
 <div class="CBody"><p>Verify the implementation of all registers in a block by executing the <a href="../index.html#File18:uvm_reg_bit_bash_seq.svh:uvm_reg_single_bit_bash_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,591);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_single_bit_bash_seq</a> sequence on it.</p><p>If bit-type resource named &quot;NO_REG_TESTS&quot; or &quot;NO_REG_BIT_BASH_TEST&quot; in the &quot;REG::&quot; namespace matches the full name of the block, the block is not tested.</p><pre class="CText">uvm_resource_db#(bit)::set({&quot;REG::&quot;,regmodel.blk.get_full_name(),&quot;.*&quot;},<br />                           &quot;NO_REG_TESTS&quot;, 1, this);</pre></div>
</div>

<a name="uvm_reg_bit_bash_seq.Variables"></a><a name="Topic595"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="uvm_reg_bit_bash_seq.model"></a><a name="Topic596"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">model</div>
 <div class="CBody"><p>The block to be tested. Declared in the base class.</p><pre class="CText">uvm_reg_block model;</pre></div>
</div>

<a name="uvm_reg_bit_bash_seq.reg_seq"></a><a name="Topic597"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">reg_seq</div>
 <div id="NDPrototype597" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">protected</span> <a href="../index.html#File18:uvm_reg_bit_bash_seq.svh:uvm_reg_single_bit_bash_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,591);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_single_bit_bash_seq</a> reg_seq</div></div>
 <div class="CBody"><p>The sequence used to test one register</p></div>
</div>

</body></html>