TimeQuest Timing Analyzer report for g03_lab4
Fri Nov 24 16:25:56 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clock'
 28. Fast Model Hold: 'clock'
 29. Fast Model Recovery: 'clock'
 30. Fast Model Removal: 'clock'
 31. Fast Model Minimum Pulse Width: 'clock'
 32. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g03_lab4                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; g03_lab4.sdc  ; OK     ; Fri Nov 24 16:25:55 2017 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 96.78 MHz ; 96.78 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -9.333 ; -2983.934     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -4.372 ; -1396.071     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.775 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -2.064 ; -1333.643     ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                             ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.333 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.001     ; 10.370     ;
; -9.333 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.001     ; 10.370     ;
; -9.331 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.001     ; 10.368     ;
; -9.331 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.001     ; 10.368     ;
; -9.281 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.001     ; 10.318     ;
; -9.281 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.001     ; 10.318     ;
; -9.212 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.001     ; 10.249     ;
; -9.210 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.001     ; 10.247     ;
; -9.210 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.001     ; 10.247     ;
; -9.208 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.001     ; 10.245     ;
; -9.192 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.001     ; 10.229     ;
; -9.192 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.001     ; 10.229     ;
; -9.192 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.001     ; 10.229     ;
; -9.190 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.001     ; 10.227     ;
; -9.190 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.001     ; 10.227     ;
; -9.190 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.001     ; 10.227     ;
; -9.187 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.001     ; 10.224     ;
; -9.185 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.001     ; 10.222     ;
; -9.170 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.004      ; 10.212     ;
; -9.168 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.004      ; 10.210     ;
; -9.167 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; 0.004      ; 10.209     ;
; -9.165 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; 0.004      ; 10.207     ;
; -9.160 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.001     ; 10.197     ;
; -9.158 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.001     ; 10.195     ;
; -9.140 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.001     ; 10.177     ;
; -9.140 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.001     ; 10.177     ;
; -9.140 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.001     ; 10.177     ;
; -9.135 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.001     ; 10.172     ;
; -9.118 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.004      ; 10.160     ;
; -9.115 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; 0.004      ; 10.157     ;
; -9.023 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]    ; clock        ; clock       ; 1.000        ; -0.005     ; 10.056     ;
; -9.022 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] ; clock        ; clock       ; 1.000        ; -0.005     ; 10.055     ;
; -9.021 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]    ; clock        ; clock       ; 1.000        ; -0.005     ; 10.054     ;
; -9.020 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] ; clock        ; clock       ; 1.000        ; -0.005     ; 10.053     ;
; -8.971 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]    ; clock        ; clock       ; 1.000        ; -0.005     ; 10.004     ;
; -8.970 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] ; clock        ; clock       ; 1.000        ; -0.005     ; 10.003     ;
; -8.957 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 9.989      ;
; -8.957 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 9.989      ;
; -8.836 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.868      ;
; -8.834 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.006     ; 9.866      ;
; -8.816 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.848      ;
; -8.816 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 9.848      ;
; -8.816 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.006     ; 9.848      ;
; -8.811 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 9.843      ;
; -8.794 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.001     ; 9.831      ;
; -8.791 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.001     ; 9.828      ;
; -8.773 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 9.811      ;
; -8.773 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.000      ; 9.811      ;
; -8.729 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 9.761      ;
; -8.729 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 9.761      ;
; -8.708 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 9.740      ;
; -8.708 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 9.740      ;
; -8.699 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.001     ; 9.736      ;
; -8.699 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.001     ; 9.736      ;
; -8.698 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]     ; clock        ; clock       ; 1.000        ; 0.004      ; 9.740      ;
; -8.697 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]  ; clock        ; clock       ; 1.000        ; 0.004      ; 9.739      ;
; -8.696 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]     ; clock        ; clock       ; 1.000        ; 0.004      ; 9.738      ;
; -8.695 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]  ; clock        ; clock       ; 1.000        ; 0.004      ; 9.737      ;
; -8.688 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]  ; clock        ; clock       ; 1.000        ; 0.004      ; 9.730      ;
; -8.688 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]     ; clock        ; clock       ; 1.000        ; 0.004      ; 9.730      ;
; -8.686 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]  ; clock        ; clock       ; 1.000        ; 0.004      ; 9.728      ;
; -8.686 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]     ; clock        ; clock       ; 1.000        ; 0.004      ; 9.728      ;
; -8.664 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 9.696      ;
; -8.664 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 9.696      ;
; -8.652 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; 0.000      ; 9.690      ;
; -8.650 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; 0.000      ; 9.688      ;
; -8.647 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]    ; clock        ; clock       ; 1.000        ; -0.010     ; 9.675      ;
; -8.646 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] ; clock        ; clock       ; 1.000        ; -0.010     ; 9.674      ;
; -8.646 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]     ; clock        ; clock       ; 1.000        ; 0.004      ; 9.688      ;
; -8.645 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]  ; clock        ; clock       ; 1.000        ; 0.004      ; 9.687      ;
; -8.636 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]  ; clock        ; clock       ; 1.000        ; 0.004      ; 9.678      ;
; -8.636 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]     ; clock        ; clock       ; 1.000        ; 0.004      ; 9.678      ;
; -8.632 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; 0.000      ; 9.670      ;
; -8.632 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; 0.000      ; 9.670      ;
; -8.632 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; 0.000      ; 9.670      ;
; -8.627 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; 0.000      ; 9.665      ;
; -8.610 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.005      ; 9.653      ;
; -8.608 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.640      ;
; -8.607 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; 0.005      ; 9.650      ;
; -8.606 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.006     ; 9.638      ;
; -8.600 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 9.638      ;
; -8.600 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.000      ; 9.638      ;
; -8.599 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.004      ; 9.641      ;
; -8.599 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.004      ; 9.641      ;
; -8.588 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.620      ;
; -8.588 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 9.620      ;
; -8.588 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.006     ; 9.620      ;
; -8.587 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.619      ;
; -8.585 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.006     ; 9.617      ;
; -8.583 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 9.615      ;
; -8.578 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.001     ; 9.615      ;
; -8.576 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.001     ; 9.613      ;
; -8.567 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.599      ;
; -8.567 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 9.599      ;
; -8.567 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.006     ; 9.599      ;
; -8.566 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.001     ; 9.603      ;
; -8.563 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.001     ; 9.600      ;
; -8.562 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 9.594      ;
; -8.558 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.001     ; 9.595      ;
; -8.558 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.001     ; 9.595      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.897      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[0]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.912      ;
; 0.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[5]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[5]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[4]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[4]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[0]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[0]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[0]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.635 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|stack_enable                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[0]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|rand_enable                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.921      ;
; 0.636 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.637 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[2]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[4]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[4]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[4]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[4]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[2]                                   ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.403      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.397      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.017     ; 5.393      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.017     ; 5.393      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.017     ; 5.393      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.017     ; 5.393      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.017     ; 5.393      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.017     ; 5.393      ;
; -4.372 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.017     ; 5.393      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.005     ; 5.404      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.005     ; 5.404      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.005     ; 5.404      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.005     ; 5.404      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.005     ; 5.404      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.005     ; 5.404      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.402      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 5.397      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 5.397      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.401      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 5.397      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[5]                                ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[5]                                ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[5]                                ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.394      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.394      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.394      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.394      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.394      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.394      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.394      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.394      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.394      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.394      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]                                   ; clock        ; clock       ; 1.000        ; -0.007     ; 5.402      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]                                  ; clock        ; clock       ; 1.000        ; -0.007     ; 5.402      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 5.403      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.009     ; 5.400      ;
; -4.371 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 5.397      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.775 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.062      ;
; 2.775 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.062      ;
; 2.845 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.132      ;
; 2.845 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.132      ;
; 3.007 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.294      ;
; 3.007 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.294      ;
; 3.010 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.297      ;
; 3.010 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.297      ;
; 3.111 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.397      ;
; 3.111 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.397      ;
; 3.119 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.406      ;
; 3.119 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.406      ;
; 3.146 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.433      ;
; 3.146 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.433      ;
; 3.168 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[8]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.455      ;
; 3.168 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[8]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.455      ;
; 3.204 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[21] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.490      ;
; 3.204 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[21] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.490      ;
; 3.257 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.543      ;
; 3.257 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.543      ;
; 3.286 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.573      ;
; 3.286 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.573      ;
; 3.317 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.604      ;
; 3.317 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.604      ;
; 3.330 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.617      ;
; 3.330 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.617      ;
; 3.331 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.617      ;
; 3.331 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.617      ;
; 3.350 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.636      ;
; 3.350 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.636      ;
; 3.354 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.640      ;
; 3.354 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.640      ;
; 3.399 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.685      ;
; 3.399 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.685      ;
; 3.446 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.733      ;
; 3.446 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.733      ;
; 3.448 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.734      ;
; 3.448 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.734      ;
; 3.488 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.774      ;
; 3.488 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.774      ;
; 3.497 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.783      ;
; 3.497 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.783      ;
; 3.614 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.900      ;
; 3.614 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.900      ;
; 3.636 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.922      ;
; 3.636 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 3.922      ;
; 3.675 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.962      ;
; 3.675 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.962      ;
; 3.849 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]      ; clock        ; clock       ; 0.000        ; 0.000      ; 4.135      ;
; 3.849 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]      ; clock        ; clock       ; 0.000        ; 0.000      ; 4.135      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.157      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[2] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[2] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[2] ; clock        ; clock       ; 0.000        ; -0.007     ; 4.159      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[2] ; clock        ; clock       ; 0.000        ; -0.007     ; 4.159      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2] ; clock        ; clock       ; 0.000        ; -0.007     ; 4.159      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2] ; clock        ; clock       ; 0.000        ; -0.007     ; 4.159      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[5] ; clock        ; clock       ; 0.000        ; -0.006     ; 4.160      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[5] ; clock        ; clock       ; 0.000        ; -0.006     ; 4.160      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[5] ; clock        ; clock       ; 0.000        ; -0.006     ; 4.160      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[5] ; clock        ; clock       ; 0.000        ; -0.006     ; 4.160      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[5] ; clock        ; clock       ; 0.000        ; -0.006     ; 4.160      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[5] ; clock        ; clock       ; 0.000        ; -0.006     ; 4.160      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[5] ; clock        ; clock       ; 0.000        ; -0.006     ; 4.160      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 4.158      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[5]   ; clock        ; clock       ; 0.000        ; -0.012     ; 4.154      ;
; 3.880 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.012     ; 4.154      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; dealer_reset ; clock      ; 4.756 ; 4.756 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 3.873 ; 3.873 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 3.779 ; 3.779 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 3.873 ; 3.873 ; Rise       ; clock           ;
; request_deal ; clock      ; 4.646 ; 4.646 ; Rise       ; clock           ;
; stack_init   ; clock      ; 4.371 ; 4.371 ; Rise       ; clock           ;
; stack_reset  ; clock      ; 5.576 ; 5.576 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; dealer_reset ; clock      ; -4.216 ; -4.216 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 0.641  ; 0.641  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.641  ; 0.641  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.634  ; 0.634  ; Rise       ; clock           ;
; request_deal ; clock      ; -3.649 ; -3.649 ; Rise       ; clock           ;
; stack_init   ; clock      ; -3.811 ; -3.811 ; Rise       ; clock           ;
; stack_reset  ; clock      ; -3.698 ; -3.698 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; address[*]      ; clock      ; 8.915  ; 8.915  ; Rise       ; clock           ;
;  address[0]     ; clock      ; 8.375  ; 8.375  ; Rise       ; clock           ;
;  address[1]     ; clock      ; 8.915  ; 8.915  ; Rise       ; clock           ;
;  address[2]     ; clock      ; 8.380  ; 8.380  ; Rise       ; clock           ;
;  address[3]     ; clock      ; 8.670  ; 8.670  ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 18.198 ; 18.198 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 16.827 ; 16.827 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 16.852 ; 16.852 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 17.192 ; 17.192 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 18.198 ; 18.198 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 18.069 ; 18.069 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 18.142 ; 18.142 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 17.097 ; 17.097 ; Rise       ; clock           ;
; empty           ; clock      ; 9.316  ; 9.316  ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 16.760 ; 16.760 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 14.872 ; 14.872 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 15.354 ; 15.354 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 16.059 ; 16.059 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 16.760 ; 16.760 ; Rise       ; clock           ;
; full            ; clock      ; 9.523  ; 9.523  ; Rise       ; clock           ;
; num[*]          ; clock      ; 8.311  ; 8.311  ; Rise       ; clock           ;
;  num[0]         ; clock      ; 8.049  ; 8.049  ; Rise       ; clock           ;
;  num[1]         ; clock      ; 7.920  ; 7.920  ; Rise       ; clock           ;
;  num[2]         ; clock      ; 8.311  ; 8.311  ; Rise       ; clock           ;
;  num[3]         ; clock      ; 8.030  ; 8.030  ; Rise       ; clock           ;
;  num[4]         ; clock      ; 8.080  ; 8.080  ; Rise       ; clock           ;
;  num[5]         ; clock      ; 8.307  ; 8.307  ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 12.676 ; 12.676 ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 12.473 ; 12.473 ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 11.348 ; 11.348 ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 12.183 ; 12.183 ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 12.676 ; 12.676 ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 10.778 ; 10.778 ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 12.274 ; 12.274 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; address[*]      ; clock      ; 8.375  ; 8.375  ; Rise       ; clock           ;
;  address[0]     ; clock      ; 8.375  ; 8.375  ; Rise       ; clock           ;
;  address[1]     ; clock      ; 8.915  ; 8.915  ; Rise       ; clock           ;
;  address[2]     ; clock      ; 8.380  ; 8.380  ; Rise       ; clock           ;
;  address[3]     ; clock      ; 8.670  ; 8.670  ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 11.316 ; 11.316 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 11.317 ; 11.317 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 11.316 ; 11.316 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 11.655 ; 11.655 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 12.680 ; 12.680 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 12.556 ; 12.556 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 12.632 ; 12.632 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 11.557 ; 11.557 ; Rise       ; clock           ;
; empty           ; clock      ; 8.653  ; 8.653  ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 10.757 ; 10.757 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 10.757 ; 10.757 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 10.770 ; 10.770 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 11.209 ; 11.209 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 11.503 ; 11.503 ; Rise       ; clock           ;
; full            ; clock      ; 8.904  ; 8.904  ; Rise       ; clock           ;
; num[*]          ; clock      ; 7.920  ; 7.920  ; Rise       ; clock           ;
;  num[0]         ; clock      ; 8.049  ; 8.049  ; Rise       ; clock           ;
;  num[1]         ; clock      ; 7.920  ; 7.920  ; Rise       ; clock           ;
;  num[2]         ; clock      ; 8.311  ; 8.311  ; Rise       ; clock           ;
;  num[3]         ; clock      ; 8.030  ; 8.030  ; Rise       ; clock           ;
;  num[4]         ; clock      ; 8.080  ; 8.080  ; Rise       ; clock           ;
;  num[5]         ; clock      ; 8.307  ; 8.307  ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 8.818  ; 8.818  ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 11.105 ; 11.105 ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 9.067  ; 9.067  ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 10.514 ; 10.514 ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 10.537 ; 10.537 ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 8.818  ; 8.818  ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 10.352 ; 10.352 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.840 ; -806.350      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.619 ; -516.002      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.178 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -1.880 ; -1125.780     ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                             ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.840 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.000      ; 3.872      ;
; -2.839 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.871      ;
; -2.835 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.000      ; 3.867      ;
; -2.834 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.866      ;
; -2.830 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.000      ; 3.862      ;
; -2.829 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.861      ;
; -2.770 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.802      ;
; -2.768 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; 0.000      ; 3.800      ;
; -2.765 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.802      ;
; -2.765 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.797      ;
; -2.763 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; 0.000      ; 3.795      ;
; -2.761 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; 0.005      ; 3.798      ;
; -2.760 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.792      ;
; -2.760 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.797      ;
; -2.758 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; 0.000      ; 3.790      ;
; -2.757 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.789      ;
; -2.757 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; 0.000      ; 3.789      ;
; -2.756 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; 0.000      ; 3.788      ;
; -2.756 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; 0.005      ; 3.793      ;
; -2.755 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.792      ;
; -2.752 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.784      ;
; -2.752 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.784      ;
; -2.752 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; 0.000      ; 3.784      ;
; -2.751 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; 0.005      ; 3.788      ;
; -2.751 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; 0.000      ; 3.783      ;
; -2.747 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.779      ;
; -2.747 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; 0.000      ; 3.779      ;
; -2.747 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.779      ;
; -2.746 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; 0.000      ; 3.778      ;
; -2.742 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.774      ;
; -2.708 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]    ; clock        ; clock       ; 1.000        ; -0.004     ; 3.736      ;
; -2.707 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] ; clock        ; clock       ; 1.000        ; -0.004     ; 3.735      ;
; -2.703 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]    ; clock        ; clock       ; 1.000        ; -0.004     ; 3.731      ;
; -2.702 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] ; clock        ; clock       ; 1.000        ; -0.004     ; 3.730      ;
; -2.698 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]    ; clock        ; clock       ; 1.000        ; -0.004     ; 3.726      ;
; -2.697 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] ; clock        ; clock       ; 1.000        ; -0.004     ; 3.725      ;
; -2.689 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.715      ;
; -2.688 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.714      ;
; -2.619 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.645      ;
; -2.618 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.644      ;
; -2.617 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.643      ;
; -2.617 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.643      ;
; -2.614 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.645      ;
; -2.612 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.000      ; 3.644      ;
; -2.611 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.643      ;
; -2.610 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.001     ; 3.641      ;
; -2.607 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.633      ;
; -2.606 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.632      ;
; -2.606 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.000      ; 3.638      ;
; -2.606 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.632      ;
; -2.606 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.632      ;
; -2.605 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.637      ;
; -2.605 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.631      ;
; -2.602 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.004      ; 3.638      ;
; -2.601 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.004      ; 3.637      ;
; -2.601 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.627      ;
; -2.589 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.615      ;
; -2.588 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.614      ;
; -2.565 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.000      ; 3.597      ;
; -2.564 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.596      ;
; -2.558 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]     ; clock        ; clock       ; 1.000        ; 0.005      ; 3.595      ;
; -2.557 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]  ; clock        ; clock       ; 1.000        ; 0.005      ; 3.594      ;
; -2.557 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]    ; clock        ; clock       ; 1.000        ; -0.010     ; 3.579      ;
; -2.556 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[3]   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] ; clock        ; clock       ; 1.000        ; -0.010     ; 3.578      ;
; -2.555 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.000      ; 3.587      ;
; -2.554 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.586      ;
; -2.553 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]     ; clock        ; clock       ; 1.000        ; 0.005      ; 3.590      ;
; -2.553 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]     ; clock        ; clock       ; 1.000        ; 0.005      ; 3.590      ;
; -2.552 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]  ; clock        ; clock       ; 1.000        ; 0.005      ; 3.589      ;
; -2.552 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; 0.000      ; 3.584      ;
; -2.552 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]  ; clock        ; clock       ; 1.000        ; 0.005      ; 3.589      ;
; -2.551 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.583      ;
; -2.548 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.574      ;
; -2.548 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]     ; clock        ; clock       ; 1.000        ; 0.005      ; 3.585      ;
; -2.548 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]     ; clock        ; clock       ; 1.000        ; 0.005      ; 3.585      ;
; -2.547 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]  ; clock        ; clock       ; 1.000        ; 0.005      ; 3.584      ;
; -2.547 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]  ; clock        ; clock       ; 1.000        ; 0.005      ; 3.584      ;
; -2.546 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.572      ;
; -2.543 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.574      ;
; -2.543 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]     ; clock        ; clock       ; 1.000        ; 0.005      ; 3.580      ;
; -2.542 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.574      ;
; -2.542 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]  ; clock        ; clock       ; 1.000        ; 0.005      ; 3.579      ;
; -2.540 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; 0.000      ; 3.572      ;
; -2.539 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.001     ; 3.570      ;
; -2.537 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.574      ;
; -2.537 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.563      ;
; -2.536 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.568      ;
; -2.535 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.561      ;
; -2.535 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.561      ;
; -2.535 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.561      ;
; -2.534 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; 0.000      ; 3.566      ;
; -2.534 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.560      ;
; -2.533 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; 0.005      ; 3.570      ;
; -2.532 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.568      ;
; -2.532 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.563      ;
; -2.531 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.568      ;
; -2.530 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; 0.004      ; 3.566      ;
; -2.530 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.556      ;
; -2.529 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.561      ;
; -2.529 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; 0.000      ; 3.561      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[0]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg21 ; clock        ; clock       ; 0.000        ; 0.071      ; 0.452      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[4]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[4]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[5]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[5]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|stack_enable                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[0]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[0]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[0]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[1]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[0]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[0]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[1]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|rand_enable                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.005     ; 2.646      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.005     ; 2.646      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.005     ; 2.646      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.005     ; 2.646      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.005     ; 2.646      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.005     ; 2.646      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.643      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.619 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.645      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.008     ; 2.642      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.008     ; 2.642      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.008     ; 2.642      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.640      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.009     ; 2.641      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.009     ; 2.641      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.642      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.642      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.642      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.642      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 2.645      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.643      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[2]                                   ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.639      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[5]                                ; clock        ; clock       ; 1.000        ; -0.008     ; 2.642      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[5]                                ; clock        ; clock       ; 1.000        ; -0.008     ; 2.642      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[5]                                ; clock        ; clock       ; 1.000        ; -0.008     ; 2.642      ;
; -1.618 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 2.645      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.178 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.332      ;
; 1.178 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.332      ;
; 1.202 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.356      ;
; 1.202 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.356      ;
; 1.252 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.406      ;
; 1.252 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.406      ;
; 1.265 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.419      ;
; 1.265 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.419      ;
; 1.293 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.445      ;
; 1.293 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.445      ;
; 1.316 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[21] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.468      ;
; 1.316 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[21] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.468      ;
; 1.323 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.477      ;
; 1.323 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.477      ;
; 1.336 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[8]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.490      ;
; 1.336 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[8]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.490      ;
; 1.339 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.493      ;
; 1.339 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.493      ;
; 1.365 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.517      ;
; 1.365 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.517      ;
; 1.373 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.527      ;
; 1.373 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.527      ;
; 1.376 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.530      ;
; 1.376 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.530      ;
; 1.389 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.541      ;
; 1.389 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.541      ;
; 1.391 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.543      ;
; 1.391 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.543      ;
; 1.391 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.545      ;
; 1.391 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.545      ;
; 1.394 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.548      ;
; 1.394 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.548      ;
; 1.408 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.560      ;
; 1.408 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.560      ;
; 1.419 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.571      ;
; 1.419 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.571      ;
; 1.432 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.584      ;
; 1.432 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.584      ;
; 1.445 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.445 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.469 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.621      ;
; 1.469 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.621      ;
; 1.505 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.659      ;
; 1.505 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.659      ;
; 1.511 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.663      ;
; 1.511 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.663      ;
; 1.524 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.676      ;
; 1.524 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.676      ;
; 1.597 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.749      ;
; 1.597 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.749      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[2] ; clock        ; clock       ; 0.000        ; -0.006     ; 2.255      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[2] ; clock        ; clock       ; 0.000        ; -0.006     ; 2.255      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[2] ; clock        ; clock       ; 0.000        ; -0.006     ; 2.255      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.253      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.254      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.254      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.255      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.255      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.255      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.255      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.009     ; 2.252      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.003     ; 2.258      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.009     ; 2.252      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.009     ; 2.252      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.005     ; 2.256      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.009     ; 2.252      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.009     ; 2.252      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.009     ; 2.252      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[2]    ; clock        ; clock       ; 0.000        ; -0.009     ; 2.252      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.009     ; 2.252      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.009     ; 2.252      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.009     ; 2.252      ;
; 2.109 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.009     ; 2.252      ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; dealer_reset ; clock      ; 2.244 ; 2.244 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 1.013 ; 1.013 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.988 ; 0.988 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 1.013 ; 1.013 ; Rise       ; clock           ;
; request_deal ; clock      ; 2.174 ; 2.174 ; Rise       ; clock           ;
; stack_init   ; clock      ; 2.073 ; 2.073 ; Rise       ; clock           ;
; stack_reset  ; clock      ; 2.524 ; 2.524 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; dealer_reset ; clock      ; -1.953 ; -1.953 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 0.807  ; 0.807  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.787  ; 0.787  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.807  ; 0.807  ; Rise       ; clock           ;
; request_deal ; clock      ; -1.672 ; -1.672 ; Rise       ; clock           ;
; stack_init   ; clock      ; -1.768 ; -1.768 ; Rise       ; clock           ;
; stack_reset  ; clock      ; -1.709 ; -1.709 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; address[*]      ; clock      ; 4.582 ; 4.582 ; Rise       ; clock           ;
;  address[0]     ; clock      ; 4.394 ; 4.394 ; Rise       ; clock           ;
;  address[1]     ; clock      ; 4.582 ; 4.582 ; Rise       ; clock           ;
;  address[2]     ; clock      ; 4.394 ; 4.394 ; Rise       ; clock           ;
;  address[3]     ; clock      ; 4.513 ; 4.513 ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 7.902 ; 7.902 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 7.382 ; 7.382 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 7.409 ; 7.409 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 7.540 ; 7.540 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 7.902 ; 7.902 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 7.839 ; 7.839 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 7.877 ; 7.877 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 7.568 ; 7.568 ; Rise       ; clock           ;
; empty           ; clock      ; 4.718 ; 4.718 ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 7.540 ; 7.540 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 6.770 ; 6.770 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 6.878 ; 6.878 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 7.154 ; 7.154 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 7.540 ; 7.540 ; Rise       ; clock           ;
; full            ; clock      ; 4.784 ; 4.784 ; Rise       ; clock           ;
; num[*]          ; clock      ; 4.268 ; 4.268 ; Rise       ; clock           ;
;  num[0]         ; clock      ; 4.176 ; 4.176 ; Rise       ; clock           ;
;  num[1]         ; clock      ; 4.094 ; 4.094 ; Rise       ; clock           ;
;  num[2]         ; clock      ; 4.268 ; 4.268 ; Rise       ; clock           ;
;  num[3]         ; clock      ; 4.165 ; 4.165 ; Rise       ; clock           ;
;  num[4]         ; clock      ; 4.192 ; 4.192 ; Rise       ; clock           ;
;  num[5]         ; clock      ; 4.263 ; 4.263 ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 6.009 ; 6.009 ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 5.913 ; 5.913 ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 5.471 ; 5.471 ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 5.777 ; 5.777 ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 5.998 ; 5.998 ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 5.270 ; 5.270 ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 6.009 ; 6.009 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; address[*]      ; clock      ; 4.394 ; 4.394 ; Rise       ; clock           ;
;  address[0]     ; clock      ; 4.394 ; 4.394 ; Rise       ; clock           ;
;  address[1]     ; clock      ; 4.582 ; 4.582 ; Rise       ; clock           ;
;  address[2]     ; clock      ; 4.394 ; 4.394 ; Rise       ; clock           ;
;  address[3]     ; clock      ; 4.513 ; 4.513 ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 5.433 ; 5.433 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 5.433 ; 5.433 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 5.465 ; 5.465 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 5.602 ; 5.602 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 5.953 ; 5.953 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 5.895 ; 5.895 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 5.931 ; 5.931 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 5.605 ; 5.605 ; Rise       ; clock           ;
; empty           ; clock      ; 4.447 ; 4.447 ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 5.252 ; 5.252 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 5.295 ; 5.295 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 5.252 ; 5.252 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 5.449 ; 5.449 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 5.684 ; 5.684 ; Rise       ; clock           ;
; full            ; clock      ; 4.513 ; 4.513 ; Rise       ; clock           ;
; num[*]          ; clock      ; 4.094 ; 4.094 ; Rise       ; clock           ;
;  num[0]         ; clock      ; 4.176 ; 4.176 ; Rise       ; clock           ;
;  num[1]         ; clock      ; 4.094 ; 4.094 ; Rise       ; clock           ;
;  num[2]         ; clock      ; 4.268 ; 4.268 ; Rise       ; clock           ;
;  num[3]         ; clock      ; 4.165 ; 4.165 ; Rise       ; clock           ;
;  num[4]         ; clock      ; 4.192 ; 4.192 ; Rise       ; clock           ;
;  num[5]         ; clock      ; 4.263 ; 4.263 ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 4.556 ; 4.556 ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 5.421 ; 5.421 ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 4.636 ; 4.636 ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 5.177 ; 5.177 ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 5.260 ; 5.260 ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 4.556 ; 4.556 ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 5.264 ; 5.264 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack     ; -9.333    ; 0.215 ; -4.372    ; 1.178   ; -2.064              ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 97.531              ;
;  clock               ; -9.333    ; 0.215 ; -4.372    ; 1.178   ; -2.064              ;
; Design-wide TNS      ; -2983.934 ; 0.0   ; -1396.071 ; 0.0     ; -1333.643           ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  clock               ; -2983.934 ; 0.000 ; -1396.071 ; 0.000   ; -1333.643           ;
+----------------------+-----------+-------+-----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; dealer_reset ; clock      ; 4.756 ; 4.756 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 3.873 ; 3.873 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 3.779 ; 3.779 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 3.873 ; 3.873 ; Rise       ; clock           ;
; request_deal ; clock      ; 4.646 ; 4.646 ; Rise       ; clock           ;
; stack_init   ; clock      ; 4.371 ; 4.371 ; Rise       ; clock           ;
; stack_reset  ; clock      ; 5.576 ; 5.576 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; dealer_reset ; clock      ; -1.953 ; -1.953 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 0.807  ; 0.807  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.787  ; 0.787  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.807  ; 0.807  ; Rise       ; clock           ;
; request_deal ; clock      ; -1.672 ; -1.672 ; Rise       ; clock           ;
; stack_init   ; clock      ; -1.768 ; -1.768 ; Rise       ; clock           ;
; stack_reset  ; clock      ; -1.709 ; -1.709 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; address[*]      ; clock      ; 8.915  ; 8.915  ; Rise       ; clock           ;
;  address[0]     ; clock      ; 8.375  ; 8.375  ; Rise       ; clock           ;
;  address[1]     ; clock      ; 8.915  ; 8.915  ; Rise       ; clock           ;
;  address[2]     ; clock      ; 8.380  ; 8.380  ; Rise       ; clock           ;
;  address[3]     ; clock      ; 8.670  ; 8.670  ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 18.198 ; 18.198 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 16.827 ; 16.827 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 16.852 ; 16.852 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 17.192 ; 17.192 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 18.198 ; 18.198 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 18.069 ; 18.069 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 18.142 ; 18.142 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 17.097 ; 17.097 ; Rise       ; clock           ;
; empty           ; clock      ; 9.316  ; 9.316  ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 16.760 ; 16.760 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 14.872 ; 14.872 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 15.354 ; 15.354 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 16.059 ; 16.059 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 16.760 ; 16.760 ; Rise       ; clock           ;
; full            ; clock      ; 9.523  ; 9.523  ; Rise       ; clock           ;
; num[*]          ; clock      ; 8.311  ; 8.311  ; Rise       ; clock           ;
;  num[0]         ; clock      ; 8.049  ; 8.049  ; Rise       ; clock           ;
;  num[1]         ; clock      ; 7.920  ; 7.920  ; Rise       ; clock           ;
;  num[2]         ; clock      ; 8.311  ; 8.311  ; Rise       ; clock           ;
;  num[3]         ; clock      ; 8.030  ; 8.030  ; Rise       ; clock           ;
;  num[4]         ; clock      ; 8.080  ; 8.080  ; Rise       ; clock           ;
;  num[5]         ; clock      ; 8.307  ; 8.307  ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 12.676 ; 12.676 ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 12.473 ; 12.473 ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 11.348 ; 11.348 ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 12.183 ; 12.183 ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 12.676 ; 12.676 ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 10.778 ; 10.778 ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 12.274 ; 12.274 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; address[*]      ; clock      ; 4.394 ; 4.394 ; Rise       ; clock           ;
;  address[0]     ; clock      ; 4.394 ; 4.394 ; Rise       ; clock           ;
;  address[1]     ; clock      ; 4.582 ; 4.582 ; Rise       ; clock           ;
;  address[2]     ; clock      ; 4.394 ; 4.394 ; Rise       ; clock           ;
;  address[3]     ; clock      ; 4.513 ; 4.513 ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 5.433 ; 5.433 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 5.433 ; 5.433 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 5.465 ; 5.465 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 5.602 ; 5.602 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 5.953 ; 5.953 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 5.895 ; 5.895 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 5.931 ; 5.931 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 5.605 ; 5.605 ; Rise       ; clock           ;
; empty           ; clock      ; 4.447 ; 4.447 ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 5.252 ; 5.252 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 5.295 ; 5.295 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 5.252 ; 5.252 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 5.449 ; 5.449 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 5.684 ; 5.684 ; Rise       ; clock           ;
; full            ; clock      ; 4.513 ; 4.513 ; Rise       ; clock           ;
; num[*]          ; clock      ; 4.094 ; 4.094 ; Rise       ; clock           ;
;  num[0]         ; clock      ; 4.176 ; 4.176 ; Rise       ; clock           ;
;  num[1]         ; clock      ; 4.094 ; 4.094 ; Rise       ; clock           ;
;  num[2]         ; clock      ; 4.268 ; 4.268 ; Rise       ; clock           ;
;  num[3]         ; clock      ; 4.165 ; 4.165 ; Rise       ; clock           ;
;  num[4]         ; clock      ; 4.192 ; 4.192 ; Rise       ; clock           ;
;  num[5]         ; clock      ; 4.263 ; 4.263 ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 4.556 ; 4.556 ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 5.421 ; 5.421 ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 4.636 ; 4.636 ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 5.177 ; 5.177 ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 5.260 ; 5.260 ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 4.556 ; 4.556 ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 5.264 ; 5.264 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 117054   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 117054   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 8000     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 8000     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 748   ; 748  ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 1242  ; 1242 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 24 16:25:54 2017
Info: Command: quartus_sta g03_lab4 -c g03_lab4
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g03_lab4.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Warning (332125): Found combinational loop of 188 nodes
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~90|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~90|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~30|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~30|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~59|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~59|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~60|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~60|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~0|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~0|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~28|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~28|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~30|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~30|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~32|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~32|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~34|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~34|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~36|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~36|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~38|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~38|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~40|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~40|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~42|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~42|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~44|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~44|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~46|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~46|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~48|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~48|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~50|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~50|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~52|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~52|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~54|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~54|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~57|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~57|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~59|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~62|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~62|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~64|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~64|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~4|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~4|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~32|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~66|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~66|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~68|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~68|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~8|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~8|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~36|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~70|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~70|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~72|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~72|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~12|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~12|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~40|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~74|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~74|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~76|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~76|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~16|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~16|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~44|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~78|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~78|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~80|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~80|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~20|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~20|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~48|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~82|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~82|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~84|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~84|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~24|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~24|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~52|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~86|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~86|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~88|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~88|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~28|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~28|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~57|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~90|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~88|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~88|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~28|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~30|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~86|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~26|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~26|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~54|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~88|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~86|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~26|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~28|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~84|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~84|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~86|cin"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~24|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~26|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~82|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~22|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~22|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~50|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~84|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~82|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~22|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~24|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~80|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~80|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~82|cin"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~20|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~22|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~78|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~18|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~18|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~46|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~80|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~78|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~18|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~20|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~76|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~76|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~78|cin"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~16|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~18|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~74|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~14|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~14|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~42|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~76|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~74|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~14|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~16|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~72|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~72|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~74|cin"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~12|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~14|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~70|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~10|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~10|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~38|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~72|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~70|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~10|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~12|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~68|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~68|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~70|cin"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~8|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~10|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~66|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~6|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~6|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~34|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~68|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~66|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~6|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~8|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~64|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~64|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~66|cin"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~4|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~6|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~62|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~2|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~2|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~30|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~64|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~62|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~2|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~4|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~60|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~60|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~62|cin"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~0|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~2|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~90|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~28|datab"
Critical Warning (332081): Design contains combinational loop of 188 nodes. Estimating the delays through the loop.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.333     -2983.934 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332146): Worst-case recovery slack is -4.372
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.372     -1396.071 clock 
Info (332146): Worst-case removal slack is 2.775
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.775         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1333.643 clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.840
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.840      -806.350 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is -1.619
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.619      -516.002 clock 
Info (332146): Worst-case removal slack is 1.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.178         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1125.780 clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 192 warnings
    Info: Peak virtual memory: 555 megabytes
    Info: Processing ended: Fri Nov 24 16:25:56 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


