#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f615d70 .scope module, "full_adder" "full_adder" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 8 "in2";
    .port_info 2 /OUTPUT 8 "out";
    .port_info 3 /OUTPUT 1 "cout";
P_0x13f6221d0 .param/l "SIZE" 0 2 8, +C4<00000000000000000000000000001000>;
v0x13f6361a0_0 .net "cout", 0 0, L_0x13f63af00;  1 drivers
o0x140041540 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13f636230_0 .net "in1", 7 0, o0x140041540;  0 drivers
o0x140041570 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13f6362c0_0 .net "in2", 7 0, o0x140041570;  0 drivers
v0x13f636350_0 .net "out", 7 0, L_0x13f63a140;  1 drivers
v0x13f636400_0 .net "tmp", 7 0, L_0x13f63aac0;  1 drivers
L_0x13f636b00 .part o0x140041540, 1, 1;
L_0x13f636c20 .part o0x140041570, 1, 1;
L_0x13f636780 .part L_0x13f63aac0, 0, 1;
L_0x13f637370 .part o0x140041540, 2, 1;
L_0x13f637490 .part o0x140041570, 2, 1;
L_0x13f6375e0 .part L_0x13f63aac0, 1, 1;
L_0x13f637bb0 .part o0x140041540, 3, 1;
L_0x13f637cd0 .part o0x140041570, 3, 1;
L_0x13f637df0 .part L_0x13f63aac0, 2, 1;
L_0x13f6383b0 .part o0x140041540, 4, 1;
L_0x13f638550 .part o0x140041570, 4, 1;
L_0x13f6386f0 .part L_0x13f63aac0, 3, 1;
L_0x13f638ca0 .part o0x140041540, 5, 1;
L_0x13f638e30 .part o0x140041570, 5, 1;
L_0x13f638f50 .part L_0x13f63aac0, 4, 1;
L_0x13f6394c0 .part o0x140041540, 6, 1;
L_0x13f6395e0 .part o0x140041570, 6, 1;
L_0x13f639140 .part L_0x13f63aac0, 5, 1;
L_0x13f639ca0 .part o0x140041540, 7, 1;
L_0x13f639e60 .part o0x140041570, 7, 1;
L_0x13f639f80 .part L_0x13f63aac0, 6, 1;
L_0x13f63a4c0 .part o0x140041540, 0, 1;
L_0x13f63a6e0 .part o0x140041570, 0, 1;
LS_0x13f63a140_0_0 .concat8 [ 1 1 1 1], L_0x13f639de0, L_0x13f636600, L_0x13f636e70, L_0x13f637730;
LS_0x13f63a140_0_4 .concat8 [ 1 1 1 1], L_0x13f637f00, L_0x13f638800, L_0x13f638920, L_0x13f639800;
L_0x13f63a140 .concat8 [ 4 4 0 0], LS_0x13f63a140_0_0, LS_0x13f63a140_0_4;
LS_0x13f63aac0_0_0 .concat8 [ 1 1 1 1], L_0x13f63a3d0, L_0x13f636a10, L_0x13f637280, L_0x13f637ac0;
LS_0x13f63aac0_0_4 .concat8 [ 1 1 1 1], L_0x13f6382c0, L_0x13f638bb0, L_0x13f6393d0, L_0x13f639bb0;
L_0x13f63aac0 .concat8 [ 4 4 0 0], LS_0x13f63aac0_0_0, LS_0x13f63aac0_0_4;
L_0x13f63af00 .part L_0x13f63aac0, 7, 1;
S_0x13f6160c0 .scope module, "f1" "full_adder_cell" 2 12, 2 1 0, S_0x13f615d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13f639700 .functor XOR 1, L_0x13f63a4c0, L_0x13f63a6e0, C4<0>, C4<0>;
L_0x140078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13f639de0 .functor XOR 1, L_0x13f639700, L_0x140078010, C4<0>, C4<0>;
L_0x13f63a0d0 .functor AND 1, L_0x13f63a4c0, L_0x13f63a6e0, C4<1>, C4<1>;
L_0x13f63a1e0 .functor XOR 1, L_0x13f63a4c0, L_0x13f63a6e0, C4<0>, C4<0>;
L_0x13f63a270 .functor AND 1, L_0x13f63a1e0, L_0x140078010, C4<1>, C4<1>;
L_0x13f63a3d0 .functor OR 1, L_0x13f63a0d0, L_0x13f63a270, C4<0>, C4<0>;
v0x13f608e20_0 .net *"_ivl_0", 0 0, L_0x13f639700;  1 drivers
v0x13f630a40_0 .net *"_ivl_4", 0 0, L_0x13f63a0d0;  1 drivers
v0x13f630ae0_0 .net *"_ivl_6", 0 0, L_0x13f63a1e0;  1 drivers
v0x13f630b90_0 .net *"_ivl_8", 0 0, L_0x13f63a270;  1 drivers
v0x13f630c40_0 .net "a", 0 0, L_0x13f63a4c0;  1 drivers
v0x13f630d20_0 .net "b", 0 0, L_0x13f63a6e0;  1 drivers
v0x13f630dc0_0 .net "cin", 0 0, L_0x140078010;  1 drivers
v0x13f630e60_0 .net "cout", 0 0, L_0x13f63a3d0;  1 drivers
v0x13f630f00_0 .net "sum", 0 0, L_0x13f639de0;  1 drivers
S_0x13f631080 .scope generate, "genblk1[1]" "genblk1[1]" 2 15, 2 15 0, S_0x13f615d70;
 .timescale 0 0;
P_0x13f631240 .param/l "i" 1 2 15, +C4<01>;
S_0x13f6312c0 .scope module, "f1" "full_adder_cell" 2 16, 2 1 0, S_0x13f631080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13f636530 .functor XOR 1, L_0x13f636b00, L_0x13f636c20, C4<0>, C4<0>;
L_0x13f636600 .functor XOR 1, L_0x13f636530, L_0x13f636780, C4<0>, C4<0>;
L_0x13f6366f0 .functor AND 1, L_0x13f636b00, L_0x13f636c20, C4<1>, C4<1>;
L_0x13f636820 .functor XOR 1, L_0x13f636b00, L_0x13f636c20, C4<0>, C4<0>;
L_0x13f6368b0 .functor AND 1, L_0x13f636820, L_0x13f636780, C4<1>, C4<1>;
L_0x13f636a10 .functor OR 1, L_0x13f6366f0, L_0x13f6368b0, C4<0>, C4<0>;
v0x13f631500_0 .net *"_ivl_0", 0 0, L_0x13f636530;  1 drivers
v0x13f6315b0_0 .net *"_ivl_4", 0 0, L_0x13f6366f0;  1 drivers
v0x13f631660_0 .net *"_ivl_6", 0 0, L_0x13f636820;  1 drivers
v0x13f631720_0 .net *"_ivl_8", 0 0, L_0x13f6368b0;  1 drivers
v0x13f6317d0_0 .net "a", 0 0, L_0x13f636b00;  1 drivers
v0x13f6318b0_0 .net "b", 0 0, L_0x13f636c20;  1 drivers
v0x13f631950_0 .net "cin", 0 0, L_0x13f636780;  1 drivers
v0x13f6319f0_0 .net "cout", 0 0, L_0x13f636a10;  1 drivers
v0x13f631a90_0 .net "sum", 0 0, L_0x13f636600;  1 drivers
S_0x13f631c10 .scope generate, "genblk1[2]" "genblk1[2]" 2 15, 2 15 0, S_0x13f615d70;
 .timescale 0 0;
P_0x13f631dd0 .param/l "i" 1 2 15, +C4<010>;
S_0x13f631e50 .scope module, "f1" "full_adder_cell" 2 16, 2 1 0, S_0x13f631c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13f636d80 .functor XOR 1, L_0x13f637370, L_0x13f637490, C4<0>, C4<0>;
L_0x13f636e70 .functor XOR 1, L_0x13f636d80, L_0x13f6375e0, C4<0>, C4<0>;
L_0x13f636f60 .functor AND 1, L_0x13f637370, L_0x13f637490, C4<1>, C4<1>;
L_0x13f637090 .functor XOR 1, L_0x13f637370, L_0x13f637490, C4<0>, C4<0>;
L_0x13f637120 .functor AND 1, L_0x13f637090, L_0x13f6375e0, C4<1>, C4<1>;
L_0x13f637280 .functor OR 1, L_0x13f636f60, L_0x13f637120, C4<0>, C4<0>;
v0x13f632090_0 .net *"_ivl_0", 0 0, L_0x13f636d80;  1 drivers
v0x13f632150_0 .net *"_ivl_4", 0 0, L_0x13f636f60;  1 drivers
v0x13f632200_0 .net *"_ivl_6", 0 0, L_0x13f637090;  1 drivers
v0x13f6322c0_0 .net *"_ivl_8", 0 0, L_0x13f637120;  1 drivers
v0x13f632370_0 .net "a", 0 0, L_0x13f637370;  1 drivers
v0x13f632450_0 .net "b", 0 0, L_0x13f637490;  1 drivers
v0x13f6324f0_0 .net "cin", 0 0, L_0x13f6375e0;  1 drivers
v0x13f632590_0 .net "cout", 0 0, L_0x13f637280;  1 drivers
v0x13f632630_0 .net "sum", 0 0, L_0x13f636e70;  1 drivers
S_0x13f6327b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 15, 2 15 0, S_0x13f615d70;
 .timescale 0 0;
P_0x13f632970 .param/l "i" 1 2 15, +C4<011>;
S_0x13f6329f0 .scope module, "f1" "full_adder_cell" 2 16, 2 1 0, S_0x13f6327b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13f6376c0 .functor XOR 1, L_0x13f637bb0, L_0x13f637cd0, C4<0>, C4<0>;
L_0x13f637730 .functor XOR 1, L_0x13f6376c0, L_0x13f637df0, C4<0>, C4<0>;
L_0x13f6377e0 .functor AND 1, L_0x13f637bb0, L_0x13f637cd0, C4<1>, C4<1>;
L_0x13f6378d0 .functor XOR 1, L_0x13f637bb0, L_0x13f637cd0, C4<0>, C4<0>;
L_0x13f637960 .functor AND 1, L_0x13f6378d0, L_0x13f637df0, C4<1>, C4<1>;
L_0x13f637ac0 .functor OR 1, L_0x13f6377e0, L_0x13f637960, C4<0>, C4<0>;
v0x13f632c30_0 .net *"_ivl_0", 0 0, L_0x13f6376c0;  1 drivers
v0x13f632ce0_0 .net *"_ivl_4", 0 0, L_0x13f6377e0;  1 drivers
v0x13f632d90_0 .net *"_ivl_6", 0 0, L_0x13f6378d0;  1 drivers
v0x13f632e50_0 .net *"_ivl_8", 0 0, L_0x13f637960;  1 drivers
v0x13f632f00_0 .net "a", 0 0, L_0x13f637bb0;  1 drivers
v0x13f632fe0_0 .net "b", 0 0, L_0x13f637cd0;  1 drivers
v0x13f633080_0 .net "cin", 0 0, L_0x13f637df0;  1 drivers
v0x13f633120_0 .net "cout", 0 0, L_0x13f637ac0;  1 drivers
v0x13f6331c0_0 .net "sum", 0 0, L_0x13f637730;  1 drivers
S_0x13f633340 .scope generate, "genblk1[4]" "genblk1[4]" 2 15, 2 15 0, S_0x13f615d70;
 .timescale 0 0;
P_0x13f633540 .param/l "i" 1 2 15, +C4<0100>;
S_0x13f6335c0 .scope module, "f1" "full_adder_cell" 2 16, 2 1 0, S_0x13f633340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13f637e90 .functor XOR 1, L_0x13f6383b0, L_0x13f638550, C4<0>, C4<0>;
L_0x13f637f00 .functor XOR 1, L_0x13f637e90, L_0x13f6386f0, C4<0>, C4<0>;
L_0x13f637fd0 .functor AND 1, L_0x13f6383b0, L_0x13f638550, C4<1>, C4<1>;
L_0x13f638100 .functor XOR 1, L_0x13f6383b0, L_0x13f638550, C4<0>, C4<0>;
L_0x13f638190 .functor AND 1, L_0x13f638100, L_0x13f6386f0, C4<1>, C4<1>;
L_0x13f6382c0 .functor OR 1, L_0x13f637fd0, L_0x13f638190, C4<0>, C4<0>;
v0x13f633800_0 .net *"_ivl_0", 0 0, L_0x13f637e90;  1 drivers
v0x13f633890_0 .net *"_ivl_4", 0 0, L_0x13f637fd0;  1 drivers
v0x13f633940_0 .net *"_ivl_6", 0 0, L_0x13f638100;  1 drivers
v0x13f633a00_0 .net *"_ivl_8", 0 0, L_0x13f638190;  1 drivers
v0x13f633ab0_0 .net "a", 0 0, L_0x13f6383b0;  1 drivers
v0x13f633b90_0 .net "b", 0 0, L_0x13f638550;  1 drivers
v0x13f633c30_0 .net "cin", 0 0, L_0x13f6386f0;  1 drivers
v0x13f633cd0_0 .net "cout", 0 0, L_0x13f6382c0;  1 drivers
v0x13f633d70_0 .net "sum", 0 0, L_0x13f637f00;  1 drivers
S_0x13f633ef0 .scope generate, "genblk1[5]" "genblk1[5]" 2 15, 2 15 0, S_0x13f615d70;
 .timescale 0 0;
P_0x13f6340b0 .param/l "i" 1 2 15, +C4<0101>;
S_0x13f634130 .scope module, "f1" "full_adder_cell" 2 16, 2 1 0, S_0x13f633ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13f638790 .functor XOR 1, L_0x13f638ca0, L_0x13f638e30, C4<0>, C4<0>;
L_0x13f638800 .functor XOR 1, L_0x13f638790, L_0x13f638f50, C4<0>, C4<0>;
L_0x13f6388b0 .functor AND 1, L_0x13f638ca0, L_0x13f638e30, C4<1>, C4<1>;
L_0x13f6389c0 .functor XOR 1, L_0x13f638ca0, L_0x13f638e30, C4<0>, C4<0>;
L_0x13f638a50 .functor AND 1, L_0x13f6389c0, L_0x13f638f50, C4<1>, C4<1>;
L_0x13f638bb0 .functor OR 1, L_0x13f6388b0, L_0x13f638a50, C4<0>, C4<0>;
v0x13f634370_0 .net *"_ivl_0", 0 0, L_0x13f638790;  1 drivers
v0x13f634420_0 .net *"_ivl_4", 0 0, L_0x13f6388b0;  1 drivers
v0x13f6344d0_0 .net *"_ivl_6", 0 0, L_0x13f6389c0;  1 drivers
v0x13f634590_0 .net *"_ivl_8", 0 0, L_0x13f638a50;  1 drivers
v0x13f634640_0 .net "a", 0 0, L_0x13f638ca0;  1 drivers
v0x13f634720_0 .net "b", 0 0, L_0x13f638e30;  1 drivers
v0x13f6347c0_0 .net "cin", 0 0, L_0x13f638f50;  1 drivers
v0x13f634860_0 .net "cout", 0 0, L_0x13f638bb0;  1 drivers
v0x13f634900_0 .net "sum", 0 0, L_0x13f638800;  1 drivers
S_0x13f634a80 .scope generate, "genblk1[6]" "genblk1[6]" 2 15, 2 15 0, S_0x13f615d70;
 .timescale 0 0;
P_0x13f634c40 .param/l "i" 1 2 15, +C4<0110>;
S_0x13f634cc0 .scope module, "f1" "full_adder_cell" 2 16, 2 1 0, S_0x13f634a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13f638dc0 .functor XOR 1, L_0x13f6394c0, L_0x13f6395e0, C4<0>, C4<0>;
L_0x13f638920 .functor XOR 1, L_0x13f638dc0, L_0x13f639140, C4<0>, C4<0>;
L_0x13f6390b0 .functor AND 1, L_0x13f6394c0, L_0x13f6395e0, C4<1>, C4<1>;
L_0x13f6391e0 .functor XOR 1, L_0x13f6394c0, L_0x13f6395e0, C4<0>, C4<0>;
L_0x13f639270 .functor AND 1, L_0x13f6391e0, L_0x13f639140, C4<1>, C4<1>;
L_0x13f6393d0 .functor OR 1, L_0x13f6390b0, L_0x13f639270, C4<0>, C4<0>;
v0x13f634f00_0 .net *"_ivl_0", 0 0, L_0x13f638dc0;  1 drivers
v0x13f634fb0_0 .net *"_ivl_4", 0 0, L_0x13f6390b0;  1 drivers
v0x13f635060_0 .net *"_ivl_6", 0 0, L_0x13f6391e0;  1 drivers
v0x13f635120_0 .net *"_ivl_8", 0 0, L_0x13f639270;  1 drivers
v0x13f6351d0_0 .net "a", 0 0, L_0x13f6394c0;  1 drivers
v0x13f6352b0_0 .net "b", 0 0, L_0x13f6395e0;  1 drivers
v0x13f635350_0 .net "cin", 0 0, L_0x13f639140;  1 drivers
v0x13f6353f0_0 .net "cout", 0 0, L_0x13f6393d0;  1 drivers
v0x13f635490_0 .net "sum", 0 0, L_0x13f638920;  1 drivers
S_0x13f635610 .scope generate, "genblk1[7]" "genblk1[7]" 2 15, 2 15 0, S_0x13f615d70;
 .timescale 0 0;
P_0x13f6357d0 .param/l "i" 1 2 15, +C4<0111>;
S_0x13f635850 .scope module, "f1" "full_adder_cell" 2 16, 2 1 0, S_0x13f635610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13f639790 .functor XOR 1, L_0x13f639ca0, L_0x13f639e60, C4<0>, C4<0>;
L_0x13f639800 .functor XOR 1, L_0x13f639790, L_0x13f639f80, C4<0>, C4<0>;
L_0x13f6398b0 .functor AND 1, L_0x13f639ca0, L_0x13f639e60, C4<1>, C4<1>;
L_0x13f6399c0 .functor XOR 1, L_0x13f639ca0, L_0x13f639e60, C4<0>, C4<0>;
L_0x13f639a50 .functor AND 1, L_0x13f6399c0, L_0x13f639f80, C4<1>, C4<1>;
L_0x13f639bb0 .functor OR 1, L_0x13f6398b0, L_0x13f639a50, C4<0>, C4<0>;
v0x13f635a90_0 .net *"_ivl_0", 0 0, L_0x13f639790;  1 drivers
v0x13f635b40_0 .net *"_ivl_4", 0 0, L_0x13f6398b0;  1 drivers
v0x13f635bf0_0 .net *"_ivl_6", 0 0, L_0x13f6399c0;  1 drivers
v0x13f635cb0_0 .net *"_ivl_8", 0 0, L_0x13f639a50;  1 drivers
v0x13f635d60_0 .net "a", 0 0, L_0x13f639ca0;  1 drivers
v0x13f635e40_0 .net "b", 0 0, L_0x13f639e60;  1 drivers
v0x13f635ee0_0 .net "cin", 0 0, L_0x13f639f80;  1 drivers
v0x13f635f80_0 .net "cout", 0 0, L_0x13f639bb0;  1 drivers
v0x13f636020_0 .net "sum", 0 0, L_0x13f639800;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "adder.v";
