{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 22:56:42 2012 " "Info: Processing started: Tue Feb 28 22:56:42 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c proc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Info (12023): Found entity 1: proc" {  } { { "proc.v" "" { Text "E:/quartus_workspace/rob_processor/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MAR.v(31) " "Warning (10273): Verilog HDL warning at MAR.v(31): extended using \"x\" or \"z\"" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Info (12023): Found entity 1: MAR" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info (12023): Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/quartus_workspace/rob_processor/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MDR.v(32) " "Warning (10273): Verilog HDL warning at MDR.v(32): extended using \"x\" or \"z\"" {  } { { "MDR.v" "" { Text "E:/quartus_workspace/rob_processor/MDR.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info (12023): Found entity 1: MDR" {  } { { "MDR.v" "" { Text "E:/quartus_workspace/rob_processor/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(26) " "Warning (10273): Verilog HDL warning at ALU.v(26): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(16) " "Warning (10268): Verilog HDL information at ALU.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IR.v(26) " "Warning (10273): Verilog HDL warning at IR.v(26): extended using \"x\" or \"z\"" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info (12023): Found entity 1: IR" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PC.v(32) " "Warning (10273): Verilog HDL warning at PC.v(32): extended using \"x\" or \"z\"" {  } { { "PC.v" "" { Text "E:/quartus_workspace/rob_processor/PC.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info (12023): Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/quartus_workspace/rob_processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AC.v(27) " "Warning (10273): Verilog HDL warning at AC.v(27): extended using \"x\" or \"z\"" {  } { { "AC.v" "" { Text "E:/quartus_workspace/rob_processor/AC.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Info (12023): Found entity 1: AC" {  } { { "AC.v" "" { Text "E:/quartus_workspace/rob_processor/AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlblock.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file controlblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlBlock " "Info (12023): Found entity 1: ControlBlock" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Info (12127): Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlBlock ControlBlock:ctrlBlock " "Info (12128): Elaborating entity \"ControlBlock\" for hierarchy \"ControlBlock:ctrlBlock\"" {  } { { "proc.v" "ctrlBlock" { Text "E:/quartus_workspace/rob_processor/proc.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:mar " "Info (12128): Elaborating entity \"MAR\" for hierarchy \"MAR:mar\"" {  } { { "proc.v" "mar" { Text "E:/quartus_workspace/rob_processor/proc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 13 MAR.v(31) " "Warning (10230): Verilog HDL assignment warning at MAR.v(31): truncated value with size 18 to match size of target (13)" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:mem " "Info (12128): Elaborating entity \"Memory\" for hierarchy \"Memory:mem\"" {  } { { "proc.v" "mem" { Text "E:/quartus_workspace/rob_processor/proc.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:mdr " "Info (12128): Elaborating entity \"MDR\" for hierarchy \"MDR:mdr\"" {  } { { "proc.v" "mdr" { Text "E:/quartus_workspace/rob_processor/proc.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Info (12128): Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "proc.v" "pc" { Text "E:/quartus_workspace/rob_processor/proc.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:ir " "Info (12128): Elaborating entity \"IR\" for hierarchy \"IR:ir\"" {  } { { "proc.v" "ir" { Text "E:/quartus_workspace/rob_processor/proc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "proc.v" "alu" { Text "E:/quartus_workspace/rob_processor/proc.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable ALU.v(17) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(17): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out ALU.v(16) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datA ALU.v(43) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(43): variable \"datA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datB ALU.v(43) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(43): variable \"datB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[0\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[1\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[2\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[3\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[4\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[5\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[6\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[7\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[8\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[9\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[10\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[11\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[12\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[13\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[14\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[15\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[16\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[16\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[17\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[17\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[18\] ALU.v(17) " "Info (10041): Inferred latch for \"alu_out\[18\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[17\]\" " "Warning (13048): Converted tri-state node \"bBus\[17\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[16\]\" " "Warning (13048): Converted tri-state node \"bBus\[16\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[15\]\" " "Warning (13048): Converted tri-state node \"bBus\[15\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[14\]\" " "Warning (13048): Converted tri-state node \"bBus\[14\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[13\]\" " "Warning (13048): Converted tri-state node \"bBus\[13\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[12\]\" " "Warning (13048): Converted tri-state node \"bBus\[12\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[11\]\" " "Warning (13048): Converted tri-state node \"bBus\[11\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[10\]\" " "Warning (13048): Converted tri-state node \"bBus\[10\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[9\]\" " "Warning (13048): Converted tri-state node \"bBus\[9\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[8\]\" " "Warning (13048): Converted tri-state node \"bBus\[8\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[7\]\" " "Warning (13048): Converted tri-state node \"bBus\[7\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[6\]\" " "Warning (13048): Converted tri-state node \"bBus\[6\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[5\]\" " "Warning (13048): Converted tri-state node \"bBus\[5\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[4\]\" " "Warning (13048): Converted tri-state node \"bBus\[4\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[3\]\" " "Warning (13048): Converted tri-state node \"bBus\[3\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[2\]\" " "Warning (13048): Converted tri-state node \"bBus\[2\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[1\]\" " "Warning (13048): Converted tri-state node \"bBus\[1\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bBus\[0\]\" " "Warning (13048): Converted tri-state node \"bBus\[0\]\" into a selector" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[0\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[0\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[1\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[1\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[2\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[2\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[3\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[3\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[4\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[4\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[5\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[5\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[6\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[6\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[7\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[7\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[8\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[8\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[9\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[9\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[10\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[10\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[11\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[11\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[12\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[12\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[13\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[13\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[14\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[14\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[15\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[15\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[16\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[16\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:alu\|alu_out\[17\] " "Warning (13049): Converted tri-state buffer \"ALU:alu\|alu_out\[17\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[0\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[0\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[1\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[1\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[2\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[2\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[3\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[3\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[4\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[4\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[5\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[5\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[6\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[6\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[7\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[7\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[8\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[8\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[9\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[9\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[10\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[10\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[11\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[11\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[12\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[12\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[13\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[13\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[14\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[14\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[15\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[15\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[16\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[16\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:ir\|IRout\[17\] " "Warning (13049): Converted tri-state buffer \"IR:ir\|IRout\[17\]\" feeding internal logic into a wire" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[0\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[0\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[1\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[1\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[2\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[2\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[3\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[3\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[4\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[4\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[5\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[5\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[6\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[6\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[7\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[7\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[8\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[8\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[9\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[9\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[10\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[10\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[11\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[11\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:mar\|MARout\[12\] " "Warning (13049): Converted tri-state buffer \"MAR:mar\|MARout\[12\]\" feeding internal logic into a wire" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "61 61 " "Info (17049): 61 registers lost all their fanouts during netlist optimizations. The first 61 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[0\]~en " "Info (17050): Register \"IR:ir\|IRout\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[1\]~en " "Info (17050): Register \"IR:ir\|IRout\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[2\]~en " "Info (17050): Register \"IR:ir\|IRout\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[3\]~en " "Info (17050): Register \"IR:ir\|IRout\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[4\]~en " "Info (17050): Register \"IR:ir\|IRout\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[5\]~en " "Info (17050): Register \"IR:ir\|IRout\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[6\]~en " "Info (17050): Register \"IR:ir\|IRout\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[7\]~en " "Info (17050): Register \"IR:ir\|IRout\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[8\]~en " "Info (17050): Register \"IR:ir\|IRout\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[9\]~en " "Info (17050): Register \"IR:ir\|IRout\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[10\]~en " "Info (17050): Register \"IR:ir\|IRout\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[11\]~en " "Info (17050): Register \"IR:ir\|IRout\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[12\]~en " "Info (17050): Register \"IR:ir\|IRout\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[13\]~en " "Info (17050): Register \"IR:ir\|IRout\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[14\]~en " "Info (17050): Register \"IR:ir\|IRout\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[15\]~en " "Info (17050): Register \"IR:ir\|IRout\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[16\]~en " "Info (17050): Register \"IR:ir\|IRout\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IR:ir\|IRout\[17\]~en " "Info (17050): Register \"IR:ir\|IRout\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[0\]~en " "Info (17050): Register \"MAR:mar\|MARout\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[1\]~en " "Info (17050): Register \"MAR:mar\|MARout\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[2\]~en " "Info (17050): Register \"MAR:mar\|MARout\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[3\]~en " "Info (17050): Register \"MAR:mar\|MARout\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[4\]~en " "Info (17050): Register \"MAR:mar\|MARout\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[5\]~en " "Info (17050): Register \"MAR:mar\|MARout\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[6\]~en " "Info (17050): Register \"MAR:mar\|MARout\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[7\]~en " "Info (17050): Register \"MAR:mar\|MARout\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[8\]~en " "Info (17050): Register \"MAR:mar\|MARout\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[9\]~en " "Info (17050): Register \"MAR:mar\|MARout\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[10\]~en " "Info (17050): Register \"MAR:mar\|MARout\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[11\]~en " "Info (17050): Register \"MAR:mar\|MARout\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[12\]~en " "Info (17050): Register \"MAR:mar\|MARout\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[0\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[1\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[2\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[3\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[4\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[5\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[6\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[7\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[8\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[9\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[10\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[11\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[12\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[13\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[14\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[15\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[16\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MDR:mdr\|MDRout\[17\]~en " "Info (17050): Register \"MDR:mdr\|MDRout\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[12\]~reg0 " "Info (17050): Register \"MAR:mar\|MARout\[12\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MAR\[12\] " "Info (17050): Register \"MAR:mar\|MAR\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[11\]~reg0 " "Info (17050): Register \"MAR:mar\|MARout\[11\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MAR\[11\] " "Info (17050): Register \"MAR:mar\|MAR\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[10\]~reg0 " "Info (17050): Register \"MAR:mar\|MARout\[10\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MAR\[10\] " "Info (17050): Register \"MAR:mar\|MAR\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[9\]~reg0 " "Info (17050): Register \"MAR:mar\|MARout\[9\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MAR\[9\] " "Info (17050): Register \"MAR:mar\|MAR\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[8\]~reg0 " "Info (17050): Register \"MAR:mar\|MARout\[8\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MAR\[8\] " "Info (17050): Register \"MAR:mar\|MAR\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MARout\[7\]~reg0 " "Info (17050): Register \"MAR:mar\|MARout\[7\]~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MAR:mar\|MAR\[7\] " "Info (17050): Register \"MAR:mar\|MAR\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus_workspace/rob_processor/proc.map.smsg " "Info (144001): Generated suppressed messages file E:/quartus_workspace/rob_processor/proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "358 " "Info (21057): Implemented 358 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info (21058): Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info (21059): Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "346 " "Info (21061): Implemented 346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 22:56:48 2012 " "Info: Processing ended: Tue Feb 28 22:56:48 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
