0.7
2020.1
May 27 2020
20:09:33
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/sim/Convolution_Controller_Convolution_Controll_0_0.v,1614800982,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_xbar_1/sim/Convolution_Controller_xbar_1.v,,Convolution_Controller_Convolution_Controll_0_0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/src/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v,1614800986,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/BRAM/sim/BRAM.v,,BRAM_blk_mem_gen_0_0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_pc_0/sim/Convolution_Controller_auto_pc_0.v,1614801050,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_us_0/sim/Convolution_Controller_auto_us_0.v,,Convolution_Controller_auto_pc_0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_pc_1/sim/Convolution_Controller_auto_pc_1.v,1614801050,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/sim/Convolution_Controller.v,,Convolution_Controller_auto_pc_1,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_us_0/sim/Convolution_Controller_auto_us_0.v,1614801050,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_us_1/sim/Convolution_Controller_auto_us_1.v,,Convolution_Controller_auto_us_0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_us_1/sim/Convolution_Controller_auto_us_1.v,1614801050,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_pc_1/sim/Convolution_Controller_auto_pc_1.v,,Convolution_Controller_auto_us_1,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_axi_dma_0_0/sim/Convolution_Controller_axi_dma_0_0.vhd,1614093189,vhdl,,,,convolution_controller_axi_dma_0_0,,,,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_processing_system7_0_0/sim/Convolution_Controller_processing_system7_0_0.v,1614800978,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/src/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v,,Convolution_Controller_processing_system7_0_0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_rst_ps7_0_100M_0/sim/Convolution_Controller_rst_ps7_0_100M_0.vhd,1614800982,vhdl,,,,convolution_controller_rst_ps7_0_100m_0,,,,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_xbar_0/sim/Convolution_Controller_xbar_0.v,1614093202,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_pc_0/sim/Convolution_Controller_auto_pc_0.v,,Convolution_Controller_xbar_0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_xbar_1/sim/Convolution_Controller_xbar_1.v,1614800986,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_xbar_0/sim/Convolution_Controller_xbar_0.v,,Convolution_Controller_xbar_1,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/AXI_Convolution_Controller.v,1614800982,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/sim/Convolution_Controller_Convolution_Controll_0_0.v,,,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/BRAM/hdl/BRAM_wrapper.v,1614800982,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/bram_coupler.v,,BRAM_wrapper,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/BRAM/sim/BRAM.v,1614800982,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/BRAM/hdl/BRAM_wrapper.v,,BRAM,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/bram_coupler.v,1614800982,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/AXI_Convolution_Controller.v,,bram_coupler,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/sim/Convolution_Controller.v,1614801049,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/hdl/Convolution_Controller_wrapper.v,,Convolution_Controller;Convolution_Controller_axi_mem_intercon_0;Convolution_Controller_ps7_0_axi_periph_0;m00_couplers_imp_1MYSWF5;m00_couplers_imp_LXGO7B;m01_couplers_imp_ADAJYJ;s00_couplers_imp_1N78R0N;s00_couplers_imp_LVAG69;s01_couplers_imp_1H0AGNF,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/hdl/Convolution_Controller_wrapper.v,1614801049,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v,,Convolution_Controller_wrapper,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v,1614099271,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/Convolution_Top_s.v,,param_int_adder,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/Convolution_Top_s.v,1614097679,verilog,,,,CPE_Wrapper,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,1614099161,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,,matrixAccelerator,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v,1612757507,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,,fixedmultiplyCompute,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,1612757507,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v,,multiplyComputePynq,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl;../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
