#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Sep 29 12:31:23 2023
# Process ID: 30652
# Current directory: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29112 D:\ADAM LAB\IZ_Neuron_FPGA\FPGA_Implementation\DG_granule_model\DG_granule_model.xpr
# Log file: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/vivado.log
# Journal file: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model\vivado.jou
# Running On: LAPTOP-U9EM5UJ6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17007 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
start_gui
open_project {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1538.668 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 16
[Fri Sep 29 12:32:04 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
close [ open {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v} w ]
add_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp to D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 12:38:53 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Fri Sep 29 12:38:53 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}
file delete -force {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Sep 29 12:39:43 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model/b_MUL_v_sub_Vr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model/dv_DIV_dt'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model/u_ADD_d'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.691 . Memory (MB): peak = 1954.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2089.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2249.969 ; gain = 667.953
close_design
launch_runs impl_1 -jobs 16
[Fri Sep 29 12:42:54 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v}}] -no_script -reset -force -quiet
remove_files  {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v}}
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 12:57:18 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2267.828 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes rstn_IBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 12:59:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 12:59:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 13:01:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 13:02:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model/b_MUL_v_sub_Vr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model/dv_DIV_dt'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model/u_ADD_d'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.710 . Memory (MB): peak = 3906.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4026.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4120.500 ; gain = 234.672
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*LED*" ]
WARNING: [Vivado 12-507] No nets matched '*LED*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*led*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_Izhikevich_model/v_greater_or_equal_Vpeak[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list rstn_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_Izhikevich_model/v_reg[0]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_Izhikevich_model/v_reg[1]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_Izhikevich_model/v_reg[2]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_Izhikevich_model/v_reg[3]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_Izhikevich_model/v_reg[4]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_Izhikevich_model/v_reg[5]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_Izhikevich_model/v_reg[6]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_Izhikevich_model/v_reg[7]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {u_Izhikevich_model/v_reg[8]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {u_Izhikevich_model/v_reg[9]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {u_Izhikevich_model/v_reg[10]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {u_Izhikevich_model/v_reg[11]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {u_Izhikevich_model/v_reg[12]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {u_Izhikevich_model/v_reg[13]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {u_Izhikevich_model/v_reg[14]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {u_Izhikevich_model/v_reg[15]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {u_Izhikevich_model/v_reg[16]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {u_Izhikevich_model/v_reg[17]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {u_Izhikevich_model/v_reg[18]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {u_Izhikevich_model/v_reg[19]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {u_Izhikevich_model/v_reg[20]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {u_Izhikevich_model/v_reg[21]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {u_Izhikevich_model/v_reg[22]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {u_Izhikevich_model/v_reg[23]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {u_Izhikevich_model/v_reg[24]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {u_Izhikevich_model/v_reg[25]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {u_Izhikevich_model/v_reg[26]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {u_Izhikevich_model/v_reg[27]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {u_Izhikevich_model/v_reg[28]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {u_Izhikevich_model/v_reg[29]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {u_Izhikevich_model/v_reg[30]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {u_Izhikevich_model/v_reg[31]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {u_Izhikevich_model/v_reg[32]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {u_Izhikevich_model/v_reg[33]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {u_Izhikevich_model/v_reg[34]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {u_Izhikevich_model/v_reg[35]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {u_Izhikevich_model/v_reg[36]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {u_Izhikevich_model/v_reg[37]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {u_Izhikevich_model/v_reg[38]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {u_Izhikevich_model/v_reg[39]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {u_Izhikevich_model/v_reg[40]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {u_Izhikevich_model/v_reg[41]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {u_Izhikevich_model/v_reg[42]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {u_Izhikevich_model/v_reg[43]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {u_Izhikevich_model/v_reg[44]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {u_Izhikevich_model/v_reg[45]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {u_Izhikevich_model/v_reg[46]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {u_Izhikevich_model/v_reg[47]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {u_Izhikevich_model/v_reg[48]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {u_Izhikevich_model/v_reg[49]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {u_Izhikevich_model/v_reg[50]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {u_Izhikevich_model/v_reg[51]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {u_Izhikevich_model/v_reg[52]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {u_Izhikevich_model/v_reg[53]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {u_Izhikevich_model/v_reg[54]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {u_Izhikevich_model/v_reg[55]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {u_Izhikevich_model/v_reg[56]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {u_Izhikevich_model/v_reg[57]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {u_Izhikevich_model/v_reg[58]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {u_Izhikevich_model/v_reg[59]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {u_Izhikevich_model/v_reg[60]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {u_Izhikevich_model/v_reg[61]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {u_Izhikevich_model/v_reg[62]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {u_Izhikevich_model/v_reg[63]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list led_OBUF ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 13:05:20 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp to D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 13:15:04 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Fri Sep 29 13:15:04 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}
file delete -force {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 13:20:53 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Fri Sep 29 13:20:53 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model/b_MUL_v_sub_Vr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model/dv_DIV_dt'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model/u_ADD_d'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.699 . Memory (MB): peak = 4146.293 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_greater_or_equal_Vpeak[0]'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:175]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:175]
Finished Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4146.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4148.312 ; gain = 2.020
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list led_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list rstn_IBUF ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -jobs 16
[Fri Sep 29 13:25:25 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 13:33:14 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4169.320 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7a35t (JTAG device index = 0) and the probes file(s) D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx.
 The device core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE, has 66 ILA Input port(s), but the core in the probes file(s) have 2 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7a35t (JTAG device index = 0) and the probes file(s) D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx.
 The device core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE, has 66 ILA Input port(s), but the core in the probes file(s) have 2 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7a35t (JTAG device index = 0) and the probes file(s) D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx.
 The device core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE, has 66 ILA Input port(s), but the core in the probes file(s) have 2 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object u_Izhikevich_model/v_greater_or_equal_Vpeak was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[0]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[1]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[2]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[3]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[4]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[5]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[6]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[7]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[8]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[9]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[10]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[11]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[12]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[13]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[14]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[15]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[16]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[17]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[18]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[19]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[20]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[21]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[22]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[23]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[24]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[25]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[26]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[27]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[28]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[29]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[30]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[31]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[32]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[33]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[34]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[35]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[36]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[37]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[38]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[39]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[40]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[41]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[42]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[43]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[44]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[45]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[46]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[47]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[48]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[49]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[50]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[51]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[52]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[53]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[54]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[55]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[56]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[57]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[58]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[59]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[60]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[61]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[62]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[63]_P_n_0 was not found in the design.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes rstn_IBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes led_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 14:18:06
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Sep-29 14:19:02
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes rstn_IBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 14:19:18
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Sep-29 14:19:32
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes rstn_IBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 14:19:40
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Sep-29 14:20:00
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes led_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes rstn_IBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 14:20:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 14:20:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes rstn_IBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 14:20:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 14:20:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp to D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 14:23:04 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Fri Sep 29 14:23:04 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
[Fri Sep 29 14:24:05 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}
file delete -force {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Sep 29 14:26:24 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Sep 29 14:39:49 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Sep 29 14:42:43 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4176.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.double_compare
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_div
Compiling module xil_defaultlib.Izhikevich_model(para_t_step=64'...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 4176.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DG_granule_model_tb_behav -key {Behavioral:sim_1:Functional:DG_granule_model_tb} -tclbatch {DG_granule_model_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DG_granule_model_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:02:02 . Memory (MB): peak = 4176.773 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:02:03 . Memory (MB): peak = 4176.773 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:02:33 . Memory (MB): peak = 4176.773 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Sep 29 14:45:32 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
close_sim
INFO: xsimkernel Simulation Memory Usage: 132424 KB (Peak: 132424 KB), Simulation CPU Usage: 48296 ms
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model/b_MUL_v_sub_Vr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model/dv_DIV_dt'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model/u_ADD_d'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 4176.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_greater_or_equal_Vpeak[0]'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:162]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:162]
WARNING: [Vivado 12-507] No nets matched 'rstn_IBUF'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:181]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:181]
Finished Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4176.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4198.629 ; gain = 21.855
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*rstp*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list led_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list rstp_IBUF ]]
save_constraints
close_design
launch_runs impl_1 -jobs 16
[Fri Sep 29 14:54:38 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 15:06:51 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4221.449 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object rstn_IBUF was not found in the design.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes led_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:09:17
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Sep-29 15:10:21
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes led_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes rstp_IBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:10:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:10:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {rstp_IBUF} {led_OBUF} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:10:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:11:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:11:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:11:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:11:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:11:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:11:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:11:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:11:56
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes rstp_IBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:12:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:12:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:12:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:12:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:12:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:12:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:12:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:12:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:12:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:12:47
save_wave_config {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model/b_MUL_v_sub_Vr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model/dv_DIV_dt'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model/u_ADD_d'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.727 . Memory (MB): peak = 5086.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_greater_or_equal_Vpeak[0]'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:162]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:162]
WARNING: [Vivado 12-507] No nets matched 'rstn_IBUF'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:164]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:164]
Finished Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5086.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5086.242 ; gain = 0.000
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*counter*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*great*" ]
WARNING: [Vivado 12-507] No nets matched '*great*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*greater*" ]
WARNING: [Vivado 12-507] No nets matched '*greater*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*equal*" ]
WARNING: [Vivado 12-507] No nets matched '*equal*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[36]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[30]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[31]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[23]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[21]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[18]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[25]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[26]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[19]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[24]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[20]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[28]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[34]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[32]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[17]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[22]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[33]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[29]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[35]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[27]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[11]'; it was auto-generated for Vivado debug.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {counter[0]} {counter[1]} {counter[2]} {counter[3]} {counter[4]} {counter[5]} {counter[6]} {counter[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list led_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list rstp_IBUF ]]
set_property mark_debug true [get_nets [list u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_1 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_2 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_3 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_4 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_5 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_6 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_7 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8]]
undo
INFO: [Common 17-17] undo 'set_property mark_debug true [get_nets [list u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_1 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_2 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_3 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_4 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_5 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_6 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_7 u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8]]'
set_property mark_debug true [get_nets [list u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_1]]
set_property mark_debug false [get_nets [list u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_1]]
set_property mark_debug true [get_nets [list u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {counter[0]} {counter[1]} {counter[2]} {counter[3]} {counter[4]} {counter[5]} {counter[6]} {counter[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list led_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list rstp_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8 ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 15:20:41 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5086.242 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3222] Mismatch between the design programmed into the device xc7a35t (JTAG device index = 0) and the probes file(s) D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx.
 The hw_probe  in the probes file has port index 2. This port does not exist in the ILA core at location (uuid_23E7D65A79BC59F7BC47406C1714DFAE).
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {counter} {led_OBUF} {rstp_IBUF} {u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes rstp_IBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:28:32
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Sep-29 15:29:01
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq8'hXX [get_hw_probes counter -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq8'h00 [get_hw_probes counter -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:29:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:29:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:30:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:30:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:30:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 15:30:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 15:30:35
save_wave_config {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp to D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 15:35:15 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Fri Sep 29 15:35:15 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}
file delete -force {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 15:35:50 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Fri Sep 29 15:35:50 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model/b_MUL_v_sub_Vr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model/dv_DIV_dt'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model/u_ADD_d'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.722 . Memory (MB): peak = 5086.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:162]
WARNING: [Vivado 12-507] No nets matched 'rstn_IBUF'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:164]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_2'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_3'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_4'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_5'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_6'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_7'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_1'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:200]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:200]
Finished Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5086.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5086.242 ; gain = 0.000
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*peak*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_Izhikevich_model/v_greater_or_equal_Vpeak[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {counter[0]} {counter[1]} {counter[2]} {counter[3]} {counter[4]} {counter[5]} {counter[6]} {counter[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list led_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list rstp_IBUF ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -jobs 16
[Fri Sep 29 15:48:12 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 15:57:50 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5086.242 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7a35t (JTAG device index = 0) and the probes file(s) D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx.
 The core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE has different widths for ILA input port 0. Port width in the device core is 8, but port width in the probes file is 1.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~""}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~""}]
ERROR: [Labtools 27-182] No probes for hw_ila [hw_ila_1]. Need to do refresh_hw_device command, to update probes.
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8 was not found in the design.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {led_OBUF} {rstp_IBUF} {u_Izhikevich_model/v_greater_or_equal_Vpeak} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {counter} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 16:01:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 16:01:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 16:01:55
set_property TRIGGER_COMPARE_VALUE eq8'hXX [get_hw_probes counter -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes led_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Sep-29 16:03:12
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 16:03:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Sep-29 16:03:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp to D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
[Fri Sep 29 16:14:12 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}
file delete -force {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Sep 29 16:16:21 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Fri Sep 29 16:17:20 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model/b_MUL_v_sub_Vr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model/dv_DIV_dt'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model/u_ADD_d'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.727 . Memory (MB): peak = 5086.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:162]
WARNING: [Vivado 12-507] No nets matched 'rstn_IBUF'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:164]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_2'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_3'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_4'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_5'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_6'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_7'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_1'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:175]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'rstp_IBUF'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:202]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:202]
Finished Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5086.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5086.242 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*led*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*rstp*" ]
WARNING: [Vivado 12-507] No nets matched '*rstp*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*rstp*" ]
WARNING: [Vivado 12-507] No nets matched '*rstp*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*enable*" ]
WARNING: [Vivado 12-507] No nets matched '*enable*'.
WARNING: [Coretcl 2-1122] No objects found.
close_design
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp to D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
[Fri Sep 29 16:19:36 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
[Fri Sep 29 16:20:12 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}
file delete -force {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Sep 29 16:20:42 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model/b_MUL_v_sub_Vr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model/dv_DIV_dt'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model/u_ADD_d'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.720 . Memory (MB): peak = 5086.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:162]
WARNING: [Vivado 12-507] No nets matched 'rstn_IBUF'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:164]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_2'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_3'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_4'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_5'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_6'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_7'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_1'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:175]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'rstp_IBUF'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:202]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:202]
Finished Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5086.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5086.242 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'btnC'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'btnU'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'led'; it is not accessible from the fabric routing.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*rstp*" ]
WARNING: [Vivado 12-507] No nets matched '*rstp*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*btnC*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*btnU*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*counter*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*led*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*v*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*v_reg*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {counter[0]} {counter[1]} {counter[2]} {counter[3]} {counter[4]} {counter[5]} {counter[6]} {counter[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list btnC_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list led_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_Izhikevich_model/v_reg[0]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_Izhikevich_model/v_reg[1]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_Izhikevich_model/v_reg[2]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_Izhikevich_model/v_reg[3]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_Izhikevich_model/v_reg[4]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_Izhikevich_model/v_reg[5]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_Izhikevich_model/v_reg[6]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {u_Izhikevich_model/v_reg[7]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {u_Izhikevich_model/v_reg[8]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {u_Izhikevich_model/v_reg[9]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {u_Izhikevich_model/v_reg[10]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {u_Izhikevich_model/v_reg[11]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {u_Izhikevich_model/v_reg[12]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {u_Izhikevich_model/v_reg[13]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {u_Izhikevich_model/v_reg[14]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {u_Izhikevich_model/v_reg[15]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {u_Izhikevich_model/v_reg[16]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {u_Izhikevich_model/v_reg[17]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {u_Izhikevich_model/v_reg[18]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {u_Izhikevich_model/v_reg[19]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {u_Izhikevich_model/v_reg[20]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {u_Izhikevich_model/v_reg[21]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {u_Izhikevich_model/v_reg[22]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {u_Izhikevich_model/v_reg[23]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {u_Izhikevich_model/v_reg[24]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {u_Izhikevich_model/v_reg[25]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {u_Izhikevich_model/v_reg[26]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {u_Izhikevich_model/v_reg[27]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {u_Izhikevich_model/v_reg[28]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {u_Izhikevich_model/v_reg[29]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {u_Izhikevich_model/v_reg[30]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {u_Izhikevich_model/v_reg[31]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {u_Izhikevich_model/v_reg[32]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {u_Izhikevich_model/v_reg[33]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {u_Izhikevich_model/v_reg[34]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {u_Izhikevich_model/v_reg[35]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {u_Izhikevich_model/v_reg[36]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {u_Izhikevich_model/v_reg[37]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {u_Izhikevich_model/v_reg[38]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {u_Izhikevich_model/v_reg[39]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {u_Izhikevich_model/v_reg[40]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {u_Izhikevich_model/v_reg[41]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {u_Izhikevich_model/v_reg[42]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {u_Izhikevich_model/v_reg[43]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {u_Izhikevich_model/v_reg[44]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {u_Izhikevich_model/v_reg[45]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {u_Izhikevich_model/v_reg[46]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {u_Izhikevich_model/v_reg[47]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {u_Izhikevich_model/v_reg[48]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {u_Izhikevich_model/v_reg[49]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {u_Izhikevich_model/v_reg[50]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {u_Izhikevich_model/v_reg[51]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {u_Izhikevich_model/v_reg[52]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {u_Izhikevich_model/v_reg[53]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {u_Izhikevich_model/v_reg[54]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {u_Izhikevich_model/v_reg[55]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {u_Izhikevich_model/v_reg[56]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {u_Izhikevich_model/v_reg[57]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {u_Izhikevich_model/v_reg[58]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {u_Izhikevich_model/v_reg[59]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {u_Izhikevich_model/v_reg[60]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {u_Izhikevich_model/v_reg[61]_C_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {u_Izhikevich_model/v_reg[62]_P_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {u_Izhikevich_model/v_reg[63]_P_n_0} ]]
save_constraints
close_design
launch_runs impl_1 -jobs 16
[Fri Sep 29 16:27:48 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 16:33:59 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.826 . Memory (MB): peak = 5086.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5137.527 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5137.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 5137.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 334 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 328 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 5231.672 ; gain = 145.430
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5285.895 ; gain = 47.039
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5362.117 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object rstp_IBUF was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_greater_or_equal_Vpeak was not found in the design.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {btnC_IBUF} {led_OBUF} {u_Izhikevich_model/v_reg[0]_P_n_0} {u_Izhikevich_model/v_reg[1]_P_n_0} {u_Izhikevich_model/v_reg[2]_P_n_0} {u_Izhikevich_model/v_reg[3]_P_n_0} {u_Izhikevich_model/v_reg[4]_C_n_0} {u_Izhikevich_model/v_reg[5]_P_n_0} {u_Izhikevich_model/v_reg[6]_P_n_0} {u_Izhikevich_model/v_reg[7]_P_n_0} {u_Izhikevich_model/v_reg[8]_C_n_0} {u_Izhikevich_model/v_reg[9]_P_n_0} {u_Izhikevich_model/v_reg[10]_C_n_0} {u_Izhikevich_model/v_reg[11]_C_n_0} {u_Izhikevich_model/v_reg[12]_P_n_0} {u_Izhikevich_model/v_reg[13]_C_n_0} {u_Izhikevich_model/v_reg[14]_C_n_0} {u_Izhikevich_model/v_reg[15]_C_n_0} {u_Izhikevich_model/v_reg[16]_P_n_0} {u_Izhikevich_model/v_reg[17]_P_n_0} {u_Izhikevich_model/v_reg[18]_C_n_0} {u_Izhikevich_model/v_reg[19]_C_n_0} {u_Izhikevich_model/v_reg[20]_C_n_0} {u_Izhikevich_model/v_reg[21]_P_n_0} {u_Izhikevich_model/v_reg[22]_C_n_0} {u_Izhikevich_model/v_reg[23]_C_n_0} {u_Izhikevich_model/v_reg[24]_P_n_0} {u_Izhikevich_model/v_reg[25]_C_n_0} {u_Izhikevich_model/v_reg[26]_P_n_0} {u_Izhikevich_model/v_reg[27]_C_n_0} {u_Izhikevich_model/v_reg[28]_P_n_0} {u_Izhikevich_model/v_reg[29]_C_n_0} {u_Izhikevich_model/v_reg[30]_P_n_0} {u_Izhikevich_model/v_reg[31]_C_n_0} {u_Izhikevich_model/v_reg[32]_P_n_0} {u_Izhikevich_model/v_reg[33]_C_n_0} {u_Izhikevich_model/v_reg[34]_C_n_0} {u_Izhikevich_model/v_reg[35]_P_n_0} {u_Izhikevich_model/v_reg[36]_C_n_0} {u_Izhikevich_model/v_reg[37]_C_n_0} {u_Izhikevich_model/v_reg[38]_P_n_0} {u_Izhikevich_model/v_reg[39]_P_n_0} {u_Izhikevich_model/v_reg[40]_P_n_0} {u_Izhikevich_model/v_reg[41]_C_n_0} {u_Izhikevich_model/v_reg[42]_C_n_0} {u_Izhikevich_model/v_reg[43]_P_n_0} {u_Izhikevich_model/v_reg[44]_P_n_0} {u_Izhikevich_model/v_reg[45]_C_n_0} {u_Izhikevich_model/v_reg[46]_P_n_0} {u_Izhikevich_model/v_reg[47]_C_n_0} {u_Izhikevich_model/v_reg[48]_P_n_0} {u_Izhikevich_model/v_reg[49]_P_n_0} {u_Izhikevich_model/v_reg[50]_C_n_0} {u_Izhikevich_model/v_reg[51]_C_n_0} {u_Izhikevich_model/v_reg[52]_P_n_0} {u_Izhikevich_model/v_reg[53]_C_n_0} {u_Izhikevich_model/v_reg[54]_P_n_0} {u_Izhikevich_model/v_reg[55]_C_n_0} {u_Izhikevich_model/v_reg[56]_C_n_0} {u_Izhikevich_model/v_reg[57]_C_n_0} {u_Izhikevich_model/v_reg[58]_C_n_0} {u_Izhikevich_model/v_reg[59]_C_n_0} {u_Izhikevich_model/v_reg[60]_C_n_0} {u_Izhikevich_model/v_reg[61]_C_n_0} {u_Izhikevich_model/v_reg[62]_P_n_0} {u_Izhikevich_model/v_reg[63]_P_n_0} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {counter} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 16:37:59
save_wave_config {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
close_design
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp to D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
[Fri Sep 29 16:41:49 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
[Fri Sep 29 16:43:13 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.double_compare
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_div
Compiling module xil_defaultlib.Izhikevich_model(para_t_step=64'...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DG_granule_model_tb_behav -key {Behavioral:sim_1:Functional:DG_granule_model_tb} -tclbatch {DG_granule_model_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DG_granule_model_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:28 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:30 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:02:00 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model/v}} 
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 131688 KB (Peak: 131688 KB), Simulation CPU Usage: 39733 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 5394.945 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.double_compare
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_div
Compiling module xil_defaultlib.Izhikevich_model(para_t_step=64'...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 5394.945 ; gain = 0.000
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:26 ; elapsed = 00:05:34 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:26 ; elapsed = 00:05:36 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 132260 KB (Peak: 132260 KB), Simulation CPU Usage: 142265 ms
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 16
[Fri Sep 29 16:52:11 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}
file delete -force {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Sep 29 16:52:41 2023] Launched synth_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model/b_MUL_v_sub_Vr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model/dv_DIV_dt'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model/u_ADD_d'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.727 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:162]
WARNING: [Vivado 12-507] No nets matched 'rstn_IBUF'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:164]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_2'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_3'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_4'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_5'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_6'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_7'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_1'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak_n_8'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:175]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'rstp_IBUF'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:177]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:177]
WARNING: [Vivado 12-507] No nets matched 'btnC_IBUF'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:196]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:196]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[0]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:204]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:204]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[1]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:208]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:208]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[2]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:212]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:212]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[3]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:216]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[4]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:220]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:220]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[5]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:224]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:224]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[6]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:228]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:228]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[7]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:232]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:232]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[8]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:236]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:236]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[9]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:240]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:240]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[10]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:244]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:244]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[11]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:248]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:248]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[12]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:252]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:252]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[13]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:256]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:256]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[14]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:260]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:260]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[15]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:264]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:264]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[16]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:268]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:268]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[17]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:272]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:272]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[18]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:276]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:276]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[19]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:280]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:280]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[20]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:284]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:284]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[21]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:288]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:288]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[22]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:292]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[23]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:296]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:296]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[24]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:300]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:300]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[25]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:304]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:304]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[26]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:308]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[27]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:312]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[28]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:316]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:316]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[29]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:320]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:320]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[30]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:324]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:324]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[31]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:328]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:328]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[32]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:332]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:332]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[33]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:336]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[34]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:340]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:340]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[35]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:344]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:344]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[36]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:348]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:348]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[37]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:352]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:352]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[38]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:356]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:356]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[39]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:360]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:360]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[40]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:364]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:364]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[41]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:368]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:368]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[42]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:372]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:372]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[43]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:376]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:376]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[44]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:380]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[45]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:384]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:384]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[46]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:388]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:388]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[47]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:392]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:392]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[48]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:396]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:396]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[49]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:400]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:400]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[50]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:404]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:404]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[51]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:408]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:408]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[52]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:412]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:412]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[53]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:416]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:416]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[54]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:420]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:420]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[55]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:424]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:424]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[56]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:428]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:428]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[57]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:432]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:432]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[58]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:436]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:436]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[59]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:440]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:440]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[60]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:444]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:444]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[61]_C_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:448]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:448]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[62]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:452]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:452]
WARNING: [Vivado 12-507] No nets matched 'u_Izhikevich_model/v_reg[63]_P_n_0'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:456]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:456]
Finished Parsing XDC File [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5394.945 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*greater*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*btnU*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*v_reg*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*enable*" ]
WARNING: [Vivado 12-507] No nets matched '*enable*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*valit*" ]
WARNING: [Vivado 12-507] No nets matched '*valit*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*valid*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*led*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_Izhikevich_model/v_greater_or_equal_Vpeak[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[12]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[13]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[14]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[16]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[17]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[18]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[20]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[21]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[22]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[26]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[28]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[29]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[30]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[32]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[33]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[34]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[35]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[36]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[37]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[38]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[39]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[40]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[41]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[42]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[43]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[44]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[45]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[46]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[48]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[49]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[50]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[51]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[52]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[53]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[54]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[55]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[56]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[57]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[58]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[59]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[60]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[61]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[62]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {u_Izhikevich_model/v_reg_n_0_[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list led_OBUF ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Sep 29 16:57:42 2023] Launched impl_1...
Run output will be captured here: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5394.945 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7a35t (JTAG device index = 0) and the probes file(s) D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx.
 The device core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE, has 67 ILA Input port(s), but the core in the probes file(s) have 66 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object btnC_IBUF was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[0]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[1]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[2]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[3]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[4]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[5]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[6]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[7]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[8]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[9]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[10]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[11]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[12]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[13]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[14]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[15]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[16]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[17]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[18]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[19]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[20]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[21]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[22]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[23]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[24]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[25]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[26]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[27]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[28]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[29]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[30]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[31]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[32]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[33]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[34]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[35]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[36]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[37]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[38]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[39]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[40]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[41]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[42]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[43]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[44]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[45]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[46]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[47]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[48]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[49]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[50]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[51]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[52]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[53]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[54]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[55]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[56]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[57]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[58]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[59]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[60]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[61]_C_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[62]_P_n_0 was not found in the design.
WARNING: Simulation object u_Izhikevich_model/v_reg[63]_P_n_0 was not found in the design.
WARNING: Simulation object counter was not found in the design.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {led_OBUF} {u_ila_0_v_greater_or_equal_Vpeak} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {led_OBUF} {u_ila_0_v_greater_or_equal_Vpeak} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} {u_ila_0_v_reg_n_0_} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes led_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_ila_0_v_greater_or_equal_Vpeak -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Sep-29 17:05:34
save_wave_config {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Izhikevich_model_pipeline> not found while processing module instance <u_Izhikevich_model_pipeline> [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:101]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v}}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline
INFO: [VRFC 10-2458] undeclared symbol h, assumed default net type wire [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'u' on this module [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:118]
ERROR: [VRFC 10-3180] cannot find port 'v' on this module [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:117]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 5394.945 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline
INFO: [VRFC 10-2458] undeclared symbol h, assumed default net type wire [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 's_axis_b_tdata' [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline(para_t...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DG_granule_model_tb_behav -key {Behavioral:sim_1:Functional:DG_granule_model_tb} -tclbatch {DG_granule_model_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DG_granule_model_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DG_granule_model_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 5394.945 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline/v_new}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline/v_new_reg}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline/u_new_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 's_axis_b_tdata' [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline(para_t...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 5394.945 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 5394.945 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 's_axis_b_tdata' [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline(para_t...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5394.945 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 5394.945 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 5394.945 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline(para_t...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 5394.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 5394.945 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 5394.945 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5453.445 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 5453.445 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline(para_t...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5453.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5453.445 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 5453.816 ; gain = 0.371
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 6522.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 6522.055 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline(para_t...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.055 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 6522.055 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 6522.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 6522.055 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline(para_t...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.055 ; gain = 0.000
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6522.055 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 6522.055 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline(para_t...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.055 ; gain = 0.000
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6522.055 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 6522.055 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 6522.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 6522.055 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline(para_t...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.055 ; gain = 0.000
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6522.055 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 6522.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 6522.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline(para_t...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DG_granule_model_tb_behav -key {Behavioral:sim_1:Functional:DG_granule_model_tb} -tclbatch {DG_granule_model_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DG_granule_model_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6522.055 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DG_granule_model_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 6522.055 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline/u_new_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline/v_greater_or_equal_Vpeak}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline/v_greater_or_equal_Vpeak}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline(para_t...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 6522.055 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 6522.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 18:39:52 2023...
