   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f3x0_hal_i2s.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.hal_i2s_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	hal_i2s_deinit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	hal_i2s_deinit:
  25              	.LFB119:
  26              		.file 1 "../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c"
   1:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
   2:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \file    gd32f3x0_hal_i2s.c
   3:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief   I2S driver
   4:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
   5:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \version 2023-08-01, V1.0.0, HAL firmware for GD32F3x0
   6:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
   7:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
   8:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*
   9:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     Copyright (c) 2023, GigaDevice Semiconductor Inc.
  10:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
  11:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     Redistribution and use in source and binary forms, with or without modification,
  12:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** are permitted provided that the following conditions are met:
  13:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
  14:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     1. Redistributions of source code must retain the above copyright notice, this
  15:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****        list of conditions and the following disclaimer.
  16:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  17:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****        this list of conditions and the following disclaimer in the documentation
  18:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****        and/or other materials provided with the distribution.
  19:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  20:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****        may be used to endorse or promote products derived from this software without
  21:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****        specific prior written permission.
  22:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
  23:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  26:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  27:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  28:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  29:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  30:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  31:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  32:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** OF SUCH DAMAGE.
  33:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
  34:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
  35:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #include "gd32f3x0_hal.h"
  36:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
  37:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (defined(GD32F350) || defined(GD32F310))
  38:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #define I2S_INIT_MASK                   ((uint32_t)0x0000F047U)  /*!< I2S parameter initialization 
  39:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #define SPI_I2SPSC_RESET                ((uint32_t)0x00000002U)  /*!< default value of SPI_I2SPSC r
  40:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
  41:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /* I2S private function */
  42:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_deinit(uint32_t i2s_periph);
  43:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_transmit_complete_dma(void *dma);
  44:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_receive_complete_dma(void *dma);
  45:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_dma_error(void *dma);
  46:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_transmit_interrupt(void *i2s);
  47:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_receive_interrupt(void *i2s);
  48:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static FlagStatus _i2s_flag_get(uint32_t periph, uint32_t flag);
  49:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static FlagStatus _i2s_interrupt_flag_get(uint32_t periph, uint8_t interrupt);
  50:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
  51:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
  52:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      deinitialize I2S
  53:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structrue
  54:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
  55:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure parameters altering is automatically configured by core
  56:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
  57:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
  58:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
  59:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** void hal_i2s_deinit(hal_i2s_dev_struct *i2s)
  60:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
  27              		.loc 1 60 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  61:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
  62:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL == i2s) {
  63:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_DEBUGE("parameter [*i2s] value is invalid");
  64:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
  65:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
  66:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
  67:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(SPI0 == i2s->periph) {
  40              		.loc 1 67 19
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 1B68     		ldr	r3, [r3]
  43              		.loc 1 67 7
  44 000c 0B4A     		ldr	r2, .L4
  45 000e 9342     		cmp	r3, r2
  46 0010 10D1     		bne	.L3
  68:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->state = HAL_I2S_STATE_BUSY;
  47              		.loc 1 68 20
  48 0012 7B68     		ldr	r3, [r7, #4]
  49 0014 0222     		movs	r2, #2
  50 0016 83F83420 		strb	r2, [r3, #52]
  69:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* reset I2S */
  70:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         _i2s_deinit(i2s->periph);
  51              		.loc 1 70 9
  52 001a 7B68     		ldr	r3, [r7, #4]
  53 001c 1B68     		ldr	r3, [r3]
  54 001e 1846     		mov	r0, r3
  55 0020 FFF7FEFF 		bl	_i2s_deinit
  71:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         hal_i2s_struct_init(HAL_I2S_DEV_STRUCT, i2s);
  56              		.loc 1 71 9
  57 0024 7968     		ldr	r1, [r7, #4]
  58 0026 0120     		movs	r0, #1
  59 0028 FFF7FEFF 		bl	hal_i2s_struct_init
  72:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->state = HAL_I2S_STATE_READY;
  60              		.loc 1 72 20
  61 002c 7B68     		ldr	r3, [r7, #4]
  62 002e 0122     		movs	r2, #1
  63 0030 83F83420 		strb	r2, [r3, #52]
  64              	.L3:
  73:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
  74:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_DEBUGE("parameter [i2c->periph] value is invalid");
  75:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
  76:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
  65              		.loc 1 76 1
  66 0034 00BF     		nop
  67 0036 0837     		adds	r7, r7, #8
  68              		.cfi_def_cfa_offset 8
  69 0038 BD46     		mov	sp, r7
  70              		.cfi_def_cfa_register 13
  71              		@ sp needed
  72 003a 80BD     		pop	{r7, pc}
  73              	.L5:
  74              		.align	2
  75              	.L4:
  76 003c 00300140 		.word	1073819648
  77              		.cfi_endproc
  78              	.LFE119:
  80              		.section	.text.hal_i2s_struct_init,"ax",%progbits
  81              		.align	1
  82              		.global	hal_i2s_struct_init
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu softvfp
  88              	hal_i2s_struct_init:
  89              	.LFB120:
  77:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
  78:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
  79:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      initialize the I2S structure
  80:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  hal_struct_type: refer to hal_i2s_struct_type_enum
  81:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_struct: point to I2S structure that contains the configuration information
  82:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
  83:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
  84:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
  85:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** void hal_i2s_struct_init(hal_i2s_struct_type_enum hal_struct_type, void *p_struct)
  86:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
  90              		.loc 1 86 1
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 8
  93              		@ frame_needed = 1, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95 0000 80B4     		push	{r7}
  96              		.cfi_def_cfa_offset 4
  97              		.cfi_offset 7, -4
  98 0002 83B0     		sub	sp, sp, #12
  99              		.cfi_def_cfa_offset 16
 100 0004 00AF     		add	r7, sp, #0
 101              		.cfi_def_cfa_register 7
 102 0006 0346     		mov	r3, r0
 103 0008 3960     		str	r1, [r7]
 104 000a FB71     		strb	r3, [r7, #7]
  87:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
  88:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL == p_struct) {
  89:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_DEBUGE("parameter [*p_struct] value is invalid");
  90:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
  91:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
  92:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
  93:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     switch(hal_struct_type) {
 105              		.loc 1 93 5
 106 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 107 000e 002B     		cmp	r3, #0
 108 0010 02D0     		beq	.L7
 109 0012 012B     		cmp	r3, #1
 110 0014 15D0     		beq	.L8
  94:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     case HAL_I2S_INIT_STRUCT:
  95:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* initialize I2S initialization structure with the default values */
  96:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_init_struct *)p_struct)->mode        = I2S_MODE_MASTERTX ;
  97:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_init_struct *)p_struct)->standard    = I2S_STD_MSB ;
  98:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_init_struct *)p_struct)->frameformat = I2S_FRAMEFORMAT_DT32B_CH32B;
  99:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_init_struct *)p_struct)->mckout      = I2S_MCKOUT_DISABLE;
 100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_init_struct *)p_struct)->audiosample = I2S_AUDIOSAMPLE_8K;
 101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_init_struct *)p_struct)->ckpl        = I2S_CKPL_HIGH;
 102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         break;
 103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     case HAL_I2S_DEV_STRUCT:
 105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* initialize I2S device information structure with the default values */
 106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->periph                   = SPI0;
 107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->i2s_irq.error_handle     = NULL;
 108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->i2s_irq.receive_handler  = NULL;
 109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->i2s_irq.transmit_handler = NULL;
 110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->p_dma_rx                 = NULL;
 111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->p_dma_tx                 = NULL;
 112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->rx_callback              = NULL;
 113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->tx_callback              = NULL;
 114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->error_callback           = NULL;
 115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->txbuffer.buffer          = NULL;
 116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->txbuffer.length          = 0U;
 117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->txbuffer.pos             = 0U;
 118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->rxbuffer.buffer          = NULL;
 119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->rxbuffer.length          = 0U;
 120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->rxbuffer.pos             = 0U;
 121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->state                    = HAL_I2S_STATE_READY;
 122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->error_code               = HAL_I2S_ERROR_NONE;
 123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->mutex                    = HAL_MUTEX_UNLOCKED;
 124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         break;
 125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     default:
 127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_DEBUGW("parameter [hal_struct_type] value is undefine");
 128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         break;
 111              		.loc 1 128 9
 112 0016 4DE0     		b	.L10
 113              	.L7:
  96:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_init_struct *)p_struct)->standard    = I2S_STD_MSB ;
 114              		.loc 1 96 56
 115 0018 3B68     		ldr	r3, [r7]
 116 001a 4FF40072 		mov	r2, #512
 117 001e 1A60     		str	r2, [r3]
  97:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_init_struct *)p_struct)->frameformat = I2S_FRAMEFORMAT_DT32B_CH32B;
 118              		.loc 1 97 56
 119 0020 3B68     		ldr	r3, [r7]
 120 0022 1022     		movs	r2, #16
 121 0024 1A71     		strb	r2, [r3, #4]
  98:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_init_struct *)p_struct)->mckout      = I2S_MCKOUT_DISABLE;
 122              		.loc 1 98 56
 123 0026 3B68     		ldr	r3, [r7]
 124 0028 0522     		movs	r2, #5
 125 002a 9A60     		str	r2, [r3, #8]
  99:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_init_struct *)p_struct)->audiosample = I2S_AUDIOSAMPLE_8K;
 126              		.loc 1 99 56
 127 002c 3B68     		ldr	r3, [r7]
 128 002e 0022     		movs	r2, #0
 129 0030 DA60     		str	r2, [r3, #12]
 100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_init_struct *)p_struct)->ckpl        = I2S_CKPL_HIGH;
 130              		.loc 1 100 56
 131 0032 3B68     		ldr	r3, [r7]
 132 0034 4FF4FA52 		mov	r2, #8000
 133 0038 1A61     		str	r2, [r3, #16]
 101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         break;
 134              		.loc 1 101 56
 135 003a 3B68     		ldr	r3, [r7]
 136 003c 0822     		movs	r2, #8
 137 003e 5A61     		str	r2, [r3, #20]
 102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 138              		.loc 1 102 9
 139 0040 38E0     		b	.L10
 140              	.L8:
 106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->i2s_irq.error_handle     = NULL;
 141              		.loc 1 106 68
 142 0042 3B68     		ldr	r3, [r7]
 143 0044 1E4A     		ldr	r2, .L11
 144 0046 1A60     		str	r2, [r3]
 107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->i2s_irq.receive_handler  = NULL;
 145              		.loc 1 107 68
 146 0048 3B68     		ldr	r3, [r7]
 147 004a 0022     		movs	r2, #0
 148 004c DA60     		str	r2, [r3, #12]
 108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->i2s_irq.transmit_handler = NULL;
 149              		.loc 1 108 68
 150 004e 3B68     		ldr	r3, [r7]
 151 0050 0022     		movs	r2, #0
 152 0052 5A60     		str	r2, [r3, #4]
 109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->p_dma_rx                 = NULL;
 153              		.loc 1 109 68
 154 0054 3B68     		ldr	r3, [r7]
 155 0056 0022     		movs	r2, #0
 156 0058 9A60     		str	r2, [r3, #8]
 110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->p_dma_tx                 = NULL;
 157              		.loc 1 110 68
 158 005a 3B68     		ldr	r3, [r7]
 159 005c 0022     		movs	r2, #0
 160 005e 1A61     		str	r2, [r3, #16]
 111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->rx_callback              = NULL;
 161              		.loc 1 111 68
 162 0060 3B68     		ldr	r3, [r7]
 163 0062 0022     		movs	r2, #0
 164 0064 5A61     		str	r2, [r3, #20]
 112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->tx_callback              = NULL;
 165              		.loc 1 112 68
 166 0066 3B68     		ldr	r3, [r7]
 167 0068 0022     		movs	r2, #0
 168 006a 9A62     		str	r2, [r3, #40]
 113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->error_callback           = NULL;
 169              		.loc 1 113 68
 170 006c 3B68     		ldr	r3, [r7]
 171 006e 0022     		movs	r2, #0
 172 0070 DA62     		str	r2, [r3, #44]
 114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->txbuffer.buffer          = NULL;
 173              		.loc 1 114 68
 174 0072 3B68     		ldr	r3, [r7]
 175 0074 0022     		movs	r2, #0
 176 0076 1A63     		str	r2, [r3, #48]
 115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->txbuffer.length          = 0U;
 177              		.loc 1 115 68
 178 0078 3B68     		ldr	r3, [r7]
 179 007a 0022     		movs	r2, #0
 180 007c 9A61     		str	r2, [r3, #24]
 116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->txbuffer.pos             = 0U;
 181              		.loc 1 116 68
 182 007e 3B68     		ldr	r3, [r7]
 183 0080 0022     		movs	r2, #0
 184 0082 9A83     		strh	r2, [r3, #28]	@ movhi
 117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->rxbuffer.buffer          = NULL;
 185              		.loc 1 117 68
 186 0084 3B68     		ldr	r3, [r7]
 187 0086 0022     		movs	r2, #0
 188 0088 DA83     		strh	r2, [r3, #30]	@ movhi
 118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->rxbuffer.length          = 0U;
 189              		.loc 1 118 68
 190 008a 3B68     		ldr	r3, [r7]
 191 008c 0022     		movs	r2, #0
 192 008e 1A62     		str	r2, [r3, #32]
 119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->rxbuffer.pos             = 0U;
 193              		.loc 1 119 68
 194 0090 3B68     		ldr	r3, [r7]
 195 0092 0022     		movs	r2, #0
 196 0094 9A84     		strh	r2, [r3, #36]	@ movhi
 120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->state                    = HAL_I2S_STATE_READY;
 197              		.loc 1 120 68
 198 0096 3B68     		ldr	r3, [r7]
 199 0098 0022     		movs	r2, #0
 200 009a DA84     		strh	r2, [r3, #38]	@ movhi
 121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->error_code               = HAL_I2S_ERROR_NONE;
 201              		.loc 1 121 68
 202 009c 3B68     		ldr	r3, [r7]
 203 009e 0122     		movs	r2, #1
 204 00a0 83F83420 		strb	r2, [r3, #52]
 122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         ((hal_i2s_dev_struct *)p_struct)->mutex                    = HAL_MUTEX_UNLOCKED;
 205              		.loc 1 122 68
 206 00a4 3B68     		ldr	r3, [r7]
 207 00a6 0022     		movs	r2, #0
 208 00a8 9A63     		str	r2, [r3, #56]
 123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         break;
 209              		.loc 1 123 68
 210 00aa 3B68     		ldr	r3, [r7]
 211 00ac 0022     		movs	r2, #0
 212 00ae 83F83C20 		strb	r2, [r3, #60]
 124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 213              		.loc 1 124 9
 214 00b2 00BF     		nop
 215              	.L10:
 129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 216              		.loc 1 130 1
 217 00b4 00BF     		nop
 218 00b6 0C37     		adds	r7, r7, #12
 219              		.cfi_def_cfa_offset 4
 220 00b8 BD46     		mov	sp, r7
 221              		.cfi_def_cfa_register 13
 222              		@ sp needed
 223 00ba 80BC     		pop	{r7}
 224              		.cfi_restore 7
 225              		.cfi_def_cfa_offset 0
 226 00bc 7047     		bx	lr
 227              	.L12:
 228 00be 00BF     		.align	2
 229              	.L11:
 230 00c0 00300140 		.word	1073819648
 231              		.cfi_endproc
 232              	.LFE120:
 234              		.section	.text.hal_i2s_init,"ax",%progbits
 235              		.align	1
 236              		.global	hal_i2s_init
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 240              		.fpu softvfp
 242              	hal_i2s_init:
 243              	.LFB121:
 131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      initialize I2S
 134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structrue
 135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure parameters altering is automatically configured by core
 137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  periph: specify which I2S is initialized
 138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     this parameter can only be I2S0 for gd32f3x0
 139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_init: the initialization data needed to initialize I2S
 140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   mode: I2S_MODE_SLAVETX, I2S_MODE_SLAVERX, I2S_MODE_MASTERTX, I2S_MODE_MASTERRX
 141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   standard: the argument could be selected from enumeration <hal_i2s_standard_enum>
 142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   frameformat: I2S_FRAMEFORMAT_DT16B_CH16B, I2S_FRAMEFORMAT_DT16B_CH32B, I2S_FRAMEF
 143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   mckout: I2S_MCKOUT_DISABLE, I2S_MCKOUT_ENABLE
 144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   audiosample: the argument could be selected from enumeration <hal_i2s_audiosample
 145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   ckpl:I2S_CKPL_LOW, I2S_CKPL_HIGH
 146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS,HAL_ERR_VAL, details refer to gd32f3x0_ha
 148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** int32_t hal_i2s_init(hal_i2s_dev_struct *i2s, uint32_t periph, hal_i2s_init_struct *p_init)
 150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 244              		.loc 1 150 1
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 40
 247              		@ frame_needed = 1, uses_anonymous_args = 0
 248 0000 80B5     		push	{r7, lr}
 249              		.cfi_def_cfa_offset 8
 250              		.cfi_offset 7, -8
 251              		.cfi_offset 14, -4
 252 0002 8AB0     		sub	sp, sp, #40
 253              		.cfi_def_cfa_offset 48
 254 0004 00AF     		add	r7, sp, #0
 255              		.cfi_def_cfa_register 7
 256 0006 F860     		str	r0, [r7, #12]
 257 0008 B960     		str	r1, [r7, #8]
 258 000a 7A60     		str	r2, [r7, #4]
 151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t reg = 0U;
 259              		.loc 1 151 14
 260 000c 0023     		movs	r3, #0
 261 000e BB61     		str	r3, [r7, #24]
 152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 262              		.loc 1 152 14
 263 0010 0223     		movs	r3, #2
 264 0012 7B62     		str	r3, [r7, #36]
 265              		.loc 1 152 27
 266 0014 0023     		movs	r3, #0
 267 0016 3B62     		str	r3, [r7, #32]
 153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t clks = 0U;
 268              		.loc 1 153 14
 269 0018 0023     		movs	r3, #0
 270 001a FB61     		str	r3, [r7, #28]
 154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t i2sclock = 0U;
 271              		.loc 1 154 14
 272 001c 0023     		movs	r3, #0
 273 001e 7B61     		str	r3, [r7, #20]
 155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* check I2S pointer and p_init address */
 158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if((NULL == i2s) && (NULL == p_init)) {
 159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_ADDRESS;
 160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* check periph parameter */
 163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(SPI0 != periph) {
 164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_VAL;
 165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     i2s->state = HAL_I2S_STATE_BUSY;
 274              		.loc 1 168 16
 275 0020 FB68     		ldr	r3, [r7, #12]
 276 0022 0222     		movs	r2, #2
 277 0024 83F83420 		strb	r2, [r3, #52]
 169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     i2s->periph = periph;
 278              		.loc 1 169 17
 279 0028 FB68     		ldr	r3, [r7, #12]
 280 002a BA68     		ldr	r2, [r7, #8]
 281 002c 1A60     		str	r2, [r3]
 170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* disable the peripheral */
 171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     __HAL_SPI_DISABLE(periph);
 282              		.loc 1 171 5
 283 002e BB68     		ldr	r3, [r7, #8]
 284 0030 1A68     		ldr	r2, [r3]
 285 0032 BB68     		ldr	r3, [r7, #8]
 286 0034 22F04002 		bic	r2, r2, #64
 287 0038 1A60     		str	r2, [r3]
 172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* init I2S */
 174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     reg = SPI_I2SCTL(periph);
 288              		.loc 1 174 11
 289 003a BB68     		ldr	r3, [r7, #8]
 290 003c 1C33     		adds	r3, r3, #28
 291              		.loc 1 174 9
 292 003e 1B68     		ldr	r3, [r3]
 293 0040 BB61     		str	r3, [r7, #24]
 175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     reg &= I2S_INIT_MASK;
 294              		.loc 1 175 9
 295 0042 BA69     		ldr	r2, [r7, #24]
 296 0044 4FF24703 		movw	r3, #61511
 297 0048 1340     		ands	r3, r3, r2
 298 004a BB61     		str	r3, [r7, #24]
 176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* enable I2S mode */
 178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     reg |= (uint32_t)SPI_I2SCTL_I2SSEL;
 299              		.loc 1 178 9
 300 004c BB69     		ldr	r3, [r7, #24]
 301 004e 43F40063 		orr	r3, r3, #2048
 302 0052 BB61     		str	r3, [r7, #24]
 179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* select I2S mode */
 180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     reg |= (uint32_t)p_init->mode;
 303              		.loc 1 180 28
 304 0054 7B68     		ldr	r3, [r7, #4]
 305 0056 1B68     		ldr	r3, [r3]
 306              		.loc 1 180 9
 307 0058 BA69     		ldr	r2, [r7, #24]
 308 005a 1343     		orrs	r3, r3, r2
 309 005c BB61     		str	r3, [r7, #24]
 181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* select I2S standard */
 182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     reg |= (uint32_t)p_init->standard;
 310              		.loc 1 182 28
 311 005e 7B68     		ldr	r3, [r7, #4]
 312 0060 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 313              		.loc 1 182 12
 314 0062 1A46     		mov	r2, r3
 315              		.loc 1 182 9
 316 0064 BB69     		ldr	r3, [r7, #24]
 317 0066 1343     		orrs	r3, r3, r2
 318 0068 BB61     		str	r3, [r7, #24]
 183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* select I2S polarity */
 184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     reg |= (uint32_t)p_init->ckpl;
 319              		.loc 1 184 28
 320 006a 7B68     		ldr	r3, [r7, #4]
 321 006c 5B69     		ldr	r3, [r3, #20]
 322              		.loc 1 184 9
 323 006e BA69     		ldr	r2, [r7, #24]
 324 0070 1343     		orrs	r3, r3, r2
 325 0072 BB61     		str	r3, [r7, #24]
 185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* write to SPI_I2SCTL register */
 187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     SPI_I2SCTL(periph) = (uint32_t)reg;
 326              		.loc 1 187 5
 327 0074 BB68     		ldr	r3, [r7, #8]
 328 0076 1C33     		adds	r3, r3, #28
 329 0078 1A46     		mov	r2, r3
 330              		.loc 1 187 24
 331 007a BB69     		ldr	r3, [r7, #24]
 332 007c 1360     		str	r3, [r2]
 188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* configure I2S prescaler */
 190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* deinitialize SPI_I2SPSC register */
 191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     SPI_I2SPSC(periph) = SPI_I2SPSC_RESET;
 333              		.loc 1 191 5
 334 007e BB68     		ldr	r3, [r7, #8]
 335 0080 2033     		adds	r3, r3, #32
 336 0082 1A46     		mov	r2, r3
 337              		.loc 1 191 24
 338 0084 0223     		movs	r3, #2
 339 0086 1360     		str	r3, [r2]
 192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* get system clock */
 194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     i2sclock = hals_rcu_clock_freq_get(CK_SYS);
 340              		.loc 1 194 16
 341 0088 0020     		movs	r0, #0
 342 008a FFF7FEFF 		bl	hals_rcu_clock_freq_get
 343 008e 7861     		str	r0, [r7, #20]
 195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* configure the prescaler depending on the mclk output state, the frame format and audio sampl
 197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(I2S_MCKOUT_ENABLE == p_init->mckout) {
 344              		.loc 1 197 35
 345 0090 7B68     		ldr	r3, [r7, #4]
 346 0092 DB68     		ldr	r3, [r3, #12]
 347              		.loc 1 197 7
 348 0094 B3F5007F 		cmp	r3, #512
 349 0098 0CD1     		bne	.L14
 198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / p_init->audiosample);
 350              		.loc 1 198 38
 351 009a 7B69     		ldr	r3, [r7, #20]
 352 009c 1A0A     		lsrs	r2, r3, #8
 353              		.loc 1 198 46
 354 009e 1346     		mov	r3, r2
 355 00a0 9B00     		lsls	r3, r3, #2
 356 00a2 1344     		add	r3, r3, r2
 357 00a4 5B00     		lsls	r3, r3, #1
 358 00a6 1A46     		mov	r2, r3
 359              		.loc 1 198 61
 360 00a8 7B68     		ldr	r3, [r7, #4]
 361 00aa 1B69     		ldr	r3, [r3, #16]
 362              		.loc 1 198 14
 363 00ac B2FBF3F3 		udiv	r3, r2, r3
 364 00b0 FB61     		str	r3, [r7, #28]
 365 00b2 1CE0     		b	.L15
 366              	.L14:
 199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(I2S_FRAMEFORMAT_DT16B_CH16B == p_init->frameformat) {
 367              		.loc 1 200 49
 368 00b4 7B68     		ldr	r3, [r7, #4]
 369 00b6 9B68     		ldr	r3, [r3, #8]
 370              		.loc 1 200 11
 371 00b8 002B     		cmp	r3, #0
 372 00ba 0CD1     		bne	.L16
 201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             clks = (uint32_t)(((i2sclock / 32U) * 10U) / p_init->audiosample);
 373              		.loc 1 201 42
 374 00bc 7B69     		ldr	r3, [r7, #20]
 375 00be 5A09     		lsrs	r2, r3, #5
 376              		.loc 1 201 49
 377 00c0 1346     		mov	r3, r2
 378 00c2 9B00     		lsls	r3, r3, #2
 379 00c4 1344     		add	r3, r3, r2
 380 00c6 5B00     		lsls	r3, r3, #1
 381 00c8 1A46     		mov	r2, r3
 382              		.loc 1 201 64
 383 00ca 7B68     		ldr	r3, [r7, #4]
 384 00cc 1B69     		ldr	r3, [r3, #16]
 385              		.loc 1 201 18
 386 00ce B2FBF3F3 		udiv	r3, r2, r3
 387 00d2 FB61     		str	r3, [r7, #28]
 388 00d4 0BE0     		b	.L15
 389              	.L16:
 202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         } else {
 203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             clks = (uint32_t)(((i2sclock / 64U) * 10U) / p_init->audiosample);
 390              		.loc 1 203 42
 391 00d6 7B69     		ldr	r3, [r7, #20]
 392 00d8 9A09     		lsrs	r2, r3, #6
 393              		.loc 1 203 49
 394 00da 1346     		mov	r3, r2
 395 00dc 9B00     		lsls	r3, r3, #2
 396 00de 1344     		add	r3, r3, r2
 397 00e0 5B00     		lsls	r3, r3, #1
 398 00e2 1A46     		mov	r2, r3
 399              		.loc 1 203 64
 400 00e4 7B68     		ldr	r3, [r7, #4]
 401 00e6 1B69     		ldr	r3, [r3, #16]
 402              		.loc 1 203 18
 403 00e8 B2FBF3F3 		udiv	r3, r2, r3
 404 00ec FB61     		str	r3, [r7, #28]
 405              	.L15:
 204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* remove the floating point */
 208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     clks = (clks + 5U) / 10U;
 406              		.loc 1 208 18
 407 00ee FB69     		ldr	r3, [r7, #28]
 408 00f0 0533     		adds	r3, r3, #5
 409              		.loc 1 208 10
 410 00f2 1F4A     		ldr	r2, .L20
 411 00f4 A2FB0323 		umull	r2, r3, r2, r3
 412 00f8 DB08     		lsrs	r3, r3, #3
 413 00fa FB61     		str	r3, [r7, #28]
 209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     i2sof = (clks & 0x00000001U);
 414              		.loc 1 209 11
 415 00fc FB69     		ldr	r3, [r7, #28]
 416 00fe 03F00103 		and	r3, r3, #1
 417 0102 3B62     		str	r3, [r7, #32]
 210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     i2sdiv = ((clks - i2sof) / 2U);
 418              		.loc 1 210 21
 419 0104 FA69     		ldr	r2, [r7, #28]
 420 0106 3B6A     		ldr	r3, [r7, #32]
 421 0108 D31A     		subs	r3, r2, r3
 422              		.loc 1 210 12
 423 010a 5B08     		lsrs	r3, r3, #1
 424 010c 7B62     		str	r3, [r7, #36]
 211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     i2sof  = (i2sof << 8U);
 425              		.loc 1 211 12
 426 010e 3B6A     		ldr	r3, [r7, #32]
 427 0110 1B02     		lsls	r3, r3, #8
 428 0112 3B62     		str	r3, [r7, #32]
 212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* set the default values */
 214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if((i2sdiv < 2U) || (i2sdiv > 255U)) {
 429              		.loc 1 214 7
 430 0114 7B6A     		ldr	r3, [r7, #36]
 431 0116 012B     		cmp	r3, #1
 432 0118 02D9     		bls	.L17
 433              		.loc 1 214 22 discriminator 1
 434 011a 7B6A     		ldr	r3, [r7, #36]
 435 011c FF2B     		cmp	r3, #255
 436 011e 03D9     		bls	.L18
 437              	.L17:
 215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2sdiv = 2U;
 438              		.loc 1 215 16
 439 0120 0223     		movs	r3, #2
 440 0122 7B62     		str	r3, [r7, #36]
 216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2sof = 0U;
 441              		.loc 1 216 15
 442 0124 0023     		movs	r3, #0
 443 0126 3B62     		str	r3, [r7, #32]
 444              	.L18:
 217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* configure SPI_I2SPSC */
 220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     SPI_I2SPSC(periph) = (uint32_t)(i2sdiv | i2sof | p_init->mckout);
 445              		.loc 1 220 44
 446 0128 7A6A     		ldr	r2, [r7, #36]
 447 012a 3B6A     		ldr	r3, [r7, #32]
 448 012c 1A43     		orrs	r2, r2, r3
 449              		.loc 1 220 60
 450 012e 7B68     		ldr	r3, [r7, #4]
 451 0130 DB68     		ldr	r3, [r3, #12]
 452              		.loc 1 220 5
 453 0132 B968     		ldr	r1, [r7, #8]
 454 0134 2031     		adds	r1, r1, #32
 455              		.loc 1 220 52
 456 0136 1343     		orrs	r3, r3, r2
 457              		.loc 1 220 24
 458 0138 0B60     		str	r3, [r1]
 221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* clear SPI_I2SCTL_DTLEN and SPI_I2SCTL_CHLEN bits */
 223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     SPI_I2SCTL(periph) &= (uint32_t)(~(SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN));
 459              		.loc 1 223 24
 460 013a BB68     		ldr	r3, [r7, #8]
 461 013c 1C33     		adds	r3, r3, #28
 462 013e 1B68     		ldr	r3, [r3]
 463 0140 BA68     		ldr	r2, [r7, #8]
 464 0142 1C32     		adds	r2, r2, #28
 465 0144 23F00703 		bic	r3, r3, #7
 466 0148 1360     		str	r3, [r2]
 224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* configure data frame format */
 225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     SPI_I2SCTL(periph) |= (uint32_t)p_init->frameformat;
 467              		.loc 1 225 24
 468 014a BB68     		ldr	r3, [r7, #8]
 469 014c 1C33     		adds	r3, r3, #28
 470 014e 1A68     		ldr	r2, [r3]
 471              		.loc 1 225 43
 472 0150 7B68     		ldr	r3, [r7, #4]
 473 0152 9B68     		ldr	r3, [r3, #8]
 474              		.loc 1 225 24
 475 0154 B968     		ldr	r1, [r7, #8]
 476 0156 1C31     		adds	r1, r1, #28
 477 0158 1343     		orrs	r3, r3, r2
 478 015a 0B60     		str	r3, [r1]
 226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     i2s->state = HAL_I2S_STATE_READY;
 479              		.loc 1 227 16
 480 015c FB68     		ldr	r3, [r7, #12]
 481 015e 0122     		movs	r2, #1
 482 0160 83F83420 		strb	r2, [r3, #52]
 228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     return HAL_ERR_NONE;
 483              		.loc 1 229 12
 484 0164 0023     		movs	r3, #0
 230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 485              		.loc 1 230 1
 486 0166 1846     		mov	r0, r3
 487 0168 2837     		adds	r7, r7, #40
 488              		.cfi_def_cfa_offset 8
 489 016a BD46     		mov	sp, r7
 490              		.cfi_def_cfa_register 13
 491              		@ sp needed
 492 016c 80BD     		pop	{r7, pc}
 493              	.L21:
 494 016e 00BF     		.align	2
 495              	.L20:
 496 0170 CDCCCCCC 		.word	-858993459
 497              		.cfi_endproc
 498              	.LFE121:
 500              		.section	.text.hal_i2s_transmit_poll,"ax",%progbits
 501              		.align	1
 502              		.global	hal_i2s_transmit_poll
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 506              		.fpu softvfp
 508              	hal_i2s_transmit_poll:
 509              	.LFB122:
 231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      transmit amounts of data, poll transmit process and completed status, the function 
 234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structrue
 235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure parameters altering is automatically configured by core
 237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_buffer: pointer to txbuffer
 238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  length: length of data to be sent
 239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  timeout_ms: timeout duration
 240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_VAL, details refer to gd32f3x0_hal.h
 242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** int32_t hal_i2s_transmit_poll(hal_i2s_dev_struct *i2s, uint16_t *p_buffer, uint16_t length, uint32_
 244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 510              		.loc 1 244 1
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 32
 513              		@ frame_needed = 1, uses_anonymous_args = 0
 514 0000 80B5     		push	{r7, lr}
 515              		.cfi_def_cfa_offset 8
 516              		.cfi_offset 7, -8
 517              		.cfi_offset 14, -4
 518 0002 88B0     		sub	sp, sp, #32
 519              		.cfi_def_cfa_offset 40
 520 0004 00AF     		add	r7, sp, #0
 521              		.cfi_def_cfa_register 7
 522 0006 F860     		str	r0, [r7, #12]
 523 0008 B960     		str	r1, [r7, #8]
 524 000a 3B60     		str	r3, [r7]
 525 000c 1346     		mov	r3, r2	@ movhi
 526 000e FB80     		strh	r3, [r7, #6]	@ movhi
 245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     __IO uint32_t tmp = 0x0U;
 527              		.loc 1 245 19
 528 0010 0023     		movs	r3, #0
 529 0012 7B61     		str	r3, [r7, #20]
 246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t tmp1 = 0U;
 530              		.loc 1 246 14
 531 0014 0023     		movs	r3, #0
 532 0016 FB61     		str	r3, [r7, #28]
 247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t tick_start = 0;
 533              		.loc 1 247 14
 534 0018 0023     		movs	r3, #0
 535 001a BB61     		str	r3, [r7, #24]
 248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* check input parameter */
 251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if((NULL == i2s) || (NULL == p_buffer) || (0U == length)) {
 252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_VAL;
 253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* lock I2S */
 257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     HAL_LOCK(i2s);
 536              		.loc 1 257 5
 537 001c FB68     		ldr	r3, [r7, #12]
 538 001e 93F83C30 		ldrb	r3, [r3, #60]	@ zero_extendqisi2
 539 0022 012B     		cmp	r3, #1
 540 0024 02D1     		bne	.L23
 541              		.loc 1 257 5 is_stmt 0 discriminator 1
 542 0026 6FF00103 		mvn	r3, #1
 543 002a 91E0     		b	.L24
 544              	.L23:
 545              		.loc 1 257 5 discriminator 2
 546 002c FB68     		ldr	r3, [r7, #12]
 547 002e 0122     		movs	r2, #1
 548 0030 83F83C20 		strb	r2, [r3, #60]
 258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(HAL_I2S_STATE_READY == i2s->state) {
 549              		.loc 1 259 34 is_stmt 1 discriminator 2
 550 0034 FB68     		ldr	r3, [r7, #12]
 551 0036 93F83430 		ldrb	r3, [r3, #52]
 552 003a DBB2     		uxtb	r3, r3
 553              		.loc 1 259 7 discriminator 2
 554 003c 012B     		cmp	r3, #1
 555 003e 40F08180 		bne	.L25
 260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         tmp1 = SPI_I2SCTL(i2s->periph) & ((SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN));
 556              		.loc 1 260 16
 557 0042 FB68     		ldr	r3, [r7, #12]
 558 0044 1B68     		ldr	r3, [r3]
 559 0046 1C33     		adds	r3, r3, #28
 560 0048 1B68     		ldr	r3, [r3]
 561              		.loc 1 260 14
 562 004a 03F00703 		and	r3, r3, #7
 563 004e FB61     		str	r3, [r7, #28]
 261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* check I2S frameformat */
 262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if((I2S_FRAMEFORMAT_DT24B_CH32B == tmp1) || (I2S_FRAMEFORMAT_DT32B_CH32B == tmp1)) {
 564              		.loc 1 262 11
 565 0050 FB69     		ldr	r3, [r7, #28]
 566 0052 032B     		cmp	r3, #3
 567 0054 02D0     		beq	.L26
 568              		.loc 1 262 50 discriminator 1
 569 0056 FB69     		ldr	r3, [r7, #28]
 570 0058 052B     		cmp	r3, #5
 571 005a 0AD1     		bne	.L27
 572              	.L26:
 263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.length = (length << 1U);
 573              		.loc 1 263 44
 574 005c FB88     		ldrh	r3, [r7, #6]	@ movhi
 575 005e 5B00     		lsls	r3, r3, #1
 576 0060 9AB2     		uxth	r2, r3
 577              		.loc 1 263 34
 578 0062 FB68     		ldr	r3, [r7, #12]
 579 0064 9A83     		strh	r2, [r3, #28]	@ movhi
 264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.pos = (length << 1U);
 580              		.loc 1 264 41
 581 0066 FB88     		ldrh	r3, [r7, #6]	@ movhi
 582 0068 5B00     		lsls	r3, r3, #1
 583 006a 9AB2     		uxth	r2, r3
 584              		.loc 1 264 31
 585 006c FB68     		ldr	r3, [r7, #12]
 586 006e DA83     		strh	r2, [r3, #30]	@ movhi
 587 0070 05E0     		b	.L28
 588              	.L27:
 265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         } else {
 266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.length = length;
 589              		.loc 1 266 34
 590 0072 FB68     		ldr	r3, [r7, #12]
 591 0074 FA88     		ldrh	r2, [r7, #6]	@ movhi
 592 0076 9A83     		strh	r2, [r3, #28]	@ movhi
 267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.pos = length;
 593              		.loc 1 267 31
 594 0078 FB68     		ldr	r3, [r7, #12]
 595 007a FA88     		ldrh	r2, [r7, #6]	@ movhi
 596 007c DA83     		strh	r2, [r3, #30]	@ movhi
 597              	.L28:
 268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->error_code = HAL_I2S_ERROR_NONE;
 598              		.loc 1 270 25
 599 007e FB68     		ldr	r3, [r7, #12]
 600 0080 0022     		movs	r2, #0
 601 0082 9A63     		str	r2, [r3, #56]
 271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->state = HAL_I2S_STATE_BUSY_TX;
 602              		.loc 1 271 20
 603 0084 FB68     		ldr	r3, [r7, #12]
 604 0086 0322     		movs	r2, #3
 605 0088 83F83420 		strb	r2, [r3, #52]
 272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* enable I2S peripheral */
 274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_ENABLE(i2s->periph);
 606              		.loc 1 274 9
 607 008c FB68     		ldr	r3, [r7, #12]
 608 008e 1B68     		ldr	r3, [r3]
 609 0090 1C33     		adds	r3, r3, #28
 610 0092 1B68     		ldr	r3, [r3]
 611 0094 FA68     		ldr	r2, [r7, #12]
 612 0096 1268     		ldr	r2, [r2]
 613 0098 1C32     		adds	r2, r2, #28
 614 009a 43F48063 		orr	r3, r3, #1024
 615 009e 1360     		str	r3, [r2]
 275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* transmit data */
 277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         while(i2s->txbuffer.pos > 0U) {
 616              		.loc 1 277 14
 617 00a0 41E0     		b	.L29
 618              	.L32:
 278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             SPI_DATA(i2s->periph) = (*p_buffer++);
 619              		.loc 1 278 47
 620 00a2 BB68     		ldr	r3, [r7, #8]
 621 00a4 9A1C     		adds	r2, r3, #2
 622 00a6 BA60     		str	r2, [r7, #8]
 623              		.loc 1 278 38
 624 00a8 1A88     		ldrh	r2, [r3]
 625              		.loc 1 278 13
 626 00aa FB68     		ldr	r3, [r7, #12]
 627 00ac 1B68     		ldr	r3, [r3]
 628 00ae 0C33     		adds	r3, r3, #12
 629              		.loc 1 278 35
 630 00b0 1A60     		str	r2, [r3]
 279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.pos--;
 631              		.loc 1 279 26
 632 00b2 FB68     		ldr	r3, [r7, #12]
 633 00b4 DB8B     		ldrh	r3, [r3, #30]	@ movhi
 634 00b6 9BB2     		uxth	r3, r3
 635              		.loc 1 279 30
 636 00b8 013B     		subs	r3, r3, #1
 637 00ba 9AB2     		uxth	r2, r3
 638 00bc FB68     		ldr	r3, [r7, #12]
 639 00be DA83     		strh	r2, [r3, #30]	@ movhi
 280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* wait TBE flag is set */
 282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             tick_start = hal_sys_basetick_count_get();
 640              		.loc 1 282 26
 641 00c0 FFF7FEFF 		bl	hal_sys_basetick_count_get
 642 00c4 B861     		str	r0, [r7, #24]
 283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             while(RESET == _i2s_flag_get(i2s->periph, I2S_FLAG_TBE)) {
 643              		.loc 1 283 18
 644 00c6 0DE0     		b	.L30
 645              	.L31:
 284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 646              		.loc 1 284 19
 647 00c8 3B68     		ldr	r3, [r7]
 648 00ca B3F1FF3F 		cmp	r3, #-1
 649 00ce 09D0     		beq	.L30
 285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 650              		.loc 1 285 31
 651 00d0 3968     		ldr	r1, [r7]
 652 00d2 B869     		ldr	r0, [r7, #24]
 653 00d4 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 654 00d8 0346     		mov	r3, r0
 655              		.loc 1 285 23
 656 00da 012B     		cmp	r3, #1
 657 00dc 02D1     		bne	.L30
 286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                         return HAL_ERR_TIMEOUT;
 658              		.loc 1 286 32
 659 00de 6FF00403 		mvn	r3, #4
 660 00e2 35E0     		b	.L24
 661              	.L30:
 283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 662              		.loc 1 283 28
 663 00e4 FB68     		ldr	r3, [r7, #12]
 664 00e6 1B68     		ldr	r3, [r3]
 665 00e8 0221     		movs	r1, #2
 666 00ea 1846     		mov	r0, r3
 667 00ec FFF7FEFF 		bl	_i2s_flag_get
 668 00f0 0346     		mov	r3, r0
 283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 669              		.loc 1 283 18
 670 00f2 002B     		cmp	r3, #0
 671 00f4 E8D0     		beq	.L31
 287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     }
 288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 }
 289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             }
 290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             if(SET == _i2s_flag_get(i2s->periph, I2S_FLAG_TXURERR)) {
 672              		.loc 1 290 23
 673 00f6 FB68     		ldr	r3, [r7, #12]
 674 00f8 1B68     		ldr	r3, [r3]
 675 00fa 0821     		movs	r1, #8
 676 00fc 1846     		mov	r0, r3
 677 00fe FFF7FEFF 		bl	_i2s_flag_get
 678 0102 0346     		mov	r3, r0
 679              		.loc 1 290 15
 680 0104 012B     		cmp	r3, #1
 681 0106 0ED1     		bne	.L29
 291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 /* clear underrun flag */
 292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 tmp = SPI_STAT((i2s)->periph);
 682              		.loc 1 292 23
 683 0108 FB68     		ldr	r3, [r7, #12]
 684 010a 1B68     		ldr	r3, [r3]
 685 010c 0833     		adds	r3, r3, #8
 686 010e 1B68     		ldr	r3, [r3]
 687              		.loc 1 292 21
 688 0110 7B61     		str	r3, [r7, #20]
 293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 i2s->state = HAL_I2S_STATE_READY;
 689              		.loc 1 294 28
 690 0112 FB68     		ldr	r3, [r7, #12]
 691 0114 0122     		movs	r2, #1
 692 0116 83F83420 		strb	r2, [r3, #52]
 295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 i2s->error_code = HAL_I2S_ERROR_UNDERRUN;
 693              		.loc 1 295 33
 694 011a FB68     		ldr	r3, [r7, #12]
 695 011c 0422     		movs	r2, #4
 696 011e 9A63     		str	r2, [r3, #56]
 296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 return HAL_ERR_HARDWARE;
 697              		.loc 1 296 24
 698 0120 6FF00703 		mvn	r3, #7
 699 0124 14E0     		b	.L24
 700              	.L29:
 277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             SPI_DATA(i2s->periph) = (*p_buffer++);
 701              		.loc 1 277 28
 702 0126 FB68     		ldr	r3, [r7, #12]
 703 0128 DB8B     		ldrh	r3, [r3, #30]	@ movhi
 704 012a 9BB2     		uxth	r3, r3
 277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             SPI_DATA(i2s->periph) = (*p_buffer++);
 705              		.loc 1 277 14
 706 012c 002B     		cmp	r3, #0
 707 012e B8D1     		bne	.L32
 297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             }
 298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->state = HAL_I2S_STATE_READY;
 708              		.loc 1 299 20
 709 0130 FB68     		ldr	r3, [r7, #12]
 710 0132 0122     		movs	r2, #1
 711 0134 83F83420 		strb	r2, [r3, #52]
 300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 712              		.loc 1 302 9
 713 0138 FB68     		ldr	r3, [r7, #12]
 714 013a 0022     		movs	r2, #0
 715 013c 83F83C20 		strb	r2, [r3, #60]
 303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_NONE;
 716              		.loc 1 304 16
 717 0140 0023     		movs	r3, #0
 718 0142 05E0     		b	.L24
 719              	.L25:
 305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 720              		.loc 1 308 9
 721 0144 FB68     		ldr	r3, [r7, #12]
 722 0146 0022     		movs	r2, #0
 723 0148 83F83C20 		strb	r2, [r3, #60]
 309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_BUSY;
 724              		.loc 1 310 16
 725 014c 6FF00203 		mvn	r3, #2
 726              	.L24:
 311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 727              		.loc 1 312 1
 728 0150 1846     		mov	r0, r3
 729 0152 2037     		adds	r7, r7, #32
 730              		.cfi_def_cfa_offset 8
 731 0154 BD46     		mov	sp, r7
 732              		.cfi_def_cfa_register 13
 733              		@ sp needed
 734 0156 80BD     		pop	{r7, pc}
 735              		.cfi_endproc
 736              	.LFE122:
 738              		.section	.text.hal_i2s_receive_poll,"ax",%progbits
 739              		.align	1
 740              		.global	hal_i2s_receive_poll
 741              		.syntax unified
 742              		.thumb
 743              		.thumb_func
 744              		.fpu softvfp
 746              	hal_i2s_receive_poll:
 747              	.LFB123:
 313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      receive amounts of data, poll receive process and completed status, the function is
 316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structrue
 317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure parameters altering is automatically configured by core
 319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_buffer: pointer to rxbuffer
 320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  length: length of data to be sent
 321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  timeout_ms: timeout duration
 322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
 324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** int32_t hal_i2s_receive_poll(hal_i2s_dev_struct *i2s, uint16_t *p_buffer, uint16_t length, uint32_t
 326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 748              		.loc 1 326 1
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 32
 751              		@ frame_needed = 1, uses_anonymous_args = 0
 752 0000 80B5     		push	{r7, lr}
 753              		.cfi_def_cfa_offset 8
 754              		.cfi_offset 7, -8
 755              		.cfi_offset 14, -4
 756 0002 88B0     		sub	sp, sp, #32
 757              		.cfi_def_cfa_offset 40
 758 0004 00AF     		add	r7, sp, #0
 759              		.cfi_def_cfa_register 7
 760 0006 F860     		str	r0, [r7, #12]
 761 0008 B960     		str	r1, [r7, #8]
 762 000a 3B60     		str	r3, [r7]
 763 000c 1346     		mov	r3, r2	@ movhi
 764 000e FB80     		strh	r3, [r7, #6]	@ movhi
 327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t tmp1 = 0U;
 765              		.loc 1 327 14
 766 0010 0023     		movs	r3, #0
 767 0012 FB61     		str	r3, [r7, #28]
 328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     __IO uint32_t tmp = 0x00U;
 768              		.loc 1 328 19
 769 0014 0023     		movs	r3, #0
 770 0016 7B61     		str	r3, [r7, #20]
 329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t tick_start = 0;
 771              		.loc 1 329 14
 772 0018 0023     		movs	r3, #0
 773 001a BB61     		str	r3, [r7, #24]
 330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* check input parameter */
 333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if((NULL == i2s) || (NULL == p_buffer) || (0U == length)) {
 334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_VAL;
 335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* lock I2S */
 339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     HAL_LOCK(i2s);
 774              		.loc 1 339 5
 775 001c FB68     		ldr	r3, [r7, #12]
 776 001e 93F83C30 		ldrb	r3, [r3, #60]	@ zero_extendqisi2
 777 0022 012B     		cmp	r3, #1
 778 0024 02D1     		bne	.L34
 779              		.loc 1 339 5 is_stmt 0 discriminator 1
 780 0026 6FF00103 		mvn	r3, #1
 781 002a A0E0     		b	.L35
 782              	.L34:
 783              		.loc 1 339 5 discriminator 2
 784 002c FB68     		ldr	r3, [r7, #12]
 785 002e 0122     		movs	r2, #1
 786 0030 83F83C20 		strb	r2, [r3, #60]
 340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(HAL_I2S_STATE_READY == i2s->state) {
 787              		.loc 1 341 34 is_stmt 1 discriminator 2
 788 0034 FB68     		ldr	r3, [r7, #12]
 789 0036 93F83430 		ldrb	r3, [r3, #52]
 790 003a DBB2     		uxtb	r3, r3
 791              		.loc 1 341 7 discriminator 2
 792 003c 012B     		cmp	r3, #1
 793 003e 40F09080 		bne	.L36
 342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* check I2S frameformat */
 343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         tmp1 = SPI_I2SCTL(i2s->periph) & (SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN);
 794              		.loc 1 343 16
 795 0042 FB68     		ldr	r3, [r7, #12]
 796 0044 1B68     		ldr	r3, [r3]
 797 0046 1C33     		adds	r3, r3, #28
 798 0048 1B68     		ldr	r3, [r3]
 799              		.loc 1 343 14
 800 004a 03F00703 		and	r3, r3, #7
 801 004e FB61     		str	r3, [r7, #28]
 344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if((tmp1 == I2S_FRAMEFORMAT_DT24B_CH32B) || (tmp1 == I2S_FRAMEFORMAT_DT32B_CH32B)) {
 802              		.loc 1 344 11
 803 0050 FB69     		ldr	r3, [r7, #28]
 804 0052 032B     		cmp	r3, #3
 805 0054 02D0     		beq	.L37
 806              		.loc 1 344 50 discriminator 1
 807 0056 FB69     		ldr	r3, [r7, #28]
 808 0058 052B     		cmp	r3, #5
 809 005a 0AD1     		bne	.L38
 810              	.L37:
 345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.length = (length << 1U);
 811              		.loc 1 345 44
 812 005c FB88     		ldrh	r3, [r7, #6]	@ movhi
 813 005e 5B00     		lsls	r3, r3, #1
 814 0060 9AB2     		uxth	r2, r3
 815              		.loc 1 345 34
 816 0062 FB68     		ldr	r3, [r7, #12]
 817 0064 9A84     		strh	r2, [r3, #36]	@ movhi
 346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.pos = (length << 1U);
 818              		.loc 1 346 41
 819 0066 FB88     		ldrh	r3, [r7, #6]	@ movhi
 820 0068 5B00     		lsls	r3, r3, #1
 821 006a 9AB2     		uxth	r2, r3
 822              		.loc 1 346 31
 823 006c FB68     		ldr	r3, [r7, #12]
 824 006e DA84     		strh	r2, [r3, #38]	@ movhi
 825 0070 05E0     		b	.L39
 826              	.L38:
 347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         } else {
 348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.length = length;
 827              		.loc 1 348 34
 828 0072 FB68     		ldr	r3, [r7, #12]
 829 0074 FA88     		ldrh	r2, [r7, #6]	@ movhi
 830 0076 9A84     		strh	r2, [r3, #36]	@ movhi
 349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.pos = length;
 831              		.loc 1 349 31
 832 0078 FB68     		ldr	r3, [r7, #12]
 833 007a FA88     		ldrh	r2, [r7, #6]	@ movhi
 834 007c DA84     		strh	r2, [r3, #38]	@ movhi
 835              	.L39:
 350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->error_code = HAL_ERR_NONE;
 836              		.loc 1 352 25
 837 007e FB68     		ldr	r3, [r7, #12]
 838 0080 0022     		movs	r2, #0
 839 0082 9A63     		str	r2, [r3, #56]
 353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->state = HAL_I2S_STATE_BUSY_RX;
 840              		.loc 1 353 20
 841 0084 FB68     		ldr	r3, [r7, #12]
 842 0086 0422     		movs	r2, #4
 843 0088 83F83420 		strb	r2, [r3, #52]
 354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(SPI_I2SCTL_I2SEN != (SPI_I2SCTL(i2s->periph) &SPI_I2SCTL_I2SEN)) {
 844              		.loc 1 355 33
 845 008c FB68     		ldr	r3, [r7, #12]
 846 008e 1B68     		ldr	r3, [r3]
 847 0090 1C33     		adds	r3, r3, #28
 848 0092 1B68     		ldr	r3, [r3]
 849              		.loc 1 355 57
 850 0094 03F48063 		and	r3, r3, #1024
 851              		.loc 1 355 11
 852 0098 B3F5806F 		cmp	r3, #1024
 853 009c 52D0     		beq	.L41
 356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* enable I2S peripheral */
 357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             __HAL_I2S_ENABLE(i2s->periph);
 854              		.loc 1 357 13
 855 009e FB68     		ldr	r3, [r7, #12]
 856 00a0 1B68     		ldr	r3, [r3]
 857 00a2 1C33     		adds	r3, r3, #28
 858 00a4 1B68     		ldr	r3, [r3]
 859 00a6 FA68     		ldr	r2, [r7, #12]
 860 00a8 1268     		ldr	r2, [r2]
 861 00aa 1C32     		adds	r2, r2, #28
 862 00ac 43F48063 		orr	r3, r3, #1024
 863 00b0 1360     		str	r3, [r2]
 358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* receive data */
 361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         while(i2s->rxbuffer.pos > 0U) {
 864              		.loc 1 361 14
 865 00b2 47E0     		b	.L41
 866              	.L45:
 362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             tick_start = hal_sys_basetick_count_get();
 867              		.loc 1 362 26
 868 00b4 FFF7FEFF 		bl	hal_sys_basetick_count_get
 869 00b8 B861     		str	r0, [r7, #24]
 363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             while(RESET == _i2s_flag_get(i2s->periph, I2S_FLAG_RBNE)) {
 870              		.loc 1 363 18
 871 00ba 0DE0     		b	.L42
 872              	.L43:
 364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 873              		.loc 1 364 19
 874 00bc 3B68     		ldr	r3, [r7]
 875 00be B3F1FF3F 		cmp	r3, #-1
 876 00c2 09D0     		beq	.L42
 365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 877              		.loc 1 365 31
 878 00c4 3968     		ldr	r1, [r7]
 879 00c6 B869     		ldr	r0, [r7, #24]
 880 00c8 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 881 00cc 0346     		mov	r3, r0
 882              		.loc 1 365 23
 883 00ce 012B     		cmp	r3, #1
 884 00d0 02D1     		bne	.L42
 366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                         return HAL_ERR_TIMEOUT;
 885              		.loc 1 366 32
 886 00d2 6FF00403 		mvn	r3, #4
 887 00d6 4AE0     		b	.L35
 888              	.L42:
 363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 889              		.loc 1 363 28
 890 00d8 FB68     		ldr	r3, [r7, #12]
 891 00da 1B68     		ldr	r3, [r3]
 892 00dc 0121     		movs	r1, #1
 893 00de 1846     		mov	r0, r3
 894 00e0 FFF7FEFF 		bl	_i2s_flag_get
 895 00e4 0346     		mov	r3, r0
 363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 896              		.loc 1 363 18
 897 00e6 002B     		cmp	r3, #0
 898 00e8 E8D0     		beq	.L43
 367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     }
 368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 }
 369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             }
 370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             if(SET == _i2s_flag_get(i2s->periph, I2S_FLAG_RXORERR)) {
 899              		.loc 1 371 23
 900 00ea FB68     		ldr	r3, [r7, #12]
 901 00ec 1B68     		ldr	r3, [r3]
 902 00ee 4021     		movs	r1, #64
 903 00f0 1846     		mov	r0, r3
 904 00f2 FFF7FEFF 		bl	_i2s_flag_get
 905 00f6 0346     		mov	r3, r0
 906              		.loc 1 371 15
 907 00f8 012B     		cmp	r3, #1
 908 00fa 13D1     		bne	.L44
 372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 /* clear overrun error */
 373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 tmp = SPI_DATA(i2s->periph);
 909              		.loc 1 373 23
 910 00fc FB68     		ldr	r3, [r7, #12]
 911 00fe 1B68     		ldr	r3, [r3]
 912 0100 0C33     		adds	r3, r3, #12
 913 0102 1B68     		ldr	r3, [r3]
 914              		.loc 1 373 21
 915 0104 7B61     		str	r3, [r7, #20]
 374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 tmp = SPI_STAT(i2s->periph);
 916              		.loc 1 374 23
 917 0106 FB68     		ldr	r3, [r7, #12]
 918 0108 1B68     		ldr	r3, [r3]
 919 010a 0833     		adds	r3, r3, #8
 920 010c 1B68     		ldr	r3, [r3]
 921              		.loc 1 374 21
 922 010e 7B61     		str	r3, [r7, #20]
 375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 /* set the I2S state ready */
 376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 i2s->state = HAL_I2S_STATE_READY;
 923              		.loc 1 376 28
 924 0110 FB68     		ldr	r3, [r7, #12]
 925 0112 0122     		movs	r2, #1
 926 0114 83F83420 		strb	r2, [r3, #52]
 377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 i2s->error_code = HAL_I2S_ERROR_OVERRUN;
 927              		.loc 1 377 33
 928 0118 FB68     		ldr	r3, [r7, #12]
 929 011a 0222     		movs	r2, #2
 930 011c 9A63     		str	r2, [r3, #56]
 378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 return HAL_ERR_HARDWARE;
 931              		.loc 1 378 24
 932 011e 6FF00703 		mvn	r3, #7
 933 0122 24E0     		b	.L35
 934              	.L44:
 379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             }
 380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             (*p_buffer++) = SPI_DATA(i2s->periph);
 935              		.loc 1 381 29
 936 0124 FB68     		ldr	r3, [r7, #12]
 937 0126 1B68     		ldr	r3, [r3]
 938 0128 0C33     		adds	r3, r3, #12
 939 012a 1968     		ldr	r1, [r3]
 940              		.loc 1 381 23
 941 012c BB68     		ldr	r3, [r7, #8]
 942 012e 9A1C     		adds	r2, r3, #2
 943 0130 BA60     		str	r2, [r7, #8]
 944              		.loc 1 381 27
 945 0132 8AB2     		uxth	r2, r1
 946 0134 1A80     		strh	r2, [r3]	@ movhi
 382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.pos--;
 947              		.loc 1 382 26
 948 0136 FB68     		ldr	r3, [r7, #12]
 949 0138 DB8C     		ldrh	r3, [r3, #38]	@ movhi
 950 013a 9BB2     		uxth	r3, r3
 951              		.loc 1 382 30
 952 013c 013B     		subs	r3, r3, #1
 953 013e 9AB2     		uxth	r2, r3
 954 0140 FB68     		ldr	r3, [r7, #12]
 955 0142 DA84     		strh	r2, [r3, #38]	@ movhi
 956              	.L41:
 361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             tick_start = hal_sys_basetick_count_get();
 957              		.loc 1 361 28
 958 0144 FB68     		ldr	r3, [r7, #12]
 959 0146 DB8C     		ldrh	r3, [r3, #38]	@ movhi
 960 0148 9BB2     		uxth	r3, r3
 361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             tick_start = hal_sys_basetick_count_get();
 961              		.loc 1 361 14
 962 014a 002B     		cmp	r3, #0
 963 014c B2D1     		bne	.L45
 383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->state = HAL_I2S_STATE_READY;
 964              		.loc 1 385 20
 965 014e FB68     		ldr	r3, [r7, #12]
 966 0150 0122     		movs	r2, #1
 967 0152 83F83420 		strb	r2, [r3, #52]
 386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 968              		.loc 1 388 9
 969 0156 FB68     		ldr	r3, [r7, #12]
 970 0158 0022     		movs	r2, #0
 971 015a 83F83C20 		strb	r2, [r3, #60]
 389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_NONE;
 972              		.loc 1 390 16
 973 015e 0023     		movs	r3, #0
 974 0160 05E0     		b	.L35
 975              	.L36:
 391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 976              		.loc 1 394 9
 977 0162 FB68     		ldr	r3, [r7, #12]
 978 0164 0022     		movs	r2, #0
 979 0166 83F83C20 		strb	r2, [r3, #60]
 395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_BUSY;
 980              		.loc 1 396 16
 981 016a 6FF00203 		mvn	r3, #2
 982              	.L35:
 397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 983              		.loc 1 398 1
 984 016e 1846     		mov	r0, r3
 985 0170 2037     		adds	r7, r7, #32
 986              		.cfi_def_cfa_offset 8
 987 0172 BD46     		mov	sp, r7
 988              		.cfi_def_cfa_register 13
 989              		@ sp needed
 990 0174 80BD     		pop	{r7, pc}
 991              		.cfi_endproc
 992              	.LFE123:
 994              		.section	.text.hal_i2s_transmit_interrupt,"ax",%progbits
 995              		.align	1
 996              		.global	hal_i2s_transmit_interrupt
 997              		.syntax unified
 998              		.thumb
 999              		.thumb_func
 1000              		.fpu softvfp
 1002              	hal_i2s_transmit_interrupt:
 1003              	.LFB124:
 399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      transmit amounts of data by interrupt method, the function is non-blocking
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structrue
 403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure parameters altering is automatically configured by core
 405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_buffer: pointer to txbuffer
 406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  length: length of data to be sent
 407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_user_func: pointer to call back function for user
 408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
 410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** int32_t hal_i2s_transmit_interrupt(hal_i2s_dev_struct *i2s, uint16_t *p_buffer, uint16_t length,
 412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                                    hal_i2s_user_callback_struct *p_user_func)
 413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 1004              		.loc 1 413 1
 1005              		.cfi_startproc
 1006              		@ args = 0, pretend = 0, frame = 24
 1007              		@ frame_needed = 1, uses_anonymous_args = 0
 1008              		@ link register save eliminated.
 1009 0000 80B4     		push	{r7}
 1010              		.cfi_def_cfa_offset 4
 1011              		.cfi_offset 7, -4
 1012 0002 87B0     		sub	sp, sp, #28
 1013              		.cfi_def_cfa_offset 32
 1014 0004 00AF     		add	r7, sp, #0
 1015              		.cfi_def_cfa_register 7
 1016 0006 F860     		str	r0, [r7, #12]
 1017 0008 B960     		str	r1, [r7, #8]
 1018 000a 3B60     		str	r3, [r7]
 1019 000c 1346     		mov	r3, r2	@ movhi
 1020 000e FB80     		strh	r3, [r7, #6]	@ movhi
 414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t tmp1 = 0U;
 1021              		.loc 1 414 14
 1022 0010 0023     		movs	r3, #0
 1023 0012 7B61     		str	r3, [r7, #20]
 415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if((NULL == i2s) || (NULL == p_buffer) || (0U == length)) {
 418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_VAL;
 419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* lock I2S */
 423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     HAL_LOCK(i2s);
 1024              		.loc 1 423 5
 1025 0014 FB68     		ldr	r3, [r7, #12]
 1026 0016 93F83C30 		ldrb	r3, [r3, #60]	@ zero_extendqisi2
 1027 001a 012B     		cmp	r3, #1
 1028 001c 02D1     		bne	.L47
 1029              		.loc 1 423 5 is_stmt 0 discriminator 1
 1030 001e 6FF00103 		mvn	r3, #1
 1031 0022 6CE0     		b	.L48
 1032              	.L47:
 1033              		.loc 1 423 5 discriminator 2
 1034 0024 FB68     		ldr	r3, [r7, #12]
 1035 0026 0122     		movs	r2, #1
 1036 0028 83F83C20 		strb	r2, [r3, #60]
 424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(i2s->state == HAL_I2S_STATE_READY) {
 1037              		.loc 1 425 11 is_stmt 1 discriminator 2
 1038 002c FB68     		ldr	r3, [r7, #12]
 1039 002e 93F83430 		ldrb	r3, [r3, #52]
 1040 0032 DBB2     		uxtb	r3, r3
 1041              		.loc 1 425 7 discriminator 2
 1042 0034 012B     		cmp	r3, #1
 1043 0036 5CD1     		bne	.L49
 426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->txbuffer.buffer = p_buffer;
 1044              		.loc 1 426 30
 1045 0038 FB68     		ldr	r3, [r7, #12]
 1046 003a BA68     		ldr	r2, [r7, #8]
 1047 003c 9A61     		str	r2, [r3, #24]
 427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* check I2S frameformat */
 428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         tmp1 = SPI_I2SCTL(i2s->periph) & (SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN);
 1048              		.loc 1 428 16
 1049 003e FB68     		ldr	r3, [r7, #12]
 1050 0040 1B68     		ldr	r3, [r3]
 1051 0042 1C33     		adds	r3, r3, #28
 1052 0044 1B68     		ldr	r3, [r3]
 1053              		.loc 1 428 14
 1054 0046 03F00703 		and	r3, r3, #7
 1055 004a 7B61     		str	r3, [r7, #20]
 429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if((I2S_FRAMEFORMAT_DT24B_CH32B == tmp1) || (I2S_FRAMEFORMAT_DT32B_CH32B == tmp1)) {
 1056              		.loc 1 430 11
 1057 004c 7B69     		ldr	r3, [r7, #20]
 1058 004e 032B     		cmp	r3, #3
 1059 0050 02D0     		beq	.L50
 1060              		.loc 1 430 50 discriminator 1
 1061 0052 7B69     		ldr	r3, [r7, #20]
 1062 0054 052B     		cmp	r3, #5
 1063 0056 0AD1     		bne	.L51
 1064              	.L50:
 431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.length = (length << 1U);
 1065              		.loc 1 431 44
 1066 0058 FB88     		ldrh	r3, [r7, #6]	@ movhi
 1067 005a 5B00     		lsls	r3, r3, #1
 1068 005c 9AB2     		uxth	r2, r3
 1069              		.loc 1 431 34
 1070 005e FB68     		ldr	r3, [r7, #12]
 1071 0060 9A83     		strh	r2, [r3, #28]	@ movhi
 432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.pos = (length << 1U);
 1072              		.loc 1 432 41
 1073 0062 FB88     		ldrh	r3, [r7, #6]	@ movhi
 1074 0064 5B00     		lsls	r3, r3, #1
 1075 0066 9AB2     		uxth	r2, r3
 1076              		.loc 1 432 31
 1077 0068 FB68     		ldr	r3, [r7, #12]
 1078 006a DA83     		strh	r2, [r3, #30]	@ movhi
 1079 006c 05E0     		b	.L52
 1080              	.L51:
 433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         } else {
 434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.length = length;
 1081              		.loc 1 434 34
 1082 006e FB68     		ldr	r3, [r7, #12]
 1083 0070 FA88     		ldrh	r2, [r7, #6]	@ movhi
 1084 0072 9A83     		strh	r2, [r3, #28]	@ movhi
 435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.pos = length;
 1085              		.loc 1 435 31
 1086 0074 FB68     		ldr	r3, [r7, #12]
 1087 0076 FA88     		ldrh	r2, [r7, #6]	@ movhi
 1088 0078 DA83     		strh	r2, [r3, #30]	@ movhi
 1089              	.L52:
 436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->i2s_irq.transmit_handler = _i2s_transmit_interrupt;
 1090              		.loc 1 437 39
 1091 007a FB68     		ldr	r3, [r7, #12]
 1092 007c 224A     		ldr	r2, .L54
 1093 007e 9A60     		str	r2, [r3, #8]
 438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->tx_callback = (void *)p_user_func->complete_func;
 1094              		.loc 1 438 47
 1095 0080 3B68     		ldr	r3, [r7]
 1096 0082 1A68     		ldr	r2, [r3]
 1097              		.loc 1 438 26
 1098 0084 FB68     		ldr	r3, [r7, #12]
 1099 0086 DA62     		str	r2, [r3, #44]
 439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->error_callback = (void *)p_user_func->error_func;
 1100              		.loc 1 439 50
 1101 0088 3B68     		ldr	r3, [r7]
 1102 008a 5A68     		ldr	r2, [r3, #4]
 1103              		.loc 1 439 29
 1104 008c FB68     		ldr	r3, [r7, #12]
 1105 008e 1A63     		str	r2, [r3, #48]
 440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->state = HAL_I2S_STATE_BUSY_TX;
 1106              		.loc 1 441 20
 1107 0090 FB68     		ldr	r3, [r7, #12]
 1108 0092 0322     		movs	r2, #3
 1109 0094 83F83420 		strb	r2, [r3, #52]
 442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* enable TBE and ERR interrupt */
 444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_ENABLE(i2s->periph, I2S_INT_TBE);
 1110              		.loc 1 444 9
 1111 0098 FB68     		ldr	r3, [r7, #12]
 1112 009a 1B68     		ldr	r3, [r3]
 1113 009c 0433     		adds	r3, r3, #4
 1114 009e 1B68     		ldr	r3, [r3]
 1115 00a0 FA68     		ldr	r2, [r7, #12]
 1116 00a2 1268     		ldr	r2, [r2]
 1117 00a4 0432     		adds	r2, r2, #4
 1118 00a6 43F08003 		orr	r3, r3, #128
 1119 00aa 1360     		str	r3, [r2]
 445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_ENABLE(i2s->periph, I2S_INT_ERR);
 1120              		.loc 1 445 9
 1121 00ac FB68     		ldr	r3, [r7, #12]
 1122 00ae 1B68     		ldr	r3, [r3]
 1123 00b0 0433     		adds	r3, r3, #4
 1124 00b2 1B68     		ldr	r3, [r3]
 1125 00b4 FA68     		ldr	r2, [r7, #12]
 1126 00b6 1268     		ldr	r2, [r2]
 1127 00b8 0432     		adds	r2, r2, #4
 1128 00ba 43F02003 		orr	r3, r3, #32
 1129 00be 1360     		str	r3, [r2]
 446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(SPI_I2SCTL_I2SEN != (SPI_I2SCTL(i2s->periph) &SPI_I2SCTL_I2SEN)) {
 1130              		.loc 1 447 33
 1131 00c0 FB68     		ldr	r3, [r7, #12]
 1132 00c2 1B68     		ldr	r3, [r3]
 1133 00c4 1C33     		adds	r3, r3, #28
 1134 00c6 1B68     		ldr	r3, [r3]
 1135              		.loc 1 447 57
 1136 00c8 03F48063 		and	r3, r3, #1024
 1137              		.loc 1 447 11
 1138 00cc B3F5806F 		cmp	r3, #1024
 1139 00d0 09D0     		beq	.L53
 448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* enable I2S peripheral */
 449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             __HAL_I2S_ENABLE(i2s->periph);
 1140              		.loc 1 449 13
 1141 00d2 FB68     		ldr	r3, [r7, #12]
 1142 00d4 1B68     		ldr	r3, [r3]
 1143 00d6 1C33     		adds	r3, r3, #28
 1144 00d8 1B68     		ldr	r3, [r3]
 1145 00da FA68     		ldr	r2, [r7, #12]
 1146 00dc 1268     		ldr	r2, [r2]
 1147 00de 1C32     		adds	r2, r2, #28
 1148 00e0 43F48063 		orr	r3, r3, #1024
 1149 00e4 1360     		str	r3, [r2]
 1150              	.L53:
 450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 1151              		.loc 1 453 9
 1152 00e6 FB68     		ldr	r3, [r7, #12]
 1153 00e8 0022     		movs	r2, #0
 1154 00ea 83F83C20 		strb	r2, [r3, #60]
 454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_NONE;
 1155              		.loc 1 455 16
 1156 00ee 0023     		movs	r3, #0
 1157 00f0 05E0     		b	.L48
 1158              	.L49:
 456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 1159              		.loc 1 459 9
 1160 00f2 FB68     		ldr	r3, [r7, #12]
 1161 00f4 0022     		movs	r2, #0
 1162 00f6 83F83C20 		strb	r2, [r3, #60]
 460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_BUSY;
 1163              		.loc 1 461 16
 1164 00fa 6FF00203 		mvn	r3, #2
 1165              	.L48:
 462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 1166              		.loc 1 463 1
 1167 00fe 1846     		mov	r0, r3
 1168 0100 1C37     		adds	r7, r7, #28
 1169              		.cfi_def_cfa_offset 4
 1170 0102 BD46     		mov	sp, r7
 1171              		.cfi_def_cfa_register 13
 1172              		@ sp needed
 1173 0104 80BC     		pop	{r7}
 1174              		.cfi_restore 7
 1175              		.cfi_def_cfa_offset 0
 1176 0106 7047     		bx	lr
 1177              	.L55:
 1178              		.align	2
 1179              	.L54:
 1180 0108 00000000 		.word	_i2s_transmit_interrupt
 1181              		.cfi_endproc
 1182              	.LFE124:
 1184              		.section	.text.hal_i2s_receive_interrupt,"ax",%progbits
 1185              		.align	1
 1186              		.global	hal_i2s_receive_interrupt
 1187              		.syntax unified
 1188              		.thumb
 1189              		.thumb_func
 1190              		.fpu softvfp
 1192              	hal_i2s_receive_interrupt:
 1193              	.LFB125:
 464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      receive amounts of data by interrupt method, the function is non-blocking
 467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structrue
 468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure parameters altering is automatically configured by core
 470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_buffer: pointer to rxbuffer
 471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  length: length of data to be sent
 472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_user_func: pointer to call back function for user
 473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_VAL, details refer to gd32f3x0_hal.h
 475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** int32_t hal_i2s_receive_interrupt(hal_i2s_dev_struct *i2s, uint16_t *p_buffer, uint16_t length,
 477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                                   hal_i2s_user_callback_struct *p_user_func)
 478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 1194              		.loc 1 478 1
 1195              		.cfi_startproc
 1196              		@ args = 0, pretend = 0, frame = 24
 1197              		@ frame_needed = 1, uses_anonymous_args = 0
 1198              		@ link register save eliminated.
 1199 0000 80B4     		push	{r7}
 1200              		.cfi_def_cfa_offset 4
 1201              		.cfi_offset 7, -4
 1202 0002 87B0     		sub	sp, sp, #28
 1203              		.cfi_def_cfa_offset 32
 1204 0004 00AF     		add	r7, sp, #0
 1205              		.cfi_def_cfa_register 7
 1206 0006 F860     		str	r0, [r7, #12]
 1207 0008 B960     		str	r1, [r7, #8]
 1208 000a 3B60     		str	r3, [r7]
 1209 000c 1346     		mov	r3, r2	@ movhi
 1210 000e FB80     		strh	r3, [r7, #6]	@ movhi
 479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t tmp1 = 0U;
 1211              		.loc 1 479 14
 1212 0010 0023     		movs	r3, #0
 1213 0012 7B61     		str	r3, [r7, #20]
 480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if((NULL == i2s) || (NULL == p_buffer) || (0U == length)) {
 483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_VAL;
 484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* lock I2S */
 488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     HAL_LOCK(i2s);
 1214              		.loc 1 488 5
 1215 0014 FB68     		ldr	r3, [r7, #12]
 1216 0016 93F83C30 		ldrb	r3, [r3, #60]	@ zero_extendqisi2
 1217 001a 012B     		cmp	r3, #1
 1218 001c 02D1     		bne	.L57
 1219              		.loc 1 488 5 is_stmt 0 discriminator 1
 1220 001e 6FF00103 		mvn	r3, #1
 1221 0022 6CE0     		b	.L58
 1222              	.L57:
 1223              		.loc 1 488 5 discriminator 2
 1224 0024 FB68     		ldr	r3, [r7, #12]
 1225 0026 0122     		movs	r2, #1
 1226 0028 83F83C20 		strb	r2, [r3, #60]
 489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(i2s->state == HAL_I2S_STATE_READY) {
 1227              		.loc 1 490 11 is_stmt 1 discriminator 2
 1228 002c FB68     		ldr	r3, [r7, #12]
 1229 002e 93F83430 		ldrb	r3, [r3, #52]
 1230 0032 DBB2     		uxtb	r3, r3
 1231              		.loc 1 490 7 discriminator 2
 1232 0034 012B     		cmp	r3, #1
 1233 0036 5CD1     		bne	.L59
 491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->rxbuffer.buffer = p_buffer;
 1234              		.loc 1 491 30
 1235 0038 FB68     		ldr	r3, [r7, #12]
 1236 003a BA68     		ldr	r2, [r7, #8]
 1237 003c 1A62     		str	r2, [r3, #32]
 492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* check I2S frameformat */
 493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         tmp1 = SPI_I2SCTL(i2s->periph) & (SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN);
 1238              		.loc 1 493 16
 1239 003e FB68     		ldr	r3, [r7, #12]
 1240 0040 1B68     		ldr	r3, [r3]
 1241 0042 1C33     		adds	r3, r3, #28
 1242 0044 1B68     		ldr	r3, [r3]
 1243              		.loc 1 493 14
 1244 0046 03F00703 		and	r3, r3, #7
 1245 004a 7B61     		str	r3, [r7, #20]
 494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if((I2S_FRAMEFORMAT_DT24B_CH32B == tmp1) || (I2S_FRAMEFORMAT_DT32B_CH32B == tmp1)) {
 1246              		.loc 1 495 11
 1247 004c 7B69     		ldr	r3, [r7, #20]
 1248 004e 032B     		cmp	r3, #3
 1249 0050 02D0     		beq	.L60
 1250              		.loc 1 495 50 discriminator 1
 1251 0052 7B69     		ldr	r3, [r7, #20]
 1252 0054 052B     		cmp	r3, #5
 1253 0056 0AD1     		bne	.L61
 1254              	.L60:
 496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.length = (length << 1U);
 1255              		.loc 1 496 44
 1256 0058 FB88     		ldrh	r3, [r7, #6]	@ movhi
 1257 005a 5B00     		lsls	r3, r3, #1
 1258 005c 9AB2     		uxth	r2, r3
 1259              		.loc 1 496 34
 1260 005e FB68     		ldr	r3, [r7, #12]
 1261 0060 9A84     		strh	r2, [r3, #36]	@ movhi
 497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.pos = (length << 1U);
 1262              		.loc 1 497 41
 1263 0062 FB88     		ldrh	r3, [r7, #6]	@ movhi
 1264 0064 5B00     		lsls	r3, r3, #1
 1265 0066 9AB2     		uxth	r2, r3
 1266              		.loc 1 497 31
 1267 0068 FB68     		ldr	r3, [r7, #12]
 1268 006a DA84     		strh	r2, [r3, #38]	@ movhi
 1269 006c 05E0     		b	.L62
 1270              	.L61:
 498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         } else {
 499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.length = length;
 1271              		.loc 1 499 34
 1272 006e FB68     		ldr	r3, [r7, #12]
 1273 0070 FA88     		ldrh	r2, [r7, #6]	@ movhi
 1274 0072 9A84     		strh	r2, [r3, #36]	@ movhi
 500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.pos = length;
 1275              		.loc 1 500 31
 1276 0074 FB68     		ldr	r3, [r7, #12]
 1277 0076 FA88     		ldrh	r2, [r7, #6]	@ movhi
 1278 0078 DA84     		strh	r2, [r3, #38]	@ movhi
 1279              	.L62:
 501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->i2s_irq.receive_handler = _i2s_receive_interrupt;
 1280              		.loc 1 503 38
 1281 007a FB68     		ldr	r3, [r7, #12]
 1282 007c 224A     		ldr	r2, .L64
 1283 007e 5A60     		str	r2, [r3, #4]
 504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->rx_callback = (void *)p_user_func->complete_func;
 1284              		.loc 1 504 47
 1285 0080 3B68     		ldr	r3, [r7]
 1286 0082 1A68     		ldr	r2, [r3]
 1287              		.loc 1 504 26
 1288 0084 FB68     		ldr	r3, [r7, #12]
 1289 0086 9A62     		str	r2, [r3, #40]
 505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->error_callback = (void *)p_user_func->error_func;
 1290              		.loc 1 505 50
 1291 0088 3B68     		ldr	r3, [r7]
 1292 008a 5A68     		ldr	r2, [r3, #4]
 1293              		.loc 1 505 29
 1294 008c FB68     		ldr	r3, [r7, #12]
 1295 008e 1A63     		str	r2, [r3, #48]
 506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->state     = HAL_I2S_STATE_BUSY_RX;
 1296              		.loc 1 506 24
 1297 0090 FB68     		ldr	r3, [r7, #12]
 1298 0092 0422     		movs	r2, #4
 1299 0094 83F83420 		strb	r2, [r3, #52]
 507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* enable RBNE and ERR interrupt */
 509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_ENABLE(i2s->periph, I2S_INT_RBNE);
 1300              		.loc 1 509 9
 1301 0098 FB68     		ldr	r3, [r7, #12]
 1302 009a 1B68     		ldr	r3, [r3]
 1303 009c 0433     		adds	r3, r3, #4
 1304 009e 1B68     		ldr	r3, [r3]
 1305 00a0 FA68     		ldr	r2, [r7, #12]
 1306 00a2 1268     		ldr	r2, [r2]
 1307 00a4 0432     		adds	r2, r2, #4
 1308 00a6 43F04003 		orr	r3, r3, #64
 1309 00aa 1360     		str	r3, [r2]
 510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_ENABLE(i2s->periph, I2S_INT_ERR);
 1310              		.loc 1 510 9
 1311 00ac FB68     		ldr	r3, [r7, #12]
 1312 00ae 1B68     		ldr	r3, [r3]
 1313 00b0 0433     		adds	r3, r3, #4
 1314 00b2 1B68     		ldr	r3, [r3]
 1315 00b4 FA68     		ldr	r2, [r7, #12]
 1316 00b6 1268     		ldr	r2, [r2]
 1317 00b8 0432     		adds	r2, r2, #4
 1318 00ba 43F02003 		orr	r3, r3, #32
 1319 00be 1360     		str	r3, [r2]
 511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(SPI_I2SCTL_I2SEN != (SPI_I2SCTL(i2s->periph) &SPI_I2SCTL_I2SEN)) {
 1320              		.loc 1 512 33
 1321 00c0 FB68     		ldr	r3, [r7, #12]
 1322 00c2 1B68     		ldr	r3, [r3]
 1323 00c4 1C33     		adds	r3, r3, #28
 1324 00c6 1B68     		ldr	r3, [r3]
 1325              		.loc 1 512 57
 1326 00c8 03F48063 		and	r3, r3, #1024
 1327              		.loc 1 512 11
 1328 00cc B3F5806F 		cmp	r3, #1024
 1329 00d0 09D0     		beq	.L63
 513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* enable I2S peripheral */
 514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             __HAL_I2S_ENABLE(i2s->periph);
 1330              		.loc 1 514 13
 1331 00d2 FB68     		ldr	r3, [r7, #12]
 1332 00d4 1B68     		ldr	r3, [r3]
 1333 00d6 1C33     		adds	r3, r3, #28
 1334 00d8 1B68     		ldr	r3, [r3]
 1335 00da FA68     		ldr	r2, [r7, #12]
 1336 00dc 1268     		ldr	r2, [r2]
 1337 00de 1C32     		adds	r2, r2, #28
 1338 00e0 43F48063 		orr	r3, r3, #1024
 1339 00e4 1360     		str	r3, [r2]
 1340              	.L63:
 515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 1341              		.loc 1 518 9
 1342 00e6 FB68     		ldr	r3, [r7, #12]
 1343 00e8 0022     		movs	r2, #0
 1344 00ea 83F83C20 		strb	r2, [r3, #60]
 519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_NONE;
 1345              		.loc 1 520 16
 1346 00ee 0023     		movs	r3, #0
 1347 00f0 05E0     		b	.L58
 1348              	.L59:
 521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 1349              		.loc 1 524 9
 1350 00f2 FB68     		ldr	r3, [r7, #12]
 1351 00f4 0022     		movs	r2, #0
 1352 00f6 83F83C20 		strb	r2, [r3, #60]
 525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_BUSY;
 1353              		.loc 1 526 16
 1354 00fa 6FF00203 		mvn	r3, #2
 1355              	.L58:
 527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 1356              		.loc 1 528 1
 1357 00fe 1846     		mov	r0, r3
 1358 0100 1C37     		adds	r7, r7, #28
 1359              		.cfi_def_cfa_offset 4
 1360 0102 BD46     		mov	sp, r7
 1361              		.cfi_def_cfa_register 13
 1362              		@ sp needed
 1363 0104 80BC     		pop	{r7}
 1364              		.cfi_restore 7
 1365              		.cfi_def_cfa_offset 0
 1366 0106 7047     		bx	lr
 1367              	.L65:
 1368              		.align	2
 1369              	.L64:
 1370 0108 00000000 		.word	_i2s_receive_interrupt
 1371              		.cfi_endproc
 1372              	.LFE125:
 1374              		.section	.text.hal_i2s_transmit_dma,"ax",%progbits
 1375              		.align	1
 1376              		.global	hal_i2s_transmit_dma
 1377              		.syntax unified
 1378              		.thumb
 1379              		.thumb_func
 1380              		.fpu softvfp
 1382              	hal_i2s_transmit_dma:
 1383              	.LFB126:
 529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      transmit amounts of data by DMA method, the function is non-blocking
 532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structrue
 533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure parameters altering is automatically configured by core
 535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_buffer: pointer to txbuffer
 536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  length: length of data to be sent
 537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_user_func: pointer to call back function for user
 538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_VAL, details refer to gd32f3x0_hal.h
 540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** int32_t hal_i2s_transmit_dma(hal_i2s_dev_struct *i2s, uint16_t *p_buffer, uint16_t length,
 542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                              hal_i2s_user_callback_struct *p_user_func)
 543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 1384              		.loc 1 543 1
 1385              		.cfi_startproc
 1386              		@ args = 0, pretend = 0, frame = 40
 1387              		@ frame_needed = 1, uses_anonymous_args = 0
 1388 0000 90B5     		push	{r4, r7, lr}
 1389              		.cfi_def_cfa_offset 12
 1390              		.cfi_offset 4, -12
 1391              		.cfi_offset 7, -8
 1392              		.cfi_offset 14, -4
 1393 0002 8DB0     		sub	sp, sp, #52
 1394              		.cfi_def_cfa_offset 64
 1395 0004 02AF     		add	r7, sp, #8
 1396              		.cfi_def_cfa 7, 56
 1397 0006 F860     		str	r0, [r7, #12]
 1398 0008 B960     		str	r1, [r7, #8]
 1399 000a 3B60     		str	r3, [r7]
 1400 000c 1346     		mov	r3, r2	@ movhi
 1401 000e FB80     		strh	r3, [r7, #6]	@ movhi
 544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t *p_tmp = NULL;
 1402              		.loc 1 544 15
 1403 0010 0023     		movs	r3, #0
 1404 0012 7B62     		str	r3, [r7, #36]
 545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t tmp1 = 0U;
 1405              		.loc 1 545 14
 1406 0014 0023     		movs	r3, #0
 1407 0016 3B62     		str	r3, [r7, #32]
 546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_dma_irq_struct dma_irq;
 547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if((NULL == i2s) || (NULL == p_buffer) || (0U == length)) {
 550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_VAL;
 551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* lock I2S */
 555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     HAL_LOCK(i2s);
 1408              		.loc 1 555 5
 1409 0018 FB68     		ldr	r3, [r7, #12]
 1410 001a 93F83C30 		ldrb	r3, [r3, #60]	@ zero_extendqisi2
 1411 001e 012B     		cmp	r3, #1
 1412 0020 02D1     		bne	.L67
 1413              		.loc 1 555 5 is_stmt 0 discriminator 1
 1414 0022 6FF00103 		mvn	r3, #1
 1415 0026 74E0     		b	.L73
 1416              	.L67:
 1417              		.loc 1 555 5 discriminator 2
 1418 0028 FB68     		ldr	r3, [r7, #12]
 1419 002a 0122     		movs	r2, #1
 1420 002c 83F83C20 		strb	r2, [r3, #60]
 556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(HAL_I2S_STATE_READY == i2s->state) {
 1421              		.loc 1 557 34 is_stmt 1 discriminator 2
 1422 0030 FB68     		ldr	r3, [r7, #12]
 1423 0032 93F83430 		ldrb	r3, [r3, #52]
 1424 0036 DBB2     		uxtb	r3, r3
 1425              		.loc 1 557 7 discriminator 2
 1426 0038 012B     		cmp	r3, #1
 1427 003a 64D1     		bne	.L69
 558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->txbuffer.buffer = p_buffer;
 1428              		.loc 1 558 30
 1429 003c BA68     		ldr	r2, [r7, #8]
 1430 003e FB68     		ldr	r3, [r7, #12]
 1431 0040 9A61     		str	r2, [r3, #24]
 559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* check I2S frameformat */
 560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         tmp1 = SPI_I2SCTL(i2s->periph) & (SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN);
 1432              		.loc 1 560 16
 1433 0042 FB68     		ldr	r3, [r7, #12]
 1434 0044 1B68     		ldr	r3, [r3]
 1435 0046 1C33     		adds	r3, r3, #28
 1436 0048 1B68     		ldr	r3, [r3]
 1437              		.loc 1 560 14
 1438 004a 03F00703 		and	r3, r3, #7
 1439 004e 3B62     		str	r3, [r7, #32]
 561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if((I2S_FRAMEFORMAT_DT24B_CH32B == tmp1) || (I2S_FRAMEFORMAT_DT32B_CH32B == tmp1)) {
 1440              		.loc 1 561 11
 1441 0050 3B6A     		ldr	r3, [r7, #32]
 1442 0052 032B     		cmp	r3, #3
 1443 0054 02D0     		beq	.L70
 1444              		.loc 1 561 50 discriminator 1
 1445 0056 3B6A     		ldr	r3, [r7, #32]
 1446 0058 052B     		cmp	r3, #5
 1447 005a 0AD1     		bne	.L71
 1448              	.L70:
 562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.length = (length << 1U);
 1449              		.loc 1 562 44
 1450 005c FB88     		ldrh	r3, [r7, #6]	@ movhi
 1451 005e 5B00     		lsls	r3, r3, #1
 1452 0060 9AB2     		uxth	r2, r3
 1453              		.loc 1 562 34
 1454 0062 FB68     		ldr	r3, [r7, #12]
 1455 0064 9A83     		strh	r2, [r3, #28]	@ movhi
 563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.pos = (length << 1U);
 1456              		.loc 1 563 41
 1457 0066 FB88     		ldrh	r3, [r7, #6]	@ movhi
 1458 0068 5B00     		lsls	r3, r3, #1
 1459 006a 9AB2     		uxth	r2, r3
 1460              		.loc 1 563 31
 1461 006c FB68     		ldr	r3, [r7, #12]
 1462 006e DA83     		strh	r2, [r3, #30]	@ movhi
 1463 0070 05E0     		b	.L72
 1464              	.L71:
 564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         } else {
 565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.length = length;
 1465              		.loc 1 565 34
 1466 0072 FB68     		ldr	r3, [r7, #12]
 1467 0074 FA88     		ldrh	r2, [r7, #6]	@ movhi
 1468 0076 9A83     		strh	r2, [r3, #28]	@ movhi
 566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->txbuffer.pos = length;
 1469              		.loc 1 566 31
 1470 0078 FB68     		ldr	r3, [r7, #12]
 1471 007a FA88     		ldrh	r2, [r7, #6]	@ movhi
 1472 007c DA83     		strh	r2, [r3, #30]	@ movhi
 1473              	.L72:
 567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->state = HAL_I2S_STATE_BUSY_TX;
 1474              		.loc 1 568 20
 1475 007e FB68     		ldr	r3, [r7, #12]
 1476 0080 0322     		movs	r2, #3
 1477 0082 83F83420 		strb	r2, [r3, #52]
 569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* I2S callback function */
 570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->tx_callback = (void *)p_user_func->complete_func;
 1478              		.loc 1 570 47
 1479 0086 3B68     		ldr	r3, [r7]
 1480 0088 1A68     		ldr	r2, [r3]
 1481              		.loc 1 570 26
 1482 008a FB68     		ldr	r3, [r7, #12]
 1483 008c DA62     		str	r2, [r3, #44]
 571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->error_callback = (void *)p_user_func->error_func;
 1484              		.loc 1 571 50
 1485 008e 3B68     		ldr	r3, [r7]
 1486 0090 5A68     		ldr	r2, [r3, #4]
 1487              		.loc 1 571 29
 1488 0092 FB68     		ldr	r3, [r7, #12]
 1489 0094 1A63     		str	r2, [r3, #48]
 572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* I2S DMA transmit info*/
 574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         hal_dma_struct_init(HAL_DMA_IRQ_STRUCT, &dma_irq);
 1490              		.loc 1 574 9
 1491 0096 07F11403 		add	r3, r7, #20
 1492 009a 1946     		mov	r1, r3
 1493 009c 0220     		movs	r0, #2
 1494 009e FFF7FEFF 		bl	hal_dma_struct_init
 575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         dma_irq.half_finish_handle = NULL;
 1495              		.loc 1 575 36
 1496 00a2 0023     		movs	r3, #0
 1497 00a4 BB61     		str	r3, [r7, #24]
 576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         dma_irq.full_finish_handle = _i2s_transmit_complete_dma;
 1498              		.loc 1 576 36
 1499 00a6 1D4B     		ldr	r3, .L74
 1500 00a8 FB61     		str	r3, [r7, #28]
 577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         dma_irq.error_handle = _i2s_dma_error;
 1501              		.loc 1 577 30
 1502 00aa 1D4B     		ldr	r3, .L74+4
 1503 00ac 7B61     		str	r3, [r7, #20]
 578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         p_tmp = (uint32_t *)&p_buffer;
 1504              		.loc 1 578 15
 1505 00ae 07F10803 		add	r3, r7, #8
 1506 00b2 7B62     		str	r3, [r7, #36]
 579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         hal_dma_start_interrupt(i2s->p_dma_tx, *(uint32_t *)p_tmp, (uint32_t)&SPI_DATA(i2s->periph)
 1507              		.loc 1 579 9
 1508 00b4 FB68     		ldr	r3, [r7, #12]
 1509 00b6 5869     		ldr	r0, [r3, #20]
 1510 00b8 7B6A     		ldr	r3, [r7, #36]
 1511 00ba 1968     		ldr	r1, [r3]
 1512              		.loc 1 579 79
 1513 00bc FB68     		ldr	r3, [r7, #12]
 1514 00be 1B68     		ldr	r3, [r3]
 1515              		.loc 1 579 9
 1516 00c0 03F10C02 		add	r2, r3, #12
 1517 00c4 FC88     		ldrh	r4, [r7, #6]
 1518 00c6 07F11403 		add	r3, r7, #20
 1519 00ca 0093     		str	r3, [sp]
 1520 00cc 2346     		mov	r3, r4
 1521 00ce FFF7FEFF 		bl	hal_dma_start_interrupt
 580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* enable I2S peripheral */
 582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_ENABLE(i2s->periph);
 1522              		.loc 1 582 9
 1523 00d2 FB68     		ldr	r3, [r7, #12]
 1524 00d4 1B68     		ldr	r3, [r3]
 1525 00d6 1C33     		adds	r3, r3, #28
 1526 00d8 1B68     		ldr	r3, [r3]
 1527 00da FA68     		ldr	r2, [r7, #12]
 1528 00dc 1268     		ldr	r2, [r2]
 1529 00de 1C32     		adds	r2, r2, #28
 1530 00e0 43F48063 		orr	r3, r3, #1024
 1531 00e4 1360     		str	r3, [r2]
 583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* enable transmit DMA request */
 585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_DMA_ENABLE(i2s->periph, SPI_DMA_TRANSMIT);
 1532              		.loc 1 585 9
 1533 00e6 FB68     		ldr	r3, [r7, #12]
 1534 00e8 1B68     		ldr	r3, [r3]
 1535 00ea 0433     		adds	r3, r3, #4
 1536 00ec 1B68     		ldr	r3, [r3]
 1537 00ee FA68     		ldr	r2, [r7, #12]
 1538 00f0 1268     		ldr	r2, [r2]
 1539 00f2 0432     		adds	r2, r2, #4
 1540 00f4 43F00203 		orr	r3, r3, #2
 1541 00f8 1360     		str	r3, [r2]
 586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 1542              		.loc 1 588 9
 1543 00fa FB68     		ldr	r3, [r7, #12]
 1544 00fc 0022     		movs	r2, #0
 1545 00fe 83F83C20 		strb	r2, [r3, #60]
 589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_NONE;
 1546              		.loc 1 590 16
 1547 0102 0023     		movs	r3, #0
 1548 0104 05E0     		b	.L73
 1549              	.L69:
 591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 1550              		.loc 1 594 9
 1551 0106 FB68     		ldr	r3, [r7, #12]
 1552 0108 0022     		movs	r2, #0
 1553 010a 83F83C20 		strb	r2, [r3, #60]
 595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_BUSY;
 1554              		.loc 1 596 16
 1555 010e 6FF00203 		mvn	r3, #2
 1556              	.L73:
 597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 1557              		.loc 1 598 1 discriminator 1
 1558 0112 1846     		mov	r0, r3
 1559 0114 2C37     		adds	r7, r7, #44
 1560              		.cfi_def_cfa_offset 12
 1561 0116 BD46     		mov	sp, r7
 1562              		.cfi_def_cfa_register 13
 1563              		@ sp needed
 1564 0118 90BD     		pop	{r4, r7, pc}
 1565              	.L75:
 1566 011a 00BF     		.align	2
 1567              	.L74:
 1568 011c 00000000 		.word	_i2s_transmit_complete_dma
 1569 0120 00000000 		.word	_i2s_dma_error
 1570              		.cfi_endproc
 1571              	.LFE126:
 1573              		.section	.text.hal_i2s_receive_dma,"ax",%progbits
 1574              		.align	1
 1575              		.global	hal_i2s_receive_dma
 1576              		.syntax unified
 1577              		.thumb
 1578              		.thumb_func
 1579              		.fpu softvfp
 1581              	hal_i2s_receive_dma:
 1582              	.LFB127:
 599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      receive amounts of data by DMA method, the function is non-blocking
 602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structrue
 603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure parameters altering is automatically configured by core
 605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_buffer: pointer to rxbuffer
 606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  length: length of data to be sent
 607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_user_func: pointer to call back function for user
 608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_VAL details refer to gd32f3x0_hal.h
 610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** int32_t hal_i2s_receive_dma(hal_i2s_dev_struct *i2s, uint16_t *p_buffer, uint16_t length,
 612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                             hal_i2s_user_callback_struct *p_user_func)
 613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 1583              		.loc 1 613 1
 1584              		.cfi_startproc
 1585              		@ args = 0, pretend = 0, frame = 40
 1586              		@ frame_needed = 1, uses_anonymous_args = 0
 1587 0000 90B5     		push	{r4, r7, lr}
 1588              		.cfi_def_cfa_offset 12
 1589              		.cfi_offset 4, -12
 1590              		.cfi_offset 7, -8
 1591              		.cfi_offset 14, -4
 1592 0002 8DB0     		sub	sp, sp, #52
 1593              		.cfi_def_cfa_offset 64
 1594 0004 02AF     		add	r7, sp, #8
 1595              		.cfi_def_cfa 7, 56
 1596 0006 F860     		str	r0, [r7, #12]
 1597 0008 B960     		str	r1, [r7, #8]
 1598 000a 3B60     		str	r3, [r7]
 1599 000c 1346     		mov	r3, r2	@ movhi
 1600 000e FB80     		strh	r3, [r7, #6]	@ movhi
 614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t *p_tmp = NULL;
 1601              		.loc 1 614 15
 1602 0010 0023     		movs	r3, #0
 1603 0012 7B62     		str	r3, [r7, #36]
 615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     __IO uint32_t tmp1 = 0U;
 1604              		.loc 1 615 19
 1605 0014 0023     		movs	r3, #0
 1606 0016 3B62     		str	r3, [r7, #32]
 616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_dma_irq_struct dma_irq;
 617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if((NULL == i2s) || (NULL == p_buffer) || (0U == length)) {
 620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return  HAL_ERR_VAL;
 621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* lock I2S */
 625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     HAL_LOCK(i2s);
 1607              		.loc 1 625 5
 1608 0018 FB68     		ldr	r3, [r7, #12]
 1609 001a 93F83C30 		ldrb	r3, [r3, #60]	@ zero_extendqisi2
 1610 001e 012B     		cmp	r3, #1
 1611 0020 02D1     		bne	.L77
 1612              		.loc 1 625 5 is_stmt 0 discriminator 1
 1613 0022 6FF00103 		mvn	r3, #1
 1614 0026 74E0     		b	.L83
 1615              	.L77:
 1616              		.loc 1 625 5 discriminator 2
 1617 0028 FB68     		ldr	r3, [r7, #12]
 1618 002a 0122     		movs	r2, #1
 1619 002c 83F83C20 		strb	r2, [r3, #60]
 626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(HAL_I2S_STATE_READY == i2s->state) {
 1620              		.loc 1 627 34 is_stmt 1 discriminator 2
 1621 0030 FB68     		ldr	r3, [r7, #12]
 1622 0032 93F83430 		ldrb	r3, [r3, #52]
 1623 0036 DBB2     		uxtb	r3, r3
 1624              		.loc 1 627 7 discriminator 2
 1625 0038 012B     		cmp	r3, #1
 1626 003a 64D1     		bne	.L79
 628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->rxbuffer.buffer = p_buffer;
 1627              		.loc 1 628 30
 1628 003c BA68     		ldr	r2, [r7, #8]
 1629 003e FB68     		ldr	r3, [r7, #12]
 1630 0040 1A62     		str	r2, [r3, #32]
 629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* check I2S frameformat */
 630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         tmp1 = SPI_I2SCTL(i2s->periph) & (SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN);
 1631              		.loc 1 630 16
 1632 0042 FB68     		ldr	r3, [r7, #12]
 1633 0044 1B68     		ldr	r3, [r3]
 1634 0046 1C33     		adds	r3, r3, #28
 1635 0048 1B68     		ldr	r3, [r3]
 1636              		.loc 1 630 40
 1637 004a 03F00703 		and	r3, r3, #7
 1638              		.loc 1 630 14
 1639 004e 3B62     		str	r3, [r7, #32]
 631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if((I2S_FRAMEFORMAT_DT24B_CH32B == tmp1) ||
 1640              		.loc 1 632 41
 1641 0050 3B6A     		ldr	r3, [r7, #32]
 1642              		.loc 1 632 11
 1643 0052 032B     		cmp	r3, #3
 1644 0054 02D0     		beq	.L80
 633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 (I2S_FRAMEFORMAT_DT32B_CH32B == tmp1)) {
 1645              		.loc 1 633 46 discriminator 1
 1646 0056 3B6A     		ldr	r3, [r7, #32]
 632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 (I2S_FRAMEFORMAT_DT32B_CH32B == tmp1)) {
 1647              		.loc 1 632 50 discriminator 1
 1648 0058 052B     		cmp	r3, #5
 1649 005a 0AD1     		bne	.L81
 1650              	.L80:
 634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.length = (length << 1U);
 1651              		.loc 1 634 44
 1652 005c FB88     		ldrh	r3, [r7, #6]	@ movhi
 1653 005e 5B00     		lsls	r3, r3, #1
 1654 0060 9AB2     		uxth	r2, r3
 1655              		.loc 1 634 34
 1656 0062 FB68     		ldr	r3, [r7, #12]
 1657 0064 9A84     		strh	r2, [r3, #36]	@ movhi
 635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.pos = (length << 1U);
 1658              		.loc 1 635 41
 1659 0066 FB88     		ldrh	r3, [r7, #6]	@ movhi
 1660 0068 5B00     		lsls	r3, r3, #1
 1661 006a 9AB2     		uxth	r2, r3
 1662              		.loc 1 635 31
 1663 006c FB68     		ldr	r3, [r7, #12]
 1664 006e DA84     		strh	r2, [r3, #38]	@ movhi
 1665 0070 05E0     		b	.L82
 1666              	.L81:
 636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         } else {
 637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.length = length;
 1667              		.loc 1 637 34
 1668 0072 FB68     		ldr	r3, [r7, #12]
 1669 0074 FA88     		ldrh	r2, [r7, #6]	@ movhi
 1670 0076 9A84     		strh	r2, [r3, #36]	@ movhi
 638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->rxbuffer.pos = length;
 1671              		.loc 1 638 31
 1672 0078 FB68     		ldr	r3, [r7, #12]
 1673 007a FA88     		ldrh	r2, [r7, #6]	@ movhi
 1674 007c DA84     		strh	r2, [r3, #38]	@ movhi
 1675              	.L82:
 639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->state = HAL_I2S_STATE_BUSY_RX;
 1676              		.loc 1 641 20
 1677 007e FB68     		ldr	r3, [r7, #12]
 1678 0080 0422     		movs	r2, #4
 1679 0082 83F83420 		strb	r2, [r3, #52]
 642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* I2S callback function */
 644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->rx_callback = (void *)p_user_func->complete_func;
 1680              		.loc 1 644 47
 1681 0086 3B68     		ldr	r3, [r7]
 1682 0088 1A68     		ldr	r2, [r3]
 1683              		.loc 1 644 26
 1684 008a FB68     		ldr	r3, [r7, #12]
 1685 008c 9A62     		str	r2, [r3, #40]
 645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->error_callback = (void *)p_user_func->error_func;
 1686              		.loc 1 645 50
 1687 008e 3B68     		ldr	r3, [r7]
 1688 0090 5A68     		ldr	r2, [r3, #4]
 1689              		.loc 1 645 29
 1690 0092 FB68     		ldr	r3, [r7, #12]
 1691 0094 1A63     		str	r2, [r3, #48]
 646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* I2S DMA receive info*/
 648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         hal_dma_struct_init(HAL_DMA_IRQ_STRUCT, &dma_irq);
 1692              		.loc 1 648 9
 1693 0096 07F11403 		add	r3, r7, #20
 1694 009a 1946     		mov	r1, r3
 1695 009c 0220     		movs	r0, #2
 1696 009e FFF7FEFF 		bl	hal_dma_struct_init
 649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         dma_irq.half_finish_handle = NULL;
 1697              		.loc 1 649 36
 1698 00a2 0023     		movs	r3, #0
 1699 00a4 BB61     		str	r3, [r7, #24]
 650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         dma_irq.full_finish_handle = _i2s_receive_complete_dma;
 1700              		.loc 1 650 36
 1701 00a6 1D4B     		ldr	r3, .L84
 1702 00a8 FB61     		str	r3, [r7, #28]
 651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         dma_irq.error_handle = _i2s_dma_error;
 1703              		.loc 1 651 30
 1704 00aa 1D4B     		ldr	r3, .L84+4
 1705 00ac 7B61     		str	r3, [r7, #20]
 652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         p_tmp = (uint32_t *)&p_buffer;
 1706              		.loc 1 652 15
 1707 00ae 07F10803 		add	r3, r7, #8
 1708 00b2 7B62     		str	r3, [r7, #36]
 653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         hal_dma_start_interrupt(i2s->p_dma_rx, (uint32_t)&SPI_DATA(i2s->periph), *(uint32_t *)p_tmp
 1709              		.loc 1 653 9
 1710 00b4 FB68     		ldr	r3, [r7, #12]
 1711 00b6 1869     		ldr	r0, [r3, #16]
 1712              		.loc 1 653 59
 1713 00b8 FB68     		ldr	r3, [r7, #12]
 1714 00ba 1B68     		ldr	r3, [r3]
 1715              		.loc 1 653 9
 1716 00bc 03F10C01 		add	r1, r3, #12
 1717 00c0 7B6A     		ldr	r3, [r7, #36]
 1718 00c2 1A68     		ldr	r2, [r3]
 1719 00c4 FC88     		ldrh	r4, [r7, #6]
 1720 00c6 07F11403 		add	r3, r7, #20
 1721 00ca 0093     		str	r3, [sp]
 1722 00cc 2346     		mov	r3, r4
 1723 00ce FFF7FEFF 		bl	hal_dma_start_interrupt
 654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_ENABLE(i2s->periph);
 1724              		.loc 1 655 9
 1725 00d2 FB68     		ldr	r3, [r7, #12]
 1726 00d4 1B68     		ldr	r3, [r3]
 1727 00d6 1C33     		adds	r3, r3, #28
 1728 00d8 1B68     		ldr	r3, [r3]
 1729 00da FA68     		ldr	r2, [r7, #12]
 1730 00dc 1268     		ldr	r2, [r2]
 1731 00de 1C32     		adds	r2, r2, #28
 1732 00e0 43F48063 		orr	r3, r3, #1024
 1733 00e4 1360     		str	r3, [r2]
 656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* enable receive DMA request */
 657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_DMA_ENABLE(i2s->periph, SPI_DMA_RECEIVE);
 1734              		.loc 1 657 9
 1735 00e6 FB68     		ldr	r3, [r7, #12]
 1736 00e8 1B68     		ldr	r3, [r3]
 1737 00ea 0433     		adds	r3, r3, #4
 1738 00ec 1B68     		ldr	r3, [r3]
 1739 00ee FA68     		ldr	r2, [r7, #12]
 1740 00f0 1268     		ldr	r2, [r2]
 1741 00f2 0432     		adds	r2, r2, #4
 1742 00f4 43F00103 		orr	r3, r3, #1
 1743 00f8 1360     		str	r3, [r2]
 658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 1744              		.loc 1 660 9
 1745 00fa FB68     		ldr	r3, [r7, #12]
 1746 00fc 0022     		movs	r2, #0
 1747 00fe 83F83C20 		strb	r2, [r3, #60]
 661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_NONE;
 1748              		.loc 1 662 16
 1749 0102 0023     		movs	r3, #0
 1750 0104 05E0     		b	.L83
 1751              	.L79:
 663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* unlock I2S */
 666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_UNLOCK(i2s);
 1752              		.loc 1 666 9
 1753 0106 FB68     		ldr	r3, [r7, #12]
 1754 0108 0022     		movs	r2, #0
 1755 010a 83F83C20 		strb	r2, [r3, #60]
 667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return HAL_ERR_BUSY;
 1756              		.loc 1 668 16
 1757 010e 6FF00203 		mvn	r3, #2
 1758              	.L83:
 669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 1759              		.loc 1 670 1 discriminator 1
 1760 0112 1846     		mov	r0, r3
 1761 0114 2C37     		adds	r7, r7, #44
 1762              		.cfi_def_cfa_offset 12
 1763 0116 BD46     		mov	sp, r7
 1764              		.cfi_def_cfa_register 13
 1765              		@ sp needed
 1766 0118 90BD     		pop	{r4, r7, pc}
 1767              	.L85:
 1768 011a 00BF     		.align	2
 1769              	.L84:
 1770 011c 00000000 		.word	_i2s_receive_complete_dma
 1771 0120 00000000 		.word	_i2s_dma_error
 1772              		.cfi_endproc
 1773              	.LFE127:
 1775              		.section	.text.hal_i2s_irq,"ax",%progbits
 1776              		.align	1
 1777              		.global	hal_i2s_irq
 1778              		.syntax unified
 1779              		.thumb
 1780              		.thumb_func
 1781              		.fpu softvfp
 1783              	hal_i2s_irq:
 1784              	.LFB128:
 671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      I2S interrupt handler content function,which is merely used in i2s_handler
 674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structure
 675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
 676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure parameters altering is automatically configured by core
 677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
 679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** void hal_i2s_irq(hal_i2s_dev_struct *i2s)
 681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 1785              		.loc 1 681 1
 1786              		.cfi_startproc
 1787              		@ args = 0, pretend = 0, frame = 16
 1788              		@ frame_needed = 1, uses_anonymous_args = 0
 1789 0000 80B5     		push	{r7, lr}
 1790              		.cfi_def_cfa_offset 8
 1791              		.cfi_offset 7, -8
 1792              		.cfi_offset 14, -4
 1793 0002 84B0     		sub	sp, sp, #16
 1794              		.cfi_def_cfa_offset 24
 1795 0004 00AF     		add	r7, sp, #0
 1796              		.cfi_def_cfa_register 7
 1797 0006 7860     		str	r0, [r7, #4]
 682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     __IO uint32_t tmp = 0x00U;
 1798              		.loc 1 682 19
 1799 0008 0023     		movs	r3, #0
 1800 000a BB60     		str	r3, [r7, #8]
 683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_i2s_user_cb p_func;
 684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL == i2s) {
 687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_DEBUGE("parameter [*i2s] value is invalid");
 688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(HAL_I2S_STATE_BUSY_RX == i2s->state) {
 1801              		.loc 1 691 36
 1802 000c 7B68     		ldr	r3, [r7, #4]
 1803 000e 93F83430 		ldrb	r3, [r3, #52]
 1804 0012 DBB2     		uxtb	r3, r3
 1805              		.loc 1 691 7
 1806 0014 042B     		cmp	r3, #4
 1807 0016 43D1     		bne	.L87
 692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(RESET != _i2s_interrupt_flag_get(i2s->periph, I2S_INT_FLAG_RBNE)) {
 1808              		.loc 1 692 21
 1809 0018 7B68     		ldr	r3, [r7, #4]
 1810 001a 1B68     		ldr	r3, [r3]
 1811 001c 0121     		movs	r1, #1
 1812 001e 1846     		mov	r0, r3
 1813 0020 FFF7FEFF 		bl	_i2s_interrupt_flag_get
 1814 0024 0346     		mov	r3, r0
 1815              		.loc 1 692 11
 1816 0026 002B     		cmp	r3, #0
 1817 0028 03D0     		beq	.L88
 693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->i2s_irq.receive_handler(i2s);
 1818              		.loc 1 693 25
 1819 002a 7B68     		ldr	r3, [r7, #4]
 1820 002c 5B68     		ldr	r3, [r3, #4]
 1821              		.loc 1 693 13
 1822 002e 7868     		ldr	r0, [r7, #4]
 1823 0030 9847     		blx	r3
 1824              	.LVL0:
 1825              	.L88:
 694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* I2S overrun error interrupt occured */
 697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(RESET != _i2s_interrupt_flag_get(i2s->periph, I2S_INT_FLAG_RXORERR)) {
 1826              		.loc 1 697 21
 1827 0032 7B68     		ldr	r3, [r7, #4]
 1828 0034 1B68     		ldr	r3, [r3]
 1829 0036 0221     		movs	r1, #2
 1830 0038 1846     		mov	r0, r3
 1831 003a FFF7FEFF 		bl	_i2s_interrupt_flag_get
 1832 003e 0346     		mov	r3, r0
 1833              		.loc 1 697 11
 1834 0040 002B     		cmp	r3, #0
 1835 0042 2DD0     		beq	.L87
 698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* disable RBNE and ERR interrupt */
 699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             __HAL_I2S_INT_DISABLE(i2s->periph, I2S_INT_RBNE);
 1836              		.loc 1 699 13
 1837 0044 7B68     		ldr	r3, [r7, #4]
 1838 0046 1B68     		ldr	r3, [r3]
 1839 0048 0433     		adds	r3, r3, #4
 1840 004a 1B68     		ldr	r3, [r3]
 1841 004c 7A68     		ldr	r2, [r7, #4]
 1842 004e 1268     		ldr	r2, [r2]
 1843 0050 0432     		adds	r2, r2, #4
 1844 0052 23F04003 		bic	r3, r3, #64
 1845 0056 1360     		str	r3, [r2]
 700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             __HAL_I2S_INT_DISABLE(i2s->periph, I2S_INT_ERR);
 1846              		.loc 1 700 13
 1847 0058 7B68     		ldr	r3, [r7, #4]
 1848 005a 1B68     		ldr	r3, [r3]
 1849 005c 0433     		adds	r3, r3, #4
 1850 005e 1B68     		ldr	r3, [r3]
 1851 0060 7A68     		ldr	r2, [r7, #4]
 1852 0062 1268     		ldr	r2, [r2]
 1853 0064 0432     		adds	r2, r2, #4
 1854 0066 23F02003 		bic	r3, r3, #32
 1855 006a 1360     		str	r3, [r2]
 701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* clear overrun error */
 703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             tmp = SPI_DATA(i2s->periph);
 1856              		.loc 1 703 19
 1857 006c 7B68     		ldr	r3, [r7, #4]
 1858 006e 1B68     		ldr	r3, [r3]
 1859 0070 0C33     		adds	r3, r3, #12
 1860 0072 1B68     		ldr	r3, [r3]
 1861              		.loc 1 703 17
 1862 0074 BB60     		str	r3, [r7, #8]
 704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             tmp = SPI_STAT(i2s->periph);
 1863              		.loc 1 704 19
 1864 0076 7B68     		ldr	r3, [r7, #4]
 1865 0078 1B68     		ldr	r3, [r3]
 1866 007a 0833     		adds	r3, r3, #8
 1867 007c 1B68     		ldr	r3, [r3]
 1868              		.loc 1 704 17
 1869 007e BB60     		str	r3, [r7, #8]
 705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->state = HAL_I2S_STATE_READY;
 1870              		.loc 1 706 24
 1871 0080 7B68     		ldr	r3, [r7, #4]
 1872 0082 0122     		movs	r2, #1
 1873 0084 83F83420 		strb	r2, [r3, #52]
 707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* set the error code and execute error callback */
 708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->error_code = HAL_I2S_ERROR_OVERRUN;
 1874              		.loc 1 708 29
 1875 0088 7B68     		ldr	r3, [r7, #4]
 1876 008a 0222     		movs	r2, #2
 1877 008c 9A63     		str	r2, [r3, #56]
 709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             p_func = (hal_i2s_user_cb)i2s->error_callback;
 1878              		.loc 1 709 42
 1879 008e 7B68     		ldr	r3, [r7, #4]
 1880 0090 1B6B     		ldr	r3, [r3, #48]
 1881              		.loc 1 709 20
 1882 0092 FB60     		str	r3, [r7, #12]
 710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             if(NULL != p_func) {
 1883              		.loc 1 710 15
 1884 0094 FB68     		ldr	r3, [r7, #12]
 1885 0096 002B     		cmp	r3, #0
 1886 0098 02D0     		beq	.L87
 711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 p_func(i2s);
 1887              		.loc 1 711 17
 1888 009a FB68     		ldr	r3, [r7, #12]
 1889 009c 7868     		ldr	r0, [r7, #4]
 1890 009e 9847     		blx	r3
 1891              	.LVL1:
 1892              	.L87:
 712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             }
 713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(HAL_I2S_STATE_BUSY_TX == i2s->state) {
 1893              		.loc 1 716 36
 1894 00a0 7B68     		ldr	r3, [r7, #4]
 1895 00a2 93F83430 		ldrb	r3, [r3, #52]
 1896 00a6 DBB2     		uxtb	r3, r3
 1897              		.loc 1 716 7
 1898 00a8 032B     		cmp	r3, #3
 1899 00aa 3ED1     		bne	.L91
 717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(RESET != _i2s_interrupt_flag_get(i2s->periph, I2S_INT_FLAG_TBE)) {
 1900              		.loc 1 717 21
 1901 00ac 7B68     		ldr	r3, [r7, #4]
 1902 00ae 1B68     		ldr	r3, [r3]
 1903 00b0 0021     		movs	r1, #0
 1904 00b2 1846     		mov	r0, r3
 1905 00b4 FFF7FEFF 		bl	_i2s_interrupt_flag_get
 1906 00b8 0346     		mov	r3, r0
 1907              		.loc 1 717 11
 1908 00ba 002B     		cmp	r3, #0
 1909 00bc 03D0     		beq	.L90
 718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->i2s_irq.transmit_handler(i2s);
 1910              		.loc 1 718 25
 1911 00be 7B68     		ldr	r3, [r7, #4]
 1912 00c0 9B68     		ldr	r3, [r3, #8]
 1913              		.loc 1 718 13
 1914 00c2 7868     		ldr	r0, [r7, #4]
 1915 00c4 9847     		blx	r3
 1916              	.LVL2:
 1917              	.L90:
 719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* I2S underrun error interrupt occurred */
 722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(RESET != _i2s_interrupt_flag_get(i2s->periph, I2S_INT_FLAG_TXURERR)) {
 1918              		.loc 1 722 21
 1919 00c6 7B68     		ldr	r3, [r7, #4]
 1920 00c8 1B68     		ldr	r3, [r3]
 1921 00ca 0521     		movs	r1, #5
 1922 00cc 1846     		mov	r0, r3
 1923 00ce FFF7FEFF 		bl	_i2s_interrupt_flag_get
 1924 00d2 0346     		mov	r3, r0
 1925              		.loc 1 722 11
 1926 00d4 002B     		cmp	r3, #0
 1927 00d6 28D0     		beq	.L91
 723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* disable TBE and ERR interrupt */
 724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             __HAL_I2S_INT_DISABLE(i2s->periph, I2S_INT_TBE);
 1928              		.loc 1 724 13
 1929 00d8 7B68     		ldr	r3, [r7, #4]
 1930 00da 1B68     		ldr	r3, [r3]
 1931 00dc 0433     		adds	r3, r3, #4
 1932 00de 1B68     		ldr	r3, [r3]
 1933 00e0 7A68     		ldr	r2, [r7, #4]
 1934 00e2 1268     		ldr	r2, [r2]
 1935 00e4 0432     		adds	r2, r2, #4
 1936 00e6 23F08003 		bic	r3, r3, #128
 1937 00ea 1360     		str	r3, [r2]
 725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             __HAL_I2S_INT_DISABLE(i2s->periph, I2S_INT_ERR);
 1938              		.loc 1 725 13
 1939 00ec 7B68     		ldr	r3, [r7, #4]
 1940 00ee 1B68     		ldr	r3, [r3]
 1941 00f0 0433     		adds	r3, r3, #4
 1942 00f2 1B68     		ldr	r3, [r3]
 1943 00f4 7A68     		ldr	r2, [r7, #4]
 1944 00f6 1268     		ldr	r2, [r2]
 1945 00f8 0432     		adds	r2, r2, #4
 1946 00fa 23F02003 		bic	r3, r3, #32
 1947 00fe 1360     		str	r3, [r2]
 726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* clear underrun flag */
 728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             tmp = SPI_STAT((i2s)->periph);
 1948              		.loc 1 728 19
 1949 0100 7B68     		ldr	r3, [r7, #4]
 1950 0102 1B68     		ldr	r3, [r3]
 1951 0104 0833     		adds	r3, r3, #8
 1952 0106 1B68     		ldr	r3, [r3]
 1953              		.loc 1 728 17
 1954 0108 BB60     		str	r3, [r7, #8]
 729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->state = HAL_I2S_STATE_READY;
 1955              		.loc 1 730 24
 1956 010a 7B68     		ldr	r3, [r7, #4]
 1957 010c 0122     		movs	r2, #1
 1958 010e 83F83420 		strb	r2, [r3, #52]
 731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* set the error code and execute error callback */
 732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             i2s->error_code = HAL_I2S_ERROR_UNDERRUN;
 1959              		.loc 1 732 29
 1960 0112 7B68     		ldr	r3, [r7, #4]
 1961 0114 0422     		movs	r2, #4
 1962 0116 9A63     		str	r2, [r3, #56]
 733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             p_func = (hal_i2s_user_cb)i2s->error_callback;
 1963              		.loc 1 733 42
 1964 0118 7B68     		ldr	r3, [r7, #4]
 1965 011a 1B6B     		ldr	r3, [r3, #48]
 1966              		.loc 1 733 20
 1967 011c FB60     		str	r3, [r7, #12]
 734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             if(NULL != p_func) {
 1968              		.loc 1 734 15
 1969 011e FB68     		ldr	r3, [r7, #12]
 1970 0120 002B     		cmp	r3, #0
 1971 0122 02D0     		beq	.L91
 735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 p_func(i2s);
 1972              		.loc 1 735 17
 1973 0124 FB68     		ldr	r3, [r7, #12]
 1974 0126 7868     		ldr	r0, [r7, #4]
 1975 0128 9847     		blx	r3
 1976              	.LVL3:
 1977              	.L91:
 736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             }
 737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 1978              		.loc 1 739 1
 1979 012a 00BF     		nop
 1980 012c 1037     		adds	r7, r7, #16
 1981              		.cfi_def_cfa_offset 8
 1982 012e BD46     		mov	sp, r7
 1983              		.cfi_def_cfa_register 13
 1984              		@ sp needed
 1985 0130 80BD     		pop	{r7, pc}
 1986              		.cfi_endproc
 1987              	.LFE128:
 1989              		.section	.text.hal_i2s_irq_handle_set,"ax",%progbits
 1990              		.align	1
 1991              		.global	hal_i2s_irq_handle_set
 1992              		.syntax unified
 1993              		.thumb
 1994              		.thumb_func
 1995              		.fpu softvfp
 1997              	hal_i2s_irq_handle_set:
 1998              	.LFB129:
 740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      set user-defined interrupt callback function,
 743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 which will be registered and called when corresponding interrupt be triggered
 744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structrue
 745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure parameters altering is automatically configured by core
 747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  p_irq: point to I2S interrupt callback function pointer structure
 748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   The structure member can be assigned as following parameters:
 749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        hal_irq_handle_cb function pointer: the function is user-defined,
 750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the corresponding callback mechanism is in use, and enable corresponding interr
 751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        NULL: the corresponding callback mechanism is out of use, and
 752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                      disable corresponding interrupt
 753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
 755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** void hal_i2s_irq_handle_set(hal_i2s_dev_struct *i2s, hal_i2s_irq_struct *p_irq)
 757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 1999              		.loc 1 757 1
 2000              		.cfi_startproc
 2001              		@ args = 0, pretend = 0, frame = 8
 2002              		@ frame_needed = 1, uses_anonymous_args = 0
 2003              		@ link register save eliminated.
 2004 0000 80B4     		push	{r7}
 2005              		.cfi_def_cfa_offset 4
 2006              		.cfi_offset 7, -4
 2007 0002 83B0     		sub	sp, sp, #12
 2008              		.cfi_def_cfa_offset 16
 2009 0004 00AF     		add	r7, sp, #0
 2010              		.cfi_def_cfa_register 7
 2011 0006 7860     		str	r0, [r7, #4]
 2012 0008 3960     		str	r1, [r7]
 758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL == i2s) {
 760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_DEBUGE("parameter [*i2s] value is invalid");
 761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL != p_irq->error_handle) {
 2013              		.loc 1 764 21
 2014 000a 3B68     		ldr	r3, [r7]
 2015 000c 9B68     		ldr	r3, [r3, #8]
 2016              		.loc 1 764 7
 2017 000e 002B     		cmp	r3, #0
 2018 0010 0ED0     		beq	.L93
 765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->i2s_irq.error_handle = p_irq->error_handle;
 2019              		.loc 1 765 42
 2020 0012 3B68     		ldr	r3, [r7]
 2021 0014 9A68     		ldr	r2, [r3, #8]
 2022              		.loc 1 765 35
 2023 0016 7B68     		ldr	r3, [r7, #4]
 2024 0018 DA60     		str	r2, [r3, #12]
 766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_ENABLE(i2s->periph, I2S_INT_ERR);
 2025              		.loc 1 766 9
 2026 001a 7B68     		ldr	r3, [r7, #4]
 2027 001c 1B68     		ldr	r3, [r3]
 2028 001e 0433     		adds	r3, r3, #4
 2029 0020 1B68     		ldr	r3, [r3]
 2030 0022 7A68     		ldr	r2, [r7, #4]
 2031 0024 1268     		ldr	r2, [r2]
 2032 0026 0432     		adds	r2, r2, #4
 2033 0028 43F02003 		orr	r3, r3, #32
 2034 002c 1360     		str	r3, [r2]
 2035 002e 0CE0     		b	.L94
 2036              	.L93:
 767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->i2s_irq.error_handle = NULL;
 2037              		.loc 1 768 35
 2038 0030 7B68     		ldr	r3, [r7, #4]
 2039 0032 0022     		movs	r2, #0
 2040 0034 DA60     		str	r2, [r3, #12]
 769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_DISABLE(i2s->periph, I2S_INT_ERR);
 2041              		.loc 1 769 9
 2042 0036 7B68     		ldr	r3, [r7, #4]
 2043 0038 1B68     		ldr	r3, [r3]
 2044 003a 0433     		adds	r3, r3, #4
 2045 003c 1B68     		ldr	r3, [r3]
 2046 003e 7A68     		ldr	r2, [r7, #4]
 2047 0040 1268     		ldr	r2, [r2]
 2048 0042 0432     		adds	r2, r2, #4
 2049 0044 23F02003 		bic	r3, r3, #32
 2050 0048 1360     		str	r3, [r2]
 2051              	.L94:
 770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL != p_irq->receive_handler) {
 2052              		.loc 1 772 21
 2053 004a 3B68     		ldr	r3, [r7]
 2054 004c 1B68     		ldr	r3, [r3]
 2055              		.loc 1 772 7
 2056 004e 002B     		cmp	r3, #0
 2057 0050 0ED0     		beq	.L95
 773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->i2s_irq.receive_handler = p_irq->receive_handler;
 2058              		.loc 1 773 45
 2059 0052 3B68     		ldr	r3, [r7]
 2060 0054 1A68     		ldr	r2, [r3]
 2061              		.loc 1 773 38
 2062 0056 7B68     		ldr	r3, [r7, #4]
 2063 0058 5A60     		str	r2, [r3, #4]
 774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_ENABLE(i2s->periph, I2S_INT_RBNE);
 2064              		.loc 1 774 9
 2065 005a 7B68     		ldr	r3, [r7, #4]
 2066 005c 1B68     		ldr	r3, [r3]
 2067 005e 0433     		adds	r3, r3, #4
 2068 0060 1B68     		ldr	r3, [r3]
 2069 0062 7A68     		ldr	r2, [r7, #4]
 2070 0064 1268     		ldr	r2, [r2]
 2071 0066 0432     		adds	r2, r2, #4
 2072 0068 43F04003 		orr	r3, r3, #64
 2073 006c 1360     		str	r3, [r2]
 2074 006e 0CE0     		b	.L96
 2075              	.L95:
 775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->i2s_irq.receive_handler = NULL;
 2076              		.loc 1 776 38
 2077 0070 7B68     		ldr	r3, [r7, #4]
 2078 0072 0022     		movs	r2, #0
 2079 0074 5A60     		str	r2, [r3, #4]
 777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_DISABLE(i2s->periph, I2S_INT_RBNE);
 2080              		.loc 1 777 9
 2081 0076 7B68     		ldr	r3, [r7, #4]
 2082 0078 1B68     		ldr	r3, [r3]
 2083 007a 0433     		adds	r3, r3, #4
 2084 007c 1B68     		ldr	r3, [r3]
 2085 007e 7A68     		ldr	r2, [r7, #4]
 2086 0080 1268     		ldr	r2, [r2]
 2087 0082 0432     		adds	r2, r2, #4
 2088 0084 23F04003 		bic	r3, r3, #64
 2089 0088 1360     		str	r3, [r2]
 2090              	.L96:
 778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL != p_irq->transmit_handler) {
 2091              		.loc 1 780 21
 2092 008a 3B68     		ldr	r3, [r7]
 2093 008c 5B68     		ldr	r3, [r3, #4]
 2094              		.loc 1 780 7
 2095 008e 002B     		cmp	r3, #0
 2096 0090 0ED0     		beq	.L97
 781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->i2s_irq.transmit_handler = p_irq->transmit_handler;
 2097              		.loc 1 781 46
 2098 0092 3B68     		ldr	r3, [r7]
 2099 0094 5A68     		ldr	r2, [r3, #4]
 2100              		.loc 1 781 39
 2101 0096 7B68     		ldr	r3, [r7, #4]
 2102 0098 9A60     		str	r2, [r3, #8]
 782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_ENABLE(i2s->periph, I2S_INT_TBE);
 2103              		.loc 1 782 9
 2104 009a 7B68     		ldr	r3, [r7, #4]
 2105 009c 1B68     		ldr	r3, [r3]
 2106 009e 0433     		adds	r3, r3, #4
 2107 00a0 1B68     		ldr	r3, [r3]
 2108 00a2 7A68     		ldr	r2, [r7, #4]
 2109 00a4 1268     		ldr	r2, [r2]
 2110 00a6 0432     		adds	r2, r2, #4
 2111 00a8 43F08003 		orr	r3, r3, #128
 2112 00ac 1360     		str	r3, [r2]
 783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         i2s->i2s_irq.transmit_handler = NULL;
 785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_DISABLE(i2s->periph, I2S_INT_TBE);
 786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2113              		.loc 1 787 1
 2114 00ae 0CE0     		b	.L99
 2115              	.L97:
 784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_DISABLE(i2s->periph, I2S_INT_TBE);
 2116              		.loc 1 784 39
 2117 00b0 7B68     		ldr	r3, [r7, #4]
 2118 00b2 0022     		movs	r2, #0
 2119 00b4 9A60     		str	r2, [r3, #8]
 785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 2120              		.loc 1 785 9
 2121 00b6 7B68     		ldr	r3, [r7, #4]
 2122 00b8 1B68     		ldr	r3, [r3]
 2123 00ba 0433     		adds	r3, r3, #4
 2124 00bc 1B68     		ldr	r3, [r3]
 2125 00be 7A68     		ldr	r2, [r7, #4]
 2126 00c0 1268     		ldr	r2, [r2]
 2127 00c2 0432     		adds	r2, r2, #4
 2128 00c4 23F08003 		bic	r3, r3, #128
 2129 00c8 1360     		str	r3, [r2]
 2130              	.L99:
 2131              		.loc 1 787 1
 2132 00ca 00BF     		nop
 2133 00cc 0C37     		adds	r7, r7, #12
 2134              		.cfi_def_cfa_offset 4
 2135 00ce BD46     		mov	sp, r7
 2136              		.cfi_def_cfa_register 13
 2137              		@ sp needed
 2138 00d0 80BC     		pop	{r7}
 2139              		.cfi_restore 7
 2140              		.cfi_def_cfa_offset 0
 2141 00d2 7047     		bx	lr
 2142              		.cfi_endproc
 2143              	.LFE129:
 2145              		.section	.text.hal_i2s_irq_handle_all_reset,"ax",%progbits
 2146              		.align	1
 2147              		.global	hal_i2s_irq_handle_all_reset
 2148              		.syntax unified
 2149              		.thumb
 2150              		.thumb_func
 2151              		.fpu softvfp
 2153              	hal_i2s_irq_handle_all_reset:
 2154              	.LFB130:
 788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      reset all user-defined interrupt callback function,
 791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 which will be registered and called when corresponding interrupt be triggered
 792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structrue
 793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                   the structure parameters altering is automatically configured by core
 795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
 797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** void hal_i2s_irq_handle_all_reset(hal_i2s_dev_struct *i2s)
 799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2155              		.loc 1 799 1
 2156              		.cfi_startproc
 2157              		@ args = 0, pretend = 0, frame = 8
 2158              		@ frame_needed = 1, uses_anonymous_args = 0
 2159              		@ link register save eliminated.
 2160 0000 80B4     		push	{r7}
 2161              		.cfi_def_cfa_offset 4
 2162              		.cfi_offset 7, -4
 2163 0002 83B0     		sub	sp, sp, #12
 2164              		.cfi_def_cfa_offset 16
 2165 0004 00AF     		add	r7, sp, #0
 2166              		.cfi_def_cfa_register 7
 2167 0006 7860     		str	r0, [r7, #4]
 800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     i2s->i2s_irq.error_handle = NULL;
 2168              		.loc 1 800 31
 2169 0008 7B68     		ldr	r3, [r7, #4]
 2170 000a 0022     		movs	r2, #0
 2171 000c DA60     		str	r2, [r3, #12]
 801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     i2s->i2s_irq.transmit_handler = NULL;
 2172              		.loc 1 801 35
 2173 000e 7B68     		ldr	r3, [r7, #4]
 2174 0010 0022     		movs	r2, #0
 2175 0012 9A60     		str	r2, [r3, #8]
 802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     i2s->i2s_irq.receive_handler = NULL;
 2176              		.loc 1 802 34
 2177 0014 7B68     		ldr	r3, [r7, #4]
 2178 0016 0022     		movs	r2, #0
 2179 0018 5A60     		str	r2, [r3, #4]
 803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2180              		.loc 1 803 1
 2181 001a 00BF     		nop
 2182 001c 0C37     		adds	r7, r7, #12
 2183              		.cfi_def_cfa_offset 4
 2184 001e BD46     		mov	sp, r7
 2185              		.cfi_def_cfa_register 13
 2186              		@ sp needed
 2187 0020 80BC     		pop	{r7}
 2188              		.cfi_restore 7
 2189              		.cfi_def_cfa_offset 0
 2190 0022 7047     		bx	lr
 2191              		.cfi_endproc
 2192              	.LFE130:
 2194              		.section	.text.hal_i2s_start,"ax",%progbits
 2195              		.align	1
 2196              		.global	hal_i2s_start
 2197              		.syntax unified
 2198              		.thumb
 2199              		.thumb_func
 2200              		.fpu softvfp
 2202              	hal_i2s_start:
 2203              	.LFB131:
 804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      start I2S module function
 807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: i2s device information structure
 808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
 809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure parameters altering is automatically configured by core
 810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
 812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** void hal_i2s_start(hal_i2s_dev_struct *i2s)
 814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2204              		.loc 1 814 1
 2205              		.cfi_startproc
 2206              		@ args = 0, pretend = 0, frame = 8
 2207              		@ frame_needed = 1, uses_anonymous_args = 0
 2208              		@ link register save eliminated.
 2209 0000 80B4     		push	{r7}
 2210              		.cfi_def_cfa_offset 4
 2211              		.cfi_offset 7, -4
 2212 0002 83B0     		sub	sp, sp, #12
 2213              		.cfi_def_cfa_offset 16
 2214 0004 00AF     		add	r7, sp, #0
 2215              		.cfi_def_cfa_register 7
 2216 0006 7860     		str	r0, [r7, #4]
 815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL == i2s) {
 817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_DEBUGE("parameter [*i2s] value is invalid");
 818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     __HAL_I2S_ENABLE(i2s->periph);
 2217              		.loc 1 821 5
 2218 0008 7B68     		ldr	r3, [r7, #4]
 2219 000a 1B68     		ldr	r3, [r3]
 2220 000c 1C33     		adds	r3, r3, #28
 2221 000e 1B68     		ldr	r3, [r3]
 2222 0010 7A68     		ldr	r2, [r7, #4]
 2223 0012 1268     		ldr	r2, [r2]
 2224 0014 1C32     		adds	r2, r2, #28
 2225 0016 43F48063 		orr	r3, r3, #1024
 2226 001a 1360     		str	r3, [r2]
 822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2227              		.loc 1 822 1
 2228 001c 00BF     		nop
 2229 001e 0C37     		adds	r7, r7, #12
 2230              		.cfi_def_cfa_offset 4
 2231 0020 BD46     		mov	sp, r7
 2232              		.cfi_def_cfa_register 13
 2233              		@ sp needed
 2234 0022 80BC     		pop	{r7}
 2235              		.cfi_restore 7
 2236              		.cfi_def_cfa_offset 0
 2237 0024 7047     		bx	lr
 2238              		.cfi_endproc
 2239              	.LFE131:
 2241              		.section	.text.hal_i2s_stop,"ax",%progbits
 2242              		.align	1
 2243              		.global	hal_i2s_stop
 2244              		.syntax unified
 2245              		.thumb
 2246              		.thumb_func
 2247              		.fpu softvfp
 2249              	hal_i2s_stop:
 2250              	.LFB132:
 823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      stop I2S module function
 826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structure
 827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
 828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure parameters altering is automatically configured by core
 829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
 831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** void hal_i2s_stop(hal_i2s_dev_struct *i2s)
 833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2251              		.loc 1 833 1
 2252              		.cfi_startproc
 2253              		@ args = 0, pretend = 0, frame = 8
 2254              		@ frame_needed = 1, uses_anonymous_args = 0
 2255              		@ link register save eliminated.
 2256 0000 80B4     		push	{r7}
 2257              		.cfi_def_cfa_offset 4
 2258              		.cfi_offset 7, -4
 2259 0002 83B0     		sub	sp, sp, #12
 2260              		.cfi_def_cfa_offset 16
 2261 0004 00AF     		add	r7, sp, #0
 2262              		.cfi_def_cfa_register 7
 2263 0006 7860     		str	r0, [r7, #4]
 834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL == i2s) {
 836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_DEBUGE("parameter [*i2s] value is invalid");
 837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     __HAL_I2S_DISABLE(i2s->periph);
 2264              		.loc 1 840 5
 2265 0008 7B68     		ldr	r3, [r7, #4]
 2266 000a 1B68     		ldr	r3, [r3]
 2267 000c 1C33     		adds	r3, r3, #28
 2268 000e 1B68     		ldr	r3, [r3]
 2269 0010 7A68     		ldr	r2, [r7, #4]
 2270 0012 1268     		ldr	r2, [r2]
 2271 0014 1C32     		adds	r2, r2, #28
 2272 0016 23F48063 		bic	r3, r3, #1024
 2273 001a 1360     		str	r3, [r2]
 841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2274              		.loc 1 841 1
 2275 001c 00BF     		nop
 2276 001e 0C37     		adds	r7, r7, #12
 2277              		.cfi_def_cfa_offset 4
 2278 0020 BD46     		mov	sp, r7
 2279              		.cfi_def_cfa_register 13
 2280              		@ sp needed
 2281 0022 80BC     		pop	{r7}
 2282              		.cfi_restore 7
 2283              		.cfi_def_cfa_offset 0
 2284 0024 7047     		bx	lr
 2285              		.cfi_endproc
 2286              	.LFE132:
 2288              		.section	.text.hal_i2s_dma_pause,"ax",%progbits
 2289              		.align	1
 2290              		.global	hal_i2s_dma_pause
 2291              		.syntax unified
 2292              		.thumb
 2293              		.thumb_func
 2294              		.fpu softvfp
 2296              	hal_i2s_dma_pause:
 2297              	.LFB133:
 842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      pause I2S DMA
 845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: i2s device information structure
 846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
 847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure parameters altering is automatically configured by core
 848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
 850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** void hal_i2s_dma_pause(hal_i2s_dev_struct *i2s)
 852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2298              		.loc 1 852 1
 2299              		.cfi_startproc
 2300              		@ args = 0, pretend = 0, frame = 8
 2301              		@ frame_needed = 1, uses_anonymous_args = 0
 2302              		@ link register save eliminated.
 2303 0000 80B4     		push	{r7}
 2304              		.cfi_def_cfa_offset 4
 2305              		.cfi_offset 7, -4
 2306 0002 83B0     		sub	sp, sp, #12
 2307              		.cfi_def_cfa_offset 16
 2308 0004 00AF     		add	r7, sp, #0
 2309              		.cfi_def_cfa_register 7
 2310 0006 7860     		str	r0, [r7, #4]
 853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL == i2s) {
 855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_DEBUGE("parameter [*i2s] value is invalid");
 856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(HAL_I2S_STATE_BUSY_TX == i2s->state) {
 2311              		.loc 1 859 36
 2312 0008 7B68     		ldr	r3, [r7, #4]
 2313 000a 93F83430 		ldrb	r3, [r3, #52]
 2314 000e DBB2     		uxtb	r3, r3
 2315              		.loc 1 859 7
 2316 0010 032B     		cmp	r3, #3
 2317 0012 0AD1     		bne	.L104
 860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* disable the I2S DMA transmit request */
 861:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_DMA_DISABLE(i2s->periph, SPI_DMA_TRANSMIT);
 2318              		.loc 1 861 9
 2319 0014 7B68     		ldr	r3, [r7, #4]
 2320 0016 1B68     		ldr	r3, [r3]
 2321 0018 0433     		adds	r3, r3, #4
 2322 001a 1B68     		ldr	r3, [r3]
 2323 001c 7A68     		ldr	r2, [r7, #4]
 2324 001e 1268     		ldr	r2, [r2]
 2325 0020 0432     		adds	r2, r2, #4
 2326 0022 23F00203 		bic	r3, r3, #2
 2327 0026 1360     		str	r3, [r2]
 862:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(HAL_I2S_STATE_BUSY_RX == i2s->state) {
 864:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* disable the I2S DMA receive request */
 865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             __HAL_I2S_DMA_DISABLE(i2s->periph, SPI_DMA_RECEIVE);
 866:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 868:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2328              		.loc 1 868 1
 2329 0028 0FE0     		b	.L106
 2330              	.L104:
 863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* disable the I2S DMA receive request */
 2331              		.loc 1 863 40
 2332 002a 7B68     		ldr	r3, [r7, #4]
 2333 002c 93F83430 		ldrb	r3, [r3, #52]
 2334 0030 DBB2     		uxtb	r3, r3
 863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* disable the I2S DMA receive request */
 2335              		.loc 1 863 11
 2336 0032 042B     		cmp	r3, #4
 2337 0034 09D1     		bne	.L106
 865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 2338              		.loc 1 865 13
 2339 0036 7B68     		ldr	r3, [r7, #4]
 2340 0038 1B68     		ldr	r3, [r3]
 2341 003a 0433     		adds	r3, r3, #4
 2342 003c 1B68     		ldr	r3, [r3]
 2343 003e 7A68     		ldr	r2, [r7, #4]
 2344 0040 1268     		ldr	r2, [r2]
 2345 0042 0432     		adds	r2, r2, #4
 2346 0044 23F00103 		bic	r3, r3, #1
 2347 0048 1360     		str	r3, [r2]
 2348              	.L106:
 2349              		.loc 1 868 1
 2350 004a 00BF     		nop
 2351 004c 0C37     		adds	r7, r7, #12
 2352              		.cfi_def_cfa_offset 4
 2353 004e BD46     		mov	sp, r7
 2354              		.cfi_def_cfa_register 13
 2355              		@ sp needed
 2356 0050 80BC     		pop	{r7}
 2357              		.cfi_restore 7
 2358              		.cfi_def_cfa_offset 0
 2359 0052 7047     		bx	lr
 2360              		.cfi_endproc
 2361              	.LFE133:
 2363              		.section	.text.hal_i2s_dma_resume,"ax",%progbits
 2364              		.align	1
 2365              		.global	hal_i2s_dma_resume
 2366              		.syntax unified
 2367              		.thumb
 2368              		.thumb_func
 2369              		.fpu softvfp
 2371              	hal_i2s_dma_resume:
 2372              	.LFB134:
 869:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 870:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 871:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      II2S DMA resume function
 872:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: i2s device information structure
 873:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
 874:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure parameters altering is automatically configured by core
 875:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
 877:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 878:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** void hal_i2s_dma_resume(hal_i2s_dev_struct *i2s)
 879:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2373              		.loc 1 879 1
 2374              		.cfi_startproc
 2375              		@ args = 0, pretend = 0, frame = 8
 2376              		@ frame_needed = 1, uses_anonymous_args = 0
 2377              		@ link register save eliminated.
 2378 0000 80B4     		push	{r7}
 2379              		.cfi_def_cfa_offset 4
 2380              		.cfi_offset 7, -4
 2381 0002 83B0     		sub	sp, sp, #12
 2382              		.cfi_def_cfa_offset 16
 2383 0004 00AF     		add	r7, sp, #0
 2384              		.cfi_def_cfa_register 7
 2385 0006 7860     		str	r0, [r7, #4]
 880:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 881:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL == i2s) {
 882:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_DEBUGE("parameter [*i2s] value is invalid");
 883:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 884:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 885:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 886:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(HAL_I2S_STATE_BUSY_TX == i2s->state) {
 2386              		.loc 1 886 36
 2387 0008 7B68     		ldr	r3, [r7, #4]
 2388 000a 93F83430 		ldrb	r3, [r3, #52]
 2389 000e DBB2     		uxtb	r3, r3
 2390              		.loc 1 886 7
 2391 0010 032B     		cmp	r3, #3
 2392 0012 0AD1     		bne	.L108
 887:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* disable the I2S DMA transmit request */
 888:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_DMA_ENABLE(i2s->periph, SPI_DMA_TRANSMIT);
 2393              		.loc 1 888 9
 2394 0014 7B68     		ldr	r3, [r7, #4]
 2395 0016 1B68     		ldr	r3, [r3]
 2396 0018 0433     		adds	r3, r3, #4
 2397 001a 1B68     		ldr	r3, [r3]
 2398 001c 7A68     		ldr	r2, [r7, #4]
 2399 001e 1268     		ldr	r2, [r2]
 2400 0020 0432     		adds	r2, r2, #4
 2401 0022 43F00203 		orr	r3, r3, #2
 2402 0026 1360     		str	r3, [r2]
 2403 0028 0FE0     		b	.L109
 2404              	.L108:
 889:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 890:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(HAL_I2S_STATE_BUSY_RX == i2s->state) {
 2405              		.loc 1 890 40
 2406 002a 7B68     		ldr	r3, [r7, #4]
 2407 002c 93F83430 		ldrb	r3, [r3, #52]
 2408 0030 DBB2     		uxtb	r3, r3
 2409              		.loc 1 890 11
 2410 0032 042B     		cmp	r3, #4
 2411 0034 09D1     		bne	.L109
 891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* disable the I2S DMA receive request */
 892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             __HAL_I2S_DMA_ENABLE(i2s->periph, SPI_DMA_RECEIVE);
 2412              		.loc 1 892 13
 2413 0036 7B68     		ldr	r3, [r7, #4]
 2414 0038 1B68     		ldr	r3, [r3]
 2415 003a 0433     		adds	r3, r3, #4
 2416 003c 1B68     		ldr	r3, [r3]
 2417 003e 7A68     		ldr	r2, [r7, #4]
 2418 0040 1268     		ldr	r2, [r2]
 2419 0042 0432     		adds	r2, r2, #4
 2420 0044 43F00103 		orr	r3, r3, #1
 2421 0048 1360     		str	r3, [r2]
 2422              	.L109:
 893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 894:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 895:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(SPI_I2SCTL_I2SEN != (SPI_I2SCTL(i2s->periph) &SPI_I2SCTL_I2SEN)) {
 2423              		.loc 1 896 29
 2424 004a 7B68     		ldr	r3, [r7, #4]
 2425 004c 1B68     		ldr	r3, [r3]
 2426 004e 1C33     		adds	r3, r3, #28
 2427 0050 1B68     		ldr	r3, [r3]
 2428              		.loc 1 896 53
 2429 0052 03F48063 		and	r3, r3, #1024
 2430              		.loc 1 896 7
 2431 0056 B3F5806F 		cmp	r3, #1024
 2432 005a 09D0     		beq	.L111
 897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* enable I2S peripheral */
 898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_ENABLE(i2s->periph);
 2433              		.loc 1 898 9
 2434 005c 7B68     		ldr	r3, [r7, #4]
 2435 005e 1B68     		ldr	r3, [r3]
 2436 0060 1C33     		adds	r3, r3, #28
 2437 0062 1B68     		ldr	r3, [r3]
 2438 0064 7A68     		ldr	r2, [r7, #4]
 2439 0066 1268     		ldr	r2, [r2]
 2440 0068 1C32     		adds	r2, r2, #28
 2441 006a 43F48063 		orr	r3, r3, #1024
 2442 006e 1360     		str	r3, [r2]
 2443              	.L111:
 899:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 900:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2444              		.loc 1 900 1
 2445 0070 00BF     		nop
 2446 0072 0C37     		adds	r7, r7, #12
 2447              		.cfi_def_cfa_offset 4
 2448 0074 BD46     		mov	sp, r7
 2449              		.cfi_def_cfa_register 13
 2450              		@ sp needed
 2451 0076 80BC     		pop	{r7}
 2452              		.cfi_restore 7
 2453              		.cfi_def_cfa_offset 0
 2454 0078 7047     		bx	lr
 2455              		.cfi_endproc
 2456              	.LFE134:
 2458              		.section	.text.hal_i2s_dma_stop,"ax",%progbits
 2459              		.align	1
 2460              		.global	hal_i2s_dma_stop
 2461              		.syntax unified
 2462              		.thumb
 2463              		.thumb_func
 2464              		.fpu softvfp
 2466              	hal_i2s_dma_stop:
 2467              	.LFB135:
 901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      I2S DMA stop function
 904:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: i2s device information structure
 905:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
 906:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure parameters altering is automatically configured by core
 907:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 908:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
 909:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 910:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** void hal_i2s_dma_stop(hal_i2s_dev_struct *i2s)
 911:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2468              		.loc 1 911 1
 2469              		.cfi_startproc
 2470              		@ args = 0, pretend = 0, frame = 8
 2471              		@ frame_needed = 1, uses_anonymous_args = 0
 2472 0000 80B5     		push	{r7, lr}
 2473              		.cfi_def_cfa_offset 8
 2474              		.cfi_offset 7, -8
 2475              		.cfi_offset 14, -4
 2476 0002 82B0     		sub	sp, sp, #8
 2477              		.cfi_def_cfa_offset 16
 2478 0004 00AF     		add	r7, sp, #0
 2479              		.cfi_def_cfa_register 7
 2480 0006 7860     		str	r0, [r7, #4]
 912:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #if (1 == HAL_PARAMETER_CHECK)
 913:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL == i2s) {
 914:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         HAL_DEBUGE("parameter [*i2s] value is invalid");
 915:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 916:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 917:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 918:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(HAL_I2S_STATE_BUSY_TX == i2s->state) {
 2481              		.loc 1 918 36
 2482 0008 7B68     		ldr	r3, [r7, #4]
 2483 000a 93F83430 		ldrb	r3, [r3, #52]
 2484 000e DBB2     		uxtb	r3, r3
 2485              		.loc 1 918 7
 2486 0010 032B     		cmp	r3, #3
 2487 0012 0FD1     		bne	.L113
 919:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* disable the I2S DMA transmit request */
 920:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_DMA_DISABLE(i2s->periph, SPI_DMA_TRANSMIT);
 2488              		.loc 1 920 9
 2489 0014 7B68     		ldr	r3, [r7, #4]
 2490 0016 1B68     		ldr	r3, [r3]
 2491 0018 0433     		adds	r3, r3, #4
 2492 001a 1B68     		ldr	r3, [r3]
 2493 001c 7A68     		ldr	r2, [r7, #4]
 2494 001e 1268     		ldr	r2, [r2]
 2495 0020 0432     		adds	r2, r2, #4
 2496 0022 23F00203 		bic	r3, r3, #2
 2497 0026 1360     		str	r3, [r2]
 921:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 922:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* disable the I2S DMA channel */
 923:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         hal_dma_stop(i2s->p_dma_tx);
 2498              		.loc 1 923 9
 2499 0028 7B68     		ldr	r3, [r7, #4]
 2500 002a 5B69     		ldr	r3, [r3, #20]
 2501 002c 1846     		mov	r0, r3
 2502 002e FFF7FEFF 		bl	hal_dma_stop
 2503 0032 14E0     		b	.L114
 2504              	.L113:
 924:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
 925:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(HAL_I2S_STATE_BUSY_RX == i2s->state) {
 2505              		.loc 1 925 40
 2506 0034 7B68     		ldr	r3, [r7, #4]
 2507 0036 93F83430 		ldrb	r3, [r3, #52]
 2508 003a DBB2     		uxtb	r3, r3
 2509              		.loc 1 925 11
 2510 003c 042B     		cmp	r3, #4
 2511 003e 0ED1     		bne	.L114
 926:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* disable the I2S DMA receive request */
 927:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             __HAL_I2S_DMA_DISABLE(i2s->periph, SPI_DMA_RECEIVE);
 2512              		.loc 1 927 13
 2513 0040 7B68     		ldr	r3, [r7, #4]
 2514 0042 1B68     		ldr	r3, [r3]
 2515 0044 0433     		adds	r3, r3, #4
 2516 0046 1B68     		ldr	r3, [r3]
 2517 0048 7A68     		ldr	r2, [r7, #4]
 2518 004a 1268     		ldr	r2, [r2]
 2519 004c 0432     		adds	r2, r2, #4
 2520 004e 23F00103 		bic	r3, r3, #1
 2521 0052 1360     		str	r3, [r2]
 928:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 929:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             /* disable the I2S DMA channel */
 930:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             hal_dma_stop(i2s->p_dma_rx);
 2522              		.loc 1 930 13
 2523 0054 7B68     		ldr	r3, [r7, #4]
 2524 0056 1B69     		ldr	r3, [r3, #16]
 2525 0058 1846     		mov	r0, r3
 2526 005a FFF7FEFF 		bl	hal_dma_stop
 2527              	.L114:
 931:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
 932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 933:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* disable I2S peripheral */
 934:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     __HAL_SPI_DISABLE(i2s->periph);
 2528              		.loc 1 934 5
 2529 005e 7B68     		ldr	r3, [r7, #4]
 2530 0060 1B68     		ldr	r3, [r3]
 2531 0062 1B68     		ldr	r3, [r3]
 2532 0064 7A68     		ldr	r2, [r7, #4]
 2533 0066 1268     		ldr	r2, [r2]
 2534 0068 23F04003 		bic	r3, r3, #64
 2535 006c 1360     		str	r3, [r2]
 935:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     i2s->state = HAL_I2S_STATE_READY;
 2536              		.loc 1 935 16
 2537 006e 7B68     		ldr	r3, [r7, #4]
 2538 0070 0122     		movs	r2, #1
 2539 0072 83F83420 		strb	r2, [r3, #52]
 936:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2540              		.loc 1 936 1
 2541 0076 00BF     		nop
 2542 0078 0837     		adds	r7, r7, #8
 2543              		.cfi_def_cfa_offset 8
 2544 007a BD46     		mov	sp, r7
 2545              		.cfi_def_cfa_register 13
 2546              		@ sp needed
 2547 007c 80BD     		pop	{r7, pc}
 2548              		.cfi_endproc
 2549              	.LFE135:
 2551              		.section	.text._i2s_deinit,"ax",%progbits
 2552              		.align	1
 2553              		.syntax unified
 2554              		.thumb
 2555              		.thumb_func
 2556              		.fpu softvfp
 2558              	_i2s_deinit:
 2559              	.LFB136:
 937:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 938:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 939:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      reset I2S
 940:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s_periph: SPI0
 941:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 942:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
 943:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 944:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_deinit(uint32_t i2s_periph)
 945:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2560              		.loc 1 945 1
 2561              		.cfi_startproc
 2562              		@ args = 0, pretend = 0, frame = 8
 2563              		@ frame_needed = 1, uses_anonymous_args = 0
 2564 0000 80B5     		push	{r7, lr}
 2565              		.cfi_def_cfa_offset 8
 2566              		.cfi_offset 7, -8
 2567              		.cfi_offset 14, -4
 2568 0002 82B0     		sub	sp, sp, #8
 2569              		.cfi_def_cfa_offset 16
 2570 0004 00AF     		add	r7, sp, #0
 2571              		.cfi_def_cfa_register 7
 2572 0006 7860     		str	r0, [r7, #4]
 946:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* reset I2S0 */
 947:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_rcu_periph_reset_enable(RCU_SPI0RST);
 2573              		.loc 1 947 5
 2574 0008 4FF44370 		mov	r0, #780
 2575 000c FFF7FEFF 		bl	hal_rcu_periph_reset_enable
 948:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_rcu_periph_reset_disable(RCU_SPI0RST);
 2576              		.loc 1 948 5
 2577 0010 4FF44370 		mov	r0, #780
 2578 0014 FFF7FEFF 		bl	hal_rcu_periph_reset_disable
 949:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2579              		.loc 1 949 1
 2580 0018 00BF     		nop
 2581 001a 0837     		adds	r7, r7, #8
 2582              		.cfi_def_cfa_offset 8
 2583 001c BD46     		mov	sp, r7
 2584              		.cfi_def_cfa_register 13
 2585              		@ sp needed
 2586 001e 80BD     		pop	{r7, pc}
 2587              		.cfi_endproc
 2588              	.LFE136:
 2590              		.section	.text._i2s_transmit_complete_dma,"ax",%progbits
 2591              		.align	1
 2592              		.syntax unified
 2593              		.thumb
 2594              		.thumb_func
 2595              		.fpu softvfp
 2597              	_i2s_transmit_complete_dma:
 2598              	.LFB137:
 950:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 951:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 952:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      I2S DMA transmit handler
 953:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  dma: DMA device information structrue
 954:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 955:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
 956:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 957:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_transmit_complete_dma(void *dma)
 958:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2599              		.loc 1 958 1
 2600              		.cfi_startproc
 2601              		@ args = 0, pretend = 0, frame = 24
 2602              		@ frame_needed = 1, uses_anonymous_args = 0
 2603 0000 80B5     		push	{r7, lr}
 2604              		.cfi_def_cfa_offset 8
 2605              		.cfi_offset 7, -8
 2606              		.cfi_offset 14, -4
 2607 0002 86B0     		sub	sp, sp, #24
 2608              		.cfi_def_cfa_offset 32
 2609 0004 00AF     		add	r7, sp, #0
 2610              		.cfi_def_cfa_register 7
 2611 0006 7860     		str	r0, [r7, #4]
 959:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_dma_dev_struct *p_dma;
 960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_i2s_dev_struct *p_i2s;
 961:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_i2s_user_cb p_func;
 962:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 963:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_dma = (hal_dma_dev_struct *)dma;
 2612              		.loc 1 963 11
 2613 0008 7B68     		ldr	r3, [r7, #4]
 2614 000a 7B61     		str	r3, [r7, #20]
 964:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_i2s = (hal_i2s_dev_struct *)p_dma->p_periph;
 2615              		.loc 1 964 11
 2616 000c 7B69     		ldr	r3, [r7, #20]
 2617 000e 5B69     		ldr	r3, [r3, #20]
 2618 0010 3B61     		str	r3, [r7, #16]
 965:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_func = (hal_i2s_user_cb)p_i2s->tx_callback;
 2619              		.loc 1 965 36
 2620 0012 3B69     		ldr	r3, [r7, #16]
 2621 0014 DB6A     		ldr	r3, [r3, #44]
 2622              		.loc 1 965 12
 2623 0016 FB60     		str	r3, [r7, #12]
 966:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* DMA normal mode */
 967:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(SET != (DMA_CHCTL(p_dma->channel) & DMA_CHXCTL_CMEN)) {
 2624              		.loc 1 967 16
 2625 0018 7B69     		ldr	r3, [r7, #20]
 2626 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2627 001c 1A46     		mov	r2, r3
 2628 001e 1346     		mov	r3, r2
 2629 0020 9B00     		lsls	r3, r3, #2
 2630 0022 1344     		add	r3, r3, r2
 2631 0024 9B00     		lsls	r3, r3, #2
 2632 0026 1A46     		mov	r2, r3
 2633 0028 104B     		ldr	r3, .L120
 2634 002a 1344     		add	r3, r3, r2
 2635 002c 1B68     		ldr	r3, [r3]
 2636              		.loc 1 967 42
 2637 002e 03F02003 		and	r3, r3, #32
 2638              		.loc 1 967 7
 2639 0032 012B     		cmp	r3, #1
 2640 0034 10D0     		beq	.L117
 968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_DMA_DISABLE(p_i2s->periph, SPI_DMA_TRANSMIT);
 2641              		.loc 1 968 9
 2642 0036 3B69     		ldr	r3, [r7, #16]
 2643 0038 1B68     		ldr	r3, [r3]
 2644 003a 0433     		adds	r3, r3, #4
 2645 003c 1B68     		ldr	r3, [r3]
 2646 003e 3A69     		ldr	r2, [r7, #16]
 2647 0040 1268     		ldr	r2, [r2]
 2648 0042 0432     		adds	r2, r2, #4
 2649 0044 23F00203 		bic	r3, r3, #2
 2650 0048 1360     		str	r3, [r2]
 969:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         p_i2s->txbuffer.length = 0;
 2651              		.loc 1 969 32
 2652 004a 3B69     		ldr	r3, [r7, #16]
 2653 004c 0022     		movs	r2, #0
 2654 004e 9A83     		strh	r2, [r3, #28]	@ movhi
 970:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         p_i2s->state = HAL_I2S_STATE_READY;
 2655              		.loc 1 970 22
 2656 0050 3B69     		ldr	r3, [r7, #16]
 2657 0052 0122     		movs	r2, #1
 2658 0054 83F83420 		strb	r2, [r3, #52]
 2659              	.L117:
 971:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 972:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* DMA transmit complete callback */
 973:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL != p_func) {
 2660              		.loc 1 973 7
 2661 0058 FB68     		ldr	r3, [r7, #12]
 2662 005a 002B     		cmp	r3, #0
 2663 005c 02D0     		beq	.L119
 974:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         p_func(p_i2s);
 2664              		.loc 1 974 9
 2665 005e FB68     		ldr	r3, [r7, #12]
 2666 0060 3869     		ldr	r0, [r7, #16]
 2667 0062 9847     		blx	r3
 2668              	.LVL4:
 2669              	.L119:
 975:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 976:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2670              		.loc 1 976 1
 2671 0064 00BF     		nop
 2672 0066 1837     		adds	r7, r7, #24
 2673              		.cfi_def_cfa_offset 8
 2674 0068 BD46     		mov	sp, r7
 2675              		.cfi_def_cfa_register 13
 2676              		@ sp needed
 2677 006a 80BD     		pop	{r7, pc}
 2678              	.L121:
 2679              		.align	2
 2680              	.L120:
 2681 006c 08000240 		.word	1073872904
 2682              		.cfi_endproc
 2683              	.LFE137:
 2685              		.section	.text._i2s_receive_complete_dma,"ax",%progbits
 2686              		.align	1
 2687              		.syntax unified
 2688              		.thumb
 2689              		.thumb_func
 2690              		.fpu softvfp
 2692              	_i2s_receive_complete_dma:
 2693              	.LFB138:
 977:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 978:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
 979:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      I2S DMA receive handler
 980:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  dma: DMA device information structrue
 981:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
 982:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
 983:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
 984:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_receive_complete_dma(void *dma)
 985:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2694              		.loc 1 985 1
 2695              		.cfi_startproc
 2696              		@ args = 0, pretend = 0, frame = 24
 2697              		@ frame_needed = 1, uses_anonymous_args = 0
 2698 0000 80B5     		push	{r7, lr}
 2699              		.cfi_def_cfa_offset 8
 2700              		.cfi_offset 7, -8
 2701              		.cfi_offset 14, -4
 2702 0002 86B0     		sub	sp, sp, #24
 2703              		.cfi_def_cfa_offset 32
 2704 0004 00AF     		add	r7, sp, #0
 2705              		.cfi_def_cfa_register 7
 2706 0006 7860     		str	r0, [r7, #4]
 986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_dma_dev_struct *p_dma;
 987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_i2s_dev_struct *p_i2s;
 988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_i2s_user_cb p_func;
 989:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
 990:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_dma = (hal_dma_dev_struct *)dma;
 2707              		.loc 1 990 11
 2708 0008 7B68     		ldr	r3, [r7, #4]
 2709 000a 7B61     		str	r3, [r7, #20]
 991:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_i2s = (hal_i2s_dev_struct *)p_dma->p_periph;
 2710              		.loc 1 991 11
 2711 000c 7B69     		ldr	r3, [r7, #20]
 2712 000e 5B69     		ldr	r3, [r3, #20]
 2713 0010 3B61     		str	r3, [r7, #16]
 992:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_func = (hal_i2s_user_cb)p_i2s->rx_callback;
 2714              		.loc 1 992 36
 2715 0012 3B69     		ldr	r3, [r7, #16]
 2716 0014 9B6A     		ldr	r3, [r3, #40]
 2717              		.loc 1 992 12
 2718 0016 FB60     		str	r3, [r7, #12]
 993:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* DMA normal mode */
 994:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(SET != (DMA_CHCTL(p_dma->channel) & DMA_CHXCTL_CMEN)) {
 2719              		.loc 1 994 16
 2720 0018 7B69     		ldr	r3, [r7, #20]
 2721 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2722 001c 1A46     		mov	r2, r3
 2723 001e 1346     		mov	r3, r2
 2724 0020 9B00     		lsls	r3, r3, #2
 2725 0022 1344     		add	r3, r3, r2
 2726 0024 9B00     		lsls	r3, r3, #2
 2727 0026 1A46     		mov	r2, r3
 2728 0028 104B     		ldr	r3, .L126
 2729 002a 1344     		add	r3, r3, r2
 2730 002c 1B68     		ldr	r3, [r3]
 2731              		.loc 1 994 42
 2732 002e 03F02003 		and	r3, r3, #32
 2733              		.loc 1 994 7
 2734 0032 012B     		cmp	r3, #1
 2735 0034 10D0     		beq	.L123
 995:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_DMA_DISABLE(p_i2s->periph, SPI_DMA_RECEIVE);
 2736              		.loc 1 995 9
 2737 0036 3B69     		ldr	r3, [r7, #16]
 2738 0038 1B68     		ldr	r3, [r3]
 2739 003a 0433     		adds	r3, r3, #4
 2740 003c 1B68     		ldr	r3, [r3]
 2741 003e 3A69     		ldr	r2, [r7, #16]
 2742 0040 1268     		ldr	r2, [r2]
 2743 0042 0432     		adds	r2, r2, #4
 2744 0044 23F00103 		bic	r3, r3, #1
 2745 0048 1360     		str	r3, [r2]
 996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         p_i2s->rxbuffer.length = 0;
 2746              		.loc 1 996 32
 2747 004a 3B69     		ldr	r3, [r7, #16]
 2748 004c 0022     		movs	r2, #0
 2749 004e 9A84     		strh	r2, [r3, #36]	@ movhi
 997:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         p_i2s->state = HAL_I2S_STATE_READY;
 2750              		.loc 1 997 22
 2751 0050 3B69     		ldr	r3, [r7, #16]
 2752 0052 0122     		movs	r2, #1
 2753 0054 83F83420 		strb	r2, [r3, #52]
 2754              	.L123:
 998:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
 999:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* DMA receive complete callback */
1000:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL != p_func) {
 2755              		.loc 1 1000 7
 2756 0058 FB68     		ldr	r3, [r7, #12]
 2757 005a 002B     		cmp	r3, #0
 2758 005c 02D0     		beq	.L125
1001:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         p_func(p_i2s);
 2759              		.loc 1 1001 9
 2760 005e FB68     		ldr	r3, [r7, #12]
 2761 0060 3869     		ldr	r0, [r7, #16]
 2762 0062 9847     		blx	r3
 2763              	.LVL5:
 2764              	.L125:
1002:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
1003:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2765              		.loc 1 1003 1
 2766 0064 00BF     		nop
 2767 0066 1837     		adds	r7, r7, #24
 2768              		.cfi_def_cfa_offset 8
 2769 0068 BD46     		mov	sp, r7
 2770              		.cfi_def_cfa_register 13
 2771              		@ sp needed
 2772 006a 80BD     		pop	{r7, pc}
 2773              	.L127:
 2774              		.align	2
 2775              	.L126:
 2776 006c 08000240 		.word	1073872904
 2777              		.cfi_endproc
 2778              	.LFE138:
 2780              		.section	.text._i2s_dma_error,"ax",%progbits
 2781              		.align	1
 2782              		.syntax unified
 2783              		.thumb
 2784              		.thumb_func
 2785              		.fpu softvfp
 2787              	_i2s_dma_error:
 2788              	.LFB139:
1004:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1005:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
1006:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      I2S DMA communication error
1007:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  dma: DMA device information structrue
1008:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
1009:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
1010:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
1011:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_dma_error(void *dma)
1012:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2789              		.loc 1 1012 1
 2790              		.cfi_startproc
 2791              		@ args = 0, pretend = 0, frame = 24
 2792              		@ frame_needed = 1, uses_anonymous_args = 0
 2793 0000 80B5     		push	{r7, lr}
 2794              		.cfi_def_cfa_offset 8
 2795              		.cfi_offset 7, -8
 2796              		.cfi_offset 14, -4
 2797 0002 86B0     		sub	sp, sp, #24
 2798              		.cfi_def_cfa_offset 32
 2799 0004 00AF     		add	r7, sp, #0
 2800              		.cfi_def_cfa_register 7
 2801 0006 7860     		str	r0, [r7, #4]
1013:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_dma_dev_struct *p_dma;
1014:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_i2s_dev_struct *p_i2s;
1015:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_i2s_user_cb p_func;
1016:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1017:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_dma = (hal_dma_dev_struct *)dma;
 2802              		.loc 1 1017 11
 2803 0008 7B68     		ldr	r3, [r7, #4]
 2804 000a 7B61     		str	r3, [r7, #20]
1018:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_i2s = (hal_i2s_dev_struct *)p_dma->p_periph;
 2805              		.loc 1 1018 11
 2806 000c 7B69     		ldr	r3, [r7, #20]
 2807 000e 5B69     		ldr	r3, [r3, #20]
 2808 0010 3B61     		str	r3, [r7, #16]
1019:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_func = (hal_i2s_user_cb)p_i2s->error_callback;
 2809              		.loc 1 1019 36
 2810 0012 3B69     		ldr	r3, [r7, #16]
 2811 0014 1B6B     		ldr	r3, [r3, #48]
 2812              		.loc 1 1019 12
 2813 0016 FB60     		str	r3, [r7, #12]
1020:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1021:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* disable SPI transmit and receive DMA */
1022:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     __HAL_I2S_DMA_DISABLE(p_i2s->periph, SPI_DMA_RECEIVE);
 2814              		.loc 1 1022 5
 2815 0018 3B69     		ldr	r3, [r7, #16]
 2816 001a 1B68     		ldr	r3, [r3]
 2817 001c 0433     		adds	r3, r3, #4
 2818 001e 1B68     		ldr	r3, [r3]
 2819 0020 3A69     		ldr	r2, [r7, #16]
 2820 0022 1268     		ldr	r2, [r2]
 2821 0024 0432     		adds	r2, r2, #4
 2822 0026 23F00103 		bic	r3, r3, #1
 2823 002a 1360     		str	r3, [r2]
1023:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     __HAL_I2S_DMA_DISABLE(p_i2s->periph, SPI_DMA_TRANSMIT);
 2824              		.loc 1 1023 5
 2825 002c 3B69     		ldr	r3, [r7, #16]
 2826 002e 1B68     		ldr	r3, [r3]
 2827 0030 0433     		adds	r3, r3, #4
 2828 0032 1B68     		ldr	r3, [r3]
 2829 0034 3A69     		ldr	r2, [r7, #16]
 2830 0036 1268     		ldr	r2, [r2]
 2831 0038 0432     		adds	r2, r2, #4
 2832 003a 23F00203 		bic	r3, r3, #2
 2833 003e 1360     		str	r3, [r2]
1024:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_i2s->txbuffer.length = 0;
 2834              		.loc 1 1024 28
 2835 0040 3B69     		ldr	r3, [r7, #16]
 2836 0042 0022     		movs	r2, #0
 2837 0044 9A83     		strh	r2, [r3, #28]	@ movhi
1025:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_i2s->rxbuffer.length = 0;
 2838              		.loc 1 1025 28
 2839 0046 3B69     		ldr	r3, [r7, #16]
 2840 0048 0022     		movs	r2, #0
 2841 004a 9A84     		strh	r2, [r3, #36]	@ movhi
1026:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_i2s->state = HAL_I2S_STATE_READY ;
 2842              		.loc 1 1026 18
 2843 004c 3B69     		ldr	r3, [r7, #16]
 2844 004e 0122     		movs	r2, #1
 2845 0050 83F83420 		strb	r2, [r3, #52]
1027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* error callback */
1029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(NULL != p_func) {
 2846              		.loc 1 1029 7
 2847 0054 FB68     		ldr	r3, [r7, #12]
 2848 0056 002B     		cmp	r3, #0
 2849 0058 02D0     		beq	.L130
1030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         p_func(p_i2s);
 2850              		.loc 1 1030 9
 2851 005a FB68     		ldr	r3, [r7, #12]
 2852 005c 3869     		ldr	r0, [r7, #16]
 2853 005e 9847     		blx	r3
 2854              	.LVL6:
 2855              	.L130:
1031:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
1032:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2856              		.loc 1 1032 1
 2857 0060 00BF     		nop
 2858 0062 1837     		adds	r7, r7, #24
 2859              		.cfi_def_cfa_offset 8
 2860 0064 BD46     		mov	sp, r7
 2861              		.cfi_def_cfa_register 13
 2862              		@ sp needed
 2863 0066 80BD     		pop	{r7, pc}
 2864              		.cfi_endproc
 2865              	.LFE139:
 2867              		.section	.text._i2s_transmit_interrupt,"ax",%progbits
 2868              		.align	1
 2869              		.syntax unified
 2870              		.thumb
 2871              		.thumb_func
 2872              		.fpu softvfp
 2874              	_i2s_transmit_interrupt:
 2875              	.LFB140:
1033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
1035:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      I2S transmit interrupt handler
1036:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structure
1037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure parameters altering is automatically configured by core
1039:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
1040:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
1041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
1042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_transmit_interrupt(void *i2s)
1043:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2876              		.loc 1 1043 1
 2877              		.cfi_startproc
 2878              		@ args = 0, pretend = 0, frame = 16
 2879              		@ frame_needed = 1, uses_anonymous_args = 0
 2880 0000 80B5     		push	{r7, lr}
 2881              		.cfi_def_cfa_offset 8
 2882              		.cfi_offset 7, -8
 2883              		.cfi_offset 14, -4
 2884 0002 84B0     		sub	sp, sp, #16
 2885              		.cfi_def_cfa_offset 24
 2886 0004 00AF     		add	r7, sp, #0
 2887              		.cfi_def_cfa_register 7
 2888 0006 7860     		str	r0, [r7, #4]
1044:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_i2s_dev_struct *p_i2s = i2s;
 2889              		.loc 1 1044 25
 2890 0008 7B68     		ldr	r3, [r7, #4]
 2891 000a FB60     		str	r3, [r7, #12]
1045:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_i2s_user_cb p_func = (hal_i2s_user_cb)p_i2s->tx_callback;
 2892              		.loc 1 1045 52
 2893 000c FB68     		ldr	r3, [r7, #12]
 2894 000e DB6A     		ldr	r3, [r3, #44]
 2895              		.loc 1 1045 21
 2896 0010 BB60     		str	r3, [r7, #8]
1046:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* transmit data */
1047:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     SPI_DATA(p_i2s->periph) = (*p_i2s->txbuffer.buffer++);
 2897              		.loc 1 1047 48
 2898 0012 FB68     		ldr	r3, [r7, #12]
 2899 0014 9B69     		ldr	r3, [r3, #24]
 2900              		.loc 1 1047 55
 2901 0016 991C     		adds	r1, r3, #2
 2902 0018 FA68     		ldr	r2, [r7, #12]
 2903 001a 9161     		str	r1, [r2, #24]
 2904              		.loc 1 1047 32
 2905 001c 1B88     		ldrh	r3, [r3]	@ movhi
 2906 001e 9AB2     		uxth	r2, r3
 2907              		.loc 1 1047 5
 2908 0020 FB68     		ldr	r3, [r7, #12]
 2909 0022 1B68     		ldr	r3, [r3]
 2910 0024 0C33     		adds	r3, r3, #12
 2911              		.loc 1 1047 29
 2912 0026 1A60     		str	r2, [r3]
1048:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_i2s->txbuffer.pos--;
 2913              		.loc 1 1048 20
 2914 0028 FB68     		ldr	r3, [r7, #12]
 2915 002a DB8B     		ldrh	r3, [r3, #30]	@ movhi
 2916 002c 9BB2     		uxth	r3, r3
 2917              		.loc 1 1048 24
 2918 002e 013B     		subs	r3, r3, #1
 2919 0030 9AB2     		uxth	r2, r3
 2920 0032 FB68     		ldr	r3, [r7, #12]
 2921 0034 DA83     		strh	r2, [r3, #30]	@ movhi
1049:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1050:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(0U == p_i2s->txbuffer.pos) {
 2922              		.loc 1 1050 29
 2923 0036 FB68     		ldr	r3, [r7, #12]
 2924 0038 DB8B     		ldrh	r3, [r3, #30]	@ movhi
 2925 003a 9BB2     		uxth	r3, r3
 2926              		.loc 1 1050 7
 2927 003c 002B     		cmp	r3, #0
 2928 003e 1DD1     		bne	.L133
1051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* disable TBE and ERR interrupt */
1052:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_DISABLE(p_i2s->periph, I2S_INT_TBE);
 2929              		.loc 1 1052 9
 2930 0040 FB68     		ldr	r3, [r7, #12]
 2931 0042 1B68     		ldr	r3, [r3]
 2932 0044 0433     		adds	r3, r3, #4
 2933 0046 1B68     		ldr	r3, [r3]
 2934 0048 FA68     		ldr	r2, [r7, #12]
 2935 004a 1268     		ldr	r2, [r2]
 2936 004c 0432     		adds	r2, r2, #4
 2937 004e 23F08003 		bic	r3, r3, #128
 2938 0052 1360     		str	r3, [r2]
1053:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_DISABLE(p_i2s->periph, I2S_INT_ERR);
 2939              		.loc 1 1053 9
 2940 0054 FB68     		ldr	r3, [r7, #12]
 2941 0056 1B68     		ldr	r3, [r3]
 2942 0058 0433     		adds	r3, r3, #4
 2943 005a 1B68     		ldr	r3, [r3]
 2944 005c FA68     		ldr	r2, [r7, #12]
 2945 005e 1268     		ldr	r2, [r2]
 2946 0060 0432     		adds	r2, r2, #4
 2947 0062 23F02003 		bic	r3, r3, #32
 2948 0066 1360     		str	r3, [r2]
1054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         p_i2s->state = HAL_I2S_STATE_READY;
 2949              		.loc 1 1054 22
 2950 0068 FB68     		ldr	r3, [r7, #12]
 2951 006a 0122     		movs	r2, #1
 2952 006c 83F83420 		strb	r2, [r3, #52]
1055:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1056:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(NULL != p_func) {
 2953              		.loc 1 1056 11
 2954 0070 BB68     		ldr	r3, [r7, #8]
 2955 0072 002B     		cmp	r3, #0
 2956 0074 02D0     		beq	.L133
1057:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             p_func(p_i2s);
 2957              		.loc 1 1057 13
 2958 0076 BB68     		ldr	r3, [r7, #8]
 2959 0078 F868     		ldr	r0, [r7, #12]
 2960 007a 9847     		blx	r3
 2961              	.LVL7:
 2962              	.L133:
1058:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
1059:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
1060:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 2963              		.loc 1 1060 1
 2964 007c 00BF     		nop
 2965 007e 1037     		adds	r7, r7, #16
 2966              		.cfi_def_cfa_offset 8
 2967 0080 BD46     		mov	sp, r7
 2968              		.cfi_def_cfa_register 13
 2969              		@ sp needed
 2970 0082 80BD     		pop	{r7, pc}
 2971              		.cfi_endproc
 2972              	.LFE140:
 2974              		.section	.text._i2s_receive_interrupt,"ax",%progbits
 2975              		.align	1
 2976              		.syntax unified
 2977              		.thumb
 2978              		.thumb_func
 2979              		.fpu softvfp
 2981              	_i2s_receive_interrupt:
 2982              	.LFB141:
1061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1062:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
1063:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      I2S receive interrupt handler
1064:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  i2s: I2S device information structure
1065:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1066:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                     the structure parameters altering is automatically configured by core
1067:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
1068:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     none
1069:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
1070:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static void _i2s_receive_interrupt(void *i2s)
1071:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 2983              		.loc 1 1071 1
 2984              		.cfi_startproc
 2985              		@ args = 0, pretend = 0, frame = 16
 2986              		@ frame_needed = 1, uses_anonymous_args = 0
 2987 0000 80B5     		push	{r7, lr}
 2988              		.cfi_def_cfa_offset 8
 2989              		.cfi_offset 7, -8
 2990              		.cfi_offset 14, -4
 2991 0002 84B0     		sub	sp, sp, #16
 2992              		.cfi_def_cfa_offset 24
 2993 0004 00AF     		add	r7, sp, #0
 2994              		.cfi_def_cfa_register 7
 2995 0006 7860     		str	r0, [r7, #4]
1072:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_i2s_dev_struct *p_i2s = i2s;
 2996              		.loc 1 1072 25
 2997 0008 7B68     		ldr	r3, [r7, #4]
 2998 000a FB60     		str	r3, [r7, #12]
1073:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     hal_i2s_user_cb p_func = (hal_i2s_user_cb)p_i2s->rx_callback;
 2999              		.loc 1 1073 52
 3000 000c FB68     		ldr	r3, [r7, #12]
 3001 000e 9B6A     		ldr	r3, [r3, #40]
 3002              		.loc 1 1073 21
 3003 0010 BB60     		str	r3, [r7, #8]
1074:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1075:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* receive data */
1076:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     (*p_i2s->rxbuffer.buffer++) = SPI_DATA(p_i2s->periph);
 3004              		.loc 1 1076 35
 3005 0012 FB68     		ldr	r3, [r7, #12]
 3006 0014 1B68     		ldr	r3, [r3]
 3007 0016 0C33     		adds	r3, r3, #12
 3008 0018 1868     		ldr	r0, [r3]
 3009              		.loc 1 1076 22
 3010 001a FB68     		ldr	r3, [r7, #12]
 3011 001c 1B6A     		ldr	r3, [r3, #32]
 3012              		.loc 1 1076 29
 3013 001e 991C     		adds	r1, r3, #2
 3014 0020 FA68     		ldr	r2, [r7, #12]
 3015 0022 1162     		str	r1, [r2, #32]
 3016              		.loc 1 1076 33
 3017 0024 82B2     		uxth	r2, r0
 3018 0026 1A80     		strh	r2, [r3]	@ movhi
1077:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     p_i2s->rxbuffer.pos--;
 3019              		.loc 1 1077 20
 3020 0028 FB68     		ldr	r3, [r7, #12]
 3021 002a DB8C     		ldrh	r3, [r3, #38]	@ movhi
 3022 002c 9BB2     		uxth	r3, r3
 3023              		.loc 1 1077 24
 3024 002e 013B     		subs	r3, r3, #1
 3025 0030 9AB2     		uxth	r2, r3
 3026 0032 FB68     		ldr	r3, [r7, #12]
 3027 0034 DA84     		strh	r2, [r3, #38]	@ movhi
1078:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1079:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(0U == p_i2s->rxbuffer.pos) {
 3028              		.loc 1 1079 29
 3029 0036 FB68     		ldr	r3, [r7, #12]
 3030 0038 DB8C     		ldrh	r3, [r3, #38]	@ movhi
 3031 003a 9BB2     		uxth	r3, r3
 3032              		.loc 1 1079 7
 3033 003c 002B     		cmp	r3, #0
 3034 003e 1DD1     		bne	.L136
1080:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         /* disable RBNE and ERR interrupt */
1081:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_DISABLE(p_i2s->periph, I2S_INT_RBNE);
 3035              		.loc 1 1081 9
 3036 0040 FB68     		ldr	r3, [r7, #12]
 3037 0042 1B68     		ldr	r3, [r3]
 3038 0044 0433     		adds	r3, r3, #4
 3039 0046 1B68     		ldr	r3, [r3]
 3040 0048 FA68     		ldr	r2, [r7, #12]
 3041 004a 1268     		ldr	r2, [r2]
 3042 004c 0432     		adds	r2, r2, #4
 3043 004e 23F04003 		bic	r3, r3, #64
 3044 0052 1360     		str	r3, [r2]
1082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         __HAL_I2S_INT_DISABLE(p_i2s->periph, I2S_INT_ERR);
 3045              		.loc 1 1082 9
 3046 0054 FB68     		ldr	r3, [r7, #12]
 3047 0056 1B68     		ldr	r3, [r3]
 3048 0058 0433     		adds	r3, r3, #4
 3049 005a 1B68     		ldr	r3, [r3]
 3050 005c FA68     		ldr	r2, [r7, #12]
 3051 005e 1268     		ldr	r2, [r2]
 3052 0060 0432     		adds	r2, r2, #4
 3053 0062 23F02003 		bic	r3, r3, #32
 3054 0066 1360     		str	r3, [r2]
1083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         p_i2s->state = HAL_I2S_STATE_READY;
 3055              		.loc 1 1084 22
 3056 0068 FB68     		ldr	r3, [r7, #12]
 3057 006a 0122     		movs	r2, #1
 3058 006c 83F83420 		strb	r2, [r3, #52]
1085:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1086:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         if(NULL != p_func) {
 3059              		.loc 1 1086 11
 3060 0070 BB68     		ldr	r3, [r7, #8]
 3061 0072 002B     		cmp	r3, #0
 3062 0074 02D0     		beq	.L136
1087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****             p_func(p_i2s);
 3063              		.loc 1 1087 13
 3064 0076 BB68     		ldr	r3, [r7, #8]
 3065 0078 F868     		ldr	r0, [r7, #12]
 3066 007a 9847     		blx	r3
 3067              	.LVL8:
 3068              	.L136:
1088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         }
1089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
1090:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 3069              		.loc 1 1090 1
 3070 007c 00BF     		nop
 3071 007e 1037     		adds	r7, r7, #16
 3072              		.cfi_def_cfa_offset 8
 3073 0080 BD46     		mov	sp, r7
 3074              		.cfi_def_cfa_register 13
 3075              		@ sp needed
 3076 0082 80BD     		pop	{r7, pc}
 3077              		.cfi_endproc
 3078              	.LFE141:
 3080              		.section	.text._i2s_flag_get,"ax",%progbits
 3081              		.align	1
 3082              		.syntax unified
 3083              		.thumb
 3084              		.thumb_func
 3085              		.fpu softvfp
 3087              	_i2s_flag_get:
 3088              	.LFB142:
1091:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1092:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
1093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      get I2S flag status
1094:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  spi_periph: SPI0
1095:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  flag: I2S flag status
1096:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 only one parameter can be selected which are shown as below:
1097:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_FLAG_TBE: transmit buffer empty flag
1098:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_FLAG_RBNE: receive buffer not empty flag
1099:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_FLAG_TRANS: transmit on-going flag
1100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_FLAG_RXORERR: overrun error flag
1101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_FLAG_TXURERR: underrun error flag
1102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_FLAG_CH: channel side flag
1103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_FLAG_FERR: I2S format error interrupt flag
1104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
1105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     FlagStatus: SET or RESET
1106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
1107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static FlagStatus _i2s_flag_get(uint32_t periph, uint32_t flag)
1108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 3089              		.loc 1 1108 1
 3090              		.cfi_startproc
 3091              		@ args = 0, pretend = 0, frame = 8
 3092              		@ frame_needed = 1, uses_anonymous_args = 0
 3093              		@ link register save eliminated.
 3094 0000 80B4     		push	{r7}
 3095              		.cfi_def_cfa_offset 4
 3096              		.cfi_offset 7, -4
 3097 0002 83B0     		sub	sp, sp, #12
 3098              		.cfi_def_cfa_offset 16
 3099 0004 00AF     		add	r7, sp, #0
 3100              		.cfi_def_cfa_register 7
 3101 0006 7860     		str	r0, [r7, #4]
 3102 0008 3960     		str	r1, [r7]
1109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if(RESET != (SPI_STAT(periph) & flag)) {
 3103              		.loc 1 1109 18
 3104 000a 7B68     		ldr	r3, [r7, #4]
 3105 000c 0833     		adds	r3, r3, #8
 3106 000e 1A68     		ldr	r2, [r3]
 3107              		.loc 1 1109 35
 3108 0010 3B68     		ldr	r3, [r7]
 3109 0012 1340     		ands	r3, r3, r2
 3110              		.loc 1 1109 7
 3111 0014 002B     		cmp	r3, #0
 3112 0016 01D0     		beq	.L138
1110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return SET;
 3113              		.loc 1 1110 16
 3114 0018 0123     		movs	r3, #1
 3115 001a 00E0     		b	.L139
 3116              	.L138:
1111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
1112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return RESET;
 3117              		.loc 1 1112 16
 3118 001c 0023     		movs	r3, #0
 3119              	.L139:
1113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
1114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 3120              		.loc 1 1114 1
 3121 001e 1846     		mov	r0, r3
 3122 0020 0C37     		adds	r7, r7, #12
 3123              		.cfi_def_cfa_offset 4
 3124 0022 BD46     		mov	sp, r7
 3125              		.cfi_def_cfa_register 13
 3126              		@ sp needed
 3127 0024 80BC     		pop	{r7}
 3128              		.cfi_restore 7
 3129              		.cfi_def_cfa_offset 0
 3130 0026 7047     		bx	lr
 3131              		.cfi_endproc
 3132              	.LFE142:
 3134              		.section	.text._i2s_interrupt_flag_get,"ax",%progbits
 3135              		.align	1
 3136              		.syntax unified
 3137              		.thumb
 3138              		.thumb_func
 3139              		.fpu softvfp
 3141              	_i2s_interrupt_flag_get:
 3142              	.LFB143:
1115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** /*!
1117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \brief      get I2S interrupt flag status
1118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  spi_periph: SPI0
1119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[in]  interrupt: I2S interrupt flag status
1120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****                 only one parameter can be selected which is shown as below:
1121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_INT_FLAG_TBE: transmit buffer empty interrupt flag
1122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_INT_FLAG_RBNE: receive buffer not empty interrupt flag
1123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_INT_FLAG_RXORERR: overrun interrupt flag
1124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_INT_FLAG_TXURERR: underrun error interrupt flag
1125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****       \arg        I2S_INT_FLAG_FERR: format error interrupt flag
1126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \param[out] none
1127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     \retval     FlagStatus: SET or RESET
1128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** */
1129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** static FlagStatus _i2s_interrupt_flag_get(uint32_t periph, uint8_t interrupt)
1130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** {
 3143              		.loc 1 1130 1
 3144              		.cfi_startproc
 3145              		@ args = 0, pretend = 0, frame = 16
 3146              		@ frame_needed = 1, uses_anonymous_args = 0
 3147              		@ link register save eliminated.
 3148 0000 80B4     		push	{r7}
 3149              		.cfi_def_cfa_offset 4
 3150              		.cfi_offset 7, -4
 3151 0002 85B0     		sub	sp, sp, #20
 3152              		.cfi_def_cfa_offset 24
 3153 0004 00AF     		add	r7, sp, #0
 3154              		.cfi_def_cfa_register 7
 3155 0006 7860     		str	r0, [r7, #4]
 3156 0008 0B46     		mov	r3, r1
 3157 000a FB70     		strb	r3, [r7, #3]
1131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t reg1 = SPI_STAT(periph);
 3158              		.loc 1 1131 21
 3159 000c 7B68     		ldr	r3, [r7, #4]
 3160 000e 0833     		adds	r3, r3, #8
 3161              		.loc 1 1131 14
 3162 0010 1B68     		ldr	r3, [r3]
 3163 0012 FB60     		str	r3, [r7, #12]
1132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     uint32_t reg2 = SPI_CTL1(periph);
 3164              		.loc 1 1132 21
 3165 0014 7B68     		ldr	r3, [r7, #4]
 3166 0016 0433     		adds	r3, r3, #4
 3167              		.loc 1 1132 14
 3168 0018 1B68     		ldr	r3, [r3]
 3169 001a BB60     		str	r3, [r7, #8]
1133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** 
1134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     switch(interrupt) {
 3170              		.loc 1 1134 5
 3171 001c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3172 001e 062B     		cmp	r3, #6
 3173 0020 3DD8     		bhi	.L151
 3174 0022 01A2     		adr	r2, .L143
 3175 0024 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3176              		.p2align 2
 3177              	.L143:
 3178 0028 45000000 		.word	.L147+1
 3179 002c 57000000 		.word	.L146+1
 3180 0030 69000000 		.word	.L145+1
 3181 0034 9F000000 		.word	.L151+1
 3182 0038 9F000000 		.word	.L151+1
 3183 003c 7B000000 		.word	.L144+1
 3184 0040 8D000000 		.word	.L142+1
 3185              		.p2align 1
 3186              	.L147:
1135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* I2S transmit buffer empty interrupt */
1136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     case I2S_INT_FLAG_TBE:
1137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         reg1 = reg1 & SPI_STAT_TBE;
 3187              		.loc 1 1137 14
 3188 0044 FB68     		ldr	r3, [r7, #12]
 3189 0046 03F00203 		and	r3, r3, #2
 3190 004a FB60     		str	r3, [r7, #12]
1138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         reg2 = reg2 & SPI_CTL1_TBEIE;
 3191              		.loc 1 1138 14
 3192 004c BB68     		ldr	r3, [r7, #8]
 3193 004e 03F08003 		and	r3, r3, #128
 3194 0052 BB60     		str	r3, [r7, #8]
1139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         break;
 3195              		.loc 1 1139 9
 3196 0054 24E0     		b	.L148
 3197              	.L146:
1140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* I2S receive buffer not empty interrupt */
1141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     case I2S_INT_FLAG_RBNE:
1142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         reg1 = reg1 & SPI_STAT_RBNE;
 3198              		.loc 1 1142 14
 3199 0056 FB68     		ldr	r3, [r7, #12]
 3200 0058 03F00103 		and	r3, r3, #1
 3201 005c FB60     		str	r3, [r7, #12]
1143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 3202              		.loc 1 1143 14
 3203 005e BB68     		ldr	r3, [r7, #8]
 3204 0060 03F04003 		and	r3, r3, #64
 3205 0064 BB60     		str	r3, [r7, #8]
1144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         break;
 3206              		.loc 1 1144 9
 3207 0066 1BE0     		b	.L148
 3208              	.L145:
1145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* I2S overrun interrupt */
1146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     case I2S_INT_FLAG_RXORERR:
1147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         reg1 = reg1 & SPI_STAT_RXORERR;
 3209              		.loc 1 1147 14
 3210 0068 FB68     		ldr	r3, [r7, #12]
 3211 006a 03F04003 		and	r3, r3, #64
 3212 006e FB60     		str	r3, [r7, #12]
1148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 3213              		.loc 1 1148 14
 3214 0070 BB68     		ldr	r3, [r7, #8]
 3215 0072 03F02003 		and	r3, r3, #32
 3216 0076 BB60     		str	r3, [r7, #8]
1149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         break;
 3217              		.loc 1 1149 9
 3218 0078 12E0     		b	.L148
 3219              	.L144:
1150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* I2S underrun error interrupt */
1151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     case I2S_INT_FLAG_TXURERR:
1152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         reg1 = reg1 & SPI_STAT_TXURERR;
 3220              		.loc 1 1152 14
 3221 007a FB68     		ldr	r3, [r7, #12]
 3222 007c 03F00803 		and	r3, r3, #8
 3223 0080 FB60     		str	r3, [r7, #12]
1153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 3224              		.loc 1 1153 14
 3225 0082 BB68     		ldr	r3, [r7, #8]
 3226 0084 03F02003 		and	r3, r3, #32
 3227 0088 BB60     		str	r3, [r7, #8]
1154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         break;
 3228              		.loc 1 1154 9
 3229 008a 09E0     		b	.L148
 3230              	.L142:
1155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /* I2S format error interrupt */
1156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     case I2S_INT_FLAG_FERR:
1157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         reg1 = reg1 & SPI_STAT_FERR;
 3231              		.loc 1 1157 14
 3232 008c FB68     		ldr	r3, [r7, #12]
 3233 008e 03F48073 		and	r3, r3, #256
 3234 0092 FB60     		str	r3, [r7, #12]
1158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 3235              		.loc 1 1158 14
 3236 0094 BB68     		ldr	r3, [r7, #8]
 3237 0096 03F02003 		and	r3, r3, #32
 3238 009a BB60     		str	r3, [r7, #8]
1159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         break;
 3239              		.loc 1 1159 9
 3240 009c 00E0     		b	.L148
 3241              	.L151:
1160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     default :
1161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         break;
 3242              		.loc 1 1161 9
 3243 009e 00BF     		nop
 3244              	.L148:
1162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
1163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     /*get I2S interrupt flag status */
1164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     if((0U != reg1) && (0U != reg2)) {
 3245              		.loc 1 1164 7
 3246 00a0 FB68     		ldr	r3, [r7, #12]
 3247 00a2 002B     		cmp	r3, #0
 3248 00a4 04D0     		beq	.L149
 3249              		.loc 1 1164 21 discriminator 1
 3250 00a6 BB68     		ldr	r3, [r7, #8]
 3251 00a8 002B     		cmp	r3, #0
 3252 00aa 01D0     		beq	.L149
1165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return SET;
 3253              		.loc 1 1165 16
 3254 00ac 0123     		movs	r3, #1
 3255 00ae 00E0     		b	.L150
 3256              	.L149:
1166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     } else {
1167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****         return RESET;
 3257              		.loc 1 1167 16
 3258 00b0 0023     		movs	r3, #0
 3259              	.L150:
1168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c ****     }
1169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_i2s.c **** }
 3260              		.loc 1 1169 1
 3261 00b2 1846     		mov	r0, r3
 3262 00b4 1437     		adds	r7, r7, #20
 3263              		.cfi_def_cfa_offset 4
 3264 00b6 BD46     		mov	sp, r7
 3265              		.cfi_def_cfa_register 13
 3266              		@ sp needed
 3267 00b8 80BC     		pop	{r7}
 3268              		.cfi_restore 7
 3269              		.cfi_def_cfa_offset 0
 3270 00ba 7047     		bx	lr
 3271              		.cfi_endproc
 3272              	.LFE143:
 3274              		.text
 3275              	.Letext0:
 3276              		.file 2 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 3277              		.file 3 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 3278              		.file 4 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 3279              		.file 5 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 3280              		.file 6 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 3281              		.file 7 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 3282              		.file 8 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal.h"
 3283              		.file 9 "../firmware/cmsis/inc/core_cm4.h"
 3284              		.file 10 "../firmware/cmsis/inc/system_gd32f3x0.h"
 3285              		.file 11 "../firmware/cmsis/inc/gd32f3x0.h"
 3286              		.file 12 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_dma.h"
 3287              		.file 13 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-ar
 3288              		.file 14 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_rcu.h"
 3289              		.file 15 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_i2s.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f3x0_hal_i2s.c
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:16     .text.hal_i2s_deinit:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:24     .text.hal_i2s_deinit:00000000 hal_i2s_deinit
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2558   .text._i2s_deinit:00000000 _i2s_deinit
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:88     .text.hal_i2s_struct_init:00000000 hal_i2s_struct_init
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:76     .text.hal_i2s_deinit:0000003c $d
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:81     .text.hal_i2s_struct_init:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:230    .text.hal_i2s_struct_init:000000c0 $d
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:235    .text.hal_i2s_init:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:242    .text.hal_i2s_init:00000000 hal_i2s_init
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:496    .text.hal_i2s_init:00000170 $d
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:501    .text.hal_i2s_transmit_poll:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:508    .text.hal_i2s_transmit_poll:00000000 hal_i2s_transmit_poll
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:3087   .text._i2s_flag_get:00000000 _i2s_flag_get
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:739    .text.hal_i2s_receive_poll:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:746    .text.hal_i2s_receive_poll:00000000 hal_i2s_receive_poll
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:995    .text.hal_i2s_transmit_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1002   .text.hal_i2s_transmit_interrupt:00000000 hal_i2s_transmit_interrupt
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1180   .text.hal_i2s_transmit_interrupt:00000108 $d
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2874   .text._i2s_transmit_interrupt:00000000 _i2s_transmit_interrupt
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1185   .text.hal_i2s_receive_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1192   .text.hal_i2s_receive_interrupt:00000000 hal_i2s_receive_interrupt
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1370   .text.hal_i2s_receive_interrupt:00000108 $d
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2981   .text._i2s_receive_interrupt:00000000 _i2s_receive_interrupt
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1375   .text.hal_i2s_transmit_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1382   .text.hal_i2s_transmit_dma:00000000 hal_i2s_transmit_dma
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1568   .text.hal_i2s_transmit_dma:0000011c $d
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2597   .text._i2s_transmit_complete_dma:00000000 _i2s_transmit_complete_dma
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2787   .text._i2s_dma_error:00000000 _i2s_dma_error
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1574   .text.hal_i2s_receive_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1581   .text.hal_i2s_receive_dma:00000000 hal_i2s_receive_dma
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1770   .text.hal_i2s_receive_dma:0000011c $d
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2692   .text._i2s_receive_complete_dma:00000000 _i2s_receive_complete_dma
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1776   .text.hal_i2s_irq:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1783   .text.hal_i2s_irq:00000000 hal_i2s_irq
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:3141   .text._i2s_interrupt_flag_get:00000000 _i2s_interrupt_flag_get
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1990   .text.hal_i2s_irq_handle_set:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:1997   .text.hal_i2s_irq_handle_set:00000000 hal_i2s_irq_handle_set
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2146   .text.hal_i2s_irq_handle_all_reset:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2153   .text.hal_i2s_irq_handle_all_reset:00000000 hal_i2s_irq_handle_all_reset
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2195   .text.hal_i2s_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2202   .text.hal_i2s_start:00000000 hal_i2s_start
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2242   .text.hal_i2s_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2249   .text.hal_i2s_stop:00000000 hal_i2s_stop
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2289   .text.hal_i2s_dma_pause:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2296   .text.hal_i2s_dma_pause:00000000 hal_i2s_dma_pause
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2364   .text.hal_i2s_dma_resume:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2371   .text.hal_i2s_dma_resume:00000000 hal_i2s_dma_resume
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2459   .text.hal_i2s_dma_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2466   .text.hal_i2s_dma_stop:00000000 hal_i2s_dma_stop
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2552   .text._i2s_deinit:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2591   .text._i2s_transmit_complete_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2681   .text._i2s_transmit_complete_dma:0000006c $d
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2686   .text._i2s_receive_complete_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2776   .text._i2s_receive_complete_dma:0000006c $d
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2781   .text._i2s_dma_error:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2868   .text._i2s_transmit_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:2975   .text._i2s_receive_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:3081   .text._i2s_flag_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:3135   .text._i2s_interrupt_flag_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:3178   .text._i2s_interrupt_flag_get:00000028 $d
C:\Users\peter\AppData\Local\Temp\ccOstTC3.s:3185   .text._i2s_interrupt_flag_get:00000044 $t
                           .group:00000000 wm4.0.b316ac8f61e0e6e0285f1e03e5bd3513
                           .group:00000000 wm4.stdarg.h.31.b55da1089056868966f25de5dbfc7d3c
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.newlib.h.18.ac66930cc5dc086504ebba5cc05ab7f1
                           .group:00000000 wm4.ieeefp.h.77.d5685ba212d3ed6e914898d045f873e3
                           .group:00000000 wm4.features.h.22.fad1cec3bc7ff06488171438dbdcfd02
                           .group:00000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.181.c3f52a3b0f4c288bddb5dda1562858e2
                           .group:00000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:00000000 wm4.stddef.h.39.b727a6c3269d9d6ef9fc646b721a8287
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:00000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.gd32f3x0_hal.h.52.43337a488df56bad1a66550eb74593ea
                           .group:00000000 wm4.gd32f3x0.h.36.5dfcb46b6e5e152feffb6039fee007e2
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.7d82f39a4c9e2de723b837137e6ae289
                           .group:00000000 wm4.gd32f3x0.h.180.82f67477079136206c5871e7542ee564
                           .group:00000000 wm4.gd32f3x0_libopt.h.36.45b869ab1209cc1a50f3dfc76a311cb9
                           .group:00000000 wm4.gd32f3x0_hal_dma.h.41.ca879783be1737b965b3ae4e7f93f872
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.gd32f3x0_hal_fmc.h.43.2987de260e370bf3f5b8a24cb7cf3bf8
                           .group:00000000 wm4.gd32f3x0_hal_pmu.h.36.5635520c461bb7aaf91bffd9cbfc72ad
                           .group:00000000 wm4.gd32f3x0_hal_gpio.h.36.a12be1408d39f193128846456cde3d37
                           .group:00000000 wm4.gd32f3x0_hal_rcu.h.38.87d0c22ec8715f857cfeeefdccb19c2d
                           .group:00000000 wm4.gd32f3x0_hal_exti.h.36.1ea5944bb2717abba6eb4f5f2b24bf84
                           .group:00000000 wm4.gd32f3x0_hal_sys.h.35.2ceb07a2f85f308445b52768bbccb36f
                           .group:00000000 wm4.gd32f3x0_hal_syscfg.h.36.72a727ef72a22345530b3ff53cbe3ce3
                           .group:00000000 wm4.gd32f3x0_hal_nvic.h.36.4aa8cd20672a0a2c198d8567b1de409e
                           .group:00000000 wm4.gd32f3x0_hal_cmp.h.36.f85d9d5e9ce0d5ec5a6c328e83b87368
                           .group:00000000 wm4.gd32f3x0_hal_crc.h.36.1900d76e2c07c18b1ef1c9b856f287b8
                           .group:00000000 wm4.gd32f3x0_hal_adc.h.36.8c3322d47f1ee3cab423f686efb96e34
                           .group:00000000 wm4.gd32f3x0_hal_ctc.h.36.847bc0cba62101d5ce7e8bf46a1d8bff
                           .group:00000000 wm4.gd32f3x0_hal_fwdgt.h.37.9a77d48f0ebb1bea9efac8306d3abfa3
                           .group:00000000 wm4.gd32f3x0_hal_wwdgt.h.36.19843a8487f7f073536e58bdf0d3f2d3
                           .group:00000000 wm4.gd32f3x0_hal_spi_com.h.36.6baebef46bf9bda5babad635e2a47342
                           .group:00000000 wm4.gd32f3x0_hal_spi.h.36.c5af6148e40a30fadbbdd1f06ceea13d
                           .group:00000000 wm4.gd32f3x0_hal_i2s.h.36.e903082eeeee8f5fb4aff85df922f163
                           .group:00000000 wm4.gd32f3x0_hal_usart_com.h.36.69752e97184d87492213ad2f277017fc
                           .group:00000000 wm4.gd32f3x0_hal_uart.h.36.cbee0c6c192eff6011d6338977fcd04b
                           .group:00000000 wm4.gd32f3x0_hal_usrt.h.36.ffd63cfab4e0501d677bc717158e43a6
                           .group:00000000 wm4.gd32f3x0_hal_irda.h.36.3910de0ccf8d5623643304fed3f81eb2
                           .group:00000000 wm4.gd32f3x0_hal_smartcard.h.36.ab9bc113f17ef2e0fb1ebed69f0678d8
                           .group:00000000 wm4.gd32f3x0_hal_rtc.h.36.5e01e9f7c643662797b76c8fb127db6a
                           .group:00000000 wm4.gd32f3x0_hal_i2c_com.h.36.93c032b15c0ba33e15ba767e036a725b
                           .group:00000000 wm4.gd32f3x0_hal_i2c.h.36.5070b63e35481aadf06d643445a9b538
                           .group:00000000 wm4.gd32f3x0_hal_smbus.h.36.ff84c1a5256828a88dd698d2f412ded9
                           .group:00000000 wm4.gd32f3x0_hal_timer.h.36.1cc370b1b382cdb697c16ab5f59079f9
                           .group:00000000 wm4.gd32f3x0_hal.h.138.6420920baed40fecd6e3a38f9485824a

UNDEFINED SYMBOLS
hals_rcu_clock_freq_get
hal_sys_basetick_count_get
hal_sys_basetick_timeout_check
hal_dma_struct_init
hal_dma_start_interrupt
hal_dma_stop
hal_rcu_periph_reset_enable
hal_rcu_periph_reset_disable
