// Seed: 4081053270
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_13 = id_13;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    output uwire id_4
    , id_15,
    output tri id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wor id_10,
    input uwire id_11,
    input tri1 id_12,
    output uwire id_13
);
  wire id_16;
  module_0(
      id_16, id_15, id_15, id_16, id_15, id_16, id_15, id_16, id_15, id_16, id_16, id_15, id_16
  );
  assign id_5 = 1 ? 1'd0 : id_6;
endmodule
