// Cache tid to improve register utilization
// Use register variables to minimize memory access within loops
// Leverage constant memory where possible for better memory bandwidth
// Prefer sequential memory access patterns to minimize cache misses
// Ensure aligned memory accesses for higher throughput