Classic Timing Analyzer report for yibu
Mon May 17 11:24:13 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'rdclk'
  7. Clock Setup: 'wrclk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                                     ; To                                                                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.142 ns                                       ; wrreq                                                                                                                                    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]             ; --         ; wrclk    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.389 ns                                       ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; wrfull                                                                                                                              ; wrclk      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.376 ns                                       ; data[13]                                                                                                                                 ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4 ; --         ; wrclk    ; 0            ;
; Clock Setup: 'wrclk'         ; N/A   ; None          ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6 ; wrclk      ; wrclk    ; 0            ;
; Clock Setup: 'rdclk'         ; N/A   ; None          ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5]   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63]                        ; rdclk      ; rdclk    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                          ;                                                                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C5F256C6        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a   ; dcfifo_uij1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a ; dcfifo_uij1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; rdclk           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; wrclk           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'rdclk'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                   ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]  ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rdclk      ; rdclk    ; None                        ; None                      ; 3.653 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                        ;                                                                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'wrclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                     ; To                                                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 3.503 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                          ;                                                                                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                            ;
+-------+--------------+------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                                                   ; To Clock ;
+-------+--------------+------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.142 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]              ; wrclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]                          ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62]                         ; rdclk    ;
; N/A   ; None         ; 6.113 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63]                         ; rdclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk    ;
; N/A   ; None         ; 6.072 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk    ;
; N/A   ; None         ; 6.071 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[6]              ; wrclk    ;
; N/A   ; None         ; 5.996 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7]              ; rdclk    ;
; N/A   ; None         ; 5.925 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[6]              ; rdclk    ;
; N/A   ; None         ; 5.912 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[5]              ; wrclk    ;
; N/A   ; None         ; 5.854 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[5]              ; rdclk    ;
; N/A   ; None         ; 5.841 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[4]              ; wrclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]                          ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]                          ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]                          ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]                          ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]                          ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]                          ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]                          ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]                          ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]                          ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55]                         ; rdclk    ;
; N/A   ; None         ; 5.834 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56]                         ; rdclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk    ;
; N/A   ; None         ; 5.785 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk    ;
; N/A   ; None         ; 5.783 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[4]              ; rdclk    ;
; N/A   ; None         ; 5.770 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[3]              ; wrclk    ;
; N/A   ; None         ; 5.751 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                              ; rdclk    ;
; N/A   ; None         ; 5.751 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                              ; rdclk    ;
; N/A   ; None         ; 5.712 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[3]              ; rdclk    ;
; N/A   ; None         ; 5.699 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[2]              ; wrclk    ;
; N/A   ; None         ; 5.641 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[2]              ; rdclk    ;
; N/A   ; None         ; 5.628 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[1]              ; wrclk    ;
; N/A   ; None         ; 5.570 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[1]              ; rdclk    ;
; N/A   ; None         ; 5.557 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[0]              ; wrclk    ;
; N/A   ; None         ; 5.480 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                              ; rdclk    ;
; N/A   ; None         ; 5.480 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3]                                              ; rdclk    ;
; N/A   ; None         ; 5.480 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[7]                                              ; rdclk    ;
; N/A   ; None         ; 5.480 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                              ; rdclk    ;
; N/A   ; None         ; 5.480 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4]                                              ; rdclk    ;
; N/A   ; None         ; 5.480 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0]                                              ; rdclk    ;
; N/A   ; None         ; 5.411 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[0]              ; rdclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[0]                                              ; wrclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[1]                                              ; wrclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[2]                                              ; wrclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                              ; wrclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                              ; wrclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                              ; wrclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                              ; wrclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                              ; wrclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                              ; wrclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                              ; wrclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cntr_7hd:cntr_b|counter_reg_bit13a[0]                   ; wrclk    ;
; N/A   ; None         ; 5.405 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cntr_7hd:cntr_b|safe_q[1]                               ; wrclk    ;
; N/A   ; None         ; 5.193 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg0 ; rdclk    ;
; N/A   ; None         ; 5.193 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg1 ; rdclk    ;
; N/A   ; None         ; 5.193 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg2 ; rdclk    ;
; N/A   ; None         ; 5.193 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg3 ; rdclk    ;
; N/A   ; None         ; 5.193 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg4 ; rdclk    ;
; N/A   ; None         ; 5.193 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg5 ; rdclk    ;
; N/A   ; None         ; 5.193 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg6 ; rdclk    ;
; N/A   ; None         ; 5.174 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity_ff                   ; wrclk    ;
; N/A   ; None         ; 5.028 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|parity_ff                   ; rdclk    ;
; N/A   ; None         ; 4.892 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg0 ; rdclk    ;
; N/A   ; None         ; 4.892 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg1 ; rdclk    ;
; N/A   ; None         ; 4.892 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg2 ; rdclk    ;
; N/A   ; None         ; 4.892 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg3 ; rdclk    ;
; N/A   ; None         ; 4.892 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg4 ; rdclk    ;
; N/A   ; None         ; 4.892 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg5 ; rdclk    ;
; N/A   ; None         ; 4.892 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg6 ; rdclk    ;
; N/A   ; None         ; 4.224 ns   ; data[8]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk    ;
; N/A   ; None         ; 4.218 ns   ; data[0]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk    ;
; N/A   ; None         ; 4.213 ns   ; data[4]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk    ;
; N/A   ; None         ; 3.973 ns   ; data[3]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk    ;
; N/A   ; None         ; 3.967 ns   ; data[1]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk    ;
; N/A   ; None         ; 3.943 ns   ; data[11] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk    ;
; N/A   ; None         ; 3.931 ns   ; data[10] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk    ;
; N/A   ; None         ; 3.854 ns   ; data[9]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk    ;
; N/A   ; None         ; 3.828 ns   ; data[12] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk    ;
; N/A   ; None         ; 3.802 ns   ; data[5]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk    ;
; N/A   ; None         ; 3.754 ns   ; data[6]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk    ;
; N/A   ; None         ; 3.708 ns   ; data[2]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk    ;
; N/A   ; None         ; 3.696 ns   ; data[7]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk    ;
; N/A   ; None         ; 0.159 ns   ; data[15] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk    ;
; N/A   ; None         ; 0.116 ns   ; data[14] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk    ;
; N/A   ; None         ; -0.107 ns  ; data[13] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk    ;
+-------+--------------+------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                 ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                     ; To      ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 8.389 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 8.388 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 8.388 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 8.307 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 8.286 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 8.197 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 8.174 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 8.174 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 8.146 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 8.080 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 8.052 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 8.050 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[2]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 8.049 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 8.039 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 8.002 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.936 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.897 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.880 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 7.815 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[7]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.757 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 7.723 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[4] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 7.715 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[7]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.711 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.675 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.671 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.550 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[6] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 7.443 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[2] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 7.401 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.351 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.322 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[2]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.294 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62]                             ; q[62]   ; rdclk      ;
; N/A   ; None         ; 7.148 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[1]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.138 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42]                             ; q[42]   ; rdclk      ;
; N/A   ; None         ; 7.137 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25]                             ; q[25]   ; rdclk      ;
; N/A   ; None         ; 7.129 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41]                             ; q[41]   ; rdclk      ;
; N/A   ; None         ; 7.043 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[4]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 7.015 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33]                             ; q[33]   ; rdclk      ;
; N/A   ; None         ; 6.970 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47]                             ; q[47]   ; rdclk      ;
; N/A   ; None         ; 6.961 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]                              ; q[7]    ; rdclk      ;
; N/A   ; None         ; 6.960 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23]                             ; q[23]   ; rdclk      ;
; N/A   ; None         ; 6.955 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22]                             ; q[22]   ; rdclk      ;
; N/A   ; None         ; 6.954 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45]                             ; q[45]   ; rdclk      ;
; N/A   ; None         ; 6.919 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14]                             ; q[14]   ; rdclk      ;
; N/A   ; None         ; 6.916 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17]                             ; q[17]   ; rdclk      ;
; N/A   ; None         ; 6.912 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44]                             ; q[44]   ; rdclk      ;
; N/A   ; None         ; 6.893 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]                              ; q[2]    ; rdclk      ;
; N/A   ; None         ; 6.890 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12]                             ; q[12]   ; rdclk      ;
; N/A   ; None         ; 6.888 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55]                             ; q[55]   ; rdclk      ;
; N/A   ; None         ; 6.880 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28]                             ; q[28]   ; rdclk      ;
; N/A   ; None         ; 6.870 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58]                             ; q[58]   ; rdclk      ;
; N/A   ; None         ; 6.867 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32]                             ; q[32]   ; rdclk      ;
; N/A   ; None         ; 6.861 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]                              ; q[9]    ; rdclk      ;
; N/A   ; None         ; 6.832 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63]                             ; q[63]   ; rdclk      ;
; N/A   ; None         ; 6.810 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]                              ; q[1]    ; rdclk      ;
; N/A   ; None         ; 6.806 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19]                             ; q[19]   ; rdclk      ;
; N/A   ; None         ; 6.787 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18]                             ; q[18]   ; rdclk      ;
; N/A   ; None         ; 6.782 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53]                             ; q[53]   ; rdclk      ;
; N/A   ; None         ; 6.765 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20]                             ; q[20]   ; rdclk      ;
; N/A   ; None         ; 6.760 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21]                             ; q[21]   ; rdclk      ;
; N/A   ; None         ; 6.704 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37]                             ; q[37]   ; rdclk      ;
; N/A   ; None         ; 6.692 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]                              ; q[0]    ; rdclk      ;
; N/A   ; None         ; 6.684 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51]                             ; q[51]   ; rdclk      ;
; N/A   ; None         ; 6.684 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29]                             ; q[29]   ; rdclk      ;
; N/A   ; None         ; 6.665 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57]                             ; q[57]   ; rdclk      ;
; N/A   ; None         ; 6.660 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39]                             ; q[39]   ; rdclk      ;
; N/A   ; None         ; 6.659 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15]                             ; q[15]   ; rdclk      ;
; N/A   ; None         ; 6.652 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40]                             ; q[40]   ; rdclk      ;
; N/A   ; None         ; 6.651 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46]                             ; q[46]   ; rdclk      ;
; N/A   ; None         ; 6.623 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11]                             ; q[11]   ; rdclk      ;
; N/A   ; None         ; 6.615 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60]                             ; q[60]   ; rdclk      ;
; N/A   ; None         ; 6.610 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54]                             ; q[54]   ; rdclk      ;
; N/A   ; None         ; 6.596 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48]                             ; q[48]   ; rdclk      ;
; N/A   ; None         ; 6.556 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10]                             ; q[10]   ; rdclk      ;
; N/A   ; None         ; 6.551 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34]                             ; q[34]   ; rdclk      ;
; N/A   ; None         ; 6.532 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52]                             ; q[52]   ; rdclk      ;
; N/A   ; None         ; 6.523 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38]                             ; q[38]   ; rdclk      ;
; N/A   ; None         ; 6.512 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49]                             ; q[49]   ; rdclk      ;
; N/A   ; None         ; 6.509 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56]                             ; q[56]   ; rdclk      ;
; N/A   ; None         ; 6.503 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]                              ; q[4]    ; rdclk      ;
; N/A   ; None         ; 6.477 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50]                             ; q[50]   ; rdclk      ;
; N/A   ; None         ; 6.439 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43]                             ; q[43]   ; rdclk      ;
; N/A   ; None         ; 6.438 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24]                             ; q[24]   ; rdclk      ;
; N/A   ; None         ; 6.433 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26]                             ; q[26]   ; rdclk      ;
; N/A   ; None         ; 6.429 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30]                             ; q[30]   ; rdclk      ;
; N/A   ; None         ; 6.416 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31]                             ; q[31]   ; rdclk      ;
; N/A   ; None         ; 6.410 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]                              ; q[8]    ; rdclk      ;
; N/A   ; None         ; 6.392 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13]                             ; q[13]   ; rdclk      ;
; N/A   ; None         ; 6.384 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36]                             ; q[36]   ; rdclk      ;
; N/A   ; None         ; 6.375 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]                              ; q[6]    ; rdclk      ;
; N/A   ; None         ; 6.344 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27]                             ; q[27]   ; rdclk      ;
; N/A   ; None         ; 6.332 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61]                             ; q[61]   ; rdclk      ;
; N/A   ; None         ; 6.329 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35]                             ; q[35]   ; rdclk      ;
; N/A   ; None         ; 6.328 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16]                             ; q[16]   ; rdclk      ;
; N/A   ; None         ; 6.318 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59]                             ; q[59]   ; rdclk      ;
; N/A   ; None         ; 6.289 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]                              ; q[5]    ; rdclk      ;
; N/A   ; None         ; 6.276 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]                              ; q[3]    ; rdclk      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                   ;
+---------------+-------------+-----------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                                                   ; To Clock ;
+---------------+-------------+-----------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.376 ns  ; data[13] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk    ;
; N/A           ; None        ; 0.153 ns  ; data[14] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk    ;
; N/A           ; None        ; 0.110 ns  ; data[15] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk    ;
; N/A           ; None        ; -3.427 ns ; data[7]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk    ;
; N/A           ; None        ; -3.439 ns ; data[2]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk    ;
; N/A           ; None        ; -3.485 ns ; data[6]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk    ;
; N/A           ; None        ; -3.533 ns ; data[5]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk    ;
; N/A           ; None        ; -3.559 ns ; data[12] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk    ;
; N/A           ; None        ; -3.585 ns ; data[9]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk    ;
; N/A           ; None        ; -3.662 ns ; data[10] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk    ;
; N/A           ; None        ; -3.674 ns ; data[11] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk    ;
; N/A           ; None        ; -3.698 ns ; data[1]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk    ;
; N/A           ; None        ; -3.704 ns ; data[3]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk    ;
; N/A           ; None        ; -3.944 ns ; data[4]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk    ;
; N/A           ; None        ; -3.949 ns ; data[0]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk    ;
; N/A           ; None        ; -3.955 ns ; data[8]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk    ;
; N/A           ; None        ; -4.623 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg0 ; rdclk    ;
; N/A           ; None        ; -4.623 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg1 ; rdclk    ;
; N/A           ; None        ; -4.623 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg2 ; rdclk    ;
; N/A           ; None        ; -4.623 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg3 ; rdclk    ;
; N/A           ; None        ; -4.623 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg4 ; rdclk    ;
; N/A           ; None        ; -4.623 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg5 ; rdclk    ;
; N/A           ; None        ; -4.623 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg6 ; rdclk    ;
; N/A           ; None        ; -4.798 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[0]              ; rdclk    ;
; N/A           ; None        ; -4.798 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|parity_ff                   ; rdclk    ;
; N/A           ; None        ; -4.924 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg0 ; rdclk    ;
; N/A           ; None        ; -4.924 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg1 ; rdclk    ;
; N/A           ; None        ; -4.924 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg2 ; rdclk    ;
; N/A           ; None        ; -4.924 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg3 ; rdclk    ;
; N/A           ; None        ; -4.924 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg4 ; rdclk    ;
; N/A           ; None        ; -4.924 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg5 ; rdclk    ;
; N/A           ; None        ; -4.924 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg6 ; rdclk    ;
; N/A           ; None        ; -4.944 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[0]              ; wrclk    ;
; N/A           ; None        ; -4.944 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity_ff                   ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[0]                                              ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[1]                                              ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[2]                                              ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                              ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                              ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                              ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                              ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                              ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                              ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                              ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cntr_7hd:cntr_b|counter_reg_bit13a[0]                   ; wrclk    ;
; N/A           ; None        ; -5.175 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cntr_7hd:cntr_b|safe_q[1]                               ; wrclk    ;
; N/A           ; None        ; -5.193 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk    ;
; N/A           ; None        ; -5.250 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                              ; rdclk    ;
; N/A           ; None        ; -5.250 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3]                                              ; rdclk    ;
; N/A           ; None        ; -5.250 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[7]                                              ; rdclk    ;
; N/A           ; None        ; -5.250 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                              ; rdclk    ;
; N/A           ; None        ; -5.250 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4]                                              ; rdclk    ;
; N/A           ; None        ; -5.250 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0]                                              ; rdclk    ;
; N/A           ; None        ; -5.273 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[1]              ; rdclk    ;
; N/A           ; None        ; -5.327 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[1]              ; wrclk    ;
; N/A           ; None        ; -5.344 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[2]              ; rdclk    ;
; N/A           ; None        ; -5.398 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[2]              ; wrclk    ;
; N/A           ; None        ; -5.415 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[3]              ; rdclk    ;
; N/A           ; None        ; -5.469 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[3]              ; wrclk    ;
; N/A           ; None        ; -5.480 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk    ;
; N/A           ; None        ; -5.486 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[4]              ; rdclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk    ;
; N/A           ; None        ; -5.516 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk    ;
; N/A           ; None        ; -5.521 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                              ; rdclk    ;
; N/A           ; None        ; -5.521 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                              ; rdclk    ;
; N/A           ; None        ; -5.540 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[4]              ; wrclk    ;
; N/A           ; None        ; -5.557 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[5]              ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]                          ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]                          ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]                          ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]                          ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]                          ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]                          ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]                          ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]                          ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]                          ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55]                         ; rdclk    ;
; N/A           ; None        ; -5.565 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56]                         ; rdclk    ;
; N/A           ; None        ; -5.611 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[5]              ; wrclk    ;
; N/A           ; None        ; -5.628 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[6]              ; rdclk    ;
; N/A           ; None        ; -5.699 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7]              ; rdclk    ;
; N/A           ; None        ; -5.770 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[6]              ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk    ;
; N/A           ; None        ; -5.803 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk    ;
; N/A           ; None        ; -5.841 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]              ; wrclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]                          ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62]                         ; rdclk    ;
; N/A           ; None        ; -5.844 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63]                         ; rdclk    ;
+---------------+-------------+-----------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 17 11:24:13 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yibu -c yibu --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "rdclk" is an undefined clock
    Info: Assuming node "wrclk" is an undefined clock
Info: Clock "rdclk" Internal fmax is restricted to 210.08 MHz between source register "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5]" and destination memory "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]"
    Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 3.954 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y3_N25; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5]'
            Info: 2: + IC(0.765 ns) + CELL(0.438 ns) = 1.203 ns; Loc. = LCCOMB_X12_Y3_N4; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3'
            Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 1.875 ns; Loc. = LCCOMB_X12_Y3_N0; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5'
            Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 2.282 ns; Loc. = LCCOMB_X12_Y3_N6; Fanout = 72; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq'
            Info: 5: + IC(1.065 ns) + CELL(0.607 ns) = 3.954 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]'
            Info: Total cell delay = 1.615 ns ( 40.84 % )
            Info: Total interconnect delay = 2.339 ns ( 59.16 % )
        Info: - Smallest clock skew is 0.036 ns
            Info: + Shortest clock path from clock "rdclk" to destination memory is 2.385 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H1; Fanout = 1; CLK Node = 'rdclk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G1; Fanout = 113; COMB Node = 'rdclk~clkctrl'
                Info: 3: + IC(0.648 ns) + CELL(0.636 ns) = 2.385 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]'
                Info: Total cell delay = 1.615 ns ( 67.71 % )
                Info: Total interconnect delay = 0.770 ns ( 32.29 % )
            Info: - Longest clock path from clock "rdclk" to source register is 2.349 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H1; Fanout = 1; CLK Node = 'rdclk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G1; Fanout = 113; COMB Node = 'rdclk~clkctrl'
                Info: 3: + IC(0.711 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X9_Y3_N25; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5]'
                Info: Total cell delay = 1.516 ns ( 64.54 % )
                Info: Total interconnect delay = 0.833 ns ( 35.46 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: Clock "wrclk" Internal fmax is restricted to 210.08 MHz between source register "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1]" and destination memory "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg"
    Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 3.837 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y3_N29; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1]'
            Info: 2: + IC(0.520 ns) + CELL(0.420 ns) = 0.940 ns; Loc. = LCCOMB_X14_Y3_N24; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1'
            Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 1.645 ns; Loc. = LCCOMB_X14_Y3_N26; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5'
            Info: 4: + IC(0.260 ns) + CELL(0.150 ns) = 2.055 ns; Loc. = LCCOMB_X14_Y3_N28; Fanout = 50; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq'
            Info: 5: + IC(1.150 ns) + CELL(0.632 ns) = 3.837 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg'
            Info: Total cell delay = 1.640 ns ( 42.74 % )
            Info: Total interconnect delay = 2.197 ns ( 57.26 % )
        Info: - Smallest clock skew is 0.056 ns
            Info: + Shortest clock path from clock "wrclk" to destination memory is 2.410 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'wrclk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'
                Info: 3: + IC(0.648 ns) + CELL(0.661 ns) = 2.410 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg'
                Info: Total cell delay = 1.640 ns ( 68.05 % )
                Info: Total interconnect delay = 0.770 ns ( 31.95 % )
            Info: - Longest clock path from clock "wrclk" to source register is 2.354 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'wrclk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'
                Info: 3: + IC(0.716 ns) + CELL(0.537 ns) = 2.354 ns; Loc. = LCFF_X13_Y3_N29; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1]'
                Info: Total cell delay = 1.516 ns ( 64.40 % )
                Info: Total interconnect delay = 0.838 ns ( 35.60 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for register "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]" (data pin = "wrreq", clock pin = "wrclk") is 6.142 ns
    Info: + Longest pin to register delay is 8.517 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T13; Fanout = 2; PIN Node = 'wrreq'
        Info: 2: + IC(5.561 ns) + CELL(0.393 ns) = 6.784 ns; Loc. = LCCOMB_X14_Y3_N30; Fanout = 4; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1'
        Info: 3: + IC(0.261 ns) + CELL(0.393 ns) = 7.438 ns; Loc. = LCCOMB_X14_Y3_N2; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.509 ns; Loc. = LCCOMB_X14_Y3_N4; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.580 ns; Loc. = LCCOMB_X14_Y3_N6; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.651 ns; Loc. = LCCOMB_X14_Y3_N8; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.722 ns; Loc. = LCCOMB_X14_Y3_N10; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.793 ns; Loc. = LCCOMB_X14_Y3_N12; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 7.952 ns; Loc. = LCCOMB_X14_Y3_N14; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.023 ns; Loc. = LCCOMB_X14_Y3_N16; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 8.433 ns; Loc. = LCCOMB_X14_Y3_N18; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7'
        Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 8.517 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]'
        Info: Total cell delay = 2.695 ns ( 31.64 % )
        Info: Total interconnect delay = 5.822 ns ( 68.36 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "wrclk" to destination register is 2.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'wrclk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'
        Info: 3: + IC(0.701 ns) + CELL(0.537 ns) = 2.339 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]'
        Info: Total cell delay = 1.516 ns ( 64.81 % )
        Info: Total interconnect delay = 0.823 ns ( 35.19 % )
Info: tco from clock "wrclk" to destination pin "wrfull" through register "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1]" is 8.389 ns
    Info: + Longest clock path from clock "wrclk" to source register is 2.354 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'wrclk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'
        Info: 3: + IC(0.716 ns) + CELL(0.537 ns) = 2.354 ns; Loc. = LCFF_X13_Y3_N29; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1]'
        Info: Total cell delay = 1.516 ns ( 64.40 % )
        Info: Total interconnect delay = 0.838 ns ( 35.60 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y3_N29; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1]'
        Info: 2: + IC(0.520 ns) + CELL(0.420 ns) = 0.940 ns; Loc. = LCCOMB_X14_Y3_N24; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1'
        Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 1.645 ns; Loc. = LCCOMB_X14_Y3_N26; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5'
        Info: 4: + IC(1.362 ns) + CELL(2.778 ns) = 5.785 ns; Loc. = PIN_R13; Fanout = 0; PIN Node = 'wrfull'
        Info: Total cell delay = 3.636 ns ( 62.85 % )
        Info: Total interconnect delay = 2.149 ns ( 37.15 % )
Info: th for memory "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4" (data pin = "data[13]", clock pin = "wrclk") is 0.376 ns
    Info: + Longest clock path from clock "wrclk" to destination memory is 2.409 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'wrclk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'
        Info: 3: + IC(0.648 ns) + CELL(0.660 ns) = 2.409 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4'
        Info: Total cell delay = 1.639 ns ( 68.04 % )
        Info: Total interconnect delay = 0.770 ns ( 31.96 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 2.267 ns
        Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_J16; Fanout = 1; PIN Node = 'data[13]'
        Info: 2: + IC(1.192 ns) + CELL(0.106 ns) = 2.267 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4'
        Info: Total cell delay = 1.075 ns ( 47.42 % )
        Info: Total interconnect delay = 1.192 ns ( 52.58 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Mon May 17 11:24:13 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


