

================================================================
== Vivado HLS Report for 'scalef'
================================================================
* Date:           Sat May 15 13:54:35 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       scalefactorlatency
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.701|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  160201|  160201|  160201|  160201|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- row     |  160200|  160200|      1602|          -|          -|   100|    no    |
        | + col    |    1600|    1600|        16|          -|          -|   100|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    866|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      9|     753|   1298|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    120|    -|
|Register         |        -|      -|     281|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    1034|   2284|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |scalef_dmul_64ns_bkb_U1  |scalef_dmul_64ns_bkb  |        0|      9|  341|  653|    0|
    |scalef_sitodp_32ncud_U2  |scalef_sitodp_32ncud  |        0|      0|  412|  645|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      9|  753| 1298|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |add_ln20_fu_146_p2    |     +    |      0|  0|   19|          14|           7|
    |add_ln24_fu_180_p2    |     +    |      0|  0|   19|          14|          14|
    |add_ln502_fu_234_p2   |     +    |      0|  0|   12|          11|          12|
    |i_fu_158_p2           |     +    |      0|  0|   15|           7|           1|
    |j_fu_170_p2           |     +    |      0|  0|   15|           7|           1|
    |result_V_1_fu_320_p2  |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_248_p2  |     -    |      0|  0|   13|          10|          11|
    |icmp_ln20_fu_152_p2   |   icmp   |      0|  0|   11|           7|           6|
    |icmp_ln22_fu_164_p2   |   icmp   |      0|  0|   11|           7|           6|
    |r_V_fu_278_p2         |   lshr   |      0|  0|  162|          54|          54|
    |bs_d0                 |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_312_p3    |  select  |      0|  0|   32|           1|          32|
    |ush_fu_258_p3         |  select  |      0|  0|   12|           1|          12|
    |r_V_1_fu_284_p2       |    shl   |      0|  0|  474|         137|         137|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  866|         272|         357|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  93|         19|    1|         19|
    |i_0_reg_104      |   9|          2|    7|         14|
    |j_0_reg_127      |   9|          2|    7|         14|
    |phi_mul_reg_115  |   9|          2|   14|         28|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 120|         25|   29|         75|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln20_reg_332     |  14|   0|   14|          0|
    |ap_CS_fsm            |  18|   0|   18|          0|
    |as_load_reg_363      |  32|   0|   32|          0|
    |i_0_reg_104          |   7|   0|    7|          0|
    |i_reg_340            |   7|   0|    7|          0|
    |j_0_reg_127          |   7|   0|    7|          0|
    |j_reg_348            |   7|   0|    7|          0|
    |p_Result_s_reg_378   |   1|   0|    1|          0|
    |p_Val2_5_reg_383     |  32|   0|   32|          0|
    |phi_mul_reg_115      |  14|   0|   14|          0|
    |tmp_reg_368          |  64|   0|   64|          0|
    |x_assign_reg_373     |  64|   0|   64|          0|
    |zext_ln24_1_reg_353  |  14|   0|   64|         50|
    +---------------------+----+----+-----+-----------+
    |Total                | 281|   0|  331|         50|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    scalef    | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    scalef    | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    scalef    | return value |
|ap_done      | out |    1| ap_ctrl_hs |    scalef    | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    scalef    | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    scalef    | return value |
|as_address0  | out |   14|  ap_memory |      as      |     array    |
|as_ce0       | out |    1|  ap_memory |      as      |     array    |
|as_q0        |  in |   32|  ap_memory |      as      |     array    |
|bs_address0  | out |   14|  ap_memory |      bs      |     array    |
|bs_ce0       | out |    1|  ap_memory |      bs      |     array    |
|bs_we0       | out |    1|  ap_memory |      bs      |     array    |
|bs_d0        | out |   32|  ap_memory |      bs      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %as) nounwind, !map !64"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %bs) nounwind, !map !68"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @scalef_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [imageprosseing/imgpro.c:20]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %row_end ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln20, %row_end ]" [imageprosseing/imgpro.c:20]   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.81ns)   --->   "%add_ln20 = add i14 %phi_mul, 100" [imageprosseing/imgpro.c:20]   --->   Operation 25 'add' 'add_ln20' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.48ns)   --->   "%icmp_ln20 = icmp eq i7 %i_0, -28" [imageprosseing/imgpro.c:20]   --->   Operation 26 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [imageprosseing/imgpro.c:20]   --->   Operation 28 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %3, label %row_begin" [imageprosseing/imgpro.c:20]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [imageprosseing/imgpro.c:21]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [imageprosseing/imgpro.c:21]   --->   Operation 31 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %2" [imageprosseing/imgpro.c:22]   --->   Operation 32 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [imageprosseing/imgpro.c:38]   --->   Operation 33 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %row_begin ], [ %j, %col ]"   --->   Operation 34 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.48ns)   --->   "%icmp_ln22 = icmp eq i7 %j_0, -28" [imageprosseing/imgpro.c:22]   --->   Operation 35 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 36 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [imageprosseing/imgpro.c:22]   --->   Operation 37 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %row_end, label %col" [imageprosseing/imgpro.c:22]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [imageprosseing/imgpro.c:23]   --->   Operation 39 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %j_0 to i14" [imageprosseing/imgpro.c:24]   --->   Operation 40 'zext' 'zext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.81ns)   --->   "%add_ln24 = add i14 %phi_mul, %zext_ln24" [imageprosseing/imgpro.c:24]   --->   Operation 41 'add' 'add_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i14 %add_ln24 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 42 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%as_addr = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_1" [imageprosseing/imgpro.c:24]   --->   Operation 43 'getelementptr' 'as_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%as_load = load i32* %as_addr, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 44 'load' 'as_load' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_3) nounwind" [imageprosseing/imgpro.c:27]   --->   Operation 45 'specregionend' 'empty_8' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [imageprosseing/imgpro.c:20]   --->   Operation 46 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 47 [1/2] (3.25ns)   --->   "%as_load = load i32* %as_addr, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 47 'load' 'as_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 48 [6/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 48 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 49 [5/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 49 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 50 [4/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 50 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 51 [3/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 51 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 52 [2/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 52 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 53 [1/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 53 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.70>
ST_11 : Operation 54 [6/6] (7.70ns)   --->   "%x_assign = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 54 'dmul' 'x_assign' <Predicate = true> <Delay = 7.70> <Core = "DMul_meddsp">   --->   Core 148 'DMul_meddsp' <Latency = 5> <II = 1> <Delay = 7.70> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.70>
ST_12 : Operation 55 [5/6] (7.70ns)   --->   "%x_assign = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 55 'dmul' 'x_assign' <Predicate = true> <Delay = 7.70> <Core = "DMul_meddsp">   --->   Core 148 'DMul_meddsp' <Latency = 5> <II = 1> <Delay = 7.70> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.70>
ST_13 : Operation 56 [4/6] (7.70ns)   --->   "%x_assign = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 56 'dmul' 'x_assign' <Predicate = true> <Delay = 7.70> <Core = "DMul_meddsp">   --->   Core 148 'DMul_meddsp' <Latency = 5> <II = 1> <Delay = 7.70> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.70>
ST_14 : Operation 57 [3/6] (7.70ns)   --->   "%x_assign = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 57 'dmul' 'x_assign' <Predicate = true> <Delay = 7.70> <Core = "DMul_meddsp">   --->   Core 148 'DMul_meddsp' <Latency = 5> <II = 1> <Delay = 7.70> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.70>
ST_15 : Operation 58 [2/6] (7.70ns)   --->   "%x_assign = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 58 'dmul' 'x_assign' <Predicate = true> <Delay = 7.70> <Core = "DMul_meddsp">   --->   Core 148 'DMul_meddsp' <Latency = 5> <II = 1> <Delay = 7.70> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.70>
ST_16 : Operation 59 [1/6] (7.70ns)   --->   "%x_assign = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 59 'dmul' 'x_assign' <Predicate = true> <Delay = 7.70> <Core = "DMul_meddsp">   --->   Core 148 'DMul_meddsp' <Latency = 5> <II = 1> <Delay = 7.70> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.94>
ST_17 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 60 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:476->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 61 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 62 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 63 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 64 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 64 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 65 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 66 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 67 [1/1] (1.63ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 67 'add' 'add_ln502' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 68 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 69 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 69 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 70 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 71 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 71 'select' 'ush' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 72 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i137" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 73 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i54" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 74 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 75 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i137 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 76 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 77 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp_6 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 78 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 79 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 80 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 80 'select' 'p_Val2_5' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.50>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [imageprosseing/imgpro.c:23]   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str2) nounwind" [imageprosseing/imgpro.c:24]   --->   Operation 82 'speclatency' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%bs_addr = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_1" [imageprosseing/imgpro.c:24]   --->   Operation 83 'getelementptr' 'bs_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 84 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 85 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->imageprosseing/imgpro.c:24]   --->   Operation 85 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 86 [1/1] (3.25ns)   --->   "store i32 %p_Val2_6, i32* %bs_addr, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 86 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_4) nounwind" [imageprosseing/imgpro.c:26]   --->   Operation 87 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "br label %2" [imageprosseing/imgpro.c:22]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ as]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000]
br_ln20           (br               ) [ 0111111111111111111]
i_0               (phi              ) [ 0010000000000000000]
phi_mul           (phi              ) [ 0011111111111111111]
add_ln20          (add              ) [ 0111111111111111111]
icmp_ln20         (icmp             ) [ 0011111111111111111]
empty             (speclooptripcount) [ 0000000000000000000]
i                 (add              ) [ 0111111111111111111]
br_ln20           (br               ) [ 0000000000000000000]
specloopname_ln21 (specloopname     ) [ 0000000000000000000]
tmp_3             (specregionbegin  ) [ 0001111111111111111]
br_ln22           (br               ) [ 0011111111111111111]
ret_ln38          (ret              ) [ 0000000000000000000]
j_0               (phi              ) [ 0001000000000000000]
icmp_ln22         (icmp             ) [ 0011111111111111111]
empty_6           (speclooptripcount) [ 0000000000000000000]
j                 (add              ) [ 0011111111111111111]
br_ln22           (br               ) [ 0000000000000000000]
tmp_4             (specregionbegin  ) [ 0000111111111111111]
zext_ln24         (zext             ) [ 0000000000000000000]
add_ln24          (add              ) [ 0000000000000000000]
zext_ln24_1       (zext             ) [ 0000111111111111111]
as_addr           (getelementptr    ) [ 0000100000000000000]
empty_8           (specregionend    ) [ 0000000000000000000]
br_ln20           (br               ) [ 0111111111111111111]
as_load           (load             ) [ 0000011111100000000]
tmp               (sitodp           ) [ 0000000000011111100]
x_assign          (dmul             ) [ 0000000000000000010]
p_Val2_s          (bitcast          ) [ 0000000000000000000]
p_Result_s        (bitselect        ) [ 0000000000000000001]
tmp_V             (partselect       ) [ 0000000000000000000]
tmp_V_1           (trunc            ) [ 0000000000000000000]
mantissa_V        (bitconcatenate   ) [ 0000000000000000000]
zext_ln682        (zext             ) [ 0000000000000000000]
zext_ln502        (zext             ) [ 0000000000000000000]
add_ln502         (add              ) [ 0000000000000000000]
isNeg             (bitselect        ) [ 0000000000000000000]
sub_ln1311        (sub              ) [ 0000000000000000000]
sext_ln1311       (sext             ) [ 0000000000000000000]
ush               (select           ) [ 0000000000000000000]
sext_ln1311_1     (sext             ) [ 0000000000000000000]
zext_ln1287       (zext             ) [ 0000000000000000000]
zext_ln1285       (zext             ) [ 0000000000000000000]
r_V               (lshr             ) [ 0000000000000000000]
r_V_1             (shl              ) [ 0000000000000000000]
tmp_6             (bitselect        ) [ 0000000000000000000]
zext_ln662        (zext             ) [ 0000000000000000000]
tmp_2             (partselect       ) [ 0000000000000000000]
p_Val2_5          (select           ) [ 0000000000000000001]
specloopname_ln23 (specloopname     ) [ 0000000000000000000]
speclatency_ln24  (speclatency      ) [ 0000000000000000000]
bs_addr           (getelementptr    ) [ 0000000000000000000]
result_V_1        (sub              ) [ 0000000000000000000]
p_Val2_6          (select           ) [ 0000000000000000000]
store_ln24        (store            ) [ 0000000000000000000]
empty_7           (specregionend    ) [ 0000000000000000000]
br_ln22           (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="as">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="as"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalef_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="as_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="14" slack="0"/>
<pin id="82" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="as_load/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="bs_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="14" slack="15"/>
<pin id="95" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr/18 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln24_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/18 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="1"/>
<pin id="106" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="phi_mul_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="1"/>
<pin id="117" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="phi_mul_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="14" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="j_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="1"/>
<pin id="129" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="j_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="7" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln20_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln20_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln22_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln24_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln24_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="1"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln24_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="14" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_Val2_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/17 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Result_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/17 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="0" index="3" bw="7" slack="0"/>
<pin id="207" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/17 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_V_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/17 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mantissa_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="54" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="52" slack="0"/>
<pin id="220" dir="0" index="3" bw="1" slack="0"/>
<pin id="221" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/17 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln682_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="54" slack="0"/>
<pin id="228" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/17 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln502_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/17 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln502_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="11" slack="0"/>
<pin id="237" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502/17 "/>
</bind>
</comp>

<comp id="240" class="1004" name="isNeg_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/17 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sub_ln1311_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/17 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln1311_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/17 "/>
</bind>
</comp>

<comp id="258" class="1004" name="ush_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="0"/>
<pin id="261" dir="0" index="2" bw="12" slack="0"/>
<pin id="262" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/17 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln1311_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/17 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln1287_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/17 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln1285_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="0"/>
<pin id="276" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285/17 "/>
</bind>
</comp>

<comp id="278" class="1004" name="r_V_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="54" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/17 "/>
</bind>
</comp>

<comp id="284" class="1004" name="r_V_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="54" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/17 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="54" slack="0"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/17 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln662_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/17 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="137" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="0" index="3" bw="8" slack="0"/>
<pin id="307" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/17 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Val2_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/17 "/>
</bind>
</comp>

<comp id="320" class="1004" name="result_V_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/18 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_Val2_6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="32" slack="1"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/18 "/>
</bind>
</comp>

<comp id="332" class="1005" name="add_ln20_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="14" slack="0"/>
<pin id="334" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="340" class="1005" name="i_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="348" class="1005" name="j_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="353" class="1005" name="zext_ln24_1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="15"/>
<pin id="355" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_1 "/>
</bind>
</comp>

<comp id="358" class="1005" name="as_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="14" slack="1"/>
<pin id="360" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="as_load_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="373" class="1005" name="x_assign_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="378" class="1005" name="p_Result_s_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="383" class="1005" name="p_Val2_5_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="119" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="108" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="108" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="131" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="131" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="131" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="115" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="191" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="191" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="216" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="202" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="202" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="240" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="234" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="266" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="216" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="226" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="270" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="62" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="278" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="66" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="284" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="317"><net_src comp="240" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="298" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="302" pin="4"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="325" pin="3"/><net_sink comp="98" pin=1"/></net>

<net id="335"><net_src comp="146" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="343"><net_src comp="158" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="351"><net_src comp="170" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="356"><net_src comp="186" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="361"><net_src comp="78" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="366"><net_src comp="85" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="371"><net_src comp="143" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="376"><net_src comp="138" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="381"><net_src comp="194" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="386"><net_src comp="312" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="325" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bs | {18 }
 - Input state : 
	Port: scalef : as | {3 4 }
  - Chain level:
	State 1
	State 2
		add_ln20 : 1
		icmp_ln20 : 1
		i : 1
		br_ln20 : 2
	State 3
		icmp_ln22 : 1
		j : 1
		br_ln22 : 2
		zext_ln24 : 1
		add_ln24 : 2
		zext_ln24_1 : 3
		as_addr : 4
		as_load : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		p_Result_s : 1
		tmp_V : 1
		tmp_V_1 : 1
		mantissa_V : 2
		zext_ln682 : 3
		zext_ln502 : 2
		add_ln502 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sext_ln1311_1 : 6
		zext_ln1287 : 7
		zext_ln1285 : 7
		r_V : 8
		r_V_1 : 8
		tmp_6 : 9
		zext_ln662 : 10
		tmp_2 : 9
		p_Val2_5 : 11
	State 18
		p_Val2_6 : 1
		store_ln24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|  sitodp  |      grp_fu_143      |    0    |   412   |   645   |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_138      |    9    |   341   |   653   |
|----------|----------------------|---------|---------|---------|
|   lshr   |      r_V_fu_278      |    0    |    0    |   162   |
|----------|----------------------|---------|---------|---------|
|    shl   |     r_V_1_fu_284     |    0    |    0    |   162   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln20_fu_146   |    0    |    0    |    19   |
|          |       i_fu_158       |    0    |    0    |    15   |
|    add   |       j_fu_170       |    0    |    0    |    15   |
|          |    add_ln24_fu_180   |    0    |    0    |    19   |
|          |   add_ln502_fu_234   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |      ush_fu_258      |    0    |    0    |    12   |
|  select  |    p_Val2_5_fu_312   |    0    |    0    |    32   |
|          |    p_Val2_6_fu_325   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln1311_fu_248  |    0    |    0    |    13   |
|          |   result_V_1_fu_320  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln20_fu_152   |    0    |    0    |    11   |
|          |   icmp_ln22_fu_164   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln24_fu_176   |    0    |    0    |    0    |
|          |  zext_ln24_1_fu_186  |    0    |    0    |    0    |
|          |   zext_ln682_fu_226  |    0    |    0    |    0    |
|   zext   |   zext_ln502_fu_230  |    0    |    0    |    0    |
|          |  zext_ln1287_fu_270  |    0    |    0    |    0    |
|          |  zext_ln1285_fu_274  |    0    |    0    |    0    |
|          |   zext_ln662_fu_298  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_Result_s_fu_194  |    0    |    0    |    0    |
| bitselect|     isNeg_fu_240     |    0    |    0    |    0    |
|          |     tmp_6_fu_290     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_V_fu_202     |    0    |    0    |    0    |
|          |     tmp_2_fu_302     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |    tmp_V_1_fu_212    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|   mantissa_V_fu_216  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |  sext_ln1311_fu_254  |    0    |    0    |    0    |
|          | sext_ln1311_1_fu_266 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    9    |   753   |   1853  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln20_reg_332 |   14   |
|  as_addr_reg_358  |   14   |
|  as_load_reg_363  |   32   |
|    i_0_reg_104    |    7   |
|     i_reg_340     |    7   |
|    j_0_reg_127    |    7   |
|     j_reg_348     |    7   |
| p_Result_s_reg_378|    1   |
|  p_Val2_5_reg_383 |   32   |
|  phi_mul_reg_115  |   14   |
|    tmp_reg_368    |   64   |
|  x_assign_reg_373 |   64   |
|zext_ln24_1_reg_353|   64   |
+-------------------+--------+
|       Total       |   327  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_115 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   753  |  1853  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   327  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    3   |  1080  |  1871  |
+-----------+--------+--------+--------+--------+
