Analysis & Elaboration report for top_processor
Tue Jun 04 02:29:12 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for C_ram:cram1|altsyncram:altsyncram_component|altsyncram_fok1:auto_generated|altsyncram_r7b2:altsyncram1
  6. Source assignments for dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1
  7. Parameter Settings for User Entity Instance: C_ram:cram1|altsyncram:altsyncram_component
  8. Parameter Settings for User Entity Instance: Processor:cpu|alu:alu1
  9. Parameter Settings for User Entity Instance: Processor:cpu|decoder:dcd
 10. Parameter Settings for User Entity Instance: Processor:cpu|controller:ctrl
 11. Parameter Settings for User Entity Instance: dram:d_ram|altsyncram:altsyncram_component
 12. Parameter Settings for User Entity Instance: main_control:mc1
 13. Parameter Settings for User Entity Instance: slowclock:clk1
 14. altsyncram Parameter Settings by Entity Instance
 15. Analysis & Elaboration Settings
 16. Port Connectivity Checks: "main_control:mc1"
 17. Port Connectivity Checks: "dram:d_ram"
 18. Port Connectivity Checks: "Processor:cpu"
 19. Port Connectivity Checks: "C_ram:cram1"
 20. In-System Memory Content Editor Settings
 21. Analysis & Elaboration Messages
 22. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Jun 04 02:29:12 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; top_processor                               ;
; Top-level Entity Name              ; top_processor                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top_processor|C_ram:cram1                                                                                                                                                                                                                                                         ; C_ram.v         ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top_processor|dram:d_ram                                                                                                                                                                                                                                                          ; dram.v          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for C_ram:cram1|altsyncram:altsyncram_component|altsyncram_fok1:auto_generated|altsyncram_r7b2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: C_ram:cram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 20                   ; Signed Integer               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; Const_Mem.mif        ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_fok1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:cpu|alu:alu1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MOVA           ; 000   ; Unsigned Binary                            ;
; MOVB           ; 001   ; Unsigned Binary                            ;
; ADD            ; 010   ; Unsigned Binary                            ;
; SUB            ; 011   ; Unsigned Binary                            ;
; MUL            ; 100   ; Unsigned Binary                            ;
; DIV            ; 101   ; Unsigned Binary                            ;
; SHIFTR         ; 110   ; Unsigned Binary                            ;
; SHIFTL         ; 111   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:cpu|decoder:dcd ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                               ;
; NOP            ; 0001  ; Unsigned Binary                               ;
; RSET           ; 0010  ; Unsigned Binary                               ;
; LOAD           ; 0011  ; Unsigned Binary                               ;
; STOR           ; 0100  ; Unsigned Binary                               ;
; MVAR           ; 0101  ; Unsigned Binary                               ;
; MVAO           ; 0110  ; Unsigned Binary                               ;
; MVAI           ; 0111  ; Unsigned Binary                               ;
; INC            ; 1000  ; Unsigned Binary                               ;
; ADD            ; 1001  ; Unsigned Binary                               ;
; SFTR           ; 1010  ; Unsigned Binary                               ;
; SFTL           ; 1011  ; Unsigned Binary                               ;
; JUMP           ; 1100  ; Unsigned Binary                               ;
; MUL            ; 1101  ; Unsigned Binary                               ;
; DIV            ; 1110  ; Unsigned Binary                               ;
; SUB            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:cpu|controller:ctrl ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; FETCH1         ; 000000 ; Unsigned Binary                                  ;
; FETCHX         ; 000001 ; Unsigned Binary                                  ;
; FETCH2         ; 000010 ; Unsigned Binary                                  ;
; NOP            ; 000011 ; Unsigned Binary                                  ;
; RSET           ; 000100 ; Unsigned Binary                                  ;
; LOADR1         ; 000101 ; Unsigned Binary                                  ;
; LOADR2         ; 000110 ; Unsigned Binary                                  ;
; LOADK1         ; 000111 ; Unsigned Binary                                  ;
; LOADK2         ; 001000 ; Unsigned Binary                                  ;
; LOADK3         ; 001001 ; Unsigned Binary                                  ;
; STORR1         ; 001010 ; Unsigned Binary                                  ;
; STORR2         ; 001011 ; Unsigned Binary                                  ;
; STORK1         ; 001100 ; Unsigned Binary                                  ;
; STORK2         ; 001101 ; Unsigned Binary                                  ;
; STORK3         ; 001110 ; Unsigned Binary                                  ;
; MVARS          ; 001111 ; Unsigned Binary                                  ;
; MVARD          ; 010000 ; Unsigned Binary                                  ;
; JUMP           ; 010001 ; Unsigned Binary                                  ;
; JMPX           ; 010010 ; Unsigned Binary                                  ;
; MVACO          ; 010011 ; Unsigned Binary                                  ;
; MVACA          ; 010100 ; Unsigned Binary                                  ;
; MVACB          ; 010101 ; Unsigned Binary                                  ;
; INC            ; 010110 ; Unsigned Binary                                  ;
; ADDK           ; 010111 ; Unsigned Binary                                  ;
; ADDR           ; 011000 ; Unsigned Binary                                  ;
; SUBK           ; 011001 ; Unsigned Binary                                  ;
; SUBR           ; 011010 ; Unsigned Binary                                  ;
; MULK           ; 011011 ; Unsigned Binary                                  ;
; MULR           ; 011100 ; Unsigned Binary                                  ;
; DIVK           ; 011101 ; Unsigned Binary                                  ;
; DIVR           ; 011110 ; Unsigned Binary                                  ;
; SHFR           ; 011111 ; Unsigned Binary                                  ;
; SFTL           ; 100000 ; Unsigned Binary                                  ;
; END            ; 100001 ; Unsigned Binary                                  ;
; IDLE           ; 100010 ; Unsigned Binary                                  ;
; JMPXX          ; 100011 ; Unsigned Binary                                  ;
; BEGIN          ; 100100 ; Unsigned Binary                                  ;
; LOADR3         ; 100101 ; Unsigned Binary                                  ;
; LOADK4         ; 100110 ; Unsigned Binary                                  ;
; STORR3         ; 100111 ; Unsigned Binary                                  ;
; STORK4         ; 101000 ; Unsigned Binary                                  ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram:d_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 19                   ; Signed Integer              ;
; NUMWORDS_A                         ; 270000               ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; Data_Mem.mif         ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_vrk1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_control:mc1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; receive        ; 00    ; Unsigned Binary                      ;
; process        ; 01    ; Unsigned Binary                      ;
; transmit       ; 10    ; Unsigned Binary                      ;
; finish         ; 11    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slowclock:clk1  ;
+----------------+---------------------------+-----------------+
; Parameter Name ; Value                     ; Type            ;
+----------------+---------------------------+-----------------+
; max            ; 0000000000000000111110100 ; Unsigned Binary ;
+----------------+---------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; C_ram:cram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 20                                          ;
;     -- NUMWORDS_A                         ; 8                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; dram:d_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 270000                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_processor      ; top_processor      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_control:mc1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; g1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dram:d_ram"                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:cpu"                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mar_dm[19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "C_ram:cram1"                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                ;
+----------------+-------------+-------+--------+------------+----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth  ; Mode       ; Hierarchy Location                                                         ;
+----------------+-------------+-------+--------+------------+----------------------------------------------------------------------------+
; 0              ; 2           ; 20    ; 8      ; Read/Write ; C_ram:cram1|altsyncram:altsyncram_component|altsyncram_fok1:auto_generated ;
; 1              ; 1           ; 8     ; 270000 ; Read/Write ; dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated  ;
+----------------+-------------+-------+--------+------------+----------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun 04 02:28:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_processor -c top_processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dram.v
    Info (12023): Found entity 1: dram File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file top_processor.v
    Info (12023): Found entity 1: top_processor File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sor.v
    Info (12023): Found entity 1: sor File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/sor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg3.v
    Info (12023): Found entity 1: reg3 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/reg3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg2.v
    Info (12023): Found entity 1: reg2 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/reg2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg1.v
    Info (12023): Found entity 1: reg1 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/reg1.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file readbus.v
    Info (12023): Found entity 1: BusA File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ReadBus.v Line: 3
    Info (12023): Found entity 2: BusB File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ReadBus.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: Processor File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mar.v
    Info (12023): Found entity 1: mar File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/mar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_controller.v
    Info (12023): Found entity 1: main_control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/main_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file iram.v
    Info (12023): Found entity 1: iram File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/iram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: ir File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ir.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dstr.v
    Info (12023): Found entity 1: dstr File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dstr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cram.v
    Info (12023): Found entity 1: cram File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/cram.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file coun.v
    Info (12023): Found entity 1: coun File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/coun.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ac.v
    Info (12023): Found entity 1: ac File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ac.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: tb File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slowclock.v
    Info (12023): Found entity 1: slowclock File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/slowclock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file c_ram.v
    Info (12023): Found entity 1: C_ram File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/C_ram.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(41): created implicit net for "endProcess" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(48): created implicit net for "endImagereceived" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(169): created implicit net for "g1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 169
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(169): created implicit net for "g2" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 169
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(169): created implicit net for "g3" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 169
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(170): created implicit net for "s00" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 170
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(170): created implicit net for "s01" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 170
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(170): created implicit net for "s02" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 170
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(170): created implicit net for "s03" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 170
Warning (10236): Verilog HDL Implicit Net warning at tb.v(8): created implicit net for "s00" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at tb.v(8): created implicit net for "s01" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at tb.v(8): created implicit net for "s02" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at tb.v(8): created implicit net for "s03" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at tb.v(8): created implicit net for "clk" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 8
Info (12127): Elaborating entity "top_processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_processor.v(41): object "endProcess" assigned a value but never read File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at top_processor.v(48): object "endImagereceived" assigned a value but never read File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 48
Warning (10230): Verilog HDL assignment warning at top_processor.v(39): truncated value with size 10 to match size of target (8) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 39
Info (12128): Elaborating entity "C_ram" for hierarchy "C_ram:cram1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 132
Info (12128): Elaborating entity "altsyncram" for hierarchy "C_ram:cram1|altsyncram:altsyncram_component" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/C_ram.v Line: 88
Info (12130): Elaborated megafunction instantiation "C_ram:cram1|altsyncram:altsyncram_component" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/C_ram.v Line: 88
Info (12133): Instantiated megafunction "C_ram:cram1|altsyncram:altsyncram_component" with the following parameter: File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/C_ram.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Const_Mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=2"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fok1.tdf
    Info (12023): Found entity 1: altsyncram_fok1 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_fok1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fok1" for hierarchy "C_ram:cram1|altsyncram:altsyncram_component|altsyncram_fok1:auto_generated" File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r7b2.tdf
    Info (12023): Found entity 1: altsyncram_r7b2 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_r7b2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r7b2" for hierarchy "C_ram:cram1|altsyncram:altsyncram_component|altsyncram_fok1:auto_generated|altsyncram_r7b2:altsyncram1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_fok1.tdf Line: 37
Warning (113031): 4 out of 8 addresses are reinitialized. The latest initialized data will replace the existing data. There are 4 warnings found, and 4 warnings are reported. File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Const_Mem.mif Line: 1
    Warning (113030): Memory Initialization File address 3 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 7
    Warning (113030): Memory Initialization File address 4 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 8
    Warning (113030): Memory Initialization File address 5 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 9
    Warning (113030): Memory Initialization File address 6 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 10
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "C_ram:cram1|altsyncram:altsyncram_component|altsyncram_fok1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_fok1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "C_ram:cram1|altsyncram:altsyncram_component|altsyncram_fok1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_fok1.tdf Line: 38
Info (12133): Instantiated megafunction "C_ram:cram1|altsyncram:altsyncram_component|altsyncram_fok1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_fok1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "838860800"
    Info (12134): Parameter "NUMWORDS" = "8"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "20"
    Info (12134): Parameter "WIDTHAD" = "3"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "C_ram:cram1|altsyncram:altsyncram_component|altsyncram_fok1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "C_ram:cram1|altsyncram:altsyncram_component|altsyncram_fok1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "C_ram:cram1|altsyncram:altsyncram_component|altsyncram_fok1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "iram" for hierarchy "iram:iram1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 136
Warning (10850): Verilog HDL warning at iram.v(9): number of words (87) in memory file does not match the number of elements in the address range [0:128] File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/iram.v Line: 9
Warning (10030): Net "memory.data_a" at iram.v(5) has no driver or initial value, using a default initial value '0' File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/iram.v Line: 5
Warning (10030): Net "memory.waddr_a" at iram.v(5) has no driver or initial value, using a default initial value '0' File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/iram.v Line: 5
Warning (10030): Net "memory.we_a" at iram.v(5) has no driver or initial value, using a default initial value '0' File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/iram.v Line: 5
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:cpu" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 152
Warning (10235): Verilog HDL Always Construct warning at Processor.v(172): variable "status" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 172
Warning (10240): Verilog HDL Always Construct warning at Processor.v(170): inferring latch(es) for variable "dm_wr", which holds its previous value in one or more paths through the always construct File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Warning (10240): Verilog HDL Always Construct warning at Processor.v(170): inferring latch(es) for variable "dm_r", which holds its previous value in one or more paths through the always construct File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Warning (10240): Verilog HDL Always Construct warning at Processor.v(170): inferring latch(es) for variable "cm_r", which holds its previous value in one or more paths through the always construct File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Warning (10240): Verilog HDL Always Construct warning at Processor.v(170): inferring latch(es) for variable "im_r", which holds its previous value in one or more paths through the always construct File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Info (10041): Inferred latch for "im_r" at Processor.v(170) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Info (10041): Inferred latch for "cm_r" at Processor.v(170) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Info (10041): Inferred latch for "dm_r" at Processor.v(170) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Info (10041): Inferred latch for "dm_wr" at Processor.v(170) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Info (12128): Elaborating entity "reg1" for hierarchy "Processor:cpu|reg1:reg_1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 46
Info (12128): Elaborating entity "reg2" for hierarchy "Processor:cpu|reg2:reg_2" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 52
Info (12128): Elaborating entity "reg3" for hierarchy "Processor:cpu|reg3:reg_3" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 58
Info (12128): Elaborating entity "dstr" for hierarchy "Processor:cpu|dstr:dst_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 66
Info (12128): Elaborating entity "sor" for hierarchy "Processor:cpu|sor:so_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 74
Info (12128): Elaborating entity "coun" for hierarchy "Processor:cpu|coun:coun_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 80
Info (12128): Elaborating entity "pc" for hierarchy "Processor:cpu|pc:pc_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 89
Warning (10230): Verilog HDL assignment warning at pc.v(23): truncated value with size 32 to match size of target (10) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/pc.v Line: 23
Info (12128): Elaborating entity "ac" for hierarchy "Processor:cpu|ac:ac_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 103
Info (12128): Elaborating entity "ir" for hierarchy "Processor:cpu|ir:ir_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 111
Info (12128): Elaborating entity "mar" for hierarchy "Processor:cpu|mar:ma_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 125
Info (12128): Elaborating entity "BusA" for hierarchy "Processor:cpu|BusA:bus_a" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 135
Info (12128): Elaborating entity "BusB" for hierarchy "Processor:cpu|BusB:bus_b" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 143
Info (12128): Elaborating entity "alu" for hierarchy "Processor:cpu|alu:alu1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 151
Info (12128): Elaborating entity "decoder" for hierarchy "Processor:cpu|decoder:dcd" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at decoder.v(39): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at decoder.v(42): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at decoder.v(51): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at decoder.v(58): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 58
Warning (10235): Verilog HDL Always Construct warning at decoder.v(65): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at decoder.v(74): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 74
Warning (10235): Verilog HDL Always Construct warning at decoder.v(83): variable "n_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at decoder.v(83): variable "z_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at decoder.v(90): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at decoder.v(97): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at decoder.v(104): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 104
Warning (10235): Verilog HDL Always Construct warning at decoder.v(111): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 111
Info (12128): Elaborating entity "controller" for hierarchy "Processor:cpu|controller:ctrl" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 168
Info (12128): Elaborating entity "dram" for hierarchy "dram:d_ram" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 159
Info (12128): Elaborating entity "altsyncram" for hierarchy "dram:d_ram|altsyncram:altsyncram_component" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dram.v Line: 88
Info (12130): Elaborated megafunction instantiation "dram:d_ram|altsyncram:altsyncram_component" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dram.v Line: 88
Info (12133): Instantiated megafunction "dram:d_ram|altsyncram:altsyncram_component" with the following parameter: File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dram.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Data_Mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "270000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vrk1.tdf
    Info (12023): Found entity 1: altsyncram_vrk1 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_vrk1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vrk1" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated" File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ajb2.tdf
    Info (12023): Found entity 1: altsyncram_ajb2 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_ajb2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ajb2" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_vrk1.tdf Line: 37
Warning (113031): 8260 out of 270000 addresses are reinitialized. The latest initialized data will replace the existing data. There are 8260 warnings found, and 10 warnings are reported. File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Data_Mem.mif Line: 1
    Warning (113030): Memory Initialization File address 0 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 7
    Warning (113030): Memory Initialization File address 1 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 8
    Warning (113030): Memory Initialization File address 2 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 9
    Warning (113030): Memory Initialization File address 3 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 10
    Warning (113030): Memory Initialization File address 4 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 11
    Warning (113030): Memory Initialization File address 5 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 12
    Warning (113030): Memory Initialization File address 6 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 13
    Warning (113030): Memory Initialization File address 7 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 14
    Warning (113030): Memory Initialization File address 8 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 15
    Warning (113030): Memory Initialization File address 9 is reinitialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_cua.tdf
    Info (12023): Found entity 1: decode_cua File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/decode_cua.tdf Line: 22
Info (12128): Elaborating entity "decode_cua" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|decode_cua:decode4" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_ajb2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5aa.tdf
    Info (12023): Found entity 1: decode_5aa File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/decode_5aa.tdf Line: 22
Info (12128): Elaborating entity "decode_5aa" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|decode_5aa:rden_decode_b" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_ajb2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_sob.tdf
    Info (12023): Found entity 1: mux_sob File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/mux_sob.tdf Line: 22
Info (12128): Elaborating entity "mux_sob" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|mux_sob:mux6" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_ajb2.tdf Line: 56
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_vrk1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_vrk1.tdf Line: 38
Info (12133): Instantiated megafunction "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_vrk1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "822083584"
    Info (12134): Parameter "NUMWORDS" = "270000"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "19"
Info (12128): Elaborating entity "main_control" for hierarchy "main_control:mc1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 170
Info (12128): Elaborating entity "slowclock" for hierarchy "slowclock:clk1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 174
Warning (10230): Verilog HDL assignment warning at slowclock.v(20): truncated value with size 32 to match size of target (25) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/slowclock.v Line: 20
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.06.04.02:28:56 Progress: Loading sldf82d2dc8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf82d2dc8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Tue Jun 04 02:29:12 2019
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:02:02


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.map.smsg.


