Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  5 05:14:05 2022
| Host         : DESKTOP-07VUEC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_teclado_timing_summary_routed.rpt -pb top_module_teclado_timing_summary_routed.pb -rpx top_module_teclado_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_teclado
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 32 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.619        0.000                      0                   32        0.051        0.000                      0                   32        2.633        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         95.619        0.000                      0                   32        0.277        0.000                      0                   32       49.500        0.000                       0                    34  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       95.634        0.000                      0                   32        0.277        0.000                      0                   32       49.500        0.000                       0                    34  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         95.619        0.000                      0                   32        0.051        0.000                      0                   32  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       95.619        0.000                      0                   32        0.051        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.619ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 2.024ns (48.794%)  route 2.124ns (51.206%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.537 r  en10kHz/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.864     1.401    en10kHz/data0[20]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.307     1.708 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.708    en10kHz/counter_0[20]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.032    97.327    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         97.327    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 95.619    

Slack (MET) :             95.690ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.907ns (46.797%)  route 2.168ns (53.203%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 97.948 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.420 r  en10kHz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.908     1.328    en10kHz/data0[16]
    SLICE_X31Y125        LUT6 (Prop_lut6_I5_O)        0.307     1.635 r  en10kHz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.635    en10kHz/counter_0[16]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    97.948    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/C
                         clock pessimism             -0.429    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X31Y125        FDRE (Setup_fdre_C_D)        0.032    97.325    en10kHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                 95.690    

Slack (MET) :             95.698ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.790ns (44.031%)  route 2.275ns (55.969%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.294 r  en10kHz/counter0_carry__1/O[3]
                         net (fo=1, routed)           1.024     1.318    en10kHz/data0[12]
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.307     1.625 r  en10kHz/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.625    en10kHz/counter_0[12]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.488    97.949    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[12]/C
                         clock pessimism             -0.429    97.520    
                         clock uncertainty           -0.226    97.294    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)        0.029    97.323    en10kHz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         97.323    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.698    

Slack (MET) :             95.770ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.631%)  route 3.185ns (79.369%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  en10kHz/counter_reg[19]/Q
                         net (fo=2, routed)           1.114    -0.870    en10kHz/counter[19]
    SLICE_X31Y127        LUT4 (Prop_lut4_I2_O)        0.124    -0.746 r  en10kHz/counter[24]_i_6/O
                         net (fo=1, routed)           0.810     0.064    en10kHz/counter[24]_i_6_n_0
    SLICE_X31Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.188 r  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.262     1.449    en10kHz/counter[24]_i_2_n_0
    SLICE_X31Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.573 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.573    en10kHz/counter_0[22]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.490    97.951    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.412    97.539    
                         clock uncertainty           -0.226    97.313    
    SLICE_X31Y127        FDRE (Setup_fdre_C_D)        0.031    97.344    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.344    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                 95.770    

Slack (MET) :             95.779ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 2.141ns (53.703%)  route 1.846ns (46.297%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 97.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.339 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.339    en10kHz/counter0_carry__3_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.654 r  en10kHz/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.585     1.240    en10kHz/data0[24]
    SLICE_X29Y127        LUT6 (Prop_lut6_I5_O)        0.307     1.547 r  en10kHz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.547    en10kHz/counter_0[24]
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.491    97.952    en10kHz/CLK_10MHZ
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/C
                         clock pessimism             -0.429    97.523    
                         clock uncertainty           -0.226    97.297    
    SLICE_X29Y127        FDRE (Setup_fdre_C_D)        0.029    97.326    en10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                 95.779    

Slack (MET) :             95.825ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 2.033ns (51.599%)  route 1.907ns (48.401%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.339 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.339    en10kHz/counter0_carry__3_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.558 r  en10kHz/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.647     1.205    en10kHz/data0[21]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.295     1.500 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.500    en10kHz/counter_0[21]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.490    97.951    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.429    97.522    
                         clock uncertainty           -0.226    97.296    
    SLICE_X31Y127        FDRE (Setup_fdre_C_D)        0.029    97.325    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                 95.825    

Slack (MET) :             95.897ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.031ns (52.500%)  route 1.838ns (47.500%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.545 r  en10kHz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.577     1.122    en10kHz/data0[18]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.306     1.428 r  en10kHz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.428    en10kHz/counter_0[18]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[18]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.031    97.326    en10kHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                 95.897    

Slack (MET) :             95.902ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.916ns (49.613%)  route 1.946ns (50.387%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.441 r  en10kHz/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.685     1.127    en10kHz/data0[17]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.295     1.422 r  en10kHz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.422    en10kHz/counter_0[17]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[17]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.029    97.324    en10kHz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         97.324    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                 95.902    

Slack (MET) :             95.989ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.942ns (51.416%)  route 1.835ns (48.584%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.461 r  en10kHz/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.575     1.036    en10kHz/data0[19]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.301     1.337 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.337    en10kHz/counter_0[19]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.031    97.326    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 95.989    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.682ns (44.824%)  route 2.070ns (55.176%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.198 r  en10kHz/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.819     1.017    en10kHz/data0[9]
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.295     1.312 r  en10kHz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.312    en10kHz/counter_0[9]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.488    97.949    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[9]/C
                         clock pessimism             -0.429    97.520    
                         clock uncertainty           -0.226    97.294    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)        0.031    97.325    en10kHz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                 96.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.615%)  route 0.201ns (52.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.201    -0.214    u1/counter_o_OBUF[0]
    SLICE_X28Y121        LUT5 (Prop_lut5_I2_O)        0.042    -0.172 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    u1/conta_o[1]_i_1_n_0
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.328    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.228    -0.556    
    SLICE_X28Y121        FDRE (Hold_fdre_C_D)         0.107    -0.449    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ffc1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.230ns (58.496%)  route 0.163ns (41.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.547    ffc1/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.419 r  ffc1/Q_reg/Q
                         net (fo=6, routed)           0.163    -0.256    u1/leds_OBUF[1]
    SLICE_X29Y108        LUT3 (Prop_lut3_I2_O)        0.102    -0.154 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    ffc1/Q_reg_1
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.317    ffc1/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.107    -0.440    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.021%)  route 0.201ns (51.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.201    -0.214    u1/counter_o_OBUF[0]
    SLICE_X28Y121        LUT5 (Prop_lut5_I2_O)        0.045    -0.169 r  u1/conta_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    u1/conta_o[0]_i_1_n_0
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.328    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
                         clock pessimism             -0.228    -0.556    
    SLICE_X28Y121        FDRE (Hold_fdre_C_D)         0.091    -0.465    u1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.190%)  route 0.226ns (54.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.226    -0.191    en10kHz/counter[23]
    SLICE_X31Y125        LUT6 (Prop_lut6_I3_O)        0.045    -0.146 r  en10kHz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    en10kHz/counter_0[15]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[15]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.092    -0.455    en10kHz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.080%)  route 0.227ns (54.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.227    -0.190    en10kHz/counter[23]
    SLICE_X31Y125        LUT6 (Prop_lut6_I3_O)        0.045    -0.145 r  en10kHz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    en10kHz/counter_0[16]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.092    -0.455    en10kHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.474%)  route 0.242ns (56.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.242    -0.174    en10kHz/counter[23]
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.129 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    en10kHz/counter_0[22]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.822    -0.329    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.228    -0.557    
    SLICE_X31Y127        FDRE (Hold_fdre_C_D)         0.092    -0.465    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.216%)  route 0.301ns (61.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    en10kHz/CLK_10MHZ
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  en10kHz/counter_reg[24]/Q
                         net (fo=26, routed)          0.301    -0.114    en10kHz/counter[24]
    SLICE_X31Y127        LUT6 (Prop_lut6_I4_O)        0.045    -0.069 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    en10kHz/counter_0[21]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.822    -0.329    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.194    -0.523    
    SLICE_X31Y127        FDRE (Hold_fdre_C_D)         0.091    -0.432    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.864%)  route 0.293ns (61.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.293    -0.124    en10kHz/counter[23]
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.045    -0.079 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    en10kHz/counter_0[20]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.821    -0.331    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.215    -0.546    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.092    -0.454    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.438%)  route 0.298ns (61.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.554    -0.558    en10kHz/CLK_10MHZ
    SLICE_X29Y123        FDRE                                         r  en10kHz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.417 f  en10kHz/counter_reg[5]/Q
                         net (fo=26, routed)          0.298    -0.119    en10kHz/counter[5]
    SLICE_X29Y124        LUT6 (Prop_lut6_I2_O)        0.045    -0.074 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    en10kHz/counter_0[10]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.214    -0.546    
    SLICE_X29Y124        FDRE (Hold_fdre_C_D)         0.092    -0.454    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.114%)  route 0.290ns (60.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.547    ffc0/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  ffc0/Q_reg/Q
                         net (fo=6, routed)           0.290    -0.117    u1/leds_OBUF[0]
    SLICE_X29Y108        LUT3 (Prop_lut3_I2_O)        0.045    -0.072 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.072    ffc0/Q_reg_0
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.317    ffc0/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.091    -0.456    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.385    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y122   en10kHz/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X31Y123   en10kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y124   en10kHz/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X31Y124   en10kHz/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y124   en10kHz/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X31Y125   en10kHz/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X31Y125   en10kHz/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X31Y125   en10kHz/counter_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y123   en10kHz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y124   en10kHz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y124   en10kHz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y126   en10kHz/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y126   en10kHz/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y126   en10kHz/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y122   en10kHz/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y126   en10kHz/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y127   en10kHz/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y127   en10kHz/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y122   en10kHz/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y122   en10kHz/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y123   en10kHz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y123   en10kHz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y124   en10kHz/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y124   en10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y124   en10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y124   en10kHz/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y125   en10kHz/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y125   en10kHz/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.634ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 2.024ns (48.794%)  route 2.124ns (51.206%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.537 r  en10kHz/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.864     1.401    en10kHz/data0[20]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.307     1.708 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.708    en10kHz/counter_0[20]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.211    97.310    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.032    97.342    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         97.342    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 95.634    

Slack (MET) :             95.705ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.907ns (46.797%)  route 2.168ns (53.203%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 97.948 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.420 r  en10kHz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.908     1.328    en10kHz/data0[16]
    SLICE_X31Y125        LUT6 (Prop_lut6_I5_O)        0.307     1.635 r  en10kHz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.635    en10kHz/counter_0[16]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    97.948    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/C
                         clock pessimism             -0.429    97.519    
                         clock uncertainty           -0.211    97.308    
    SLICE_X31Y125        FDRE (Setup_fdre_C_D)        0.032    97.340    en10kHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         97.340    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                 95.705    

Slack (MET) :             95.713ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.790ns (44.031%)  route 2.275ns (55.969%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.294 r  en10kHz/counter0_carry__1/O[3]
                         net (fo=1, routed)           1.024     1.318    en10kHz/data0[12]
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.307     1.625 r  en10kHz/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.625    en10kHz/counter_0[12]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.488    97.949    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[12]/C
                         clock pessimism             -0.429    97.520    
                         clock uncertainty           -0.211    97.309    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)        0.029    97.338    en10kHz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         97.338    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.713    

Slack (MET) :             95.786ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.631%)  route 3.185ns (79.369%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  en10kHz/counter_reg[19]/Q
                         net (fo=2, routed)           1.114    -0.870    en10kHz/counter[19]
    SLICE_X31Y127        LUT4 (Prop_lut4_I2_O)        0.124    -0.746 r  en10kHz/counter[24]_i_6/O
                         net (fo=1, routed)           0.810     0.064    en10kHz/counter[24]_i_6_n_0
    SLICE_X31Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.188 r  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.262     1.449    en10kHz/counter[24]_i_2_n_0
    SLICE_X31Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.573 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.573    en10kHz/counter_0[22]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.490    97.951    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.412    97.539    
                         clock uncertainty           -0.211    97.328    
    SLICE_X31Y127        FDRE (Setup_fdre_C_D)        0.031    97.359    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.359    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                 95.786    

Slack (MET) :             95.795ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 2.141ns (53.703%)  route 1.846ns (46.297%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 97.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.339 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.339    en10kHz/counter0_carry__3_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.654 r  en10kHz/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.585     1.240    en10kHz/data0[24]
    SLICE_X29Y127        LUT6 (Prop_lut6_I5_O)        0.307     1.547 r  en10kHz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.547    en10kHz/counter_0[24]
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.491    97.952    en10kHz/CLK_10MHZ
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/C
                         clock pessimism             -0.429    97.523    
                         clock uncertainty           -0.211    97.312    
    SLICE_X29Y127        FDRE (Setup_fdre_C_D)        0.029    97.341    en10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.341    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                 95.795    

Slack (MET) :             95.840ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 2.033ns (51.599%)  route 1.907ns (48.401%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.339 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.339    en10kHz/counter0_carry__3_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.558 r  en10kHz/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.647     1.205    en10kHz/data0[21]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.295     1.500 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.500    en10kHz/counter_0[21]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.490    97.951    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.429    97.522    
                         clock uncertainty           -0.211    97.311    
    SLICE_X31Y127        FDRE (Setup_fdre_C_D)        0.029    97.340    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.340    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                 95.840    

Slack (MET) :             95.913ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.031ns (52.500%)  route 1.838ns (47.500%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.545 r  en10kHz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.577     1.122    en10kHz/data0[18]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.306     1.428 r  en10kHz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.428    en10kHz/counter_0[18]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[18]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.211    97.310    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.031    97.341    en10kHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         97.341    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                 95.913    

Slack (MET) :             95.918ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.916ns (49.613%)  route 1.946ns (50.387%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.441 r  en10kHz/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.685     1.127    en10kHz/data0[17]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.295     1.422 r  en10kHz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.422    en10kHz/counter_0[17]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[17]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.211    97.310    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.029    97.339    en10kHz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         97.339    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                 95.918    

Slack (MET) :             96.004ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.942ns (51.416%)  route 1.835ns (48.584%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.461 r  en10kHz/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.575     1.036    en10kHz/data0[19]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.301     1.337 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.337    en10kHz/counter_0[19]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.211    97.310    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.031    97.341    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         97.341    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 96.004    

Slack (MET) :             96.028ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.682ns (44.824%)  route 2.070ns (55.176%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.198 r  en10kHz/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.819     1.017    en10kHz/data0[9]
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.295     1.312 r  en10kHz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.312    en10kHz/counter_0[9]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.488    97.949    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[9]/C
                         clock pessimism             -0.429    97.520    
                         clock uncertainty           -0.211    97.309    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)        0.031    97.340    en10kHz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         97.340    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                 96.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.615%)  route 0.201ns (52.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.201    -0.214    u1/counter_o_OBUF[0]
    SLICE_X28Y121        LUT5 (Prop_lut5_I2_O)        0.042    -0.172 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    u1/conta_o[1]_i_1_n_0
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.328    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.228    -0.556    
    SLICE_X28Y121        FDRE (Hold_fdre_C_D)         0.107    -0.449    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ffc1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.230ns (58.496%)  route 0.163ns (41.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.547    ffc1/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.419 r  ffc1/Q_reg/Q
                         net (fo=6, routed)           0.163    -0.256    u1/leds_OBUF[1]
    SLICE_X29Y108        LUT3 (Prop_lut3_I2_O)        0.102    -0.154 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    ffc1/Q_reg_1
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.317    ffc1/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.107    -0.440    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.021%)  route 0.201ns (51.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.201    -0.214    u1/counter_o_OBUF[0]
    SLICE_X28Y121        LUT5 (Prop_lut5_I2_O)        0.045    -0.169 r  u1/conta_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    u1/conta_o[0]_i_1_n_0
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.328    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
                         clock pessimism             -0.228    -0.556    
    SLICE_X28Y121        FDRE (Hold_fdre_C_D)         0.091    -0.465    u1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.190%)  route 0.226ns (54.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.226    -0.191    en10kHz/counter[23]
    SLICE_X31Y125        LUT6 (Prop_lut6_I3_O)        0.045    -0.146 r  en10kHz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    en10kHz/counter_0[15]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[15]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.092    -0.455    en10kHz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.080%)  route 0.227ns (54.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.227    -0.190    en10kHz/counter[23]
    SLICE_X31Y125        LUT6 (Prop_lut6_I3_O)        0.045    -0.145 r  en10kHz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    en10kHz/counter_0[16]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.092    -0.455    en10kHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.474%)  route 0.242ns (56.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.242    -0.174    en10kHz/counter[23]
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.129 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    en10kHz/counter_0[22]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.822    -0.329    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.228    -0.557    
    SLICE_X31Y127        FDRE (Hold_fdre_C_D)         0.092    -0.465    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.216%)  route 0.301ns (61.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    en10kHz/CLK_10MHZ
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  en10kHz/counter_reg[24]/Q
                         net (fo=26, routed)          0.301    -0.114    en10kHz/counter[24]
    SLICE_X31Y127        LUT6 (Prop_lut6_I4_O)        0.045    -0.069 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    en10kHz/counter_0[21]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.822    -0.329    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.194    -0.523    
    SLICE_X31Y127        FDRE (Hold_fdre_C_D)         0.091    -0.432    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.864%)  route 0.293ns (61.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.293    -0.124    en10kHz/counter[23]
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.045    -0.079 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    en10kHz/counter_0[20]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.821    -0.331    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.215    -0.546    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.092    -0.454    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.438%)  route 0.298ns (61.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.554    -0.558    en10kHz/CLK_10MHZ
    SLICE_X29Y123        FDRE                                         r  en10kHz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.417 f  en10kHz/counter_reg[5]/Q
                         net (fo=26, routed)          0.298    -0.119    en10kHz/counter[5]
    SLICE_X29Y124        LUT6 (Prop_lut6_I2_O)        0.045    -0.074 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    en10kHz/counter_0[10]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.214    -0.546    
    SLICE_X29Y124        FDRE (Hold_fdre_C_D)         0.092    -0.454    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.114%)  route 0.290ns (60.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.547    ffc0/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  ffc0/Q_reg/Q
                         net (fo=6, routed)           0.290    -0.117    u1/leds_OBUF[0]
    SLICE_X29Y108        LUT3 (Prop_lut3_I2_O)        0.045    -0.072 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.072    ffc0/Q_reg_0
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.317    ffc0/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.091    -0.456    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.385    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y122   en10kHz/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X31Y123   en10kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y124   en10kHz/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X31Y124   en10kHz/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y124   en10kHz/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X31Y125   en10kHz/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X31Y125   en10kHz/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X31Y125   en10kHz/counter_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y123   en10kHz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y124   en10kHz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y124   en10kHz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y126   en10kHz/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y126   en10kHz/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y126   en10kHz/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y122   en10kHz/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y126   en10kHz/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y127   en10kHz/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y127   en10kHz/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y122   en10kHz/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y122   en10kHz/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y123   en10kHz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y123   en10kHz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y124   en10kHz/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y124   en10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y124   en10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y124   en10kHz/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y125   en10kHz/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X31Y125   en10kHz/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.619ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 2.024ns (48.794%)  route 2.124ns (51.206%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.537 r  en10kHz/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.864     1.401    en10kHz/data0[20]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.307     1.708 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.708    en10kHz/counter_0[20]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.032    97.327    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         97.327    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 95.619    

Slack (MET) :             95.690ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.907ns (46.797%)  route 2.168ns (53.203%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 97.948 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.420 r  en10kHz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.908     1.328    en10kHz/data0[16]
    SLICE_X31Y125        LUT6 (Prop_lut6_I5_O)        0.307     1.635 r  en10kHz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.635    en10kHz/counter_0[16]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    97.948    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/C
                         clock pessimism             -0.429    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X31Y125        FDRE (Setup_fdre_C_D)        0.032    97.325    en10kHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                 95.690    

Slack (MET) :             95.698ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.790ns (44.031%)  route 2.275ns (55.969%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.294 r  en10kHz/counter0_carry__1/O[3]
                         net (fo=1, routed)           1.024     1.318    en10kHz/data0[12]
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.307     1.625 r  en10kHz/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.625    en10kHz/counter_0[12]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.488    97.949    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[12]/C
                         clock pessimism             -0.429    97.520    
                         clock uncertainty           -0.226    97.294    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)        0.029    97.323    en10kHz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         97.323    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.698    

Slack (MET) :             95.770ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.631%)  route 3.185ns (79.369%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  en10kHz/counter_reg[19]/Q
                         net (fo=2, routed)           1.114    -0.870    en10kHz/counter[19]
    SLICE_X31Y127        LUT4 (Prop_lut4_I2_O)        0.124    -0.746 r  en10kHz/counter[24]_i_6/O
                         net (fo=1, routed)           0.810     0.064    en10kHz/counter[24]_i_6_n_0
    SLICE_X31Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.188 r  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.262     1.449    en10kHz/counter[24]_i_2_n_0
    SLICE_X31Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.573 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.573    en10kHz/counter_0[22]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.490    97.951    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.412    97.539    
                         clock uncertainty           -0.226    97.313    
    SLICE_X31Y127        FDRE (Setup_fdre_C_D)        0.031    97.344    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.344    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                 95.770    

Slack (MET) :             95.779ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 2.141ns (53.703%)  route 1.846ns (46.297%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 97.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.339 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.339    en10kHz/counter0_carry__3_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.654 r  en10kHz/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.585     1.240    en10kHz/data0[24]
    SLICE_X29Y127        LUT6 (Prop_lut6_I5_O)        0.307     1.547 r  en10kHz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.547    en10kHz/counter_0[24]
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.491    97.952    en10kHz/CLK_10MHZ
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/C
                         clock pessimism             -0.429    97.523    
                         clock uncertainty           -0.226    97.297    
    SLICE_X29Y127        FDRE (Setup_fdre_C_D)        0.029    97.326    en10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                 95.779    

Slack (MET) :             95.825ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 2.033ns (51.599%)  route 1.907ns (48.401%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.339 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.339    en10kHz/counter0_carry__3_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.558 r  en10kHz/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.647     1.205    en10kHz/data0[21]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.295     1.500 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.500    en10kHz/counter_0[21]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.490    97.951    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.429    97.522    
                         clock uncertainty           -0.226    97.296    
    SLICE_X31Y127        FDRE (Setup_fdre_C_D)        0.029    97.325    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                 95.825    

Slack (MET) :             95.897ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.031ns (52.500%)  route 1.838ns (47.500%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.545 r  en10kHz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.577     1.122    en10kHz/data0[18]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.306     1.428 r  en10kHz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.428    en10kHz/counter_0[18]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[18]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.031    97.326    en10kHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                 95.897    

Slack (MET) :             95.902ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.916ns (49.613%)  route 1.946ns (50.387%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.441 r  en10kHz/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.685     1.127    en10kHz/data0[17]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.295     1.422 r  en10kHz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.422    en10kHz/counter_0[17]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[17]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.029    97.324    en10kHz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         97.324    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                 95.902    

Slack (MET) :             95.989ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.942ns (51.416%)  route 1.835ns (48.584%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.461 r  en10kHz/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.575     1.036    en10kHz/data0[19]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.301     1.337 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.337    en10kHz/counter_0[19]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.031    97.326    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 95.989    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.682ns (44.824%)  route 2.070ns (55.176%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.198 r  en10kHz/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.819     1.017    en10kHz/data0[9]
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.295     1.312 r  en10kHz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.312    en10kHz/counter_0[9]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.488    97.949    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[9]/C
                         clock pessimism             -0.429    97.520    
                         clock uncertainty           -0.226    97.294    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)        0.031    97.325    en10kHz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                 96.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.615%)  route 0.201ns (52.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.201    -0.214    u1/counter_o_OBUF[0]
    SLICE_X28Y121        LUT5 (Prop_lut5_I2_O)        0.042    -0.172 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    u1/conta_o[1]_i_1_n_0
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.328    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.228    -0.556    
                         clock uncertainty            0.226    -0.330    
    SLICE_X28Y121        FDRE (Hold_fdre_C_D)         0.107    -0.223    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ffc1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.230ns (58.496%)  route 0.163ns (41.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.547    ffc1/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.419 r  ffc1/Q_reg/Q
                         net (fo=6, routed)           0.163    -0.256    u1/leds_OBUF[1]
    SLICE_X29Y108        LUT3 (Prop_lut3_I2_O)        0.102    -0.154 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    ffc1/Q_reg_1
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.317    ffc1/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.230    -0.547    
                         clock uncertainty            0.226    -0.321    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.107    -0.214    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.021%)  route 0.201ns (51.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.201    -0.214    u1/counter_o_OBUF[0]
    SLICE_X28Y121        LUT5 (Prop_lut5_I2_O)        0.045    -0.169 r  u1/conta_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    u1/conta_o[0]_i_1_n_0
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.328    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
                         clock pessimism             -0.228    -0.556    
                         clock uncertainty            0.226    -0.330    
    SLICE_X28Y121        FDRE (Hold_fdre_C_D)         0.091    -0.239    u1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.190%)  route 0.226ns (54.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.226    -0.191    en10kHz/counter[23]
    SLICE_X31Y125        LUT6 (Prop_lut6_I3_O)        0.045    -0.146 r  en10kHz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    en10kHz/counter_0[15]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[15]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.226    -0.321    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.092    -0.229    en10kHz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.080%)  route 0.227ns (54.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.227    -0.190    en10kHz/counter[23]
    SLICE_X31Y125        LUT6 (Prop_lut6_I3_O)        0.045    -0.145 r  en10kHz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    en10kHz/counter_0[16]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.226    -0.321    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.092    -0.229    en10kHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.474%)  route 0.242ns (56.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.242    -0.174    en10kHz/counter[23]
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.129 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    en10kHz/counter_0[22]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.822    -0.329    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.228    -0.557    
                         clock uncertainty            0.226    -0.331    
    SLICE_X31Y127        FDRE (Hold_fdre_C_D)         0.092    -0.239    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.216%)  route 0.301ns (61.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    en10kHz/CLK_10MHZ
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  en10kHz/counter_reg[24]/Q
                         net (fo=26, routed)          0.301    -0.114    en10kHz/counter[24]
    SLICE_X31Y127        LUT6 (Prop_lut6_I4_O)        0.045    -0.069 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    en10kHz/counter_0[21]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.822    -0.329    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.194    -0.523    
                         clock uncertainty            0.226    -0.297    
    SLICE_X31Y127        FDRE (Hold_fdre_C_D)         0.091    -0.206    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.864%)  route 0.293ns (61.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.293    -0.124    en10kHz/counter[23]
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.045    -0.079 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    en10kHz/counter_0[20]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.821    -0.331    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.215    -0.546    
                         clock uncertainty            0.226    -0.320    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.092    -0.228    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.438%)  route 0.298ns (61.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.554    -0.558    en10kHz/CLK_10MHZ
    SLICE_X29Y123        FDRE                                         r  en10kHz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.417 f  en10kHz/counter_reg[5]/Q
                         net (fo=26, routed)          0.298    -0.119    en10kHz/counter[5]
    SLICE_X29Y124        LUT6 (Prop_lut6_I2_O)        0.045    -0.074 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    en10kHz/counter_0[10]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.214    -0.546    
                         clock uncertainty            0.226    -0.320    
    SLICE_X29Y124        FDRE (Hold_fdre_C_D)         0.092    -0.228    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.114%)  route 0.290ns (60.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.547    ffc0/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  ffc0/Q_reg/Q
                         net (fo=6, routed)           0.290    -0.117    u1/leds_OBUF[0]
    SLICE_X29Y108        LUT3 (Prop_lut3_I2_O)        0.045    -0.072 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.072    ffc0/Q_reg_0
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.317    ffc0/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.230    -0.547    
                         clock uncertainty            0.226    -0.321    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.091    -0.230    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.619ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 2.024ns (48.794%)  route 2.124ns (51.206%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.537 r  en10kHz/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.864     1.401    en10kHz/data0[20]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.307     1.708 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.708    en10kHz/counter_0[20]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.032    97.327    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         97.327    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 95.619    

Slack (MET) :             95.690ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.907ns (46.797%)  route 2.168ns (53.203%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 97.948 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.420 r  en10kHz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.908     1.328    en10kHz/data0[16]
    SLICE_X31Y125        LUT6 (Prop_lut6_I5_O)        0.307     1.635 r  en10kHz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.635    en10kHz/counter_0[16]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    97.948    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/C
                         clock pessimism             -0.429    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X31Y125        FDRE (Setup_fdre_C_D)        0.032    97.325    en10kHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                 95.690    

Slack (MET) :             95.698ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.790ns (44.031%)  route 2.275ns (55.969%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.294 r  en10kHz/counter0_carry__1/O[3]
                         net (fo=1, routed)           1.024     1.318    en10kHz/data0[12]
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.307     1.625 r  en10kHz/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.625    en10kHz/counter_0[12]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.488    97.949    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[12]/C
                         clock pessimism             -0.429    97.520    
                         clock uncertainty           -0.226    97.294    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)        0.029    97.323    en10kHz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         97.323    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.698    

Slack (MET) :             95.770ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.631%)  route 3.185ns (79.369%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  en10kHz/counter_reg[19]/Q
                         net (fo=2, routed)           1.114    -0.870    en10kHz/counter[19]
    SLICE_X31Y127        LUT4 (Prop_lut4_I2_O)        0.124    -0.746 r  en10kHz/counter[24]_i_6/O
                         net (fo=1, routed)           0.810     0.064    en10kHz/counter[24]_i_6_n_0
    SLICE_X31Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.188 r  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.262     1.449    en10kHz/counter[24]_i_2_n_0
    SLICE_X31Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.573 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.573    en10kHz/counter_0[22]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.490    97.951    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.412    97.539    
                         clock uncertainty           -0.226    97.313    
    SLICE_X31Y127        FDRE (Setup_fdre_C_D)        0.031    97.344    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.344    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                 95.770    

Slack (MET) :             95.779ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 2.141ns (53.703%)  route 1.846ns (46.297%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 97.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.339 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.339    en10kHz/counter0_carry__3_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.654 r  en10kHz/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.585     1.240    en10kHz/data0[24]
    SLICE_X29Y127        LUT6 (Prop_lut6_I5_O)        0.307     1.547 r  en10kHz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.547    en10kHz/counter_0[24]
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.491    97.952    en10kHz/CLK_10MHZ
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/C
                         clock pessimism             -0.429    97.523    
                         clock uncertainty           -0.226    97.297    
    SLICE_X29Y127        FDRE (Setup_fdre_C_D)        0.029    97.326    en10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                 95.779    

Slack (MET) :             95.825ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 2.033ns (51.599%)  route 1.907ns (48.401%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.339 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.339    en10kHz/counter0_carry__3_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.558 r  en10kHz/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.647     1.205    en10kHz/data0[21]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.295     1.500 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.500    en10kHz/counter_0[21]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.490    97.951    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.429    97.522    
                         clock uncertainty           -0.226    97.296    
    SLICE_X31Y127        FDRE (Setup_fdre_C_D)        0.029    97.325    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                 95.825    

Slack (MET) :             95.897ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.031ns (52.500%)  route 1.838ns (47.500%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.545 r  en10kHz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.577     1.122    en10kHz/data0[18]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.306     1.428 r  en10kHz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.428    en10kHz/counter_0[18]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[18]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.031    97.326    en10kHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                 95.897    

Slack (MET) :             95.902ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.916ns (49.613%)  route 1.946ns (50.387%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.441 r  en10kHz/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.685     1.127    en10kHz/data0[17]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.295     1.422 r  en10kHz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.422    en10kHz/counter_0[17]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[17]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.029    97.324    en10kHz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         97.324    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                 95.902    

Slack (MET) :             95.989ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.942ns (51.416%)  route 1.835ns (48.584%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 97.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.096 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     0.105    en10kHz/counter0_carry__1_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.222 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.222    en10kHz/counter0_carry__2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.461 r  en10kHz/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.575     1.036    en10kHz/data0[19]
    SLICE_X31Y126        LUT6 (Prop_lut6_I5_O)        0.301     1.337 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.337    en10kHz/counter_0[19]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    97.950    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.429    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.031    97.326    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 95.989    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.682ns (44.824%)  route 2.070ns (55.176%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.607    -2.440    en10kHz/CLK_10MHZ
    SLICE_X31Y123        FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.984 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.251    -0.733    en10kHz/counter[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.138 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.138    en10kHz/counter0_carry_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.021 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    en10kHz/counter0_carry__0_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.198 r  en10kHz/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.819     1.017    en10kHz/data0[9]
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.295     1.312 r  en10kHz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.312    en10kHz/counter_0[9]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.488    97.949    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[9]/C
                         clock pessimism             -0.429    97.520    
                         clock uncertainty           -0.226    97.294    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)        0.031    97.325    en10kHz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                 96.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.615%)  route 0.201ns (52.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.201    -0.214    u1/counter_o_OBUF[0]
    SLICE_X28Y121        LUT5 (Prop_lut5_I2_O)        0.042    -0.172 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    u1/conta_o[1]_i_1_n_0
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.328    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.228    -0.556    
                         clock uncertainty            0.226    -0.330    
    SLICE_X28Y121        FDRE (Hold_fdre_C_D)         0.107    -0.223    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ffc1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.230ns (58.496%)  route 0.163ns (41.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.547    ffc1/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.419 r  ffc1/Q_reg/Q
                         net (fo=6, routed)           0.163    -0.256    u1/leds_OBUF[1]
    SLICE_X29Y108        LUT3 (Prop_lut3_I2_O)        0.102    -0.154 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    ffc1/Q_reg_1
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.317    ffc1/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.230    -0.547    
                         clock uncertainty            0.226    -0.321    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.107    -0.214    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.021%)  route 0.201ns (51.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.201    -0.214    u1/counter_o_OBUF[0]
    SLICE_X28Y121        LUT5 (Prop_lut5_I2_O)        0.045    -0.169 r  u1/conta_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    u1/conta_o[0]_i_1_n_0
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.328    u1/CLK_10MHZ
    SLICE_X28Y121        FDRE                                         r  u1/conta_o_reg[0]/C
                         clock pessimism             -0.228    -0.556    
                         clock uncertainty            0.226    -0.330    
    SLICE_X28Y121        FDRE (Hold_fdre_C_D)         0.091    -0.239    u1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.190%)  route 0.226ns (54.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.226    -0.191    en10kHz/counter[23]
    SLICE_X31Y125        LUT6 (Prop_lut6_I3_O)        0.045    -0.146 r  en10kHz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    en10kHz/counter_0[15]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[15]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.226    -0.321    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.092    -0.229    en10kHz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.080%)  route 0.227ns (54.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.227    -0.190    en10kHz/counter[23]
    SLICE_X31Y125        LUT6 (Prop_lut6_I3_O)        0.045    -0.145 r  en10kHz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    en10kHz/counter_0[16]
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X31Y125        FDRE                                         r  en10kHz/counter_reg[16]/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.226    -0.321    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.092    -0.229    en10kHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.474%)  route 0.242ns (56.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.242    -0.174    en10kHz/counter[23]
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.129 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    en10kHz/counter_0[22]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.822    -0.329    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.228    -0.557    
                         clock uncertainty            0.226    -0.331    
    SLICE_X31Y127        FDRE (Hold_fdre_C_D)         0.092    -0.239    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.216%)  route 0.301ns (61.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.556    en10kHz/CLK_10MHZ
    SLICE_X29Y127        FDRE                                         r  en10kHz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  en10kHz/counter_reg[24]/Q
                         net (fo=26, routed)          0.301    -0.114    en10kHz/counter[24]
    SLICE_X31Y127        LUT6 (Prop_lut6_I4_O)        0.045    -0.069 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    en10kHz/counter_0[21]
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.822    -0.329    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.194    -0.523    
                         clock uncertainty            0.226    -0.297    
    SLICE_X31Y127        FDRE (Hold_fdre_C_D)         0.091    -0.206    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.864%)  route 0.293ns (61.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.555    -0.557    en10kHz/CLK_10MHZ
    SLICE_X31Y127        FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.293    -0.124    en10kHz/counter[23]
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.045    -0.079 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    en10kHz/counter_0[20]
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.821    -0.331    en10kHz/CLK_10MHZ
    SLICE_X31Y126        FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.215    -0.546    
                         clock uncertainty            0.226    -0.320    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.092    -0.228    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.438%)  route 0.298ns (61.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.554    -0.558    en10kHz/CLK_10MHZ
    SLICE_X29Y123        FDRE                                         r  en10kHz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.417 f  en10kHz/counter_reg[5]/Q
                         net (fo=26, routed)          0.298    -0.119    en10kHz/counter[5]
    SLICE_X29Y124        LUT6 (Prop_lut6_I2_O)        0.045    -0.074 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    en10kHz/counter_0[10]
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.820    -0.332    en10kHz/CLK_10MHZ
    SLICE_X29Y124        FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.214    -0.546    
                         clock uncertainty            0.226    -0.320    
    SLICE_X29Y124        FDRE (Hold_fdre_C_D)         0.092    -0.228    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.114%)  route 0.290ns (60.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.547    ffc0/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  ffc0/Q_reg/Q
                         net (fo=6, routed)           0.290    -0.117    u1/leds_OBUF[0]
    SLICE_X29Y108        LUT3 (Prop_lut3_I2_O)        0.045    -0.072 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.072    ffc0/Q_reg_0
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.317    ffc0/CLK_10MHZ
    SLICE_X29Y108        FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.230    -0.547    
                         clock uncertainty            0.226    -0.321    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.091    -0.230    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.158    





