#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Nov  7 02:08:42 2015
# Process ID: 26471
# Log file: /home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.runs/synth_1/system_wrapper.vds
# Journal file: /home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/red-pitaya/red-pitaya-notes/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 903.637 ; gain = 7.914 ; free physical = 400 ; free virtual = 1223
Command: synth_design -top system_wrapper -part xc7z010clg400-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 969.641 ; gain = 182.438 ; free physical = 322 ; free virtual = 1165
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:308]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-638] synthesizing module 'system_adc_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_adc_0_0/synth/system_adc_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_red_pitaya_adc' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/pavel-demin/axis_red_pitaya_adc_v1_0/75c0fdf7/src/axis_red_pitaya_adc.v:4]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10653]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (3#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10653]
INFO: [Synth 8-256] done synthesizing module 'axis_red_pitaya_adc' (4#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/pavel-demin/axis_red_pitaya_adc_v1_0/75c0fdf7/src/axis_red_pitaya_adc.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_adc_0_0' (5#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_adc_0_0/synth/system_adc_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_buf_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_buf_0_0/synth/system_buf_0_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_buf_0_0/synth/system_buf_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
INFO: [Synth 8-113] binding component instance 'IBUFDS_I' to cell 'IBUFDS' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:195]
INFO: [Synth 8-113] binding component instance 'IBUFDS_I' to cell 'IBUFDS' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:195]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (6#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'system_buf_0_0' (7#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_buf_0_0/synth/system_buf_0_0.vhd:67]
WARNING: [Synth 8-350] instance 'buf_0' of module 'system_buf_0_0' requires 3 connections, but only 2 given [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:545]
INFO: [Synth 8-638] synthesizing module 'system_buf_1_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_buf_1_0/synth/system_buf_1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_buf_1_0/synth/system_buf_1_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf__parameterized1' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
INFO: [Synth 8-113] binding component instance 'OBUFDS_I' to cell 'OBUFDS' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:215]
INFO: [Synth 8-113] binding component instance 'OBUFDS_I' to cell 'OBUFDS' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:215]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf__parameterized1 does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf__parameterized1 does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf__parameterized1 does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf__parameterized1 does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf__parameterized1' (7#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'system_buf_1_0' (8#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_buf_1_0/synth/system_buf_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'system_cfg_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_cfg_0_0/synth/system_cfg_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_cfg_register' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/pavel-demin/axi_cfg_register_v1_0/360fca0b/src/axi_cfg_register.v:4]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (9#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-256] done synthesizing module 'axi_cfg_register' (10#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/pavel-demin/axi_cfg_register_v1_0/360fca0b/src/axi_cfg_register.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_cfg_0_0' (11#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_cfg_0_0/synth/system_cfg_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_cntr_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_cntr_0_0/synth/system_cntr_0_0.vhd:66]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0' declared at '/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0.vhd:106' bound to instance 'U0' of component 'c_counter_binary_v12_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_cntr_0_0/synth/system_cntr_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_viv' declared at '/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1856' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_viv' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_viv' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1910]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_legacy' declared at '/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:323' bound to instance 'i_baseblox_counter' of component 'c_counter_binary_v12_0_legacy' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2036]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_legacy' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:380]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:514]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:518]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:525]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:528]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:531]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:534]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:538]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:541]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:544]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:547]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:550]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:553]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:556]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:559]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:562]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:565]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:568]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:586]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:591]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:595]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:600]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:605]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:622]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:628]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:648]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:653]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:658]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:664]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:667]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:671]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:676]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:681]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:686]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:691]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:697]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:700]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:703]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:708]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'the_addsub' of component 'c_addsub_v12_0_legacy' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1830]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1833]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1837]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1840]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1843]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1846]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1849]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1852]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1855]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1858]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1861]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1864]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1867]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1873]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1876]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1879]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1882]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1888]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1891]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1894]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1897]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1900]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1903]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1906]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1909]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1912]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1915]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1918]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1921]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1924]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1929]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1934]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1937]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1942]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1951]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1955]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1998]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2376]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2380]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:367]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:368]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:369]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:370]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:371]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:372]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:373]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv' (12#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy' (13#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy' (14#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy' (15#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_legacy' (16#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:380]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_viv' (17#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1910]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0' (18#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/ce1bd192/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'system_cntr_0_0' (19#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_cntr_0_0/synth/system_cntr_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_const_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_const_0_0/sim/system_const_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (20#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_const_0_0' (21#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_const_0_0/sim/system_const_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_const_1_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_const_1_0/sim/system_const_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (21#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_const_1_0' (22#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_const_1_0/sim/system_const_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_conv_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_conv_0_0/synth/system_conv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/e538b233/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' (23#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice' (24#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' (25#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice' (26#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/e538b233/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer' (27#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/e538b233/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized0' (27#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized0' (27#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized0' (27#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized0' (27#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter' (28#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/e538b233/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-256] done synthesizing module 'system_conv_0_0' (29#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_conv_0_0/synth/system_conv_0_0.v:57]
WARNING: [Synth 8-350] instance 'conv_0' of module 'system_conv_0_0' requires 11 connections, but only 9 given [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:580]
INFO: [Synth 8-638] synthesizing module 'system_fifo_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_fifo_0_0/synth/system_fifo_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_clock_converter_v1_1_axis_clock_converter' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_clock_converter_v1_1/2f0c8270/hdl/verilog/axis_clock_converter_v1_1_axis_clock_converter.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_axis_data_fifo' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_data_fifo_v1_1/44f6a874/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:62]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_data_fifo_v1_1/44f6a874/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:181]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_aclken_converter_wrapper' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized1' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized1' (29#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized1' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized1' (29#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_aclken_converter_wrapper' (30#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12449]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12452]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12769]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12770]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12771]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (31#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (32#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (33#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (34#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4792]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (35#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (36#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (37#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare' (38#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (39#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (40#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10597]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as' (41#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10597]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (42#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (43#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (44#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15688]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as' (45#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15688]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (46#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (47#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (48#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (49#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (50#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (51#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_axis_data_fifo' (52#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_data_fifo_v1_1/44f6a874/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_clock_converter_v1_1_axis_clock_converter' (53#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axis_clock_converter_v1_1/2f0c8270/hdl/verilog/axis_clock_converter_v1_1_axis_clock_converter.v:66]
INFO: [Synth 8-256] done synthesizing module 'system_fifo_0_0' (54#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_fifo_0_0/synth/system_fifo_0_0.v:57]
WARNING: [Synth 8-350] instance 'fifo_0' of module 'system_fifo_0_0' requires 10 connections, but only 9 given [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:590]
INFO: [Synth 8-638] synthesizing module 'system_pktzr_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_pktzr_0_0/synth/system_pktzr_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_packetizer' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/pavel-demin/axis_packetizer_v1_0/e6ef713e/src/axis_packetizer.v:4]
INFO: [Synth 8-256] done synthesizing module 'axis_packetizer' (55#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/pavel-demin/axis_packetizer_v1_0/e6ef713e/src/axis_packetizer.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_pktzr_0_0' (56#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_pktzr_0_0/synth/system_pktzr_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_ps_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_0/synth/system_ps_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1350]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1351]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (57#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (58#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (59#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (60#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_0/synth/system_ps_0_0.v:523]
INFO: [Synth 8-256] done synthesizing module 'system_ps_0_0' (61#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_0/synth/system_ps_0_0.v:57]
WARNING: [Synth 8-350] instance 'ps_0' of module 'system_ps_0_0' requires 137 connections, but only 100 given [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:611]
INFO: [Synth 8-638] synthesizing module 'system_ps_0_axi_periph_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:822]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1OVXGTK' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (62#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (63#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (63#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (63#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (63#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (64#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (65#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (66#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (67#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (68#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (69#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (70#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (71#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (71#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (72#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (73#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (74#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (74#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (74#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (75#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (75#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (75#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (75#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (75#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (75#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (75#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (75#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (75#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (76#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (77#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (78#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_0' requires 59 connections, but only 57 given [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:247]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1OVXGTK' (79#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_ps_0_axi_periph_0' (80#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:822]
INFO: [Synth 8-638] synthesizing module 'system_rst_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (81#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (82#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (83#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (84#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (85#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (86#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_rst_0_0' (87#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_0' of module 'system_rst_0_0' requires 10 connections, but only 7 given [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:774]
INFO: [Synth 8-638] synthesizing module 'system_slice_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_slice_0_0/synth/system_slice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (88#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_slice_0_0' (89#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_slice_0_0/synth/system_slice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_slice_1_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_slice_1_0/synth/system_slice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized0' (89#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_slice_1_0' (90#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_slice_1_0/synth/system_slice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_slice_2_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_slice_2_0/synth/system_slice_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (90#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_slice_2_0' (91#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_slice_2_0/synth/system_slice_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_slice_3_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_slice_3_0/synth/system_slice_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized2' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized2' (91#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_slice_3_0' (92#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_slice_3_0/synth/system_slice_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_slice_4_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_slice_4_0/synth/system_slice_4_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized3' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized3' (92#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_slice_4_0' (93#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_slice_4_0/synth/system_slice_4_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_writer_0_0' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_writer_0_0/synth/system_writer_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_ram_writer' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/pavel-demin/axis_ram_writer_v1_0/847809ae/src/axis_ram_writer.v:4]
INFO: [Synth 8-638] synthesizing module 'FIFO36E1' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3549]
INFO: [Synth 8-256] done synthesizing module 'FIFO36E1' (94#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3549]
WARNING: [Synth 8-689] width (72) of port connection 'DI' does not match port width (64) of module 'FIFO36E1' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/pavel-demin/axis_ram_writer_v1_0/847809ae/src/axis_ram_writer.v:74]
WARNING: [Synth 8-689] width (72) of port connection 'DO' does not match port width (64) of module 'FIFO36E1' [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/pavel-demin/axis_ram_writer_v1_0/847809ae/src/axis_ram_writer.v:77]
WARNING: [Synth 8-350] instance 'fifo_0' of module 'FIFO36E1' requires 24 connections, but only 9 given [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/pavel-demin/axis_ram_writer_v1_0/847809ae/src/axis_ram_writer.v:68]
INFO: [Synth 8-256] done synthesizing module 'axis_ram_writer' (95#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/pavel-demin/axis_ram_writer_v1_0/847809ae/src/axis_ram_writer.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_writer_0_0' (96#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_writer_0_0/synth/system_writer_0_0.v:56]
WARNING: [Synth 8-350] instance 'writer_0' of module 'system_writer_0_0' requires 23 connections, but only 22 given [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:797]
WARNING: [Synth 8-3848] Net adc_enc_n_o in module/entity system does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:376]
WARNING: [Synth 8-3848] Net adc_enc_p_o in module/entity system does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:377]
WARNING: [Synth 8-3848] Net dac_clk_o in module/entity system does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:378]
WARNING: [Synth 8-3848] Net dac_dat_o in module/entity system does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:379]
WARNING: [Synth 8-3848] Net dac_pwm_o in module/entity system does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:380]
WARNING: [Synth 8-3848] Net dac_rst_o in module/entity system does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:381]
WARNING: [Synth 8-3848] Net dac_sel_o in module/entity system does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:382]
WARNING: [Synth 8-3848] Net dac_wrt_o in module/entity system does not have driver. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:383]
INFO: [Synth 8-256] done synthesizing module 'system' (97#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system.v:308]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (98#1) [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:30 ; elapsed = 00:04:07 . Memory (MB): peak = 1107.926 ; gain = 320.723 ; free physical = 180 ; free virtual = 1026
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:32 ; elapsed = 00:04:10 . Memory (MB): peak = 1107.926 ; gain = 320.723 ; free physical = 180 ; free virtual = 1026
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Finished Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0'
Finished Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0'
Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0'
Finished Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0'
Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_fifo_0_0/system_fifo_0_0/system_fifo_0_0.xdc] for cell 'system_i/fifo_0/inst'
Finished Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_fifo_0_0/system_fifo_0_0/system_fifo_0_0.xdc] for cell 'system_i/fifo_0/inst'
Parsing XDC File [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:199]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc:204]
Finished Parsing XDC File [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/red-pitaya/red-pitaya-notes/cfg/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/red-pitaya/red-pitaya-notes/cfg/clocks.xdc]
Finished Parsing XDC File [/home/red-pitaya/red-pitaya-notes/cfg/clocks.xdc]
Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_fifo_0_0/system_fifo_0_0/system_fifo_0_0_clocks.xdc] for cell 'system_i/fifo_0/inst'
Finished Parsing XDC File [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_fifo_0_0/system_fifo_0_0/system_fifo_0_0_clocks.xdc] for cell 'system_i/fifo_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/bd/system/ip/system_fifo_0_0/system_fifo_0_0/system_fifo_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  FDR => FDRE: 12 instances
  IBUFGDS => IBUFDS: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1308.031 ; gain = 0.000 ; free physical = 70 ; free virtual = 923
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:28 ; elapsed = 00:05:18 . Memory (MB): peak = 1308.035 ; gain = 520.832 ; free physical = 70 ; free virtual = 923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:28 ; elapsed = 00:05:18 . Memory (MB): peak = 1308.035 ; gain = 520.832 ; free physical = 70 ; free virtual = 923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i/ps_0/inst. (constraint file  /home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.runs/synth_1/dont_touch.xdc, line 72).
Applied set_property DONT_TOUCH = true for system_i/fifo_0/inst. (constraint file  /home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.runs/synth_1/dont_touch.xdc, line 87).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/adc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/buf_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/cfg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/cntr_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/const_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/const_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/conv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/pktzr_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/slice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/writer_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:33 ; elapsed = 00:05:25 . Memory (MB): peak = 1308.035 ; gain = 520.832 ; free physical = 70 ; free virtual = 923
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_dwidth_converter_v1_1_axisc_upsizer'
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            00010 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            01000 |                              101
                  SM_END |                            00100 |                              011
        SM_END_TO_ACTIVE |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_dwidth_converter_v1_1_axisc_upsizer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:45 ; elapsed = 00:05:38 . Memory (MB): peak = 1308.035 ; gain = 520.832 ; free physical = 85 ; free virtual = 902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:04:45 ; elapsed = 00:05:39 . Memory (MB): peak = 1308.035 ; gain = 520.832 ; free physical = 85 ; free virtual = 902
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15752]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10640]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/red-pitaya/red-pitaya-notes/tmp/adc_recorder.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:04:48 ; elapsed = 00:05:42 . Memory (MB): peak = 1308.035 ; gain = 520.832 ; free physical = 85 ; free virtual = 902
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:04:48 ; elapsed = 00:05:42 . Memory (MB): peak = 1308.035 ; gain = 520.832 ; free physical = 85 ; free virtual = 902

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:05:00 ; elapsed = 00:05:56 . Memory (MB): peak = 1308.039 ; gain = 520.836 ; free physical = 68 ; free virtual = 886
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:05:00 ; elapsed = 00:05:56 . Memory (MB): peak = 1308.039 ; gain = 520.836 ; free physical = 68 ; free virtual = 886

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:05:00 ; elapsed = 00:05:56 . Memory (MB): peak = 1308.039 ; gain = 520.836 ; free physical = 68 ; free virtual = 886
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:58 ; elapsed = 00:07:01 . Memory (MB): peak = 1444.031 ; gain = 656.828 ; free physical = 71 ; free virtual = 712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:00 ; elapsed = 00:07:03 . Memory (MB): peak = 1463.039 ; gain = 675.836 ; free physical = 83 ; free virtual = 693
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[3] ) is unused and will be removed from module system_conv_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[2] ) is unused and will be removed from module system_conv_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[1] ) is unused and will be removed from module system_conv_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[0] ) is unused and will be removed from module system_conv_0_0.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v12_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module system_rst_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module system_rst_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module system_rst_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module system_rst_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:15 ; elapsed = 00:07:21 . Memory (MB): peak = 1481.055 ; gain = 693.852 ; free physical = 73 ; free virtual = 674
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 34 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:26 ; elapsed = 00:07:34 . Memory (MB): peak = 1481.055 ; gain = 693.852 ; free physical = 72 ; free virtual = 674
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:26 ; elapsed = 00:07:34 . Memory (MB): peak = 1481.055 ; gain = 693.852 ; free physical = 72 ; free virtual = 674
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:27 ; elapsed = 00:07:35 . Memory (MB): peak = 1481.055 ; gain = 693.852 ; free physical = 72 ; free virtual = 674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:06:27 ; elapsed = 00:07:35 . Memory (MB): peak = 1481.055 ; gain = 693.852 ; free physical = 72 ; free virtual = 674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:28 ; elapsed = 00:07:36 . Memory (MB): peak = 1481.055 ; gain = 693.852 ; free physical = 72 ; free virtual = 674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     2|
|3     |CARRY4   |    24|
|4     |FIFO36E1 |     1|
|5     |GND      |     1|
|6     |LUT1     |   177|
|7     |LUT2     |    78|
|8     |LUT3     |   293|
|9     |LUT4     |   121|
|10    |LUT5     |   115|
|11    |LUT6     |   157|
|12    |MUXCY    |    31|
|13    |MUXCY_L  |    74|
|14    |PS7      |     1|
|15    |RAM32M   |     6|
|16    |SRL16    |     1|
|17    |SRL16E   |    22|
|18    |SRLC32E  |    47|
|19    |VCC      |     1|
|20    |XORCY    |   110|
|21    |FDCE     |    78|
|22    |FDPE     |    22|
|23    |FDR      |     8|
|24    |FDRE     |   994|
|25    |FDSE     |    67|
|26    |IBUF     |    28|
|27    |IBUFDS   |     2|
|28    |IBUFGDS  |     1|
|29    |OBUF     |    27|
|30    |OBUFDS   |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:28 ; elapsed = 00:07:36 . Memory (MB): peak = 1481.055 ; gain = 693.852 ; free physical = 72 ; free virtual = 674
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:23 ; elapsed = 00:06:07 . Memory (MB): peak = 1481.055 ; gain = 368.309 ; free physical = 72 ; free virtual = 674
Synthesis Optimization Complete : Time (s): cpu = 00:06:29 ; elapsed = 00:07:37 . Memory (MB): peak = 1481.055 ; gain = 693.852 ; free physical = 71 ; free virtual = 674
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 28 instances
  FDR => FDRE: 8 instances
  IBUFGDS => IBUFDS: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
439 Infos, 155 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:19 ; elapsed = 00:07:19 . Memory (MB): peak = 1481.059 ; gain = 577.422 ; free physical = 65 ; free virtual = 674
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1481.059 ; gain = 0.000 ; free physical = 71 ; free virtual = 674
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1481.059 ; gain = 0.000 ; free physical = 69 ; free virtual = 674
INFO: [Common 17-206] Exiting Vivado at Sat Nov  7 02:17:44 2015...
