
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "axi_test:core:run:rsci:run:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-2 -attr oid 1 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-3 -attr oid 2 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-4 -attr oid 3 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/core.wten}
load port {run:rsci.biwt} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-5 -attr oid 4 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load port {run:rsci.bdwt} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-6 -attr oid 5 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-7 -attr oid 6 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-8 -attr oid 7 -attr vt d
load net {run:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-9 -attr oid 8 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-10 -attr oid 9 -attr vt d
load net {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-11 -attr oid 10 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-12 -attr oid 11 -attr vt d
load net {run:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-13 -attr oid 12 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-14 -attr oid 13 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load net {run:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-15 -attr oid 14 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-16 -attr oid 15 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:and" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-17 -attr oid 16 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/if:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {run:rsci.oswt} -pin  "if:and" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {core.wen} -pin  "if:and" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/core.wen}
load net {run:rsci.bdwt} -pin  "if:and" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:not" "not(1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-18 -attr oid 17 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/if:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {core.wten} -pin  "if:not" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/core.wten}
load net {if:not.itm} -pin  "if:not" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/if:not.itm}
load inst "if:and#2" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-19 -attr oid 18 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/if:and#2} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {if:not.itm} -pin  "if:and#2" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/if:not.itm}
load net {run:rsci.oswt} -pin  "if:and#2" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {run:rsci.biwt} -pin  "if:and#2" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
### END MODULE 

module new "axi_test:core:run:rsci:run:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-20 -attr oid 19 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-21 -attr oid 20 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/rst}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-22 -attr oid 21 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load port {run:rsci.ivld} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-23 -attr oid 22 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld}
load port {run:rsci.biwt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-24 -attr oid 23 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.biwt}
load port {run:rsci.bdwt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-25 -attr oid 24 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-26 -attr oid 25 -attr vt d
load net {clk} -port {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-27 -attr oid 26 -attr vt d
load net {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-28 -attr oid 27 -attr vt d
load net {rst} -port {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-29 -attr oid 28 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-30 -attr oid 29 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-31 -attr oid 30 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-32 -attr oid 31 -attr vt d
load net {run:rsci.ivld} -port {run:rsci.ivld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-33 -attr oid 32 -attr vt d
load net {run:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-34 -attr oid 33 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-35 -attr oid 34 -attr vt d
load net {run:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-36 -attr oid 35 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-37 -attr oid 36 -attr vt d
load inst "if:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-38 -attr oid 37 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {run:rsci.bcwt} -pin  "if:nor#1" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.biwt} -pin  "if:nor#1" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {if:nor#1.itm} -pin  "if:nor#1" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor#1.itm}
load inst "if:nor" "nor(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-39 -attr oid 38 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {if:nor#1.itm} -pin  "if:nor" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor#1.itm}
load net {run:rsci.bdwt} -pin  "if:nor" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load net {if:nor.itm} -pin  "if:nor" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor.itm}
load inst "reg(run:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-40 -attr oid 39 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor.itm} -pin  "reg(run:rsci.bcwt)" {D(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor.itm}
load net {GND} -pin  "reg(run:rsci.bcwt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/0#2}
load net {clk} -pin  "reg(run:rsci.bcwt)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-41 -attr oid 40 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/clk}
load net {rst} -pin  "reg(run:rsci.bcwt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/rst}
load net {run:rsci.bcwt} -pin  "reg(run:rsci.bcwt)" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load inst "reg(run:rsci.ivld.bfwt)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-42 -attr oid 41 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {run:rsci.ivld} -pin  "reg(run:rsci.ivld.bfwt)" {D(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {clk} -pin  "reg(run:rsci.ivld.bfwt)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-43 -attr oid 42 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/clk}
load net {run:rsci.biwt} -pin  "reg(run:rsci.ivld.bfwt)" {en(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {run:rsci.ivld.bfwt} -pin  "reg(run:rsci.ivld.bfwt)" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load inst "if:mux#1" "mux(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-44 -attr oid 43 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:mux#1} -attr area 1.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_mux(1,1,2)"
load net {run:rsci.ivld} -pin  "if:mux#1" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {run:rsci.ivld.bfwt} -pin  "if:mux#1" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load net {run:rsci.bcwt} -pin  "if:mux#1" {S(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.ivld.mxwt} -pin  "if:mux#1" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
### END MODULE 

module new "axi_test:core:run:rsci" "orig" \
 -symlib {99ecb726-5e80-4d56-982f-5e2bc3a50fbc-5 __CPR92__axi_test__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0RJ21JT1 v1} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-46 -attr oid 44 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-47 -attr oid 45 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-48 -attr oid 46 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-49 -attr oid 47 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-50 -attr oid 48 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-51 -attr oid 49 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-52 -attr oid 50 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/core.wten}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-53 -attr oid 51 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.ivld.mxwt}
load symbol "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(1)" EXT boxcolor 0 \
     port {vld} input \
     port {rdy} output \
     port {ivld} output \
     port {irdy} input \

load symbol "axi_test:core:run:rsci:run:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.biwt} output \
     port {run:rsci.bdwt} output \

load symbol "axi_test:core:run:rsci:run:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsci.ivld.mxwt} output \
     port {run:rsci.ivld} input \
     port {run:rsci.biwt} input \
     port {run:rsci.bdwt} input \

load net {run:rsci.ivld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-54 -attr oid 52 -attr vt d
load net {run:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-55 -attr oid 53 -attr vt d
load net {run:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-56 -attr oid 54 -attr vt d
load net {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-57 -attr oid 55 -attr vt d
load net {clk} -port {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-58 -attr oid 56 -attr vt d
load net {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-59 -attr oid 57 -attr vt d
load net {rst} -port {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-60 -attr oid 58 -attr vt d
load net {run:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-61 -attr oid 59 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-62 -attr oid 60 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-63 -attr oid 61 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-64 -attr oid 62 -attr vt d
load net {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-65 -attr oid 63 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-66 -attr oid 64 -attr vt d
load net {run:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-67 -attr oid 65 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-68 -attr oid 66 -attr vt d
load net {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-69 -attr oid 67 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-70 -attr oid 68 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-71 -attr oid 69 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-72 -attr oid 70 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.ivld.mxwt}
load inst "axi_test:core:run:rsci:run:wait_ctrl:inst" "axi_test:core:run:rsci:run:wait_ctrl" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-73 -attr oid 71 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl:inst} -attr area 2.000000 -attr delay 0.266027 -attr hier "/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl"
load net {core.wen} -pin  "axi_test:core:run:rsci:run:wait_ctrl:inst" {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-74 -attr oid 72 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/core.wen}
load net {run:rsci.oswt} -pin  "axi_test:core:run:rsci:run:wait_ctrl:inst" {run:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-75 -attr oid 73 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.oswt}
load net {core.wten} -pin  "axi_test:core:run:rsci:run:wait_ctrl:inst" {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-76 -attr oid 74 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/core.wten}
load net {run:rsci.biwt} -pin  "axi_test:core:run:rsci:run:wait_ctrl:inst" {run:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-77 -attr oid 75 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "axi_test:core:run:rsci:run:wait_ctrl:inst" {run:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-78 -attr oid 76 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.bdwt}
load inst "axi_test:core:run:rsci:run:wait_dp:inst" "axi_test:core:run:rsci:run:wait_dp" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-79 -attr oid 77 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp:inst} -attr area 3.003000 -attr delay 0.368591 -attr hier "/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp"
load net {clk} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-80 -attr oid 78 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/clk}
load net {rst} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-81 -attr oid 79 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/rst}
load net {run:rsci.ivld.mxwt} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld.mxwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-82 -attr oid 80 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-83 -attr oid 81 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {run:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-84 -attr oid 82 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {run:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-85 -attr oid 83 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.bdwt}
load inst "run:rsci" "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(1)" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-86 -attr oid 84 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci} -attr qmod "ccs_ioport.ccs_sync_in_wait(1)"
load net {run:rsc.vld} -pin  "run:rsci" {vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-87 -attr oid 85 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsc.vld}
load net {run:rsc.rdy} -pin  "run:rsci" {rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-88 -attr oid 86 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsc.rdy}
load net {run:rsci.ivld} -pin  "run:rsci" {ivld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-89 -attr oid 87 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "run:rsci" {irdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-90 -attr oid 88 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.biwt}
### END MODULE 

module new "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-91 -attr oid 89 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-92 -attr oid 90 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wten}
load port {a:rsci.oswt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-93 -attr oid 91 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.oswt}
load portBus a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct input 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-94 -attr oid 92 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {a:rsci.biwt} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-95 -attr oid 93 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.biwt}
load port {a:rsci.bdwt} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-96 -attr oid 94 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.bdwt}
load portBus a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct output 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-97 -attr oid 95 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-98 -attr oid 96 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wten.pff}
load port {a:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-99 -attr oid 97 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.oswt.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-100 -attr oid 98 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-101 -attr oid 99 -attr vt d
load net {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-102 -attr oid 100 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-103 -attr oid 101 -attr vt d
load net {a:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-104 -attr oid 102 -attr vt d
load net {a:rsci.oswt} -port {a:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-105 -attr oid 103 -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-106 -attr oid 104 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-107 -attr oid 105 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {a:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-108 -attr oid 106 -attr vt d
load net {a:rsci.biwt} -port {a:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-109 -attr oid 107 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.biwt}
load net {a:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-110 -attr oid 108 -attr vt d
load net {a:rsci.bdwt} -port {a:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-111 -attr oid 109 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.bdwt}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-112 -attr oid 110 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {ADD_LOOP:and#7.itm} -port {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {GND} -port {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {core.wten.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-113 -attr oid 111 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-114 -attr oid 112 -attr vt d
load net {a:rsci.oswt.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-115 -attr oid 113 -attr vt d
load net {a:rsci.oswt.pff} -port {a:rsci.oswt.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-116 -attr oid 114 -attr vt d
load inst "ADD_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-117 -attr oid 115 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {a:rsci.oswt} -pin  "ADD_LOOP:and" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.oswt}
load net {core.wen} -pin  "ADD_LOOP:and" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wen}
load net {a:rsci.bdwt} -pin  "ADD_LOOP:and" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.bdwt}
load inst "ADD_LOOP:not" "not(1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-118 -attr oid 116 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {core.wten} -pin  "ADD_LOOP:not" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wten}
load net {ADD_LOOP:not.itm} -pin  "ADD_LOOP:not" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:not.itm}
load inst "ADD_LOOP:and#2" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-119 -attr oid 117 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:and#2} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {ADD_LOOP:not.itm} -pin  "ADD_LOOP:and#2" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:not.itm}
load net {a:rsci.oswt} -pin  "ADD_LOOP:and#2" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.oswt}
load net {a:rsci.biwt} -pin  "ADD_LOOP:and#2" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.biwt}
load inst "ADD_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-120 -attr oid 118 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "ADD_LOOP:not#2" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wten.pff}
load net {ADD_LOOP:not#2.itm} -pin  "ADD_LOOP:not#2" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:not#2.itm}
load inst "ADD_LOOP:and#7" "and(3,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-121 -attr oid 119 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:and#7} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,3)"
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "ADD_LOOP:and#7" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:slc(a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct)(0).itm}
load net {ADD_LOOP:not#2.itm} -pin  "ADD_LOOP:and#7" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:not#2.itm}
load net {a:rsci.oswt.pff} -pin  "ADD_LOOP:and#7" {A2(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.oswt.pff}
load net {ADD_LOOP:and#7.itm} -pin  "ADD_LOOP:and#7" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:and#7.itm}
### END MODULE 

module new "axi_test:core:a:rsci#1:a:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-122 -attr oid 120 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-123 -attr oid 121 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/rst}
load portBus a:rsci.adra_d(3:0) output 4 {a:rsci.adra_d(3)} {a:rsci.adra_d(2)} {a:rsci.adra_d(1)} {a:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-124 -attr oid 122 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.adra_d}
load portBus a:rsci.qa_d(63:0) input 64 {a:rsci.qa_d(63)} {a:rsci.qa_d(62)} {a:rsci.qa_d(61)} {a:rsci.qa_d(60)} {a:rsci.qa_d(59)} {a:rsci.qa_d(58)} {a:rsci.qa_d(57)} {a:rsci.qa_d(56)} {a:rsci.qa_d(55)} {a:rsci.qa_d(54)} {a:rsci.qa_d(53)} {a:rsci.qa_d(52)} {a:rsci.qa_d(51)} {a:rsci.qa_d(50)} {a:rsci.qa_d(49)} {a:rsci.qa_d(48)} {a:rsci.qa_d(47)} {a:rsci.qa_d(46)} {a:rsci.qa_d(45)} {a:rsci.qa_d(44)} {a:rsci.qa_d(43)} {a:rsci.qa_d(42)} {a:rsci.qa_d(41)} {a:rsci.qa_d(40)} {a:rsci.qa_d(39)} {a:rsci.qa_d(38)} {a:rsci.qa_d(37)} {a:rsci.qa_d(36)} {a:rsci.qa_d(35)} {a:rsci.qa_d(34)} {a:rsci.qa_d(33)} {a:rsci.qa_d(32)} {a:rsci.qa_d(31)} {a:rsci.qa_d(30)} {a:rsci.qa_d(29)} {a:rsci.qa_d(28)} {a:rsci.qa_d(27)} {a:rsci.qa_d(26)} {a:rsci.qa_d(25)} {a:rsci.qa_d(24)} {a:rsci.qa_d(23)} {a:rsci.qa_d(22)} {a:rsci.qa_d(21)} {a:rsci.qa_d(20)} {a:rsci.qa_d(19)} {a:rsci.qa_d(18)} {a:rsci.qa_d(17)} {a:rsci.qa_d(16)} {a:rsci.qa_d(15)} {a:rsci.qa_d(14)} {a:rsci.qa_d(13)} {a:rsci.qa_d(12)} {a:rsci.qa_d(11)} {a:rsci.qa_d(10)} {a:rsci.qa_d(9)} {a:rsci.qa_d(8)} {a:rsci.qa_d(7)} {a:rsci.qa_d(6)} {a:rsci.qa_d(5)} {a:rsci.qa_d(4)} {a:rsci.qa_d(3)} {a:rsci.qa_d(2)} {a:rsci.qa_d(1)} {a:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-125 -attr oid 123 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d}
load portBus a:rsci.adra_d.core(7:0) input 8 {a:rsci.adra_d.core(7)} {a:rsci.adra_d.core(6)} {a:rsci.adra_d.core(5)} {a:rsci.adra_d.core(4)} {a:rsci.adra_d.core(3)} {a:rsci.adra_d.core(2)} {a:rsci.adra_d.core(1)} {a:rsci.adra_d.core(0)} -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-126 -attr oid 124 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.adra_d.core}
load portBus a:rsci.qa_d.mxwt(31:0) output 32 {a:rsci.qa_d.mxwt(31)} {a:rsci.qa_d.mxwt(30)} {a:rsci.qa_d.mxwt(29)} {a:rsci.qa_d.mxwt(28)} {a:rsci.qa_d.mxwt(27)} {a:rsci.qa_d.mxwt(26)} {a:rsci.qa_d.mxwt(25)} {a:rsci.qa_d.mxwt(24)} {a:rsci.qa_d.mxwt(23)} {a:rsci.qa_d.mxwt(22)} {a:rsci.qa_d.mxwt(21)} {a:rsci.qa_d.mxwt(20)} {a:rsci.qa_d.mxwt(19)} {a:rsci.qa_d.mxwt(18)} {a:rsci.qa_d.mxwt(17)} {a:rsci.qa_d.mxwt(16)} {a:rsci.qa_d.mxwt(15)} {a:rsci.qa_d.mxwt(14)} {a:rsci.qa_d.mxwt(13)} {a:rsci.qa_d.mxwt(12)} {a:rsci.qa_d.mxwt(11)} {a:rsci.qa_d.mxwt(10)} {a:rsci.qa_d.mxwt(9)} {a:rsci.qa_d.mxwt(8)} {a:rsci.qa_d.mxwt(7)} {a:rsci.qa_d.mxwt(6)} {a:rsci.qa_d.mxwt(5)} {a:rsci.qa_d.mxwt(4)} {a:rsci.qa_d.mxwt(3)} {a:rsci.qa_d.mxwt(2)} {a:rsci.qa_d.mxwt(1)} {a:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-127 -attr oid 125 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load port {a:rsci.biwt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-128 -attr oid 126 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.biwt}
load port {a:rsci.bdwt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-129 -attr oid 127 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {a:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {a:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {a:rsci.qa_d.bfwt(31:0)} 32 {a:rsci.qa_d.bfwt(31:0)(0)} {a:rsci.qa_d.bfwt(31:0)(1)} {a:rsci.qa_d.bfwt(31:0)(2)} {a:rsci.qa_d.bfwt(31:0)(3)} {a:rsci.qa_d.bfwt(31:0)(4)} {a:rsci.qa_d.bfwt(31:0)(5)} {a:rsci.qa_d.bfwt(31:0)(6)} {a:rsci.qa_d.bfwt(31:0)(7)} {a:rsci.qa_d.bfwt(31:0)(8)} {a:rsci.qa_d.bfwt(31:0)(9)} {a:rsci.qa_d.bfwt(31:0)(10)} {a:rsci.qa_d.bfwt(31:0)(11)} {a:rsci.qa_d.bfwt(31:0)(12)} {a:rsci.qa_d.bfwt(31:0)(13)} {a:rsci.qa_d.bfwt(31:0)(14)} {a:rsci.qa_d.bfwt(31:0)(15)} {a:rsci.qa_d.bfwt(31:0)(16)} {a:rsci.qa_d.bfwt(31:0)(17)} {a:rsci.qa_d.bfwt(31:0)(18)} {a:rsci.qa_d.bfwt(31:0)(19)} {a:rsci.qa_d.bfwt(31:0)(20)} {a:rsci.qa_d.bfwt(31:0)(21)} {a:rsci.qa_d.bfwt(31:0)(22)} {a:rsci.qa_d.bfwt(31:0)(23)} {a:rsci.qa_d.bfwt(31:0)(24)} {a:rsci.qa_d.bfwt(31:0)(25)} {a:rsci.qa_d.bfwt(31:0)(26)} {a:rsci.qa_d.bfwt(31:0)(27)} {a:rsci.qa_d.bfwt(31:0)(28)} {a:rsci.qa_d.bfwt(31:0)(29)} {a:rsci.qa_d.bfwt(31:0)(30)} {a:rsci.qa_d.bfwt(31:0)(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-130 -attr oid 128 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm} 32 {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(0)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(1)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(2)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(3)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(4)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(5)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(6)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(7)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(8)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(9)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(10)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(11)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(12)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(13)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(14)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(15)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(16)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(17)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(18)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(19)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(20)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(21)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(22)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(23)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(24)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(25)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(26)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(27)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(28)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(29)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(30)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-131 -attr oid 129 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm} 32 {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(0)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(1)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(2)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(3)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(4)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(5)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(6)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(7)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(8)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(9)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(10)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(11)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(12)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(13)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(14)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(15)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(16)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(17)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(18)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(19)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(20)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(21)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(22)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(23)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(24)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(25)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(26)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(27)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(28)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(29)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(30)} {ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-132 -attr oid 130 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-133 -attr oid 131 -attr vt d
load net {clk} -port {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-134 -attr oid 132 -attr vt d
load net {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-135 -attr oid 133 -attr vt d
load net {rst} -port {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-136 -attr oid 134 -attr vt d
load net {a:rsci.adra_d(0)} -attr vt d
load net {a:rsci.adra_d(1)} -attr vt d
load net {a:rsci.adra_d(2)} -attr vt d
load net {a:rsci.adra_d(3)} -attr vt d
load netBundle {a:rsci.adra_d} 4 {a:rsci.adra_d(0)} {a:rsci.adra_d(1)} {a:rsci.adra_d(2)} {a:rsci.adra_d(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-137 -attr oid 135 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.adra_d}
load net {a:rsci.adra_d.core(0)} -port {a:rsci.adra_d(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.adra_d}
load net {a:rsci.adra_d.core(1)} -port {a:rsci.adra_d(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.adra_d}
load net {a:rsci.adra_d.core(2)} -port {a:rsci.adra_d(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.adra_d}
load net {a:rsci.adra_d.core(3)} -port {a:rsci.adra_d(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.adra_d}
load net {a:rsci.qa_d(0)} -attr vt d
load net {a:rsci.qa_d(1)} -attr vt d
load net {a:rsci.qa_d(2)} -attr vt d
load net {a:rsci.qa_d(3)} -attr vt d
load net {a:rsci.qa_d(4)} -attr vt d
load net {a:rsci.qa_d(5)} -attr vt d
load net {a:rsci.qa_d(6)} -attr vt d
load net {a:rsci.qa_d(7)} -attr vt d
load net {a:rsci.qa_d(8)} -attr vt d
load net {a:rsci.qa_d(9)} -attr vt d
load net {a:rsci.qa_d(10)} -attr vt d
load net {a:rsci.qa_d(11)} -attr vt d
load net {a:rsci.qa_d(12)} -attr vt d
load net {a:rsci.qa_d(13)} -attr vt d
load net {a:rsci.qa_d(14)} -attr vt d
load net {a:rsci.qa_d(15)} -attr vt d
load net {a:rsci.qa_d(16)} -attr vt d
load net {a:rsci.qa_d(17)} -attr vt d
load net {a:rsci.qa_d(18)} -attr vt d
load net {a:rsci.qa_d(19)} -attr vt d
load net {a:rsci.qa_d(20)} -attr vt d
load net {a:rsci.qa_d(21)} -attr vt d
load net {a:rsci.qa_d(22)} -attr vt d
load net {a:rsci.qa_d(23)} -attr vt d
load net {a:rsci.qa_d(24)} -attr vt d
load net {a:rsci.qa_d(25)} -attr vt d
load net {a:rsci.qa_d(26)} -attr vt d
load net {a:rsci.qa_d(27)} -attr vt d
load net {a:rsci.qa_d(28)} -attr vt d
load net {a:rsci.qa_d(29)} -attr vt d
load net {a:rsci.qa_d(30)} -attr vt d
load net {a:rsci.qa_d(31)} -attr vt d
load net {a:rsci.qa_d(32)} -attr vt d
load net {a:rsci.qa_d(33)} -attr vt d
load net {a:rsci.qa_d(34)} -attr vt d
load net {a:rsci.qa_d(35)} -attr vt d
load net {a:rsci.qa_d(36)} -attr vt d
load net {a:rsci.qa_d(37)} -attr vt d
load net {a:rsci.qa_d(38)} -attr vt d
load net {a:rsci.qa_d(39)} -attr vt d
load net {a:rsci.qa_d(40)} -attr vt d
load net {a:rsci.qa_d(41)} -attr vt d
load net {a:rsci.qa_d(42)} -attr vt d
load net {a:rsci.qa_d(43)} -attr vt d
load net {a:rsci.qa_d(44)} -attr vt d
load net {a:rsci.qa_d(45)} -attr vt d
load net {a:rsci.qa_d(46)} -attr vt d
load net {a:rsci.qa_d(47)} -attr vt d
load net {a:rsci.qa_d(48)} -attr vt d
load net {a:rsci.qa_d(49)} -attr vt d
load net {a:rsci.qa_d(50)} -attr vt d
load net {a:rsci.qa_d(51)} -attr vt d
load net {a:rsci.qa_d(52)} -attr vt d
load net {a:rsci.qa_d(53)} -attr vt d
load net {a:rsci.qa_d(54)} -attr vt d
load net {a:rsci.qa_d(55)} -attr vt d
load net {a:rsci.qa_d(56)} -attr vt d
load net {a:rsci.qa_d(57)} -attr vt d
load net {a:rsci.qa_d(58)} -attr vt d
load net {a:rsci.qa_d(59)} -attr vt d
load net {a:rsci.qa_d(60)} -attr vt d
load net {a:rsci.qa_d(61)} -attr vt d
load net {a:rsci.qa_d(62)} -attr vt d
load net {a:rsci.qa_d(63)} -attr vt d
load netBundle {a:rsci.qa_d} 64 {a:rsci.qa_d(0)} {a:rsci.qa_d(1)} {a:rsci.qa_d(2)} {a:rsci.qa_d(3)} {a:rsci.qa_d(4)} {a:rsci.qa_d(5)} {a:rsci.qa_d(6)} {a:rsci.qa_d(7)} {a:rsci.qa_d(8)} {a:rsci.qa_d(9)} {a:rsci.qa_d(10)} {a:rsci.qa_d(11)} {a:rsci.qa_d(12)} {a:rsci.qa_d(13)} {a:rsci.qa_d(14)} {a:rsci.qa_d(15)} {a:rsci.qa_d(16)} {a:rsci.qa_d(17)} {a:rsci.qa_d(18)} {a:rsci.qa_d(19)} {a:rsci.qa_d(20)} {a:rsci.qa_d(21)} {a:rsci.qa_d(22)} {a:rsci.qa_d(23)} {a:rsci.qa_d(24)} {a:rsci.qa_d(25)} {a:rsci.qa_d(26)} {a:rsci.qa_d(27)} {a:rsci.qa_d(28)} {a:rsci.qa_d(29)} {a:rsci.qa_d(30)} {a:rsci.qa_d(31)} {a:rsci.qa_d(32)} {a:rsci.qa_d(33)} {a:rsci.qa_d(34)} {a:rsci.qa_d(35)} {a:rsci.qa_d(36)} {a:rsci.qa_d(37)} {a:rsci.qa_d(38)} {a:rsci.qa_d(39)} {a:rsci.qa_d(40)} {a:rsci.qa_d(41)} {a:rsci.qa_d(42)} {a:rsci.qa_d(43)} {a:rsci.qa_d(44)} {a:rsci.qa_d(45)} {a:rsci.qa_d(46)} {a:rsci.qa_d(47)} {a:rsci.qa_d(48)} {a:rsci.qa_d(49)} {a:rsci.qa_d(50)} {a:rsci.qa_d(51)} {a:rsci.qa_d(52)} {a:rsci.qa_d(53)} {a:rsci.qa_d(54)} {a:rsci.qa_d(55)} {a:rsci.qa_d(56)} {a:rsci.qa_d(57)} {a:rsci.qa_d(58)} {a:rsci.qa_d(59)} {a:rsci.qa_d(60)} {a:rsci.qa_d(61)} {a:rsci.qa_d(62)} {a:rsci.qa_d(63)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-138 -attr oid 136 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d}
load net {a:rsci.qa_d(0)} -port {a:rsci.qa_d(0)} -attr vt d
load net {a:rsci.qa_d(1)} -port {a:rsci.qa_d(1)} -attr vt d
load net {a:rsci.qa_d(2)} -port {a:rsci.qa_d(2)} -attr vt d
load net {a:rsci.qa_d(3)} -port {a:rsci.qa_d(3)} -attr vt d
load net {a:rsci.qa_d(4)} -port {a:rsci.qa_d(4)} -attr vt d
load net {a:rsci.qa_d(5)} -port {a:rsci.qa_d(5)} -attr vt d
load net {a:rsci.qa_d(6)} -port {a:rsci.qa_d(6)} -attr vt d
load net {a:rsci.qa_d(7)} -port {a:rsci.qa_d(7)} -attr vt d
load net {a:rsci.qa_d(8)} -port {a:rsci.qa_d(8)} -attr vt d
load net {a:rsci.qa_d(9)} -port {a:rsci.qa_d(9)} -attr vt d
load net {a:rsci.qa_d(10)} -port {a:rsci.qa_d(10)} -attr vt d
load net {a:rsci.qa_d(11)} -port {a:rsci.qa_d(11)} -attr vt d
load net {a:rsci.qa_d(12)} -port {a:rsci.qa_d(12)} -attr vt d
load net {a:rsci.qa_d(13)} -port {a:rsci.qa_d(13)} -attr vt d
load net {a:rsci.qa_d(14)} -port {a:rsci.qa_d(14)} -attr vt d
load net {a:rsci.qa_d(15)} -port {a:rsci.qa_d(15)} -attr vt d
load net {a:rsci.qa_d(16)} -port {a:rsci.qa_d(16)} -attr vt d
load net {a:rsci.qa_d(17)} -port {a:rsci.qa_d(17)} -attr vt d
load net {a:rsci.qa_d(18)} -port {a:rsci.qa_d(18)} -attr vt d
load net {a:rsci.qa_d(19)} -port {a:rsci.qa_d(19)} -attr vt d
load net {a:rsci.qa_d(20)} -port {a:rsci.qa_d(20)} -attr vt d
load net {a:rsci.qa_d(21)} -port {a:rsci.qa_d(21)} -attr vt d
load net {a:rsci.qa_d(22)} -port {a:rsci.qa_d(22)} -attr vt d
load net {a:rsci.qa_d(23)} -port {a:rsci.qa_d(23)} -attr vt d
load net {a:rsci.qa_d(24)} -port {a:rsci.qa_d(24)} -attr vt d
load net {a:rsci.qa_d(25)} -port {a:rsci.qa_d(25)} -attr vt d
load net {a:rsci.qa_d(26)} -port {a:rsci.qa_d(26)} -attr vt d
load net {a:rsci.qa_d(27)} -port {a:rsci.qa_d(27)} -attr vt d
load net {a:rsci.qa_d(28)} -port {a:rsci.qa_d(28)} -attr vt d
load net {a:rsci.qa_d(29)} -port {a:rsci.qa_d(29)} -attr vt d
load net {a:rsci.qa_d(30)} -port {a:rsci.qa_d(30)} -attr vt d
load net {a:rsci.qa_d(31)} -port {a:rsci.qa_d(31)} -attr vt d
load net {a:rsci.qa_d(32)} -port {a:rsci.qa_d(32)} -attr vt d
load net {a:rsci.qa_d(33)} -port {a:rsci.qa_d(33)} -attr vt d
load net {a:rsci.qa_d(34)} -port {a:rsci.qa_d(34)} -attr vt d
load net {a:rsci.qa_d(35)} -port {a:rsci.qa_d(35)} -attr vt d
load net {a:rsci.qa_d(36)} -port {a:rsci.qa_d(36)} -attr vt d
load net {a:rsci.qa_d(37)} -port {a:rsci.qa_d(37)} -attr vt d
load net {a:rsci.qa_d(38)} -port {a:rsci.qa_d(38)} -attr vt d
load net {a:rsci.qa_d(39)} -port {a:rsci.qa_d(39)} -attr vt d
load net {a:rsci.qa_d(40)} -port {a:rsci.qa_d(40)} -attr vt d
load net {a:rsci.qa_d(41)} -port {a:rsci.qa_d(41)} -attr vt d
load net {a:rsci.qa_d(42)} -port {a:rsci.qa_d(42)} -attr vt d
load net {a:rsci.qa_d(43)} -port {a:rsci.qa_d(43)} -attr vt d
load net {a:rsci.qa_d(44)} -port {a:rsci.qa_d(44)} -attr vt d
load net {a:rsci.qa_d(45)} -port {a:rsci.qa_d(45)} -attr vt d
load net {a:rsci.qa_d(46)} -port {a:rsci.qa_d(46)} -attr vt d
load net {a:rsci.qa_d(47)} -port {a:rsci.qa_d(47)} -attr vt d
load net {a:rsci.qa_d(48)} -port {a:rsci.qa_d(48)} -attr vt d
load net {a:rsci.qa_d(49)} -port {a:rsci.qa_d(49)} -attr vt d
load net {a:rsci.qa_d(50)} -port {a:rsci.qa_d(50)} -attr vt d
load net {a:rsci.qa_d(51)} -port {a:rsci.qa_d(51)} -attr vt d
load net {a:rsci.qa_d(52)} -port {a:rsci.qa_d(52)} -attr vt d
load net {a:rsci.qa_d(53)} -port {a:rsci.qa_d(53)} -attr vt d
load net {a:rsci.qa_d(54)} -port {a:rsci.qa_d(54)} -attr vt d
load net {a:rsci.qa_d(55)} -port {a:rsci.qa_d(55)} -attr vt d
load net {a:rsci.qa_d(56)} -port {a:rsci.qa_d(56)} -attr vt d
load net {a:rsci.qa_d(57)} -port {a:rsci.qa_d(57)} -attr vt d
load net {a:rsci.qa_d(58)} -port {a:rsci.qa_d(58)} -attr vt d
load net {a:rsci.qa_d(59)} -port {a:rsci.qa_d(59)} -attr vt d
load net {a:rsci.qa_d(60)} -port {a:rsci.qa_d(60)} -attr vt d
load net {a:rsci.qa_d(61)} -port {a:rsci.qa_d(61)} -attr vt d
load net {a:rsci.qa_d(62)} -port {a:rsci.qa_d(62)} -attr vt d
load net {a:rsci.qa_d(63)} -port {a:rsci.qa_d(63)} -attr vt d
load netBundle {a:rsci.qa_d} 64 {a:rsci.qa_d(0)} {a:rsci.qa_d(1)} {a:rsci.qa_d(2)} {a:rsci.qa_d(3)} {a:rsci.qa_d(4)} {a:rsci.qa_d(5)} {a:rsci.qa_d(6)} {a:rsci.qa_d(7)} {a:rsci.qa_d(8)} {a:rsci.qa_d(9)} {a:rsci.qa_d(10)} {a:rsci.qa_d(11)} {a:rsci.qa_d(12)} {a:rsci.qa_d(13)} {a:rsci.qa_d(14)} {a:rsci.qa_d(15)} {a:rsci.qa_d(16)} {a:rsci.qa_d(17)} {a:rsci.qa_d(18)} {a:rsci.qa_d(19)} {a:rsci.qa_d(20)} {a:rsci.qa_d(21)} {a:rsci.qa_d(22)} {a:rsci.qa_d(23)} {a:rsci.qa_d(24)} {a:rsci.qa_d(25)} {a:rsci.qa_d(26)} {a:rsci.qa_d(27)} {a:rsci.qa_d(28)} {a:rsci.qa_d(29)} {a:rsci.qa_d(30)} {a:rsci.qa_d(31)} {a:rsci.qa_d(32)} {a:rsci.qa_d(33)} {a:rsci.qa_d(34)} {a:rsci.qa_d(35)} {a:rsci.qa_d(36)} {a:rsci.qa_d(37)} {a:rsci.qa_d(38)} {a:rsci.qa_d(39)} {a:rsci.qa_d(40)} {a:rsci.qa_d(41)} {a:rsci.qa_d(42)} {a:rsci.qa_d(43)} {a:rsci.qa_d(44)} {a:rsci.qa_d(45)} {a:rsci.qa_d(46)} {a:rsci.qa_d(47)} {a:rsci.qa_d(48)} {a:rsci.qa_d(49)} {a:rsci.qa_d(50)} {a:rsci.qa_d(51)} {a:rsci.qa_d(52)} {a:rsci.qa_d(53)} {a:rsci.qa_d(54)} {a:rsci.qa_d(55)} {a:rsci.qa_d(56)} {a:rsci.qa_d(57)} {a:rsci.qa_d(58)} {a:rsci.qa_d(59)} {a:rsci.qa_d(60)} {a:rsci.qa_d(61)} {a:rsci.qa_d(62)} {a:rsci.qa_d(63)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-139 -attr oid 137 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d}
load net {a:rsci.adra_d.core(0)} -attr vt d
load net {a:rsci.adra_d.core(1)} -attr vt d
load net {a:rsci.adra_d.core(2)} -attr vt d
load net {a:rsci.adra_d.core(3)} -attr vt d
load net {a:rsci.adra_d.core(4)} -attr vt d
load net {a:rsci.adra_d.core(5)} -attr vt d
load net {a:rsci.adra_d.core(6)} -attr vt d
load net {a:rsci.adra_d.core(7)} -attr vt d
load netBundle {a:rsci.adra_d.core} 8 {a:rsci.adra_d.core(0)} {a:rsci.adra_d.core(1)} {a:rsci.adra_d.core(2)} {a:rsci.adra_d.core(3)} {a:rsci.adra_d.core(4)} {a:rsci.adra_d.core(5)} {a:rsci.adra_d.core(6)} {a:rsci.adra_d.core(7)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-140 -attr oid 138 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.adra_d.core}
load net {a:rsci.adra_d.core(0)} -port {a:rsci.adra_d.core(0)} -attr vt d
load net {a:rsci.adra_d.core(1)} -port {a:rsci.adra_d.core(1)} -attr vt d
load net {a:rsci.adra_d.core(2)} -port {a:rsci.adra_d.core(2)} -attr vt d
load net {a:rsci.adra_d.core(3)} -port {a:rsci.adra_d.core(3)} -attr vt d
load net {a:rsci.adra_d.core(4)} -port {a:rsci.adra_d.core(4)} -attr vt d
load net {a:rsci.adra_d.core(5)} -port {a:rsci.adra_d.core(5)} -attr vt d
load net {a:rsci.adra_d.core(6)} -port {a:rsci.adra_d.core(6)} -attr vt d
load net {a:rsci.adra_d.core(7)} -port {a:rsci.adra_d.core(7)} -attr vt d
load netBundle {a:rsci.adra_d.core} 8 {a:rsci.adra_d.core(0)} {a:rsci.adra_d.core(1)} {a:rsci.adra_d.core(2)} {a:rsci.adra_d.core(3)} {a:rsci.adra_d.core(4)} {a:rsci.adra_d.core(5)} {a:rsci.adra_d.core(6)} {a:rsci.adra_d.core(7)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-141 -attr oid 139 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.adra_d.core}
load net {a:rsci.qa_d.mxwt(0)} -attr vt d
load net {a:rsci.qa_d.mxwt(1)} -attr vt d
load net {a:rsci.qa_d.mxwt(2)} -attr vt d
load net {a:rsci.qa_d.mxwt(3)} -attr vt d
load net {a:rsci.qa_d.mxwt(4)} -attr vt d
load net {a:rsci.qa_d.mxwt(5)} -attr vt d
load net {a:rsci.qa_d.mxwt(6)} -attr vt d
load net {a:rsci.qa_d.mxwt(7)} -attr vt d
load net {a:rsci.qa_d.mxwt(8)} -attr vt d
load net {a:rsci.qa_d.mxwt(9)} -attr vt d
load net {a:rsci.qa_d.mxwt(10)} -attr vt d
load net {a:rsci.qa_d.mxwt(11)} -attr vt d
load net {a:rsci.qa_d.mxwt(12)} -attr vt d
load net {a:rsci.qa_d.mxwt(13)} -attr vt d
load net {a:rsci.qa_d.mxwt(14)} -attr vt d
load net {a:rsci.qa_d.mxwt(15)} -attr vt d
load net {a:rsci.qa_d.mxwt(16)} -attr vt d
load net {a:rsci.qa_d.mxwt(17)} -attr vt d
load net {a:rsci.qa_d.mxwt(18)} -attr vt d
load net {a:rsci.qa_d.mxwt(19)} -attr vt d
load net {a:rsci.qa_d.mxwt(20)} -attr vt d
load net {a:rsci.qa_d.mxwt(21)} -attr vt d
load net {a:rsci.qa_d.mxwt(22)} -attr vt d
load net {a:rsci.qa_d.mxwt(23)} -attr vt d
load net {a:rsci.qa_d.mxwt(24)} -attr vt d
load net {a:rsci.qa_d.mxwt(25)} -attr vt d
load net {a:rsci.qa_d.mxwt(26)} -attr vt d
load net {a:rsci.qa_d.mxwt(27)} -attr vt d
load net {a:rsci.qa_d.mxwt(28)} -attr vt d
load net {a:rsci.qa_d.mxwt(29)} -attr vt d
load net {a:rsci.qa_d.mxwt(30)} -attr vt d
load net {a:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {a:rsci.qa_d.mxwt} 32 {a:rsci.qa_d.mxwt(0)} {a:rsci.qa_d.mxwt(1)} {a:rsci.qa_d.mxwt(2)} {a:rsci.qa_d.mxwt(3)} {a:rsci.qa_d.mxwt(4)} {a:rsci.qa_d.mxwt(5)} {a:rsci.qa_d.mxwt(6)} {a:rsci.qa_d.mxwt(7)} {a:rsci.qa_d.mxwt(8)} {a:rsci.qa_d.mxwt(9)} {a:rsci.qa_d.mxwt(10)} {a:rsci.qa_d.mxwt(11)} {a:rsci.qa_d.mxwt(12)} {a:rsci.qa_d.mxwt(13)} {a:rsci.qa_d.mxwt(14)} {a:rsci.qa_d.mxwt(15)} {a:rsci.qa_d.mxwt(16)} {a:rsci.qa_d.mxwt(17)} {a:rsci.qa_d.mxwt(18)} {a:rsci.qa_d.mxwt(19)} {a:rsci.qa_d.mxwt(20)} {a:rsci.qa_d.mxwt(21)} {a:rsci.qa_d.mxwt(22)} {a:rsci.qa_d.mxwt(23)} {a:rsci.qa_d.mxwt(24)} {a:rsci.qa_d.mxwt(25)} {a:rsci.qa_d.mxwt(26)} {a:rsci.qa_d.mxwt(27)} {a:rsci.qa_d.mxwt(28)} {a:rsci.qa_d.mxwt(29)} {a:rsci.qa_d.mxwt(30)} {a:rsci.qa_d.mxwt(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-142 -attr oid 140 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(0)} -port {a:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(1)} -port {a:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(2)} -port {a:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(3)} -port {a:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(4)} -port {a:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(5)} -port {a:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(6)} -port {a:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(7)} -port {a:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(8)} -port {a:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(9)} -port {a:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(10)} -port {a:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(11)} -port {a:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(12)} -port {a:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(13)} -port {a:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(14)} -port {a:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(15)} -port {a:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(16)} -port {a:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(17)} -port {a:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(18)} -port {a:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(19)} -port {a:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(20)} -port {a:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(21)} -port {a:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(22)} -port {a:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(23)} -port {a:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(24)} -port {a:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(25)} -port {a:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(26)} -port {a:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(27)} -port {a:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(28)} -port {a:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(29)} -port {a:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(30)} -port {a:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(31)} -port {a:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-143 -attr oid 141 -attr vt d
load net {a:rsci.biwt} -port {a:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-144 -attr oid 142 -attr vt d
load net {a:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-145 -attr oid 143 -attr vt d
load net {a:rsci.bdwt} -port {a:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-146 -attr oid 144 -attr vt d
load inst "ADD_LOOP:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-147 -attr oid 145 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {a:rsci.bcwt} -pin  "ADD_LOOP:nor#1" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bcwt}
load net {a:rsci.biwt} -pin  "ADD_LOOP:nor#1" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.biwt}
load net {ADD_LOOP:nor#1.itm} -pin  "ADD_LOOP:nor#1" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:nor#1.itm}
load inst "ADD_LOOP:nor" "nor(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-148 -attr oid 146 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:nor} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {ADD_LOOP:nor#1.itm} -pin  "ADD_LOOP:nor" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:nor#1.itm}
load net {a:rsci.bdwt} -pin  "ADD_LOOP:nor" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bdwt}
load net {ADD_LOOP:nor.itm} -pin  "ADD_LOOP:nor" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:nor.itm}
load inst "reg(a:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-149 -attr oid 147 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {ADD_LOOP:nor.itm} -pin  "reg(a:rsci.bcwt)" {D(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:nor.itm}
load net {GND} -pin  "reg(a:rsci.bcwt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/0#2}
load net {clk} -pin  "reg(a:rsci.bcwt)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-150 -attr oid 148 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(a:rsci.bcwt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/rst}
load net {a:rsci.bcwt} -pin  "reg(a:rsci.bcwt)" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bcwt}
load inst "reg(a:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-151 -attr oid 149 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {a:rsci.qa_d(0)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(1)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(2)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(3)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(4)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(5)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(6)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(7)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(8)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(9)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(10)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(11)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(12)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(13)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(14)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(15)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(16)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(17)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(18)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(19)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(20)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(21)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(22)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(23)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(24)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(25)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(26)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(27)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(28)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(29)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(30)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {a:rsci.qa_d(31)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(a:rsci.qa_d.bfwt)#1" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-152 -attr oid 150 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/clk}
load net {a:rsci.biwt} -pin  "reg(a:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.biwt}
load net {a:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(a:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load inst "ADD_LOOP:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-153 -attr oid 151 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:mux#3} -attr area 32.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_mux(32,1,2)"
load net {a:rsci.qa_d(0)} -pin  "ADD_LOOP:mux#3" {A0(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(1)} -pin  "ADD_LOOP:mux#3" {A0(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(2)} -pin  "ADD_LOOP:mux#3" {A0(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(3)} -pin  "ADD_LOOP:mux#3" {A0(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(4)} -pin  "ADD_LOOP:mux#3" {A0(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(5)} -pin  "ADD_LOOP:mux#3" {A0(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(6)} -pin  "ADD_LOOP:mux#3" {A0(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(7)} -pin  "ADD_LOOP:mux#3" {A0(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(8)} -pin  "ADD_LOOP:mux#3" {A0(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(9)} -pin  "ADD_LOOP:mux#3" {A0(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(10)} -pin  "ADD_LOOP:mux#3" {A0(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(11)} -pin  "ADD_LOOP:mux#3" {A0(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(12)} -pin  "ADD_LOOP:mux#3" {A0(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(13)} -pin  "ADD_LOOP:mux#3" {A0(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(14)} -pin  "ADD_LOOP:mux#3" {A0(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(15)} -pin  "ADD_LOOP:mux#3" {A0(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(16)} -pin  "ADD_LOOP:mux#3" {A0(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(17)} -pin  "ADD_LOOP:mux#3" {A0(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(18)} -pin  "ADD_LOOP:mux#3" {A0(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(19)} -pin  "ADD_LOOP:mux#3" {A0(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(20)} -pin  "ADD_LOOP:mux#3" {A0(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(21)} -pin  "ADD_LOOP:mux#3" {A0(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(22)} -pin  "ADD_LOOP:mux#3" {A0(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(23)} -pin  "ADD_LOOP:mux#3" {A0(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(24)} -pin  "ADD_LOOP:mux#3" {A0(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(25)} -pin  "ADD_LOOP:mux#3" {A0(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(26)} -pin  "ADD_LOOP:mux#3" {A0(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(27)} -pin  "ADD_LOOP:mux#3" {A0(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(28)} -pin  "ADD_LOOP:mux#3" {A0(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(29)} -pin  "ADD_LOOP:mux#3" {A0(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(30)} -pin  "ADD_LOOP:mux#3" {A0(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d(31)} -pin  "ADD_LOOP:mux#3" {A0(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm}
load net {a:rsci.qa_d.bfwt(31:0)(0)} -pin  "ADD_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(1)} -pin  "ADD_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(2)} -pin  "ADD_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(3)} -pin  "ADD_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(4)} -pin  "ADD_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(5)} -pin  "ADD_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(6)} -pin  "ADD_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(7)} -pin  "ADD_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(8)} -pin  "ADD_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(9)} -pin  "ADD_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(10)} -pin  "ADD_LOOP:mux#3" {A1(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(11)} -pin  "ADD_LOOP:mux#3" {A1(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(12)} -pin  "ADD_LOOP:mux#3" {A1(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(13)} -pin  "ADD_LOOP:mux#3" {A1(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(14)} -pin  "ADD_LOOP:mux#3" {A1(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(15)} -pin  "ADD_LOOP:mux#3" {A1(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(16)} -pin  "ADD_LOOP:mux#3" {A1(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(17)} -pin  "ADD_LOOP:mux#3" {A1(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(18)} -pin  "ADD_LOOP:mux#3" {A1(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(19)} -pin  "ADD_LOOP:mux#3" {A1(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(20)} -pin  "ADD_LOOP:mux#3" {A1(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(21)} -pin  "ADD_LOOP:mux#3" {A1(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(22)} -pin  "ADD_LOOP:mux#3" {A1(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(23)} -pin  "ADD_LOOP:mux#3" {A1(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(24)} -pin  "ADD_LOOP:mux#3" {A1(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(25)} -pin  "ADD_LOOP:mux#3" {A1(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(26)} -pin  "ADD_LOOP:mux#3" {A1(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(27)} -pin  "ADD_LOOP:mux#3" {A1(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(28)} -pin  "ADD_LOOP:mux#3" {A1(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(29)} -pin  "ADD_LOOP:mux#3" {A1(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(30)} -pin  "ADD_LOOP:mux#3" {A1(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.qa_d.bfwt(31:0)(31)} -pin  "ADD_LOOP:mux#3" {A1(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.bfwt(31:0)}
load net {a:rsci.bcwt} -pin  "ADD_LOOP:mux#3" {S(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bcwt}
load net {a:rsci.qa_d.mxwt(0)} -pin  "ADD_LOOP:mux#3" {Z(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(1)} -pin  "ADD_LOOP:mux#3" {Z(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(2)} -pin  "ADD_LOOP:mux#3" {Z(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(3)} -pin  "ADD_LOOP:mux#3" {Z(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(4)} -pin  "ADD_LOOP:mux#3" {Z(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(5)} -pin  "ADD_LOOP:mux#3" {Z(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(6)} -pin  "ADD_LOOP:mux#3" {Z(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(7)} -pin  "ADD_LOOP:mux#3" {Z(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(8)} -pin  "ADD_LOOP:mux#3" {Z(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(9)} -pin  "ADD_LOOP:mux#3" {Z(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(10)} -pin  "ADD_LOOP:mux#3" {Z(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(11)} -pin  "ADD_LOOP:mux#3" {Z(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(12)} -pin  "ADD_LOOP:mux#3" {Z(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(13)} -pin  "ADD_LOOP:mux#3" {Z(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(14)} -pin  "ADD_LOOP:mux#3" {Z(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(15)} -pin  "ADD_LOOP:mux#3" {Z(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(16)} -pin  "ADD_LOOP:mux#3" {Z(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(17)} -pin  "ADD_LOOP:mux#3" {Z(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(18)} -pin  "ADD_LOOP:mux#3" {Z(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(19)} -pin  "ADD_LOOP:mux#3" {Z(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(20)} -pin  "ADD_LOOP:mux#3" {Z(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(21)} -pin  "ADD_LOOP:mux#3" {Z(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(22)} -pin  "ADD_LOOP:mux#3" {Z(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(23)} -pin  "ADD_LOOP:mux#3" {Z(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(24)} -pin  "ADD_LOOP:mux#3" {Z(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(25)} -pin  "ADD_LOOP:mux#3" {Z(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(26)} -pin  "ADD_LOOP:mux#3" {Z(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(27)} -pin  "ADD_LOOP:mux#3" {Z(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(28)} -pin  "ADD_LOOP:mux#3" {Z(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(29)} -pin  "ADD_LOOP:mux#3" {Z(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(30)} -pin  "ADD_LOOP:mux#3" {Z(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(31)} -pin  "ADD_LOOP:mux#3" {Z(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt}
### END MODULE 

module new "axi_test:core:a:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-154 -attr oid 152 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-155 -attr oid 153 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/rst}
load portBus a:rsci.adra_d(3:0) output 4 {a:rsci.adra_d(3)} {a:rsci.adra_d(2)} {a:rsci.adra_d(1)} {a:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-156 -attr oid 154 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d}
load portBus a:rsci.qa_d(63:0) input 64 {a:rsci.qa_d(63)} {a:rsci.qa_d(62)} {a:rsci.qa_d(61)} {a:rsci.qa_d(60)} {a:rsci.qa_d(59)} {a:rsci.qa_d(58)} {a:rsci.qa_d(57)} {a:rsci.qa_d(56)} {a:rsci.qa_d(55)} {a:rsci.qa_d(54)} {a:rsci.qa_d(53)} {a:rsci.qa_d(52)} {a:rsci.qa_d(51)} {a:rsci.qa_d(50)} {a:rsci.qa_d(49)} {a:rsci.qa_d(48)} {a:rsci.qa_d(47)} {a:rsci.qa_d(46)} {a:rsci.qa_d(45)} {a:rsci.qa_d(44)} {a:rsci.qa_d(43)} {a:rsci.qa_d(42)} {a:rsci.qa_d(41)} {a:rsci.qa_d(40)} {a:rsci.qa_d(39)} {a:rsci.qa_d(38)} {a:rsci.qa_d(37)} {a:rsci.qa_d(36)} {a:rsci.qa_d(35)} {a:rsci.qa_d(34)} {a:rsci.qa_d(33)} {a:rsci.qa_d(32)} {a:rsci.qa_d(31)} {a:rsci.qa_d(30)} {a:rsci.qa_d(29)} {a:rsci.qa_d(28)} {a:rsci.qa_d(27)} {a:rsci.qa_d(26)} {a:rsci.qa_d(25)} {a:rsci.qa_d(24)} {a:rsci.qa_d(23)} {a:rsci.qa_d(22)} {a:rsci.qa_d(21)} {a:rsci.qa_d(20)} {a:rsci.qa_d(19)} {a:rsci.qa_d(18)} {a:rsci.qa_d(17)} {a:rsci.qa_d(16)} {a:rsci.qa_d(15)} {a:rsci.qa_d(14)} {a:rsci.qa_d(13)} {a:rsci.qa_d(12)} {a:rsci.qa_d(11)} {a:rsci.qa_d(10)} {a:rsci.qa_d(9)} {a:rsci.qa_d(8)} {a:rsci.qa_d(7)} {a:rsci.qa_d(6)} {a:rsci.qa_d(5)} {a:rsci.qa_d(4)} {a:rsci.qa_d(3)} {a:rsci.qa_d(2)} {a:rsci.qa_d(1)} {a:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-157 -attr oid 155 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load portBus a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-158 -attr oid 156 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-159 -attr oid 157 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-160 -attr oid 158 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/core.wten}
load port {a:rsci.oswt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-161 -attr oid 159 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.oswt}
load portBus a:rsci.adra_d.core(7:0) input 8 {a:rsci.adra_d.core(7)} {a:rsci.adra_d.core(6)} {a:rsci.adra_d.core(5)} {a:rsci.adra_d.core(4)} {a:rsci.adra_d.core(3)} {a:rsci.adra_d.core(2)} {a:rsci.adra_d.core(1)} {a:rsci.adra_d.core(0)} -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-162 -attr oid 160 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d.core}
load portBus a:rsci.qa_d.mxwt(31:0) output 32 {a:rsci.qa_d.mxwt(31)} {a:rsci.qa_d.mxwt(30)} {a:rsci.qa_d.mxwt(29)} {a:rsci.qa_d.mxwt(28)} {a:rsci.qa_d.mxwt(27)} {a:rsci.qa_d.mxwt(26)} {a:rsci.qa_d.mxwt(25)} {a:rsci.qa_d.mxwt(24)} {a:rsci.qa_d.mxwt(23)} {a:rsci.qa_d.mxwt(22)} {a:rsci.qa_d.mxwt(21)} {a:rsci.qa_d.mxwt(20)} {a:rsci.qa_d.mxwt(19)} {a:rsci.qa_d.mxwt(18)} {a:rsci.qa_d.mxwt(17)} {a:rsci.qa_d.mxwt(16)} {a:rsci.qa_d.mxwt(15)} {a:rsci.qa_d.mxwt(14)} {a:rsci.qa_d.mxwt(13)} {a:rsci.qa_d.mxwt(12)} {a:rsci.qa_d.mxwt(11)} {a:rsci.qa_d.mxwt(10)} {a:rsci.qa_d.mxwt(9)} {a:rsci.qa_d.mxwt(8)} {a:rsci.qa_d.mxwt(7)} {a:rsci.qa_d.mxwt(6)} {a:rsci.qa_d.mxwt(5)} {a:rsci.qa_d.mxwt(4)} {a:rsci.qa_d.mxwt(3)} {a:rsci.qa_d.mxwt(2)} {a:rsci.qa_d.mxwt(1)} {a:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-163 -attr oid 161 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load portBus a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-164 -attr oid 162 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-165 -attr oid 163 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/core.wten.pff}
load port {a:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-166 -attr oid 164 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.oswt.pff}
load symbol "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {a:rsci.oswt} input \
     portBus a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {a:rsci.biwt} output \
     port {a:rsci.bdwt} output \
     portBus a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     port {core.wten.pff} input \
     port {a:rsci.oswt.pff} input \

load symbol "axi_test:core:a:rsci#1:a:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus a:rsci.adra_d(3:0) output 4 {a:rsci.adra_d(3)} {a:rsci.adra_d(2)} {a:rsci.adra_d(1)} {a:rsci.adra_d(0)} \
     portBus a:rsci.qa_d(63:0) input 64 {a:rsci.qa_d(63)} {a:rsci.qa_d(62)} {a:rsci.qa_d(61)} {a:rsci.qa_d(60)} {a:rsci.qa_d(59)} {a:rsci.qa_d(58)} {a:rsci.qa_d(57)} {a:rsci.qa_d(56)} {a:rsci.qa_d(55)} {a:rsci.qa_d(54)} {a:rsci.qa_d(53)} {a:rsci.qa_d(52)} {a:rsci.qa_d(51)} {a:rsci.qa_d(50)} {a:rsci.qa_d(49)} {a:rsci.qa_d(48)} {a:rsci.qa_d(47)} {a:rsci.qa_d(46)} {a:rsci.qa_d(45)} {a:rsci.qa_d(44)} {a:rsci.qa_d(43)} {a:rsci.qa_d(42)} {a:rsci.qa_d(41)} {a:rsci.qa_d(40)} {a:rsci.qa_d(39)} {a:rsci.qa_d(38)} {a:rsci.qa_d(37)} {a:rsci.qa_d(36)} {a:rsci.qa_d(35)} {a:rsci.qa_d(34)} {a:rsci.qa_d(33)} {a:rsci.qa_d(32)} {a:rsci.qa_d(31)} {a:rsci.qa_d(30)} {a:rsci.qa_d(29)} {a:rsci.qa_d(28)} {a:rsci.qa_d(27)} {a:rsci.qa_d(26)} {a:rsci.qa_d(25)} {a:rsci.qa_d(24)} {a:rsci.qa_d(23)} {a:rsci.qa_d(22)} {a:rsci.qa_d(21)} {a:rsci.qa_d(20)} {a:rsci.qa_d(19)} {a:rsci.qa_d(18)} {a:rsci.qa_d(17)} {a:rsci.qa_d(16)} {a:rsci.qa_d(15)} {a:rsci.qa_d(14)} {a:rsci.qa_d(13)} {a:rsci.qa_d(12)} {a:rsci.qa_d(11)} {a:rsci.qa_d(10)} {a:rsci.qa_d(9)} {a:rsci.qa_d(8)} {a:rsci.qa_d(7)} {a:rsci.qa_d(6)} {a:rsci.qa_d(5)} {a:rsci.qa_d(4)} {a:rsci.qa_d(3)} {a:rsci.qa_d(2)} {a:rsci.qa_d(1)} {a:rsci.qa_d(0)} \
     portBus a:rsci.adra_d.core(7:0) input 8 {a:rsci.adra_d.core(7)} {a:rsci.adra_d.core(6)} {a:rsci.adra_d.core(5)} {a:rsci.adra_d.core(4)} {a:rsci.adra_d.core(3)} {a:rsci.adra_d.core(2)} {a:rsci.adra_d.core(1)} {a:rsci.adra_d.core(0)} \
     portBus a:rsci.qa_d.mxwt(31:0) output 32 {a:rsci.qa_d.mxwt(31)} {a:rsci.qa_d.mxwt(30)} {a:rsci.qa_d.mxwt(29)} {a:rsci.qa_d.mxwt(28)} {a:rsci.qa_d.mxwt(27)} {a:rsci.qa_d.mxwt(26)} {a:rsci.qa_d.mxwt(25)} {a:rsci.qa_d.mxwt(24)} {a:rsci.qa_d.mxwt(23)} {a:rsci.qa_d.mxwt(22)} {a:rsci.qa_d.mxwt(21)} {a:rsci.qa_d.mxwt(20)} {a:rsci.qa_d.mxwt(19)} {a:rsci.qa_d.mxwt(18)} {a:rsci.qa_d.mxwt(17)} {a:rsci.qa_d.mxwt(16)} {a:rsci.qa_d.mxwt(15)} {a:rsci.qa_d.mxwt(14)} {a:rsci.qa_d.mxwt(13)} {a:rsci.qa_d.mxwt(12)} {a:rsci.qa_d.mxwt(11)} {a:rsci.qa_d.mxwt(10)} {a:rsci.qa_d.mxwt(9)} {a:rsci.qa_d.mxwt(8)} {a:rsci.qa_d.mxwt(7)} {a:rsci.qa_d.mxwt(6)} {a:rsci.qa_d.mxwt(5)} {a:rsci.qa_d.mxwt(4)} {a:rsci.qa_d.mxwt(3)} {a:rsci.qa_d.mxwt(2)} {a:rsci.qa_d.mxwt(1)} {a:rsci.qa_d.mxwt(0)} \
     port {a:rsci.biwt} input \
     port {a:rsci.bdwt} input \

load net {a:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-167 -attr oid 165 -attr vt d
load net {a:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-168 -attr oid 166 -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-169 -attr oid 167 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {a:rsci.qa_d.mxwt:pconst(0)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(1)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(2)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(3)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(4)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(5)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(6)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(7)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(8)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(9)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(10)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(11)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(12)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(13)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(14)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(15)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(16)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(17)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(18)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(19)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(20)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(21)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(22)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(23)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(24)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(25)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(26)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(27)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(28)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(29)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(30)} -attr vt d
load net {a:rsci.qa_d.mxwt:pconst(31)} -attr vt d
load netBundle {a:rsci.qa_d.mxwt:pconst} 32 {a:rsci.qa_d.mxwt:pconst(0)} {a:rsci.qa_d.mxwt:pconst(1)} {a:rsci.qa_d.mxwt:pconst(2)} {a:rsci.qa_d.mxwt:pconst(3)} {a:rsci.qa_d.mxwt:pconst(4)} {a:rsci.qa_d.mxwt:pconst(5)} {a:rsci.qa_d.mxwt:pconst(6)} {a:rsci.qa_d.mxwt:pconst(7)} {a:rsci.qa_d.mxwt:pconst(8)} {a:rsci.qa_d.mxwt:pconst(9)} {a:rsci.qa_d.mxwt:pconst(10)} {a:rsci.qa_d.mxwt:pconst(11)} {a:rsci.qa_d.mxwt:pconst(12)} {a:rsci.qa_d.mxwt:pconst(13)} {a:rsci.qa_d.mxwt:pconst(14)} {a:rsci.qa_d.mxwt:pconst(15)} {a:rsci.qa_d.mxwt:pconst(16)} {a:rsci.qa_d.mxwt:pconst(17)} {a:rsci.qa_d.mxwt:pconst(18)} {a:rsci.qa_d.mxwt:pconst(19)} {a:rsci.qa_d.mxwt:pconst(20)} {a:rsci.qa_d.mxwt:pconst(21)} {a:rsci.qa_d.mxwt:pconst(22)} {a:rsci.qa_d.mxwt:pconst(23)} {a:rsci.qa_d.mxwt:pconst(24)} {a:rsci.qa_d.mxwt:pconst(25)} {a:rsci.qa_d.mxwt:pconst(26)} {a:rsci.qa_d.mxwt:pconst(27)} {a:rsci.qa_d.mxwt:pconst(28)} {a:rsci.qa_d.mxwt:pconst(29)} {a:rsci.qa_d.mxwt:pconst(30)} {a:rsci.qa_d.mxwt:pconst(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-170 -attr oid 168 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.adra_d.reg(0)} -attr vt d
load net {a:rsci.adra_d.reg(1)} -attr vt d
load net {a:rsci.adra_d.reg(2)} -attr vt d
load net {a:rsci.adra_d.reg(3)} -attr vt d
load netBundle {a:rsci.adra_d.reg} 4 {a:rsci.adra_d.reg(0)} {a:rsci.adra_d.reg(1)} {a:rsci.adra_d.reg(2)} {a:rsci.adra_d.reg(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-171 -attr oid 169 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d.reg}
load net {ADD_LOOP:conc.itm(0)} -attr vt d
load net {ADD_LOOP:conc.itm(1)} -attr vt d
load netBundle {ADD_LOOP:conc.itm} 2 {ADD_LOOP:conc.itm(0)} {ADD_LOOP:conc.itm(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-172 -attr oid 170 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc.itm}
load net {ADD_LOOP:conc#5.itm(0)} -attr vt d
load net {ADD_LOOP:conc#5.itm(1)} -attr vt d
load net {ADD_LOOP:conc#5.itm(2)} -attr vt d
load net {ADD_LOOP:conc#5.itm(3)} -attr vt d
load net {ADD_LOOP:conc#5.itm(4)} -attr vt d
load net {ADD_LOOP:conc#5.itm(5)} -attr vt d
load net {ADD_LOOP:conc#5.itm(6)} -attr vt d
load net {ADD_LOOP:conc#5.itm(7)} -attr vt d
load netBundle {ADD_LOOP:conc#5.itm} 8 {ADD_LOOP:conc#5.itm(0)} {ADD_LOOP:conc#5.itm(1)} {ADD_LOOP:conc#5.itm(2)} {ADD_LOOP:conc#5.itm(3)} {ADD_LOOP:conc#5.itm(4)} {ADD_LOOP:conc#5.itm(5)} {ADD_LOOP:conc#5.itm(6)} {ADD_LOOP:conc#5.itm(7)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-173 -attr oid 171 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc#5.itm}
load net {ADD_LOOP:slc(a:rsci.adra_d.core)(3-0).itm(0)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.adra_d.core)(3-0).itm(1)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.adra_d.core)(3-0).itm(2)} -attr vt d
load net {ADD_LOOP:slc(a:rsci.adra_d.core)(3-0).itm(3)} -attr vt d
load netBundle {ADD_LOOP:slc(a:rsci.adra_d.core)(3-0).itm} 4 {ADD_LOOP:slc(a:rsci.adra_d.core)(3-0).itm(0)} {ADD_LOOP:slc(a:rsci.adra_d.core)(3-0).itm(1)} {ADD_LOOP:slc(a:rsci.adra_d.core)(3-0).itm(2)} {ADD_LOOP:slc(a:rsci.adra_d.core)(3-0).itm(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-174 -attr oid 172 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:slc(a:rsci.adra_d.core)(3-0).itm}
load net {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-175 -attr oid 173 -attr vt d
load net {clk} -port {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-176 -attr oid 174 -attr vt d
load net {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-177 -attr oid 175 -attr vt d
load net {rst} -port {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-178 -attr oid 176 -attr vt d
load net {a:rsci.adra_d(0)} -attr vt d
load net {a:rsci.adra_d(1)} -attr vt d
load net {a:rsci.adra_d(2)} -attr vt d
load net {a:rsci.adra_d(3)} -attr vt d
load netBundle {a:rsci.adra_d} 4 {a:rsci.adra_d(0)} {a:rsci.adra_d(1)} {a:rsci.adra_d(2)} {a:rsci.adra_d(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-179 -attr oid 177 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d}
load net {a:rsci.adra_d.reg(0)} -port {a:rsci.adra_d(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d}
load net {a:rsci.adra_d.reg(1)} -port {a:rsci.adra_d(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d}
load net {a:rsci.adra_d.reg(2)} -port {a:rsci.adra_d(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d}
load net {a:rsci.adra_d.reg(3)} -port {a:rsci.adra_d(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d}
load net {a:rsci.qa_d(0)} -attr vt d
load net {a:rsci.qa_d(1)} -attr vt d
load net {a:rsci.qa_d(2)} -attr vt d
load net {a:rsci.qa_d(3)} -attr vt d
load net {a:rsci.qa_d(4)} -attr vt d
load net {a:rsci.qa_d(5)} -attr vt d
load net {a:rsci.qa_d(6)} -attr vt d
load net {a:rsci.qa_d(7)} -attr vt d
load net {a:rsci.qa_d(8)} -attr vt d
load net {a:rsci.qa_d(9)} -attr vt d
load net {a:rsci.qa_d(10)} -attr vt d
load net {a:rsci.qa_d(11)} -attr vt d
load net {a:rsci.qa_d(12)} -attr vt d
load net {a:rsci.qa_d(13)} -attr vt d
load net {a:rsci.qa_d(14)} -attr vt d
load net {a:rsci.qa_d(15)} -attr vt d
load net {a:rsci.qa_d(16)} -attr vt d
load net {a:rsci.qa_d(17)} -attr vt d
load net {a:rsci.qa_d(18)} -attr vt d
load net {a:rsci.qa_d(19)} -attr vt d
load net {a:rsci.qa_d(20)} -attr vt d
load net {a:rsci.qa_d(21)} -attr vt d
load net {a:rsci.qa_d(22)} -attr vt d
load net {a:rsci.qa_d(23)} -attr vt d
load net {a:rsci.qa_d(24)} -attr vt d
load net {a:rsci.qa_d(25)} -attr vt d
load net {a:rsci.qa_d(26)} -attr vt d
load net {a:rsci.qa_d(27)} -attr vt d
load net {a:rsci.qa_d(28)} -attr vt d
load net {a:rsci.qa_d(29)} -attr vt d
load net {a:rsci.qa_d(30)} -attr vt d
load net {a:rsci.qa_d(31)} -attr vt d
load net {a:rsci.qa_d(32)} -attr vt d
load net {a:rsci.qa_d(33)} -attr vt d
load net {a:rsci.qa_d(34)} -attr vt d
load net {a:rsci.qa_d(35)} -attr vt d
load net {a:rsci.qa_d(36)} -attr vt d
load net {a:rsci.qa_d(37)} -attr vt d
load net {a:rsci.qa_d(38)} -attr vt d
load net {a:rsci.qa_d(39)} -attr vt d
load net {a:rsci.qa_d(40)} -attr vt d
load net {a:rsci.qa_d(41)} -attr vt d
load net {a:rsci.qa_d(42)} -attr vt d
load net {a:rsci.qa_d(43)} -attr vt d
load net {a:rsci.qa_d(44)} -attr vt d
load net {a:rsci.qa_d(45)} -attr vt d
load net {a:rsci.qa_d(46)} -attr vt d
load net {a:rsci.qa_d(47)} -attr vt d
load net {a:rsci.qa_d(48)} -attr vt d
load net {a:rsci.qa_d(49)} -attr vt d
load net {a:rsci.qa_d(50)} -attr vt d
load net {a:rsci.qa_d(51)} -attr vt d
load net {a:rsci.qa_d(52)} -attr vt d
load net {a:rsci.qa_d(53)} -attr vt d
load net {a:rsci.qa_d(54)} -attr vt d
load net {a:rsci.qa_d(55)} -attr vt d
load net {a:rsci.qa_d(56)} -attr vt d
load net {a:rsci.qa_d(57)} -attr vt d
load net {a:rsci.qa_d(58)} -attr vt d
load net {a:rsci.qa_d(59)} -attr vt d
load net {a:rsci.qa_d(60)} -attr vt d
load net {a:rsci.qa_d(61)} -attr vt d
load net {a:rsci.qa_d(62)} -attr vt d
load net {a:rsci.qa_d(63)} -attr vt d
load netBundle {a:rsci.qa_d} 64 {a:rsci.qa_d(0)} {a:rsci.qa_d(1)} {a:rsci.qa_d(2)} {a:rsci.qa_d(3)} {a:rsci.qa_d(4)} {a:rsci.qa_d(5)} {a:rsci.qa_d(6)} {a:rsci.qa_d(7)} {a:rsci.qa_d(8)} {a:rsci.qa_d(9)} {a:rsci.qa_d(10)} {a:rsci.qa_d(11)} {a:rsci.qa_d(12)} {a:rsci.qa_d(13)} {a:rsci.qa_d(14)} {a:rsci.qa_d(15)} {a:rsci.qa_d(16)} {a:rsci.qa_d(17)} {a:rsci.qa_d(18)} {a:rsci.qa_d(19)} {a:rsci.qa_d(20)} {a:rsci.qa_d(21)} {a:rsci.qa_d(22)} {a:rsci.qa_d(23)} {a:rsci.qa_d(24)} {a:rsci.qa_d(25)} {a:rsci.qa_d(26)} {a:rsci.qa_d(27)} {a:rsci.qa_d(28)} {a:rsci.qa_d(29)} {a:rsci.qa_d(30)} {a:rsci.qa_d(31)} {a:rsci.qa_d(32)} {a:rsci.qa_d(33)} {a:rsci.qa_d(34)} {a:rsci.qa_d(35)} {a:rsci.qa_d(36)} {a:rsci.qa_d(37)} {a:rsci.qa_d(38)} {a:rsci.qa_d(39)} {a:rsci.qa_d(40)} {a:rsci.qa_d(41)} {a:rsci.qa_d(42)} {a:rsci.qa_d(43)} {a:rsci.qa_d(44)} {a:rsci.qa_d(45)} {a:rsci.qa_d(46)} {a:rsci.qa_d(47)} {a:rsci.qa_d(48)} {a:rsci.qa_d(49)} {a:rsci.qa_d(50)} {a:rsci.qa_d(51)} {a:rsci.qa_d(52)} {a:rsci.qa_d(53)} {a:rsci.qa_d(54)} {a:rsci.qa_d(55)} {a:rsci.qa_d(56)} {a:rsci.qa_d(57)} {a:rsci.qa_d(58)} {a:rsci.qa_d(59)} {a:rsci.qa_d(60)} {a:rsci.qa_d(61)} {a:rsci.qa_d(62)} {a:rsci.qa_d(63)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-180 -attr oid 178 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(0)} -port {a:rsci.qa_d(0)} -attr vt d
load net {a:rsci.qa_d(1)} -port {a:rsci.qa_d(1)} -attr vt d
load net {a:rsci.qa_d(2)} -port {a:rsci.qa_d(2)} -attr vt d
load net {a:rsci.qa_d(3)} -port {a:rsci.qa_d(3)} -attr vt d
load net {a:rsci.qa_d(4)} -port {a:rsci.qa_d(4)} -attr vt d
load net {a:rsci.qa_d(5)} -port {a:rsci.qa_d(5)} -attr vt d
load net {a:rsci.qa_d(6)} -port {a:rsci.qa_d(6)} -attr vt d
load net {a:rsci.qa_d(7)} -port {a:rsci.qa_d(7)} -attr vt d
load net {a:rsci.qa_d(8)} -port {a:rsci.qa_d(8)} -attr vt d
load net {a:rsci.qa_d(9)} -port {a:rsci.qa_d(9)} -attr vt d
load net {a:rsci.qa_d(10)} -port {a:rsci.qa_d(10)} -attr vt d
load net {a:rsci.qa_d(11)} -port {a:rsci.qa_d(11)} -attr vt d
load net {a:rsci.qa_d(12)} -port {a:rsci.qa_d(12)} -attr vt d
load net {a:rsci.qa_d(13)} -port {a:rsci.qa_d(13)} -attr vt d
load net {a:rsci.qa_d(14)} -port {a:rsci.qa_d(14)} -attr vt d
load net {a:rsci.qa_d(15)} -port {a:rsci.qa_d(15)} -attr vt d
load net {a:rsci.qa_d(16)} -port {a:rsci.qa_d(16)} -attr vt d
load net {a:rsci.qa_d(17)} -port {a:rsci.qa_d(17)} -attr vt d
load net {a:rsci.qa_d(18)} -port {a:rsci.qa_d(18)} -attr vt d
load net {a:rsci.qa_d(19)} -port {a:rsci.qa_d(19)} -attr vt d
load net {a:rsci.qa_d(20)} -port {a:rsci.qa_d(20)} -attr vt d
load net {a:rsci.qa_d(21)} -port {a:rsci.qa_d(21)} -attr vt d
load net {a:rsci.qa_d(22)} -port {a:rsci.qa_d(22)} -attr vt d
load net {a:rsci.qa_d(23)} -port {a:rsci.qa_d(23)} -attr vt d
load net {a:rsci.qa_d(24)} -port {a:rsci.qa_d(24)} -attr vt d
load net {a:rsci.qa_d(25)} -port {a:rsci.qa_d(25)} -attr vt d
load net {a:rsci.qa_d(26)} -port {a:rsci.qa_d(26)} -attr vt d
load net {a:rsci.qa_d(27)} -port {a:rsci.qa_d(27)} -attr vt d
load net {a:rsci.qa_d(28)} -port {a:rsci.qa_d(28)} -attr vt d
load net {a:rsci.qa_d(29)} -port {a:rsci.qa_d(29)} -attr vt d
load net {a:rsci.qa_d(30)} -port {a:rsci.qa_d(30)} -attr vt d
load net {a:rsci.qa_d(31)} -port {a:rsci.qa_d(31)} -attr vt d
load net {a:rsci.qa_d(32)} -port {a:rsci.qa_d(32)} -attr vt d
load net {a:rsci.qa_d(33)} -port {a:rsci.qa_d(33)} -attr vt d
load net {a:rsci.qa_d(34)} -port {a:rsci.qa_d(34)} -attr vt d
load net {a:rsci.qa_d(35)} -port {a:rsci.qa_d(35)} -attr vt d
load net {a:rsci.qa_d(36)} -port {a:rsci.qa_d(36)} -attr vt d
load net {a:rsci.qa_d(37)} -port {a:rsci.qa_d(37)} -attr vt d
load net {a:rsci.qa_d(38)} -port {a:rsci.qa_d(38)} -attr vt d
load net {a:rsci.qa_d(39)} -port {a:rsci.qa_d(39)} -attr vt d
load net {a:rsci.qa_d(40)} -port {a:rsci.qa_d(40)} -attr vt d
load net {a:rsci.qa_d(41)} -port {a:rsci.qa_d(41)} -attr vt d
load net {a:rsci.qa_d(42)} -port {a:rsci.qa_d(42)} -attr vt d
load net {a:rsci.qa_d(43)} -port {a:rsci.qa_d(43)} -attr vt d
load net {a:rsci.qa_d(44)} -port {a:rsci.qa_d(44)} -attr vt d
load net {a:rsci.qa_d(45)} -port {a:rsci.qa_d(45)} -attr vt d
load net {a:rsci.qa_d(46)} -port {a:rsci.qa_d(46)} -attr vt d
load net {a:rsci.qa_d(47)} -port {a:rsci.qa_d(47)} -attr vt d
load net {a:rsci.qa_d(48)} -port {a:rsci.qa_d(48)} -attr vt d
load net {a:rsci.qa_d(49)} -port {a:rsci.qa_d(49)} -attr vt d
load net {a:rsci.qa_d(50)} -port {a:rsci.qa_d(50)} -attr vt d
load net {a:rsci.qa_d(51)} -port {a:rsci.qa_d(51)} -attr vt d
load net {a:rsci.qa_d(52)} -port {a:rsci.qa_d(52)} -attr vt d
load net {a:rsci.qa_d(53)} -port {a:rsci.qa_d(53)} -attr vt d
load net {a:rsci.qa_d(54)} -port {a:rsci.qa_d(54)} -attr vt d
load net {a:rsci.qa_d(55)} -port {a:rsci.qa_d(55)} -attr vt d
load net {a:rsci.qa_d(56)} -port {a:rsci.qa_d(56)} -attr vt d
load net {a:rsci.qa_d(57)} -port {a:rsci.qa_d(57)} -attr vt d
load net {a:rsci.qa_d(58)} -port {a:rsci.qa_d(58)} -attr vt d
load net {a:rsci.qa_d(59)} -port {a:rsci.qa_d(59)} -attr vt d
load net {a:rsci.qa_d(60)} -port {a:rsci.qa_d(60)} -attr vt d
load net {a:rsci.qa_d(61)} -port {a:rsci.qa_d(61)} -attr vt d
load net {a:rsci.qa_d(62)} -port {a:rsci.qa_d(62)} -attr vt d
load net {a:rsci.qa_d(63)} -port {a:rsci.qa_d(63)} -attr vt d
load netBundle {a:rsci.qa_d} 64 {a:rsci.qa_d(0)} {a:rsci.qa_d(1)} {a:rsci.qa_d(2)} {a:rsci.qa_d(3)} {a:rsci.qa_d(4)} {a:rsci.qa_d(5)} {a:rsci.qa_d(6)} {a:rsci.qa_d(7)} {a:rsci.qa_d(8)} {a:rsci.qa_d(9)} {a:rsci.qa_d(10)} {a:rsci.qa_d(11)} {a:rsci.qa_d(12)} {a:rsci.qa_d(13)} {a:rsci.qa_d(14)} {a:rsci.qa_d(15)} {a:rsci.qa_d(16)} {a:rsci.qa_d(17)} {a:rsci.qa_d(18)} {a:rsci.qa_d(19)} {a:rsci.qa_d(20)} {a:rsci.qa_d(21)} {a:rsci.qa_d(22)} {a:rsci.qa_d(23)} {a:rsci.qa_d(24)} {a:rsci.qa_d(25)} {a:rsci.qa_d(26)} {a:rsci.qa_d(27)} {a:rsci.qa_d(28)} {a:rsci.qa_d(29)} {a:rsci.qa_d(30)} {a:rsci.qa_d(31)} {a:rsci.qa_d(32)} {a:rsci.qa_d(33)} {a:rsci.qa_d(34)} {a:rsci.qa_d(35)} {a:rsci.qa_d(36)} {a:rsci.qa_d(37)} {a:rsci.qa_d(38)} {a:rsci.qa_d(39)} {a:rsci.qa_d(40)} {a:rsci.qa_d(41)} {a:rsci.qa_d(42)} {a:rsci.qa_d(43)} {a:rsci.qa_d(44)} {a:rsci.qa_d(45)} {a:rsci.qa_d(46)} {a:rsci.qa_d(47)} {a:rsci.qa_d(48)} {a:rsci.qa_d(49)} {a:rsci.qa_d(50)} {a:rsci.qa_d(51)} {a:rsci.qa_d(52)} {a:rsci.qa_d(53)} {a:rsci.qa_d(54)} {a:rsci.qa_d(55)} {a:rsci.qa_d(56)} {a:rsci.qa_d(57)} {a:rsci.qa_d(58)} {a:rsci.qa_d(59)} {a:rsci.qa_d(60)} {a:rsci.qa_d(61)} {a:rsci.qa_d(62)} {a:rsci.qa_d(63)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-181 -attr oid 179 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-182 -attr oid 180 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-183 -attr oid 181 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-184 -attr oid 182 -attr vt d
load net {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-185 -attr oid 183 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-186 -attr oid 184 -attr vt d
load net {a:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-187 -attr oid 185 -attr vt d
load net {a:rsci.oswt} -port {a:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-188 -attr oid 186 -attr vt d
load net {a:rsci.adra_d.core(0)} -attr vt d
load net {a:rsci.adra_d.core(1)} -attr vt d
load net {a:rsci.adra_d.core(2)} -attr vt d
load net {a:rsci.adra_d.core(3)} -attr vt d
load net {a:rsci.adra_d.core(4)} -attr vt d
load net {a:rsci.adra_d.core(5)} -attr vt d
load net {a:rsci.adra_d.core(6)} -attr vt d
load net {a:rsci.adra_d.core(7)} -attr vt d
load netBundle {a:rsci.adra_d.core} 8 {a:rsci.adra_d.core(0)} {a:rsci.adra_d.core(1)} {a:rsci.adra_d.core(2)} {a:rsci.adra_d.core(3)} {a:rsci.adra_d.core(4)} {a:rsci.adra_d.core(5)} {a:rsci.adra_d.core(6)} {a:rsci.adra_d.core(7)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-189 -attr oid 187 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d.core}
load net {a:rsci.adra_d.core(0)} -port {a:rsci.adra_d.core(0)} -attr vt d
load net {a:rsci.adra_d.core(1)} -port {a:rsci.adra_d.core(1)} -attr vt d
load net {a:rsci.adra_d.core(2)} -port {a:rsci.adra_d.core(2)} -attr vt d
load net {a:rsci.adra_d.core(3)} -port {a:rsci.adra_d.core(3)} -attr vt d
load net {a:rsci.adra_d.core(4)} -port {a:rsci.adra_d.core(4)} -attr vt d
load net {a:rsci.adra_d.core(5)} -port {a:rsci.adra_d.core(5)} -attr vt d
load net {a:rsci.adra_d.core(6)} -port {a:rsci.adra_d.core(6)} -attr vt d
load net {a:rsci.adra_d.core(7)} -port {a:rsci.adra_d.core(7)} -attr vt d
load netBundle {a:rsci.adra_d.core} 8 {a:rsci.adra_d.core(0)} {a:rsci.adra_d.core(1)} {a:rsci.adra_d.core(2)} {a:rsci.adra_d.core(3)} {a:rsci.adra_d.core(4)} {a:rsci.adra_d.core(5)} {a:rsci.adra_d.core(6)} {a:rsci.adra_d.core(7)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-190 -attr oid 188 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d.core}
load net {a:rsci.qa_d.mxwt(0)} -attr vt d
load net {a:rsci.qa_d.mxwt(1)} -attr vt d
load net {a:rsci.qa_d.mxwt(2)} -attr vt d
load net {a:rsci.qa_d.mxwt(3)} -attr vt d
load net {a:rsci.qa_d.mxwt(4)} -attr vt d
load net {a:rsci.qa_d.mxwt(5)} -attr vt d
load net {a:rsci.qa_d.mxwt(6)} -attr vt d
load net {a:rsci.qa_d.mxwt(7)} -attr vt d
load net {a:rsci.qa_d.mxwt(8)} -attr vt d
load net {a:rsci.qa_d.mxwt(9)} -attr vt d
load net {a:rsci.qa_d.mxwt(10)} -attr vt d
load net {a:rsci.qa_d.mxwt(11)} -attr vt d
load net {a:rsci.qa_d.mxwt(12)} -attr vt d
load net {a:rsci.qa_d.mxwt(13)} -attr vt d
load net {a:rsci.qa_d.mxwt(14)} -attr vt d
load net {a:rsci.qa_d.mxwt(15)} -attr vt d
load net {a:rsci.qa_d.mxwt(16)} -attr vt d
load net {a:rsci.qa_d.mxwt(17)} -attr vt d
load net {a:rsci.qa_d.mxwt(18)} -attr vt d
load net {a:rsci.qa_d.mxwt(19)} -attr vt d
load net {a:rsci.qa_d.mxwt(20)} -attr vt d
load net {a:rsci.qa_d.mxwt(21)} -attr vt d
load net {a:rsci.qa_d.mxwt(22)} -attr vt d
load net {a:rsci.qa_d.mxwt(23)} -attr vt d
load net {a:rsci.qa_d.mxwt(24)} -attr vt d
load net {a:rsci.qa_d.mxwt(25)} -attr vt d
load net {a:rsci.qa_d.mxwt(26)} -attr vt d
load net {a:rsci.qa_d.mxwt(27)} -attr vt d
load net {a:rsci.qa_d.mxwt(28)} -attr vt d
load net {a:rsci.qa_d.mxwt(29)} -attr vt d
load net {a:rsci.qa_d.mxwt(30)} -attr vt d
load net {a:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {a:rsci.qa_d.mxwt} 32 {a:rsci.qa_d.mxwt(0)} {a:rsci.qa_d.mxwt(1)} {a:rsci.qa_d.mxwt(2)} {a:rsci.qa_d.mxwt(3)} {a:rsci.qa_d.mxwt(4)} {a:rsci.qa_d.mxwt(5)} {a:rsci.qa_d.mxwt(6)} {a:rsci.qa_d.mxwt(7)} {a:rsci.qa_d.mxwt(8)} {a:rsci.qa_d.mxwt(9)} {a:rsci.qa_d.mxwt(10)} {a:rsci.qa_d.mxwt(11)} {a:rsci.qa_d.mxwt(12)} {a:rsci.qa_d.mxwt(13)} {a:rsci.qa_d.mxwt(14)} {a:rsci.qa_d.mxwt(15)} {a:rsci.qa_d.mxwt(16)} {a:rsci.qa_d.mxwt(17)} {a:rsci.qa_d.mxwt(18)} {a:rsci.qa_d.mxwt(19)} {a:rsci.qa_d.mxwt(20)} {a:rsci.qa_d.mxwt(21)} {a:rsci.qa_d.mxwt(22)} {a:rsci.qa_d.mxwt(23)} {a:rsci.qa_d.mxwt(24)} {a:rsci.qa_d.mxwt(25)} {a:rsci.qa_d.mxwt(26)} {a:rsci.qa_d.mxwt(27)} {a:rsci.qa_d.mxwt(28)} {a:rsci.qa_d.mxwt(29)} {a:rsci.qa_d.mxwt(30)} {a:rsci.qa_d.mxwt(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-191 -attr oid 189 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(0)} -port {a:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(1)} -port {a:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(2)} -port {a:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(3)} -port {a:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(4)} -port {a:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(5)} -port {a:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(6)} -port {a:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(7)} -port {a:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(8)} -port {a:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(9)} -port {a:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(10)} -port {a:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(11)} -port {a:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(12)} -port {a:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(13)} -port {a:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(14)} -port {a:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(15)} -port {a:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(16)} -port {a:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(17)} -port {a:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(18)} -port {a:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(19)} -port {a:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(20)} -port {a:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(21)} -port {a:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(22)} -port {a:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(23)} -port {a:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(24)} -port {a:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(25)} -port {a:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(26)} -port {a:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(27)} -port {a:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(28)} -port {a:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(29)} -port {a:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(30)} -port {a:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt:pconst(31)} -port {a:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-192 -attr oid 190 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-193 -attr oid 191 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {core.wten.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-194 -attr oid 192 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-195 -attr oid 193 -attr vt d
load net {a:rsci.oswt.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-196 -attr oid 194 -attr vt d
load net {a:rsci.oswt.pff} -port {a:rsci.oswt.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-197 -attr oid 195 -attr vt d
load inst "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-198 -attr oid 196 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.266027 -attr hier "/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl"
load net {core.wen} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-199 -attr oid 197 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/core.wen}
load net {core.wten} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-200 -attr oid 198 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/core.wten}
load net {a:rsci.oswt} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-201 -attr oid 199 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.oswt}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc.itm}
load net {GND} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc.itm}
load net {a:rsci.biwt} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-202 -attr oid 200 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.biwt}
load net {a:rsci.bdwt} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-203 -attr oid 201 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.bdwt}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {core.wten.pff} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-204 -attr oid 202 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/core.wten.pff}
load net {a:rsci.oswt.pff} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.oswt.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-205 -attr oid 203 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.oswt.pff}
load inst "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" "axi_test:core:a:rsci#1:a:rsc.@:wait_dp" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-206 -attr oid 204 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.368591 -attr hier "/axi_test/axi_test:core/axi_test:core:a:rsci#1/axi_test:core:a:rsci#1:a:rsc.@:wait_dp"
load net {clk} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-207 -attr oid 205 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/clk}
load net {rst} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-208 -attr oid 206 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/rst}
load net {a:rsci.adra_d.reg(0)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d.reg}
load net {a:rsci.adra_d.reg(1)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d.reg}
load net {a:rsci.adra_d.reg(2)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d.reg}
load net {a:rsci.adra_d.reg(3)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.adra_d.reg}
load net {a:rsci.qa_d(0)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(1)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(2)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(3)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(4)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(5)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(6)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(7)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(8)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(9)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(10)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(11)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(12)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(13)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(14)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(15)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(16)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(17)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(18)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(19)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(20)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(21)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(22)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(23)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(24)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(25)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(26)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(27)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(28)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(29)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(30)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(31)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(32)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(32)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(33)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(33)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(34)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(34)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(35)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(35)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(36)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(36)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(37)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(37)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(38)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(38)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(39)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(39)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(40)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(40)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(41)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(41)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(42)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(42)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(43)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(43)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(44)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(44)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(45)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(45)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(46)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(46)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(47)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(47)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(48)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(48)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(49)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(49)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(50)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(50)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(51)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(51)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(52)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(52)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(53)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(53)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(54)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(54)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(55)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(55)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(56)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(56)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(57)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(57)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(58)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(58)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(59)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(59)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(60)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(60)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(61)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(61)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(62)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(62)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.qa_d(63)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d(63)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d}
load net {a:rsci.adra_d.core(0)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d.core(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc#5.itm}
load net {a:rsci.adra_d.core(1)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d.core(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc#5.itm}
load net {a:rsci.adra_d.core(2)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d.core(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc#5.itm}
load net {a:rsci.adra_d.core(3)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d.core(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc#5.itm}
load net {DC} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d.core(4)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc#5.itm}
load net {DC} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d.core(5)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc#5.itm}
load net {DC} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d.core(6)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc#5.itm}
load net {DC} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.adra_d.core(7)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/ADD_LOOP:conc#5.itm}
load net {a:rsci.qa_d.mxwt:pconst(0)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(1)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(2)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(3)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(4)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(5)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(6)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(7)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(8)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(9)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(10)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(11)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(12)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(13)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(14)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(15)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(16)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(17)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(18)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(19)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(20)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(21)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(22)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(23)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(24)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(25)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(26)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(27)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(28)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(29)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(30)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.qa_d.mxwt:pconst(31)} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst}
load net {a:rsci.biwt} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-209 -attr oid 207 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.biwt}
load net {a:rsci.bdwt} -pin  "axi_test:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-210 -attr oid 208 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1/a:rsci.bdwt}
### END MODULE 

module new "axi_test:core:complete:rsci:complete:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-211 -attr oid 209 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-212 -attr oid 210 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load port {complete:rsci.biwt} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-213 -attr oid 211 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load port {complete:rsci.bdwt} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-214 -attr oid 212 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load port {complete:rsci.bcwt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-215 -attr oid 213 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load port {complete:rsci.ivld.core.sct} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-216 -attr oid 214 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load port {complete:rsci.irdy} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-217 -attr oid 215 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-218 -attr oid 216 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-219 -attr oid 217 -attr vt d
load net {complete:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-220 -attr oid 218 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-221 -attr oid 219 -attr vt d
load net {complete:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-222 -attr oid 220 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-223 -attr oid 221 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load net {complete:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-224 -attr oid 222 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-225 -attr oid 223 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-226 -attr oid 224 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-227 -attr oid 225 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-228 -attr oid 226 -attr vt d
load net {complete:rsci.ogwt} -port {complete:rsci.ivld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-229 -attr oid 227 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-230 -attr oid 228 -attr vt d
load net {complete:rsci.irdy} -port {complete:rsci.irdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-231 -attr oid 229 -attr vt d
load inst "if:and#4" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-232 -attr oid 230 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:and#4} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#4" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {core.wen} -pin  "if:and#4" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/core.wen}
load net {complete:rsci.bdwt} -pin  "if:and#4" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load inst "if:and#5" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-233 -attr oid 231 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:and#5} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {complete:rsci.ogwt} -pin  "if:and#5" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
load net {complete:rsci.irdy} -pin  "if:and#5" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load net {complete:rsci.biwt} -pin  "if:and#5" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load inst "if:not#2" "not(1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-234 -attr oid 232 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {complete:rsci.bcwt} -pin  "if:not#2" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load net {if:not#2.itm} -pin  "if:not#2" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load inst "if:and#7" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-235 -attr oid 233 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:and#7} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#7" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {if:not#2.itm} -pin  "if:and#7" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load net {complete:rsci.ogwt} -pin  "if:and#7" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
### END MODULE 

module new "axi_test:core:complete:rsci:complete:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-236 -attr oid 234 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-237 -attr oid 235 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/rst}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-238 -attr oid 236 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-239 -attr oid 237 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load port {complete:rsci.biwt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-240 -attr oid 238 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load port {complete:rsci.bdwt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-241 -attr oid 239 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load port {complete:rsci.bcwt} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-242 -attr oid 240 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-243 -attr oid 241 -attr vt d
load net {clk} -port {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-244 -attr oid 242 -attr vt d
load net {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-245 -attr oid 243 -attr vt d
load net {rst} -port {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-246 -attr oid 244 -attr vt d
load net {complete:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-247 -attr oid 245 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-248 -attr oid 246 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-249 -attr oid 247 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-250 -attr oid 248 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-251 -attr oid 249 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-252 -attr oid 250 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-253 -attr oid 251 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-254 -attr oid 252 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-255 -attr oid 253 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-256 -attr oid 254 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-257 -attr oid 255 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {complete:rsci.bcwt} -pin  "if:nor#4" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.biwt} -pin  "if:nor#4" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {if:nor#4.itm} -pin  "if:nor#4" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load inst "if:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-258 -attr oid 256 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {if:nor#4.itm} -pin  "if:nor#3" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load net {complete:rsci.bdwt} -pin  "if:nor#3" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load net {if:nor#3.itm} -pin  "if:nor#3" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load inst "reg(complete:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-259 -attr oid 257 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor#3.itm} -pin  "reg(complete:rsci.bcwt)" {D(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load net {GND} -pin  "reg(complete:rsci.bcwt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/0#2}
load net {clk} -pin  "reg(complete:rsci.bcwt)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-260 -attr oid 258 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/clk}
load net {rst} -pin  "reg(complete:rsci.bcwt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/rst}
load net {complete:rsci.bcwt} -pin  "reg(complete:rsci.bcwt)" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:not#3" "not(1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-261 -attr oid 259 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {complete:rsci.oswt} -pin  "if:not#3" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load net {if:not#3.itm} -pin  "if:not#3" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load inst "if:or#2" "or(3,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-262 -attr oid 260 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:or#2} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_or(1,3)"
load net {if:not#3.itm} -pin  "if:or#2" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load net {complete:rsci.biwt} -pin  "if:or#2" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {complete:rsci.bcwt} -pin  "if:or#2" {A2(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.wen_comp} -pin  "if:or#2" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
### END MODULE 

module new "axi_test:core:complete:rsci" "orig" \
 -symlib {99ecb726-5e80-4d56-982f-5e2bc3a50fbc-5 __CPR92__axi_test__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0RJ21JT1 v1} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-263 -attr oid 261 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-264 -attr oid 262 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/rst}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-265 -attr oid 263 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-266 -attr oid 264 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-267 -attr oid 265 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-268 -attr oid 266 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-269 -attr oid 267 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.wen_comp}
load symbol "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(4)" EXT boxcolor 0 \
     port {vld} output \
     port {rdy} input \
     port {ivld} input \
     port {irdy} output \

load symbol "axi_test:core:complete:rsci:complete:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.biwt} output \
     port {complete:rsci.bdwt} output \
     port {complete:rsci.bcwt} input \
     port {complete:rsci.ivld.core.sct} output \
     port {complete:rsci.irdy} input \

load symbol "axi_test:core:complete:rsci:complete:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \
     port {complete:rsci.biwt} input \
     port {complete:rsci.bdwt} input \
     port {complete:rsci.bcwt} output \

load net {complete:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-270 -attr oid 268 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-271 -attr oid 269 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-272 -attr oid 270 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-273 -attr oid 271 -attr vt d
load net {complete:rsci.irdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-274 -attr oid 272 -attr vt d
load net {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-275 -attr oid 273 -attr vt d
load net {clk} -port {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-276 -attr oid 274 -attr vt d
load net {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-277 -attr oid 275 -attr vt d
load net {rst} -port {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-278 -attr oid 276 -attr vt d
load net {complete:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-279 -attr oid 277 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-280 -attr oid 278 -attr vt d
load net {complete:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-281 -attr oid 279 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-282 -attr oid 280 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsc.vld}
load net {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-283 -attr oid 281 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-284 -attr oid 282 -attr vt d
load net {complete:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-285 -attr oid 283 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-286 -attr oid 284 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-287 -attr oid 285 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-288 -attr oid 286 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.wen_comp}
load inst "axi_test:core:complete:rsci:complete:wait_ctrl:inst" "axi_test:core:complete:rsci:complete:wait_ctrl" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-289 -attr oid 287 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.532052 -attr hier "/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl"
load net {core.wen} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-290 -attr oid 288 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/core.wen}
load net {complete:rsci.oswt} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-291 -attr oid 289 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.biwt} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-292 -attr oid 290 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-293 -attr oid 291 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bcwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-294 -attr oid 292 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.bcwt}
load net {complete:rsci.ivld.core.sct} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.ivld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-295 -attr oid 293 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.irdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-296 -attr oid 294 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.irdy}
load inst "axi_test:core:complete:rsci:complete:wait_dp:inst" "axi_test:core:complete:rsci:complete:wait_dp" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-297 -attr oid 295 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp:inst} -attr area 3.001000 -attr delay 0.368591 -attr hier "/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp"
load net {clk} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-298 -attr oid 296 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/clk}
load net {rst} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-299 -attr oid 297 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/rst}
load net {complete:rsci.oswt} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-300 -attr oid 298 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.wen_comp} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-301 -attr oid 299 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.biwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-302 -attr oid 300 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bdwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-303 -attr oid 301 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bcwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-304 -attr oid 302 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.bcwt}
load inst "complete:rsci" "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(4)" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-305 -attr oid 303 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci} -attr qmod "ccs_ioport.ccs_sync_out_wait(4)"
load net {complete:rsc.vld} -pin  "complete:rsci" {vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-306 -attr oid 304 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsc.vld}
load net {complete:rsc.rdy} -pin  "complete:rsci" {rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-307 -attr oid 305 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsc.rdy}
load net {complete:rsci.ivld.core.sct} -pin  "complete:rsci" {ivld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-308 -attr oid 306 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "complete:rsci" {irdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-309 -attr oid 307 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.irdy}
### END MODULE 

module new "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-310 -attr oid 308 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/core.wten}
load port {a:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-311 -attr oid 309 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.iswt0}
load port {a:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-312 -attr oid 310 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-313 -attr oid 311 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-314 -attr oid 312 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-315 -attr oid 313 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -port {a:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-316 -attr oid 314 -attr vt d
load net {a:rsc.triosy:obj.ld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-317 -attr oid 315 -attr vt d
load net {a:rsc.triosy:obj.ld.core.sct} -port {a:rsc.triosy:obj.ld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-318 -attr oid 316 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.ld.core.sct}
load inst "a:not" "not(1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-319 -attr oid 317 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {core.wten} -pin  "a:not" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/core.wten}
load net {a:not.itm} -pin  "a:not" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:not.itm}
load inst "a:and#3" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-320 -attr oid 318 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {a:rsc.triosy:obj.iswt0} -pin  "a:and#3" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.iswt0}
load net {a:not.itm} -pin  "a:and#3" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:not.itm}
load net {a:rsc.triosy:obj.ld.core.sct} -pin  "a:and#3" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "axi_test:core:a:rsc.triosy:obj" "orig" \
 -symlib {99ecb726-5e80-4d56-982f-5e2bc3a50fbc-6 __CPR92__axi_test__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0RJ21JT1 v1} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {a:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-322 -attr oid 319 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-323 -attr oid 320 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/core.wten}
load port {a:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-324 -attr oid 321 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {a:rsc.triosy:obj.iswt0} input \
     port {a:rsc.triosy:obj.ld.core.sct} output \

load net {a:rsc.triosy:obj.ld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-325 -attr oid 322 -attr vt d
load net {a:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-326 -attr oid 323 -attr vt d
load net {a:rsc.triosy.lz} -port {a:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-327 -attr oid 324 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy.lz}
load net {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-328 -attr oid 325 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-329 -attr oid 326 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-330 -attr oid 327 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -port {a:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-331 -attr oid 328 -attr vt d
load inst "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-332 -attr oid 329 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-333 -attr oid 330 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/core.wten}
load net {a:rsc.triosy:obj.iswt0} -pin  "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" {a:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-334 -attr oid 331 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy:obj.iswt0}
load net {a:rsc.triosy:obj.ld.core.sct} -pin  "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" {a:rsc.triosy:obj.ld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-335 -attr oid 332 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy:obj.ld.core.sct}
load inst "a:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-336 -attr oid 333 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {a:rsc.triosy:obj.ld.core.sct} -pin  "a:rsc.triosy:obj" {ld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-337 -attr oid 334 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy:obj.ld.core.sct}
load net {a:rsc.triosy.lz} -pin  "a:rsc.triosy:obj" {lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-338 -attr oid 335 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy.lz}
### END MODULE 

module new "axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-339 -attr oid 336 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl/core.wten}
load port {arrsum:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-340 -attr oid 337 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl/arrsum:rsc.triosy:obj.iswt0}
load port {arrsum:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-341 -attr oid 338 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl/arrsum:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-342 -attr oid 339 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-343 -attr oid 340 -attr vt d
load net {arrsum:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-344 -attr oid 341 -attr vt d
load net {arrsum:rsc.triosy:obj.iswt0} -port {arrsum:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-345 -attr oid 342 -attr vt d
load net {arrsum:rsc.triosy:obj.ld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-346 -attr oid 343 -attr vt d
load net {arrsum:rsc.triosy:obj.ld.core.sct} -port {arrsum:rsc.triosy:obj.ld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-347 -attr oid 344 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl/arrsum:rsc.triosy:obj.ld.core.sct}
load inst "arrsum:not" "not(1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-348 -attr oid 345 -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl/arrsum:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {core.wten} -pin  "arrsum:not" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl/core.wten}
load net {arrsum:not.itm} -pin  "arrsum:not" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl/arrsum:not.itm}
load inst "arrsum:and#3" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-349 -attr oid 346 -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl/arrsum:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {arrsum:rsc.triosy:obj.iswt0} -pin  "arrsum:and#3" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl/arrsum:rsc.triosy:obj.iswt0}
load net {arrsum:not.itm} -pin  "arrsum:and#3" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl/arrsum:not.itm}
load net {arrsum:rsc.triosy:obj.ld.core.sct} -pin  "arrsum:and#3" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl/arrsum:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "axi_test:core:arrsum:rsc.triosy:obj" "orig" \
 -symlib {99ecb726-5e80-4d56-982f-5e2bc3a50fbc-6 __CPR92__axi_test__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0RJ21JT1 v1} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {arrsum:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-350 -attr oid 347 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/arrsum:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-351 -attr oid 348 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/core.wten}
load port {arrsum:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-352 -attr oid 349 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/arrsum:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {arrsum:rsc.triosy:obj.iswt0} input \
     port {arrsum:rsc.triosy:obj.ld.core.sct} output \

load net {arrsum:rsc.triosy:obj.ld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-353 -attr oid 350 -attr vt d
load net {arrsum:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-354 -attr oid 351 -attr vt d
load net {arrsum:rsc.triosy.lz} -port {arrsum:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-355 -attr oid 352 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/arrsum:rsc.triosy.lz}
load net {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-356 -attr oid 353 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-357 -attr oid 354 -attr vt d
load net {arrsum:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-358 -attr oid 355 -attr vt d
load net {arrsum:rsc.triosy:obj.iswt0} -port {arrsum:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-359 -attr oid 356 -attr vt d
load inst "axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl:inst" "axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-360 -attr oid 357 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-361 -attr oid 358 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/core.wten}
load net {arrsum:rsc.triosy:obj.iswt0} -pin  "axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl:inst" {arrsum:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-362 -attr oid 359 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/arrsum:rsc.triosy:obj.iswt0}
load net {arrsum:rsc.triosy:obj.ld.core.sct} -pin  "axi_test:core:arrsum:rsc.triosy:obj:arrsum:rsc.triosy:wait_ctrl:inst" {arrsum:rsc.triosy:obj.ld.core.sct} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-363 -attr oid 360 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/arrsum:rsc.triosy:obj.ld.core.sct}
load inst "arrsum:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-364 -attr oid 361 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/arrsum:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {arrsum:rsc.triosy:obj.ld.core.sct} -pin  "arrsum:rsc.triosy:obj" {ld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-365 -attr oid 362 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/arrsum:rsc.triosy:obj.ld.core.sct}
load net {arrsum:rsc.triosy.lz} -pin  "arrsum:rsc.triosy:obj" {lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-366 -attr oid 363 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj/arrsum:rsc.triosy.lz}
### END MODULE 

module new "axi_test:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-367 -attr oid 364 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-368 -attr oid 365 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/rst}
load port {core.wten} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-369 -attr oid 366 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wten}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-370 -attr oid 367 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/complete:rsci.wen_comp}
load port {core.wten.pff} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-371 -attr oid 368 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wten.pff}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-372 -attr oid 369 -attr vt d
load net {clk} -port {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-373 -attr oid 370 -attr vt d
load net {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-374 -attr oid 371 -attr vt d
load net {rst} -port {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-375 -attr oid 372 -attr vt d
load net {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-376 -attr oid 373 -attr vt d
load net {core.wten.reg} -port {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-377 -attr oid 374 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wten}
load net {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-378 -attr oid 375 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-379 -attr oid 376 -attr vt d
load net {core.wten.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-380 -attr oid 377 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-381 -attr oid 378 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wten.pff}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-382 -attr oid 379 -attr @path {/axi_test/axi_test:core/axi_test:core:staller/not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not#1" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/complete:rsci.wen_comp}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/not#1.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-383 -attr oid 380 -attr @path {/axi_test/axi_test:core/axi_test:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not#1.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/not#1.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/0#2}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-384 -attr oid 381 -attr @path {/axi_test/axi_test:core/axi_test:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/rst}
load net {core.wten.reg} -pin  "reg(core.wten)" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wten.reg}
load inst "not" "not(1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-385 -attr oid 382 -attr @path {/axi_test/axi_test:core/axi_test:core:staller/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/complete:rsci.wen_comp}
load net {core.wten.pff} -pin  "not" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wten.pff}
### END MODULE 

module new "axi_test:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-386 -attr oid 383 -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-387 -attr oid 384 -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/rst}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-388 -attr oid 385 -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/complete:rsci.wen_comp}
load portBus fsm_output(6:0) output 7 {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-389 -attr oid 386 -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load port {main.C#0_tr0} input -symbol left_portin noname -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/main.C#0_tr0}
load port {ADD_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/ADD_LOOP.C#1_tr0}
load net {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-390 -attr oid 387 -attr vt d
load net {clk} -port {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-391 -attr oid 388
load net {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-392 -attr oid 389 -attr vt d
load net {rst} -port {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-393 -attr oid 390
load net {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-394 -attr oid 391 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-395 -attr oid 392
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load netBundle {fsm_output} 7 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-396 -attr oid 393 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {main.C#0_tr0} -attr vt d
load net {main.C#0_tr0} -port {main.C#0_tr0}
load net {ADD_LOOP.C#1_tr0} -attr vt d
load net {ADD_LOOP.C#1_tr0} -port {ADD_LOOP.C#1_tr0}
### END MODULE 

module new "axi_test:core" "orig" \
 -symlib {99ecb726-5e80-4d56-982f-5e2bc3a50fbc-5 __CPR92__axi_test__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0RJ21JT1 v1} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-397 -attr oid 394 -attr vt d -attr @path {/axi_test/axi_test:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-398 -attr oid 395 -attr vt d -attr @path {/axi_test/axi_test:core/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-399 -attr oid 396 -attr vt d -attr @path {/axi_test/axi_test:core/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-400 -attr oid 397 -attr vt d -attr @path {/axi_test/axi_test:core/run:rsc.vld}
load port {a:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-401 -attr oid 398 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.triosy.lz}
load portBus arrsum:rsc.dat(31:0) output 32 {arrsum:rsc.dat(31)} {arrsum:rsc.dat(30)} {arrsum:rsc.dat(29)} {arrsum:rsc.dat(28)} {arrsum:rsc.dat(27)} {arrsum:rsc.dat(26)} {arrsum:rsc.dat(25)} {arrsum:rsc.dat(24)} {arrsum:rsc.dat(23)} {arrsum:rsc.dat(22)} {arrsum:rsc.dat(21)} {arrsum:rsc.dat(20)} {arrsum:rsc.dat(19)} {arrsum:rsc.dat(18)} {arrsum:rsc.dat(17)} {arrsum:rsc.dat(16)} {arrsum:rsc.dat(15)} {arrsum:rsc.dat(14)} {arrsum:rsc.dat(13)} {arrsum:rsc.dat(12)} {arrsum:rsc.dat(11)} {arrsum:rsc.dat(10)} {arrsum:rsc.dat(9)} {arrsum:rsc.dat(8)} {arrsum:rsc.dat(7)} {arrsum:rsc.dat(6)} {arrsum:rsc.dat(5)} {arrsum:rsc.dat(4)} {arrsum:rsc.dat(3)} {arrsum:rsc.dat(2)} {arrsum:rsc.dat(1)} {arrsum:rsc.dat(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-402 -attr oid 399 -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load port {arrsum:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-403 -attr oid 400 -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-404 -attr oid 401 -attr vt d -attr @path {/axi_test/axi_test:core/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-405 -attr oid 402 -attr vt d -attr @path {/axi_test/axi_test:core/complete:rsc.vld}
load portBus a:rsci.adra_d(3:0) output 4 {a:rsci.adra_d(3)} {a:rsci.adra_d(2)} {a:rsci.adra_d(1)} {a:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-406 -attr oid 403 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.adra_d}
load portBus a:rsci.qa_d(63:0) input 64 {a:rsci.qa_d(63)} {a:rsci.qa_d(62)} {a:rsci.qa_d(61)} {a:rsci.qa_d(60)} {a:rsci.qa_d(59)} {a:rsci.qa_d(58)} {a:rsci.qa_d(57)} {a:rsci.qa_d(56)} {a:rsci.qa_d(55)} {a:rsci.qa_d(54)} {a:rsci.qa_d(53)} {a:rsci.qa_d(52)} {a:rsci.qa_d(51)} {a:rsci.qa_d(50)} {a:rsci.qa_d(49)} {a:rsci.qa_d(48)} {a:rsci.qa_d(47)} {a:rsci.qa_d(46)} {a:rsci.qa_d(45)} {a:rsci.qa_d(44)} {a:rsci.qa_d(43)} {a:rsci.qa_d(42)} {a:rsci.qa_d(41)} {a:rsci.qa_d(40)} {a:rsci.qa_d(39)} {a:rsci.qa_d(38)} {a:rsci.qa_d(37)} {a:rsci.qa_d(36)} {a:rsci.qa_d(35)} {a:rsci.qa_d(34)} {a:rsci.qa_d(33)} {a:rsci.qa_d(32)} {a:rsci.qa_d(31)} {a:rsci.qa_d(30)} {a:rsci.qa_d(29)} {a:rsci.qa_d(28)} {a:rsci.qa_d(27)} {a:rsci.qa_d(26)} {a:rsci.qa_d(25)} {a:rsci.qa_d(24)} {a:rsci.qa_d(23)} {a:rsci.qa_d(22)} {a:rsci.qa_d(21)} {a:rsci.qa_d(20)} {a:rsci.qa_d(19)} {a:rsci.qa_d(18)} {a:rsci.qa_d(17)} {a:rsci.qa_d(16)} {a:rsci.qa_d(15)} {a:rsci.qa_d(14)} {a:rsci.qa_d(13)} {a:rsci.qa_d(12)} {a:rsci.qa_d(11)} {a:rsci.qa_d(10)} {a:rsci.qa_d(9)} {a:rsci.qa_d(8)} {a:rsci.qa_d(7)} {a:rsci.qa_d(6)} {a:rsci.qa_d(5)} {a:rsci.qa_d(4)} {a:rsci.qa_d(3)} {a:rsci.qa_d(2)} {a:rsci.qa_d(1)} {a:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-407 -attr oid 404 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load portBus a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-408 -attr oid 405 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load symbol "ccs_ioport.ccs_out" "ccs_ioport.ccs_out(3,32)" EXT boxcolor 0 \
     portBus idat input 32 {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \
     portBus dat output 32 {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \

load symbol "axi_test:core:run:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.ivld.mxwt} output \

load symbol "axi_test:core:a:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus a:rsci.adra_d output 4 {a:rsci.adra_d(3)} {a:rsci.adra_d(2)} {a:rsci.adra_d(1)} {a:rsci.adra_d(0)} \
     portBus a:rsci.qa_d input 64 {a:rsci.qa_d(63)} {a:rsci.qa_d(62)} {a:rsci.qa_d(61)} {a:rsci.qa_d(60)} {a:rsci.qa_d(59)} {a:rsci.qa_d(58)} {a:rsci.qa_d(57)} {a:rsci.qa_d(56)} {a:rsci.qa_d(55)} {a:rsci.qa_d(54)} {a:rsci.qa_d(53)} {a:rsci.qa_d(52)} {a:rsci.qa_d(51)} {a:rsci.qa_d(50)} {a:rsci.qa_d(49)} {a:rsci.qa_d(48)} {a:rsci.qa_d(47)} {a:rsci.qa_d(46)} {a:rsci.qa_d(45)} {a:rsci.qa_d(44)} {a:rsci.qa_d(43)} {a:rsci.qa_d(42)} {a:rsci.qa_d(41)} {a:rsci.qa_d(40)} {a:rsci.qa_d(39)} {a:rsci.qa_d(38)} {a:rsci.qa_d(37)} {a:rsci.qa_d(36)} {a:rsci.qa_d(35)} {a:rsci.qa_d(34)} {a:rsci.qa_d(33)} {a:rsci.qa_d(32)} {a:rsci.qa_d(31)} {a:rsci.qa_d(30)} {a:rsci.qa_d(29)} {a:rsci.qa_d(28)} {a:rsci.qa_d(27)} {a:rsci.qa_d(26)} {a:rsci.qa_d(25)} {a:rsci.qa_d(24)} {a:rsci.qa_d(23)} {a:rsci.qa_d(22)} {a:rsci.qa_d(21)} {a:rsci.qa_d(20)} {a:rsci.qa_d(19)} {a:rsci.qa_d(18)} {a:rsci.qa_d(17)} {a:rsci.qa_d(16)} {a:rsci.qa_d(15)} {a:rsci.qa_d(14)} {a:rsci.qa_d(13)} {a:rsci.qa_d(12)} {a:rsci.qa_d(11)} {a:rsci.qa_d(10)} {a:rsci.qa_d(9)} {a:rsci.qa_d(8)} {a:rsci.qa_d(7)} {a:rsci.qa_d(6)} {a:rsci.qa_d(5)} {a:rsci.qa_d(4)} {a:rsci.qa_d(3)} {a:rsci.qa_d(2)} {a:rsci.qa_d(1)} {a:rsci.qa_d(0)} \
     portBus a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d output 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {a:rsci.oswt} input \
     portBus a:rsci.adra_d.core input 8 {a:rsci.adra_d.core(7)} {a:rsci.adra_d.core(6)} {a:rsci.adra_d.core(5)} {a:rsci.adra_d.core(4)} {a:rsci.adra_d.core(3)} {a:rsci.adra_d.core(2)} {a:rsci.adra_d.core(1)} {a:rsci.adra_d.core(0)} \
     portBus a:rsci.qa_d.mxwt output 32 {a:rsci.qa_d.mxwt(31)} {a:rsci.qa_d.mxwt(30)} {a:rsci.qa_d.mxwt(29)} {a:rsci.qa_d.mxwt(28)} {a:rsci.qa_d.mxwt(27)} {a:rsci.qa_d.mxwt(26)} {a:rsci.qa_d.mxwt(25)} {a:rsci.qa_d.mxwt(24)} {a:rsci.qa_d.mxwt(23)} {a:rsci.qa_d.mxwt(22)} {a:rsci.qa_d.mxwt(21)} {a:rsci.qa_d.mxwt(20)} {a:rsci.qa_d.mxwt(19)} {a:rsci.qa_d.mxwt(18)} {a:rsci.qa_d.mxwt(17)} {a:rsci.qa_d.mxwt(16)} {a:rsci.qa_d.mxwt(15)} {a:rsci.qa_d.mxwt(14)} {a:rsci.qa_d.mxwt(13)} {a:rsci.qa_d.mxwt(12)} {a:rsci.qa_d.mxwt(11)} {a:rsci.qa_d.mxwt(10)} {a:rsci.qa_d.mxwt(9)} {a:rsci.qa_d.mxwt(8)} {a:rsci.qa_d.mxwt(7)} {a:rsci.qa_d.mxwt(6)} {a:rsci.qa_d.mxwt(5)} {a:rsci.qa_d.mxwt(4)} {a:rsci.qa_d.mxwt(3)} {a:rsci.qa_d.mxwt(2)} {a:rsci.qa_d.mxwt(1)} {a:rsci.qa_d.mxwt(0)} \
     portBus a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct input 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {core.wten.pff} input \
     port {a:rsci.oswt.pff} input \

load symbol "axi_test:core:complete:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \

load symbol "axi_test:core:a:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {a:rsc.triosy.lz} output \
     port {core.wten} input \
     port {a:rsc.triosy:obj.iswt0} input \

load symbol "axi_test:core:arrsum:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {arrsum:rsc.triosy.lz} output \
     port {core.wten} input \
     port {arrsum:rsc.triosy:obj.iswt0} input \

load symbol "axi_test:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wten} output \
     port {complete:rsci.wen_comp} input \
     port {core.wten.pff} output \

load symbol "axi_test:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.wen_comp} input \
     portBus fsm_output output 7 {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {main.C#0_tr0} input \
     port {ADD_LOOP.C#1_tr0} input \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,32)" "INTERFACE" AND boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,4)" "INTERFACE" AND boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,1,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(5,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(4:0) input 5 {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(4:0) input 5 {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(32,-1,32,-1,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(31:0) input 32 {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-409 -attr oid 406 -attr vt d
load net {a:rsci.qa_d.mxwt(0)} -attr vt d
load net {a:rsci.qa_d.mxwt(1)} -attr vt d
load net {a:rsci.qa_d.mxwt(2)} -attr vt d
load net {a:rsci.qa_d.mxwt(3)} -attr vt d
load net {a:rsci.qa_d.mxwt(4)} -attr vt d
load net {a:rsci.qa_d.mxwt(5)} -attr vt d
load net {a:rsci.qa_d.mxwt(6)} -attr vt d
load net {a:rsci.qa_d.mxwt(7)} -attr vt d
load net {a:rsci.qa_d.mxwt(8)} -attr vt d
load net {a:rsci.qa_d.mxwt(9)} -attr vt d
load net {a:rsci.qa_d.mxwt(10)} -attr vt d
load net {a:rsci.qa_d.mxwt(11)} -attr vt d
load net {a:rsci.qa_d.mxwt(12)} -attr vt d
load net {a:rsci.qa_d.mxwt(13)} -attr vt d
load net {a:rsci.qa_d.mxwt(14)} -attr vt d
load net {a:rsci.qa_d.mxwt(15)} -attr vt d
load net {a:rsci.qa_d.mxwt(16)} -attr vt d
load net {a:rsci.qa_d.mxwt(17)} -attr vt d
load net {a:rsci.qa_d.mxwt(18)} -attr vt d
load net {a:rsci.qa_d.mxwt(19)} -attr vt d
load net {a:rsci.qa_d.mxwt(20)} -attr vt d
load net {a:rsci.qa_d.mxwt(21)} -attr vt d
load net {a:rsci.qa_d.mxwt(22)} -attr vt d
load net {a:rsci.qa_d.mxwt(23)} -attr vt d
load net {a:rsci.qa_d.mxwt(24)} -attr vt d
load net {a:rsci.qa_d.mxwt(25)} -attr vt d
load net {a:rsci.qa_d.mxwt(26)} -attr vt d
load net {a:rsci.qa_d.mxwt(27)} -attr vt d
load net {a:rsci.qa_d.mxwt(28)} -attr vt d
load net {a:rsci.qa_d.mxwt(29)} -attr vt d
load net {a:rsci.qa_d.mxwt(30)} -attr vt d
load net {a:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {a:rsci.qa_d.mxwt} 32 {a:rsci.qa_d.mxwt(0)} {a:rsci.qa_d.mxwt(1)} {a:rsci.qa_d.mxwt(2)} {a:rsci.qa_d.mxwt(3)} {a:rsci.qa_d.mxwt(4)} {a:rsci.qa_d.mxwt(5)} {a:rsci.qa_d.mxwt(6)} {a:rsci.qa_d.mxwt(7)} {a:rsci.qa_d.mxwt(8)} {a:rsci.qa_d.mxwt(9)} {a:rsci.qa_d.mxwt(10)} {a:rsci.qa_d.mxwt(11)} {a:rsci.qa_d.mxwt(12)} {a:rsci.qa_d.mxwt(13)} {a:rsci.qa_d.mxwt(14)} {a:rsci.qa_d.mxwt(15)} {a:rsci.qa_d.mxwt(16)} {a:rsci.qa_d.mxwt(17)} {a:rsci.qa_d.mxwt(18)} {a:rsci.qa_d.mxwt(19)} {a:rsci.qa_d.mxwt(20)} {a:rsci.qa_d.mxwt(21)} {a:rsci.qa_d.mxwt(22)} {a:rsci.qa_d.mxwt(23)} {a:rsci.qa_d.mxwt(24)} {a:rsci.qa_d.mxwt(25)} {a:rsci.qa_d.mxwt(26)} {a:rsci.qa_d.mxwt(27)} {a:rsci.qa_d.mxwt(28)} {a:rsci.qa_d.mxwt(29)} {a:rsci.qa_d.mxwt(30)} {a:rsci.qa_d.mxwt(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-410 -attr oid 407 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {arrsum:rsci.idat(0)} -attr vt d
load net {arrsum:rsci.idat(1)} -attr vt d
load net {arrsum:rsci.idat(2)} -attr vt d
load net {arrsum:rsci.idat(3)} -attr vt d
load net {arrsum:rsci.idat(4)} -attr vt d
load net {arrsum:rsci.idat(5)} -attr vt d
load net {arrsum:rsci.idat(6)} -attr vt d
load net {arrsum:rsci.idat(7)} -attr vt d
load net {arrsum:rsci.idat(8)} -attr vt d
load net {arrsum:rsci.idat(9)} -attr vt d
load net {arrsum:rsci.idat(10)} -attr vt d
load net {arrsum:rsci.idat(11)} -attr vt d
load net {arrsum:rsci.idat(12)} -attr vt d
load net {arrsum:rsci.idat(13)} -attr vt d
load net {arrsum:rsci.idat(14)} -attr vt d
load net {arrsum:rsci.idat(15)} -attr vt d
load net {arrsum:rsci.idat(16)} -attr vt d
load net {arrsum:rsci.idat(17)} -attr vt d
load net {arrsum:rsci.idat(18)} -attr vt d
load net {arrsum:rsci.idat(19)} -attr vt d
load net {arrsum:rsci.idat(20)} -attr vt d
load net {arrsum:rsci.idat(21)} -attr vt d
load net {arrsum:rsci.idat(22)} -attr vt d
load net {arrsum:rsci.idat(23)} -attr vt d
load net {arrsum:rsci.idat(24)} -attr vt d
load net {arrsum:rsci.idat(25)} -attr vt d
load net {arrsum:rsci.idat(26)} -attr vt d
load net {arrsum:rsci.idat(27)} -attr vt d
load net {arrsum:rsci.idat(28)} -attr vt d
load net {arrsum:rsci.idat(29)} -attr vt d
load net {arrsum:rsci.idat(30)} -attr vt d
load net {arrsum:rsci.idat(31)} -attr vt d
load netBundle {arrsum:rsci.idat} 32 {arrsum:rsci.idat(0)} {arrsum:rsci.idat(1)} {arrsum:rsci.idat(2)} {arrsum:rsci.idat(3)} {arrsum:rsci.idat(4)} {arrsum:rsci.idat(5)} {arrsum:rsci.idat(6)} {arrsum:rsci.idat(7)} {arrsum:rsci.idat(8)} {arrsum:rsci.idat(9)} {arrsum:rsci.idat(10)} {arrsum:rsci.idat(11)} {arrsum:rsci.idat(12)} {arrsum:rsci.idat(13)} {arrsum:rsci.idat(14)} {arrsum:rsci.idat(15)} {arrsum:rsci.idat(16)} {arrsum:rsci.idat(17)} {arrsum:rsci.idat(18)} {arrsum:rsci.idat(19)} {arrsum:rsci.idat(20)} {arrsum:rsci.idat(21)} {arrsum:rsci.idat(22)} {arrsum:rsci.idat(23)} {arrsum:rsci.idat(24)} {arrsum:rsci.idat(25)} {arrsum:rsci.idat(26)} {arrsum:rsci.idat(27)} {arrsum:rsci.idat(28)} {arrsum:rsci.idat(29)} {arrsum:rsci.idat(30)} {arrsum:rsci.idat(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-411 -attr oid 408 -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-412 -attr oid 409 -attr vt d
load net {ADD_LOOP:i(4:0).sva(3:0)(0)} -attr vt d
load net {ADD_LOOP:i(4:0).sva(3:0)(1)} -attr vt d
load net {ADD_LOOP:i(4:0).sva(3:0)(2)} -attr vt d
load net {ADD_LOOP:i(4:0).sva(3:0)(3)} -attr vt d
load netBundle {ADD_LOOP:i(4:0).sva(3:0)} 4 {ADD_LOOP:i(4:0).sva(3:0)(0)} {ADD_LOOP:i(4:0).sva(3:0)(1)} {ADD_LOOP:i(4:0).sva(3:0)(2)} {ADD_LOOP:i(4:0).sva(3:0)(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-413 -attr oid 410 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {ADD_LOOP:i(4:0).sva#1(0)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(1)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(2)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(3)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(4)} -attr vt d
load netBundle {ADD_LOOP:i(4:0).sva#1} 5 {ADD_LOOP:i(4:0).sva#1(0)} {ADD_LOOP:i(4:0).sva#1(1)} {ADD_LOOP:i(4:0).sva#1(2)} {ADD_LOOP:i(4:0).sva#1(3)} {ADD_LOOP:i(4:0).sva#1(4)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-414 -attr oid 411 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load net {a:rsci.adra_d.reg(0)} -attr vt d
load net {a:rsci.adra_d.reg(1)} -attr vt d
load net {a:rsci.adra_d.reg(2)} -attr vt d
load net {a:rsci.adra_d.reg(3)} -attr vt d
load netBundle {a:rsci.adra_d.reg} 4 {a:rsci.adra_d.reg(0)} {a:rsci.adra_d.reg(1)} {a:rsci.adra_d.reg(2)} {a:rsci.adra_d.reg(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-415 -attr oid 412 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.adra_d.reg}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-416 -attr oid 413 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {core.wten.iff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-417 -attr oid 414 -attr vt d
load net {sum.sva(0)} -attr vt d
load net {sum.sva(1)} -attr vt d
load net {sum.sva(2)} -attr vt d
load net {sum.sva(3)} -attr vt d
load net {sum.sva(4)} -attr vt d
load net {sum.sva(5)} -attr vt d
load net {sum.sva(6)} -attr vt d
load net {sum.sva(7)} -attr vt d
load net {sum.sva(8)} -attr vt d
load net {sum.sva(9)} -attr vt d
load net {sum.sva(10)} -attr vt d
load net {sum.sva(11)} -attr vt d
load net {sum.sva(12)} -attr vt d
load net {sum.sva(13)} -attr vt d
load net {sum.sva(14)} -attr vt d
load net {sum.sva(15)} -attr vt d
load net {sum.sva(16)} -attr vt d
load net {sum.sva(17)} -attr vt d
load net {sum.sva(18)} -attr vt d
load net {sum.sva(19)} -attr vt d
load net {sum.sva(20)} -attr vt d
load net {sum.sva(21)} -attr vt d
load net {sum.sva(22)} -attr vt d
load net {sum.sva(23)} -attr vt d
load net {sum.sva(24)} -attr vt d
load net {sum.sva(25)} -attr vt d
load net {sum.sva(26)} -attr vt d
load net {sum.sva(27)} -attr vt d
load net {sum.sva(28)} -attr vt d
load net {sum.sva(29)} -attr vt d
load net {sum.sva(30)} -attr vt d
load net {sum.sva(31)} -attr vt d
load netBundle {sum.sva} 32 {sum.sva(0)} {sum.sva(1)} {sum.sva(2)} {sum.sva(3)} {sum.sva(4)} {sum.sva(5)} {sum.sva(6)} {sum.sva(7)} {sum.sva(8)} {sum.sva(9)} {sum.sva(10)} {sum.sva(11)} {sum.sva(12)} {sum.sva(13)} {sum.sva(14)} {sum.sva(15)} {sum.sva(16)} {sum.sva(17)} {sum.sva(18)} {sum.sva(19)} {sum.sva(20)} {sum.sva(21)} {sum.sva(22)} {sum.sva(23)} {sum.sva(24)} {sum.sva(25)} {sum.sva(26)} {sum.sva(27)} {sum.sva(28)} {sum.sva(29)} {sum.sva(30)} {sum.sva(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-418 -attr oid 415 -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva#1:mx0w0(0)} -attr vt d
load net {sum.sva#1:mx0w0(1)} -attr vt d
load net {sum.sva#1:mx0w0(2)} -attr vt d
load net {sum.sva#1:mx0w0(3)} -attr vt d
load net {sum.sva#1:mx0w0(4)} -attr vt d
load net {sum.sva#1:mx0w0(5)} -attr vt d
load net {sum.sva#1:mx0w0(6)} -attr vt d
load net {sum.sva#1:mx0w0(7)} -attr vt d
load net {sum.sva#1:mx0w0(8)} -attr vt d
load net {sum.sva#1:mx0w0(9)} -attr vt d
load net {sum.sva#1:mx0w0(10)} -attr vt d
load net {sum.sva#1:mx0w0(11)} -attr vt d
load net {sum.sva#1:mx0w0(12)} -attr vt d
load net {sum.sva#1:mx0w0(13)} -attr vt d
load net {sum.sva#1:mx0w0(14)} -attr vt d
load net {sum.sva#1:mx0w0(15)} -attr vt d
load net {sum.sva#1:mx0w0(16)} -attr vt d
load net {sum.sva#1:mx0w0(17)} -attr vt d
load net {sum.sva#1:mx0w0(18)} -attr vt d
load net {sum.sva#1:mx0w0(19)} -attr vt d
load net {sum.sva#1:mx0w0(20)} -attr vt d
load net {sum.sva#1:mx0w0(21)} -attr vt d
load net {sum.sva#1:mx0w0(22)} -attr vt d
load net {sum.sva#1:mx0w0(23)} -attr vt d
load net {sum.sva#1:mx0w0(24)} -attr vt d
load net {sum.sva#1:mx0w0(25)} -attr vt d
load net {sum.sva#1:mx0w0(26)} -attr vt d
load net {sum.sva#1:mx0w0(27)} -attr vt d
load net {sum.sva#1:mx0w0(28)} -attr vt d
load net {sum.sva#1:mx0w0(29)} -attr vt d
load net {sum.sva#1:mx0w0(30)} -attr vt d
load net {sum.sva#1:mx0w0(31)} -attr vt d
load netBundle {sum.sva#1:mx0w0} 32 {sum.sva#1:mx0w0(0)} {sum.sva#1:mx0w0(1)} {sum.sva#1:mx0w0(2)} {sum.sva#1:mx0w0(3)} {sum.sva#1:mx0w0(4)} {sum.sva#1:mx0w0(5)} {sum.sva#1:mx0w0(6)} {sum.sva#1:mx0w0(7)} {sum.sva#1:mx0w0(8)} {sum.sva#1:mx0w0(9)} {sum.sva#1:mx0w0(10)} {sum.sva#1:mx0w0(11)} {sum.sva#1:mx0w0(12)} {sum.sva#1:mx0w0(13)} {sum.sva#1:mx0w0(14)} {sum.sva#1:mx0w0(15)} {sum.sva#1:mx0w0(16)} {sum.sva#1:mx0w0(17)} {sum.sva#1:mx0w0(18)} {sum.sva#1:mx0w0(19)} {sum.sva#1:mx0w0(20)} {sum.sva#1:mx0w0(21)} {sum.sva#1:mx0w0(22)} {sum.sva#1:mx0w0(23)} {sum.sva#1:mx0w0(24)} {sum.sva#1:mx0w0(25)} {sum.sva#1:mx0w0(26)} {sum.sva#1:mx0w0(27)} {sum.sva#1:mx0w0(28)} {sum.sva#1:mx0w0(29)} {sum.sva#1:mx0w0(30)} {sum.sva#1:mx0w0(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-419 -attr oid 416 -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum:sum:sum:and.itm(0)} -attr vt d
load net {sum:sum:sum:and.itm(1)} -attr vt d
load net {sum:sum:sum:and.itm(2)} -attr vt d
load net {sum:sum:sum:and.itm(3)} -attr vt d
load net {sum:sum:sum:and.itm(4)} -attr vt d
load net {sum:sum:sum:and.itm(5)} -attr vt d
load net {sum:sum:sum:and.itm(6)} -attr vt d
load net {sum:sum:sum:and.itm(7)} -attr vt d
load net {sum:sum:sum:and.itm(8)} -attr vt d
load net {sum:sum:sum:and.itm(9)} -attr vt d
load net {sum:sum:sum:and.itm(10)} -attr vt d
load net {sum:sum:sum:and.itm(11)} -attr vt d
load net {sum:sum:sum:and.itm(12)} -attr vt d
load net {sum:sum:sum:and.itm(13)} -attr vt d
load net {sum:sum:sum:and.itm(14)} -attr vt d
load net {sum:sum:sum:and.itm(15)} -attr vt d
load net {sum:sum:sum:and.itm(16)} -attr vt d
load net {sum:sum:sum:and.itm(17)} -attr vt d
load net {sum:sum:sum:and.itm(18)} -attr vt d
load net {sum:sum:sum:and.itm(19)} -attr vt d
load net {sum:sum:sum:and.itm(20)} -attr vt d
load net {sum:sum:sum:and.itm(21)} -attr vt d
load net {sum:sum:sum:and.itm(22)} -attr vt d
load net {sum:sum:sum:and.itm(23)} -attr vt d
load net {sum:sum:sum:and.itm(24)} -attr vt d
load net {sum:sum:sum:and.itm(25)} -attr vt d
load net {sum:sum:sum:and.itm(26)} -attr vt d
load net {sum:sum:sum:and.itm(27)} -attr vt d
load net {sum:sum:sum:and.itm(28)} -attr vt d
load net {sum:sum:sum:and.itm(29)} -attr vt d
load net {sum:sum:sum:and.itm(30)} -attr vt d
load net {sum:sum:sum:and.itm(31)} -attr vt d
load netBundle {sum:sum:sum:and.itm} 32 {sum:sum:sum:and.itm(0)} {sum:sum:sum:and.itm(1)} {sum:sum:sum:and.itm(2)} {sum:sum:sum:and.itm(3)} {sum:sum:sum:and.itm(4)} {sum:sum:sum:and.itm(5)} {sum:sum:sum:and.itm(6)} {sum:sum:sum:and.itm(7)} {sum:sum:sum:and.itm(8)} {sum:sum:sum:and.itm(9)} {sum:sum:sum:and.itm(10)} {sum:sum:sum:and.itm(11)} {sum:sum:sum:and.itm(12)} {sum:sum:sum:and.itm(13)} {sum:sum:sum:and.itm(14)} {sum:sum:sum:and.itm(15)} {sum:sum:sum:and.itm(16)} {sum:sum:sum:and.itm(17)} {sum:sum:sum:and.itm(18)} {sum:sum:sum:and.itm(19)} {sum:sum:sum:and.itm(20)} {sum:sum:sum:and.itm(21)} {sum:sum:sum:and.itm(22)} {sum:sum:sum:and.itm(23)} {sum:sum:sum:and.itm(24)} {sum:sum:sum:and.itm(25)} {sum:sum:sum:and.itm(26)} {sum:sum:sum:and.itm(27)} {sum:sum:sum:and.itm(28)} {sum:sum:sum:and.itm(29)} {sum:sum:sum:and.itm(30)} {sum:sum:sum:and.itm(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-420 -attr oid 417 -attr vt d -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:exs.itm(0)} -attr vt d
load net {sum:exs.itm(1)} -attr vt d
load net {sum:exs.itm(2)} -attr vt d
load net {sum:exs.itm(3)} -attr vt d
load net {sum:exs.itm(4)} -attr vt d
load net {sum:exs.itm(5)} -attr vt d
load net {sum:exs.itm(6)} -attr vt d
load net {sum:exs.itm(7)} -attr vt d
load net {sum:exs.itm(8)} -attr vt d
load net {sum:exs.itm(9)} -attr vt d
load net {sum:exs.itm(10)} -attr vt d
load net {sum:exs.itm(11)} -attr vt d
load net {sum:exs.itm(12)} -attr vt d
load net {sum:exs.itm(13)} -attr vt d
load net {sum:exs.itm(14)} -attr vt d
load net {sum:exs.itm(15)} -attr vt d
load net {sum:exs.itm(16)} -attr vt d
load net {sum:exs.itm(17)} -attr vt d
load net {sum:exs.itm(18)} -attr vt d
load net {sum:exs.itm(19)} -attr vt d
load net {sum:exs.itm(20)} -attr vt d
load net {sum:exs.itm(21)} -attr vt d
load net {sum:exs.itm(22)} -attr vt d
load net {sum:exs.itm(23)} -attr vt d
load net {sum:exs.itm(24)} -attr vt d
load net {sum:exs.itm(25)} -attr vt d
load net {sum:exs.itm(26)} -attr vt d
load net {sum:exs.itm(27)} -attr vt d
load net {sum:exs.itm(28)} -attr vt d
load net {sum:exs.itm(29)} -attr vt d
load net {sum:exs.itm(30)} -attr vt d
load net {sum:exs.itm(31)} -attr vt d
load netBundle {sum:exs.itm} 32 {sum:exs.itm(0)} {sum:exs.itm(1)} {sum:exs.itm(2)} {sum:exs.itm(3)} {sum:exs.itm(4)} {sum:exs.itm(5)} {sum:exs.itm(6)} {sum:exs.itm(7)} {sum:exs.itm(8)} {sum:exs.itm(9)} {sum:exs.itm(10)} {sum:exs.itm(11)} {sum:exs.itm(12)} {sum:exs.itm(13)} {sum:exs.itm(14)} {sum:exs.itm(15)} {sum:exs.itm(16)} {sum:exs.itm(17)} {sum:exs.itm(18)} {sum:exs.itm(19)} {sum:exs.itm(20)} {sum:exs.itm(21)} {sum:exs.itm(22)} {sum:exs.itm(23)} {sum:exs.itm(24)} {sum:exs.itm(25)} {sum:exs.itm(26)} {sum:exs.itm(27)} {sum:exs.itm(28)} {sum:exs.itm(29)} {sum:exs.itm(30)} {sum:exs.itm(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-421 -attr oid 418 -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(0)} -attr vt d
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(1)} -attr vt d
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(2)} -attr vt d
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(3)} -attr vt d
load netBundle {ADD_LOOP:i:ADD_LOOP:i:and.itm} 4 {ADD_LOOP:i:ADD_LOOP:i:and.itm(0)} {ADD_LOOP:i:ADD_LOOP:i:and.itm(1)} {ADD_LOOP:i:ADD_LOOP:i:and.itm(2)} {ADD_LOOP:i:ADD_LOOP:i:and.itm(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-422 -attr oid 419 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(0)} -attr vt d
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(1)} -attr vt d
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(2)} -attr vt d
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(3)} -attr vt d
load netBundle {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm} 4 {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(0)} {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(1)} {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(2)} {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-423 -attr oid 420 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {ADD_LOOP:i:exs.itm(0)} -attr vt d
load net {ADD_LOOP:i:exs.itm(1)} -attr vt d
load net {ADD_LOOP:i:exs.itm(2)} -attr vt d
load net {ADD_LOOP:i:exs.itm(3)} -attr vt d
load netBundle {ADD_LOOP:i:exs.itm} 4 {ADD_LOOP:i:exs.itm(0)} {ADD_LOOP:i:exs.itm(1)} {ADD_LOOP:i:exs.itm(2)} {ADD_LOOP:i:exs.itm(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-424 -attr oid 421 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:exs.itm}
load net {ADD_LOOP:acc#2.itm(0)} -attr vt d
load net {ADD_LOOP:acc#2.itm(1)} -attr vt d
load net {ADD_LOOP:acc#2.itm(2)} -attr vt d
load net {ADD_LOOP:acc#2.itm(3)} -attr vt d
load net {ADD_LOOP:acc#2.itm(4)} -attr vt d
load netBundle {ADD_LOOP:acc#2.itm} 5 {ADD_LOOP:acc#2.itm(0)} {ADD_LOOP:acc#2.itm(1)} {ADD_LOOP:acc#2.itm(2)} {ADD_LOOP:acc#2.itm(3)} {ADD_LOOP:acc#2.itm(4)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-425 -attr oid 422 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2.itm}
load net {ADD_LOOP:conc#6.itm(0)} -attr vt d
load net {ADD_LOOP:conc#6.itm(1)} -attr vt d
load net {ADD_LOOP:conc#6.itm(2)} -attr vt d
load net {ADD_LOOP:conc#6.itm(3)} -attr vt d
load net {ADD_LOOP:conc#6.itm(4)} -attr vt d
load net {ADD_LOOP:conc#6.itm(5)} -attr vt d
load net {ADD_LOOP:conc#6.itm(6)} -attr vt d
load net {ADD_LOOP:conc#6.itm(7)} -attr vt d
load netBundle {ADD_LOOP:conc#6.itm} 8 {ADD_LOOP:conc#6.itm(0)} {ADD_LOOP:conc#6.itm(1)} {ADD_LOOP:conc#6.itm(2)} {ADD_LOOP:conc#6.itm(3)} {ADD_LOOP:conc#6.itm(4)} {ADD_LOOP:conc#6.itm(5)} {ADD_LOOP:conc#6.itm(6)} {ADD_LOOP:conc#6.itm(7)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-426 -attr oid 423 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc#6.itm}
load net {ADD_LOOP:conc.itm(0)} -attr vt d
load net {ADD_LOOP:conc.itm(1)} -attr vt d
load netBundle {ADD_LOOP:conc.itm} 2 {ADD_LOOP:conc.itm(0)} {ADD_LOOP:conc.itm(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-427 -attr oid 424 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc.itm}
load net {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-428 -attr oid 425 -attr vt d
load net {clk} -port {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-429 -attr oid 426 -attr vt d
load net {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-430 -attr oid 427 -attr vt d
load net {rst} -port {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-431 -attr oid 428 -attr vt d
load net {run:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-432 -attr oid 429 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-433 -attr oid 430 -attr vt d -attr @path {/axi_test/axi_test:core/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-434 -attr oid 431 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-435 -attr oid 432 -attr vt d
load net {a:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-436 -attr oid 433 -attr vt d
load net {a:rsc.triosy.lz} -port {a:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-437 -attr oid 434 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.triosy.lz}
load net {arrsum:rsc.dat(0)} -attr vt d
load net {arrsum:rsc.dat(1)} -attr vt d
load net {arrsum:rsc.dat(2)} -attr vt d
load net {arrsum:rsc.dat(3)} -attr vt d
load net {arrsum:rsc.dat(4)} -attr vt d
load net {arrsum:rsc.dat(5)} -attr vt d
load net {arrsum:rsc.dat(6)} -attr vt d
load net {arrsum:rsc.dat(7)} -attr vt d
load net {arrsum:rsc.dat(8)} -attr vt d
load net {arrsum:rsc.dat(9)} -attr vt d
load net {arrsum:rsc.dat(10)} -attr vt d
load net {arrsum:rsc.dat(11)} -attr vt d
load net {arrsum:rsc.dat(12)} -attr vt d
load net {arrsum:rsc.dat(13)} -attr vt d
load net {arrsum:rsc.dat(14)} -attr vt d
load net {arrsum:rsc.dat(15)} -attr vt d
load net {arrsum:rsc.dat(16)} -attr vt d
load net {arrsum:rsc.dat(17)} -attr vt d
load net {arrsum:rsc.dat(18)} -attr vt d
load net {arrsum:rsc.dat(19)} -attr vt d
load net {arrsum:rsc.dat(20)} -attr vt d
load net {arrsum:rsc.dat(21)} -attr vt d
load net {arrsum:rsc.dat(22)} -attr vt d
load net {arrsum:rsc.dat(23)} -attr vt d
load net {arrsum:rsc.dat(24)} -attr vt d
load net {arrsum:rsc.dat(25)} -attr vt d
load net {arrsum:rsc.dat(26)} -attr vt d
load net {arrsum:rsc.dat(27)} -attr vt d
load net {arrsum:rsc.dat(28)} -attr vt d
load net {arrsum:rsc.dat(29)} -attr vt d
load net {arrsum:rsc.dat(30)} -attr vt d
load net {arrsum:rsc.dat(31)} -attr vt d
load netBundle {arrsum:rsc.dat} 32 {arrsum:rsc.dat(0)} {arrsum:rsc.dat(1)} {arrsum:rsc.dat(2)} {arrsum:rsc.dat(3)} {arrsum:rsc.dat(4)} {arrsum:rsc.dat(5)} {arrsum:rsc.dat(6)} {arrsum:rsc.dat(7)} {arrsum:rsc.dat(8)} {arrsum:rsc.dat(9)} {arrsum:rsc.dat(10)} {arrsum:rsc.dat(11)} {arrsum:rsc.dat(12)} {arrsum:rsc.dat(13)} {arrsum:rsc.dat(14)} {arrsum:rsc.dat(15)} {arrsum:rsc.dat(16)} {arrsum:rsc.dat(17)} {arrsum:rsc.dat(18)} {arrsum:rsc.dat(19)} {arrsum:rsc.dat(20)} {arrsum:rsc.dat(21)} {arrsum:rsc.dat(22)} {arrsum:rsc.dat(23)} {arrsum:rsc.dat(24)} {arrsum:rsc.dat(25)} {arrsum:rsc.dat(26)} {arrsum:rsc.dat(27)} {arrsum:rsc.dat(28)} {arrsum:rsc.dat(29)} {arrsum:rsc.dat(30)} {arrsum:rsc.dat(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-438 -attr oid 435 -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(0)} -port {arrsum:rsc.dat(0)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(1)} -port {arrsum:rsc.dat(1)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(2)} -port {arrsum:rsc.dat(2)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(3)} -port {arrsum:rsc.dat(3)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(4)} -port {arrsum:rsc.dat(4)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(5)} -port {arrsum:rsc.dat(5)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(6)} -port {arrsum:rsc.dat(6)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(7)} -port {arrsum:rsc.dat(7)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(8)} -port {arrsum:rsc.dat(8)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(9)} -port {arrsum:rsc.dat(9)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(10)} -port {arrsum:rsc.dat(10)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(11)} -port {arrsum:rsc.dat(11)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(12)} -port {arrsum:rsc.dat(12)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(13)} -port {arrsum:rsc.dat(13)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(14)} -port {arrsum:rsc.dat(14)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(15)} -port {arrsum:rsc.dat(15)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(16)} -port {arrsum:rsc.dat(16)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(17)} -port {arrsum:rsc.dat(17)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(18)} -port {arrsum:rsc.dat(18)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(19)} -port {arrsum:rsc.dat(19)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(20)} -port {arrsum:rsc.dat(20)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(21)} -port {arrsum:rsc.dat(21)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(22)} -port {arrsum:rsc.dat(22)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(23)} -port {arrsum:rsc.dat(23)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(24)} -port {arrsum:rsc.dat(24)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(25)} -port {arrsum:rsc.dat(25)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(26)} -port {arrsum:rsc.dat(26)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(27)} -port {arrsum:rsc.dat(27)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(28)} -port {arrsum:rsc.dat(28)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(29)} -port {arrsum:rsc.dat(29)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(30)} -port {arrsum:rsc.dat(30)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(31)} -port {arrsum:rsc.dat(31)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-439 -attr oid 436 -attr vt d
load net {arrsum:rsc.triosy.lz} -port {arrsum:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-440 -attr oid 437 -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-441 -attr oid 438 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-442 -attr oid 439 -attr vt d
load net {complete:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-443 -attr oid 440 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-444 -attr oid 441 -attr vt d -attr @path {/axi_test/axi_test:core/complete:rsc.vld}
load net {a:rsci.adra_d(0)} -attr vt d
load net {a:rsci.adra_d(1)} -attr vt d
load net {a:rsci.adra_d(2)} -attr vt d
load net {a:rsci.adra_d(3)} -attr vt d
load netBundle {a:rsci.adra_d} 4 {a:rsci.adra_d(0)} {a:rsci.adra_d(1)} {a:rsci.adra_d(2)} {a:rsci.adra_d(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-445 -attr oid 442 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.adra_d}
load net {a:rsci.adra_d.reg(0)} -port {a:rsci.adra_d(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.adra_d}
load net {a:rsci.adra_d.reg(1)} -port {a:rsci.adra_d(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.adra_d}
load net {a:rsci.adra_d.reg(2)} -port {a:rsci.adra_d(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.adra_d}
load net {a:rsci.adra_d.reg(3)} -port {a:rsci.adra_d(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.adra_d}
load net {a:rsci.qa_d(0)} -attr vt d
load net {a:rsci.qa_d(1)} -attr vt d
load net {a:rsci.qa_d(2)} -attr vt d
load net {a:rsci.qa_d(3)} -attr vt d
load net {a:rsci.qa_d(4)} -attr vt d
load net {a:rsci.qa_d(5)} -attr vt d
load net {a:rsci.qa_d(6)} -attr vt d
load net {a:rsci.qa_d(7)} -attr vt d
load net {a:rsci.qa_d(8)} -attr vt d
load net {a:rsci.qa_d(9)} -attr vt d
load net {a:rsci.qa_d(10)} -attr vt d
load net {a:rsci.qa_d(11)} -attr vt d
load net {a:rsci.qa_d(12)} -attr vt d
load net {a:rsci.qa_d(13)} -attr vt d
load net {a:rsci.qa_d(14)} -attr vt d
load net {a:rsci.qa_d(15)} -attr vt d
load net {a:rsci.qa_d(16)} -attr vt d
load net {a:rsci.qa_d(17)} -attr vt d
load net {a:rsci.qa_d(18)} -attr vt d
load net {a:rsci.qa_d(19)} -attr vt d
load net {a:rsci.qa_d(20)} -attr vt d
load net {a:rsci.qa_d(21)} -attr vt d
load net {a:rsci.qa_d(22)} -attr vt d
load net {a:rsci.qa_d(23)} -attr vt d
load net {a:rsci.qa_d(24)} -attr vt d
load net {a:rsci.qa_d(25)} -attr vt d
load net {a:rsci.qa_d(26)} -attr vt d
load net {a:rsci.qa_d(27)} -attr vt d
load net {a:rsci.qa_d(28)} -attr vt d
load net {a:rsci.qa_d(29)} -attr vt d
load net {a:rsci.qa_d(30)} -attr vt d
load net {a:rsci.qa_d(31)} -attr vt d
load net {a:rsci.qa_d(32)} -attr vt d
load net {a:rsci.qa_d(33)} -attr vt d
load net {a:rsci.qa_d(34)} -attr vt d
load net {a:rsci.qa_d(35)} -attr vt d
load net {a:rsci.qa_d(36)} -attr vt d
load net {a:rsci.qa_d(37)} -attr vt d
load net {a:rsci.qa_d(38)} -attr vt d
load net {a:rsci.qa_d(39)} -attr vt d
load net {a:rsci.qa_d(40)} -attr vt d
load net {a:rsci.qa_d(41)} -attr vt d
load net {a:rsci.qa_d(42)} -attr vt d
load net {a:rsci.qa_d(43)} -attr vt d
load net {a:rsci.qa_d(44)} -attr vt d
load net {a:rsci.qa_d(45)} -attr vt d
load net {a:rsci.qa_d(46)} -attr vt d
load net {a:rsci.qa_d(47)} -attr vt d
load net {a:rsci.qa_d(48)} -attr vt d
load net {a:rsci.qa_d(49)} -attr vt d
load net {a:rsci.qa_d(50)} -attr vt d
load net {a:rsci.qa_d(51)} -attr vt d
load net {a:rsci.qa_d(52)} -attr vt d
load net {a:rsci.qa_d(53)} -attr vt d
load net {a:rsci.qa_d(54)} -attr vt d
load net {a:rsci.qa_d(55)} -attr vt d
load net {a:rsci.qa_d(56)} -attr vt d
load net {a:rsci.qa_d(57)} -attr vt d
load net {a:rsci.qa_d(58)} -attr vt d
load net {a:rsci.qa_d(59)} -attr vt d
load net {a:rsci.qa_d(60)} -attr vt d
load net {a:rsci.qa_d(61)} -attr vt d
load net {a:rsci.qa_d(62)} -attr vt d
load net {a:rsci.qa_d(63)} -attr vt d
load netBundle {a:rsci.qa_d} 64 {a:rsci.qa_d(0)} {a:rsci.qa_d(1)} {a:rsci.qa_d(2)} {a:rsci.qa_d(3)} {a:rsci.qa_d(4)} {a:rsci.qa_d(5)} {a:rsci.qa_d(6)} {a:rsci.qa_d(7)} {a:rsci.qa_d(8)} {a:rsci.qa_d(9)} {a:rsci.qa_d(10)} {a:rsci.qa_d(11)} {a:rsci.qa_d(12)} {a:rsci.qa_d(13)} {a:rsci.qa_d(14)} {a:rsci.qa_d(15)} {a:rsci.qa_d(16)} {a:rsci.qa_d(17)} {a:rsci.qa_d(18)} {a:rsci.qa_d(19)} {a:rsci.qa_d(20)} {a:rsci.qa_d(21)} {a:rsci.qa_d(22)} {a:rsci.qa_d(23)} {a:rsci.qa_d(24)} {a:rsci.qa_d(25)} {a:rsci.qa_d(26)} {a:rsci.qa_d(27)} {a:rsci.qa_d(28)} {a:rsci.qa_d(29)} {a:rsci.qa_d(30)} {a:rsci.qa_d(31)} {a:rsci.qa_d(32)} {a:rsci.qa_d(33)} {a:rsci.qa_d(34)} {a:rsci.qa_d(35)} {a:rsci.qa_d(36)} {a:rsci.qa_d(37)} {a:rsci.qa_d(38)} {a:rsci.qa_d(39)} {a:rsci.qa_d(40)} {a:rsci.qa_d(41)} {a:rsci.qa_d(42)} {a:rsci.qa_d(43)} {a:rsci.qa_d(44)} {a:rsci.qa_d(45)} {a:rsci.qa_d(46)} {a:rsci.qa_d(47)} {a:rsci.qa_d(48)} {a:rsci.qa_d(49)} {a:rsci.qa_d(50)} {a:rsci.qa_d(51)} {a:rsci.qa_d(52)} {a:rsci.qa_d(53)} {a:rsci.qa_d(54)} {a:rsci.qa_d(55)} {a:rsci.qa_d(56)} {a:rsci.qa_d(57)} {a:rsci.qa_d(58)} {a:rsci.qa_d(59)} {a:rsci.qa_d(60)} {a:rsci.qa_d(61)} {a:rsci.qa_d(62)} {a:rsci.qa_d(63)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-446 -attr oid 443 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(0)} -port {a:rsci.qa_d(0)} -attr vt d
load net {a:rsci.qa_d(1)} -port {a:rsci.qa_d(1)} -attr vt d
load net {a:rsci.qa_d(2)} -port {a:rsci.qa_d(2)} -attr vt d
load net {a:rsci.qa_d(3)} -port {a:rsci.qa_d(3)} -attr vt d
load net {a:rsci.qa_d(4)} -port {a:rsci.qa_d(4)} -attr vt d
load net {a:rsci.qa_d(5)} -port {a:rsci.qa_d(5)} -attr vt d
load net {a:rsci.qa_d(6)} -port {a:rsci.qa_d(6)} -attr vt d
load net {a:rsci.qa_d(7)} -port {a:rsci.qa_d(7)} -attr vt d
load net {a:rsci.qa_d(8)} -port {a:rsci.qa_d(8)} -attr vt d
load net {a:rsci.qa_d(9)} -port {a:rsci.qa_d(9)} -attr vt d
load net {a:rsci.qa_d(10)} -port {a:rsci.qa_d(10)} -attr vt d
load net {a:rsci.qa_d(11)} -port {a:rsci.qa_d(11)} -attr vt d
load net {a:rsci.qa_d(12)} -port {a:rsci.qa_d(12)} -attr vt d
load net {a:rsci.qa_d(13)} -port {a:rsci.qa_d(13)} -attr vt d
load net {a:rsci.qa_d(14)} -port {a:rsci.qa_d(14)} -attr vt d
load net {a:rsci.qa_d(15)} -port {a:rsci.qa_d(15)} -attr vt d
load net {a:rsci.qa_d(16)} -port {a:rsci.qa_d(16)} -attr vt d
load net {a:rsci.qa_d(17)} -port {a:rsci.qa_d(17)} -attr vt d
load net {a:rsci.qa_d(18)} -port {a:rsci.qa_d(18)} -attr vt d
load net {a:rsci.qa_d(19)} -port {a:rsci.qa_d(19)} -attr vt d
load net {a:rsci.qa_d(20)} -port {a:rsci.qa_d(20)} -attr vt d
load net {a:rsci.qa_d(21)} -port {a:rsci.qa_d(21)} -attr vt d
load net {a:rsci.qa_d(22)} -port {a:rsci.qa_d(22)} -attr vt d
load net {a:rsci.qa_d(23)} -port {a:rsci.qa_d(23)} -attr vt d
load net {a:rsci.qa_d(24)} -port {a:rsci.qa_d(24)} -attr vt d
load net {a:rsci.qa_d(25)} -port {a:rsci.qa_d(25)} -attr vt d
load net {a:rsci.qa_d(26)} -port {a:rsci.qa_d(26)} -attr vt d
load net {a:rsci.qa_d(27)} -port {a:rsci.qa_d(27)} -attr vt d
load net {a:rsci.qa_d(28)} -port {a:rsci.qa_d(28)} -attr vt d
load net {a:rsci.qa_d(29)} -port {a:rsci.qa_d(29)} -attr vt d
load net {a:rsci.qa_d(30)} -port {a:rsci.qa_d(30)} -attr vt d
load net {a:rsci.qa_d(31)} -port {a:rsci.qa_d(31)} -attr vt d
load net {a:rsci.qa_d(32)} -port {a:rsci.qa_d(32)} -attr vt d
load net {a:rsci.qa_d(33)} -port {a:rsci.qa_d(33)} -attr vt d
load net {a:rsci.qa_d(34)} -port {a:rsci.qa_d(34)} -attr vt d
load net {a:rsci.qa_d(35)} -port {a:rsci.qa_d(35)} -attr vt d
load net {a:rsci.qa_d(36)} -port {a:rsci.qa_d(36)} -attr vt d
load net {a:rsci.qa_d(37)} -port {a:rsci.qa_d(37)} -attr vt d
load net {a:rsci.qa_d(38)} -port {a:rsci.qa_d(38)} -attr vt d
load net {a:rsci.qa_d(39)} -port {a:rsci.qa_d(39)} -attr vt d
load net {a:rsci.qa_d(40)} -port {a:rsci.qa_d(40)} -attr vt d
load net {a:rsci.qa_d(41)} -port {a:rsci.qa_d(41)} -attr vt d
load net {a:rsci.qa_d(42)} -port {a:rsci.qa_d(42)} -attr vt d
load net {a:rsci.qa_d(43)} -port {a:rsci.qa_d(43)} -attr vt d
load net {a:rsci.qa_d(44)} -port {a:rsci.qa_d(44)} -attr vt d
load net {a:rsci.qa_d(45)} -port {a:rsci.qa_d(45)} -attr vt d
load net {a:rsci.qa_d(46)} -port {a:rsci.qa_d(46)} -attr vt d
load net {a:rsci.qa_d(47)} -port {a:rsci.qa_d(47)} -attr vt d
load net {a:rsci.qa_d(48)} -port {a:rsci.qa_d(48)} -attr vt d
load net {a:rsci.qa_d(49)} -port {a:rsci.qa_d(49)} -attr vt d
load net {a:rsci.qa_d(50)} -port {a:rsci.qa_d(50)} -attr vt d
load net {a:rsci.qa_d(51)} -port {a:rsci.qa_d(51)} -attr vt d
load net {a:rsci.qa_d(52)} -port {a:rsci.qa_d(52)} -attr vt d
load net {a:rsci.qa_d(53)} -port {a:rsci.qa_d(53)} -attr vt d
load net {a:rsci.qa_d(54)} -port {a:rsci.qa_d(54)} -attr vt d
load net {a:rsci.qa_d(55)} -port {a:rsci.qa_d(55)} -attr vt d
load net {a:rsci.qa_d(56)} -port {a:rsci.qa_d(56)} -attr vt d
load net {a:rsci.qa_d(57)} -port {a:rsci.qa_d(57)} -attr vt d
load net {a:rsci.qa_d(58)} -port {a:rsci.qa_d(58)} -attr vt d
load net {a:rsci.qa_d(59)} -port {a:rsci.qa_d(59)} -attr vt d
load net {a:rsci.qa_d(60)} -port {a:rsci.qa_d(60)} -attr vt d
load net {a:rsci.qa_d(61)} -port {a:rsci.qa_d(61)} -attr vt d
load net {a:rsci.qa_d(62)} -port {a:rsci.qa_d(62)} -attr vt d
load net {a:rsci.qa_d(63)} -port {a:rsci.qa_d(63)} -attr vt d
load netBundle {a:rsci.qa_d} 64 {a:rsci.qa_d(0)} {a:rsci.qa_d(1)} {a:rsci.qa_d(2)} {a:rsci.qa_d(3)} {a:rsci.qa_d(4)} {a:rsci.qa_d(5)} {a:rsci.qa_d(6)} {a:rsci.qa_d(7)} {a:rsci.qa_d(8)} {a:rsci.qa_d(9)} {a:rsci.qa_d(10)} {a:rsci.qa_d(11)} {a:rsci.qa_d(12)} {a:rsci.qa_d(13)} {a:rsci.qa_d(14)} {a:rsci.qa_d(15)} {a:rsci.qa_d(16)} {a:rsci.qa_d(17)} {a:rsci.qa_d(18)} {a:rsci.qa_d(19)} {a:rsci.qa_d(20)} {a:rsci.qa_d(21)} {a:rsci.qa_d(22)} {a:rsci.qa_d(23)} {a:rsci.qa_d(24)} {a:rsci.qa_d(25)} {a:rsci.qa_d(26)} {a:rsci.qa_d(27)} {a:rsci.qa_d(28)} {a:rsci.qa_d(29)} {a:rsci.qa_d(30)} {a:rsci.qa_d(31)} {a:rsci.qa_d(32)} {a:rsci.qa_d(33)} {a:rsci.qa_d(34)} {a:rsci.qa_d(35)} {a:rsci.qa_d(36)} {a:rsci.qa_d(37)} {a:rsci.qa_d(38)} {a:rsci.qa_d(39)} {a:rsci.qa_d(40)} {a:rsci.qa_d(41)} {a:rsci.qa_d(42)} {a:rsci.qa_d(43)} {a:rsci.qa_d(44)} {a:rsci.qa_d(45)} {a:rsci.qa_d(46)} {a:rsci.qa_d(47)} {a:rsci.qa_d(48)} {a:rsci.qa_d(49)} {a:rsci.qa_d(50)} {a:rsci.qa_d(51)} {a:rsci.qa_d(52)} {a:rsci.qa_d(53)} {a:rsci.qa_d(54)} {a:rsci.qa_d(55)} {a:rsci.qa_d(56)} {a:rsci.qa_d(57)} {a:rsci.qa_d(58)} {a:rsci.qa_d(59)} {a:rsci.qa_d(60)} {a:rsci.qa_d(61)} {a:rsci.qa_d(62)} {a:rsci.qa_d(63)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-447 -attr oid 444 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-448 -attr oid 445 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load inst "axi_test:core:run:rsci:inst" "axi_test:core:run:rsci" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-449 -attr oid 446 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci:inst} -attr area 5.003000 -attr delay 0.532053 -attr hier "/axi_test/axi_test:core/axi_test:core:run:rsci"
load net {clk} -pin  "axi_test:core:run:rsci:inst" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-450 -attr oid 447 -attr vt dc -attr @path {/axi_test/axi_test:core/clk}
load net {rst} -pin  "axi_test:core:run:rsci:inst" {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-451 -attr oid 448 -attr vt dc -attr @path {/axi_test/axi_test:core/rst}
load net {run:rsc.rdy} -pin  "axi_test:core:run:rsci:inst" {run:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-452 -attr oid 449 -attr vt dc -attr @path {/axi_test/axi_test:core/run:rsc.rdy}
load net {run:rsc.vld} -pin  "axi_test:core:run:rsci:inst" {run:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-453 -attr oid 450 -attr vt dc -attr @path {/axi_test/axi_test:core/run:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "axi_test:core:run:rsci:inst" {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-454 -attr oid 451 -attr vt dc -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {reg(run:rsci.oswt).cse} -pin  "axi_test:core:run:rsci:inst" {run:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-455 -attr oid 452 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(run:rsci.oswt).cse}
load net {core.wten} -pin  "axi_test:core:run:rsci:inst" {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-456 -attr oid 453 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wten}
load net {run:rsci.ivld.mxwt} -pin  "axi_test:core:run:rsci:inst" {run:rsci.ivld.mxwt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-457 -attr oid 454 -attr vt dc -attr @path {/axi_test/axi_test:core/run:rsci.ivld.mxwt}
load inst "axi_test:core:a:rsci#1:inst" "axi_test:core:a:rsci#1" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-458 -attr oid 455 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci#1:inst} -attr area 37.003000 -attr delay 0.532053 -attr hier "/axi_test/axi_test:core/axi_test:core:a:rsci#1"
load net {clk} -pin  "axi_test:core:a:rsci#1:inst" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-459 -attr oid 456 -attr vt dc -attr @path {/axi_test/axi_test:core/clk}
load net {rst} -pin  "axi_test:core:a:rsci#1:inst" {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-460 -attr oid 457 -attr vt dc -attr @path {/axi_test/axi_test:core/rst}
load net {a:rsci.adra_d.reg(0)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.adra_d.reg}
load net {a:rsci.adra_d.reg(1)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.adra_d.reg}
load net {a:rsci.adra_d.reg(2)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.adra_d.reg}
load net {a:rsci.adra_d.reg(3)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.adra_d.reg}
load net {a:rsci.qa_d(0)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(1)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(2)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(3)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(4)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(5)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(6)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(7)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(8)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(9)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(10)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(11)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(12)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(13)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(14)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(15)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(16)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(17)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(18)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(19)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(20)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(21)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(22)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(23)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(24)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(25)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(26)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(27)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(28)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(29)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(30)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(31)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(32)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(32)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(33)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(33)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(34)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(34)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(35)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(35)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(36)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(36)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(37)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(37)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(38)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(38)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(39)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(39)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(40)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(40)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(41)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(41)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(42)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(42)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(43)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(43)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(44)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(44)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(45)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(45)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(46)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(46)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(47)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(47)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(48)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(48)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(49)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(49)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(50)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(50)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(51)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(51)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(52)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(52)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(53)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(53)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(54)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(54)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(55)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(55)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(56)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(56)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(57)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(57)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(58)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(58)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(59)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(59)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(60)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(60)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(61)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(61)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(62)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(62)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.qa_d(63)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d(63)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "axi_test:core:a:rsci#1:inst" {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-461 -attr oid 458 -attr vt dc -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "axi_test:core:a:rsci#1:inst" {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-462 -attr oid 459 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wten}
load net {reg(a:rsci.oswt).cse} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-463 -attr oid 460 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(a:rsci.oswt).cse}
load net {ADD_LOOP:i(4:0).sva(3:0)(0)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d.core(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc#6.itm}
load net {ADD_LOOP:i(4:0).sva(3:0)(1)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d.core(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc#6.itm}
load net {ADD_LOOP:i(4:0).sva(3:0)(2)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d.core(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc#6.itm}
load net {ADD_LOOP:i(4:0).sva(3:0)(3)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d.core(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc#6.itm}
load net {DC} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d.core(4)} -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc#6.itm}
load net {DC} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d.core(5)} -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc#6.itm}
load net {DC} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d.core(6)} -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc#6.itm}
load net {DC} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.adra_d.core(7)} -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc#6.itm}
load net {a:rsci.qa_d.mxwt(0)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(1)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(2)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(3)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(4)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(5)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(6)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(7)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(8)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(9)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(10)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(11)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(12)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(13)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(14)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(15)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(16)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(17)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(18)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(19)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(20)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(21)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(22)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(23)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(24)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(25)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(26)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(27)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(28)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(29)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(30)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(31)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {fsm_output(2)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc.itm}
load net {GND} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr @path {/axi_test/axi_test:core/ADD_LOOP:conc.itm}
load net {core.wten.iff} -pin  "axi_test:core:a:rsci#1:inst" {core.wten.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-464 -attr oid 461 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wten.iff}
load net {fsm_output(2)} -pin  "axi_test:core:a:rsci#1:inst" {a:rsci.oswt.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-465 -attr oid 462 -attr vt dc -attr @path {/axi_test/axi_test:core/slc(fsm_output)(2)#2.itm}
load inst "axi_test:core:complete:rsci:inst" "axi_test:core:complete:rsci" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-466 -attr oid 463 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci:inst} -attr area 6.001000 -attr delay 0.900643 -attr hier "/axi_test/axi_test:core/axi_test:core:complete:rsci"
load net {clk} -pin  "axi_test:core:complete:rsci:inst" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-467 -attr oid 464 -attr vt dc -attr @path {/axi_test/axi_test:core/clk}
load net {rst} -pin  "axi_test:core:complete:rsci:inst" {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-468 -attr oid 465 -attr vt dc -attr @path {/axi_test/axi_test:core/rst}
load net {complete:rsc.rdy} -pin  "axi_test:core:complete:rsci:inst" {complete:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-469 -attr oid 466 -attr vt dc -attr @path {/axi_test/axi_test:core/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "axi_test:core:complete:rsci:inst" {complete:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-470 -attr oid 467 -attr vt dc -attr @path {/axi_test/axi_test:core/complete:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "axi_test:core:complete:rsci:inst" {core.wen} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-471 -attr oid 468 -attr vt dc -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {reg(complete:rsci.oswt).cse} -pin  "axi_test:core:complete:rsci:inst" {complete:rsci.oswt} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-472 -attr oid 469 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(complete:rsci.oswt).cse}
load net {complete:rsci.wen_comp} -pin  "axi_test:core:complete:rsci:inst" {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-473 -attr oid 470 -attr vt dc -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load inst "axi_test:core:a:rsc.triosy:obj:inst" "axi_test:core:a:rsc.triosy:obj" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-474 -attr oid 471 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj"
load net {a:rsc.triosy.lz} -pin  "axi_test:core:a:rsc.triosy:obj:inst" {a:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-475 -attr oid 472 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.triosy.lz}
load net {core.wten} -pin  "axi_test:core:a:rsc.triosy:obj:inst" {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-476 -attr oid 473 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wten}
load net {reg(a:rsc.triosy:obj.iswt0).cse} -pin  "axi_test:core:a:rsc.triosy:obj:inst" {a:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-477 -attr oid 474 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(a:rsc.triosy:obj.iswt0).cse}
load inst "axi_test:core:arrsum:rsc.triosy:obj:inst" "axi_test:core:arrsum:rsc.triosy:obj" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-478 -attr oid 475 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/axi_test/axi_test:core/axi_test:core:arrsum:rsc.triosy:obj"
load net {arrsum:rsc.triosy.lz} -pin  "axi_test:core:arrsum:rsc.triosy:obj:inst" {arrsum:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-479 -attr oid 476 -attr vt dc -attr @path {/axi_test/axi_test:core/arrsum:rsc.triosy.lz}
load net {core.wten} -pin  "axi_test:core:arrsum:rsc.triosy:obj:inst" {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-480 -attr oid 477 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wten}
load net {reg(a:rsc.triosy:obj.iswt0).cse} -pin  "axi_test:core:arrsum:rsc.triosy:obj:inst" {arrsum:rsc.triosy:obj.iswt0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-481 -attr oid 478 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(a:rsc.triosy:obj.iswt0).cse}
load inst "axi_test:core:staller:inst" "axi_test:core:staller" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-482 -attr oid 479 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:staller:inst} -attr area 0.001000 -attr delay 0.102564 -attr hier "/axi_test/axi_test:core/axi_test:core:staller"
load net {clk} -pin  "axi_test:core:staller:inst" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-483 -attr oid 480 -attr vt dc -attr @path {/axi_test/axi_test:core/clk}
load net {rst} -pin  "axi_test:core:staller:inst" {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-484 -attr oid 481 -attr vt dc -attr @path {/axi_test/axi_test:core/rst}
load net {core.wten} -pin  "axi_test:core:staller:inst" {core.wten} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-485 -attr oid 482 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wten}
load net {complete:rsci.wen_comp} -pin  "axi_test:core:staller:inst" {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-486 -attr oid 483 -attr vt dc -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {core.wten.iff} -pin  "axi_test:core:staller:inst" {core.wten.pff} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-487 -attr oid 484 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wten.iff}
load inst "axi_test:core_core:fsm:inst" "axi_test:core_core:fsm" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-488 -attr oid 485 -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm:inst} -attr area 3.000000 -attr hier "/axi_test/axi_test:core/axi_test:core_core:fsm"
load net {clk} -pin  "axi_test:core_core:fsm:inst" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-489 -attr oid 486 -attr @path {/axi_test/axi_test:core/clk}
load net {rst} -pin  "axi_test:core_core:fsm:inst" {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-490 -attr oid 487 -attr @path {/axi_test/axi_test:core/rst}
load net {complete:rsci.wen_comp} -pin  "axi_test:core_core:fsm:inst" {complete:rsci.wen_comp} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-491 -attr oid 488 -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {fsm_output(0)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(0)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {fsm_output(1)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(1)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {fsm_output(2)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(2)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {fsm_output(3)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(3)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {fsm_output(4)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(4)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {fsm_output(5)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(5)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {fsm_output(6)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(6)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {not#1.itm} -pin  "axi_test:core_core:fsm:inst" {main.C#0_tr0} -attr @path {/axi_test/axi_test:core/not#1.itm}
load net {ADD_LOOP:i(4:0).sva#1(4)} -pin  "axi_test:core_core:fsm:inst" {ADD_LOOP.C#1_tr0} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-492 -attr oid 489 -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(4)#1.itm}
load inst "arrsum:rsci" "ccs_ioport.ccs_out" "ccs_ioport.ccs_out(3,32)" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-493 -attr oid 490 -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci} -attr qmod "ccs_ioport.ccs_out(3,32)"
load net {arrsum:rsci.idat(0)} -pin  "arrsum:rsci" {idat(0)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(1)} -pin  "arrsum:rsci" {idat(1)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(2)} -pin  "arrsum:rsci" {idat(2)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(3)} -pin  "arrsum:rsci" {idat(3)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(4)} -pin  "arrsum:rsci" {idat(4)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(5)} -pin  "arrsum:rsci" {idat(5)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(6)} -pin  "arrsum:rsci" {idat(6)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(7)} -pin  "arrsum:rsci" {idat(7)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(8)} -pin  "arrsum:rsci" {idat(8)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(9)} -pin  "arrsum:rsci" {idat(9)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(10)} -pin  "arrsum:rsci" {idat(10)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(11)} -pin  "arrsum:rsci" {idat(11)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(12)} -pin  "arrsum:rsci" {idat(12)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(13)} -pin  "arrsum:rsci" {idat(13)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(14)} -pin  "arrsum:rsci" {idat(14)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(15)} -pin  "arrsum:rsci" {idat(15)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(16)} -pin  "arrsum:rsci" {idat(16)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(17)} -pin  "arrsum:rsci" {idat(17)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(18)} -pin  "arrsum:rsci" {idat(18)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(19)} -pin  "arrsum:rsci" {idat(19)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(20)} -pin  "arrsum:rsci" {idat(20)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(21)} -pin  "arrsum:rsci" {idat(21)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(22)} -pin  "arrsum:rsci" {idat(22)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(23)} -pin  "arrsum:rsci" {idat(23)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(24)} -pin  "arrsum:rsci" {idat(24)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(25)} -pin  "arrsum:rsci" {idat(25)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(26)} -pin  "arrsum:rsci" {idat(26)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(27)} -pin  "arrsum:rsci" {idat(27)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(28)} -pin  "arrsum:rsci" {idat(28)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(29)} -pin  "arrsum:rsci" {idat(29)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(30)} -pin  "arrsum:rsci" {idat(30)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(31)} -pin  "arrsum:rsci" {idat(31)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsc.dat(0)} -pin  "arrsum:rsci" {dat(0)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(1)} -pin  "arrsum:rsci" {dat(1)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(2)} -pin  "arrsum:rsci" {dat(2)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(3)} -pin  "arrsum:rsci" {dat(3)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(4)} -pin  "arrsum:rsci" {dat(4)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(5)} -pin  "arrsum:rsci" {dat(5)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(6)} -pin  "arrsum:rsci" {dat(6)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(7)} -pin  "arrsum:rsci" {dat(7)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(8)} -pin  "arrsum:rsci" {dat(8)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(9)} -pin  "arrsum:rsci" {dat(9)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(10)} -pin  "arrsum:rsci" {dat(10)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(11)} -pin  "arrsum:rsci" {dat(11)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(12)} -pin  "arrsum:rsci" {dat(12)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(13)} -pin  "arrsum:rsci" {dat(13)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(14)} -pin  "arrsum:rsci" {dat(14)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(15)} -pin  "arrsum:rsci" {dat(15)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(16)} -pin  "arrsum:rsci" {dat(16)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(17)} -pin  "arrsum:rsci" {dat(17)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(18)} -pin  "arrsum:rsci" {dat(18)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(19)} -pin  "arrsum:rsci" {dat(19)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(20)} -pin  "arrsum:rsci" {dat(20)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(21)} -pin  "arrsum:rsci" {dat(21)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(22)} -pin  "arrsum:rsci" {dat(22)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(23)} -pin  "arrsum:rsci" {dat(23)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(24)} -pin  "arrsum:rsci" {dat(24)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(25)} -pin  "arrsum:rsci" {dat(25)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(26)} -pin  "arrsum:rsci" {dat(26)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(27)} -pin  "arrsum:rsci" {dat(27)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(28)} -pin  "arrsum:rsci" {dat(28)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(29)} -pin  "arrsum:rsci" {dat(29)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(30)} -pin  "arrsum:rsci" {dat(30)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load net {arrsum:rsc.dat(31)} -pin  "arrsum:rsci" {dat(31)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsc.dat}
load inst "if:or" "or(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-494 -attr oid 491 -attr @path {/axi_test/axi_test:core/if:or} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_or(1,2)"
load net {fsm_output(6)} -pin  "if:or" {A0(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(6)#1.itm}
load net {fsm_output(0)} -pin  "if:or" {A1(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(0).itm}
load net {if:or.itm} -pin  "if:or" {Z(0)} -attr @path {/axi_test/axi_test:core/if:or.itm}
load inst "reg(run:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-495 -attr oid 492 -attr @path {/axi_test/axi_test:core/reg(run:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {if:or.itm} -pin  "reg(run:rsci.oswt)" {D(0)} -attr @path {/axi_test/axi_test:core/if:or.itm}
load net {GND} -pin  "reg(run:rsci.oswt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0#9}
load net {clk} -pin  "reg(run:rsci.oswt)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-496 -attr oid 493 -attr @path {/axi_test/axi_test:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(run:rsci.oswt)" {en(0)} -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(run:rsci.oswt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {reg(run:rsci.oswt).cse} -pin  "reg(run:rsci.oswt)" {Z(0)} -attr @path {/axi_test/axi_test:core/reg(run:rsci.oswt).cse}
load inst "reg(a:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-497 -attr oid 494 -attr @path {/axi_test/axi_test:core/reg(a:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(2)} -pin  "reg(a:rsci.oswt)" {D(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(2)#1.itm}
load net {GND} -pin  "reg(a:rsci.oswt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0#9}
load net {clk} -pin  "reg(a:rsci.oswt)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-498 -attr oid 495 -attr @path {/axi_test/axi_test:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(a:rsci.oswt)" {en(0)} -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(a:rsci.oswt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {reg(a:rsci.oswt).cse} -pin  "reg(a:rsci.oswt)" {Z(0)} -attr @path {/axi_test/axi_test:core/reg(a:rsci.oswt).cse}
load inst "and#9" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-499 -attr oid 496 -attr @path {/axi_test/axi_test:core/and#9} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {run_ac_sync_tmp_dobj.sva.st} -pin  "and#9" {A0(0)} -attr @path {/axi_test/axi_test:core/run_ac_sync_tmp_dobj.sva.st}
load net {fsm_output(4)} -pin  "and#9" {A1(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(4).itm}
load net {and#9.itm} -pin  "and#9" {Z(0)} -attr @path {/axi_test/axi_test:core/and#9.itm}
load inst "reg(complete:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-500 -attr oid 497 -attr @path {/axi_test/axi_test:core/reg(complete:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#9.itm} -pin  "reg(complete:rsci.oswt)" {D(0)} -attr @path {/axi_test/axi_test:core/and#9.itm}
load net {GND} -pin  "reg(complete:rsci.oswt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0#9}
load net {clk} -pin  "reg(complete:rsci.oswt)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-501 -attr oid 498 -attr @path {/axi_test/axi_test:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(complete:rsci.oswt)" {en(0)} -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(complete:rsci.oswt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {reg(complete:rsci.oswt).cse} -pin  "reg(complete:rsci.oswt)" {Z(0)} -attr @path {/axi_test/axi_test:core/reg(complete:rsci.oswt).cse}
load inst "reg(a:rsc.triosy:obj.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-502 -attr oid 499 -attr @path {/axi_test/axi_test:core/reg(a:rsc.triosy:obj.iswt0)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(5)} -pin  "reg(a:rsc.triosy:obj.iswt0)" {D(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(5).itm}
load net {GND} -pin  "reg(a:rsc.triosy:obj.iswt0)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0#9}
load net {clk} -pin  "reg(a:rsc.triosy:obj.iswt0)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-503 -attr oid 500 -attr @path {/axi_test/axi_test:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(a:rsc.triosy:obj.iswt0)" {en(0)} -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(a:rsc.triosy:obj.iswt0)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {reg(a:rsc.triosy:obj.iswt0).cse} -pin  "reg(a:rsc.triosy:obj.iswt0)" {Z(0)} -attr @path {/axi_test/axi_test:core/reg(a:rsc.triosy:obj.iswt0).cse}
load inst "if:and" "and(3,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-504 -attr oid 501 -attr @path {/axi_test/axi_test:core/if:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,3)"
load net {complete:rsci.wen_comp} -pin  "if:and" {A0(0)} -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {ADD_LOOP:i(4:0).sva#1(4)} -pin  "if:and" {A1(0)} -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(4)#2.itm}
load net {fsm_output(3)} -pin  "if:and" {A2(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(3)#1.itm}
load net {if:and.itm} -pin  "if:and" {Z(0)} -attr @path {/axi_test/axi_test:core/if:and.itm}
load inst "reg(arrsum:rsci.idat)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-505 -attr oid 502 -attr vt d -attr @path {/axi_test/axi_test:core/reg(arrsum:rsci.idat)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {sum.sva#1:mx0w0(0)} -pin  "reg(arrsum:rsci.idat)" {D(0)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(1)} -pin  "reg(arrsum:rsci.idat)" {D(1)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(2)} -pin  "reg(arrsum:rsci.idat)" {D(2)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(3)} -pin  "reg(arrsum:rsci.idat)" {D(3)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(4)} -pin  "reg(arrsum:rsci.idat)" {D(4)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(5)} -pin  "reg(arrsum:rsci.idat)" {D(5)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(6)} -pin  "reg(arrsum:rsci.idat)" {D(6)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(7)} -pin  "reg(arrsum:rsci.idat)" {D(7)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(8)} -pin  "reg(arrsum:rsci.idat)" {D(8)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(9)} -pin  "reg(arrsum:rsci.idat)" {D(9)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(10)} -pin  "reg(arrsum:rsci.idat)" {D(10)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(11)} -pin  "reg(arrsum:rsci.idat)" {D(11)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(12)} -pin  "reg(arrsum:rsci.idat)" {D(12)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(13)} -pin  "reg(arrsum:rsci.idat)" {D(13)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(14)} -pin  "reg(arrsum:rsci.idat)" {D(14)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(15)} -pin  "reg(arrsum:rsci.idat)" {D(15)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(16)} -pin  "reg(arrsum:rsci.idat)" {D(16)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(17)} -pin  "reg(arrsum:rsci.idat)" {D(17)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(18)} -pin  "reg(arrsum:rsci.idat)" {D(18)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(19)} -pin  "reg(arrsum:rsci.idat)" {D(19)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(20)} -pin  "reg(arrsum:rsci.idat)" {D(20)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(21)} -pin  "reg(arrsum:rsci.idat)" {D(21)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(22)} -pin  "reg(arrsum:rsci.idat)" {D(22)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(23)} -pin  "reg(arrsum:rsci.idat)" {D(23)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(24)} -pin  "reg(arrsum:rsci.idat)" {D(24)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(25)} -pin  "reg(arrsum:rsci.idat)" {D(25)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(26)} -pin  "reg(arrsum:rsci.idat)" {D(26)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(27)} -pin  "reg(arrsum:rsci.idat)" {D(27)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(28)} -pin  "reg(arrsum:rsci.idat)" {D(28)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(29)} -pin  "reg(arrsum:rsci.idat)" {D(29)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(30)} -pin  "reg(arrsum:rsci.idat)" {D(30)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(31)} -pin  "reg(arrsum:rsci.idat)" {D(31)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {clk} -pin  "reg(arrsum:rsci.idat)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-506 -attr oid 503 -attr @path {/axi_test/axi_test:core/clk}
load net {if:and.itm} -pin  "reg(arrsum:rsci.idat)" {en(0)} -attr @path {/axi_test/axi_test:core/if:and.itm}
load net {arrsum:rsci.idat(0)} -pin  "reg(arrsum:rsci.idat)" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(1)} -pin  "reg(arrsum:rsci.idat)" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(2)} -pin  "reg(arrsum:rsci.idat)" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(3)} -pin  "reg(arrsum:rsci.idat)" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(4)} -pin  "reg(arrsum:rsci.idat)" {Z(4)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(5)} -pin  "reg(arrsum:rsci.idat)" {Z(5)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(6)} -pin  "reg(arrsum:rsci.idat)" {Z(6)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(7)} -pin  "reg(arrsum:rsci.idat)" {Z(7)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(8)} -pin  "reg(arrsum:rsci.idat)" {Z(8)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(9)} -pin  "reg(arrsum:rsci.idat)" {Z(9)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(10)} -pin  "reg(arrsum:rsci.idat)" {Z(10)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(11)} -pin  "reg(arrsum:rsci.idat)" {Z(11)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(12)} -pin  "reg(arrsum:rsci.idat)" {Z(12)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(13)} -pin  "reg(arrsum:rsci.idat)" {Z(13)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(14)} -pin  "reg(arrsum:rsci.idat)" {Z(14)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(15)} -pin  "reg(arrsum:rsci.idat)" {Z(15)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(16)} -pin  "reg(arrsum:rsci.idat)" {Z(16)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(17)} -pin  "reg(arrsum:rsci.idat)" {Z(17)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(18)} -pin  "reg(arrsum:rsci.idat)" {Z(18)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(19)} -pin  "reg(arrsum:rsci.idat)" {Z(19)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(20)} -pin  "reg(arrsum:rsci.idat)" {Z(20)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(21)} -pin  "reg(arrsum:rsci.idat)" {Z(21)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(22)} -pin  "reg(arrsum:rsci.idat)" {Z(22)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(23)} -pin  "reg(arrsum:rsci.idat)" {Z(23)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(24)} -pin  "reg(arrsum:rsci.idat)" {Z(24)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(25)} -pin  "reg(arrsum:rsci.idat)" {Z(25)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(26)} -pin  "reg(arrsum:rsci.idat)" {Z(26)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(27)} -pin  "reg(arrsum:rsci.idat)" {Z(27)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(28)} -pin  "reg(arrsum:rsci.idat)" {Z(28)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(29)} -pin  "reg(arrsum:rsci.idat)" {Z(29)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(30)} -pin  "reg(arrsum:rsci.idat)" {Z(30)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load net {arrsum:rsci.idat(31)} -pin  "reg(arrsum:rsci.idat)" {Z(31)} -attr vt d -attr @path {/axi_test/axi_test:core/arrsum:rsci.idat}
load inst "run:and" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-507 -attr oid 504 -attr @path {/axi_test/axi_test:core/run:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "run:and" {A0(0)} -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {fsm_output(6)} -pin  "run:and" {A1(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(6).itm}
load net {run:and.itm} -pin  "run:and" {Z(0)} -attr @path {/axi_test/axi_test:core/run:and.itm}
load inst "reg(run_ac_sync_tmp_dobj.sva.st)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-508 -attr oid 505 -attr @path {/axi_test/axi_test:core/reg(run_ac_sync_tmp_dobj.sva.st)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {run_ac_sync_tmp_dobj.sva} -pin  "reg(run_ac_sync_tmp_dobj.sva.st)" {D(0)} -attr @path {/axi_test/axi_test:core/run_ac_sync_tmp_dobj.sva}
load net {GND} -pin  "reg(run_ac_sync_tmp_dobj.sva.st)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0#47}
load net {clk} -pin  "reg(run_ac_sync_tmp_dobj.sva.st)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-509 -attr oid 506 -attr @path {/axi_test/axi_test:core/clk}
load net {run:and.itm} -pin  "reg(run_ac_sync_tmp_dobj.sva.st)" {en(0)} -attr @path {/axi_test/axi_test:core/run:and.itm}
load net {rst} -pin  "reg(run_ac_sync_tmp_dobj.sva.st)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {run_ac_sync_tmp_dobj.sva.st} -pin  "reg(run_ac_sync_tmp_dobj.sva.st)" {Z(0)} -attr @path {/axi_test/axi_test:core/run_ac_sync_tmp_dobj.sva.st}
load inst "run:and#1" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-510 -attr oid 507 -attr @path {/axi_test/axi_test:core/run:and#1} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "run:and#1" {A0(0)} -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {fsm_output(1)} -pin  "run:and#1" {A1(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(1)#2.itm}
load net {run:and#1.itm} -pin  "run:and#1" {Z(0)} -attr @path {/axi_test/axi_test:core/run:and#1.itm}
load inst "reg(run_ac_sync_tmp_dobj)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-511 -attr oid 508 -attr @path {/axi_test/axi_test:core/reg(run_ac_sync_tmp_dobj)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {run:rsci.ivld.mxwt} -pin  "reg(run_ac_sync_tmp_dobj)" {D(0)} -attr @path {/axi_test/axi_test:core/run:rsci.ivld.mxwt}
load net {GND} -pin  "reg(run_ac_sync_tmp_dobj)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0#47}
load net {clk} -pin  "reg(run_ac_sync_tmp_dobj)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-512 -attr oid 509 -attr @path {/axi_test/axi_test:core/clk}
load net {run:and#1.itm} -pin  "reg(run_ac_sync_tmp_dobj)" {en(0)} -attr @path {/axi_test/axi_test:core/run:and#1.itm}
load net {rst} -pin  "reg(run_ac_sync_tmp_dobj)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {run_ac_sync_tmp_dobj.sva} -pin  "reg(run_ac_sync_tmp_dobj)" {Z(0)} -attr @path {/axi_test/axi_test:core/run_ac_sync_tmp_dobj.sva}
load inst "sum:sum:sum:and" "and(2,32)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-513 -attr oid 510 -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and} -attr area 32.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(32,2)"
load net {sum.sva#1:mx0w0(0)} -pin  "sum:sum:sum:and" {A0(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(1)} -pin  "sum:sum:sum:and" {A0(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(2)} -pin  "sum:sum:sum:and" {A0(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(3)} -pin  "sum:sum:sum:and" {A0(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(4)} -pin  "sum:sum:sum:and" {A0(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(5)} -pin  "sum:sum:sum:and" {A0(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(6)} -pin  "sum:sum:sum:and" {A0(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(7)} -pin  "sum:sum:sum:and" {A0(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(8)} -pin  "sum:sum:sum:and" {A0(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(9)} -pin  "sum:sum:sum:and" {A0(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(10)} -pin  "sum:sum:sum:and" {A0(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(11)} -pin  "sum:sum:sum:and" {A0(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(12)} -pin  "sum:sum:sum:and" {A0(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(13)} -pin  "sum:sum:sum:and" {A0(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(14)} -pin  "sum:sum:sum:and" {A0(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(15)} -pin  "sum:sum:sum:and" {A0(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(16)} -pin  "sum:sum:sum:and" {A0(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(17)} -pin  "sum:sum:sum:and" {A0(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(18)} -pin  "sum:sum:sum:and" {A0(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(19)} -pin  "sum:sum:sum:and" {A0(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(20)} -pin  "sum:sum:sum:and" {A0(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(21)} -pin  "sum:sum:sum:and" {A0(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(22)} -pin  "sum:sum:sum:and" {A0(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(23)} -pin  "sum:sum:sum:and" {A0(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(24)} -pin  "sum:sum:sum:and" {A0(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(25)} -pin  "sum:sum:sum:and" {A0(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(26)} -pin  "sum:sum:sum:and" {A0(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(27)} -pin  "sum:sum:sum:and" {A0(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(28)} -pin  "sum:sum:sum:and" {A0(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(29)} -pin  "sum:sum:sum:and" {A0(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(30)} -pin  "sum:sum:sum:and" {A0(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(31)} -pin  "sum:sum:sum:and" {A0(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(0)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(1)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(2)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(3)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(4)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(5)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(6)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(7)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(8)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(9)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(10)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(11)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(12)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(13)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(14)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(15)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(16)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(17)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(18)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(19)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(20)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(21)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(22)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(23)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(24)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(25)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(26)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(27)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(28)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(29)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(30)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {fsm_output(3)} -pin  "sum:sum:sum:and" {A1(31)} -attr vt d -attr @path {/axi_test/axi_test:core/sum:exs.itm}
load net {sum:sum:sum:and.itm(0)} -pin  "sum:sum:sum:and" {Z(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(1)} -pin  "sum:sum:sum:and" {Z(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(2)} -pin  "sum:sum:sum:and" {Z(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(3)} -pin  "sum:sum:sum:and" {Z(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(4)} -pin  "sum:sum:sum:and" {Z(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(5)} -pin  "sum:sum:sum:and" {Z(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(6)} -pin  "sum:sum:sum:and" {Z(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(7)} -pin  "sum:sum:sum:and" {Z(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(8)} -pin  "sum:sum:sum:and" {Z(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(9)} -pin  "sum:sum:sum:and" {Z(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(10)} -pin  "sum:sum:sum:and" {Z(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(11)} -pin  "sum:sum:sum:and" {Z(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(12)} -pin  "sum:sum:sum:and" {Z(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(13)} -pin  "sum:sum:sum:and" {Z(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(14)} -pin  "sum:sum:sum:and" {Z(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(15)} -pin  "sum:sum:sum:and" {Z(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(16)} -pin  "sum:sum:sum:and" {Z(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(17)} -pin  "sum:sum:sum:and" {Z(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(18)} -pin  "sum:sum:sum:and" {Z(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(19)} -pin  "sum:sum:sum:and" {Z(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(20)} -pin  "sum:sum:sum:and" {Z(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(21)} -pin  "sum:sum:sum:and" {Z(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(22)} -pin  "sum:sum:sum:and" {Z(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(23)} -pin  "sum:sum:sum:and" {Z(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(24)} -pin  "sum:sum:sum:and" {Z(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(25)} -pin  "sum:sum:sum:and" {Z(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(26)} -pin  "sum:sum:sum:and" {Z(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(27)} -pin  "sum:sum:sum:and" {Z(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(28)} -pin  "sum:sum:sum:and" {Z(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(29)} -pin  "sum:sum:sum:and" {Z(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(30)} -pin  "sum:sum:sum:and" {Z(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(31)} -pin  "sum:sum:sum:and" {Z(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load inst "sum:or" "or(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-514 -attr oid 511 -attr @path {/axi_test/axi_test:core/sum:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "sum:or" {A0(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(3)#2.itm}
load net {fsm_output(1)} -pin  "sum:or" {A1(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(1).itm}
load net {sum:or.itm} -pin  "sum:or" {Z(0)} -attr @path {/axi_test/axi_test:core/sum:or.itm}
load inst "sum:and" "and(2,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-515 -attr oid 512 -attr @path {/axi_test/axi_test:core/sum:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "sum:and" {A0(0)} -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {sum:or.itm} -pin  "sum:and" {A1(0)} -attr @path {/axi_test/axi_test:core/sum:or.itm}
load net {sum:and.itm} -pin  "sum:and" {Z(0)} -attr @path {/axi_test/axi_test:core/sum:and.itm}
load inst "reg(sum)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-516 -attr oid 513 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(sum)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {sum:sum:sum:and.itm(0)} -pin  "reg(sum)" {D(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(1)} -pin  "reg(sum)" {D(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(2)} -pin  "reg(sum)" {D(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(3)} -pin  "reg(sum)" {D(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(4)} -pin  "reg(sum)" {D(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(5)} -pin  "reg(sum)" {D(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(6)} -pin  "reg(sum)" {D(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(7)} -pin  "reg(sum)" {D(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(8)} -pin  "reg(sum)" {D(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(9)} -pin  "reg(sum)" {D(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(10)} -pin  "reg(sum)" {D(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(11)} -pin  "reg(sum)" {D(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(12)} -pin  "reg(sum)" {D(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(13)} -pin  "reg(sum)" {D(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(14)} -pin  "reg(sum)" {D(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(15)} -pin  "reg(sum)" {D(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(16)} -pin  "reg(sum)" {D(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(17)} -pin  "reg(sum)" {D(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(18)} -pin  "reg(sum)" {D(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(19)} -pin  "reg(sum)" {D(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(20)} -pin  "reg(sum)" {D(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(21)} -pin  "reg(sum)" {D(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(22)} -pin  "reg(sum)" {D(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(23)} -pin  "reg(sum)" {D(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(24)} -pin  "reg(sum)" {D(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(25)} -pin  "reg(sum)" {D(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(26)} -pin  "reg(sum)" {D(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(27)} -pin  "reg(sum)" {D(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(28)} -pin  "reg(sum)" {D(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(29)} -pin  "reg(sum)" {D(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(30)} -pin  "reg(sum)" {D(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {sum:sum:sum:and.itm(31)} -pin  "reg(sum)" {D(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum:sum:sum:and.itm}
load net {clk} -pin  "reg(sum)" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-517 -attr oid 514 -attr @path {/axi_test/axi_test:core/clk}
load net {sum:and.itm} -pin  "reg(sum)" {en(0)} -attr @path {/axi_test/axi_test:core/sum:and.itm}
load net {sum.sva(0)} -pin  "reg(sum)" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(1)} -pin  "reg(sum)" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(2)} -pin  "reg(sum)" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(3)} -pin  "reg(sum)" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(4)} -pin  "reg(sum)" {Z(4)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(5)} -pin  "reg(sum)" {Z(5)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(6)} -pin  "reg(sum)" {Z(6)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(7)} -pin  "reg(sum)" {Z(7)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(8)} -pin  "reg(sum)" {Z(8)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(9)} -pin  "reg(sum)" {Z(9)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(10)} -pin  "reg(sum)" {Z(10)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(11)} -pin  "reg(sum)" {Z(11)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(12)} -pin  "reg(sum)" {Z(12)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(13)} -pin  "reg(sum)" {Z(13)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(14)} -pin  "reg(sum)" {Z(14)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(15)} -pin  "reg(sum)" {Z(15)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(16)} -pin  "reg(sum)" {Z(16)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(17)} -pin  "reg(sum)" {Z(17)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(18)} -pin  "reg(sum)" {Z(18)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(19)} -pin  "reg(sum)" {Z(19)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(20)} -pin  "reg(sum)" {Z(20)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(21)} -pin  "reg(sum)" {Z(21)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(22)} -pin  "reg(sum)" {Z(22)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(23)} -pin  "reg(sum)" {Z(23)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(24)} -pin  "reg(sum)" {Z(24)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(25)} -pin  "reg(sum)" {Z(25)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(26)} -pin  "reg(sum)" {Z(26)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(27)} -pin  "reg(sum)" {Z(27)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(28)} -pin  "reg(sum)" {Z(28)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(29)} -pin  "reg(sum)" {Z(29)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(30)} -pin  "reg(sum)" {Z(30)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(31)} -pin  "reg(sum)" {Z(31)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load inst "ADD_LOOP:i:ADD_LOOP:i:and" "and(2,4)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-518 -attr oid 515 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:ADD_LOOP:i:and} -attr area 4.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(4,2)"
load net {ADD_LOOP:i(4:0).sva#1(0)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {A0(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {ADD_LOOP:i(4:0).sva#1(1)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {A0(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {ADD_LOOP:i(4:0).sva#1(2)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {A0(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {ADD_LOOP:i(4:0).sva#1(3)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {A0(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {fsm_output(3)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {A1(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:exs.itm}
load net {fsm_output(3)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {A1(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:exs.itm}
load net {fsm_output(3)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {A1(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:exs.itm}
load net {fsm_output(3)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {A1(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:exs.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(0)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(1)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(2)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(3)} -pin  "ADD_LOOP:i:ADD_LOOP:i:and" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:ADD_LOOP:i:and.itm}
load inst "reg(ADD_LOOP:i(4:0).sva(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-519 -attr oid 516 -attr vt d -attr @path {/axi_test/axi_test:core/reg(ADD_LOOP:i(4:0).sva(3:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(0)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {D(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(1)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {D(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(2)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {D(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:and.itm(3)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {D(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {clk} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-520 -attr oid 517 -attr @path {/axi_test/axi_test:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {en(0)} -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {ADD_LOOP:i(4:0).sva(3:0)(0)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {ADD_LOOP:i(4:0).sva(3:0)(1)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {ADD_LOOP:i(4:0).sva(3:0)(2)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {ADD_LOOP:i(4:0).sva(3:0)(3)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva(3:0)}
load inst "ADD_LOOP:acc#2" "add(4,0,1,0,5)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-521 -attr oid 518 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2} -attr area 4.000000 -attr delay 0.250000 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_add(4,0,2,1,5)"
load net {ADD_LOOP:i(4:0).sva(3:0)(0)} -pin  "ADD_LOOP:acc#2" {A(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {ADD_LOOP:i(4:0).sva(3:0)(1)} -pin  "ADD_LOOP:acc#2" {A(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {ADD_LOOP:i(4:0).sva(3:0)(2)} -pin  "ADD_LOOP:acc#2" {A(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {ADD_LOOP:i(4:0).sva(3:0)(3)} -pin  "ADD_LOOP:acc#2" {A(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {PWR} -pin  "ADD_LOOP:acc#2" {B(0)} -attr @path {/axi_test/axi_test:core/1#3}
load net {ADD_LOOP:acc#2.itm(0)} -pin  "ADD_LOOP:acc#2" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2.itm}
load net {ADD_LOOP:acc#2.itm(1)} -pin  "ADD_LOOP:acc#2" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2.itm}
load net {ADD_LOOP:acc#2.itm(2)} -pin  "ADD_LOOP:acc#2" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2.itm}
load net {ADD_LOOP:acc#2.itm(3)} -pin  "ADD_LOOP:acc#2" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2.itm}
load net {ADD_LOOP:acc#2.itm(4)} -pin  "ADD_LOOP:acc#2" {Z(4)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2.itm}
load inst "reg(ADD_LOOP:i(4:0))" "reg(5,1,1,0,1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-522 -attr oid 519 -attr vt d -attr @path {/axi_test/axi_test:core/reg(ADD_LOOP:i(4:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(5,0,0,1,1,1,1)"
load net {ADD_LOOP:acc#2.itm(0)} -pin  "reg(ADD_LOOP:i(4:0))" {D(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2.itm}
load net {ADD_LOOP:acc#2.itm(1)} -pin  "reg(ADD_LOOP:i(4:0))" {D(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2.itm}
load net {ADD_LOOP:acc#2.itm(2)} -pin  "reg(ADD_LOOP:i(4:0))" {D(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2.itm}
load net {ADD_LOOP:acc#2.itm(3)} -pin  "reg(ADD_LOOP:i(4:0))" {D(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2.itm}
load net {ADD_LOOP:acc#2.itm(4)} -pin  "reg(ADD_LOOP:i(4:0))" {D(4)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#2.itm}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(0)} -attr @path {/axi_test/axi_test:core/0#48}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(1)} -attr @path {/axi_test/axi_test:core/0#48}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(2)} -attr @path {/axi_test/axi_test:core/0#48}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(3)} -attr @path {/axi_test/axi_test:core/0#48}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(4)} -attr @path {/axi_test/axi_test:core/0#48}
load net {clk} -pin  "reg(ADD_LOOP:i(4:0))" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-523 -attr oid 520 -attr @path {/axi_test/axi_test:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ADD_LOOP:i(4:0))" {en(0)} -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ADD_LOOP:i(4:0))" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {ADD_LOOP:i(4:0).sva#1(0)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(1)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(2)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(3)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(4)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(4)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load inst "ADD_LOOP:acc#1" "add(32,-1,32,-1,32)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-524 -attr oid 521 -attr vt dc -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1} -attr area 32.000000 -attr delay 0.869038 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_add(32,0,32,0,32)"
load net {sum.sva(0)} -pin  "ADD_LOOP:acc#1" {A(0)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(1)} -pin  "ADD_LOOP:acc#1" {A(1)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(2)} -pin  "ADD_LOOP:acc#1" {A(2)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(3)} -pin  "ADD_LOOP:acc#1" {A(3)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(4)} -pin  "ADD_LOOP:acc#1" {A(4)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(5)} -pin  "ADD_LOOP:acc#1" {A(5)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(6)} -pin  "ADD_LOOP:acc#1" {A(6)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(7)} -pin  "ADD_LOOP:acc#1" {A(7)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(8)} -pin  "ADD_LOOP:acc#1" {A(8)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(9)} -pin  "ADD_LOOP:acc#1" {A(9)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(10)} -pin  "ADD_LOOP:acc#1" {A(10)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(11)} -pin  "ADD_LOOP:acc#1" {A(11)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(12)} -pin  "ADD_LOOP:acc#1" {A(12)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(13)} -pin  "ADD_LOOP:acc#1" {A(13)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(14)} -pin  "ADD_LOOP:acc#1" {A(14)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(15)} -pin  "ADD_LOOP:acc#1" {A(15)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(16)} -pin  "ADD_LOOP:acc#1" {A(16)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(17)} -pin  "ADD_LOOP:acc#1" {A(17)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(18)} -pin  "ADD_LOOP:acc#1" {A(18)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(19)} -pin  "ADD_LOOP:acc#1" {A(19)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(20)} -pin  "ADD_LOOP:acc#1" {A(20)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(21)} -pin  "ADD_LOOP:acc#1" {A(21)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(22)} -pin  "ADD_LOOP:acc#1" {A(22)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(23)} -pin  "ADD_LOOP:acc#1" {A(23)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(24)} -pin  "ADD_LOOP:acc#1" {A(24)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(25)} -pin  "ADD_LOOP:acc#1" {A(25)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(26)} -pin  "ADD_LOOP:acc#1" {A(26)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(27)} -pin  "ADD_LOOP:acc#1" {A(27)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(28)} -pin  "ADD_LOOP:acc#1" {A(28)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(29)} -pin  "ADD_LOOP:acc#1" {A(29)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(30)} -pin  "ADD_LOOP:acc#1" {A(30)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {sum.sva(31)} -pin  "ADD_LOOP:acc#1" {A(31)} -attr vt d -attr @path {/axi_test/axi_test:core/sum.sva}
load net {a:rsci.qa_d.mxwt(0)} -pin  "ADD_LOOP:acc#1" {B(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(1)} -pin  "ADD_LOOP:acc#1" {B(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(2)} -pin  "ADD_LOOP:acc#1" {B(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(3)} -pin  "ADD_LOOP:acc#1" {B(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(4)} -pin  "ADD_LOOP:acc#1" {B(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(5)} -pin  "ADD_LOOP:acc#1" {B(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(6)} -pin  "ADD_LOOP:acc#1" {B(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(7)} -pin  "ADD_LOOP:acc#1" {B(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(8)} -pin  "ADD_LOOP:acc#1" {B(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(9)} -pin  "ADD_LOOP:acc#1" {B(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(10)} -pin  "ADD_LOOP:acc#1" {B(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(11)} -pin  "ADD_LOOP:acc#1" {B(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(12)} -pin  "ADD_LOOP:acc#1" {B(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(13)} -pin  "ADD_LOOP:acc#1" {B(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(14)} -pin  "ADD_LOOP:acc#1" {B(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(15)} -pin  "ADD_LOOP:acc#1" {B(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(16)} -pin  "ADD_LOOP:acc#1" {B(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(17)} -pin  "ADD_LOOP:acc#1" {B(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(18)} -pin  "ADD_LOOP:acc#1" {B(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(19)} -pin  "ADD_LOOP:acc#1" {B(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(20)} -pin  "ADD_LOOP:acc#1" {B(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(21)} -pin  "ADD_LOOP:acc#1" {B(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(22)} -pin  "ADD_LOOP:acc#1" {B(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(23)} -pin  "ADD_LOOP:acc#1" {B(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(24)} -pin  "ADD_LOOP:acc#1" {B(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(25)} -pin  "ADD_LOOP:acc#1" {B(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(26)} -pin  "ADD_LOOP:acc#1" {B(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(27)} -pin  "ADD_LOOP:acc#1" {B(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(28)} -pin  "ADD_LOOP:acc#1" {B(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(29)} -pin  "ADD_LOOP:acc#1" {B(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(30)} -pin  "ADD_LOOP:acc#1" {B(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {a:rsci.qa_d.mxwt(31)} -pin  "ADD_LOOP:acc#1" {B(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.qa_d.mxwt}
load net {sum.sva#1:mx0w0(0)} -pin  "ADD_LOOP:acc#1" {Z(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(1)} -pin  "ADD_LOOP:acc#1" {Z(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(2)} -pin  "ADD_LOOP:acc#1" {Z(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(3)} -pin  "ADD_LOOP:acc#1" {Z(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(4)} -pin  "ADD_LOOP:acc#1" {Z(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(5)} -pin  "ADD_LOOP:acc#1" {Z(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(6)} -pin  "ADD_LOOP:acc#1" {Z(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(7)} -pin  "ADD_LOOP:acc#1" {Z(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(8)} -pin  "ADD_LOOP:acc#1" {Z(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(9)} -pin  "ADD_LOOP:acc#1" {Z(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(10)} -pin  "ADD_LOOP:acc#1" {Z(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(11)} -pin  "ADD_LOOP:acc#1" {Z(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(12)} -pin  "ADD_LOOP:acc#1" {Z(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(13)} -pin  "ADD_LOOP:acc#1" {Z(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(14)} -pin  "ADD_LOOP:acc#1" {Z(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(15)} -pin  "ADD_LOOP:acc#1" {Z(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(16)} -pin  "ADD_LOOP:acc#1" {Z(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(17)} -pin  "ADD_LOOP:acc#1" {Z(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(18)} -pin  "ADD_LOOP:acc#1" {Z(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(19)} -pin  "ADD_LOOP:acc#1" {Z(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(20)} -pin  "ADD_LOOP:acc#1" {Z(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(21)} -pin  "ADD_LOOP:acc#1" {Z(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(22)} -pin  "ADD_LOOP:acc#1" {Z(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(23)} -pin  "ADD_LOOP:acc#1" {Z(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(24)} -pin  "ADD_LOOP:acc#1" {Z(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(25)} -pin  "ADD_LOOP:acc#1" {Z(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(26)} -pin  "ADD_LOOP:acc#1" {Z(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(27)} -pin  "ADD_LOOP:acc#1" {Z(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(28)} -pin  "ADD_LOOP:acc#1" {Z(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(29)} -pin  "ADD_LOOP:acc#1" {Z(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(30)} -pin  "ADD_LOOP:acc#1" {Z(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load net {sum.sva#1:mx0w0(31)} -pin  "ADD_LOOP:acc#1" {Z(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/sum.sva#1:mx0w0}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-525 -attr oid 522 -attr @path {/axi_test/axi_test:core/not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {run_ac_sync_tmp_dobj.sva.st} -pin  "not#1" {A(0)} -attr @path {/axi_test/axi_test:core/run_ac_sync_tmp_dobj.sva.st}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/axi_test/axi_test:core/not#1.itm}
### END MODULE 

module new "axi_test" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-526 -attr oid 523 -attr vt d -attr @path {/axi_test/clk}
load port {rst} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-527 -attr oid 524 -attr vt d -attr @path {/axi_test/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-528 -attr oid 525 -attr vt d -attr @path {/axi_test/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-529 -attr oid 526 -attr vt d -attr @path {/axi_test/run:rsc.vld}
load portBus a:rsc.adra(3:0) output 4 {a:rsc.adra(3)} {a:rsc.adra(2)} {a:rsc.adra(1)} {a:rsc.adra(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-530 -attr oid 527 -attr vt d -attr @path {/axi_test/a:rsc.adra}
load portBus a:rsc.da(31:0) output 32 {a:rsc.da(31)} {a:rsc.da(30)} {a:rsc.da(29)} {a:rsc.da(28)} {a:rsc.da(27)} {a:rsc.da(26)} {a:rsc.da(25)} {a:rsc.da(24)} {a:rsc.da(23)} {a:rsc.da(22)} {a:rsc.da(21)} {a:rsc.da(20)} {a:rsc.da(19)} {a:rsc.da(18)} {a:rsc.da(17)} {a:rsc.da(16)} {a:rsc.da(15)} {a:rsc.da(14)} {a:rsc.da(13)} {a:rsc.da(12)} {a:rsc.da(11)} {a:rsc.da(10)} {a:rsc.da(9)} {a:rsc.da(8)} {a:rsc.da(7)} {a:rsc.da(6)} {a:rsc.da(5)} {a:rsc.da(4)} {a:rsc.da(3)} {a:rsc.da(2)} {a:rsc.da(1)} {a:rsc.da(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-531 -attr oid 528 -attr vt d -attr @path {/axi_test/a:rsc.da}
load port {a:rsc.wea} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-532 -attr oid 529 -attr vt d -attr @path {/axi_test/a:rsc.wea}
load portBus a:rsc.qa(31:0) input 32 {a:rsc.qa(31)} {a:rsc.qa(30)} {a:rsc.qa(29)} {a:rsc.qa(28)} {a:rsc.qa(27)} {a:rsc.qa(26)} {a:rsc.qa(25)} {a:rsc.qa(24)} {a:rsc.qa(23)} {a:rsc.qa(22)} {a:rsc.qa(21)} {a:rsc.qa(20)} {a:rsc.qa(19)} {a:rsc.qa(18)} {a:rsc.qa(17)} {a:rsc.qa(16)} {a:rsc.qa(15)} {a:rsc.qa(14)} {a:rsc.qa(13)} {a:rsc.qa(12)} {a:rsc.qa(11)} {a:rsc.qa(10)} {a:rsc.qa(9)} {a:rsc.qa(8)} {a:rsc.qa(7)} {a:rsc.qa(6)} {a:rsc.qa(5)} {a:rsc.qa(4)} {a:rsc.qa(3)} {a:rsc.qa(2)} {a:rsc.qa(1)} {a:rsc.qa(0)} -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-533 -attr oid 530 -attr vt d -attr @path {/axi_test/a:rsc.qa}
load portBus a:rsc.adrb(3:0) output 4 {a:rsc.adrb(3)} {a:rsc.adrb(2)} {a:rsc.adrb(1)} {a:rsc.adrb(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-534 -attr oid 531 -attr vt d -attr @path {/axi_test/a:rsc.adrb}
load portBus a:rsc.db(31:0) output 32 {a:rsc.db(31)} {a:rsc.db(30)} {a:rsc.db(29)} {a:rsc.db(28)} {a:rsc.db(27)} {a:rsc.db(26)} {a:rsc.db(25)} {a:rsc.db(24)} {a:rsc.db(23)} {a:rsc.db(22)} {a:rsc.db(21)} {a:rsc.db(20)} {a:rsc.db(19)} {a:rsc.db(18)} {a:rsc.db(17)} {a:rsc.db(16)} {a:rsc.db(15)} {a:rsc.db(14)} {a:rsc.db(13)} {a:rsc.db(12)} {a:rsc.db(11)} {a:rsc.db(10)} {a:rsc.db(9)} {a:rsc.db(8)} {a:rsc.db(7)} {a:rsc.db(6)} {a:rsc.db(5)} {a:rsc.db(4)} {a:rsc.db(3)} {a:rsc.db(2)} {a:rsc.db(1)} {a:rsc.db(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-535 -attr oid 532 -attr vt d -attr @path {/axi_test/a:rsc.db}
load port {a:rsc.web} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-536 -attr oid 533 -attr vt d -attr @path {/axi_test/a:rsc.web}
load portBus a:rsc.qb(31:0) input 32 {a:rsc.qb(31)} {a:rsc.qb(30)} {a:rsc.qb(29)} {a:rsc.qb(28)} {a:rsc.qb(27)} {a:rsc.qb(26)} {a:rsc.qb(25)} {a:rsc.qb(24)} {a:rsc.qb(23)} {a:rsc.qb(22)} {a:rsc.qb(21)} {a:rsc.qb(20)} {a:rsc.qb(19)} {a:rsc.qb(18)} {a:rsc.qb(17)} {a:rsc.qb(16)} {a:rsc.qb(15)} {a:rsc.qb(14)} {a:rsc.qb(13)} {a:rsc.qb(12)} {a:rsc.qb(11)} {a:rsc.qb(10)} {a:rsc.qb(9)} {a:rsc.qb(8)} {a:rsc.qb(7)} {a:rsc.qb(6)} {a:rsc.qb(5)} {a:rsc.qb(4)} {a:rsc.qb(3)} {a:rsc.qb(2)} {a:rsc.qb(1)} {a:rsc.qb(0)} -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-537 -attr oid 534 -attr vt d -attr @path {/axi_test/a:rsc.qb}
load port {a:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-538 -attr oid 535 -attr vt d -attr @path {/axi_test/a:rsc.triosy.lz}
load portBus arrsum:rsc.dat(31:0) output 32 {arrsum:rsc.dat(31)} {arrsum:rsc.dat(30)} {arrsum:rsc.dat(29)} {arrsum:rsc.dat(28)} {arrsum:rsc.dat(27)} {arrsum:rsc.dat(26)} {arrsum:rsc.dat(25)} {arrsum:rsc.dat(24)} {arrsum:rsc.dat(23)} {arrsum:rsc.dat(22)} {arrsum:rsc.dat(21)} {arrsum:rsc.dat(20)} {arrsum:rsc.dat(19)} {arrsum:rsc.dat(18)} {arrsum:rsc.dat(17)} {arrsum:rsc.dat(16)} {arrsum:rsc.dat(15)} {arrsum:rsc.dat(14)} {arrsum:rsc.dat(13)} {arrsum:rsc.dat(12)} {arrsum:rsc.dat(11)} {arrsum:rsc.dat(10)} {arrsum:rsc.dat(9)} {arrsum:rsc.dat(8)} {arrsum:rsc.dat(7)} {arrsum:rsc.dat(6)} {arrsum:rsc.dat(5)} {arrsum:rsc.dat(4)} {arrsum:rsc.dat(3)} {arrsum:rsc.dat(2)} {arrsum:rsc.dat(1)} {arrsum:rsc.dat(0)} -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-539 -attr oid 536 -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load port {arrsum:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-540 -attr oid 537 -attr vt d -attr @path {/axi_test/arrsum:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-541 -attr oid 538 -attr vt d -attr @path {/axi_test/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-542 -attr oid 539 -attr vt d -attr @path {/axi_test/complete:rsc.vld}
load symbol "axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(3:0) output 4 {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(3:0) output 4 {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(7:0) input 8 {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "axi_test:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {a:rsc.triosy.lz} output \
     portBus arrsum:rsc.dat(31:0) output 32 {arrsum:rsc.dat(31)} {arrsum:rsc.dat(30)} {arrsum:rsc.dat(29)} {arrsum:rsc.dat(28)} {arrsum:rsc.dat(27)} {arrsum:rsc.dat(26)} {arrsum:rsc.dat(25)} {arrsum:rsc.dat(24)} {arrsum:rsc.dat(23)} {arrsum:rsc.dat(22)} {arrsum:rsc.dat(21)} {arrsum:rsc.dat(20)} {arrsum:rsc.dat(19)} {arrsum:rsc.dat(18)} {arrsum:rsc.dat(17)} {arrsum:rsc.dat(16)} {arrsum:rsc.dat(15)} {arrsum:rsc.dat(14)} {arrsum:rsc.dat(13)} {arrsum:rsc.dat(12)} {arrsum:rsc.dat(11)} {arrsum:rsc.dat(10)} {arrsum:rsc.dat(9)} {arrsum:rsc.dat(8)} {arrsum:rsc.dat(7)} {arrsum:rsc.dat(6)} {arrsum:rsc.dat(5)} {arrsum:rsc.dat(4)} {arrsum:rsc.dat(3)} {arrsum:rsc.dat(2)} {arrsum:rsc.dat(1)} {arrsum:rsc.dat(0)} \
     port {arrsum:rsc.triosy.lz} output \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     portBus a:rsci.adra_d(3:0) output 4 {a:rsci.adra_d(3)} {a:rsci.adra_d(2)} {a:rsci.adra_d(1)} {a:rsci.adra_d(0)} \
     portBus a:rsci.qa_d(63:0) input 64 {a:rsci.qa_d(63)} {a:rsci.qa_d(62)} {a:rsci.qa_d(61)} {a:rsci.qa_d(60)} {a:rsci.qa_d(59)} {a:rsci.qa_d(58)} {a:rsci.qa_d(57)} {a:rsci.qa_d(56)} {a:rsci.qa_d(55)} {a:rsci.qa_d(54)} {a:rsci.qa_d(53)} {a:rsci.qa_d(52)} {a:rsci.qa_d(51)} {a:rsci.qa_d(50)} {a:rsci.qa_d(49)} {a:rsci.qa_d(48)} {a:rsci.qa_d(47)} {a:rsci.qa_d(46)} {a:rsci.qa_d(45)} {a:rsci.qa_d(44)} {a:rsci.qa_d(43)} {a:rsci.qa_d(42)} {a:rsci.qa_d(41)} {a:rsci.qa_d(40)} {a:rsci.qa_d(39)} {a:rsci.qa_d(38)} {a:rsci.qa_d(37)} {a:rsci.qa_d(36)} {a:rsci.qa_d(35)} {a:rsci.qa_d(34)} {a:rsci.qa_d(33)} {a:rsci.qa_d(32)} {a:rsci.qa_d(31)} {a:rsci.qa_d(30)} {a:rsci.qa_d(29)} {a:rsci.qa_d(28)} {a:rsci.qa_d(27)} {a:rsci.qa_d(26)} {a:rsci.qa_d(25)} {a:rsci.qa_d(24)} {a:rsci.qa_d(23)} {a:rsci.qa_d(22)} {a:rsci.qa_d(21)} {a:rsci.qa_d(20)} {a:rsci.qa_d(19)} {a:rsci.qa_d(18)} {a:rsci.qa_d(17)} {a:rsci.qa_d(16)} {a:rsci.qa_d(15)} {a:rsci.qa_d(14)} {a:rsci.qa_d(13)} {a:rsci.qa_d(12)} {a:rsci.qa_d(11)} {a:rsci.qa_d(10)} {a:rsci.qa_d(9)} {a:rsci.qa_d(8)} {a:rsci.qa_d(7)} {a:rsci.qa_d(6)} {a:rsci.qa_d(5)} {a:rsci.qa_d(4)} {a:rsci.qa_d(3)} {a:rsci.qa_d(2)} {a:rsci.qa_d(1)} {a:rsci.qa_d(0)} \
     portBus a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \

load net {a:rsci.adra_d(0)} -attr vt d
load net {a:rsci.adra_d(1)} -attr vt d
load net {a:rsci.adra_d(2)} -attr vt d
load net {a:rsci.adra_d(3)} -attr vt d
load netBundle {a:rsci.adra_d} 4 {a:rsci.adra_d(0)} {a:rsci.adra_d(1)} {a:rsci.adra_d(2)} {a:rsci.adra_d(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-543 -attr oid 540 -attr vt d -attr @path {/axi_test/a:rsci.adra_d}
load net {a:rsci.qa_d(0)} -attr vt d
load net {a:rsci.qa_d(1)} -attr vt d
load net {a:rsci.qa_d(2)} -attr vt d
load net {a:rsci.qa_d(3)} -attr vt d
load net {a:rsci.qa_d(4)} -attr vt d
load net {a:rsci.qa_d(5)} -attr vt d
load net {a:rsci.qa_d(6)} -attr vt d
load net {a:rsci.qa_d(7)} -attr vt d
load net {a:rsci.qa_d(8)} -attr vt d
load net {a:rsci.qa_d(9)} -attr vt d
load net {a:rsci.qa_d(10)} -attr vt d
load net {a:rsci.qa_d(11)} -attr vt d
load net {a:rsci.qa_d(12)} -attr vt d
load net {a:rsci.qa_d(13)} -attr vt d
load net {a:rsci.qa_d(14)} -attr vt d
load net {a:rsci.qa_d(15)} -attr vt d
load net {a:rsci.qa_d(16)} -attr vt d
load net {a:rsci.qa_d(17)} -attr vt d
load net {a:rsci.qa_d(18)} -attr vt d
load net {a:rsci.qa_d(19)} -attr vt d
load net {a:rsci.qa_d(20)} -attr vt d
load net {a:rsci.qa_d(21)} -attr vt d
load net {a:rsci.qa_d(22)} -attr vt d
load net {a:rsci.qa_d(23)} -attr vt d
load net {a:rsci.qa_d(24)} -attr vt d
load net {a:rsci.qa_d(25)} -attr vt d
load net {a:rsci.qa_d(26)} -attr vt d
load net {a:rsci.qa_d(27)} -attr vt d
load net {a:rsci.qa_d(28)} -attr vt d
load net {a:rsci.qa_d(29)} -attr vt d
load net {a:rsci.qa_d(30)} -attr vt d
load net {a:rsci.qa_d(31)} -attr vt d
load net {a:rsci.qa_d(32)} -attr vt d
load net {a:rsci.qa_d(33)} -attr vt d
load net {a:rsci.qa_d(34)} -attr vt d
load net {a:rsci.qa_d(35)} -attr vt d
load net {a:rsci.qa_d(36)} -attr vt d
load net {a:rsci.qa_d(37)} -attr vt d
load net {a:rsci.qa_d(38)} -attr vt d
load net {a:rsci.qa_d(39)} -attr vt d
load net {a:rsci.qa_d(40)} -attr vt d
load net {a:rsci.qa_d(41)} -attr vt d
load net {a:rsci.qa_d(42)} -attr vt d
load net {a:rsci.qa_d(43)} -attr vt d
load net {a:rsci.qa_d(44)} -attr vt d
load net {a:rsci.qa_d(45)} -attr vt d
load net {a:rsci.qa_d(46)} -attr vt d
load net {a:rsci.qa_d(47)} -attr vt d
load net {a:rsci.qa_d(48)} -attr vt d
load net {a:rsci.qa_d(49)} -attr vt d
load net {a:rsci.qa_d(50)} -attr vt d
load net {a:rsci.qa_d(51)} -attr vt d
load net {a:rsci.qa_d(52)} -attr vt d
load net {a:rsci.qa_d(53)} -attr vt d
load net {a:rsci.qa_d(54)} -attr vt d
load net {a:rsci.qa_d(55)} -attr vt d
load net {a:rsci.qa_d(56)} -attr vt d
load net {a:rsci.qa_d(57)} -attr vt d
load net {a:rsci.qa_d(58)} -attr vt d
load net {a:rsci.qa_d(59)} -attr vt d
load net {a:rsci.qa_d(60)} -attr vt d
load net {a:rsci.qa_d(61)} -attr vt d
load net {a:rsci.qa_d(62)} -attr vt d
load net {a:rsci.qa_d(63)} -attr vt d
load netBundle {a:rsci.qa_d} 64 {a:rsci.qa_d(0)} {a:rsci.qa_d(1)} {a:rsci.qa_d(2)} {a:rsci.qa_d(3)} {a:rsci.qa_d(4)} {a:rsci.qa_d(5)} {a:rsci.qa_d(6)} {a:rsci.qa_d(7)} {a:rsci.qa_d(8)} {a:rsci.qa_d(9)} {a:rsci.qa_d(10)} {a:rsci.qa_d(11)} {a:rsci.qa_d(12)} {a:rsci.qa_d(13)} {a:rsci.qa_d(14)} {a:rsci.qa_d(15)} {a:rsci.qa_d(16)} {a:rsci.qa_d(17)} {a:rsci.qa_d(18)} {a:rsci.qa_d(19)} {a:rsci.qa_d(20)} {a:rsci.qa_d(21)} {a:rsci.qa_d(22)} {a:rsci.qa_d(23)} {a:rsci.qa_d(24)} {a:rsci.qa_d(25)} {a:rsci.qa_d(26)} {a:rsci.qa_d(27)} {a:rsci.qa_d(28)} {a:rsci.qa_d(29)} {a:rsci.qa_d(30)} {a:rsci.qa_d(31)} {a:rsci.qa_d(32)} {a:rsci.qa_d(33)} {a:rsci.qa_d(34)} {a:rsci.qa_d(35)} {a:rsci.qa_d(36)} {a:rsci.qa_d(37)} {a:rsci.qa_d(38)} {a:rsci.qa_d(39)} {a:rsci.qa_d(40)} {a:rsci.qa_d(41)} {a:rsci.qa_d(42)} {a:rsci.qa_d(43)} {a:rsci.qa_d(44)} {a:rsci.qa_d(45)} {a:rsci.qa_d(46)} {a:rsci.qa_d(47)} {a:rsci.qa_d(48)} {a:rsci.qa_d(49)} {a:rsci.qa_d(50)} {a:rsci.qa_d(51)} {a:rsci.qa_d(52)} {a:rsci.qa_d(53)} {a:rsci.qa_d(54)} {a:rsci.qa_d(55)} {a:rsci.qa_d(56)} {a:rsci.qa_d(57)} {a:rsci.qa_d(58)} {a:rsci.qa_d(59)} {a:rsci.qa_d(60)} {a:rsci.qa_d(61)} {a:rsci.qa_d(62)} {a:rsci.qa_d(63)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-544 -attr oid 541 -attr vt d -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-545 -attr oid 542 -attr vt d -attr @path {/axi_test/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {ADD_LOOP:conc#6.itm(0)} -attr vt d
load net {ADD_LOOP:conc#6.itm(1)} -attr vt d
load net {ADD_LOOP:conc#6.itm(2)} -attr vt d
load net {ADD_LOOP:conc#6.itm(3)} -attr vt d
load net {ADD_LOOP:conc#6.itm(4)} -attr vt d
load net {ADD_LOOP:conc#6.itm(5)} -attr vt d
load net {ADD_LOOP:conc#6.itm(6)} -attr vt d
load net {ADD_LOOP:conc#6.itm(7)} -attr vt d
load netBundle {ADD_LOOP:conc#6.itm} 8 {ADD_LOOP:conc#6.itm(0)} {ADD_LOOP:conc#6.itm(1)} {ADD_LOOP:conc#6.itm(2)} {ADD_LOOP:conc#6.itm(3)} {ADD_LOOP:conc#6.itm(4)} {ADD_LOOP:conc#6.itm(5)} {ADD_LOOP:conc#6.itm(6)} {ADD_LOOP:conc#6.itm(7)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-546 -attr oid 543 -attr vt d -attr @path {/axi_test/ADD_LOOP:conc#6.itm}
load net {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-547 -attr oid 544 -attr vt d
load net {clk} -port {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-548 -attr oid 545 -attr vt d
load net {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-549 -attr oid 546 -attr vt d
load net {rst} -port {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-550 -attr oid 547 -attr vt d
load net {run:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-551 -attr oid 548 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-552 -attr oid 549 -attr vt d -attr @path {/axi_test/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-553 -attr oid 550 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-554 -attr oid 551 -attr vt d
load net {a:rsc.adra(0)} -attr vt d
load net {a:rsc.adra(1)} -attr vt d
load net {a:rsc.adra(2)} -attr vt d
load net {a:rsc.adra(3)} -attr vt d
load netBundle {a:rsc.adra} 4 {a:rsc.adra(0)} {a:rsc.adra(1)} {a:rsc.adra(2)} {a:rsc.adra(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-555 -attr oid 552 -attr vt d -attr @path {/axi_test/a:rsc.adra}
load net {a:rsc.adra(0)} -port {a:rsc.adra(0)} -attr vt d -attr @path {/axi_test/a:rsc.adra}
load net {a:rsc.adra(1)} -port {a:rsc.adra(1)} -attr vt d -attr @path {/axi_test/a:rsc.adra}
load net {a:rsc.adra(2)} -port {a:rsc.adra(2)} -attr vt d -attr @path {/axi_test/a:rsc.adra}
load net {a:rsc.adra(3)} -port {a:rsc.adra(3)} -attr vt d -attr @path {/axi_test/a:rsc.adra}
load net {a:rsc.da(0)} -attr vt d
load net {a:rsc.da(1)} -attr vt d
load net {a:rsc.da(2)} -attr vt d
load net {a:rsc.da(3)} -attr vt d
load net {a:rsc.da(4)} -attr vt d
load net {a:rsc.da(5)} -attr vt d
load net {a:rsc.da(6)} -attr vt d
load net {a:rsc.da(7)} -attr vt d
load net {a:rsc.da(8)} -attr vt d
load net {a:rsc.da(9)} -attr vt d
load net {a:rsc.da(10)} -attr vt d
load net {a:rsc.da(11)} -attr vt d
load net {a:rsc.da(12)} -attr vt d
load net {a:rsc.da(13)} -attr vt d
load net {a:rsc.da(14)} -attr vt d
load net {a:rsc.da(15)} -attr vt d
load net {a:rsc.da(16)} -attr vt d
load net {a:rsc.da(17)} -attr vt d
load net {a:rsc.da(18)} -attr vt d
load net {a:rsc.da(19)} -attr vt d
load net {a:rsc.da(20)} -attr vt d
load net {a:rsc.da(21)} -attr vt d
load net {a:rsc.da(22)} -attr vt d
load net {a:rsc.da(23)} -attr vt d
load net {a:rsc.da(24)} -attr vt d
load net {a:rsc.da(25)} -attr vt d
load net {a:rsc.da(26)} -attr vt d
load net {a:rsc.da(27)} -attr vt d
load net {a:rsc.da(28)} -attr vt d
load net {a:rsc.da(29)} -attr vt d
load net {a:rsc.da(30)} -attr vt d
load net {a:rsc.da(31)} -attr vt d
load netBundle {a:rsc.da} 32 {a:rsc.da(0)} {a:rsc.da(1)} {a:rsc.da(2)} {a:rsc.da(3)} {a:rsc.da(4)} {a:rsc.da(5)} {a:rsc.da(6)} {a:rsc.da(7)} {a:rsc.da(8)} {a:rsc.da(9)} {a:rsc.da(10)} {a:rsc.da(11)} {a:rsc.da(12)} {a:rsc.da(13)} {a:rsc.da(14)} {a:rsc.da(15)} {a:rsc.da(16)} {a:rsc.da(17)} {a:rsc.da(18)} {a:rsc.da(19)} {a:rsc.da(20)} {a:rsc.da(21)} {a:rsc.da(22)} {a:rsc.da(23)} {a:rsc.da(24)} {a:rsc.da(25)} {a:rsc.da(26)} {a:rsc.da(27)} {a:rsc.da(28)} {a:rsc.da(29)} {a:rsc.da(30)} {a:rsc.da(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-556 -attr oid 553 -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(0)} -port {a:rsc.da(0)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(1)} -port {a:rsc.da(1)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(2)} -port {a:rsc.da(2)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(3)} -port {a:rsc.da(3)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(4)} -port {a:rsc.da(4)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(5)} -port {a:rsc.da(5)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(6)} -port {a:rsc.da(6)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(7)} -port {a:rsc.da(7)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(8)} -port {a:rsc.da(8)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(9)} -port {a:rsc.da(9)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(10)} -port {a:rsc.da(10)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(11)} -port {a:rsc.da(11)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(12)} -port {a:rsc.da(12)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(13)} -port {a:rsc.da(13)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(14)} -port {a:rsc.da(14)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(15)} -port {a:rsc.da(15)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(16)} -port {a:rsc.da(16)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(17)} -port {a:rsc.da(17)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(18)} -port {a:rsc.da(18)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(19)} -port {a:rsc.da(19)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(20)} -port {a:rsc.da(20)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(21)} -port {a:rsc.da(21)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(22)} -port {a:rsc.da(22)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(23)} -port {a:rsc.da(23)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(24)} -port {a:rsc.da(24)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(25)} -port {a:rsc.da(25)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(26)} -port {a:rsc.da(26)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(27)} -port {a:rsc.da(27)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(28)} -port {a:rsc.da(28)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(29)} -port {a:rsc.da(29)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(30)} -port {a:rsc.da(30)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(31)} -port {a:rsc.da(31)} -attr vt d -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.wea} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-557 -attr oid 554 -attr vt d
load net {a:rsc.wea} -port {a:rsc.wea} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-558 -attr oid 555 -attr vt d -attr @path {/axi_test/a:rsc.wea}
load net {a:rsc.qa(0)} -attr vt d
load net {a:rsc.qa(1)} -attr vt d
load net {a:rsc.qa(2)} -attr vt d
load net {a:rsc.qa(3)} -attr vt d
load net {a:rsc.qa(4)} -attr vt d
load net {a:rsc.qa(5)} -attr vt d
load net {a:rsc.qa(6)} -attr vt d
load net {a:rsc.qa(7)} -attr vt d
load net {a:rsc.qa(8)} -attr vt d
load net {a:rsc.qa(9)} -attr vt d
load net {a:rsc.qa(10)} -attr vt d
load net {a:rsc.qa(11)} -attr vt d
load net {a:rsc.qa(12)} -attr vt d
load net {a:rsc.qa(13)} -attr vt d
load net {a:rsc.qa(14)} -attr vt d
load net {a:rsc.qa(15)} -attr vt d
load net {a:rsc.qa(16)} -attr vt d
load net {a:rsc.qa(17)} -attr vt d
load net {a:rsc.qa(18)} -attr vt d
load net {a:rsc.qa(19)} -attr vt d
load net {a:rsc.qa(20)} -attr vt d
load net {a:rsc.qa(21)} -attr vt d
load net {a:rsc.qa(22)} -attr vt d
load net {a:rsc.qa(23)} -attr vt d
load net {a:rsc.qa(24)} -attr vt d
load net {a:rsc.qa(25)} -attr vt d
load net {a:rsc.qa(26)} -attr vt d
load net {a:rsc.qa(27)} -attr vt d
load net {a:rsc.qa(28)} -attr vt d
load net {a:rsc.qa(29)} -attr vt d
load net {a:rsc.qa(30)} -attr vt d
load net {a:rsc.qa(31)} -attr vt d
load netBundle {a:rsc.qa} 32 {a:rsc.qa(0)} {a:rsc.qa(1)} {a:rsc.qa(2)} {a:rsc.qa(3)} {a:rsc.qa(4)} {a:rsc.qa(5)} {a:rsc.qa(6)} {a:rsc.qa(7)} {a:rsc.qa(8)} {a:rsc.qa(9)} {a:rsc.qa(10)} {a:rsc.qa(11)} {a:rsc.qa(12)} {a:rsc.qa(13)} {a:rsc.qa(14)} {a:rsc.qa(15)} {a:rsc.qa(16)} {a:rsc.qa(17)} {a:rsc.qa(18)} {a:rsc.qa(19)} {a:rsc.qa(20)} {a:rsc.qa(21)} {a:rsc.qa(22)} {a:rsc.qa(23)} {a:rsc.qa(24)} {a:rsc.qa(25)} {a:rsc.qa(26)} {a:rsc.qa(27)} {a:rsc.qa(28)} {a:rsc.qa(29)} {a:rsc.qa(30)} {a:rsc.qa(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-559 -attr oid 556 -attr vt d -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(0)} -port {a:rsc.qa(0)} -attr vt d
load net {a:rsc.qa(1)} -port {a:rsc.qa(1)} -attr vt d
load net {a:rsc.qa(2)} -port {a:rsc.qa(2)} -attr vt d
load net {a:rsc.qa(3)} -port {a:rsc.qa(3)} -attr vt d
load net {a:rsc.qa(4)} -port {a:rsc.qa(4)} -attr vt d
load net {a:rsc.qa(5)} -port {a:rsc.qa(5)} -attr vt d
load net {a:rsc.qa(6)} -port {a:rsc.qa(6)} -attr vt d
load net {a:rsc.qa(7)} -port {a:rsc.qa(7)} -attr vt d
load net {a:rsc.qa(8)} -port {a:rsc.qa(8)} -attr vt d
load net {a:rsc.qa(9)} -port {a:rsc.qa(9)} -attr vt d
load net {a:rsc.qa(10)} -port {a:rsc.qa(10)} -attr vt d
load net {a:rsc.qa(11)} -port {a:rsc.qa(11)} -attr vt d
load net {a:rsc.qa(12)} -port {a:rsc.qa(12)} -attr vt d
load net {a:rsc.qa(13)} -port {a:rsc.qa(13)} -attr vt d
load net {a:rsc.qa(14)} -port {a:rsc.qa(14)} -attr vt d
load net {a:rsc.qa(15)} -port {a:rsc.qa(15)} -attr vt d
load net {a:rsc.qa(16)} -port {a:rsc.qa(16)} -attr vt d
load net {a:rsc.qa(17)} -port {a:rsc.qa(17)} -attr vt d
load net {a:rsc.qa(18)} -port {a:rsc.qa(18)} -attr vt d
load net {a:rsc.qa(19)} -port {a:rsc.qa(19)} -attr vt d
load net {a:rsc.qa(20)} -port {a:rsc.qa(20)} -attr vt d
load net {a:rsc.qa(21)} -port {a:rsc.qa(21)} -attr vt d
load net {a:rsc.qa(22)} -port {a:rsc.qa(22)} -attr vt d
load net {a:rsc.qa(23)} -port {a:rsc.qa(23)} -attr vt d
load net {a:rsc.qa(24)} -port {a:rsc.qa(24)} -attr vt d
load net {a:rsc.qa(25)} -port {a:rsc.qa(25)} -attr vt d
load net {a:rsc.qa(26)} -port {a:rsc.qa(26)} -attr vt d
load net {a:rsc.qa(27)} -port {a:rsc.qa(27)} -attr vt d
load net {a:rsc.qa(28)} -port {a:rsc.qa(28)} -attr vt d
load net {a:rsc.qa(29)} -port {a:rsc.qa(29)} -attr vt d
load net {a:rsc.qa(30)} -port {a:rsc.qa(30)} -attr vt d
load net {a:rsc.qa(31)} -port {a:rsc.qa(31)} -attr vt d
load netBundle {a:rsc.qa} 32 {a:rsc.qa(0)} {a:rsc.qa(1)} {a:rsc.qa(2)} {a:rsc.qa(3)} {a:rsc.qa(4)} {a:rsc.qa(5)} {a:rsc.qa(6)} {a:rsc.qa(7)} {a:rsc.qa(8)} {a:rsc.qa(9)} {a:rsc.qa(10)} {a:rsc.qa(11)} {a:rsc.qa(12)} {a:rsc.qa(13)} {a:rsc.qa(14)} {a:rsc.qa(15)} {a:rsc.qa(16)} {a:rsc.qa(17)} {a:rsc.qa(18)} {a:rsc.qa(19)} {a:rsc.qa(20)} {a:rsc.qa(21)} {a:rsc.qa(22)} {a:rsc.qa(23)} {a:rsc.qa(24)} {a:rsc.qa(25)} {a:rsc.qa(26)} {a:rsc.qa(27)} {a:rsc.qa(28)} {a:rsc.qa(29)} {a:rsc.qa(30)} {a:rsc.qa(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-560 -attr oid 557 -attr vt d -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.adrb(0)} -attr vt d
load net {a:rsc.adrb(1)} -attr vt d
load net {a:rsc.adrb(2)} -attr vt d
load net {a:rsc.adrb(3)} -attr vt d
load netBundle {a:rsc.adrb} 4 {a:rsc.adrb(0)} {a:rsc.adrb(1)} {a:rsc.adrb(2)} {a:rsc.adrb(3)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-561 -attr oid 558 -attr vt d -attr @path {/axi_test/a:rsc.adrb}
load net {a:rsc.adrb(0)} -port {a:rsc.adrb(0)} -attr vt d -attr @path {/axi_test/a:rsc.adrb}
load net {a:rsc.adrb(1)} -port {a:rsc.adrb(1)} -attr vt d -attr @path {/axi_test/a:rsc.adrb}
load net {a:rsc.adrb(2)} -port {a:rsc.adrb(2)} -attr vt d -attr @path {/axi_test/a:rsc.adrb}
load net {a:rsc.adrb(3)} -port {a:rsc.adrb(3)} -attr vt d -attr @path {/axi_test/a:rsc.adrb}
load net {a:rsc.db(0)} -attr vt d
load net {a:rsc.db(1)} -attr vt d
load net {a:rsc.db(2)} -attr vt d
load net {a:rsc.db(3)} -attr vt d
load net {a:rsc.db(4)} -attr vt d
load net {a:rsc.db(5)} -attr vt d
load net {a:rsc.db(6)} -attr vt d
load net {a:rsc.db(7)} -attr vt d
load net {a:rsc.db(8)} -attr vt d
load net {a:rsc.db(9)} -attr vt d
load net {a:rsc.db(10)} -attr vt d
load net {a:rsc.db(11)} -attr vt d
load net {a:rsc.db(12)} -attr vt d
load net {a:rsc.db(13)} -attr vt d
load net {a:rsc.db(14)} -attr vt d
load net {a:rsc.db(15)} -attr vt d
load net {a:rsc.db(16)} -attr vt d
load net {a:rsc.db(17)} -attr vt d
load net {a:rsc.db(18)} -attr vt d
load net {a:rsc.db(19)} -attr vt d
load net {a:rsc.db(20)} -attr vt d
load net {a:rsc.db(21)} -attr vt d
load net {a:rsc.db(22)} -attr vt d
load net {a:rsc.db(23)} -attr vt d
load net {a:rsc.db(24)} -attr vt d
load net {a:rsc.db(25)} -attr vt d
load net {a:rsc.db(26)} -attr vt d
load net {a:rsc.db(27)} -attr vt d
load net {a:rsc.db(28)} -attr vt d
load net {a:rsc.db(29)} -attr vt d
load net {a:rsc.db(30)} -attr vt d
load net {a:rsc.db(31)} -attr vt d
load netBundle {a:rsc.db} 32 {a:rsc.db(0)} {a:rsc.db(1)} {a:rsc.db(2)} {a:rsc.db(3)} {a:rsc.db(4)} {a:rsc.db(5)} {a:rsc.db(6)} {a:rsc.db(7)} {a:rsc.db(8)} {a:rsc.db(9)} {a:rsc.db(10)} {a:rsc.db(11)} {a:rsc.db(12)} {a:rsc.db(13)} {a:rsc.db(14)} {a:rsc.db(15)} {a:rsc.db(16)} {a:rsc.db(17)} {a:rsc.db(18)} {a:rsc.db(19)} {a:rsc.db(20)} {a:rsc.db(21)} {a:rsc.db(22)} {a:rsc.db(23)} {a:rsc.db(24)} {a:rsc.db(25)} {a:rsc.db(26)} {a:rsc.db(27)} {a:rsc.db(28)} {a:rsc.db(29)} {a:rsc.db(30)} {a:rsc.db(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-562 -attr oid 559 -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(0)} -port {a:rsc.db(0)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(1)} -port {a:rsc.db(1)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(2)} -port {a:rsc.db(2)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(3)} -port {a:rsc.db(3)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(4)} -port {a:rsc.db(4)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(5)} -port {a:rsc.db(5)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(6)} -port {a:rsc.db(6)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(7)} -port {a:rsc.db(7)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(8)} -port {a:rsc.db(8)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(9)} -port {a:rsc.db(9)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(10)} -port {a:rsc.db(10)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(11)} -port {a:rsc.db(11)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(12)} -port {a:rsc.db(12)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(13)} -port {a:rsc.db(13)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(14)} -port {a:rsc.db(14)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(15)} -port {a:rsc.db(15)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(16)} -port {a:rsc.db(16)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(17)} -port {a:rsc.db(17)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(18)} -port {a:rsc.db(18)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(19)} -port {a:rsc.db(19)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(20)} -port {a:rsc.db(20)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(21)} -port {a:rsc.db(21)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(22)} -port {a:rsc.db(22)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(23)} -port {a:rsc.db(23)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(24)} -port {a:rsc.db(24)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(25)} -port {a:rsc.db(25)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(26)} -port {a:rsc.db(26)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(27)} -port {a:rsc.db(27)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(28)} -port {a:rsc.db(28)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(29)} -port {a:rsc.db(29)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(30)} -port {a:rsc.db(30)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(31)} -port {a:rsc.db(31)} -attr vt d -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.web} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-563 -attr oid 560 -attr vt d
load net {a:rsc.web} -port {a:rsc.web} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-564 -attr oid 561 -attr vt d -attr @path {/axi_test/a:rsc.web}
load net {a:rsc.qb(0)} -attr vt d
load net {a:rsc.qb(1)} -attr vt d
load net {a:rsc.qb(2)} -attr vt d
load net {a:rsc.qb(3)} -attr vt d
load net {a:rsc.qb(4)} -attr vt d
load net {a:rsc.qb(5)} -attr vt d
load net {a:rsc.qb(6)} -attr vt d
load net {a:rsc.qb(7)} -attr vt d
load net {a:rsc.qb(8)} -attr vt d
load net {a:rsc.qb(9)} -attr vt d
load net {a:rsc.qb(10)} -attr vt d
load net {a:rsc.qb(11)} -attr vt d
load net {a:rsc.qb(12)} -attr vt d
load net {a:rsc.qb(13)} -attr vt d
load net {a:rsc.qb(14)} -attr vt d
load net {a:rsc.qb(15)} -attr vt d
load net {a:rsc.qb(16)} -attr vt d
load net {a:rsc.qb(17)} -attr vt d
load net {a:rsc.qb(18)} -attr vt d
load net {a:rsc.qb(19)} -attr vt d
load net {a:rsc.qb(20)} -attr vt d
load net {a:rsc.qb(21)} -attr vt d
load net {a:rsc.qb(22)} -attr vt d
load net {a:rsc.qb(23)} -attr vt d
load net {a:rsc.qb(24)} -attr vt d
load net {a:rsc.qb(25)} -attr vt d
load net {a:rsc.qb(26)} -attr vt d
load net {a:rsc.qb(27)} -attr vt d
load net {a:rsc.qb(28)} -attr vt d
load net {a:rsc.qb(29)} -attr vt d
load net {a:rsc.qb(30)} -attr vt d
load net {a:rsc.qb(31)} -attr vt d
load netBundle {a:rsc.qb} 32 {a:rsc.qb(0)} {a:rsc.qb(1)} {a:rsc.qb(2)} {a:rsc.qb(3)} {a:rsc.qb(4)} {a:rsc.qb(5)} {a:rsc.qb(6)} {a:rsc.qb(7)} {a:rsc.qb(8)} {a:rsc.qb(9)} {a:rsc.qb(10)} {a:rsc.qb(11)} {a:rsc.qb(12)} {a:rsc.qb(13)} {a:rsc.qb(14)} {a:rsc.qb(15)} {a:rsc.qb(16)} {a:rsc.qb(17)} {a:rsc.qb(18)} {a:rsc.qb(19)} {a:rsc.qb(20)} {a:rsc.qb(21)} {a:rsc.qb(22)} {a:rsc.qb(23)} {a:rsc.qb(24)} {a:rsc.qb(25)} {a:rsc.qb(26)} {a:rsc.qb(27)} {a:rsc.qb(28)} {a:rsc.qb(29)} {a:rsc.qb(30)} {a:rsc.qb(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-565 -attr oid 562 -attr vt d -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(0)} -port {a:rsc.qb(0)} -attr vt d
load net {a:rsc.qb(1)} -port {a:rsc.qb(1)} -attr vt d
load net {a:rsc.qb(2)} -port {a:rsc.qb(2)} -attr vt d
load net {a:rsc.qb(3)} -port {a:rsc.qb(3)} -attr vt d
load net {a:rsc.qb(4)} -port {a:rsc.qb(4)} -attr vt d
load net {a:rsc.qb(5)} -port {a:rsc.qb(5)} -attr vt d
load net {a:rsc.qb(6)} -port {a:rsc.qb(6)} -attr vt d
load net {a:rsc.qb(7)} -port {a:rsc.qb(7)} -attr vt d
load net {a:rsc.qb(8)} -port {a:rsc.qb(8)} -attr vt d
load net {a:rsc.qb(9)} -port {a:rsc.qb(9)} -attr vt d
load net {a:rsc.qb(10)} -port {a:rsc.qb(10)} -attr vt d
load net {a:rsc.qb(11)} -port {a:rsc.qb(11)} -attr vt d
load net {a:rsc.qb(12)} -port {a:rsc.qb(12)} -attr vt d
load net {a:rsc.qb(13)} -port {a:rsc.qb(13)} -attr vt d
load net {a:rsc.qb(14)} -port {a:rsc.qb(14)} -attr vt d
load net {a:rsc.qb(15)} -port {a:rsc.qb(15)} -attr vt d
load net {a:rsc.qb(16)} -port {a:rsc.qb(16)} -attr vt d
load net {a:rsc.qb(17)} -port {a:rsc.qb(17)} -attr vt d
load net {a:rsc.qb(18)} -port {a:rsc.qb(18)} -attr vt d
load net {a:rsc.qb(19)} -port {a:rsc.qb(19)} -attr vt d
load net {a:rsc.qb(20)} -port {a:rsc.qb(20)} -attr vt d
load net {a:rsc.qb(21)} -port {a:rsc.qb(21)} -attr vt d
load net {a:rsc.qb(22)} -port {a:rsc.qb(22)} -attr vt d
load net {a:rsc.qb(23)} -port {a:rsc.qb(23)} -attr vt d
load net {a:rsc.qb(24)} -port {a:rsc.qb(24)} -attr vt d
load net {a:rsc.qb(25)} -port {a:rsc.qb(25)} -attr vt d
load net {a:rsc.qb(26)} -port {a:rsc.qb(26)} -attr vt d
load net {a:rsc.qb(27)} -port {a:rsc.qb(27)} -attr vt d
load net {a:rsc.qb(28)} -port {a:rsc.qb(28)} -attr vt d
load net {a:rsc.qb(29)} -port {a:rsc.qb(29)} -attr vt d
load net {a:rsc.qb(30)} -port {a:rsc.qb(30)} -attr vt d
load net {a:rsc.qb(31)} -port {a:rsc.qb(31)} -attr vt d
load netBundle {a:rsc.qb} 32 {a:rsc.qb(0)} {a:rsc.qb(1)} {a:rsc.qb(2)} {a:rsc.qb(3)} {a:rsc.qb(4)} {a:rsc.qb(5)} {a:rsc.qb(6)} {a:rsc.qb(7)} {a:rsc.qb(8)} {a:rsc.qb(9)} {a:rsc.qb(10)} {a:rsc.qb(11)} {a:rsc.qb(12)} {a:rsc.qb(13)} {a:rsc.qb(14)} {a:rsc.qb(15)} {a:rsc.qb(16)} {a:rsc.qb(17)} {a:rsc.qb(18)} {a:rsc.qb(19)} {a:rsc.qb(20)} {a:rsc.qb(21)} {a:rsc.qb(22)} {a:rsc.qb(23)} {a:rsc.qb(24)} {a:rsc.qb(25)} {a:rsc.qb(26)} {a:rsc.qb(27)} {a:rsc.qb(28)} {a:rsc.qb(29)} {a:rsc.qb(30)} {a:rsc.qb(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-566 -attr oid 563 -attr vt d -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-567 -attr oid 564 -attr vt d
load net {a:rsc.triosy.lz} -port {a:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-568 -attr oid 565 -attr vt d -attr @path {/axi_test/a:rsc.triosy.lz}
load net {arrsum:rsc.dat(0)} -attr vt d
load net {arrsum:rsc.dat(1)} -attr vt d
load net {arrsum:rsc.dat(2)} -attr vt d
load net {arrsum:rsc.dat(3)} -attr vt d
load net {arrsum:rsc.dat(4)} -attr vt d
load net {arrsum:rsc.dat(5)} -attr vt d
load net {arrsum:rsc.dat(6)} -attr vt d
load net {arrsum:rsc.dat(7)} -attr vt d
load net {arrsum:rsc.dat(8)} -attr vt d
load net {arrsum:rsc.dat(9)} -attr vt d
load net {arrsum:rsc.dat(10)} -attr vt d
load net {arrsum:rsc.dat(11)} -attr vt d
load net {arrsum:rsc.dat(12)} -attr vt d
load net {arrsum:rsc.dat(13)} -attr vt d
load net {arrsum:rsc.dat(14)} -attr vt d
load net {arrsum:rsc.dat(15)} -attr vt d
load net {arrsum:rsc.dat(16)} -attr vt d
load net {arrsum:rsc.dat(17)} -attr vt d
load net {arrsum:rsc.dat(18)} -attr vt d
load net {arrsum:rsc.dat(19)} -attr vt d
load net {arrsum:rsc.dat(20)} -attr vt d
load net {arrsum:rsc.dat(21)} -attr vt d
load net {arrsum:rsc.dat(22)} -attr vt d
load net {arrsum:rsc.dat(23)} -attr vt d
load net {arrsum:rsc.dat(24)} -attr vt d
load net {arrsum:rsc.dat(25)} -attr vt d
load net {arrsum:rsc.dat(26)} -attr vt d
load net {arrsum:rsc.dat(27)} -attr vt d
load net {arrsum:rsc.dat(28)} -attr vt d
load net {arrsum:rsc.dat(29)} -attr vt d
load net {arrsum:rsc.dat(30)} -attr vt d
load net {arrsum:rsc.dat(31)} -attr vt d
load netBundle {arrsum:rsc.dat} 32 {arrsum:rsc.dat(0)} {arrsum:rsc.dat(1)} {arrsum:rsc.dat(2)} {arrsum:rsc.dat(3)} {arrsum:rsc.dat(4)} {arrsum:rsc.dat(5)} {arrsum:rsc.dat(6)} {arrsum:rsc.dat(7)} {arrsum:rsc.dat(8)} {arrsum:rsc.dat(9)} {arrsum:rsc.dat(10)} {arrsum:rsc.dat(11)} {arrsum:rsc.dat(12)} {arrsum:rsc.dat(13)} {arrsum:rsc.dat(14)} {arrsum:rsc.dat(15)} {arrsum:rsc.dat(16)} {arrsum:rsc.dat(17)} {arrsum:rsc.dat(18)} {arrsum:rsc.dat(19)} {arrsum:rsc.dat(20)} {arrsum:rsc.dat(21)} {arrsum:rsc.dat(22)} {arrsum:rsc.dat(23)} {arrsum:rsc.dat(24)} {arrsum:rsc.dat(25)} {arrsum:rsc.dat(26)} {arrsum:rsc.dat(27)} {arrsum:rsc.dat(28)} {arrsum:rsc.dat(29)} {arrsum:rsc.dat(30)} {arrsum:rsc.dat(31)} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-569 -attr oid 566 -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(0)} -port {arrsum:rsc.dat(0)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(1)} -port {arrsum:rsc.dat(1)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(2)} -port {arrsum:rsc.dat(2)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(3)} -port {arrsum:rsc.dat(3)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(4)} -port {arrsum:rsc.dat(4)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(5)} -port {arrsum:rsc.dat(5)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(6)} -port {arrsum:rsc.dat(6)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(7)} -port {arrsum:rsc.dat(7)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(8)} -port {arrsum:rsc.dat(8)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(9)} -port {arrsum:rsc.dat(9)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(10)} -port {arrsum:rsc.dat(10)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(11)} -port {arrsum:rsc.dat(11)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(12)} -port {arrsum:rsc.dat(12)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(13)} -port {arrsum:rsc.dat(13)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(14)} -port {arrsum:rsc.dat(14)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(15)} -port {arrsum:rsc.dat(15)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(16)} -port {arrsum:rsc.dat(16)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(17)} -port {arrsum:rsc.dat(17)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(18)} -port {arrsum:rsc.dat(18)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(19)} -port {arrsum:rsc.dat(19)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(20)} -port {arrsum:rsc.dat(20)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(21)} -port {arrsum:rsc.dat(21)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(22)} -port {arrsum:rsc.dat(22)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(23)} -port {arrsum:rsc.dat(23)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(24)} -port {arrsum:rsc.dat(24)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(25)} -port {arrsum:rsc.dat(25)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(26)} -port {arrsum:rsc.dat(26)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(27)} -port {arrsum:rsc.dat(27)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(28)} -port {arrsum:rsc.dat(28)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(29)} -port {arrsum:rsc.dat(29)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(30)} -port {arrsum:rsc.dat(30)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(31)} -port {arrsum:rsc.dat(31)} -attr vt d -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-570 -attr oid 567 -attr vt d
load net {arrsum:rsc.triosy.lz} -port {arrsum:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-571 -attr oid 568 -attr vt d -attr @path {/axi_test/arrsum:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-572 -attr oid 569 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-573 -attr oid 570 -attr vt d
load net {complete:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-574 -attr oid 571 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-575 -attr oid 572 -attr vt d -attr @path {/axi_test/complete:rsc.vld}
load inst "a:rsci" "axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-576 -attr oid 573 -attr vt dc -attr @path {/axi_test/a:rsci} -attr hier "/axi_test/axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen"
load net {a:rsc.qb(0)} -pin  "a:rsci" {qb(0)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(1)} -pin  "a:rsci" {qb(1)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(2)} -pin  "a:rsci" {qb(2)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(3)} -pin  "a:rsci" {qb(3)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(4)} -pin  "a:rsci" {qb(4)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(5)} -pin  "a:rsci" {qb(5)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(6)} -pin  "a:rsci" {qb(6)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(7)} -pin  "a:rsci" {qb(7)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(8)} -pin  "a:rsci" {qb(8)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(9)} -pin  "a:rsci" {qb(9)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(10)} -pin  "a:rsci" {qb(10)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(11)} -pin  "a:rsci" {qb(11)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(12)} -pin  "a:rsci" {qb(12)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(13)} -pin  "a:rsci" {qb(13)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(14)} -pin  "a:rsci" {qb(14)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(15)} -pin  "a:rsci" {qb(15)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(16)} -pin  "a:rsci" {qb(16)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(17)} -pin  "a:rsci" {qb(17)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(18)} -pin  "a:rsci" {qb(18)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(19)} -pin  "a:rsci" {qb(19)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(20)} -pin  "a:rsci" {qb(20)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(21)} -pin  "a:rsci" {qb(21)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(22)} -pin  "a:rsci" {qb(22)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(23)} -pin  "a:rsci" {qb(23)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(24)} -pin  "a:rsci" {qb(24)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(25)} -pin  "a:rsci" {qb(25)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(26)} -pin  "a:rsci" {qb(26)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(27)} -pin  "a:rsci" {qb(27)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(28)} -pin  "a:rsci" {qb(28)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(29)} -pin  "a:rsci" {qb(29)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(30)} -pin  "a:rsci" {qb(30)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.qb(31)} -pin  "a:rsci" {qb(31)} -attr vt dc -attr @path {/axi_test/a:rsc.qb}
load net {a:rsc.web} -pin  "a:rsci" {web} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-577 -attr oid 574 -attr vt dc -attr @path {/axi_test/a:rsc.web}
load net {a:rsc.db(0)} -pin  "a:rsci" {db(0)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(1)} -pin  "a:rsci" {db(1)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(2)} -pin  "a:rsci" {db(2)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(3)} -pin  "a:rsci" {db(3)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(4)} -pin  "a:rsci" {db(4)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(5)} -pin  "a:rsci" {db(5)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(6)} -pin  "a:rsci" {db(6)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(7)} -pin  "a:rsci" {db(7)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(8)} -pin  "a:rsci" {db(8)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(9)} -pin  "a:rsci" {db(9)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(10)} -pin  "a:rsci" {db(10)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(11)} -pin  "a:rsci" {db(11)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(12)} -pin  "a:rsci" {db(12)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(13)} -pin  "a:rsci" {db(13)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(14)} -pin  "a:rsci" {db(14)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(15)} -pin  "a:rsci" {db(15)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(16)} -pin  "a:rsci" {db(16)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(17)} -pin  "a:rsci" {db(17)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(18)} -pin  "a:rsci" {db(18)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(19)} -pin  "a:rsci" {db(19)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(20)} -pin  "a:rsci" {db(20)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(21)} -pin  "a:rsci" {db(21)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(22)} -pin  "a:rsci" {db(22)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(23)} -pin  "a:rsci" {db(23)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(24)} -pin  "a:rsci" {db(24)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(25)} -pin  "a:rsci" {db(25)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(26)} -pin  "a:rsci" {db(26)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(27)} -pin  "a:rsci" {db(27)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(28)} -pin  "a:rsci" {db(28)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(29)} -pin  "a:rsci" {db(29)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(30)} -pin  "a:rsci" {db(30)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.db(31)} -pin  "a:rsci" {db(31)} -attr vt dc -attr @path {/axi_test/a:rsc.db}
load net {a:rsc.adrb(0)} -pin  "a:rsci" {adrb(0)} -attr vt dc -attr @path {/axi_test/a:rsc.adrb}
load net {a:rsc.adrb(1)} -pin  "a:rsci" {adrb(1)} -attr vt dc -attr @path {/axi_test/a:rsc.adrb}
load net {a:rsc.adrb(2)} -pin  "a:rsci" {adrb(2)} -attr vt dc -attr @path {/axi_test/a:rsc.adrb}
load net {a:rsc.adrb(3)} -pin  "a:rsci" {adrb(3)} -attr vt dc -attr @path {/axi_test/a:rsc.adrb}
load net {a:rsc.qa(0)} -pin  "a:rsci" {qa(0)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(1)} -pin  "a:rsci" {qa(1)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(2)} -pin  "a:rsci" {qa(2)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(3)} -pin  "a:rsci" {qa(3)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(4)} -pin  "a:rsci" {qa(4)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(5)} -pin  "a:rsci" {qa(5)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(6)} -pin  "a:rsci" {qa(6)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(7)} -pin  "a:rsci" {qa(7)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(8)} -pin  "a:rsci" {qa(8)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(9)} -pin  "a:rsci" {qa(9)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(10)} -pin  "a:rsci" {qa(10)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(11)} -pin  "a:rsci" {qa(11)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(12)} -pin  "a:rsci" {qa(12)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(13)} -pin  "a:rsci" {qa(13)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(14)} -pin  "a:rsci" {qa(14)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(15)} -pin  "a:rsci" {qa(15)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(16)} -pin  "a:rsci" {qa(16)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(17)} -pin  "a:rsci" {qa(17)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(18)} -pin  "a:rsci" {qa(18)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(19)} -pin  "a:rsci" {qa(19)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(20)} -pin  "a:rsci" {qa(20)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(21)} -pin  "a:rsci" {qa(21)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(22)} -pin  "a:rsci" {qa(22)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(23)} -pin  "a:rsci" {qa(23)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(24)} -pin  "a:rsci" {qa(24)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(25)} -pin  "a:rsci" {qa(25)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(26)} -pin  "a:rsci" {qa(26)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(27)} -pin  "a:rsci" {qa(27)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(28)} -pin  "a:rsci" {qa(28)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(29)} -pin  "a:rsci" {qa(29)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(30)} -pin  "a:rsci" {qa(30)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.qa(31)} -pin  "a:rsci" {qa(31)} -attr vt dc -attr @path {/axi_test/a:rsc.qa}
load net {a:rsc.wea} -pin  "a:rsci" {wea} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-578 -attr oid 575 -attr vt dc -attr @path {/axi_test/a:rsc.wea}
load net {a:rsc.da(0)} -pin  "a:rsci" {da(0)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(1)} -pin  "a:rsci" {da(1)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(2)} -pin  "a:rsci" {da(2)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(3)} -pin  "a:rsci" {da(3)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(4)} -pin  "a:rsci" {da(4)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(5)} -pin  "a:rsci" {da(5)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(6)} -pin  "a:rsci" {da(6)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(7)} -pin  "a:rsci" {da(7)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(8)} -pin  "a:rsci" {da(8)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(9)} -pin  "a:rsci" {da(9)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(10)} -pin  "a:rsci" {da(10)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(11)} -pin  "a:rsci" {da(11)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(12)} -pin  "a:rsci" {da(12)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(13)} -pin  "a:rsci" {da(13)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(14)} -pin  "a:rsci" {da(14)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(15)} -pin  "a:rsci" {da(15)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(16)} -pin  "a:rsci" {da(16)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(17)} -pin  "a:rsci" {da(17)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(18)} -pin  "a:rsci" {da(18)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(19)} -pin  "a:rsci" {da(19)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(20)} -pin  "a:rsci" {da(20)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(21)} -pin  "a:rsci" {da(21)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(22)} -pin  "a:rsci" {da(22)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(23)} -pin  "a:rsci" {da(23)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(24)} -pin  "a:rsci" {da(24)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(25)} -pin  "a:rsci" {da(25)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(26)} -pin  "a:rsci" {da(26)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(27)} -pin  "a:rsci" {da(27)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(28)} -pin  "a:rsci" {da(28)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(29)} -pin  "a:rsci" {da(29)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(30)} -pin  "a:rsci" {da(30)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.da(31)} -pin  "a:rsci" {da(31)} -attr vt dc -attr @path {/axi_test/a:rsc.da}
load net {a:rsc.adra(0)} -pin  "a:rsci" {adra(0)} -attr vt dc -attr @path {/axi_test/a:rsc.adra}
load net {a:rsc.adra(1)} -pin  "a:rsci" {adra(1)} -attr vt dc -attr @path {/axi_test/a:rsc.adra}
load net {a:rsc.adra(2)} -pin  "a:rsci" {adra(2)} -attr vt dc -attr @path {/axi_test/a:rsc.adra}
load net {a:rsc.adra(3)} -pin  "a:rsci" {adra(3)} -attr vt dc -attr @path {/axi_test/a:rsc.adra}
load net {a:rsci.adra_d(0)} -pin  "a:rsci" {adra_d(0)} -attr vt dc -attr @path {/axi_test/ADD_LOOP:conc#6.itm}
load net {a:rsci.adra_d(1)} -pin  "a:rsci" {adra_d(1)} -attr vt dc -attr @path {/axi_test/ADD_LOOP:conc#6.itm}
load net {a:rsci.adra_d(2)} -pin  "a:rsci" {adra_d(2)} -attr vt dc -attr @path {/axi_test/ADD_LOOP:conc#6.itm}
load net {a:rsci.adra_d(3)} -pin  "a:rsci" {adra_d(3)} -attr vt dc -attr @path {/axi_test/ADD_LOOP:conc#6.itm}
load net {DC} -pin  "a:rsci" {adra_d(4)} -attr @path {/axi_test/ADD_LOOP:conc#6.itm}
load net {DC} -pin  "a:rsci" {adra_d(5)} -attr @path {/axi_test/ADD_LOOP:conc#6.itm}
load net {DC} -pin  "a:rsci" {adra_d(6)} -attr @path {/axi_test/ADD_LOOP:conc#6.itm}
load net {DC} -pin  "a:rsci" {adra_d(7)} -attr @path {/axi_test/ADD_LOOP:conc#6.itm}
load net {clk} -pin  "a:rsci" {clka} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-579 -attr oid 576 -attr vt dc -attr @path {/axi_test/clk}
load net {PWR} -pin  "a:rsci" {clka_en} -attr @path {/axi_test/1#5}
load net {clk} -pin  "a:rsci" {clkb} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-580 -attr oid 577 -attr vt dc -attr @path {/axi_test/clk}
load net {PWR} -pin  "a:rsci" {clkb_en} -attr @path {/axi_test/1#5}
load net {DC} -pin  "a:rsci" {da_d(0)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(1)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(2)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(3)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(4)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(5)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(6)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(7)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(8)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(9)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(10)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(11)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(12)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(13)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(14)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(15)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(16)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(17)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(18)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(19)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(20)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(21)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(22)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(23)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(24)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(25)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(26)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(27)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(28)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(29)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(30)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(31)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(32)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(33)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(34)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(35)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(36)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(37)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(38)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(39)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(40)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(41)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(42)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(43)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(44)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(45)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(46)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(47)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(48)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(49)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(50)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(51)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(52)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(53)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(54)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(55)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(56)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(57)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(58)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(59)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(60)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(61)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(62)} -attr @path {/axi_test/C<64>=#1}
load net {DC} -pin  "a:rsci" {da_d(63)} -attr @path {/axi_test/C<64>=#1}
load net {a:rsci.qa_d(0)} -pin  "a:rsci" {qa_d(0)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(1)} -pin  "a:rsci" {qa_d(1)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(2)} -pin  "a:rsci" {qa_d(2)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(3)} -pin  "a:rsci" {qa_d(3)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(4)} -pin  "a:rsci" {qa_d(4)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(5)} -pin  "a:rsci" {qa_d(5)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(6)} -pin  "a:rsci" {qa_d(6)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(7)} -pin  "a:rsci" {qa_d(7)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(8)} -pin  "a:rsci" {qa_d(8)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(9)} -pin  "a:rsci" {qa_d(9)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(10)} -pin  "a:rsci" {qa_d(10)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(11)} -pin  "a:rsci" {qa_d(11)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(12)} -pin  "a:rsci" {qa_d(12)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(13)} -pin  "a:rsci" {qa_d(13)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(14)} -pin  "a:rsci" {qa_d(14)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(15)} -pin  "a:rsci" {qa_d(15)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(16)} -pin  "a:rsci" {qa_d(16)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(17)} -pin  "a:rsci" {qa_d(17)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(18)} -pin  "a:rsci" {qa_d(18)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(19)} -pin  "a:rsci" {qa_d(19)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(20)} -pin  "a:rsci" {qa_d(20)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(21)} -pin  "a:rsci" {qa_d(21)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(22)} -pin  "a:rsci" {qa_d(22)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(23)} -pin  "a:rsci" {qa_d(23)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(24)} -pin  "a:rsci" {qa_d(24)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(25)} -pin  "a:rsci" {qa_d(25)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(26)} -pin  "a:rsci" {qa_d(26)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(27)} -pin  "a:rsci" {qa_d(27)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(28)} -pin  "a:rsci" {qa_d(28)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(29)} -pin  "a:rsci" {qa_d(29)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(30)} -pin  "a:rsci" {qa_d(30)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(31)} -pin  "a:rsci" {qa_d(31)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(32)} -pin  "a:rsci" {qa_d(32)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(33)} -pin  "a:rsci" {qa_d(33)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(34)} -pin  "a:rsci" {qa_d(34)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(35)} -pin  "a:rsci" {qa_d(35)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(36)} -pin  "a:rsci" {qa_d(36)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(37)} -pin  "a:rsci" {qa_d(37)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(38)} -pin  "a:rsci" {qa_d(38)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(39)} -pin  "a:rsci" {qa_d(39)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(40)} -pin  "a:rsci" {qa_d(40)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(41)} -pin  "a:rsci" {qa_d(41)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(42)} -pin  "a:rsci" {qa_d(42)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(43)} -pin  "a:rsci" {qa_d(43)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(44)} -pin  "a:rsci" {qa_d(44)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(45)} -pin  "a:rsci" {qa_d(45)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(46)} -pin  "a:rsci" {qa_d(46)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(47)} -pin  "a:rsci" {qa_d(47)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(48)} -pin  "a:rsci" {qa_d(48)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(49)} -pin  "a:rsci" {qa_d(49)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(50)} -pin  "a:rsci" {qa_d(50)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(51)} -pin  "a:rsci" {qa_d(51)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(52)} -pin  "a:rsci" {qa_d(52)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(53)} -pin  "a:rsci" {qa_d(53)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(54)} -pin  "a:rsci" {qa_d(54)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(55)} -pin  "a:rsci" {qa_d(55)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(56)} -pin  "a:rsci" {qa_d(56)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(57)} -pin  "a:rsci" {qa_d(57)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(58)} -pin  "a:rsci" {qa_d(58)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(59)} -pin  "a:rsci" {qa_d(59)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(60)} -pin  "a:rsci" {qa_d(60)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(61)} -pin  "a:rsci" {qa_d(61)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(62)} -pin  "a:rsci" {qa_d(62)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(63)} -pin  "a:rsci" {qa_d(63)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {GND} -pin  "a:rsci" {wea_d(0)} -attr @path {/axi_test/0#45}
load net {GND} -pin  "a:rsci" {wea_d(1)} -attr @path {/axi_test/0#45}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "a:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/axi_test/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "a:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/axi_test/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {GND} -pin  "a:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr @path {/axi_test/0#45}
load net {GND} -pin  "a:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr @path {/axi_test/0#45}
load inst "axi_test:core:inst" "axi_test:core" "orig" -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-581 -attr oid 578 -attr vt dc -attr @path {/axi_test/axi_test:core:inst} -attr area 132.018000 -attr delay 1.503654 -attr hier "/axi_test/axi_test:core"
load net {clk} -pin  "axi_test:core:inst" {clk} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-582 -attr oid 579 -attr vt dc -attr @path {/axi_test/clk}
load net {rst} -pin  "axi_test:core:inst" {rst} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-583 -attr oid 580 -attr vt dc -attr @path {/axi_test/rst}
load net {run:rsc.rdy} -pin  "axi_test:core:inst" {run:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-584 -attr oid 581 -attr vt dc -attr @path {/axi_test/run:rsc.rdy}
load net {run:rsc.vld} -pin  "axi_test:core:inst" {run:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-585 -attr oid 582 -attr vt dc -attr @path {/axi_test/run:rsc.vld}
load net {a:rsc.triosy.lz} -pin  "axi_test:core:inst" {a:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-586 -attr oid 583 -attr vt dc -attr @path {/axi_test/a:rsc.triosy.lz}
load net {arrsum:rsc.dat(0)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(0)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(1)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(1)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(2)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(2)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(3)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(3)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(4)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(4)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(5)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(5)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(6)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(6)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(7)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(7)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(8)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(8)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(9)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(9)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(10)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(10)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(11)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(11)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(12)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(12)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(13)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(13)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(14)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(14)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(15)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(15)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(16)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(16)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(17)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(17)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(18)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(18)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(19)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(19)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(20)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(20)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(21)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(21)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(22)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(22)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(23)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(23)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(24)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(24)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(25)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(25)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(26)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(26)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(27)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(27)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(28)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(28)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(29)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(29)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(30)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(30)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.dat(31)} -pin  "axi_test:core:inst" {arrsum:rsc.dat(31)} -attr vt dc -attr @path {/axi_test/arrsum:rsc.dat}
load net {arrsum:rsc.triosy.lz} -pin  "axi_test:core:inst" {arrsum:rsc.triosy.lz} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-587 -attr oid 584 -attr vt dc -attr @path {/axi_test/arrsum:rsc.triosy.lz}
load net {complete:rsc.rdy} -pin  "axi_test:core:inst" {complete:rsc.rdy} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-588 -attr oid 585 -attr vt dc -attr @path {/axi_test/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "axi_test:core:inst" {complete:rsc.vld} -attr xrf 99ecb726-5e80-4d56-982f-5e2bc3a50fbc-589 -attr oid 586 -attr vt dc -attr @path {/axi_test/complete:rsc.vld}
load net {a:rsci.adra_d(0)} -pin  "axi_test:core:inst" {a:rsci.adra_d(0)} -attr vt dc -attr @path {/axi_test/a:rsci.adra_d}
load net {a:rsci.adra_d(1)} -pin  "axi_test:core:inst" {a:rsci.adra_d(1)} -attr vt dc -attr @path {/axi_test/a:rsci.adra_d}
load net {a:rsci.adra_d(2)} -pin  "axi_test:core:inst" {a:rsci.adra_d(2)} -attr vt dc -attr @path {/axi_test/a:rsci.adra_d}
load net {a:rsci.adra_d(3)} -pin  "axi_test:core:inst" {a:rsci.adra_d(3)} -attr vt dc -attr @path {/axi_test/a:rsci.adra_d}
load net {a:rsci.qa_d(0)} -pin  "axi_test:core:inst" {a:rsci.qa_d(0)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(1)} -pin  "axi_test:core:inst" {a:rsci.qa_d(1)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(2)} -pin  "axi_test:core:inst" {a:rsci.qa_d(2)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(3)} -pin  "axi_test:core:inst" {a:rsci.qa_d(3)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(4)} -pin  "axi_test:core:inst" {a:rsci.qa_d(4)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(5)} -pin  "axi_test:core:inst" {a:rsci.qa_d(5)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(6)} -pin  "axi_test:core:inst" {a:rsci.qa_d(6)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(7)} -pin  "axi_test:core:inst" {a:rsci.qa_d(7)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(8)} -pin  "axi_test:core:inst" {a:rsci.qa_d(8)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(9)} -pin  "axi_test:core:inst" {a:rsci.qa_d(9)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(10)} -pin  "axi_test:core:inst" {a:rsci.qa_d(10)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(11)} -pin  "axi_test:core:inst" {a:rsci.qa_d(11)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(12)} -pin  "axi_test:core:inst" {a:rsci.qa_d(12)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(13)} -pin  "axi_test:core:inst" {a:rsci.qa_d(13)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(14)} -pin  "axi_test:core:inst" {a:rsci.qa_d(14)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(15)} -pin  "axi_test:core:inst" {a:rsci.qa_d(15)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(16)} -pin  "axi_test:core:inst" {a:rsci.qa_d(16)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(17)} -pin  "axi_test:core:inst" {a:rsci.qa_d(17)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(18)} -pin  "axi_test:core:inst" {a:rsci.qa_d(18)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(19)} -pin  "axi_test:core:inst" {a:rsci.qa_d(19)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(20)} -pin  "axi_test:core:inst" {a:rsci.qa_d(20)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(21)} -pin  "axi_test:core:inst" {a:rsci.qa_d(21)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(22)} -pin  "axi_test:core:inst" {a:rsci.qa_d(22)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(23)} -pin  "axi_test:core:inst" {a:rsci.qa_d(23)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(24)} -pin  "axi_test:core:inst" {a:rsci.qa_d(24)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(25)} -pin  "axi_test:core:inst" {a:rsci.qa_d(25)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(26)} -pin  "axi_test:core:inst" {a:rsci.qa_d(26)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(27)} -pin  "axi_test:core:inst" {a:rsci.qa_d(27)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(28)} -pin  "axi_test:core:inst" {a:rsci.qa_d(28)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(29)} -pin  "axi_test:core:inst" {a:rsci.qa_d(29)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(30)} -pin  "axi_test:core:inst" {a:rsci.qa_d(30)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(31)} -pin  "axi_test:core:inst" {a:rsci.qa_d(31)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(32)} -pin  "axi_test:core:inst" {a:rsci.qa_d(32)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(33)} -pin  "axi_test:core:inst" {a:rsci.qa_d(33)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(34)} -pin  "axi_test:core:inst" {a:rsci.qa_d(34)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(35)} -pin  "axi_test:core:inst" {a:rsci.qa_d(35)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(36)} -pin  "axi_test:core:inst" {a:rsci.qa_d(36)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(37)} -pin  "axi_test:core:inst" {a:rsci.qa_d(37)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(38)} -pin  "axi_test:core:inst" {a:rsci.qa_d(38)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(39)} -pin  "axi_test:core:inst" {a:rsci.qa_d(39)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(40)} -pin  "axi_test:core:inst" {a:rsci.qa_d(40)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(41)} -pin  "axi_test:core:inst" {a:rsci.qa_d(41)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(42)} -pin  "axi_test:core:inst" {a:rsci.qa_d(42)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(43)} -pin  "axi_test:core:inst" {a:rsci.qa_d(43)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(44)} -pin  "axi_test:core:inst" {a:rsci.qa_d(44)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(45)} -pin  "axi_test:core:inst" {a:rsci.qa_d(45)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(46)} -pin  "axi_test:core:inst" {a:rsci.qa_d(46)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(47)} -pin  "axi_test:core:inst" {a:rsci.qa_d(47)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(48)} -pin  "axi_test:core:inst" {a:rsci.qa_d(48)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(49)} -pin  "axi_test:core:inst" {a:rsci.qa_d(49)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(50)} -pin  "axi_test:core:inst" {a:rsci.qa_d(50)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(51)} -pin  "axi_test:core:inst" {a:rsci.qa_d(51)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(52)} -pin  "axi_test:core:inst" {a:rsci.qa_d(52)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(53)} -pin  "axi_test:core:inst" {a:rsci.qa_d(53)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(54)} -pin  "axi_test:core:inst" {a:rsci.qa_d(54)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(55)} -pin  "axi_test:core:inst" {a:rsci.qa_d(55)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(56)} -pin  "axi_test:core:inst" {a:rsci.qa_d(56)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(57)} -pin  "axi_test:core:inst" {a:rsci.qa_d(57)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(58)} -pin  "axi_test:core:inst" {a:rsci.qa_d(58)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(59)} -pin  "axi_test:core:inst" {a:rsci.qa_d(59)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(60)} -pin  "axi_test:core:inst" {a:rsci.qa_d(60)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(61)} -pin  "axi_test:core:inst" {a:rsci.qa_d(61)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(62)} -pin  "axi_test:core:inst" {a:rsci.qa_d(62)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.qa_d(63)} -pin  "axi_test:core:inst" {a:rsci.qa_d(63)} -attr vt dc -attr @path {/axi_test/a:rsci.qa_d}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "axi_test:core:inst" {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/axi_test/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "axi_test:core:inst" {a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/axi_test/a:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
### END MODULE 

