Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_integration_tb_behav xil_defaultlib.processor_integration_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/shiftbyte.v:29]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/shiftbyte.v:31]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/shiftbyte.v:34]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/shiftbyte.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.midi_input_default
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.shiftbyte
Compiling module xil_defaultlib.LIFO
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.natalius_processor
Compiling module xil_defaultlib.processor_synth_interface
Compiling module xil_defaultlib.midi_to_freq
Compiling module xil_defaultlib.sqr_wav_gen
Compiling module xil_defaultlib.sin_wav_gen
Compiling module xil_defaultlib.saw_wav_gen
Compiling module xil_defaultlib.tri_wav_gen
Compiling module xil_defaultlib.wav_selector
Compiling module xil_defaultlib.adsr_envelope
Compiling module xil_defaultlib.synth
Compiling module xil_defaultlib.pwm_audio
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.processor_integration_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_integration_tb_behav
