// Seed: 201091335
module module_0 (
    input wire  id_0,
    input uwire id_1,
    input tri   id_2,
    input wor   id_3
);
  always foreach (id_5) $display(-1);
  wire id_6;
  always id_5 = id_6;
  assign module_1.type_27 = 0;
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  tri   id_4,
    output tri0  id_5,
    output tri   id_6,
    output wand  id_7,
    output tri   id_8,
    input  tri0  id_9,
    input  tri   id_10,
    output wor   id_11,
    input  logic id_12,
    output wand  id_13
);
  assign id_11 = 1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_1,
      id_9
  );
  supply1 id_15;
  assign id_13 = (id_10);
  wire id_16, id_17, id_18;
  id_19(
      id_15 == id_4
  );
  wire id_20, id_21, id_22, id_23;
  initial if (-1'b0) id_19 <= id_12;
  wire id_24;
  wire id_25 = -1;
endmodule
