{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718629576648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718629576659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 06:06:16 2024 " "Processing started: Mon Jun 17 06:06:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718629576659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629576659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629576659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718629578101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718629578101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/lfsr_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/lfsr_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_Controller " "Found entity 1: LFSR_Controller" {  } { { "Task 3/LFSR_Controller.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/LFSR_Controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629586681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629586681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH determine_valid_message.sv(23) " "Verilog HDL Declaration information at determine_valid_message.sv(23): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718629586683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/determine_valid_message.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/determine_valid_message.sv" { { "Info" "ISGN_ENTITY_NAME" "1 determine_valid_message " "Found entity 1: determine_valid_message" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629586683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629586683 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decryptor_fsm.sv(77) " "Verilog HDL information at decryptor_fsm.sv(77): always construct contains both blocking and non-blocking assignments" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718629586685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE decryptor_fsm.sv(42) " "Verilog HDL Declaration information at decryptor_fsm.sv(42): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718629586685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/decryptor_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/decryptor_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryptor_fsm " "Found entity 1: decryptor_fsm" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629586685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629586685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_memory-SYN " "Found design unit 1: s_memory-SYN" {  } { { "s_memory.vhd" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/s_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587023 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.vhd" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/s_memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587023 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(227) " "Verilog HDL Module Instantiation warning at ksa.sv(227): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 227 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718629587025 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(268) " "Verilog HDL Module Instantiation warning at ksa.sv(268): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 268 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718629587025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ksa.sv(8) " "Verilog HDL Declaration information at ksa.sv(8): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718629587025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587026 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Task1/rc4.sv " "Can't analyze file -- file Task1/rc4.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718629587028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_data_memory " "Found entity 1: encrypted_data_memory" {  } { { "encrypted_data_memory.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/encrypted_data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE read_rom_mem.sv(13) " "Verilog HDL Declaration information at read_rom_mem.sv(13): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718629587031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/read_rom_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/read_rom_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_rom_mem " "Found entity 1: read_rom_mem" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET time_machine.sv(15) " "Verilog HDL Declaration information at time_machine.sv(15): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718629587033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_s_i_i START_S_I_I time_machine.sv(31) " "Verilog HDL Declaration information at time_machine.sv(31): object \"start_s_i_i\" differs only in case from object \"START_S_I_I\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718629587033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_shuffle START_SHUFFLE time_machine.sv(32) " "Verilog HDL Declaration information at time_machine.sv(32): object \"start_shuffle\" differs only in case from object \"START_SHUFFLE\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718629587033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_machine " "Found entity 1: time_machine" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET decryption_core.sv(12) " "Verilog HDL Declaration information at decryption_core.sv(12): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718629587035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_S_I_I start_s_i_i decryption_core.sv(45) " "Verilog HDL Declaration information at decryption_core.sv(45): object \"START_S_I_I\" differs only in case from object \"start_s_i_i\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718629587035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_SHUFFLE start_shuffle decryption_core.sv(47) " "Verilog HDL Declaration information at decryption_core.sv(47): object \"START_SHUFFLE\" differs only in case from object \"start_shuffle\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718629587035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/decryption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/decryption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryption_core " "Found entity 1: decryption_core" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/de_data_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/de_data_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de_data_writer " "Found entity 1: de_data_writer" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_data_memory " "Found entity 1: decrypted_data_memory" {  } { { "decrypted_data_memory.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/decrypted_data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/parallel_cores.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/parallel_cores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_cores " "Found entity 1: parallel_cores" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/hex_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/hex_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_Control " "Found entity 1: HEX_Control" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/parallel_cores_beta.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/parallel_cores_beta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_cores_beta " "Found entity 1: parallel_cores_beta" {  } { { "Task4/parallel_cores_beta.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/parallel_cores_beta.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/lfsr_controller_bonus.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/lfsr_controller_bonus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_Controller_Bonus " "Found entity 1: LFSR_Controller_Bonus" {  } { { "Task4/LFSR_Controller_Bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/LFSR_Controller_Bonus.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587045 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa_bonus.sv(180) " "Verilog HDL Module Instantiation warning at ksa_bonus.sv(180): ignored dangling comma in List of Port Connections" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 180 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718629587046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ksa_bonus.sv(8) " "Verilog HDL Declaration information at ksa_bonus.sv(8): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718629587046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/ksa_bonus.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/ksa_bonus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa_bonus " "Found entity 1: ksa_bonus" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718629587082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(45) " "Verilog HDL assignment warning at ksa.sv(45): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587083 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(49) " "Verilog HDL assignment warning at ksa.sv(49): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587083 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(51) " "Verilog HDL assignment warning at ksa.sv(51): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587083 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(54) " "Verilog HDL assignment warning at ksa.sv(54): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587083 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(55) " "Verilog HDL assignment warning at ksa.sv(55): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587083 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(58) " "Verilog HDL assignment warning at ksa.sv(58): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587083 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(59) " "Verilog HDL assignment warning at ksa.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587083 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(61) " "Verilog HDL assignment warning at ksa.sv(61): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587084 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(63) " "Verilog HDL assignment warning at ksa.sv(63): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587084 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(64) " "Verilog HDL assignment warning at ksa.sv(64): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587084 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(68) " "Verilog HDL assignment warning at ksa.sv(68): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587084 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(69) " "Verilog HDL assignment warning at ksa.sv(69): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587084 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(70) " "Verilog HDL assignment warning at ksa.sv(70): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587084 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(72) " "Verilog HDL assignment warning at ksa.sv(72): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587084 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(75) " "Verilog HDL assignment warning at ksa.sv(75): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587084 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(76) " "Verilog HDL assignment warning at ksa.sv(76): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587084 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(78) " "Verilog HDL assignment warning at ksa.sv(78): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587084 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa.sv(80) " "Verilog HDL assignment warning at ksa.sv(80): truncated value with size 32 to match size of target (6)" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587084 "|ksa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_Control HEX_Control:Hex_Control_inst " "Elaborating entity \"HEX_Control\" for hierarchy \"HEX_Control:Hex_Control_inst\"" {  } { { "ksa.sv" "Hex_Control_inst" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(37) " "Verilog HDL assignment warning at HEX_Control.sv(37): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587119 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(38) " "Verilog HDL assignment warning at HEX_Control.sv(38): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587119 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(39) " "Verilog HDL assignment warning at HEX_Control.sv(39): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587119 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(40) " "Verilog HDL assignment warning at HEX_Control.sv(40): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587119 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(41) " "Verilog HDL assignment warning at HEX_Control.sv(41): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587119 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 HEX_Control.sv(42) " "Verilog HDL assignment warning at HEX_Control.sv(42): truncated value with size 8 to match size of target (7)" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629587120 "|ksa|HEX_Control:Hex_Control_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplaydecoder.v 1 1 " "Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "sevensegmentdisplaydecoder.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/sevensegmentdisplaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587149 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718629587149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder HEX_Control:Hex_Control_inst\|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"HEX_Control:Hex_Control_inst\|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "Task 3/HEX_Control.sv" "SevenSegmentDisplayDecoder_inst0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587150 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718629587184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\"" {  } { { "Task 3/HEX_Control.sv" "Gen_100Hz_clk" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_Controller LFSR_Controller:key_generator " "Elaborating entity \"LFSR_Controller\" for hierarchy \"LFSR_Controller:key_generator\"" {  } { { "ksa.sv" "key_generator" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_memory s_memory:s_memory_controller " "Elaborating entity \"s_memory\" for hierarchy \"s_memory:s_memory_controller\"" {  } { { "ksa.sv" "s_memory_controller" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram s_memory:s_memory_controller\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"s_memory:s_memory_controller\|altsyncram:altsyncram_component\"" {  } { { "s_memory.vhd" "altsyncram_component" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/s_memory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_memory:s_memory_controller\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"s_memory:s_memory_controller\|altsyncram:altsyncram_component\"" {  } { { "s_memory.vhd" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/s_memory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_memory:s_memory_controller\|altsyncram:altsyncram_component " "Instantiated megafunction \"s_memory:s_memory_controller\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587283 ""}  } { { "s_memory.vhd" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/s_memory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718629587283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5b4 " "Found entity 1: altsyncram_m5b4" {  } { { "db/altsyncram_m5b4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m5b4 s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated " "Elaborating entity \"altsyncram_m5b4\" for hierarchy \"s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kq83.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kq83.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kq83 " "Found entity 1: altsyncram_kq83" {  } { { "db/altsyncram_kq83.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_kq83.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kq83 s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|altsyncram_kq83:altsyncram1 " "Elaborating entity \"altsyncram_kq83\" for hierarchy \"s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|altsyncram_kq83:altsyncram1\"" {  } { { "db/altsyncram_m5b4.tdf" "altsyncram1" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m5b4.tdf" "mgl_prim2" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m5b4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587505 ""}  } { { "db/altsyncram_m5b4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718629587505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"s_memory:s_memory_controller\|altsyncram:altsyncram_component\|altsyncram_m5b4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encrypted_data_memory encrypted_data_memory:rom_memory " "Elaborating entity \"encrypted_data_memory\" for hierarchy \"encrypted_data_memory:rom_memory\"" {  } { { "ksa.sv" "rom_memory" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "encrypted_data_memory.v" "altsyncram_component" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/encrypted_data_memory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "encrypted_data_memory.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/encrypted_data_memory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./secret_messages/msg_7_for_task3/message.mif " "Parameter \"init_file\" = \"./secret_messages/msg_7_for_task3/message.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629587941 ""}  } { { "encrypted_data_memory.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/encrypted_data_memory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718629587941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6gu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6gu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6gu1 " "Found entity 1: altsyncram_6gu1" {  } { { "db/altsyncram_6gu1.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_6gu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629587981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629587981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6gu1 encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_6gu1:auto_generated " "Elaborating entity \"altsyncram_6gu1\" for hierarchy \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_6gu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629587981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j503.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j503.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j503 " "Found entity 1: altsyncram_j503" {  } { { "db/altsyncram_j503.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_j503.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629588029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629588029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j503 encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_6gu1:auto_generated\|altsyncram_j503:altsyncram1 " "Elaborating entity \"altsyncram_j503\" for hierarchy \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_6gu1:auto_generated\|altsyncram_j503:altsyncram1\"" {  } { { "db/altsyncram_6gu1.tdf" "altsyncram1" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_6gu1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_6gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_6gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6gu1.tdf" "mgl_prim2" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_6gu1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_6gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_6gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6gu1.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_6gu1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_6gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"encrypted_data_memory:rom_memory\|altsyncram:altsyncram_component\|altsyncram_6gu1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1140850688 " "Parameter \"NODE_NAME\" = \"1140850688\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588063 ""}  } { { "db/altsyncram_6gu1.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_6gu1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718629588063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_rom_mem read_rom_mem:rom_d " "Elaborating entity \"read_rom_mem\" for hierarchy \"read_rom_mem:rom_d\"" {  } { { "ksa.sv" "rom_d" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 read_rom_mem.sv(31) " "Verilog HDL assignment warning at read_rom_mem.sv(31): truncated value with size 9 to match size of target (8)" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588069 "|ksa|read_rom_mem:rom_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 read_rom_mem.sv(61) " "Verilog HDL assignment warning at read_rom_mem.sv(61): truncated value with size 32 to match size of target (9)" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588069 "|ksa|read_rom_mem:rom_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decryption_core decryption_core:decryption_core1 " "Elaborating entity \"decryption_core\" for hierarchy \"decryption_core:decryption_core1\"" {  } { { "ksa.sv" "decryption_core1" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_machine decryption_core:decryption_core1\|time_machine:time_controller " "Elaborating entity \"time_machine\" for hierarchy \"decryption_core:decryption_core1\|time_machine:time_controller\"" {  } { { "Task 3/decryption_core.sv" "time_controller" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588381 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "start_sec_shuffle time_machine.sv(33) " "Output port \"start_sec_shuffle\" at time_machine.sv(33) has no driver" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718629588383 "|ksa|decryption_core:decryption_core1|time_machine:time_controller"}
{ "Warning" "WSGN_SEARCH_FILE" "task1/populate_s_mem_by_index.sv 1 1 " "Using design file task1/populate_s_mem_by_index.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 populate_s_mem_by_index " "Found entity 1: populate_s_mem_by_index" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629588409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718629588409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "populate_s_mem_by_index decryption_core:decryption_core1\|populate_s_mem_by_index:task1 " "Elaborating entity \"populate_s_mem_by_index\" for hierarchy \"decryption_core:decryption_core1\|populate_s_mem_by_index:task1\"" {  } { { "Task 3/decryption_core.sv" "task1" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(34) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588411 "|ksa|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(39) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(39): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588411 "|ksa|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(40) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588411 "|ksa|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(43) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(43): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588411 "|ksa|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(47) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(47): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588412 "|ksa|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(49) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(49): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588412 "|ksa|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(52) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(52): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588412 "|ksa|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(55) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(55): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588412 "|ksa|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(58) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588412 "|ksa|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 populate_s_mem_by_index.sv(60) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588412 "|ksa|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 populate_s_mem_by_index.sv(79) " "Verilog HDL assignment warning at populate_s_mem_by_index.sv(79): truncated value with size 32 to match size of target (9)" {  } { { "populate_s_mem_by_index.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588413 "|ksa|decryption_core:decryption_core1|populate_s_mem_by_index:task1"}
{ "Warning" "WSGN_SEARCH_FILE" "task2/shuffle_fsm.sv 1 1 " "Using design file task2/shuffle_fsm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle_fsm " "Found entity 1: shuffle_fsm" {  } { { "shuffle_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629588438 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718629588438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shuffle_fsm decryption_core:decryption_core1\|shuffle_fsm:shuffle_control " "Elaborating entity \"shuffle_fsm\" for hierarchy \"decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\"" {  } { { "Task 3/decryption_core.sv" "shuffle_control" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shuffle_fsm.sv(81) " "Verilog HDL assignment warning at shuffle_fsm.sv(81): truncated value with size 32 to match size of target (8)" {  } { { "shuffle_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588439 "|ksa|decryption_core:decryption_core1|shuffle_fsm:shuffle_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shuffle_fsm.sv(89) " "Verilog HDL assignment warning at shuffle_fsm.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "shuffle_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588440 "|ksa|decryption_core:decryption_core1|shuffle_fsm:shuffle_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_rom_mem decryption_core:decryption_core1\|read_rom_mem:s_data_reader " "Elaborating entity \"read_rom_mem\" for hierarchy \"decryption_core:decryption_core1\|read_rom_mem:s_data_reader\"" {  } { { "Task 3/decryption_core.sv" "s_data_reader" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 read_rom_mem.sv(31) " "Verilog HDL assignment warning at read_rom_mem.sv(31): truncated value with size 9 to match size of target (8)" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588453 "|ksa|decryption_core:decryption_core1|read_rom_mem:s_data_reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 read_rom_mem.sv(61) " "Verilog HDL assignment warning at read_rom_mem.sv(61): truncated value with size 32 to match size of target (9)" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588453 "|ksa|decryption_core:decryption_core1|read_rom_mem:s_data_reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decryptor_fsm decryption_core:decryption_core1\|decryptor_fsm:decryptor_1 " "Elaborating entity \"decryptor_fsm\" for hierarchy \"decryption_core:decryption_core1\|decryptor_fsm:decryptor_1\"" {  } { { "Task 3/decryption_core.sv" "decryptor_1" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decryptor_fsm.sv(139) " "Verilog HDL assignment warning at decryptor_fsm.sv(139): truncated value with size 32 to match size of target (8)" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588465 "|ksa|decryption_core:decryption_core1|decryptor_fsm:decryptor_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 decryptor_fsm.sv(161) " "Verilog HDL assignment warning at decryptor_fsm.sv(161): truncated value with size 9 to match size of target (8)" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588466 "|ksa|decryption_core:decryption_core1|decryptor_fsm:decryptor_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determine_valid_message determine_valid_message:validator " "Elaborating entity \"determine_valid_message\" for hierarchy \"determine_valid_message:validator\"" {  } { { "ksa.sv" "validator" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_data determine_valid_message.sv(32) " "Verilog HDL or VHDL warning at determine_valid_message.sv(32): object \"out_data\" assigned a value but never read" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718629588530 "|ksa|determine_valid_message:validator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 determine_valid_message.sv(69) " "Verilog HDL assignment warning at determine_valid_message.sv(69): truncated value with size 32 to match size of target (5)" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588531 "|ksa|determine_valid_message:validator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_data_writer de_data_writer:de_writer " "Elaborating entity \"de_data_writer\" for hierarchy \"de_data_writer:de_writer\"" {  } { { "ksa.sv" "de_writer" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(35) " "Verilog HDL assignment warning at de_data_writer.sv(35): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588542 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(40) " "Verilog HDL assignment warning at de_data_writer.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588542 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(41) " "Verilog HDL assignment warning at de_data_writer.sv(41): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588542 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(44) " "Verilog HDL assignment warning at de_data_writer.sv(44): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588542 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(47) " "Verilog HDL assignment warning at de_data_writer.sv(47): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588542 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(48) " "Verilog HDL assignment warning at de_data_writer.sv(48): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588543 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(51) " "Verilog HDL assignment warning at de_data_writer.sv(51): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588543 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(54) " "Verilog HDL assignment warning at de_data_writer.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588543 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(57) " "Verilog HDL assignment warning at de_data_writer.sv(57): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588543 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de_data_writer.sv(59) " "Verilog HDL assignment warning at de_data_writer.sv(59): truncated value with size 32 to match size of target (8)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588543 "|ksa|de_data_writer:de_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 de_data_writer.sv(77) " "Verilog HDL assignment warning at de_data_writer.sv(77): truncated value with size 32 to match size of target (9)" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718629588544 "|ksa|de_data_writer:de_writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrypted_data_memory de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller " "Elaborating entity \"decrypted_data_memory\" for hierarchy \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\"" {  } { { "Task2/de_data_writer.sv" "de_memory_controller" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\"" {  } { { "decrypted_data_memory.v" "altsyncram_component" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/decrypted_data_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\"" {  } { { "decrypted_data_memory.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/decrypted_data_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component " "Instantiated megafunction \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588596 ""}  } { { "decrypted_data_memory.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/decrypted_data_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718629588596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8n22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8n22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8n22 " "Found entity 1: altsyncram_8n22" {  } { { "db/altsyncram_8n22.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629588639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629588639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8n22 de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated " "Elaborating entity \"altsyncram_8n22\" for hierarchy \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22p2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22p2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22p2 " "Found entity 1: altsyncram_22p2" {  } { { "db/altsyncram_22p2.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_22p2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629588691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629588691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22p2 de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|altsyncram_22p2:altsyncram1 " "Elaborating entity \"altsyncram_22p2\" for hierarchy \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|altsyncram_22p2:altsyncram1\"" {  } { { "db/altsyncram_8n22.tdf" "altsyncram1" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8n22.tdf" "mgl_prim2" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8n22.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629588715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"de_data_writer:de_writer\|decrypted_data_memory:de_memory_controller\|altsyncram:altsyncram_component\|altsyncram_8n22:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145372672 " "Parameter \"NODE_NAME\" = \"1145372672\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629588715 ""}  } { { "db/altsyncram_8n22.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_8n22.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718629588715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsh4 " "Found entity 1: altsyncram_bsh4" {  } { { "db/altsyncram_bsh4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_bsh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629590922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629590922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629591175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629591175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629591256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629591256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tai " "Found entity 1: cntr_tai" {  } { { "db/cntr_tai.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_tai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629591370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629591370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629591414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629591414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629591474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629591474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629591560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629591560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629591609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629591609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629591671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629591671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629591714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629591714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hoh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hoh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hoh4 " "Found entity 1: altsyncram_hoh4" {  } { { "db/altsyncram_hoh4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_hoh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629592021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629592021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8i " "Found entity 1: cntr_r8i" {  } { { "db/cntr_r8i.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_r8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629592133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629592133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_roh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_roh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_roh4 " "Found entity 1: altsyncram_roh4" {  } { { "db/altsyncram_roh4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_roh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629592523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629592523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629592651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629592651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629592694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629592694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsh4 " "Found entity 1: altsyncram_dsh4" {  } { { "db/altsyncram_dsh4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_dsh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629593988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629593988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uai " "Found entity 1: cntr_uai" {  } { { "db/cntr_uai.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_uai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629594207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629594207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voh4 " "Found entity 1: altsyncram_voh4" {  } { { "db/altsyncram_voh4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_voh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629594801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629594801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629594942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629594942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629594991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629594991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9sh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9sh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9sh4 " "Found entity 1: altsyncram_9sh4" {  } { { "db/altsyncram_9sh4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_9sh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629596294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629596294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rai " "Found entity 1: cntr_rai" {  } { { "db/cntr_rai.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_rai.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629596497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629596497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ph4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ph4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ph4 " "Found entity 1: altsyncram_3ph4" {  } { { "db/altsyncram_3ph4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_3ph4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629596910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629596910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629597040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629597040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bvh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bvh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bvh4 " "Found entity 1: altsyncram_bvh4" {  } { { "db/altsyncram_bvh4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_bvh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629607177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629607177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mdi " "Found entity 1: cntr_mdi" {  } { { "db/cntr_mdi.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_mdi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629608094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629608094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jlh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jlh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jlh4 " "Found entity 1: altsyncram_jlh4" {  } { { "db/altsyncram_jlh4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_jlh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629608517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629608517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_loh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_loh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_loh4 " "Found entity 1: altsyncram_loh4" {  } { { "db/altsyncram_loh4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_loh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629608893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629608893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t8i " "Found entity 1: cntr_t8i" {  } { { "db/cntr_t8i.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_t8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629609015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629609015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_joh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_joh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_joh4 " "Found entity 1: altsyncram_joh4" {  } { { "db/altsyncram_joh4.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/altsyncram_joh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629609375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629609375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629609505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629609505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629609554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629609554 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "DE_Writer " "Analysis and Synthesis generated SignalTap II or debug node instance \"DE_Writer\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629611468 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "Determine " "Analysis and Synthesis generated SignalTap II or debug node instance \"Determine\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629611470 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "HEXS " "Analysis and Synthesis generated SignalTap II or debug node instance \"HEXS\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629611470 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "ROM_memory " "Analysis and Synthesis generated SignalTap II or debug node instance \"ROM_memory\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629611476 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "Shuffle_mem " "Analysis and Synthesis generated SignalTap II or debug node instance \"Shuffle_mem\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629611478 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "decrypted " "Analysis and Synthesis generated SignalTap II or debug node instance \"decrypted\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629611488 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "ksa " "Analysis and Synthesis generated SignalTap II or debug node instance \"ksa\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629611489 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "s_memory " "Analysis and Synthesis generated SignalTap II or debug node instance \"s_memory\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629611555 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "sec_shuffle_mem " "Analysis and Synthesis generated SignalTap II or debug node instance \"sec_shuffle_mem\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629611555 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "switches " "Analysis and Synthesis generated SignalTap II or debug node instance \"switches\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629611555 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "time_machine " "Analysis and Synthesis generated SignalTap II or debug node instance \"time_machine\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629611556 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718629612157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.17.06:06:55 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl " "2024.06.17.06:06:55 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629615707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629618813 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629619164 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629623577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629623675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629623801 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629623959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629623965 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629623966 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718629624694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld73f98f60/alt_sld_fab.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/ip/sld73f98f60/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629624911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629624911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629625130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629625130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629625143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629625143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629625202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629625202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 622 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629625322 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629625322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629625322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629625410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629625410 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|Mod0\"" {  } { { "shuffle_fsm.sv" "Mod0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629635748 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718629635748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|lpm_divide:Mod0\"" {  } { { "shuffle_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629635800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|lpm_divide:Mod0 " "Instantiated megafunction \"decryption_core:decryption_core1\|shuffle_fsm:shuffle_control\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629635800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629635800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629635800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718629635800 ""}  } { { "shuffle_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/task2/shuffle_fsm.sv" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718629635800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629635843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629635843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629635863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629635863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718629635887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629635887 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718629637268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718629640796 "|ksa|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718629640796 "|ksa|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718629640796 "|ksa|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718629640796 "|ksa|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718629640796 "|ksa|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718629640796 "|ksa|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718629640796 "|ksa|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718629640796 "|ksa|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718629640796 "|ksa|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718629640796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629641204 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[4\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[4\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[4\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[7\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[7\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[7\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[6\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[6\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[6\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[5\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[5\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[5\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[1\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[1\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[1\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[0\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[0\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[0\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[3\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[3\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[3\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[2\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[2\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[2\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[14\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[14\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[14\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[13\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[13\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[13\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[12\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[12\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[12\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[11\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[11\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[11\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[9\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[9\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[9\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[10\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[10\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[10\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[8\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[8\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[8\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[18\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[18\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[18\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[21\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[21\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[21\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[20\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[20\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[20\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[19\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[19\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[19\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[17\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[17\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[17\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[16\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[16\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[16\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[15\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[15\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[15\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[25\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[25\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[25\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[28\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[28\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[28\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[27\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[27\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[27\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[26\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[26\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[26\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[24\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[24\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[24\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[23\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[23\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[23\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[22\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[22\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[22\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[31\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[31\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[31\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[30\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[30\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[30\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[29\]~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|div_clk_count\[29\]~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "div_clk_count\[29\]~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|inclk~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|inclk~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "inclk~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|Reset~buf0 " "Logic cell \"HEX_Control:Hex_Control_inst\|Generate_Arbitrary_Divided_Clk32:Gen_100Hz_clk\|Reset~buf0\"" {  } { { "generate_arbitrary_divided_clk32.v" "Reset~buf0" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/generate_arbitrary_divided_clk32.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629642326 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1718629642326 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629642928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629643605 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "Shuffle_mem 175 " "Successfully connected in-system debug instance \"Shuffle_mem\" to all 175 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718629647896 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "Determine 53 " "Successfully connected in-system debug instance \"Determine\" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718629647910 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "DE_Writer 565 " "Successfully connected in-system debug instance \"DE_Writer\" to all 565 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718629647933 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "s_memory 4129 " "Successfully connected in-system debug instance \"s_memory\" to all 4129 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718629648115 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "time_machine 73 " "Successfully connected in-system debug instance \"time_machine\" to all 73 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718629648132 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "decrypted 545 " "Successfully connected in-system debug instance \"decrypted\" to all 545 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718629648158 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "ROM_memory 545 549 0 0 4 " "Partially connected in-system debug instance \"ROM_memory\" to 545 of its 549 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718629648182 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "sec_shuffle_mem 33 37 0 0 4 " "Partially connected in-system debug instance \"sec_shuffle_mem\" to 33 of its 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718629648197 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "HEXS 117 " "Successfully connected in-system debug instance \"HEXS\" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718629648212 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "ksa 107 " "Successfully connected in-system debug instance \"ksa\" to all 107 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718629648228 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "switches 32 57 0 0 25 " "Partially connected in-system debug instance \"switches\" to 32 of its 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 25 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718629648241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718629649273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718629649273 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "12 " "Ignored 12 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[0\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[3\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_ON " "Ignored Virtual Pin assignment to \"LCD_ON\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[5\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[2\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_EN " "Ignored Virtual Pin assignment to \"LCD_EN\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RW " "Ignored Virtual Pin assignment to \"LCD_RW\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[4\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[7\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RS " "Ignored Virtual Pin assignment to \"LCD_RS\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[1\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[6\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718629652204 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1718629652204 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629653902 "|ksa|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629653902 "|ksa|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629653902 "|ksa|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629653902 "|ksa|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629653902 "|ksa|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629653902 "|ksa|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629653902 "|ksa|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629653902 "|ksa|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718629653902 "|ksa|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718629653902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50784 " "Implemented 50784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718629654020 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718629654020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47669 " "Implemented 47669 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718629654020 ""} { "Info" "ICUT_CUT_TM_RAMS" "3046 " "Implemented 3046 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718629654020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718629654020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5430 " "Peak virtual memory: 5430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718629654193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 06:07:34 2024 " "Processing ended: Mon Jun 17 06:07:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718629654193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718629654193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718629654193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718629654193 ""}
