// Seed: 1124206957
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    output logic id_2,
    input  tri0  id_3,
    output tri0  id_4
);
  always @(1'b0 or posedge id_0) begin : LABEL_0
    id_2 <= 1;
  end
  wire id_6;
  always @(id_0) begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  always @("" - 1) id_2 = 1'b0 + 1;
  assign id_4 = 1;
endmodule
