
*** Running vivado
    with args -log main_PUFART_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_PUFART_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main_PUFART_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jason/Dev/LaserCom/DAC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jason/Dev/LaserCom/ADCCLK'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jason/Dev/LaserCom/PUART'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jason/Dev/LaserCom/PUFART'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jason/Temp/530/Install/Vivado/2018.3/data/ip'.
Command: synth_design -top main_PUFART_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 136871 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1351.973 ; gain = 25.023 ; free physical = 1185 ; free virtual = 3630
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_PUFART_0_0' [/home/jason/Dev/LaserCom/LASERCOM/LASERCOM.srcs/sources_1/bd/main/ip/main_PUFART_0_0/synth/main_PUFART_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PUFART' [/home/jason/Dev/LaserCom/LASERCOM/LASERCOM.srcs/sources_1/bd/main/ipshared/c236/PUFART.v:3]
	Parameter PREWAIT bound to: 20'b00000000000001001011 
	Parameter WAIT bound to: 20'b00000000000001100100 
WARNING: [Synth 8-6090] variable 'interbuffer' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/jason/Dev/LaserCom/LASERCOM/LASERCOM.srcs/sources_1/bd/main/ipshared/c236/PUFART.v:66]
WARNING: [Synth 8-6090] variable 'interbuffer' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/jason/Dev/LaserCom/LASERCOM/LASERCOM.srcs/sources_1/bd/main/ipshared/c236/PUFART.v:67]
INFO: [Synth 8-6155] done synthesizing module 'PUFART' (1#1) [/home/jason/Dev/LaserCom/LASERCOM/LASERCOM.srcs/sources_1/bd/main/ipshared/c236/PUFART.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main_PUFART_0_0' (2#1) [/home/jason/Dev/LaserCom/LASERCOM/LASERCOM.srcs/sources_1/bd/main/ip/main_PUFART_0_0/synth/main_PUFART_0_0.v:57]
WARNING: [Synth 8-3331] design PUFART has unconnected port thresholds[11]
WARNING: [Synth 8-3331] design PUFART has unconnected port thresholds[10]
WARNING: [Synth 8-3331] design PUFART has unconnected port thresholds[9]
WARNING: [Synth 8-3331] design PUFART has unconnected port thresholds[8]
WARNING: [Synth 8-3331] design PUFART has unconnected port thresholds[7]
WARNING: [Synth 8-3331] design PUFART has unconnected port thresholds[6]
WARNING: [Synth 8-3331] design PUFART has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1396.723 ; gain = 69.773 ; free physical = 1095 ; free virtual = 3562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1396.723 ; gain = 69.773 ; free physical = 1079 ; free virtual = 3571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1396.723 ; gain = 69.773 ; free physical = 1079 ; free virtual = 3571
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.746 ; gain = 0.000 ; free physical = 681 ; free virtual = 3190
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.746 ; gain = 0.000 ; free physical = 681 ; free virtual = 3190
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1763.746 ; gain = 2.000 ; free physical = 730 ; free virtual = 3135
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 741 ; free virtual = 3179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 741 ; free virtual = 3179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 741 ; free virtual = 3179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 737 ; free virtual = 3190
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     20 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PUFART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     20 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design main_PUFART_0_0 has unconnected port thresholds[11]
WARNING: [Synth 8-3331] design main_PUFART_0_0 has unconnected port thresholds[10]
WARNING: [Synth 8-3331] design main_PUFART_0_0 has unconnected port thresholds[9]
WARNING: [Synth 8-3331] design main_PUFART_0_0 has unconnected port thresholds[8]
WARNING: [Synth 8-3331] design main_PUFART_0_0 has unconnected port thresholds[7]
WARNING: [Synth 8-3331] design main_PUFART_0_0 has unconnected port thresholds[6]
WARNING: [Synth 8-3331] design main_PUFART_0_0 has unconnected port rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 727 ; free virtual = 3192
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 677 ; free virtual = 3099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 652 ; free virtual = 3082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 624 ; free virtual = 3070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 629 ; free virtual = 3043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 629 ; free virtual = 3043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 629 ; free virtual = 3043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 629 ; free virtual = 3043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 629 ; free virtual = 3044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 629 ; free virtual = 3044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    26|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |    56|
|5     |LUT4   |    32|
|6     |LUT5   |    19|
|7     |LUT6   |    76|
|8     |FDRE   |   121|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   332|
|2     |  inst   |PUFART |   332|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 629 ; free virtual = 3044
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1763.746 ; gain = 69.773 ; free physical = 610 ; free virtual = 3048
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1763.746 ; gain = 436.797 ; free physical = 609 ; free virtual = 3048
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.754 ; gain = 0.000 ; free physical = 554 ; free virtual = 3000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1771.754 ; gain = 444.805 ; free physical = 556 ; free virtual = 3002
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.754 ; gain = 0.000 ; free physical = 556 ; free virtual = 3002
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jason/Dev/LaserCom/LASERCOM/LASERCOM.runs/main_PUFART_0_0_synth_1/main_PUFART_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_PUFART_0_0, cache-ID = bec6b947e44a8e18
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.766 ; gain = 0.000 ; free physical = 527 ; free virtual = 3012
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jason/Dev/LaserCom/LASERCOM/LASERCOM.runs/main_PUFART_0_0_synth_1/main_PUFART_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_PUFART_0_0_utilization_synth.rpt -pb main_PUFART_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 17 12:37:50 2024...
