module top_module(
	input in,
	output reg out);
	
	assign out = in;
	
endmodule
