-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_latency_0_0_0_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_1_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
    data_20_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of dense_latency_0_0_0_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_3D62 : STD_LOGIC_VECTOR (13 downto 0) := "11110101100010";
    constant ap_const_lv14_506 : STD_LOGIC_VECTOR (13 downto 0) := "00010100000110";
    constant ap_const_lv14_20C : STD_LOGIC_VECTOR (13 downto 0) := "00001000001100";
    constant ap_const_lv14_3FF0 : STD_LOGIC_VECTOR (13 downto 0) := "11111111110000";
    constant ap_const_lv14_160C : STD_LOGIC_VECTOR (13 downto 0) := "01011000001100";
    constant ap_const_lv14_1DE4 : STD_LOGIC_VECTOR (13 downto 0) := "01110111100100";
    constant ap_const_lv14_1288 : STD_LOGIC_VECTOR (13 downto 0) := "01001010001000";
    constant ap_const_lv14_3442 : STD_LOGIC_VECTOR (13 downto 0) := "11010001000010";
    constant ap_const_lv14_3E48 : STD_LOGIC_VECTOR (13 downto 0) := "11111001001000";
    constant ap_const_lv14_100 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_const_lv14_3F0 : STD_LOGIC_VECTOR (13 downto 0) := "00001111110000";
    constant ap_const_lv14_2A54 : STD_LOGIC_VECTOR (13 downto 0) := "10101001010100";
    constant ap_const_lv14_3FFE : STD_LOGIC_VECTOR (13 downto 0) := "11111111111110";
    constant ap_const_lv14_E62 : STD_LOGIC_VECTOR (13 downto 0) := "00111001100010";
    constant ap_const_lv14_2EF0 : STD_LOGIC_VECTOR (13 downto 0) := "10111011110000";
    constant ap_const_lv14_1FFE : STD_LOGIC_VECTOR (13 downto 0) := "01111111111110";
    constant ap_const_lv14_29C6 : STD_LOGIC_VECTOR (13 downto 0) := "10100111000110";
    constant ap_const_lv14_3974 : STD_LOGIC_VECTOR (13 downto 0) := "11100101110100";
    constant ap_const_lv14_4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_const_lv14_3D16 : STD_LOGIC_VECTOR (13 downto 0) := "11110100010110";
    constant ap_const_lv14_52E : STD_LOGIC_VECTOR (13 downto 0) := "00010100101110";
    constant ap_const_lv14_2C8 : STD_LOGIC_VECTOR (13 downto 0) := "00001011001000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";

    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_7_V_read_3_reg_850 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_product_1_fu_126_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal mult_0_V_reg_875 : STD_LOGIC_VECTOR (15 downto 0);
    signal mult_0_V_reg_875_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_377_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_reg_883 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1_V_fu_395_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1_V_reg_896 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp15_fu_431_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp15_reg_902 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp15_reg_902_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp23_fu_455_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp23_reg_909 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp33_fu_467_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp33_reg_914 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_fu_491_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_reg_919 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp42_fu_515_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp42_reg_924 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp47_fu_527_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp47_reg_929 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp53_fu_551_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp53_reg_934 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp60_fu_575_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp60_reg_939 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp65_fu_587_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp65_reg_944 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp70_fu_611_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp70_reg_949 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_fu_631_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_reg_954 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2_V_fu_661_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2_V_reg_959 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_5_V_fu_691_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_5_V_reg_964 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp55_fu_702_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp55_reg_969 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_14_V_fu_732_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_14_V_reg_974 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp73_fu_744_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp73_reg_979 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_126_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_134_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_134_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_142_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_142_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_150_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_150_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_158_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_158_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_166_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_166_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_174_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_174_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_182_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_182_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_190_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_190_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_198_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_198_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_206_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_206_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_214_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_214_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_222_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_222_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_230_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_230_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_238_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_238_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_246_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_246_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_254_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_254_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_262_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_262_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_270_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_270_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_278_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_278_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_286_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_286_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_294_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_294_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_302_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_302_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_310_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_310_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_318_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_318_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_326_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_326_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_334_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_334_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_341_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_341_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_348_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_348_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_355_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_355_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_362_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_362_ap_ce : STD_LOGIC;
    signal grp_product_1_fu_369_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_product_1_fu_369_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp6_fu_389_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_fu_383_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_fu_407_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_401_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp18_fu_419_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_fu_425_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp16_fu_413_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp21_fu_443_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp24_fu_449_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_fu_437_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_fu_461_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp37_fu_479_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp38_fu_485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp35_fu_473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp40_fu_503_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_fu_509_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp39_fu_497_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp46_fu_521_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp51_fu_539_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp52_fu_545_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp49_fu_533_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp58_fu_563_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp59_fu_569_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp57_fu_557_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp64_fu_581_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp68_fu_599_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp69_fu_605_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp67_fu_593_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp3_fu_626_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_fu_621_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp28_fu_637_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp27_fu_642_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp32_fu_652_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp31_fu_656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp22_fu_647_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_fu_667_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp45_fu_672_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp48_fu_682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp50_fu_686_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp41_fu_677_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp54_fu_697_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1_V_2_fu_617_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_fu_708_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp62_fu_713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_fu_723_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp71_fu_727_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp63_fu_718_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp72_fu_738_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_750_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_fu_755_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp56_fu_765_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp74_fu_775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_0_V_write_assig_fu_760_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_9_V_fu_770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_17_V_fu_780_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal data_1_V_read_int_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal data_3_V_read_int_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal data_7_V_read_int_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal data_13_V_read_int_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal data_14_V_read_int_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal data_15_V_read_int_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal data_20_V_read_int_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_4_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_5_int_reg : STD_LOGIC_VECTOR (15 downto 0);

    component product_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        a_V : IN STD_LOGIC_VECTOR (13 downto 0);
        w_V : IN STD_LOGIC_VECTOR (13 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_product_1_fu_126 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => ap_const_lv14_0,
        w_V => ap_const_lv14_0,
        ap_return => grp_product_1_fu_126_ap_return,
        ap_ce => grp_product_1_fu_126_ap_ce);

    grp_product_1_fu_134 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_1_V_read_int_reg,
        w_V => ap_const_lv14_0,
        ap_return => grp_product_1_fu_134_ap_return,
        ap_ce => grp_product_1_fu_134_ap_ce);

    grp_product_1_fu_142 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_1_V_read_int_reg,
        w_V => ap_const_lv14_3D62,
        ap_return => grp_product_1_fu_142_ap_return,
        ap_ce => grp_product_1_fu_142_ap_ce);

    grp_product_1_fu_150 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_1_V_read_int_reg,
        w_V => ap_const_lv14_506,
        ap_return => grp_product_1_fu_150_ap_return,
        ap_ce => grp_product_1_fu_150_ap_ce);

    grp_product_1_fu_158 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_1_V_read_int_reg,
        w_V => ap_const_lv14_20C,
        ap_return => grp_product_1_fu_158_ap_return,
        ap_ce => grp_product_1_fu_158_ap_ce);

    grp_product_1_fu_166 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_3_V_read_int_reg,
        w_V => ap_const_lv14_0,
        ap_return => grp_product_1_fu_166_ap_return,
        ap_ce => grp_product_1_fu_166_ap_ce);

    grp_product_1_fu_174 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_3_V_read_int_reg,
        w_V => ap_const_lv14_3FF0,
        ap_return => grp_product_1_fu_174_ap_return,
        ap_ce => grp_product_1_fu_174_ap_ce);

    grp_product_1_fu_182 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_3_V_read_int_reg,
        w_V => ap_const_lv14_160C,
        ap_return => grp_product_1_fu_182_ap_return,
        ap_ce => grp_product_1_fu_182_ap_ce);

    grp_product_1_fu_190 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_3_V_read_int_reg,
        w_V => ap_const_lv14_1DE4,
        ap_return => grp_product_1_fu_190_ap_return,
        ap_ce => grp_product_1_fu_190_ap_ce);

    grp_product_1_fu_198 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_13_V_read_int_reg,
        w_V => ap_const_lv14_0,
        ap_return => grp_product_1_fu_198_ap_return,
        ap_ce => grp_product_1_fu_198_ap_ce);

    grp_product_1_fu_206 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_13_V_read_int_reg,
        w_V => ap_const_lv14_1288,
        ap_return => grp_product_1_fu_206_ap_return,
        ap_ce => grp_product_1_fu_206_ap_ce);

    grp_product_1_fu_214 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_13_V_read_int_reg,
        w_V => ap_const_lv14_3442,
        ap_return => grp_product_1_fu_214_ap_return,
        ap_ce => grp_product_1_fu_214_ap_ce);

    grp_product_1_fu_222 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_13_V_read_int_reg,
        w_V => ap_const_lv14_3E48,
        ap_return => grp_product_1_fu_222_ap_return,
        ap_ce => grp_product_1_fu_222_ap_ce);

    grp_product_1_fu_230 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_14_V_read_int_reg,
        w_V => ap_const_lv14_0,
        ap_return => grp_product_1_fu_230_ap_return,
        ap_ce => grp_product_1_fu_230_ap_ce);

    grp_product_1_fu_238 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_14_V_read_int_reg,
        w_V => ap_const_lv14_100,
        ap_return => grp_product_1_fu_238_ap_return,
        ap_ce => grp_product_1_fu_238_ap_ce);

    grp_product_1_fu_246 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_14_V_read_int_reg,
        w_V => ap_const_lv14_3F0,
        ap_return => grp_product_1_fu_246_ap_return,
        ap_ce => grp_product_1_fu_246_ap_ce);

    grp_product_1_fu_254 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_14_V_read_int_reg,
        w_V => ap_const_lv14_2A54,
        ap_return => grp_product_1_fu_254_ap_return,
        ap_ce => grp_product_1_fu_254_ap_ce);

    grp_product_1_fu_262 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_15_V_read_int_reg,
        w_V => ap_const_lv14_0,
        ap_return => grp_product_1_fu_262_ap_return,
        ap_ce => grp_product_1_fu_262_ap_ce);

    grp_product_1_fu_270 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_15_V_read_int_reg,
        w_V => ap_const_lv14_3FFE,
        ap_return => grp_product_1_fu_270_ap_return,
        ap_ce => grp_product_1_fu_270_ap_ce);

    grp_product_1_fu_278 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_15_V_read_int_reg,
        w_V => ap_const_lv14_E62,
        ap_return => grp_product_1_fu_278_ap_return,
        ap_ce => grp_product_1_fu_278_ap_ce);

    grp_product_1_fu_286 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_15_V_read_int_reg,
        w_V => ap_const_lv14_2EF0,
        ap_return => grp_product_1_fu_286_ap_return,
        ap_ce => grp_product_1_fu_286_ap_ce);

    grp_product_1_fu_294 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_20_V_read_int_reg,
        w_V => ap_const_lv14_0,
        ap_return => grp_product_1_fu_294_ap_return,
        ap_ce => grp_product_1_fu_294_ap_ce);

    grp_product_1_fu_302 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_20_V_read_int_reg,
        w_V => ap_const_lv14_1FFE,
        ap_return => grp_product_1_fu_302_ap_return,
        ap_ce => grp_product_1_fu_302_ap_ce);

    grp_product_1_fu_310 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_20_V_read_int_reg,
        w_V => ap_const_lv14_29C6,
        ap_return => grp_product_1_fu_310_ap_return,
        ap_ce => grp_product_1_fu_310_ap_ce);

    grp_product_1_fu_318 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_20_V_read_int_reg,
        w_V => ap_const_lv14_3974,
        ap_return => grp_product_1_fu_318_ap_return,
        ap_ce => grp_product_1_fu_318_ap_ce);

    grp_product_1_fu_326 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => ap_const_lv14_0,
        w_V => ap_const_lv14_4,
        ap_return => grp_product_1_fu_326_ap_return,
        ap_ce => grp_product_1_fu_326_ap_ce);

    grp_product_1_fu_334 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_7_V_read_3_reg_850,
        w_V => ap_const_lv14_0,
        ap_return => grp_product_1_fu_334_ap_return,
        ap_ce => grp_product_1_fu_334_ap_ce);

    grp_product_1_fu_341 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_7_V_read_3_reg_850,
        w_V => ap_const_lv14_3D16,
        ap_return => grp_product_1_fu_341_ap_return,
        ap_ce => grp_product_1_fu_341_ap_ce);

    grp_product_1_fu_348 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_7_V_read_3_reg_850,
        w_V => ap_const_lv14_52E,
        ap_return => grp_product_1_fu_348_ap_return,
        ap_ce => grp_product_1_fu_348_ap_ce);

    grp_product_1_fu_355 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_7_V_read_3_reg_850,
        w_V => ap_const_lv14_3FFE,
        ap_return => grp_product_1_fu_355_ap_return,
        ap_ce => grp_product_1_fu_355_ap_ce);

    grp_product_1_fu_362 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => data_7_V_read_3_reg_850,
        w_V => ap_const_lv14_2C8,
        ap_return => grp_product_1_fu_362_ap_return,
        ap_ce => grp_product_1_fu_362_ap_ce);

    grp_product_1_fu_369 : component product_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => ap_const_lv14_0,
        w_V => ap_const_lv14_3FFE,
        ap_return => grp_product_1_fu_369_ap_return,
        ap_ce => grp_product_1_fu_369_ap_ce);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                acc_14_V_reg_974 <= acc_14_V_fu_732_p2;
                acc_1_V_reg_896 <= acc_1_V_fu_395_p2;
                acc_2_V_reg_959 <= acc_2_V_fu_661_p2;
                acc_5_V_reg_964 <= acc_5_V_fu_691_p2;
                data_7_V_read_3_reg_850 <= data_7_V_read_int_reg;
                mult_0_V_reg_875 <= grp_product_1_fu_126_ap_return;
                mult_0_V_reg_875_pp0_iter4_reg <= mult_0_V_reg_875;
                tmp15_reg_902 <= tmp15_fu_431_p2;
                tmp15_reg_902_pp0_iter4_reg <= tmp15_reg_902;
                tmp23_reg_909 <= tmp23_fu_455_p2;
                tmp33_reg_914 <= tmp33_fu_467_p2;
                tmp36_reg_919 <= tmp36_fu_491_p2;
                tmp42_reg_924 <= tmp42_fu_515_p2;
                tmp47_reg_929 <= tmp47_fu_527_p2;
                tmp53_reg_934 <= tmp53_fu_551_p2;
                tmp55_reg_969 <= tmp55_fu_702_p2;
                tmp60_reg_939 <= tmp60_fu_575_p2;
                tmp65_reg_944 <= tmp65_fu_587_p2;
                tmp70_reg_949 <= tmp70_fu_611_p2;
                tmp73_reg_979 <= tmp73_fu_744_p2;
                tmp9_reg_954 <= tmp9_fu_631_p2;
                    tmp_33_reg_883(15 downto 1) <= tmp_33_fu_377_p2(15 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= res_0_V_write_assig_fu_760_p2;
                ap_return_1_int_reg <= acc_2_V_reg_959;
                ap_return_2_int_reg <= acc_5_V_reg_964;
                ap_return_3_int_reg <= acc_9_V_fu_770_p2;
                ap_return_4_int_reg <= acc_14_V_reg_974;
                ap_return_5_int_reg <= acc_17_V_fu_780_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                data_13_V_read_int_reg <= data_13_V_read;
                data_14_V_read_int_reg <= data_14_V_read;
                data_15_V_read_int_reg <= data_15_V_read;
                data_1_V_read_int_reg <= data_1_V_read;
                data_20_V_read_int_reg <= data_20_V_read;
                data_3_V_read_int_reg <= data_3_V_read;
                data_7_V_read_int_reg <= data_7_V_read;
            end if;
        end if;
    end process;
    tmp_33_reg_883(0) <= '0';
    acc_14_V_fu_732_p2 <= std_logic_vector(unsigned(tmp71_fu_727_p2) + unsigned(tmp63_fu_718_p2));
    acc_17_V_fu_780_p2 <= std_logic_vector(unsigned(tmp15_reg_902_pp0_iter4_reg) + unsigned(tmp74_fu_775_p2));
    acc_1_V_2_fu_617_p2 <= std_logic_vector(unsigned(acc_1_V_reg_896) + unsigned(mult_0_V_reg_875));
    acc_1_V_fu_395_p2 <= std_logic_vector(unsigned(tmp6_fu_389_p2) + unsigned(tmp4_fu_383_p2));
    acc_2_V_fu_661_p2 <= std_logic_vector(unsigned(tmp31_fu_656_p2) + unsigned(tmp22_fu_647_p2));
    acc_5_V_fu_691_p2 <= std_logic_vector(unsigned(tmp50_fu_686_p2) + unsigned(tmp41_fu_677_p2));
    acc_9_V_fu_770_p2 <= std_logic_vector(unsigned(tmp15_reg_902_pp0_iter4_reg) + unsigned(tmp56_fu_765_p2));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(res_0_V_write_assig_fu_760_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= res_0_V_write_assig_fu_760_p2;
        end if; 
    end process;


    ap_return_1_assign_proc : process(acc_2_V_reg_959, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= acc_2_V_reg_959;
        end if; 
    end process;


    ap_return_2_assign_proc : process(acc_5_V_reg_964, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= acc_5_V_reg_964;
        end if; 
    end process;


    ap_return_3_assign_proc : process(acc_9_V_fu_770_p2, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= acc_9_V_fu_770_p2;
        end if; 
    end process;


    ap_return_4_assign_proc : process(acc_14_V_reg_974, ap_ce_reg, ap_return_4_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_4 <= ap_return_4_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_4 <= acc_14_V_reg_974;
        end if; 
    end process;


    ap_return_5_assign_proc : process(acc_17_V_fu_780_p2, ap_ce_reg, ap_return_5_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_5 <= ap_return_5_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_5 <= acc_17_V_fu_780_p2;
        end if; 
    end process;


    grp_product_1_fu_126_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_126_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_126_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_134_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_134_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_134_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_142_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_142_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_142_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_150_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_150_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_150_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_158_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_158_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_158_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_166_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_166_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_166_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_174_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_174_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_174_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_182_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_182_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_182_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_190_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_190_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_190_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_198_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_198_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_198_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_206_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_206_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_206_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_214_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_214_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_214_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_222_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_222_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_222_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_230_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_230_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_230_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_238_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_238_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_238_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_246_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_246_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_246_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_254_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_254_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_254_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_262_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_262_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_262_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_270_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_270_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_270_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_278_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_278_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_278_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_286_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_286_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_286_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_294_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_294_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_294_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_302_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_302_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_302_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_310_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_310_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_310_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_318_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_318_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_318_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_326_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_326_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_326_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_334_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_334_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_334_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_341_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_341_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_341_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_348_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_348_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_348_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_355_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_355_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_355_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_362_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_362_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_362_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_product_1_fu_369_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_product_1_fu_369_ap_ce <= ap_const_logic_1;
        else 
            grp_product_1_fu_369_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    res_0_V_write_assig_fu_760_p2 <= std_logic_vector(unsigned(tmp15_reg_902_pp0_iter4_reg) + unsigned(tmp8_fu_755_p2));
    tmp13_fu_401_p2 <= std_logic_vector(unsigned(grp_product_1_fu_198_ap_return) + unsigned(grp_product_1_fu_230_ap_return));
    tmp14_fu_407_p2 <= std_logic_vector(unsigned(grp_product_1_fu_262_ap_return) + unsigned(grp_product_1_fu_126_ap_return));
    tmp15_fu_431_p2 <= std_logic_vector(unsigned(tmp19_fu_425_p2) + unsigned(tmp16_fu_413_p2));
    tmp16_fu_413_p2 <= std_logic_vector(unsigned(tmp14_fu_407_p2) + unsigned(tmp13_fu_401_p2));
    tmp18_fu_419_p2 <= std_logic_vector(unsigned(grp_product_1_fu_126_ap_return) + unsigned(grp_product_1_fu_294_ap_return));
    tmp19_fu_425_p2 <= std_logic_vector(unsigned(tmp18_fu_419_p2) + unsigned(tmp_33_fu_377_p2));
    tmp20_fu_437_p2 <= std_logic_vector(unsigned(grp_product_1_fu_126_ap_return) + unsigned(grp_product_1_fu_142_ap_return));
    tmp21_fu_443_p2 <= std_logic_vector(unsigned(grp_product_1_fu_174_ap_return) + unsigned(grp_product_1_fu_126_ap_return));
    tmp22_fu_647_p2 <= std_logic_vector(unsigned(tmp27_fu_642_p2) + unsigned(tmp23_reg_909));
    tmp23_fu_455_p2 <= std_logic_vector(unsigned(tmp24_fu_449_p2) + unsigned(tmp20_fu_437_p2));
    tmp24_fu_449_p2 <= std_logic_vector(unsigned(tmp21_fu_443_p2) + unsigned(grp_product_1_fu_126_ap_return));
    tmp27_fu_642_p2 <= std_logic_vector(unsigned(tmp28_fu_637_p2) + unsigned(tmp_33_reg_883));
    tmp28_fu_637_p2 <= std_logic_vector(unsigned(tmp_33_reg_883) + unsigned(grp_product_1_fu_341_ap_return));
    tmp2_fu_621_p2 <= std_logic_vector(unsigned(acc_1_V_reg_896) + unsigned(grp_product_1_fu_326_ap_return));
    tmp30_fu_461_p2 <= std_logic_vector(unsigned(grp_product_1_fu_206_ap_return) + unsigned(grp_product_1_fu_238_ap_return));
    tmp31_fu_656_p2 <= std_logic_vector(unsigned(tmp36_reg_919) + unsigned(tmp32_fu_652_p2));
    tmp32_fu_652_p2 <= std_logic_vector(unsigned(tmp33_reg_914) + unsigned(tmp_33_reg_883));
    tmp33_fu_467_p2 <= std_logic_vector(unsigned(tmp30_fu_461_p2) + unsigned(grp_product_1_fu_126_ap_return));
    tmp35_fu_473_p2 <= std_logic_vector(unsigned(tmp_33_fu_377_p2) + unsigned(grp_product_1_fu_270_ap_return));
    tmp36_fu_491_p2 <= std_logic_vector(unsigned(tmp38_fu_485_p2) + unsigned(tmp35_fu_473_p2));
    tmp37_fu_479_p2 <= std_logic_vector(unsigned(grp_product_1_fu_126_ap_return) + unsigned(grp_product_1_fu_302_ap_return));
    tmp38_fu_485_p2 <= std_logic_vector(unsigned(tmp37_fu_479_p2) + unsigned(grp_product_1_fu_126_ap_return));
    tmp39_fu_497_p2 <= std_logic_vector(unsigned(grp_product_1_fu_126_ap_return) + unsigned(grp_product_1_fu_150_ap_return));
    tmp3_fu_626_p2 <= std_logic_vector(unsigned(grp_product_1_fu_334_ap_return) + unsigned(mult_0_V_reg_875));
    tmp40_fu_503_p2 <= std_logic_vector(unsigned(grp_product_1_fu_182_ap_return) + unsigned(grp_product_1_fu_126_ap_return));
    tmp41_fu_677_p2 <= std_logic_vector(unsigned(tmp45_fu_672_p2) + unsigned(tmp42_reg_924));
    tmp42_fu_515_p2 <= std_logic_vector(unsigned(tmp43_fu_509_p2) + unsigned(tmp39_fu_497_p2));
    tmp43_fu_509_p2 <= std_logic_vector(unsigned(tmp40_fu_503_p2) + unsigned(grp_product_1_fu_126_ap_return));
    tmp44_fu_667_p2 <= std_logic_vector(unsigned(tmp_33_reg_883) + unsigned(grp_product_1_fu_348_ap_return));
    tmp45_fu_672_p2 <= std_logic_vector(unsigned(tmp44_fu_667_p2) + unsigned(tmp_33_reg_883));
    tmp46_fu_521_p2 <= std_logic_vector(unsigned(grp_product_1_fu_214_ap_return) + unsigned(grp_product_1_fu_246_ap_return));
    tmp47_fu_527_p2 <= std_logic_vector(unsigned(tmp46_fu_521_p2) + unsigned(grp_product_1_fu_126_ap_return));
    tmp48_fu_682_p2 <= std_logic_vector(unsigned(tmp47_reg_929) + unsigned(tmp_33_reg_883));
    tmp49_fu_533_p2 <= std_logic_vector(unsigned(tmp_33_fu_377_p2) + unsigned(grp_product_1_fu_278_ap_return));
    tmp4_fu_383_p2 <= std_logic_vector(unsigned(tmp_33_fu_377_p2) + unsigned(grp_product_1_fu_166_ap_return));
    tmp50_fu_686_p2 <= std_logic_vector(unsigned(tmp53_reg_934) + unsigned(tmp48_fu_682_p2));
    tmp51_fu_539_p2 <= std_logic_vector(unsigned(grp_product_1_fu_126_ap_return) + unsigned(grp_product_1_fu_310_ap_return));
    tmp52_fu_545_p2 <= std_logic_vector(unsigned(tmp51_fu_539_p2) + unsigned(grp_product_1_fu_126_ap_return));
    tmp53_fu_551_p2 <= std_logic_vector(unsigned(tmp52_fu_545_p2) + unsigned(tmp49_fu_533_p2));
    tmp54_fu_697_p2 <= std_logic_vector(unsigned(grp_product_1_fu_355_ap_return) + unsigned(mult_0_V_reg_875));
    tmp55_fu_702_p2 <= std_logic_vector(unsigned(tmp54_fu_697_p2) + unsigned(acc_1_V_2_fu_617_p2));
    tmp56_fu_765_p2 <= std_logic_vector(unsigned(tmp_34_fu_750_p2) + unsigned(tmp55_reg_969));
    tmp57_fu_557_p2 <= std_logic_vector(unsigned(grp_product_1_fu_126_ap_return) + unsigned(grp_product_1_fu_158_ap_return));
    tmp58_fu_563_p2 <= std_logic_vector(unsigned(grp_product_1_fu_190_ap_return) + unsigned(grp_product_1_fu_126_ap_return));
    tmp59_fu_569_p2 <= std_logic_vector(unsigned(tmp58_fu_563_p2) + unsigned(grp_product_1_fu_126_ap_return));
    tmp60_fu_575_p2 <= std_logic_vector(unsigned(tmp59_fu_569_p2) + unsigned(tmp57_fu_557_p2));
    tmp61_fu_708_p2 <= std_logic_vector(unsigned(tmp_33_reg_883) + unsigned(grp_product_1_fu_362_ap_return));
    tmp62_fu_713_p2 <= std_logic_vector(unsigned(tmp61_fu_708_p2) + unsigned(tmp_33_reg_883));
    tmp63_fu_718_p2 <= std_logic_vector(unsigned(tmp62_fu_713_p2) + unsigned(tmp60_reg_939));
    tmp64_fu_581_p2 <= std_logic_vector(unsigned(grp_product_1_fu_222_ap_return) + unsigned(grp_product_1_fu_254_ap_return));
    tmp65_fu_587_p2 <= std_logic_vector(unsigned(tmp64_fu_581_p2) + unsigned(grp_product_1_fu_126_ap_return));
    tmp66_fu_723_p2 <= std_logic_vector(unsigned(tmp65_reg_944) + unsigned(tmp_33_reg_883));
    tmp67_fu_593_p2 <= std_logic_vector(unsigned(tmp_33_fu_377_p2) + unsigned(grp_product_1_fu_286_ap_return));
    tmp68_fu_599_p2 <= std_logic_vector(unsigned(grp_product_1_fu_126_ap_return) + unsigned(grp_product_1_fu_318_ap_return));
    tmp69_fu_605_p2 <= std_logic_vector(unsigned(tmp68_fu_599_p2) + unsigned(grp_product_1_fu_126_ap_return));
    tmp6_fu_389_p2 <= std_logic_vector(unsigned(tmp_33_fu_377_p2) + unsigned(grp_product_1_fu_134_ap_return));
    tmp70_fu_611_p2 <= std_logic_vector(unsigned(tmp69_fu_605_p2) + unsigned(tmp67_fu_593_p2));
    tmp71_fu_727_p2 <= std_logic_vector(unsigned(tmp70_reg_949) + unsigned(tmp66_fu_723_p2));
    tmp72_fu_738_p2 <= std_logic_vector(unsigned(grp_product_1_fu_334_ap_return) + unsigned(grp_product_1_fu_369_ap_return));
    tmp73_fu_744_p2 <= std_logic_vector(unsigned(tmp72_fu_738_p2) + unsigned(acc_1_V_2_fu_617_p2));
    tmp74_fu_775_p2 <= std_logic_vector(unsigned(tmp_34_fu_750_p2) + unsigned(tmp73_reg_979));
    tmp8_fu_755_p2 <= std_logic_vector(unsigned(tmp_34_fu_750_p2) + unsigned(tmp9_reg_954));
    tmp9_fu_631_p2 <= std_logic_vector(unsigned(tmp3_fu_626_p2) + unsigned(tmp2_fu_621_p2));
    tmp_33_fu_377_p2 <= std_logic_vector(shift_left(unsigned(grp_product_1_fu_126_ap_return),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_34_fu_750_p2 <= std_logic_vector(shift_left(unsigned(mult_0_V_reg_875_pp0_iter4_reg),to_integer(unsigned('0' & ap_const_lv16_2(16-1 downto 0)))));
end behav;
