* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Apr 6 2020 18:45:54

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 3 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CM225

Design statistics:
------------------
    FFs:                  31
    LUTs:                 2374
    RAMs:                 0
    IOBs:                 18
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 2531/7680
        Combinational Logic Cells: 2500     out of   7680      32.5521%
        Sequential Logic Cells:    31       out of   7680      0.403646%
        Logic Tiles:               452      out of   960       47.0833%
    Registers: 
        Logic Registers:           31       out of   7680      0.403646%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                17       out of   178       9.55056%
        Output Pins:               1        out of   178       0.561798%
        InOut Pins:                0        out of   178       0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 7        out of   46        15.2174%
    Bank 1: 2        out of   42        4.7619%
    Bank 0: 9        out of   46        19.5652%
    Bank 2: 0        out of   44        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name    
    ----------  ---------  -----------  -------  -------  -----------    -----------    
    A1          Input      SB_LVCMOS    No       0        Simple Input   WIN_CHOOSE[0]  
    B4          Input      SB_LVCMOS    No       0        Simple Input   T_CHOOSE[2]    
    B7          Input      SB_LVCMOS    No       0        Simple Input   K_CHOOSE[0]    
    B10         Input      SB_LVCMOS    No       0        Simple Input   K_CHOOSE[2]    
    B15         Input      SB_LVCMOS    No       1        Simple Input   T_CHOOSE[1]    
    C9          Input      SB_LVCMOS    No       0        Simple Input   K_CHOOSE[7]    
    C13         Input      SB_LVCMOS    No       0        Simple Input   T_CHOOSE[0]    
    D3          Input      SB_LVCMOS    No       3        Simple Input   K_CHOOSE[4]    
    D6          Input      SB_LVCMOS    No       0        Simple Input   K_CHOOSE[3]    
    E9          Input      SB_LVCMOS    No       0        Simple Input   K_CHOOSE[1]    
    F1          Input      SB_LVCMOS    No       3        Simple Input   K_CHOOSE[5]    
    F13         Input      SB_LVCMOS    No       1        Simple Input   CLEAR          
    G4          Input      SB_LVCMOS    No       3        Simple Input   CLK            
    H1          Input      SB_LVCMOS    No       3        Simple Input   K_CHOOSE[6]    
    K1          Input      SB_LVCMOS    No       3        Simple Input   WIN_CHOOSE[3]  
    L4          Input      SB_LVCMOS    No       3        Simple Input   WIN_CHOOSE[1]  
    M1          Input      SB_LVCMOS    No       3        Simple Input   WIN_CHOOSE[2]  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name    
    ----------  ---------  -----------  -------  -------  -----------    -----------    
    F7          Output     SB_LVCMOS    No       0        Simple Output  TRIGGER        

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    4              3        IO         31      CLK_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 40 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile    18395 out of 146184      12.5835%
                          Span 4     4253 out of  29696      14.3218%
                         Span 12      682 out of   5632      12.1094%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect      247 out of   6720      3.6756%

