# Overview of memory and bus architecture

**Source**: Page 104, Chunk 817  
**Category**: Overview of memory and bus architecture  
**Chunk Index**: 817

---

Memory and bus architecture RM0433
2 Memory and bus architecture
2.1 System architecture
An AXI bus matrix, two AHB bus matrices and bus bridges allow interconnecting bus
masters with bus slaves, as illustrated in Table 3 and Figure 1.
Bus master / type(1)
104/3353 RM0433 Rev 8

---

**AI Reasoning**: The content discusses the system architecture related to memory and bus interconnections, which fits well under specifications as it provides technical details about the system's design.
