|alu_32bit
result[0] << mux_8x1_32bit:m1.port0
result[1] << mux_8x1_32bit:m1.port0
result[2] << mux_8x1_32bit:m1.port0
result[3] << mux_8x1_32bit:m1.port0
result[4] << mux_8x1_32bit:m1.port0
result[5] << mux_8x1_32bit:m1.port0
result[6] << mux_8x1_32bit:m1.port0
result[7] << mux_8x1_32bit:m1.port0
result[8] << mux_8x1_32bit:m1.port0
result[9] << mux_8x1_32bit:m1.port0
result[10] << mux_8x1_32bit:m1.port0
result[11] << mux_8x1_32bit:m1.port0
result[12] << mux_8x1_32bit:m1.port0
result[13] << mux_8x1_32bit:m1.port0
result[14] << mux_8x1_32bit:m1.port0
result[15] << mux_8x1_32bit:m1.port0
result[16] << mux_8x1_32bit:m1.port0
result[17] << mux_8x1_32bit:m1.port0
result[18] << mux_8x1_32bit:m1.port0
result[19] << mux_8x1_32bit:m1.port0
result[20] << mux_8x1_32bit:m1.port0
result[21] << mux_8x1_32bit:m1.port0
result[22] << mux_8x1_32bit:m1.port0
result[23] << mux_8x1_32bit:m1.port0
result[24] << mux_8x1_32bit:m1.port0
result[25] << mux_8x1_32bit:m1.port0
result[26] << mux_8x1_32bit:m1.port0
result[27] << mux_8x1_32bit:m1.port0
result[28] << mux_8x1_32bit:m1.port0
result[29] << mux_8x1_32bit:m1.port0
result[30] << mux_8x1_32bit:m1.port0
result[31] << mux_8x1_32bit:m1.port0
a[0] => a[0].IN8
a[1] => a[1].IN8
a[2] => a[2].IN8
a[3] => a[3].IN8
a[4] => a[4].IN8
a[5] => a[5].IN8
a[6] => a[6].IN8
a[7] => a[7].IN8
a[8] => a[8].IN8
a[9] => a[9].IN8
a[10] => a[10].IN8
a[11] => a[11].IN8
a[12] => a[12].IN8
a[13] => a[13].IN8
a[14] => a[14].IN8
a[15] => a[15].IN8
a[16] => a[16].IN8
a[17] => a[17].IN8
a[18] => a[18].IN8
a[19] => a[19].IN8
a[20] => a[20].IN8
a[21] => a[21].IN8
a[22] => a[22].IN8
a[23] => a[23].IN8
a[24] => a[24].IN8
a[25] => a[25].IN8
a[26] => a[26].IN8
a[27] => a[27].IN8
a[28] => a[28].IN8
a[29] => a[29].IN8
a[30] => a[30].IN8
a[31] => a[31].IN8
b[0] => b[0].IN8
b[1] => b[1].IN8
b[2] => b[2].IN8
b[3] => b[3].IN8
b[4] => b[4].IN8
b[5] => b[5].IN8
b[6] => b[6].IN8
b[7] => b[7].IN8
b[8] => b[8].IN8
b[9] => b[9].IN8
b[10] => b[10].IN8
b[11] => b[11].IN8
b[12] => b[12].IN8
b[13] => b[13].IN8
b[14] => b[14].IN8
b[15] => b[15].IN8
b[16] => b[16].IN8
b[17] => b[17].IN8
b[18] => b[18].IN8
b[19] => b[19].IN8
b[20] => b[20].IN8
b[21] => b[21].IN8
b[22] => b[22].IN8
b[23] => b[23].IN8
b[24] => b[24].IN8
b[25] => b[25].IN8
b[26] => b[26].IN8
b[27] => b[27].IN8
b[28] => b[28].IN8
b[29] => b[29].IN8
b[30] => b[30].IN8
b[31] => b[31].IN8
alu_op[0] => alu_op[0].IN1
alu_op[1] => alu_op[1].IN3
alu_op[2] => alu_op[2].IN1
clk => clk.IN1
rst => rst.IN1


|alu_32bit|and_32bit:ins1
result[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= and5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= and6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= and7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= and8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= and9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= and10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= and11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= and12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= and13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= and14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= and15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= and16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= and17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= and18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= and19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= and20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= and21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= and22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= and23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= and24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= and25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= and26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= and27.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= and28.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= and29.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= and30.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= and31.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= and32.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and1.IN0
a[1] => and2.IN0
a[2] => and3.IN0
a[3] => and4.IN0
a[4] => and5.IN0
a[5] => and6.IN0
a[6] => and7.IN0
a[7] => and8.IN0
a[8] => and9.IN0
a[9] => and10.IN0
a[10] => and11.IN0
a[11] => and12.IN0
a[12] => and13.IN0
a[13] => and14.IN0
a[14] => and15.IN0
a[15] => and16.IN0
a[16] => and17.IN0
a[17] => and18.IN0
a[18] => and19.IN0
a[19] => and20.IN0
a[20] => and21.IN0
a[21] => and22.IN0
a[22] => and23.IN0
a[23] => and24.IN0
a[24] => and25.IN0
a[25] => and26.IN0
a[26] => and27.IN0
a[27] => and28.IN0
a[28] => and29.IN0
a[29] => and30.IN0
a[30] => and31.IN0
a[31] => and32.IN0
b[0] => and1.IN1
b[1] => and2.IN1
b[2] => and3.IN1
b[3] => and4.IN1
b[4] => and5.IN1
b[5] => and6.IN1
b[6] => and7.IN1
b[7] => and8.IN1
b[8] => and9.IN1
b[9] => and10.IN1
b[10] => and11.IN1
b[11] => and12.IN1
b[12] => and13.IN1
b[13] => and14.IN1
b[14] => and15.IN1
b[15] => and16.IN1
b[16] => and17.IN1
b[17] => and18.IN1
b[18] => and19.IN1
b[19] => and20.IN1
b[20] => and21.IN1
b[21] => and22.IN1
b[22] => and23.IN1
b[23] => and24.IN1
b[24] => and25.IN1
b[25] => and26.IN1
b[26] => and27.IN1
b[27] => and28.IN1
b[28] => and29.IN1
b[29] => and30.IN1
b[30] => and31.IN1
b[31] => and32.IN1


|alu_32bit|or_32bit:ins2
result[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= or5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= or6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= or7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= or8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= or9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= or10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= or11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= or12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= or13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= or14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= or15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= or16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= or17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= or18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= or19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= or20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= or21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= or22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= or23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= or24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= or25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= or26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= or27.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= or28.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= or29.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= or30.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= or31.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= or32.DB_MAX_OUTPUT_PORT_TYPE
a[0] => or1.IN0
a[1] => or2.IN0
a[2] => or3.IN0
a[3] => or4.IN0
a[4] => or5.IN0
a[5] => or6.IN0
a[6] => or7.IN0
a[7] => or8.IN0
a[8] => or9.IN0
a[9] => or10.IN0
a[10] => or11.IN0
a[11] => or12.IN0
a[12] => or13.IN0
a[13] => or14.IN0
a[14] => or15.IN0
a[15] => or16.IN0
a[16] => or17.IN0
a[17] => or18.IN0
a[18] => or19.IN0
a[19] => or20.IN0
a[20] => or21.IN0
a[21] => or22.IN0
a[22] => or23.IN0
a[23] => or24.IN0
a[24] => or25.IN0
a[25] => or26.IN0
a[26] => or27.IN0
a[27] => or28.IN0
a[28] => or29.IN0
a[29] => or30.IN0
a[30] => or31.IN0
a[31] => or32.IN0
b[0] => or1.IN1
b[1] => or2.IN1
b[2] => or3.IN1
b[3] => or4.IN1
b[4] => or5.IN1
b[5] => or6.IN1
b[6] => or7.IN1
b[7] => or8.IN1
b[8] => or9.IN1
b[9] => or10.IN1
b[10] => or11.IN1
b[11] => or12.IN1
b[12] => or13.IN1
b[13] => or14.IN1
b[14] => or15.IN1
b[15] => or16.IN1
b[16] => or17.IN1
b[17] => or18.IN1
b[18] => or19.IN1
b[19] => or20.IN1
b[20] => or21.IN1
b[21] => or22.IN1
b[22] => or23.IN1
b[23] => or24.IN1
b[24] => or25.IN1
b[25] => or26.IN1
b[26] => or27.IN1
b[27] => or28.IN1
b[28] => or29.IN1
b[29] => or30.IN1
b[30] => or31.IN1
b[31] => or32.IN1


|alu_32bit|xor_32bit:ins3
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
a[4] => xor5.IN0
a[5] => xor6.IN0
a[6] => xor7.IN0
a[7] => xor8.IN0
a[8] => xor9.IN0
a[9] => xor10.IN0
a[10] => xor11.IN0
a[11] => xor12.IN0
a[12] => xor13.IN0
a[13] => xor14.IN0
a[14] => xor15.IN0
a[15] => xor16.IN0
a[16] => xor17.IN0
a[17] => xor18.IN0
a[18] => xor19.IN0
a[19] => xor20.IN0
a[20] => xor21.IN0
a[21] => xor22.IN0
a[22] => xor23.IN0
a[23] => xor24.IN0
a[24] => xor25.IN0
a[25] => xor26.IN0
a[26] => xor27.IN0
a[27] => xor28.IN0
a[28] => xor29.IN0
a[29] => xor30.IN0
a[30] => xor31.IN0
a[31] => xor32.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1
b[4] => xor5.IN1
b[5] => xor6.IN1
b[6] => xor7.IN1
b[7] => xor8.IN1
b[8] => xor9.IN1
b[9] => xor10.IN1
b[10] => xor11.IN1
b[11] => xor12.IN1
b[12] => xor13.IN1
b[13] => xor14.IN1
b[14] => xor15.IN1
b[15] => xor16.IN1
b[16] => xor17.IN1
b[17] => xor18.IN1
b[18] => xor19.IN1
b[19] => xor20.IN1
b[20] => xor21.IN1
b[21] => xor22.IN1
b[22] => xor23.IN1
b[23] => xor24.IN1
b[24] => xor25.IN1
b[25] => xor26.IN1
b[26] => xor27.IN1
b[27] => xor28.IN1
b[28] => xor29.IN1
b[29] => xor30.IN1
b[30] => xor31.IN1
b[31] => xor32.IN1


|alu_32bit|nor_32bit:ins4
result[0] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= nor5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= nor6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= nor7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= nor8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= nor9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= nor10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= nor11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= nor12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= nor13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= nor14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= nor15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= nor16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= nor17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= nor18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= nor19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= nor20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= nor21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= nor22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= nor23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= nor24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= nor25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= nor26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= nor27.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= nor28.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= nor29.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= nor30.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= nor31.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= nor32.DB_MAX_OUTPUT_PORT_TYPE
a[0] => nor1.IN0
a[1] => nor2.IN0
a[2] => nor3.IN0
a[3] => nor4.IN0
a[4] => nor5.IN0
a[5] => nor6.IN0
a[6] => nor7.IN0
a[7] => nor8.IN0
a[8] => nor9.IN0
a[9] => nor10.IN0
a[10] => nor11.IN0
a[11] => nor12.IN0
a[12] => nor13.IN0
a[13] => nor14.IN0
a[14] => nor15.IN0
a[15] => nor16.IN0
a[16] => nor17.IN0
a[17] => nor18.IN0
a[18] => nor19.IN0
a[19] => nor20.IN0
a[20] => nor21.IN0
a[21] => nor22.IN0
a[22] => nor23.IN0
a[23] => nor24.IN0
a[24] => nor25.IN0
a[25] => nor26.IN0
a[26] => nor27.IN0
a[27] => nor28.IN0
a[28] => nor29.IN0
a[29] => nor30.IN0
a[30] => nor31.IN0
a[31] => nor32.IN0
b[0] => nor1.IN1
b[1] => nor2.IN1
b[2] => nor3.IN1
b[3] => nor4.IN1
b[4] => nor5.IN1
b[5] => nor6.IN1
b[6] => nor7.IN1
b[7] => nor8.IN1
b[8] => nor9.IN1
b[9] => nor10.IN1
b[10] => nor11.IN1
b[11] => nor12.IN1
b[12] => nor13.IN1
b[13] => nor14.IN1
b[14] => nor15.IN1
b[15] => nor16.IN1
b[16] => nor17.IN1
b[17] => nor18.IN1
b[18] => nor19.IN1
b[19] => nor20.IN1
b[20] => nor21.IN1
b[21] => nor22.IN1
b[22] => nor23.IN1
b[23] => nor24.IN1
b[24] => nor25.IN1
b[25] => nor26.IN1
b[26] => nor27.IN1
b[27] => nor28.IN1
b[28] => nor29.IN1
b[29] => nor30.IN1
b[30] => nor31.IN1
b[31] => nor32.IN1


|alu_32bit|sub_add_32bit:ins5
res_sub[0] <= cla_32bit:cla1.port0
res_sub[1] <= cla_32bit:cla1.port0
res_sub[2] <= cla_32bit:cla1.port0
res_sub[3] <= cla_32bit:cla1.port0
res_sub[4] <= cla_32bit:cla1.port0
res_sub[5] <= cla_32bit:cla1.port0
res_sub[6] <= cla_32bit:cla1.port0
res_sub[7] <= cla_32bit:cla1.port0
res_sub[8] <= cla_32bit:cla1.port0
res_sub[9] <= cla_32bit:cla1.port0
res_sub[10] <= cla_32bit:cla1.port0
res_sub[11] <= cla_32bit:cla1.port0
res_sub[12] <= cla_32bit:cla1.port0
res_sub[13] <= cla_32bit:cla1.port0
res_sub[14] <= cla_32bit:cla1.port0
res_sub[15] <= cla_32bit:cla1.port0
res_sub[16] <= cla_32bit:cla1.port0
res_sub[17] <= cla_32bit:cla1.port0
res_sub[18] <= cla_32bit:cla1.port0
res_sub[19] <= cla_32bit:cla1.port0
res_sub[20] <= cla_32bit:cla1.port0
res_sub[21] <= cla_32bit:cla1.port0
res_sub[22] <= cla_32bit:cla1.port0
res_sub[23] <= cla_32bit:cla1.port0
res_sub[24] <= cla_32bit:cla1.port0
res_sub[25] <= cla_32bit:cla1.port0
res_sub[26] <= cla_32bit:cla1.port0
res_sub[27] <= cla_32bit:cla1.port0
res_sub[28] <= cla_32bit:cla1.port0
res_sub[29] <= cla_32bit:cla1.port0
res_sub[30] <= cla_32bit:cla1.port0
res_sub[31] <= cla_32bit:cla1.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
alu_op => alu_op.IN1


|alu_32bit|sub_add_32bit:ins5|xor_32bit:xor1
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
a[4] => xor5.IN0
a[5] => xor6.IN0
a[6] => xor7.IN0
a[7] => xor8.IN0
a[8] => xor9.IN0
a[9] => xor10.IN0
a[10] => xor11.IN0
a[11] => xor12.IN0
a[12] => xor13.IN0
a[13] => xor14.IN0
a[14] => xor15.IN0
a[15] => xor16.IN0
a[16] => xor17.IN0
a[17] => xor18.IN0
a[18] => xor19.IN0
a[19] => xor20.IN0
a[20] => xor21.IN0
a[21] => xor22.IN0
a[22] => xor23.IN0
a[23] => xor24.IN0
a[24] => xor25.IN0
a[25] => xor26.IN0
a[26] => xor27.IN0
a[27] => xor28.IN0
a[28] => xor29.IN0
a[29] => xor30.IN0
a[30] => xor31.IN0
a[31] => xor32.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1
b[4] => xor5.IN1
b[5] => xor6.IN1
b[6] => xor7.IN1
b[7] => xor8.IN1
b[8] => xor9.IN1
b[9] => xor10.IN1
b[10] => xor11.IN1
b[11] => xor12.IN1
b[12] => xor13.IN1
b[13] => xor14.IN1
b[14] => xor15.IN1
b[15] => xor16.IN1
b[16] => xor17.IN1
b[17] => xor18.IN1
b[18] => xor19.IN1
b[19] => xor20.IN1
b[20] => xor21.IN1
b[21] => xor22.IN1
b[22] => xor23.IN1
b[23] => xor24.IN1
b[24] => xor25.IN1
b[25] => xor26.IN1
b[26] => xor27.IN1
b[27] => xor28.IN1
b[28] => xor29.IN1
b[29] => xor30.IN1
b[30] => xor31.IN1
b[31] => xor32.IN1


|alu_32bit|sub_add_32bit:ins5|cla_32bit:cla1
res_sum[0] <= cla_adder4bit:F0_3.port0
res_sum[1] <= cla_adder4bit:F0_3.port0
res_sum[2] <= cla_adder4bit:F0_3.port0
res_sum[3] <= cla_adder4bit:F0_3.port0
res_sum[4] <= cla_adder4bit:F4_7.port0
res_sum[5] <= cla_adder4bit:F4_7.port0
res_sum[6] <= cla_adder4bit:F4_7.port0
res_sum[7] <= cla_adder4bit:F4_7.port0
res_sum[8] <= cla_adder4bit:F8_11.port0
res_sum[9] <= cla_adder4bit:F8_11.port0
res_sum[10] <= cla_adder4bit:F8_11.port0
res_sum[11] <= cla_adder4bit:F8_11.port0
res_sum[12] <= cla_adder4bit:F12_15.port0
res_sum[13] <= cla_adder4bit:F12_15.port0
res_sum[14] <= cla_adder4bit:F12_15.port0
res_sum[15] <= cla_adder4bit:F12_15.port0
res_sum[16] <= cla_adder4bit:F16_19.port0
res_sum[17] <= cla_adder4bit:F16_19.port0
res_sum[18] <= cla_adder4bit:F16_19.port0
res_sum[19] <= cla_adder4bit:F16_19.port0
res_sum[20] <= cla_adder4bit:F20_23.port0
res_sum[21] <= cla_adder4bit:F20_23.port0
res_sum[22] <= cla_adder4bit:F20_23.port0
res_sum[23] <= cla_adder4bit:F20_23.port0
res_sum[24] <= cla_adder4bit:F24_27.port0
res_sum[25] <= cla_adder4bit:F24_27.port0
res_sum[26] <= cla_adder4bit:F24_27.port0
res_sum[27] <= cla_adder4bit:F24_27.port0
res_sum[28] <= cla_adder4bit:F28_31.port0
res_sum[29] <= cla_adder4bit:F28_31.port0
res_sum[30] <= cla_adder4bit:F28_31.port0
res_sum[31] <= cla_adder4bit:F28_31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|alu_32bit|sub_add_32bit:ins5|cla_32bit:cla1|cla_adder4bit:F0_3
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins5|cla_32bit:cla1|cla_adder4bit:F4_7
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins5|cla_32bit:cla1|cla_adder4bit:F8_11
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins5|cla_32bit:cla1|cla_adder4bit:F12_15
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins5|cla_32bit:cla1|cla_adder4bit:F16_19
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins5|cla_32bit:cla1|cla_adder4bit:F20_23
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins5|cla_32bit:cla1|cla_adder4bit:F24_27
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins5|cla_32bit:cla1|cla_adder4bit:F28_31
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins6
res_sub[0] <= cla_32bit:cla1.port0
res_sub[1] <= cla_32bit:cla1.port0
res_sub[2] <= cla_32bit:cla1.port0
res_sub[3] <= cla_32bit:cla1.port0
res_sub[4] <= cla_32bit:cla1.port0
res_sub[5] <= cla_32bit:cla1.port0
res_sub[6] <= cla_32bit:cla1.port0
res_sub[7] <= cla_32bit:cla1.port0
res_sub[8] <= cla_32bit:cla1.port0
res_sub[9] <= cla_32bit:cla1.port0
res_sub[10] <= cla_32bit:cla1.port0
res_sub[11] <= cla_32bit:cla1.port0
res_sub[12] <= cla_32bit:cla1.port0
res_sub[13] <= cla_32bit:cla1.port0
res_sub[14] <= cla_32bit:cla1.port0
res_sub[15] <= cla_32bit:cla1.port0
res_sub[16] <= cla_32bit:cla1.port0
res_sub[17] <= cla_32bit:cla1.port0
res_sub[18] <= cla_32bit:cla1.port0
res_sub[19] <= cla_32bit:cla1.port0
res_sub[20] <= cla_32bit:cla1.port0
res_sub[21] <= cla_32bit:cla1.port0
res_sub[22] <= cla_32bit:cla1.port0
res_sub[23] <= cla_32bit:cla1.port0
res_sub[24] <= cla_32bit:cla1.port0
res_sub[25] <= cla_32bit:cla1.port0
res_sub[26] <= cla_32bit:cla1.port0
res_sub[27] <= cla_32bit:cla1.port0
res_sub[28] <= cla_32bit:cla1.port0
res_sub[29] <= cla_32bit:cla1.port0
res_sub[30] <= cla_32bit:cla1.port0
res_sub[31] <= cla_32bit:cla1.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
alu_op => alu_op.IN1


|alu_32bit|sub_add_32bit:ins6|xor_32bit:xor1
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
a[4] => xor5.IN0
a[5] => xor6.IN0
a[6] => xor7.IN0
a[7] => xor8.IN0
a[8] => xor9.IN0
a[9] => xor10.IN0
a[10] => xor11.IN0
a[11] => xor12.IN0
a[12] => xor13.IN0
a[13] => xor14.IN0
a[14] => xor15.IN0
a[15] => xor16.IN0
a[16] => xor17.IN0
a[17] => xor18.IN0
a[18] => xor19.IN0
a[19] => xor20.IN0
a[20] => xor21.IN0
a[21] => xor22.IN0
a[22] => xor23.IN0
a[23] => xor24.IN0
a[24] => xor25.IN0
a[25] => xor26.IN0
a[26] => xor27.IN0
a[27] => xor28.IN0
a[28] => xor29.IN0
a[29] => xor30.IN0
a[30] => xor31.IN0
a[31] => xor32.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1
b[4] => xor5.IN1
b[5] => xor6.IN1
b[6] => xor7.IN1
b[7] => xor8.IN1
b[8] => xor9.IN1
b[9] => xor10.IN1
b[10] => xor11.IN1
b[11] => xor12.IN1
b[12] => xor13.IN1
b[13] => xor14.IN1
b[14] => xor15.IN1
b[15] => xor16.IN1
b[16] => xor17.IN1
b[17] => xor18.IN1
b[18] => xor19.IN1
b[19] => xor20.IN1
b[20] => xor21.IN1
b[21] => xor22.IN1
b[22] => xor23.IN1
b[23] => xor24.IN1
b[24] => xor25.IN1
b[25] => xor26.IN1
b[26] => xor27.IN1
b[27] => xor28.IN1
b[28] => xor29.IN1
b[29] => xor30.IN1
b[30] => xor31.IN1
b[31] => xor32.IN1


|alu_32bit|sub_add_32bit:ins6|cla_32bit:cla1
res_sum[0] <= cla_adder4bit:F0_3.port0
res_sum[1] <= cla_adder4bit:F0_3.port0
res_sum[2] <= cla_adder4bit:F0_3.port0
res_sum[3] <= cla_adder4bit:F0_3.port0
res_sum[4] <= cla_adder4bit:F4_7.port0
res_sum[5] <= cla_adder4bit:F4_7.port0
res_sum[6] <= cla_adder4bit:F4_7.port0
res_sum[7] <= cla_adder4bit:F4_7.port0
res_sum[8] <= cla_adder4bit:F8_11.port0
res_sum[9] <= cla_adder4bit:F8_11.port0
res_sum[10] <= cla_adder4bit:F8_11.port0
res_sum[11] <= cla_adder4bit:F8_11.port0
res_sum[12] <= cla_adder4bit:F12_15.port0
res_sum[13] <= cla_adder4bit:F12_15.port0
res_sum[14] <= cla_adder4bit:F12_15.port0
res_sum[15] <= cla_adder4bit:F12_15.port0
res_sum[16] <= cla_adder4bit:F16_19.port0
res_sum[17] <= cla_adder4bit:F16_19.port0
res_sum[18] <= cla_adder4bit:F16_19.port0
res_sum[19] <= cla_adder4bit:F16_19.port0
res_sum[20] <= cla_adder4bit:F20_23.port0
res_sum[21] <= cla_adder4bit:F20_23.port0
res_sum[22] <= cla_adder4bit:F20_23.port0
res_sum[23] <= cla_adder4bit:F20_23.port0
res_sum[24] <= cla_adder4bit:F24_27.port0
res_sum[25] <= cla_adder4bit:F24_27.port0
res_sum[26] <= cla_adder4bit:F24_27.port0
res_sum[27] <= cla_adder4bit:F24_27.port0
res_sum[28] <= cla_adder4bit:F28_31.port0
res_sum[29] <= cla_adder4bit:F28_31.port0
res_sum[30] <= cla_adder4bit:F28_31.port0
res_sum[31] <= cla_adder4bit:F28_31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|alu_32bit|sub_add_32bit:ins6|cla_32bit:cla1|cla_adder4bit:F0_3
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins6|cla_32bit:cla1|cla_adder4bit:F4_7
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins6|cla_32bit:cla1|cla_adder4bit:F8_11
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins6|cla_32bit:cla1|cla_adder4bit:F12_15
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins6|cla_32bit:cla1|cla_adder4bit:F16_19
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins6|cla_32bit:cla1|cla_adder4bit:F20_23
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins6|cla_32bit:cla1|cla_adder4bit:F24_27
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|sub_add_32bit:ins6|cla_32bit:cla1|cla_adder4bit:F28_31
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|less_than32bit:ins7
result[0] <= sub_add_32bit:ins1.port0
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|alu_32bit|less_than32bit:ins7|sub_add_32bit:ins1
res_sub[0] <= cla_32bit:cla1.port0
res_sub[1] <= cla_32bit:cla1.port0
res_sub[2] <= cla_32bit:cla1.port0
res_sub[3] <= cla_32bit:cla1.port0
res_sub[4] <= cla_32bit:cla1.port0
res_sub[5] <= cla_32bit:cla1.port0
res_sub[6] <= cla_32bit:cla1.port0
res_sub[7] <= cla_32bit:cla1.port0
res_sub[8] <= cla_32bit:cla1.port0
res_sub[9] <= cla_32bit:cla1.port0
res_sub[10] <= cla_32bit:cla1.port0
res_sub[11] <= cla_32bit:cla1.port0
res_sub[12] <= cla_32bit:cla1.port0
res_sub[13] <= cla_32bit:cla1.port0
res_sub[14] <= cla_32bit:cla1.port0
res_sub[15] <= cla_32bit:cla1.port0
res_sub[16] <= cla_32bit:cla1.port0
res_sub[17] <= cla_32bit:cla1.port0
res_sub[18] <= cla_32bit:cla1.port0
res_sub[19] <= cla_32bit:cla1.port0
res_sub[20] <= cla_32bit:cla1.port0
res_sub[21] <= cla_32bit:cla1.port0
res_sub[22] <= cla_32bit:cla1.port0
res_sub[23] <= cla_32bit:cla1.port0
res_sub[24] <= cla_32bit:cla1.port0
res_sub[25] <= cla_32bit:cla1.port0
res_sub[26] <= cla_32bit:cla1.port0
res_sub[27] <= cla_32bit:cla1.port0
res_sub[28] <= cla_32bit:cla1.port0
res_sub[29] <= cla_32bit:cla1.port0
res_sub[30] <= cla_32bit:cla1.port0
res_sub[31] <= cla_32bit:cla1.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
alu_op => alu_op.IN1


|alu_32bit|less_than32bit:ins7|sub_add_32bit:ins1|xor_32bit:xor1
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
a[4] => xor5.IN0
a[5] => xor6.IN0
a[6] => xor7.IN0
a[7] => xor8.IN0
a[8] => xor9.IN0
a[9] => xor10.IN0
a[10] => xor11.IN0
a[11] => xor12.IN0
a[12] => xor13.IN0
a[13] => xor14.IN0
a[14] => xor15.IN0
a[15] => xor16.IN0
a[16] => xor17.IN0
a[17] => xor18.IN0
a[18] => xor19.IN0
a[19] => xor20.IN0
a[20] => xor21.IN0
a[21] => xor22.IN0
a[22] => xor23.IN0
a[23] => xor24.IN0
a[24] => xor25.IN0
a[25] => xor26.IN0
a[26] => xor27.IN0
a[27] => xor28.IN0
a[28] => xor29.IN0
a[29] => xor30.IN0
a[30] => xor31.IN0
a[31] => xor32.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1
b[4] => xor5.IN1
b[5] => xor6.IN1
b[6] => xor7.IN1
b[7] => xor8.IN1
b[8] => xor9.IN1
b[9] => xor10.IN1
b[10] => xor11.IN1
b[11] => xor12.IN1
b[12] => xor13.IN1
b[13] => xor14.IN1
b[14] => xor15.IN1
b[15] => xor16.IN1
b[16] => xor17.IN1
b[17] => xor18.IN1
b[18] => xor19.IN1
b[19] => xor20.IN1
b[20] => xor21.IN1
b[21] => xor22.IN1
b[22] => xor23.IN1
b[23] => xor24.IN1
b[24] => xor25.IN1
b[25] => xor26.IN1
b[26] => xor27.IN1
b[27] => xor28.IN1
b[28] => xor29.IN1
b[29] => xor30.IN1
b[30] => xor31.IN1
b[31] => xor32.IN1


|alu_32bit|less_than32bit:ins7|sub_add_32bit:ins1|cla_32bit:cla1
res_sum[0] <= cla_adder4bit:F0_3.port0
res_sum[1] <= cla_adder4bit:F0_3.port0
res_sum[2] <= cla_adder4bit:F0_3.port0
res_sum[3] <= cla_adder4bit:F0_3.port0
res_sum[4] <= cla_adder4bit:F4_7.port0
res_sum[5] <= cla_adder4bit:F4_7.port0
res_sum[6] <= cla_adder4bit:F4_7.port0
res_sum[7] <= cla_adder4bit:F4_7.port0
res_sum[8] <= cla_adder4bit:F8_11.port0
res_sum[9] <= cla_adder4bit:F8_11.port0
res_sum[10] <= cla_adder4bit:F8_11.port0
res_sum[11] <= cla_adder4bit:F8_11.port0
res_sum[12] <= cla_adder4bit:F12_15.port0
res_sum[13] <= cla_adder4bit:F12_15.port0
res_sum[14] <= cla_adder4bit:F12_15.port0
res_sum[15] <= cla_adder4bit:F12_15.port0
res_sum[16] <= cla_adder4bit:F16_19.port0
res_sum[17] <= cla_adder4bit:F16_19.port0
res_sum[18] <= cla_adder4bit:F16_19.port0
res_sum[19] <= cla_adder4bit:F16_19.port0
res_sum[20] <= cla_adder4bit:F20_23.port0
res_sum[21] <= cla_adder4bit:F20_23.port0
res_sum[22] <= cla_adder4bit:F20_23.port0
res_sum[23] <= cla_adder4bit:F20_23.port0
res_sum[24] <= cla_adder4bit:F24_27.port0
res_sum[25] <= cla_adder4bit:F24_27.port0
res_sum[26] <= cla_adder4bit:F24_27.port0
res_sum[27] <= cla_adder4bit:F24_27.port0
res_sum[28] <= cla_adder4bit:F28_31.port0
res_sum[29] <= cla_adder4bit:F28_31.port0
res_sum[30] <= cla_adder4bit:F28_31.port0
res_sum[31] <= cla_adder4bit:F28_31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|alu_32bit|less_than32bit:ins7|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F0_3
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|less_than32bit:ins7|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F4_7
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|less_than32bit:ins7|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F8_11
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|less_than32bit:ins7|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F12_15
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|less_than32bit:ins7|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F16_19
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|less_than32bit:ins7|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F20_23
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|less_than32bit:ins7|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F24_27
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|less_than32bit:ins7|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F28_31
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
clk => clk.IN2
rst => rst.IN2
start => start.IN1
mod_res[0] <= mod_dp:data_path.port8
mod_res[1] <= mod_dp:data_path.port8
mod_res[2] <= mod_dp:data_path.port8
mod_res[3] <= mod_dp:data_path.port8
mod_res[4] <= mod_dp:data_path.port8
mod_res[5] <= mod_dp:data_path.port8
mod_res[6] <= mod_dp:data_path.port8
mod_res[7] <= mod_dp:data_path.port8
mod_res[8] <= mod_dp:data_path.port8
mod_res[9] <= mod_dp:data_path.port8
mod_res[10] <= mod_dp:data_path.port8
mod_res[11] <= mod_dp:data_path.port8
mod_res[12] <= mod_dp:data_path.port8
mod_res[13] <= mod_dp:data_path.port8
mod_res[14] <= mod_dp:data_path.port8
mod_res[15] <= mod_dp:data_path.port8
mod_res[16] <= mod_dp:data_path.port8
mod_res[17] <= mod_dp:data_path.port8
mod_res[18] <= mod_dp:data_path.port8
mod_res[19] <= mod_dp:data_path.port8
mod_res[20] <= mod_dp:data_path.port8
mod_res[21] <= mod_dp:data_path.port8
mod_res[22] <= mod_dp:data_path.port8
mod_res[23] <= mod_dp:data_path.port8
mod_res[24] <= mod_dp:data_path.port8
mod_res[25] <= mod_dp:data_path.port8
mod_res[26] <= mod_dp:data_path.port8
mod_res[27] <= mod_dp:data_path.port8
mod_res[28] <= mod_dp:data_path.port8
mod_res[29] <= mod_dp:data_path.port8
mod_res[30] <= mod_dp:data_path.port8
mod_res[31] <= mod_dp:data_path.port8


|alu_32bit|mod_32bit:ins8|mod_cu:state_machine
clk => current_state~1.DATAIN
rst => current_state~3.DATAIN
start => Selector0.IN2
start => next_state.state1.DATAB
temp_less_than => Selector1.IN2
temp_less_than => Selector0.IN1
save_command <= save_command.DB_MAX_OUTPUT_PORT_TYPE
substract_command <= compare_command.DB_MAX_OUTPUT_PORT_TYPE
compare_command <= compare_command.DB_MAX_OUTPUT_PORT_TYPE


|alu_32bit|mod_32bit:ins8|mod_dp:data_path
clk => mod_res[0]~reg0.CLK
clk => mod_res[1]~reg0.CLK
clk => mod_res[2]~reg0.CLK
clk => mod_res[3]~reg0.CLK
clk => mod_res[4]~reg0.CLK
clk => mod_res[5]~reg0.CLK
clk => mod_res[6]~reg0.CLK
clk => mod_res[7]~reg0.CLK
clk => mod_res[8]~reg0.CLK
clk => mod_res[9]~reg0.CLK
clk => mod_res[10]~reg0.CLK
clk => mod_res[11]~reg0.CLK
clk => mod_res[12]~reg0.CLK
clk => mod_res[13]~reg0.CLK
clk => mod_res[14]~reg0.CLK
clk => mod_res[15]~reg0.CLK
clk => mod_res[16]~reg0.CLK
clk => mod_res[17]~reg0.CLK
clk => mod_res[18]~reg0.CLK
clk => mod_res[19]~reg0.CLK
clk => mod_res[20]~reg0.CLK
clk => mod_res[21]~reg0.CLK
clk => mod_res[22]~reg0.CLK
clk => mod_res[23]~reg0.CLK
clk => mod_res[24]~reg0.CLK
clk => mod_res[25]~reg0.CLK
clk => mod_res[26]~reg0.CLK
clk => mod_res[27]~reg0.CLK
clk => mod_res[28]~reg0.CLK
clk => mod_res[29]~reg0.CLK
clk => mod_res[30]~reg0.CLK
clk => mod_res[31]~reg0.CLK
clk => res_s_t1[0].CLK
clk => res_s_t1[1].CLK
clk => res_s_t1[2].CLK
clk => res_s_t1[3].CLK
clk => res_s_t1[4].CLK
clk => res_s_t1[5].CLK
clk => res_s_t1[6].CLK
clk => res_s_t1[7].CLK
clk => res_s_t1[8].CLK
clk => res_s_t1[9].CLK
clk => res_s_t1[10].CLK
clk => res_s_t1[11].CLK
clk => res_s_t1[12].CLK
clk => res_s_t1[13].CLK
clk => res_s_t1[14].CLK
clk => res_s_t1[15].CLK
clk => res_s_t1[16].CLK
clk => res_s_t1[17].CLK
clk => res_s_t1[18].CLK
clk => res_s_t1[19].CLK
clk => res_s_t1[20].CLK
clk => res_s_t1[21].CLK
clk => res_s_t1[22].CLK
clk => res_s_t1[23].CLK
clk => res_s_t1[24].CLK
clk => res_s_t1[25].CLK
clk => res_s_t1[26].CLK
clk => res_s_t1[27].CLK
clk => res_s_t1[28].CLK
clk => res_s_t1[29].CLK
clk => res_s_t1[30].CLK
clk => res_s_t1[31].CLK
clk => res_s_t[0].CLK
clk => res_s_t[1].CLK
clk => res_s_t[2].CLK
clk => res_s_t[3].CLK
clk => res_s_t[4].CLK
clk => res_s_t[5].CLK
clk => res_s_t[6].CLK
clk => res_s_t[7].CLK
clk => res_s_t[8].CLK
clk => res_s_t[9].CLK
clk => res_s_t[10].CLK
clk => res_s_t[11].CLK
clk => res_s_t[12].CLK
clk => res_s_t[13].CLK
clk => res_s_t[14].CLK
clk => res_s_t[15].CLK
clk => res_s_t[16].CLK
clk => res_s_t[17].CLK
clk => res_s_t[18].CLK
clk => res_s_t[19].CLK
clk => res_s_t[20].CLK
clk => res_s_t[21].CLK
clk => res_s_t[22].CLK
clk => res_s_t[23].CLK
clk => res_s_t[24].CLK
clk => res_s_t[25].CLK
clk => res_s_t[26].CLK
clk => res_s_t[27].CLK
clk => res_s_t[28].CLK
clk => res_s_t[29].CLK
clk => res_s_t[30].CLK
clk => res_s_t[31].CLK
clk => temp_less_than~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => temp[18].CLK
clk => temp[19].CLK
clk => temp[20].CLK
clk => temp[21].CLK
clk => temp[22].CLK
clk => temp[23].CLK
clk => temp[24].CLK
clk => temp[25].CLK
clk => temp[26].CLK
clk => temp[27].CLK
clk => temp[28].CLK
clk => temp[29].CLK
clk => temp[30].CLK
clk => temp[31].CLK
rst => res_s_t1[0].ALOAD
rst => res_s_t1[1].ALOAD
rst => res_s_t1[2].ALOAD
rst => res_s_t1[3].ALOAD
rst => res_s_t1[4].ALOAD
rst => res_s_t1[5].ALOAD
rst => res_s_t1[6].ALOAD
rst => res_s_t1[7].ALOAD
rst => res_s_t1[8].ALOAD
rst => res_s_t1[9].ALOAD
rst => res_s_t1[10].ALOAD
rst => res_s_t1[11].ALOAD
rst => res_s_t1[12].ALOAD
rst => res_s_t1[13].ALOAD
rst => res_s_t1[14].ALOAD
rst => res_s_t1[15].ALOAD
rst => res_s_t1[16].ALOAD
rst => res_s_t1[17].ALOAD
rst => res_s_t1[18].ALOAD
rst => res_s_t1[19].ALOAD
rst => res_s_t1[20].ALOAD
rst => res_s_t1[21].ALOAD
rst => res_s_t1[22].ALOAD
rst => res_s_t1[23].ALOAD
rst => res_s_t1[24].ALOAD
rst => res_s_t1[25].ALOAD
rst => res_s_t1[26].ALOAD
rst => res_s_t1[27].ALOAD
rst => res_s_t1[28].ALOAD
rst => res_s_t1[29].ALOAD
rst => res_s_t1[30].ALOAD
rst => res_s_t1[31].ALOAD
rst => res_s_t[0].ALOAD
rst => res_s_t[1].ALOAD
rst => res_s_t[2].ALOAD
rst => res_s_t[3].ALOAD
rst => res_s_t[4].ALOAD
rst => res_s_t[5].ALOAD
rst => res_s_t[6].ALOAD
rst => res_s_t[7].ALOAD
rst => res_s_t[8].ALOAD
rst => res_s_t[9].ALOAD
rst => res_s_t[10].ALOAD
rst => res_s_t[11].ALOAD
rst => res_s_t[12].ALOAD
rst => res_s_t[13].ALOAD
rst => res_s_t[14].ALOAD
rst => res_s_t[15].ALOAD
rst => res_s_t[16].ALOAD
rst => res_s_t[17].ALOAD
rst => res_s_t[18].ALOAD
rst => res_s_t[19].ALOAD
rst => res_s_t[20].ALOAD
rst => res_s_t[21].ALOAD
rst => res_s_t[22].ALOAD
rst => res_s_t[23].ALOAD
rst => res_s_t[24].ALOAD
rst => res_s_t[25].ALOAD
rst => res_s_t[26].ALOAD
rst => res_s_t[27].ALOAD
rst => res_s_t[28].ALOAD
rst => res_s_t[29].ALOAD
rst => res_s_t[30].ALOAD
rst => res_s_t[31].ALOAD
rst => temp_less_than~reg0.ACLR
rst => temp[0].ALOAD
rst => temp[1].ALOAD
rst => temp[2].ALOAD
rst => temp[3].ALOAD
rst => temp[4].ALOAD
rst => temp[5].ALOAD
rst => temp[6].ALOAD
rst => temp[7].ALOAD
rst => temp[8].ALOAD
rst => temp[9].ALOAD
rst => temp[10].ALOAD
rst => temp[11].ALOAD
rst => temp[12].ALOAD
rst => temp[13].ALOAD
rst => temp[14].ALOAD
rst => temp[15].ALOAD
rst => temp[16].ALOAD
rst => temp[17].ALOAD
rst => temp[18].ALOAD
rst => temp[19].ALOAD
rst => temp[20].ALOAD
rst => temp[21].ALOAD
rst => temp[22].ALOAD
rst => temp[23].ALOAD
rst => temp[24].ALOAD
rst => temp[25].ALOAD
rst => temp[26].ALOAD
rst => temp[27].ALOAD
rst => temp[28].ALOAD
rst => temp[29].ALOAD
rst => temp[30].ALOAD
rst => temp[31].ALOAD
rst => mod_res[0]~reg0.ENA
rst => mod_res[31]~reg0.ENA
rst => mod_res[30]~reg0.ENA
rst => mod_res[29]~reg0.ENA
rst => mod_res[28]~reg0.ENA
rst => mod_res[27]~reg0.ENA
rst => mod_res[26]~reg0.ENA
rst => mod_res[25]~reg0.ENA
rst => mod_res[24]~reg0.ENA
rst => mod_res[23]~reg0.ENA
rst => mod_res[22]~reg0.ENA
rst => mod_res[21]~reg0.ENA
rst => mod_res[20]~reg0.ENA
rst => mod_res[19]~reg0.ENA
rst => mod_res[18]~reg0.ENA
rst => mod_res[17]~reg0.ENA
rst => mod_res[16]~reg0.ENA
rst => mod_res[15]~reg0.ENA
rst => mod_res[14]~reg0.ENA
rst => mod_res[13]~reg0.ENA
rst => mod_res[12]~reg0.ENA
rst => mod_res[11]~reg0.ENA
rst => mod_res[10]~reg0.ENA
rst => mod_res[9]~reg0.ENA
rst => mod_res[8]~reg0.ENA
rst => mod_res[7]~reg0.ENA
rst => mod_res[6]~reg0.ENA
rst => mod_res[5]~reg0.ENA
rst => mod_res[4]~reg0.ENA
rst => mod_res[3]~reg0.ENA
rst => mod_res[2]~reg0.ENA
rst => mod_res[1]~reg0.ENA
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => res_s_t.OUTPUTSELECT
substract_command => temp[0].ENA
substract_command => temp[31].ENA
substract_command => temp[30].ENA
substract_command => temp[29].ENA
substract_command => temp[28].ENA
substract_command => temp[27].ENA
substract_command => temp[26].ENA
substract_command => temp[25].ENA
substract_command => temp[24].ENA
substract_command => temp[23].ENA
substract_command => temp[22].ENA
substract_command => temp[21].ENA
substract_command => temp[20].ENA
substract_command => temp[19].ENA
substract_command => temp[18].ENA
substract_command => temp[17].ENA
substract_command => temp[16].ENA
substract_command => temp[15].ENA
substract_command => temp[14].ENA
substract_command => temp[13].ENA
substract_command => temp[12].ENA
substract_command => temp[11].ENA
substract_command => temp[10].ENA
substract_command => temp[9].ENA
substract_command => temp[8].ENA
substract_command => temp[7].ENA
substract_command => temp[6].ENA
substract_command => temp[5].ENA
substract_command => temp[4].ENA
substract_command => temp[3].ENA
substract_command => temp[2].ENA
substract_command => temp[1].ENA
substract_command => res_s_t1[31].ENA
substract_command => res_s_t1[30].ENA
substract_command => res_s_t1[29].ENA
substract_command => res_s_t1[28].ENA
substract_command => res_s_t1[27].ENA
substract_command => res_s_t1[26].ENA
substract_command => res_s_t1[25].ENA
substract_command => res_s_t1[24].ENA
substract_command => res_s_t1[23].ENA
substract_command => res_s_t1[22].ENA
substract_command => res_s_t1[21].ENA
substract_command => res_s_t1[20].ENA
substract_command => res_s_t1[19].ENA
substract_command => res_s_t1[18].ENA
substract_command => res_s_t1[17].ENA
substract_command => res_s_t1[16].ENA
substract_command => res_s_t1[15].ENA
substract_command => res_s_t1[14].ENA
substract_command => res_s_t1[13].ENA
substract_command => res_s_t1[12].ENA
substract_command => res_s_t1[11].ENA
substract_command => res_s_t1[10].ENA
substract_command => res_s_t1[9].ENA
substract_command => res_s_t1[8].ENA
substract_command => res_s_t1[7].ENA
substract_command => res_s_t1[6].ENA
substract_command => res_s_t1[5].ENA
substract_command => res_s_t1[4].ENA
substract_command => res_s_t1[3].ENA
substract_command => res_s_t1[2].ENA
substract_command => res_s_t1[1].ENA
substract_command => res_s_t1[0].ENA
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
save_command => mod_res.OUTPUTSELECT
compare_command => temp_less_than~reg0.ENA
a[0] => res_s_t1[0].ADATA
a[0] => res_s_t[0].ADATA
a[0] => temp[0].ADATA
a[1] => res_s_t1[1].ADATA
a[1] => res_s_t[1].ADATA
a[1] => temp[1].ADATA
a[2] => res_s_t1[2].ADATA
a[2] => res_s_t[2].ADATA
a[2] => temp[2].ADATA
a[3] => res_s_t1[3].ADATA
a[3] => res_s_t[3].ADATA
a[3] => temp[3].ADATA
a[4] => res_s_t1[4].ADATA
a[4] => res_s_t[4].ADATA
a[4] => temp[4].ADATA
a[5] => res_s_t1[5].ADATA
a[5] => res_s_t[5].ADATA
a[5] => temp[5].ADATA
a[6] => res_s_t1[6].ADATA
a[6] => res_s_t[6].ADATA
a[6] => temp[6].ADATA
a[7] => res_s_t1[7].ADATA
a[7] => res_s_t[7].ADATA
a[7] => temp[7].ADATA
a[8] => res_s_t1[8].ADATA
a[8] => res_s_t[8].ADATA
a[8] => temp[8].ADATA
a[9] => res_s_t1[9].ADATA
a[9] => res_s_t[9].ADATA
a[9] => temp[9].ADATA
a[10] => res_s_t1[10].ADATA
a[10] => res_s_t[10].ADATA
a[10] => temp[10].ADATA
a[11] => res_s_t1[11].ADATA
a[11] => res_s_t[11].ADATA
a[11] => temp[11].ADATA
a[12] => res_s_t1[12].ADATA
a[12] => res_s_t[12].ADATA
a[12] => temp[12].ADATA
a[13] => res_s_t1[13].ADATA
a[13] => res_s_t[13].ADATA
a[13] => temp[13].ADATA
a[14] => res_s_t1[14].ADATA
a[14] => res_s_t[14].ADATA
a[14] => temp[14].ADATA
a[15] => res_s_t1[15].ADATA
a[15] => res_s_t[15].ADATA
a[15] => temp[15].ADATA
a[16] => res_s_t1[16].ADATA
a[16] => res_s_t[16].ADATA
a[16] => temp[16].ADATA
a[17] => res_s_t1[17].ADATA
a[17] => res_s_t[17].ADATA
a[17] => temp[17].ADATA
a[18] => res_s_t1[18].ADATA
a[18] => res_s_t[18].ADATA
a[18] => temp[18].ADATA
a[19] => res_s_t1[19].ADATA
a[19] => res_s_t[19].ADATA
a[19] => temp[19].ADATA
a[20] => res_s_t1[20].ADATA
a[20] => res_s_t[20].ADATA
a[20] => temp[20].ADATA
a[21] => res_s_t1[21].ADATA
a[21] => res_s_t[21].ADATA
a[21] => temp[21].ADATA
a[22] => res_s_t1[22].ADATA
a[22] => res_s_t[22].ADATA
a[22] => temp[22].ADATA
a[23] => res_s_t1[23].ADATA
a[23] => res_s_t[23].ADATA
a[23] => temp[23].ADATA
a[24] => res_s_t1[24].ADATA
a[24] => res_s_t[24].ADATA
a[24] => temp[24].ADATA
a[25] => res_s_t1[25].ADATA
a[25] => res_s_t[25].ADATA
a[25] => temp[25].ADATA
a[26] => res_s_t1[26].ADATA
a[26] => res_s_t[26].ADATA
a[26] => temp[26].ADATA
a[27] => res_s_t1[27].ADATA
a[27] => res_s_t[27].ADATA
a[27] => temp[27].ADATA
a[28] => res_s_t1[28].ADATA
a[28] => res_s_t[28].ADATA
a[28] => temp[28].ADATA
a[29] => res_s_t1[29].ADATA
a[29] => res_s_t[29].ADATA
a[29] => temp[29].ADATA
a[30] => res_s_t1[30].ADATA
a[30] => res_s_t[30].ADATA
a[30] => temp[30].ADATA
a[31] => res_s_t1[31].ADATA
a[31] => res_s_t[31].ADATA
a[31] => temp[31].ADATA
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
temp_less_than <= temp_less_than~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[0] <= mod_res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[1] <= mod_res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[2] <= mod_res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[3] <= mod_res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[4] <= mod_res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[5] <= mod_res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[6] <= mod_res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[7] <= mod_res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[8] <= mod_res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[9] <= mod_res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[10] <= mod_res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[11] <= mod_res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[12] <= mod_res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[13] <= mod_res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[14] <= mod_res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[15] <= mod_res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[16] <= mod_res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[17] <= mod_res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[18] <= mod_res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[19] <= mod_res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[20] <= mod_res[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[21] <= mod_res[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[22] <= mod_res[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[23] <= mod_res[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[24] <= mod_res[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[25] <= mod_res[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[26] <= mod_res[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[27] <= mod_res[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[28] <= mod_res[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[29] <= mod_res[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[30] <= mod_res[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_res[31] <= mod_res[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU
result[0] <= sub_add_32bit:ins1.port0
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU|sub_add_32bit:ins1
res_sub[0] <= cla_32bit:cla1.port0
res_sub[1] <= cla_32bit:cla1.port0
res_sub[2] <= cla_32bit:cla1.port0
res_sub[3] <= cla_32bit:cla1.port0
res_sub[4] <= cla_32bit:cla1.port0
res_sub[5] <= cla_32bit:cla1.port0
res_sub[6] <= cla_32bit:cla1.port0
res_sub[7] <= cla_32bit:cla1.port0
res_sub[8] <= cla_32bit:cla1.port0
res_sub[9] <= cla_32bit:cla1.port0
res_sub[10] <= cla_32bit:cla1.port0
res_sub[11] <= cla_32bit:cla1.port0
res_sub[12] <= cla_32bit:cla1.port0
res_sub[13] <= cla_32bit:cla1.port0
res_sub[14] <= cla_32bit:cla1.port0
res_sub[15] <= cla_32bit:cla1.port0
res_sub[16] <= cla_32bit:cla1.port0
res_sub[17] <= cla_32bit:cla1.port0
res_sub[18] <= cla_32bit:cla1.port0
res_sub[19] <= cla_32bit:cla1.port0
res_sub[20] <= cla_32bit:cla1.port0
res_sub[21] <= cla_32bit:cla1.port0
res_sub[22] <= cla_32bit:cla1.port0
res_sub[23] <= cla_32bit:cla1.port0
res_sub[24] <= cla_32bit:cla1.port0
res_sub[25] <= cla_32bit:cla1.port0
res_sub[26] <= cla_32bit:cla1.port0
res_sub[27] <= cla_32bit:cla1.port0
res_sub[28] <= cla_32bit:cla1.port0
res_sub[29] <= cla_32bit:cla1.port0
res_sub[30] <= cla_32bit:cla1.port0
res_sub[31] <= cla_32bit:cla1.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
alu_op => alu_op.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU|sub_add_32bit:ins1|xor_32bit:xor1
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
a[4] => xor5.IN0
a[5] => xor6.IN0
a[6] => xor7.IN0
a[7] => xor8.IN0
a[8] => xor9.IN0
a[9] => xor10.IN0
a[10] => xor11.IN0
a[11] => xor12.IN0
a[12] => xor13.IN0
a[13] => xor14.IN0
a[14] => xor15.IN0
a[15] => xor16.IN0
a[16] => xor17.IN0
a[17] => xor18.IN0
a[18] => xor19.IN0
a[19] => xor20.IN0
a[20] => xor21.IN0
a[21] => xor22.IN0
a[22] => xor23.IN0
a[23] => xor24.IN0
a[24] => xor25.IN0
a[25] => xor26.IN0
a[26] => xor27.IN0
a[27] => xor28.IN0
a[28] => xor29.IN0
a[29] => xor30.IN0
a[30] => xor31.IN0
a[31] => xor32.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1
b[4] => xor5.IN1
b[5] => xor6.IN1
b[6] => xor7.IN1
b[7] => xor8.IN1
b[8] => xor9.IN1
b[9] => xor10.IN1
b[10] => xor11.IN1
b[11] => xor12.IN1
b[12] => xor13.IN1
b[13] => xor14.IN1
b[14] => xor15.IN1
b[15] => xor16.IN1
b[16] => xor17.IN1
b[17] => xor18.IN1
b[18] => xor19.IN1
b[19] => xor20.IN1
b[20] => xor21.IN1
b[21] => xor22.IN1
b[22] => xor23.IN1
b[23] => xor24.IN1
b[24] => xor25.IN1
b[25] => xor26.IN1
b[26] => xor27.IN1
b[27] => xor28.IN1
b[28] => xor29.IN1
b[29] => xor30.IN1
b[30] => xor31.IN1
b[31] => xor32.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU|sub_add_32bit:ins1|cla_32bit:cla1
res_sum[0] <= cla_adder4bit:F0_3.port0
res_sum[1] <= cla_adder4bit:F0_3.port0
res_sum[2] <= cla_adder4bit:F0_3.port0
res_sum[3] <= cla_adder4bit:F0_3.port0
res_sum[4] <= cla_adder4bit:F4_7.port0
res_sum[5] <= cla_adder4bit:F4_7.port0
res_sum[6] <= cla_adder4bit:F4_7.port0
res_sum[7] <= cla_adder4bit:F4_7.port0
res_sum[8] <= cla_adder4bit:F8_11.port0
res_sum[9] <= cla_adder4bit:F8_11.port0
res_sum[10] <= cla_adder4bit:F8_11.port0
res_sum[11] <= cla_adder4bit:F8_11.port0
res_sum[12] <= cla_adder4bit:F12_15.port0
res_sum[13] <= cla_adder4bit:F12_15.port0
res_sum[14] <= cla_adder4bit:F12_15.port0
res_sum[15] <= cla_adder4bit:F12_15.port0
res_sum[16] <= cla_adder4bit:F16_19.port0
res_sum[17] <= cla_adder4bit:F16_19.port0
res_sum[18] <= cla_adder4bit:F16_19.port0
res_sum[19] <= cla_adder4bit:F16_19.port0
res_sum[20] <= cla_adder4bit:F20_23.port0
res_sum[21] <= cla_adder4bit:F20_23.port0
res_sum[22] <= cla_adder4bit:F20_23.port0
res_sum[23] <= cla_adder4bit:F20_23.port0
res_sum[24] <= cla_adder4bit:F24_27.port0
res_sum[25] <= cla_adder4bit:F24_27.port0
res_sum[26] <= cla_adder4bit:F24_27.port0
res_sum[27] <= cla_adder4bit:F24_27.port0
res_sum[28] <= cla_adder4bit:F28_31.port0
res_sum[29] <= cla_adder4bit:F28_31.port0
res_sum[30] <= cla_adder4bit:F28_31.port0
res_sum[31] <= cla_adder4bit:F28_31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F0_3
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F4_7
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F8_11
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F12_15
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F16_19
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F20_23
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F24_27
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|less_than32bit:compare_ALU|sub_add_32bit:ins1|cla_32bit:cla1|cla_adder4bit:F28_31
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|sub_add_32bit:substract_ALU
res_sub[0] <= cla_32bit:cla1.port0
res_sub[1] <= cla_32bit:cla1.port0
res_sub[2] <= cla_32bit:cla1.port0
res_sub[3] <= cla_32bit:cla1.port0
res_sub[4] <= cla_32bit:cla1.port0
res_sub[5] <= cla_32bit:cla1.port0
res_sub[6] <= cla_32bit:cla1.port0
res_sub[7] <= cla_32bit:cla1.port0
res_sub[8] <= cla_32bit:cla1.port0
res_sub[9] <= cla_32bit:cla1.port0
res_sub[10] <= cla_32bit:cla1.port0
res_sub[11] <= cla_32bit:cla1.port0
res_sub[12] <= cla_32bit:cla1.port0
res_sub[13] <= cla_32bit:cla1.port0
res_sub[14] <= cla_32bit:cla1.port0
res_sub[15] <= cla_32bit:cla1.port0
res_sub[16] <= cla_32bit:cla1.port0
res_sub[17] <= cla_32bit:cla1.port0
res_sub[18] <= cla_32bit:cla1.port0
res_sub[19] <= cla_32bit:cla1.port0
res_sub[20] <= cla_32bit:cla1.port0
res_sub[21] <= cla_32bit:cla1.port0
res_sub[22] <= cla_32bit:cla1.port0
res_sub[23] <= cla_32bit:cla1.port0
res_sub[24] <= cla_32bit:cla1.port0
res_sub[25] <= cla_32bit:cla1.port0
res_sub[26] <= cla_32bit:cla1.port0
res_sub[27] <= cla_32bit:cla1.port0
res_sub[28] <= cla_32bit:cla1.port0
res_sub[29] <= cla_32bit:cla1.port0
res_sub[30] <= cla_32bit:cla1.port0
res_sub[31] <= cla_32bit:cla1.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
alu_op => alu_op.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|sub_add_32bit:substract_ALU|xor_32bit:xor1
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
a[4] => xor5.IN0
a[5] => xor6.IN0
a[6] => xor7.IN0
a[7] => xor8.IN0
a[8] => xor9.IN0
a[9] => xor10.IN0
a[10] => xor11.IN0
a[11] => xor12.IN0
a[12] => xor13.IN0
a[13] => xor14.IN0
a[14] => xor15.IN0
a[15] => xor16.IN0
a[16] => xor17.IN0
a[17] => xor18.IN0
a[18] => xor19.IN0
a[19] => xor20.IN0
a[20] => xor21.IN0
a[21] => xor22.IN0
a[22] => xor23.IN0
a[23] => xor24.IN0
a[24] => xor25.IN0
a[25] => xor26.IN0
a[26] => xor27.IN0
a[27] => xor28.IN0
a[28] => xor29.IN0
a[29] => xor30.IN0
a[30] => xor31.IN0
a[31] => xor32.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1
b[4] => xor5.IN1
b[5] => xor6.IN1
b[6] => xor7.IN1
b[7] => xor8.IN1
b[8] => xor9.IN1
b[9] => xor10.IN1
b[10] => xor11.IN1
b[11] => xor12.IN1
b[12] => xor13.IN1
b[13] => xor14.IN1
b[14] => xor15.IN1
b[15] => xor16.IN1
b[16] => xor17.IN1
b[17] => xor18.IN1
b[18] => xor19.IN1
b[19] => xor20.IN1
b[20] => xor21.IN1
b[21] => xor22.IN1
b[22] => xor23.IN1
b[23] => xor24.IN1
b[24] => xor25.IN1
b[25] => xor26.IN1
b[26] => xor27.IN1
b[27] => xor28.IN1
b[28] => xor29.IN1
b[29] => xor30.IN1
b[30] => xor31.IN1
b[31] => xor32.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|sub_add_32bit:substract_ALU|cla_32bit:cla1
res_sum[0] <= cla_adder4bit:F0_3.port0
res_sum[1] <= cla_adder4bit:F0_3.port0
res_sum[2] <= cla_adder4bit:F0_3.port0
res_sum[3] <= cla_adder4bit:F0_3.port0
res_sum[4] <= cla_adder4bit:F4_7.port0
res_sum[5] <= cla_adder4bit:F4_7.port0
res_sum[6] <= cla_adder4bit:F4_7.port0
res_sum[7] <= cla_adder4bit:F4_7.port0
res_sum[8] <= cla_adder4bit:F8_11.port0
res_sum[9] <= cla_adder4bit:F8_11.port0
res_sum[10] <= cla_adder4bit:F8_11.port0
res_sum[11] <= cla_adder4bit:F8_11.port0
res_sum[12] <= cla_adder4bit:F12_15.port0
res_sum[13] <= cla_adder4bit:F12_15.port0
res_sum[14] <= cla_adder4bit:F12_15.port0
res_sum[15] <= cla_adder4bit:F12_15.port0
res_sum[16] <= cla_adder4bit:F16_19.port0
res_sum[17] <= cla_adder4bit:F16_19.port0
res_sum[18] <= cla_adder4bit:F16_19.port0
res_sum[19] <= cla_adder4bit:F16_19.port0
res_sum[20] <= cla_adder4bit:F20_23.port0
res_sum[21] <= cla_adder4bit:F20_23.port0
res_sum[22] <= cla_adder4bit:F20_23.port0
res_sum[23] <= cla_adder4bit:F20_23.port0
res_sum[24] <= cla_adder4bit:F24_27.port0
res_sum[25] <= cla_adder4bit:F24_27.port0
res_sum[26] <= cla_adder4bit:F24_27.port0
res_sum[27] <= cla_adder4bit:F24_27.port0
res_sum[28] <= cla_adder4bit:F28_31.port0
res_sum[29] <= cla_adder4bit:F28_31.port0
res_sum[30] <= cla_adder4bit:F28_31.port0
res_sum[31] <= cla_adder4bit:F28_31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|sub_add_32bit:substract_ALU|cla_32bit:cla1|cla_adder4bit:F0_3
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|sub_add_32bit:substract_ALU|cla_32bit:cla1|cla_adder4bit:F4_7
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|sub_add_32bit:substract_ALU|cla_32bit:cla1|cla_adder4bit:F8_11
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|sub_add_32bit:substract_ALU|cla_32bit:cla1|cla_adder4bit:F12_15
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|sub_add_32bit:substract_ALU|cla_32bit:cla1|cla_adder4bit:F16_19
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|sub_add_32bit:substract_ALU|cla_32bit:cla1|cla_adder4bit:F20_23
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|sub_add_32bit:substract_ALU|cla_32bit:cla1|cla_adder4bit:F24_27
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mod_32bit:ins8|mod_dp:data_path|sub_add_32bit:substract_ALU|cla_32bit:cla1|cla_adder4bit:F28_31
res_sum[0] <= s0.DB_MAX_OUTPUT_PORT_TYPE
res_sum[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE
res_sum[2] <= s2.DB_MAX_OUTPUT_PORT_TYPE
res_sum[3] <= s3.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c53.DB_MAX_OUTPUT_PORT_TYPE
a[0] => p0.IN0
a[0] => g0.IN0
a[1] => p1.IN0
a[1] => g1.IN0
a[2] => p2.IN0
a[2] => g2.IN0
a[3] => p3.IN0
a[3] => g3.IN0
b[0] => p0.IN1
b[0] => g0.IN1
b[1] => p1.IN1
b[1] => g1.IN1
b[2] => p2.IN1
b[2] => g2.IN1
b[3] => p3.IN1
b[3] => g3.IN1
c_in => c11.IN1
c_in => c23.IN1
c_in => c35.IN1
c_in => c49.IN1
c_in => s0.IN1


|alu_32bit|mux_8x1_32bit:m1
result[0] <= mux_8x1_4bit:m1.port0
result[1] <= mux_8x1_4bit:m1.port0
result[2] <= mux_8x1_4bit:m1.port0
result[3] <= mux_8x1_4bit:m1.port0
result[4] <= mux_8x1_4bit:m2.port0
result[5] <= mux_8x1_4bit:m2.port0
result[6] <= mux_8x1_4bit:m2.port0
result[7] <= mux_8x1_4bit:m2.port0
result[8] <= mux_8x1_4bit:m3.port0
result[9] <= mux_8x1_4bit:m3.port0
result[10] <= mux_8x1_4bit:m3.port0
result[11] <= mux_8x1_4bit:m3.port0
result[12] <= mux_8x1_4bit:m4.port0
result[13] <= mux_8x1_4bit:m4.port0
result[14] <= mux_8x1_4bit:m4.port0
result[15] <= mux_8x1_4bit:m4.port0
result[16] <= mux_8x1_4bit:m5.port0
result[17] <= mux_8x1_4bit:m5.port0
result[18] <= mux_8x1_4bit:m5.port0
result[19] <= mux_8x1_4bit:m5.port0
result[20] <= mux_8x1_4bit:m6.port0
result[21] <= mux_8x1_4bit:m6.port0
result[22] <= mux_8x1_4bit:m6.port0
result[23] <= mux_8x1_4bit:m6.port0
result[24] <= mux_8x1_4bit:m7.port0
result[25] <= mux_8x1_4bit:m7.port0
result[26] <= mux_8x1_4bit:m7.port0
result[27] <= mux_8x1_4bit:m7.port0
result[28] <= mux_8x1_4bit:m8.port0
result[29] <= mux_8x1_4bit:m8.port0
result[30] <= mux_8x1_4bit:m8.port0
result[31] <= mux_8x1_4bit:m8.port0
op_and[0] => op_and[0].IN1
op_and[1] => op_and[1].IN1
op_and[2] => op_and[2].IN1
op_and[3] => op_and[3].IN1
op_and[4] => op_and[4].IN1
op_and[5] => op_and[5].IN1
op_and[6] => op_and[6].IN1
op_and[7] => op_and[7].IN1
op_and[8] => op_and[8].IN1
op_and[9] => op_and[9].IN1
op_and[10] => op_and[10].IN1
op_and[11] => op_and[11].IN1
op_and[12] => op_and[12].IN1
op_and[13] => op_and[13].IN1
op_and[14] => op_and[14].IN1
op_and[15] => op_and[15].IN1
op_and[16] => op_and[16].IN1
op_and[17] => op_and[17].IN1
op_and[18] => op_and[18].IN1
op_and[19] => op_and[19].IN1
op_and[20] => op_and[20].IN1
op_and[21] => op_and[21].IN1
op_and[22] => op_and[22].IN1
op_and[23] => op_and[23].IN1
op_and[24] => op_and[24].IN1
op_and[25] => op_and[25].IN1
op_and[26] => op_and[26].IN1
op_and[27] => op_and[27].IN1
op_and[28] => op_and[28].IN1
op_and[29] => op_and[29].IN1
op_and[30] => op_and[30].IN1
op_and[31] => op_and[31].IN1
op_or[0] => op_or[0].IN1
op_or[1] => op_or[1].IN1
op_or[2] => op_or[2].IN1
op_or[3] => op_or[3].IN1
op_or[4] => op_or[4].IN1
op_or[5] => op_or[5].IN1
op_or[6] => op_or[6].IN1
op_or[7] => op_or[7].IN1
op_or[8] => op_or[8].IN1
op_or[9] => op_or[9].IN1
op_or[10] => op_or[10].IN1
op_or[11] => op_or[11].IN1
op_or[12] => op_or[12].IN1
op_or[13] => op_or[13].IN1
op_or[14] => op_or[14].IN1
op_or[15] => op_or[15].IN1
op_or[16] => op_or[16].IN1
op_or[17] => op_or[17].IN1
op_or[18] => op_or[18].IN1
op_or[19] => op_or[19].IN1
op_or[20] => op_or[20].IN1
op_or[21] => op_or[21].IN1
op_or[22] => op_or[22].IN1
op_or[23] => op_or[23].IN1
op_or[24] => op_or[24].IN1
op_or[25] => op_or[25].IN1
op_or[26] => op_or[26].IN1
op_or[27] => op_or[27].IN1
op_or[28] => op_or[28].IN1
op_or[29] => op_or[29].IN1
op_or[30] => op_or[30].IN1
op_or[31] => op_or[31].IN1
op_xor[0] => op_xor[0].IN1
op_xor[1] => op_xor[1].IN1
op_xor[2] => op_xor[2].IN1
op_xor[3] => op_xor[3].IN1
op_xor[4] => op_xor[4].IN1
op_xor[5] => op_xor[5].IN1
op_xor[6] => op_xor[6].IN1
op_xor[7] => op_xor[7].IN1
op_xor[8] => op_xor[8].IN1
op_xor[9] => op_xor[9].IN1
op_xor[10] => op_xor[10].IN1
op_xor[11] => op_xor[11].IN1
op_xor[12] => op_xor[12].IN1
op_xor[13] => op_xor[13].IN1
op_xor[14] => op_xor[14].IN1
op_xor[15] => op_xor[15].IN1
op_xor[16] => op_xor[16].IN1
op_xor[17] => op_xor[17].IN1
op_xor[18] => op_xor[18].IN1
op_xor[19] => op_xor[19].IN1
op_xor[20] => op_xor[20].IN1
op_xor[21] => op_xor[21].IN1
op_xor[22] => op_xor[22].IN1
op_xor[23] => op_xor[23].IN1
op_xor[24] => op_xor[24].IN1
op_xor[25] => op_xor[25].IN1
op_xor[26] => op_xor[26].IN1
op_xor[27] => op_xor[27].IN1
op_xor[28] => op_xor[28].IN1
op_xor[29] => op_xor[29].IN1
op_xor[30] => op_xor[30].IN1
op_xor[31] => op_xor[31].IN1
op_nor[0] => op_nor[0].IN1
op_nor[1] => op_nor[1].IN1
op_nor[2] => op_nor[2].IN1
op_nor[3] => op_nor[3].IN1
op_nor[4] => op_nor[4].IN1
op_nor[5] => op_nor[5].IN1
op_nor[6] => op_nor[6].IN1
op_nor[7] => op_nor[7].IN1
op_nor[8] => op_nor[8].IN1
op_nor[9] => op_nor[9].IN1
op_nor[10] => op_nor[10].IN1
op_nor[11] => op_nor[11].IN1
op_nor[12] => op_nor[12].IN1
op_nor[13] => op_nor[13].IN1
op_nor[14] => op_nor[14].IN1
op_nor[15] => op_nor[15].IN1
op_nor[16] => op_nor[16].IN1
op_nor[17] => op_nor[17].IN1
op_nor[18] => op_nor[18].IN1
op_nor[19] => op_nor[19].IN1
op_nor[20] => op_nor[20].IN1
op_nor[21] => op_nor[21].IN1
op_nor[22] => op_nor[22].IN1
op_nor[23] => op_nor[23].IN1
op_nor[24] => op_nor[24].IN1
op_nor[25] => op_nor[25].IN1
op_nor[26] => op_nor[26].IN1
op_nor[27] => op_nor[27].IN1
op_nor[28] => op_nor[28].IN1
op_nor[29] => op_nor[29].IN1
op_nor[30] => op_nor[30].IN1
op_nor[31] => op_nor[31].IN1
op_lessthan[0] => op_lessthan[0].IN1
op_lessthan[1] => op_lessthan[1].IN1
op_lessthan[2] => op_lessthan[2].IN1
op_lessthan[3] => op_lessthan[3].IN1
op_lessthan[4] => op_lessthan[4].IN1
op_lessthan[5] => op_lessthan[5].IN1
op_lessthan[6] => op_lessthan[6].IN1
op_lessthan[7] => op_lessthan[7].IN1
op_lessthan[8] => op_lessthan[8].IN1
op_lessthan[9] => op_lessthan[9].IN1
op_lessthan[10] => op_lessthan[10].IN1
op_lessthan[11] => op_lessthan[11].IN1
op_lessthan[12] => op_lessthan[12].IN1
op_lessthan[13] => op_lessthan[13].IN1
op_lessthan[14] => op_lessthan[14].IN1
op_lessthan[15] => op_lessthan[15].IN1
op_lessthan[16] => op_lessthan[16].IN1
op_lessthan[17] => op_lessthan[17].IN1
op_lessthan[18] => op_lessthan[18].IN1
op_lessthan[19] => op_lessthan[19].IN1
op_lessthan[20] => op_lessthan[20].IN1
op_lessthan[21] => op_lessthan[21].IN1
op_lessthan[22] => op_lessthan[22].IN1
op_lessthan[23] => op_lessthan[23].IN1
op_lessthan[24] => op_lessthan[24].IN1
op_lessthan[25] => op_lessthan[25].IN1
op_lessthan[26] => op_lessthan[26].IN1
op_lessthan[27] => op_lessthan[27].IN1
op_lessthan[28] => op_lessthan[28].IN1
op_lessthan[29] => op_lessthan[29].IN1
op_lessthan[30] => op_lessthan[30].IN1
op_lessthan[31] => op_lessthan[31].IN1
op_add[0] => op_add[0].IN1
op_add[1] => op_add[1].IN1
op_add[2] => op_add[2].IN1
op_add[3] => op_add[3].IN1
op_add[4] => op_add[4].IN1
op_add[5] => op_add[5].IN1
op_add[6] => op_add[6].IN1
op_add[7] => op_add[7].IN1
op_add[8] => op_add[8].IN1
op_add[9] => op_add[9].IN1
op_add[10] => op_add[10].IN1
op_add[11] => op_add[11].IN1
op_add[12] => op_add[12].IN1
op_add[13] => op_add[13].IN1
op_add[14] => op_add[14].IN1
op_add[15] => op_add[15].IN1
op_add[16] => op_add[16].IN1
op_add[17] => op_add[17].IN1
op_add[18] => op_add[18].IN1
op_add[19] => op_add[19].IN1
op_add[20] => op_add[20].IN1
op_add[21] => op_add[21].IN1
op_add[22] => op_add[22].IN1
op_add[23] => op_add[23].IN1
op_add[24] => op_add[24].IN1
op_add[25] => op_add[25].IN1
op_add[26] => op_add[26].IN1
op_add[27] => op_add[27].IN1
op_add[28] => op_add[28].IN1
op_add[29] => op_add[29].IN1
op_add[30] => op_add[30].IN1
op_add[31] => op_add[31].IN1
op_sub[0] => op_sub[0].IN1
op_sub[1] => op_sub[1].IN1
op_sub[2] => op_sub[2].IN1
op_sub[3] => op_sub[3].IN1
op_sub[4] => op_sub[4].IN1
op_sub[5] => op_sub[5].IN1
op_sub[6] => op_sub[6].IN1
op_sub[7] => op_sub[7].IN1
op_sub[8] => op_sub[8].IN1
op_sub[9] => op_sub[9].IN1
op_sub[10] => op_sub[10].IN1
op_sub[11] => op_sub[11].IN1
op_sub[12] => op_sub[12].IN1
op_sub[13] => op_sub[13].IN1
op_sub[14] => op_sub[14].IN1
op_sub[15] => op_sub[15].IN1
op_sub[16] => op_sub[16].IN1
op_sub[17] => op_sub[17].IN1
op_sub[18] => op_sub[18].IN1
op_sub[19] => op_sub[19].IN1
op_sub[20] => op_sub[20].IN1
op_sub[21] => op_sub[21].IN1
op_sub[22] => op_sub[22].IN1
op_sub[23] => op_sub[23].IN1
op_sub[24] => op_sub[24].IN1
op_sub[25] => op_sub[25].IN1
op_sub[26] => op_sub[26].IN1
op_sub[27] => op_sub[27].IN1
op_sub[28] => op_sub[28].IN1
op_sub[29] => op_sub[29].IN1
op_sub[30] => op_sub[30].IN1
op_sub[31] => op_sub[31].IN1
op_mod[0] => op_mod[0].IN1
op_mod[1] => op_mod[1].IN1
op_mod[2] => op_mod[2].IN1
op_mod[3] => op_mod[3].IN1
op_mod[4] => op_mod[4].IN1
op_mod[5] => op_mod[5].IN1
op_mod[6] => op_mod[6].IN1
op_mod[7] => op_mod[7].IN1
op_mod[8] => op_mod[8].IN1
op_mod[9] => op_mod[9].IN1
op_mod[10] => op_mod[10].IN1
op_mod[11] => op_mod[11].IN1
op_mod[12] => op_mod[12].IN1
op_mod[13] => op_mod[13].IN1
op_mod[14] => op_mod[14].IN1
op_mod[15] => op_mod[15].IN1
op_mod[16] => op_mod[16].IN1
op_mod[17] => op_mod[17].IN1
op_mod[18] => op_mod[18].IN1
op_mod[19] => op_mod[19].IN1
op_mod[20] => op_mod[20].IN1
op_mod[21] => op_mod[21].IN1
op_mod[22] => op_mod[22].IN1
op_mod[23] => op_mod[23].IN1
op_mod[24] => op_mod[24].IN1
op_mod[25] => op_mod[25].IN1
op_mod[26] => op_mod[26].IN1
op_mod[27] => op_mod[27].IN1
op_mod[28] => op_mod[28].IN1
op_mod[29] => op_mod[29].IN1
op_mod[30] => op_mod[30].IN1
op_mod[31] => op_mod[31].IN1
sel[0] => sel[0].IN8
sel[1] => sel[1].IN8
sel[2] => sel[2].IN8


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m1
result[0] <= mux_8x1_1bit:m1.port0
result[1] <= mux_8x1_1bit:m2.port0
result[2] <= mux_8x1_1bit:m3.port0
result[3] <= mux_8x1_1bit:m4.port0
op_and[0] => op_and[0].IN1
op_and[1] => op_and[1].IN1
op_and[2] => op_and[2].IN1
op_and[3] => op_and[3].IN1
op_or[0] => op_or[0].IN1
op_or[1] => op_or[1].IN1
op_or[2] => op_or[2].IN1
op_or[3] => op_or[3].IN1
op_xor[0] => op_xor[0].IN1
op_xor[1] => op_xor[1].IN1
op_xor[2] => op_xor[2].IN1
op_xor[3] => op_xor[3].IN1
op_nor[0] => op_nor[0].IN1
op_nor[1] => op_nor[1].IN1
op_nor[2] => op_nor[2].IN1
op_nor[3] => op_nor[3].IN1
op_lessthan[0] => op_lessthan[0].IN1
op_lessthan[1] => op_lessthan[1].IN1
op_lessthan[2] => op_lessthan[2].IN1
op_lessthan[3] => op_lessthan[3].IN1
op_add[0] => op_add[0].IN1
op_add[1] => op_add[1].IN1
op_add[2] => op_add[2].IN1
op_add[3] => op_add[3].IN1
op_sub[0] => op_sub[0].IN1
op_sub[1] => op_sub[1].IN1
op_sub[2] => op_sub[2].IN1
op_sub[3] => op_sub[3].IN1
op_mod[0] => op_mod[0].IN1
op_mod[1] => op_mod[1].IN1
op_mod[2] => op_mod[2].IN1
op_mod[3] => op_mod[3].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN4
sel[2] => sel[2].IN4


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m1|mux_8x1_1bit:m1
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m1|mux_8x1_1bit:m2
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m1|mux_8x1_1bit:m3
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m1|mux_8x1_1bit:m4
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m2
result[0] <= mux_8x1_1bit:m1.port0
result[1] <= mux_8x1_1bit:m2.port0
result[2] <= mux_8x1_1bit:m3.port0
result[3] <= mux_8x1_1bit:m4.port0
op_and[0] => op_and[0].IN1
op_and[1] => op_and[1].IN1
op_and[2] => op_and[2].IN1
op_and[3] => op_and[3].IN1
op_or[0] => op_or[0].IN1
op_or[1] => op_or[1].IN1
op_or[2] => op_or[2].IN1
op_or[3] => op_or[3].IN1
op_xor[0] => op_xor[0].IN1
op_xor[1] => op_xor[1].IN1
op_xor[2] => op_xor[2].IN1
op_xor[3] => op_xor[3].IN1
op_nor[0] => op_nor[0].IN1
op_nor[1] => op_nor[1].IN1
op_nor[2] => op_nor[2].IN1
op_nor[3] => op_nor[3].IN1
op_lessthan[0] => op_lessthan[0].IN1
op_lessthan[1] => op_lessthan[1].IN1
op_lessthan[2] => op_lessthan[2].IN1
op_lessthan[3] => op_lessthan[3].IN1
op_add[0] => op_add[0].IN1
op_add[1] => op_add[1].IN1
op_add[2] => op_add[2].IN1
op_add[3] => op_add[3].IN1
op_sub[0] => op_sub[0].IN1
op_sub[1] => op_sub[1].IN1
op_sub[2] => op_sub[2].IN1
op_sub[3] => op_sub[3].IN1
op_mod[0] => op_mod[0].IN1
op_mod[1] => op_mod[1].IN1
op_mod[2] => op_mod[2].IN1
op_mod[3] => op_mod[3].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN4
sel[2] => sel[2].IN4


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m2|mux_8x1_1bit:m1
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m2|mux_8x1_1bit:m2
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m2|mux_8x1_1bit:m3
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m2|mux_8x1_1bit:m4
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m3
result[0] <= mux_8x1_1bit:m1.port0
result[1] <= mux_8x1_1bit:m2.port0
result[2] <= mux_8x1_1bit:m3.port0
result[3] <= mux_8x1_1bit:m4.port0
op_and[0] => op_and[0].IN1
op_and[1] => op_and[1].IN1
op_and[2] => op_and[2].IN1
op_and[3] => op_and[3].IN1
op_or[0] => op_or[0].IN1
op_or[1] => op_or[1].IN1
op_or[2] => op_or[2].IN1
op_or[3] => op_or[3].IN1
op_xor[0] => op_xor[0].IN1
op_xor[1] => op_xor[1].IN1
op_xor[2] => op_xor[2].IN1
op_xor[3] => op_xor[3].IN1
op_nor[0] => op_nor[0].IN1
op_nor[1] => op_nor[1].IN1
op_nor[2] => op_nor[2].IN1
op_nor[3] => op_nor[3].IN1
op_lessthan[0] => op_lessthan[0].IN1
op_lessthan[1] => op_lessthan[1].IN1
op_lessthan[2] => op_lessthan[2].IN1
op_lessthan[3] => op_lessthan[3].IN1
op_add[0] => op_add[0].IN1
op_add[1] => op_add[1].IN1
op_add[2] => op_add[2].IN1
op_add[3] => op_add[3].IN1
op_sub[0] => op_sub[0].IN1
op_sub[1] => op_sub[1].IN1
op_sub[2] => op_sub[2].IN1
op_sub[3] => op_sub[3].IN1
op_mod[0] => op_mod[0].IN1
op_mod[1] => op_mod[1].IN1
op_mod[2] => op_mod[2].IN1
op_mod[3] => op_mod[3].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN4
sel[2] => sel[2].IN4


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m3|mux_8x1_1bit:m1
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m3|mux_8x1_1bit:m2
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m3|mux_8x1_1bit:m3
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m3|mux_8x1_1bit:m4
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m4
result[0] <= mux_8x1_1bit:m1.port0
result[1] <= mux_8x1_1bit:m2.port0
result[2] <= mux_8x1_1bit:m3.port0
result[3] <= mux_8x1_1bit:m4.port0
op_and[0] => op_and[0].IN1
op_and[1] => op_and[1].IN1
op_and[2] => op_and[2].IN1
op_and[3] => op_and[3].IN1
op_or[0] => op_or[0].IN1
op_or[1] => op_or[1].IN1
op_or[2] => op_or[2].IN1
op_or[3] => op_or[3].IN1
op_xor[0] => op_xor[0].IN1
op_xor[1] => op_xor[1].IN1
op_xor[2] => op_xor[2].IN1
op_xor[3] => op_xor[3].IN1
op_nor[0] => op_nor[0].IN1
op_nor[1] => op_nor[1].IN1
op_nor[2] => op_nor[2].IN1
op_nor[3] => op_nor[3].IN1
op_lessthan[0] => op_lessthan[0].IN1
op_lessthan[1] => op_lessthan[1].IN1
op_lessthan[2] => op_lessthan[2].IN1
op_lessthan[3] => op_lessthan[3].IN1
op_add[0] => op_add[0].IN1
op_add[1] => op_add[1].IN1
op_add[2] => op_add[2].IN1
op_add[3] => op_add[3].IN1
op_sub[0] => op_sub[0].IN1
op_sub[1] => op_sub[1].IN1
op_sub[2] => op_sub[2].IN1
op_sub[3] => op_sub[3].IN1
op_mod[0] => op_mod[0].IN1
op_mod[1] => op_mod[1].IN1
op_mod[2] => op_mod[2].IN1
op_mod[3] => op_mod[3].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN4
sel[2] => sel[2].IN4


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m4|mux_8x1_1bit:m1
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m4|mux_8x1_1bit:m2
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m4|mux_8x1_1bit:m3
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m4|mux_8x1_1bit:m4
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m5
result[0] <= mux_8x1_1bit:m1.port0
result[1] <= mux_8x1_1bit:m2.port0
result[2] <= mux_8x1_1bit:m3.port0
result[3] <= mux_8x1_1bit:m4.port0
op_and[0] => op_and[0].IN1
op_and[1] => op_and[1].IN1
op_and[2] => op_and[2].IN1
op_and[3] => op_and[3].IN1
op_or[0] => op_or[0].IN1
op_or[1] => op_or[1].IN1
op_or[2] => op_or[2].IN1
op_or[3] => op_or[3].IN1
op_xor[0] => op_xor[0].IN1
op_xor[1] => op_xor[1].IN1
op_xor[2] => op_xor[2].IN1
op_xor[3] => op_xor[3].IN1
op_nor[0] => op_nor[0].IN1
op_nor[1] => op_nor[1].IN1
op_nor[2] => op_nor[2].IN1
op_nor[3] => op_nor[3].IN1
op_lessthan[0] => op_lessthan[0].IN1
op_lessthan[1] => op_lessthan[1].IN1
op_lessthan[2] => op_lessthan[2].IN1
op_lessthan[3] => op_lessthan[3].IN1
op_add[0] => op_add[0].IN1
op_add[1] => op_add[1].IN1
op_add[2] => op_add[2].IN1
op_add[3] => op_add[3].IN1
op_sub[0] => op_sub[0].IN1
op_sub[1] => op_sub[1].IN1
op_sub[2] => op_sub[2].IN1
op_sub[3] => op_sub[3].IN1
op_mod[0] => op_mod[0].IN1
op_mod[1] => op_mod[1].IN1
op_mod[2] => op_mod[2].IN1
op_mod[3] => op_mod[3].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN4
sel[2] => sel[2].IN4


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m5|mux_8x1_1bit:m1
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m5|mux_8x1_1bit:m2
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m5|mux_8x1_1bit:m3
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m5|mux_8x1_1bit:m4
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m6
result[0] <= mux_8x1_1bit:m1.port0
result[1] <= mux_8x1_1bit:m2.port0
result[2] <= mux_8x1_1bit:m3.port0
result[3] <= mux_8x1_1bit:m4.port0
op_and[0] => op_and[0].IN1
op_and[1] => op_and[1].IN1
op_and[2] => op_and[2].IN1
op_and[3] => op_and[3].IN1
op_or[0] => op_or[0].IN1
op_or[1] => op_or[1].IN1
op_or[2] => op_or[2].IN1
op_or[3] => op_or[3].IN1
op_xor[0] => op_xor[0].IN1
op_xor[1] => op_xor[1].IN1
op_xor[2] => op_xor[2].IN1
op_xor[3] => op_xor[3].IN1
op_nor[0] => op_nor[0].IN1
op_nor[1] => op_nor[1].IN1
op_nor[2] => op_nor[2].IN1
op_nor[3] => op_nor[3].IN1
op_lessthan[0] => op_lessthan[0].IN1
op_lessthan[1] => op_lessthan[1].IN1
op_lessthan[2] => op_lessthan[2].IN1
op_lessthan[3] => op_lessthan[3].IN1
op_add[0] => op_add[0].IN1
op_add[1] => op_add[1].IN1
op_add[2] => op_add[2].IN1
op_add[3] => op_add[3].IN1
op_sub[0] => op_sub[0].IN1
op_sub[1] => op_sub[1].IN1
op_sub[2] => op_sub[2].IN1
op_sub[3] => op_sub[3].IN1
op_mod[0] => op_mod[0].IN1
op_mod[1] => op_mod[1].IN1
op_mod[2] => op_mod[2].IN1
op_mod[3] => op_mod[3].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN4
sel[2] => sel[2].IN4


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m6|mux_8x1_1bit:m1
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m6|mux_8x1_1bit:m2
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m6|mux_8x1_1bit:m3
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m6|mux_8x1_1bit:m4
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m7
result[0] <= mux_8x1_1bit:m1.port0
result[1] <= mux_8x1_1bit:m2.port0
result[2] <= mux_8x1_1bit:m3.port0
result[3] <= mux_8x1_1bit:m4.port0
op_and[0] => op_and[0].IN1
op_and[1] => op_and[1].IN1
op_and[2] => op_and[2].IN1
op_and[3] => op_and[3].IN1
op_or[0] => op_or[0].IN1
op_or[1] => op_or[1].IN1
op_or[2] => op_or[2].IN1
op_or[3] => op_or[3].IN1
op_xor[0] => op_xor[0].IN1
op_xor[1] => op_xor[1].IN1
op_xor[2] => op_xor[2].IN1
op_xor[3] => op_xor[3].IN1
op_nor[0] => op_nor[0].IN1
op_nor[1] => op_nor[1].IN1
op_nor[2] => op_nor[2].IN1
op_nor[3] => op_nor[3].IN1
op_lessthan[0] => op_lessthan[0].IN1
op_lessthan[1] => op_lessthan[1].IN1
op_lessthan[2] => op_lessthan[2].IN1
op_lessthan[3] => op_lessthan[3].IN1
op_add[0] => op_add[0].IN1
op_add[1] => op_add[1].IN1
op_add[2] => op_add[2].IN1
op_add[3] => op_add[3].IN1
op_sub[0] => op_sub[0].IN1
op_sub[1] => op_sub[1].IN1
op_sub[2] => op_sub[2].IN1
op_sub[3] => op_sub[3].IN1
op_mod[0] => op_mod[0].IN1
op_mod[1] => op_mod[1].IN1
op_mod[2] => op_mod[2].IN1
op_mod[3] => op_mod[3].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN4
sel[2] => sel[2].IN4


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m7|mux_8x1_1bit:m1
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m7|mux_8x1_1bit:m2
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m7|mux_8x1_1bit:m3
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m7|mux_8x1_1bit:m4
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m8
result[0] <= mux_8x1_1bit:m1.port0
result[1] <= mux_8x1_1bit:m2.port0
result[2] <= mux_8x1_1bit:m3.port0
result[3] <= mux_8x1_1bit:m4.port0
op_and[0] => op_and[0].IN1
op_and[1] => op_and[1].IN1
op_and[2] => op_and[2].IN1
op_and[3] => op_and[3].IN1
op_or[0] => op_or[0].IN1
op_or[1] => op_or[1].IN1
op_or[2] => op_or[2].IN1
op_or[3] => op_or[3].IN1
op_xor[0] => op_xor[0].IN1
op_xor[1] => op_xor[1].IN1
op_xor[2] => op_xor[2].IN1
op_xor[3] => op_xor[3].IN1
op_nor[0] => op_nor[0].IN1
op_nor[1] => op_nor[1].IN1
op_nor[2] => op_nor[2].IN1
op_nor[3] => op_nor[3].IN1
op_lessthan[0] => op_lessthan[0].IN1
op_lessthan[1] => op_lessthan[1].IN1
op_lessthan[2] => op_lessthan[2].IN1
op_lessthan[3] => op_lessthan[3].IN1
op_add[0] => op_add[0].IN1
op_add[1] => op_add[1].IN1
op_add[2] => op_add[2].IN1
op_add[3] => op_add[3].IN1
op_sub[0] => op_sub[0].IN1
op_sub[1] => op_sub[1].IN1
op_sub[2] => op_sub[2].IN1
op_sub[3] => op_sub[3].IN1
op_mod[0] => op_mod[0].IN1
op_mod[1] => op_mod[1].IN1
op_mod[2] => op_mod[2].IN1
op_mod[3] => op_mod[3].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN4
sel[2] => sel[2].IN4


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m8|mux_8x1_1bit:m1
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m8|mux_8x1_1bit:m2
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m8|mux_8x1_1bit:m3
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


|alu_32bit|mux_8x1_32bit:m1|mux_8x1_4bit:m8|mux_8x1_1bit:m4
result <= b7.DB_MAX_OUTPUT_PORT_TYPE
op_and => a3.IN1
op_or => a6.IN1
op_xor => a9.IN1
op_nor => a12.IN1
op_lessthan => a15.IN1
op_add => a18.IN1
op_sub => a21.IN1
op_mod => a24.IN1
sel[0] => a4.IN0
sel[0] => a10.IN0
sel[0] => a16.IN0
sel[0] => a22.IN0
sel[0] => a1.IN0
sel[0] => a7.IN0
sel[0] => a13.IN0
sel[0] => a19.IN0
sel[1] => a7.IN1
sel[1] => a10.IN1
sel[1] => a19.IN1
sel[1] => a22.IN1
sel[1] => a1.IN1
sel[1] => a4.IN1
sel[1] => a13.IN1
sel[1] => a16.IN1
sel[2] => a14.IN1
sel[2] => a17.IN1
sel[2] => a20.IN1
sel[2] => a23.IN1
sel[2] => a2.IN1
sel[2] => a5.IN1
sel[2] => a8.IN1
sel[2] => a11.IN1


