--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ProgramData\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 3 -n 3 -fastpaths -xml clock.twx clock.ncd -o clock.twr clock.pcf -ucf
clock.ucf

Design file:              clock.ncd
Physical constraint file: clock.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock OSC to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
BUZZER      |        12.247(R)|      SLOW  |         6.913(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<0>   |        12.743(R)|      SLOW  |         6.953(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<1>   |        12.427(R)|      SLOW  |         6.913(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<2>   |        12.525(R)|      SLOW  |         7.257(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<3>   |        12.987(R)|      SLOW  |         7.172(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<4>   |        12.754(R)|      SLOW  |         7.453(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<5>   |        12.893(R)|      SLOW  |         7.421(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<6>   |        13.015(R)|      SLOW  |         7.219(R)|      FAST  |XLXN_41           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
BUZZER      |        10.931(R)|      SLOW  |         6.056(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<0>   |        11.427(R)|      SLOW  |         6.096(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<1>   |        11.111(R)|      SLOW  |         6.056(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<2>   |        11.209(R)|      SLOW  |         6.400(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<3>   |        11.671(R)|      SLOW  |         6.315(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<4>   |        11.438(R)|      SLOW  |         6.596(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<5>   |        11.577(R)|      SLOW  |         6.564(R)|      FAST  |XLXN_41           |   0.000|
SEVSEG<6>   |        11.699(R)|      SLOW  |         6.362(R)|      FAST  |XLXN_41           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    1.985|         |         |    0.895|
SW             |    1.985|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    1.985|         |         |         |
SW             |    1.985|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 23 06:26:02 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



