
stm32_examples.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000880  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a2c  08000a2c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000a2c  08000a2c  00010a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000a30  08000a30  00010a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08000a34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          00000020  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000034  20000034  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   00002413  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000846  00000000  00000000  00022457  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000001b8  00000000  00000000  00022ca0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000150  00000000  00000000  00022e58  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001036  00000000  00000000  00022fa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00000d8a  00000000  00000000  00023fde  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00024d68  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000004b8  00000000  00000000  00024de4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000014 	.word	0x20000014
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000a14 	.word	0x08000a14

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000018 	.word	0x20000018
 80001e8:	08000a14 	.word	0x08000a14

080001ec <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	4603      	mov	r3, r0
 80001f4:	6039      	str	r1, [r7, #0]
 80001f6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80001f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	da0b      	bge.n	8000218 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000200:	490d      	ldr	r1, [pc, #52]	; (8000238 <NVIC_SetPriority+0x4c>)
 8000202:	79fb      	ldrb	r3, [r7, #7]
 8000204:	f003 030f 	and.w	r3, r3, #15
 8000208:	3b04      	subs	r3, #4
 800020a:	683a      	ldr	r2, [r7, #0]
 800020c:	b2d2      	uxtb	r2, r2
 800020e:	0112      	lsls	r2, r2, #4
 8000210:	b2d2      	uxtb	r2, r2
 8000212:	440b      	add	r3, r1
 8000214:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000216:	e009      	b.n	800022c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000218:	4908      	ldr	r1, [pc, #32]	; (800023c <NVIC_SetPriority+0x50>)
 800021a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800021e:	683a      	ldr	r2, [r7, #0]
 8000220:	b2d2      	uxtb	r2, r2
 8000222:	0112      	lsls	r2, r2, #4
 8000224:	b2d2      	uxtb	r2, r2
 8000226:	440b      	add	r3, r1
 8000228:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800022c:	bf00      	nop
 800022e:	370c      	adds	r7, #12
 8000230:	46bd      	mov	sp, r7
 8000232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000236:	4770      	bx	lr
 8000238:	e000ed00 	.word	0xe000ed00
 800023c:	e000e100 	.word	0xe000e100

08000240 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	3b01      	subs	r3, #1
 800024c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000250:	d301      	bcc.n	8000256 <SysTick_Config+0x16>
 8000252:	2301      	movs	r3, #1
 8000254:	e00f      	b.n	8000276 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8000256:	4a0a      	ldr	r2, [pc, #40]	; (8000280 <SysTick_Config+0x40>)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	3b01      	subs	r3, #1
 800025c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800025e:	210f      	movs	r1, #15
 8000260:	f04f 30ff 	mov.w	r0, #4294967295
 8000264:	f7ff ffc2 	bl	80001ec <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000268:	4b05      	ldr	r3, [pc, #20]	; (8000280 <SysTick_Config+0x40>)
 800026a:	2200      	movs	r2, #0
 800026c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800026e:	4b04      	ldr	r3, [pc, #16]	; (8000280 <SysTick_Config+0x40>)
 8000270:	2207      	movs	r2, #7
 8000272:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000274:	2300      	movs	r3, #0
}
 8000276:	4618      	mov	r0, r3
 8000278:	3708      	adds	r7, #8
 800027a:	46bd      	mov	sp, r7
 800027c:	bd80      	pop	{r7, pc}
 800027e:	bf00      	nop
 8000280:	e000e010 	.word	0xe000e010

08000284 <SysTick_Init>:
#include "SysTick.h"


void SysTick_Init(void)

{
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
	uint32_t returnCode;

	/*Update clock configuration*/
	SystemCoreClockUpdate();
 800028a:	f000 faa7 	bl	80007dc <SystemCoreClockUpdate>

	/*check clock configuration*/
	if(SystemCoreClock != (uint32_t) 180000000)
 800028e:	4b0e      	ldr	r3, [pc, #56]	; (80002c8 <SysTick_Init+0x44>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	4a0e      	ldr	r2, [pc, #56]	; (80002cc <SysTick_Init+0x48>)
 8000294:	4293      	cmp	r3, r2
 8000296:	d000      	beq.n	800029a <SysTick_Init+0x16>
	{
		/*clock configuration is not OK*/
		while(1);
 8000298:	e7fe      	b.n	8000298 <SysTick_Init+0x14>
		/*clock configuration is OK*/
		//SysTick_IncrementTicks_cb();
	}

	/* Configure SysTick to generate an interrupt every millisecond*/
	returnCode = SysTick_Config(SystemCoreClock / 1000);
 800029a:	4b0b      	ldr	r3, [pc, #44]	; (80002c8 <SysTick_Init+0x44>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	4a0c      	ldr	r2, [pc, #48]	; (80002d0 <SysTick_Init+0x4c>)
 80002a0:	fba2 2303 	umull	r2, r3, r2, r3
 80002a4:	099b      	lsrs	r3, r3, #6
 80002a6:	4618      	mov	r0, r3
 80002a8:	f7ff ffca 	bl	8000240 <SysTick_Config>
 80002ac:	6078      	str	r0, [r7, #4]

	/*check return code for errors */

	if(returnCode != 0)
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d000      	beq.n	80002b6 <SysTick_Init+0x32>
	{
		/*SysTick Configuration failed*/
		while (1);
 80002b4:	e7fe      	b.n	80002b4 <SysTick_Init+0x30>
	{
		/*SysTick Configuration OK*/
		//SysTick_IncrementTicks_cb();
	}

	NVIC_SetPriority(SysTick_IRQn , 0);
 80002b6:	2100      	movs	r1, #0
 80002b8:	f04f 30ff 	mov.w	r0, #4294967295
 80002bc:	f7ff ff96 	bl	80001ec <NVIC_SetPriority>
}
 80002c0:	bf00      	nop
 80002c2:	3708      	adds	r7, #8
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	20000000 	.word	0x20000000
 80002cc:	0aba9500 	.word	0x0aba9500
 80002d0:	10624dd3 	.word	0x10624dd3

080002d4 <SysTick_Delay>:
	return (SysTickCounter);

}

void SysTick_Delay (uint32_t wait_time_ms)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b085      	sub	sp, #20
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]

	/*store start tick*/
	uint32_t startTick = SysTickCounter;
 80002dc:	4b08      	ldr	r3, [pc, #32]	; (8000300 <SysTick_Delay+0x2c>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	60fb      	str	r3, [r7, #12]
	//SysTickCounter ++;
	/*Loop until timeout*/
	while((SysTickCounter - startTick) < wait_time_ms);
 80002e2:	bf00      	nop
 80002e4:	4b06      	ldr	r3, [pc, #24]	; (8000300 <SysTick_Delay+0x2c>)
 80002e6:	681a      	ldr	r2, [r3, #0]
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	1ad2      	subs	r2, r2, r3
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	429a      	cmp	r2, r3
 80002f0:	d3f8      	bcc.n	80002e4 <SysTick_Delay+0x10>

}
 80002f2:	bf00      	nop
 80002f4:	3714      	adds	r7, #20
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	20000030 	.word	0x20000030

08000304 <GPIO_init_LED>:
 */

#include "gpio.h"

void GPIO_init_LED(Led_Type led)
{
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	4603      	mov	r3, r0
 800030c:	71fb      	strb	r3, [r7, #7]
	switch (led)
 800030e:	79fb      	ldrb	r3, [r7, #7]
 8000310:	2b00      	cmp	r3, #0
 8000312:	d002      	beq.n	800031a <GPIO_init_LED+0x16>
 8000314:	2b02      	cmp	r3, #2
 8000316:	d033      	beq.n	8000380 <GPIO_init_LED+0x7c>
			GPIOG->PUPDR &= ~(GPIO_PUPDR_PUPDR14);


			break;
	default:
		break;
 8000318:	e065      	b.n	80003e6 <GPIO_init_LED+0xe2>
		RCC->AHB1ENR |= RCC_AHB1ENR_GPIOGEN;
 800031a:	4a36      	ldr	r2, [pc, #216]	; (80003f4 <GPIO_init_LED+0xf0>)
 800031c:	4b35      	ldr	r3, [pc, #212]	; (80003f4 <GPIO_init_LED+0xf0>)
 800031e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000324:	6313      	str	r3, [r2, #48]	; 0x30
		GPIOG->MODER |= GPIO_MODER_MODER13_0;
 8000326:	4a34      	ldr	r2, [pc, #208]	; (80003f8 <GPIO_init_LED+0xf4>)
 8000328:	4b33      	ldr	r3, [pc, #204]	; (80003f8 <GPIO_init_LED+0xf4>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000330:	6013      	str	r3, [r2, #0]
		GPIOG->OTYPER &= ~(GPIO_OTYPER_OT_13);
 8000332:	4a31      	ldr	r2, [pc, #196]	; (80003f8 <GPIO_init_LED+0xf4>)
 8000334:	4b30      	ldr	r3, [pc, #192]	; (80003f8 <GPIO_init_LED+0xf4>)
 8000336:	685b      	ldr	r3, [r3, #4]
 8000338:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800033c:	6053      	str	r3, [r2, #4]
		GPIOG->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR13_0 | GPIO_OSPEEDER_OSPEEDR13_1);
 800033e:	4a2e      	ldr	r2, [pc, #184]	; (80003f8 <GPIO_init_LED+0xf4>)
 8000340:	4b2d      	ldr	r3, [pc, #180]	; (80003f8 <GPIO_init_LED+0xf4>)
 8000342:	689b      	ldr	r3, [r3, #8]
 8000344:	f043 6340 	orr.w	r3, r3, #201326592	; 0xc000000
 8000348:	6093      	str	r3, [r2, #8]
		RCC->APB2ENR |= RCC_APB2LPENR_SYSCFGLPEN;
 800034a:	4a2a      	ldr	r2, [pc, #168]	; (80003f4 <GPIO_init_LED+0xf0>)
 800034c:	4b29      	ldr	r3, [pc, #164]	; (80003f4 <GPIO_init_LED+0xf0>)
 800034e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000350:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000354:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->CMPCR |= SYSCFG_CMPCR_CMP_PD;
 8000356:	4a29      	ldr	r2, [pc, #164]	; (80003fc <GPIO_init_LED+0xf8>)
 8000358:	4b28      	ldr	r3, [pc, #160]	; (80003fc <GPIO_init_LED+0xf8>)
 800035a:	6a1b      	ldr	r3, [r3, #32]
 800035c:	f043 0301 	orr.w	r3, r3, #1
 8000360:	6213      	str	r3, [r2, #32]
		while ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY) != SYSCFG_CMPCR_READY);
 8000362:	bf00      	nop
 8000364:	4b25      	ldr	r3, [pc, #148]	; (80003fc <GPIO_init_LED+0xf8>)
 8000366:	6a1b      	ldr	r3, [r3, #32]
 8000368:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800036c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000370:	d1f8      	bne.n	8000364 <GPIO_init_LED+0x60>
		GPIOG->PUPDR &= ~(GPIO_PUPDR_PUPDR13);
 8000372:	4a21      	ldr	r2, [pc, #132]	; (80003f8 <GPIO_init_LED+0xf4>)
 8000374:	4b20      	ldr	r3, [pc, #128]	; (80003f8 <GPIO_init_LED+0xf4>)
 8000376:	68db      	ldr	r3, [r3, #12]
 8000378:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800037c:	60d3      	str	r3, [r2, #12]
		break;
 800037e:	e032      	b.n	80003e6 <GPIO_init_LED+0xe2>
			RCC->AHB1ENR |= RCC_AHB1ENR_GPIOGEN;
 8000380:	4a1c      	ldr	r2, [pc, #112]	; (80003f4 <GPIO_init_LED+0xf0>)
 8000382:	4b1c      	ldr	r3, [pc, #112]	; (80003f4 <GPIO_init_LED+0xf0>)
 8000384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800038a:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOG->MODER |= GPIO_MODER_MODER14_0;
 800038c:	4a1a      	ldr	r2, [pc, #104]	; (80003f8 <GPIO_init_LED+0xf4>)
 800038e:	4b1a      	ldr	r3, [pc, #104]	; (80003f8 <GPIO_init_LED+0xf4>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000396:	6013      	str	r3, [r2, #0]
			GPIOG->OTYPER &= ~(GPIO_OTYPER_OT_14);
 8000398:	4a17      	ldr	r2, [pc, #92]	; (80003f8 <GPIO_init_LED+0xf4>)
 800039a:	4b17      	ldr	r3, [pc, #92]	; (80003f8 <GPIO_init_LED+0xf4>)
 800039c:	685b      	ldr	r3, [r3, #4]
 800039e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80003a2:	6053      	str	r3, [r2, #4]
			GPIOG->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR14_0 | GPIO_OSPEEDER_OSPEEDR14_1);
 80003a4:	4a14      	ldr	r2, [pc, #80]	; (80003f8 <GPIO_init_LED+0xf4>)
 80003a6:	4b14      	ldr	r3, [pc, #80]	; (80003f8 <GPIO_init_LED+0xf4>)
 80003a8:	689b      	ldr	r3, [r3, #8]
 80003aa:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 80003ae:	6093      	str	r3, [r2, #8]
			RCC->APB2ENR |= RCC_APB2LPENR_SYSCFGLPEN;
 80003b0:	4a10      	ldr	r2, [pc, #64]	; (80003f4 <GPIO_init_LED+0xf0>)
 80003b2:	4b10      	ldr	r3, [pc, #64]	; (80003f4 <GPIO_init_LED+0xf0>)
 80003b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80003b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ba:	6453      	str	r3, [r2, #68]	; 0x44
			SYSCFG->CMPCR |= SYSCFG_CMPCR_CMP_PD;
 80003bc:	4a0f      	ldr	r2, [pc, #60]	; (80003fc <GPIO_init_LED+0xf8>)
 80003be:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <GPIO_init_LED+0xf8>)
 80003c0:	6a1b      	ldr	r3, [r3, #32]
 80003c2:	f043 0301 	orr.w	r3, r3, #1
 80003c6:	6213      	str	r3, [r2, #32]
			while ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY) != SYSCFG_CMPCR_READY);
 80003c8:	bf00      	nop
 80003ca:	4b0c      	ldr	r3, [pc, #48]	; (80003fc <GPIO_init_LED+0xf8>)
 80003cc:	6a1b      	ldr	r3, [r3, #32]
 80003ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80003d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80003d6:	d1f8      	bne.n	80003ca <GPIO_init_LED+0xc6>
			GPIOG->PUPDR &= ~(GPIO_PUPDR_PUPDR14);
 80003d8:	4a07      	ldr	r2, [pc, #28]	; (80003f8 <GPIO_init_LED+0xf4>)
 80003da:	4b07      	ldr	r3, [pc, #28]	; (80003f8 <GPIO_init_LED+0xf4>)
 80003dc:	68db      	ldr	r3, [r3, #12]
 80003de:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80003e2:	60d3      	str	r3, [r2, #12]
			break;
 80003e4:	bf00      	nop
	}


}
 80003e6:	bf00      	nop
 80003e8:	370c      	adds	r7, #12
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr
 80003f2:	bf00      	nop
 80003f4:	40023800 	.word	0x40023800
 80003f8:	40021800 	.word	0x40021800
 80003fc:	40013800 	.word	0x40013800

08000400 <GPIO_TurnON_LED>:
void GPIO_TurnON_LED(Led_Type led)
{
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
 8000406:	4603      	mov	r3, r0
 8000408:	71fb      	strb	r3, [r7, #7]
	switch (led)
 800040a:	79fb      	ldrb	r3, [r7, #7]
 800040c:	2b01      	cmp	r3, #1
 800040e:	d00e      	beq.n	800042e <GPIO_TurnON_LED+0x2e>
 8000410:	2b02      	cmp	r3, #2
 8000412:	d007      	beq.n	8000424 <GPIO_TurnON_LED+0x24>
 8000414:	2b00      	cmp	r3, #0
 8000416:	d000      	beq.n	800041a <GPIO_TurnON_LED+0x1a>
	case EVAL_GREEN_LED_BITBAND:
				GREEN_LED_BITBAND = 1;
				break;

	default:
		break;
 8000418:	e00d      	b.n	8000436 <GPIO_TurnON_LED+0x36>
		GPIOG->BSRRL = GPIO_BSRR_BS_13;
 800041a:	4b0a      	ldr	r3, [pc, #40]	; (8000444 <GPIO_TurnON_LED+0x44>)
 800041c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000420:	831a      	strh	r2, [r3, #24]
		break;
 8000422:	e008      	b.n	8000436 <GPIO_TurnON_LED+0x36>
		GPIOG->BSRRL = GPIO_BSRR_BS_14;
 8000424:	4b07      	ldr	r3, [pc, #28]	; (8000444 <GPIO_TurnON_LED+0x44>)
 8000426:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800042a:	831a      	strh	r2, [r3, #24]
		break;
 800042c:	e003      	b.n	8000436 <GPIO_TurnON_LED+0x36>
				GREEN_LED_BITBAND = 1;
 800042e:	4b06      	ldr	r3, [pc, #24]	; (8000448 <GPIO_TurnON_LED+0x48>)
 8000430:	2201      	movs	r2, #1
 8000432:	601a      	str	r2, [r3, #0]
				break;
 8000434:	bf00      	nop

	}

}
 8000436:	bf00      	nop
 8000438:	370c      	adds	r7, #12
 800043a:	46bd      	mov	sp, r7
 800043c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000440:	4770      	bx	lr
 8000442:	bf00      	nop
 8000444:	40021800 	.word	0x40021800
 8000448:	424302b4 	.word	0x424302b4

0800044c <GPIO_TurnOFF_LED>:
void GPIO_TurnOFF_LED(Led_Type led)
{
 800044c:	b480      	push	{r7}
 800044e:	b083      	sub	sp, #12
 8000450:	af00      	add	r7, sp, #0
 8000452:	4603      	mov	r3, r0
 8000454:	71fb      	strb	r3, [r7, #7]
	switch (led)
 8000456:	79fb      	ldrb	r3, [r7, #7]
 8000458:	2b01      	cmp	r3, #1
 800045a:	d00e      	beq.n	800047a <GPIO_TurnOFF_LED+0x2e>
 800045c:	2b02      	cmp	r3, #2
 800045e:	d007      	beq.n	8000470 <GPIO_TurnOFF_LED+0x24>
 8000460:	2b00      	cmp	r3, #0
 8000462:	d000      	beq.n	8000466 <GPIO_TurnOFF_LED+0x1a>
		case EVAL_GREEN_LED_BITBAND:
			GREEN_LED_BITBAND = 0;
			break;

		default:
			break;
 8000464:	e00d      	b.n	8000482 <GPIO_TurnOFF_LED+0x36>
			GPIOG->BSRRH = GPIO_BSRR_BS_13;
 8000466:	4b0a      	ldr	r3, [pc, #40]	; (8000490 <GPIO_TurnOFF_LED+0x44>)
 8000468:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800046c:	835a      	strh	r2, [r3, #26]
			break;
 800046e:	e008      	b.n	8000482 <GPIO_TurnOFF_LED+0x36>
			GPIOG->BSRRH = GPIO_BSRR_BS_14;
 8000470:	4b07      	ldr	r3, [pc, #28]	; (8000490 <GPIO_TurnOFF_LED+0x44>)
 8000472:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000476:	835a      	strh	r2, [r3, #26]
			break;
 8000478:	e003      	b.n	8000482 <GPIO_TurnOFF_LED+0x36>
			GREEN_LED_BITBAND = 0;
 800047a:	4b06      	ldr	r3, [pc, #24]	; (8000494 <GPIO_TurnOFF_LED+0x48>)
 800047c:	2200      	movs	r2, #0
 800047e:	601a      	str	r2, [r3, #0]
			break;
 8000480:	bf00      	nop

		}

}
 8000482:	bf00      	nop
 8000484:	370c      	adds	r7, #12
 8000486:	46bd      	mov	sp, r7
 8000488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	40021800 	.word	0x40021800
 8000494:	424302b4 	.word	0x424302b4

08000498 <NVIC_SetPriorityGrouping>:
{
 8000498:	b480      	push	{r7}
 800049a:	b085      	sub	sp, #20
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	f003 0307 	and.w	r3, r3, #7
 80004a6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004a8:	4b0c      	ldr	r3, [pc, #48]	; (80004dc <NVIC_SetPriorityGrouping+0x44>)
 80004aa:	68db      	ldr	r3, [r3, #12]
 80004ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80004ae:	68ba      	ldr	r2, [r7, #8]
 80004b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80004b4:	4013      	ands	r3, r2
 80004b6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80004bc:	68bb      	ldr	r3, [r7, #8]
 80004be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 80004c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004ca:	4a04      	ldr	r2, [pc, #16]	; (80004dc <NVIC_SetPriorityGrouping+0x44>)
 80004cc:	68bb      	ldr	r3, [r7, #8]
 80004ce:	60d3      	str	r3, [r2, #12]
}
 80004d0:	bf00      	nop
 80004d2:	3714      	adds	r7, #20
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr
 80004dc:	e000ed00 	.word	0xe000ed00

080004e0 <NVIC_EnableIRQ>:
{
 80004e0:	b480      	push	{r7}
 80004e2:	b083      	sub	sp, #12
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	4603      	mov	r3, r0
 80004e8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80004ea:	4909      	ldr	r1, [pc, #36]	; (8000510 <NVIC_EnableIRQ+0x30>)
 80004ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004f0:	095b      	lsrs	r3, r3, #5
 80004f2:	79fa      	ldrb	r2, [r7, #7]
 80004f4:	f002 021f 	and.w	r2, r2, #31
 80004f8:	2001      	movs	r0, #1
 80004fa:	fa00 f202 	lsl.w	r2, r0, r2
 80004fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000502:	bf00      	nop
 8000504:	370c      	adds	r7, #12
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	e000e100 	.word	0xe000e100

08000514 <NVIC_SetPriority>:
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	4603      	mov	r3, r0
 800051c:	6039      	str	r1, [r7, #0]
 800051e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000524:	2b00      	cmp	r3, #0
 8000526:	da0b      	bge.n	8000540 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000528:	490d      	ldr	r1, [pc, #52]	; (8000560 <NVIC_SetPriority+0x4c>)
 800052a:	79fb      	ldrb	r3, [r7, #7]
 800052c:	f003 030f 	and.w	r3, r3, #15
 8000530:	3b04      	subs	r3, #4
 8000532:	683a      	ldr	r2, [r7, #0]
 8000534:	b2d2      	uxtb	r2, r2
 8000536:	0112      	lsls	r2, r2, #4
 8000538:	b2d2      	uxtb	r2, r2
 800053a:	440b      	add	r3, r1
 800053c:	761a      	strb	r2, [r3, #24]
}
 800053e:	e009      	b.n	8000554 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000540:	4908      	ldr	r1, [pc, #32]	; (8000564 <NVIC_SetPriority+0x50>)
 8000542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000546:	683a      	ldr	r2, [r7, #0]
 8000548:	b2d2      	uxtb	r2, r2
 800054a:	0112      	lsls	r2, r2, #4
 800054c:	b2d2      	uxtb	r2, r2
 800054e:	440b      	add	r3, r1
 8000550:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr
 8000560:	e000ed00 	.word	0xe000ed00
 8000564:	e000e100 	.word	0xe000e100

08000568 <IRQ_Init>:

#include "irq.h"


void IRQ_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	/* Set priority group to 3
	 * bits[3:0] are the sub-priority
	 * bits[4:0] are the pre-empt priority
	 */

	NVIC_SetPriorityGrouping(3);
 800056c:	2003      	movs	r0, #3
 800056e:	f7ff ff93 	bl	8000498 <NVIC_SetPriorityGrouping>

	/*Set priority levels*/

	NVIC_SetPriority(GREEN_LED_OFF_IRQ , 1);
 8000572:	2101      	movs	r1, #1
 8000574:	2007      	movs	r0, #7
 8000576:	f7ff ffcd 	bl	8000514 <NVIC_SetPriority>
	NVIC_SetPriority(RED_LED_OFF_IRQ ,   2);
 800057a:	2102      	movs	r1, #2
 800057c:	2009      	movs	r0, #9
 800057e:	f7ff ffc9 	bl	8000514 <NVIC_SetPriority>

	NVIC_SetPriority(GREEN_LED_ON_IRQ,   4);
 8000582:	2104      	movs	r1, #4
 8000584:	2006      	movs	r0, #6
 8000586:	f7ff ffc5 	bl	8000514 <NVIC_SetPriority>
	NVIC_SetPriority(RED_LED_ON_IRQ,     3);
 800058a:	2103      	movs	r1, #3
 800058c:	2008      	movs	r0, #8
 800058e:	f7ff ffc1 	bl	8000514 <NVIC_SetPriority>


	/*Enable interrupt at NVIC*/

	NVIC_EnableIRQ(GREEN_LED_OFF_IRQ);
 8000592:	2007      	movs	r0, #7
 8000594:	f7ff ffa4 	bl	80004e0 <NVIC_EnableIRQ>
	NVIC_EnableIRQ(RED_LED_OFF_IRQ);
 8000598:	2009      	movs	r0, #9
 800059a:	f7ff ffa1 	bl	80004e0 <NVIC_EnableIRQ>


	NVIC_EnableIRQ(GREEN_LED_ON_IRQ);
 800059e:	2006      	movs	r0, #6
 80005a0:	f7ff ff9e 	bl	80004e0 <NVIC_EnableIRQ>
	NVIC_EnableIRQ(RED_LED_ON_IRQ);
 80005a4:	2008      	movs	r0, #8
 80005a6:	f7ff ff9b 	bl	80004e0 <NVIC_EnableIRQ>

}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
	...

080005b0 <NVIC_SetPendingIRQ>:
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
 80005ba:	4909      	ldr	r1, [pc, #36]	; (80005e0 <NVIC_SetPendingIRQ+0x30>)
 80005bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c0:	095b      	lsrs	r3, r3, #5
 80005c2:	79fa      	ldrb	r2, [r7, #7]
 80005c4:	f002 021f 	and.w	r2, r2, #31
 80005c8:	2001      	movs	r0, #1
 80005ca:	fa00 f202 	lsl.w	r2, r0, r2
 80005ce:	3340      	adds	r3, #64	; 0x40
 80005d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80005d4:	bf00      	nop
 80005d6:	370c      	adds	r7, #12
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr
 80005e0:	e000e100 	.word	0xe000e100

080005e4 <main>:
#include "irq.h"


int main (void)

{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0

	SysTick_Init();
 80005e8:	f7ff fe4c 	bl	8000284 <SysTick_Init>
	IRQ_Init();
 80005ec:	f7ff ffbc 	bl	8000568 <IRQ_Init>
	GPIO_init_LED(EVAL_GREEN_LED);
 80005f0:	2000      	movs	r0, #0
 80005f2:	f7ff fe87 	bl	8000304 <GPIO_init_LED>
	GPIO_init_LED(EVAL_RED_LED);
 80005f6:	2002      	movs	r0, #2
 80005f8:	f7ff fe84 	bl	8000304 <GPIO_init_LED>


	/* Trigger LED ON interrupts */
	NVIC_SetPendingIRQ(GREEN_LED_ON_IRQ);
 80005fc:	2006      	movs	r0, #6
 80005fe:	f7ff ffd7 	bl	80005b0 <NVIC_SetPendingIRQ>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000602:	b662      	cpsie	i

	__enable_irq();

	/*Infinite loop*/

	while(1)
 8000604:	e7fe      	b.n	8000604 <main+0x20>
	...

08000608 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000608:	f8df d038 	ldr.w	sp, [pc, #56]	; 8000644 <LoopFillZerobss+0x16>
  
  /*Disable interrupt (set PRIMASK)*/
  CPSID i
 800060c:	b672      	cpsid	i

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800060e:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000610:	e003      	b.n	800061a <LoopCopyDataInit>

08000612 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000612:	4b0d      	ldr	r3, [pc, #52]	; (8000648 <LoopFillZerobss+0x1a>)
  ldr  r3, [r3, r1]
 8000614:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000616:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000618:	3104      	adds	r1, #4

0800061a <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800061a:	480c      	ldr	r0, [pc, #48]	; (800064c <LoopFillZerobss+0x1e>)
  ldr  r3, =_edata
 800061c:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <LoopFillZerobss+0x22>)
  adds  r2, r0, r1
 800061e:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000620:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000622:	d3f6      	bcc.n	8000612 <CopyDataInit>
  ldr  r2, =_sbss
 8000624:	4a0b      	ldr	r2, [pc, #44]	; (8000654 <LoopFillZerobss+0x26>)
  b  LoopFillZerobss
 8000626:	e002      	b.n	800062e <LoopFillZerobss>

08000628 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000628:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800062a:	f842 3b04 	str.w	r3, [r2], #4

0800062e <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800062e:	4b0a      	ldr	r3, [pc, #40]	; (8000658 <LoopFillZerobss+0x2a>)
  cmp  r2, r3
 8000630:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000632:	d3f9      	bcc.n	8000628 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000634:	f000 f89c 	bl	8000770 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000638:	f000 f9c8 	bl	80009cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800063c:	f7ff ffd2 	bl	80005e4 <main>
  bx  lr    
 8000640:	4770      	bx	lr
 8000642:	0000      	.short	0x0000
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000644:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8000648:	08000a34 	.word	0x08000a34
  ldr  r0, =_sdata
 800064c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000650:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 8000654:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 8000658:	20000034 	.word	0x20000034

0800065c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800065c:	e7fe      	b.n	800065c <ADC_IRQHandler>
	...

08000660 <NVIC_SetPendingIRQ>:
{
 8000660:	b480      	push	{r7}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	71fb      	strb	r3, [r7, #7]
  NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
 800066a:	4909      	ldr	r1, [pc, #36]	; (8000690 <NVIC_SetPendingIRQ+0x30>)
 800066c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000670:	095b      	lsrs	r3, r3, #5
 8000672:	79fa      	ldrb	r2, [r7, #7]
 8000674:	f002 021f 	and.w	r2, r2, #31
 8000678:	2001      	movs	r0, #1
 800067a:	fa00 f202 	lsl.w	r2, r0, r2
 800067e:	3340      	adds	r3, #64	; 0x40
 8000680:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000684:	bf00      	nop
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	e000e100 	.word	0xe000e100

08000694 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr

080006a2 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80006a2:	b480      	push	{r7}
 80006a4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80006a6:	e7fe      	b.n	80006a6 <HardFault_Handler+0x4>

080006a8 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80006ac:	e7fe      	b.n	80006ac <MemManage_Handler+0x4>

080006ae <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80006b2:	e7fe      	b.n	80006b2 <BusFault_Handler+0x4>

080006b4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80006b8:	e7fe      	b.n	80006b8 <UsageFault_Handler+0x4>

080006ba <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80006ba:	b480      	push	{r7}
 80006bc:	af00      	add	r7, sp, #0
}
 80006be:	bf00      	nop
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr

080006c8 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
}
 80006cc:	bf00      	nop
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr

080006d6 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80006d6:	b480      	push	{r7}
 80006d8:	af00      	add	r7, sp, #0
}
 80006da:	bf00      	nop
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */

	++SysTickCounter;
 80006e8:	4b04      	ldr	r3, [pc, #16]	; (80006fc <SysTick_Handler+0x18>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	3301      	adds	r3, #1
 80006ee:	4a03      	ldr	r2, [pc, #12]	; (80006fc <SysTick_Handler+0x18>)
 80006f0:	6013      	str	r3, [r2, #0]
}
 80006f2:	bf00      	nop
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr
 80006fc:	20000030 	.word	0x20000030

08000700 <EXTI0_IRQHandler>:
{
}*/


void EXTI0_IRQHandler(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0

	GPIO_TurnON_LED(EVAL_GREEN_LED);
 8000704:	2000      	movs	r0, #0
 8000706:	f7ff fe7b 	bl	8000400 <GPIO_TurnON_LED>
	SysTick_Delay(500);
 800070a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800070e:	f7ff fde1 	bl	80002d4 <SysTick_Delay>
	NVIC_SetPendingIRQ(GREEN_LED_OFF_IRQ);
 8000712:	2007      	movs	r0, #7
 8000714:	f7ff ffa4 	bl	8000660 <NVIC_SetPendingIRQ>

}
 8000718:	bf00      	nop
 800071a:	bd80      	pop	{r7, pc}

0800071c <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0

	GPIO_TurnOFF_LED(EVAL_GREEN_LED);
 8000720:	2000      	movs	r0, #0
 8000722:	f7ff fe93 	bl	800044c <GPIO_TurnOFF_LED>
	SysTick_Delay(500);
 8000726:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800072a:	f7ff fdd3 	bl	80002d4 <SysTick_Delay>
	NVIC_SetPendingIRQ(RED_LED_ON_IRQ);
 800072e:	2008      	movs	r0, #8
 8000730:	f7ff ff96 	bl	8000660 <NVIC_SetPendingIRQ>
}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}

08000738 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0

	GPIO_TurnON_LED(EVAL_RED_LED);
 800073c:	2002      	movs	r0, #2
 800073e:	f7ff fe5f 	bl	8000400 <GPIO_TurnON_LED>
	SysTick_Delay(500);
 8000742:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000746:	f7ff fdc5 	bl	80002d4 <SysTick_Delay>
	NVIC_SetPendingIRQ(RED_LED_OFF_IRQ);
 800074a:	2009      	movs	r0, #9
 800074c:	f7ff ff88 	bl	8000660 <NVIC_SetPendingIRQ>
}
 8000750:	bf00      	nop
 8000752:	bd80      	pop	{r7, pc}

08000754 <EXTI3_IRQHandler>:


void EXTI3_IRQHandler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0

	GPIO_TurnOFF_LED(EVAL_RED_LED);
 8000758:	2002      	movs	r0, #2
 800075a:	f7ff fe77 	bl	800044c <GPIO_TurnOFF_LED>
	SysTick_Delay(500);
 800075e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000762:	f7ff fdb7 	bl	80002d4 <SysTick_Delay>
	NVIC_SetPendingIRQ(GREEN_LED_ON_IRQ);
 8000766:	2006      	movs	r0, #6
 8000768:	f7ff ff7a 	bl	8000660 <NVIC_SetPendingIRQ>
}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}

08000770 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000774:	4a16      	ldr	r2, [pc, #88]	; (80007d0 <SystemInit+0x60>)
 8000776:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <SystemInit+0x60>)
 8000778:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800077c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000780:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000784:	4a13      	ldr	r2, [pc, #76]	; (80007d4 <SystemInit+0x64>)
 8000786:	4b13      	ldr	r3, [pc, #76]	; (80007d4 <SystemInit+0x64>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	f043 0301 	orr.w	r3, r3, #1
 800078e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000790:	4b10      	ldr	r3, [pc, #64]	; (80007d4 <SystemInit+0x64>)
 8000792:	2200      	movs	r2, #0
 8000794:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000796:	4a0f      	ldr	r2, [pc, #60]	; (80007d4 <SystemInit+0x64>)
 8000798:	4b0e      	ldr	r3, [pc, #56]	; (80007d4 <SystemInit+0x64>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80007a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007a4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80007a6:	4b0b      	ldr	r3, [pc, #44]	; (80007d4 <SystemInit+0x64>)
 80007a8:	4a0b      	ldr	r2, [pc, #44]	; (80007d8 <SystemInit+0x68>)
 80007aa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80007ac:	4a09      	ldr	r2, [pc, #36]	; (80007d4 <SystemInit+0x64>)
 80007ae:	4b09      	ldr	r3, [pc, #36]	; (80007d4 <SystemInit+0x64>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007b6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80007b8:	4b06      	ldr	r3, [pc, #24]	; (80007d4 <SystemInit+0x64>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80007be:	f000 f889 	bl	80008d4 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007c2:	4b03      	ldr	r3, [pc, #12]	; (80007d0 <SystemInit+0x60>)
 80007c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007c8:	609a      	str	r2, [r3, #8]
#endif
}
 80007ca:	bf00      	nop
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	e000ed00 	.word	0xe000ed00
 80007d4:	40023800 	.word	0x40023800
 80007d8:	24003010 	.word	0x24003010

080007dc <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	b087      	sub	sp, #28
 80007e0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80007e2:	2300      	movs	r3, #0
 80007e4:	613b      	str	r3, [r7, #16]
 80007e6:	2300      	movs	r3, #0
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	2302      	movs	r3, #2
 80007ec:	60fb      	str	r3, [r7, #12]
 80007ee:	2300      	movs	r3, #0
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	2302      	movs	r3, #2
 80007f4:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80007f6:	4b32      	ldr	r3, [pc, #200]	; (80008c0 <SystemCoreClockUpdate+0xe4>)
 80007f8:	689b      	ldr	r3, [r3, #8]
 80007fa:	f003 030c 	and.w	r3, r3, #12
 80007fe:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000800:	693b      	ldr	r3, [r7, #16]
 8000802:	2b04      	cmp	r3, #4
 8000804:	d007      	beq.n	8000816 <SystemCoreClockUpdate+0x3a>
 8000806:	2b08      	cmp	r3, #8
 8000808:	d009      	beq.n	800081e <SystemCoreClockUpdate+0x42>
 800080a:	2b00      	cmp	r3, #0
 800080c:	d13d      	bne.n	800088a <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800080e:	4b2d      	ldr	r3, [pc, #180]	; (80008c4 <SystemCoreClockUpdate+0xe8>)
 8000810:	4a2d      	ldr	r2, [pc, #180]	; (80008c8 <SystemCoreClockUpdate+0xec>)
 8000812:	601a      	str	r2, [r3, #0]
      break;
 8000814:	e03d      	b.n	8000892 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000816:	4b2b      	ldr	r3, [pc, #172]	; (80008c4 <SystemCoreClockUpdate+0xe8>)
 8000818:	4a2c      	ldr	r2, [pc, #176]	; (80008cc <SystemCoreClockUpdate+0xf0>)
 800081a:	601a      	str	r2, [r3, #0]
      break;
 800081c:	e039      	b.n	8000892 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800081e:	4b28      	ldr	r3, [pc, #160]	; (80008c0 <SystemCoreClockUpdate+0xe4>)
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	0d9b      	lsrs	r3, r3, #22
 8000824:	f003 0301 	and.w	r3, r3, #1
 8000828:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800082a:	4b25      	ldr	r3, [pc, #148]	; (80008c0 <SystemCoreClockUpdate+0xe4>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000832:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	2b00      	cmp	r3, #0
 8000838:	d00c      	beq.n	8000854 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800083a:	4a24      	ldr	r2, [pc, #144]	; (80008cc <SystemCoreClockUpdate+0xf0>)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000842:	4a1f      	ldr	r2, [pc, #124]	; (80008c0 <SystemCoreClockUpdate+0xe4>)
 8000844:	6852      	ldr	r2, [r2, #4]
 8000846:	0992      	lsrs	r2, r2, #6
 8000848:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800084c:	fb02 f303 	mul.w	r3, r2, r3
 8000850:	617b      	str	r3, [r7, #20]
 8000852:	e00b      	b.n	800086c <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000854:	4a1c      	ldr	r2, [pc, #112]	; (80008c8 <SystemCoreClockUpdate+0xec>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	fbb2 f3f3 	udiv	r3, r2, r3
 800085c:	4a18      	ldr	r2, [pc, #96]	; (80008c0 <SystemCoreClockUpdate+0xe4>)
 800085e:	6852      	ldr	r2, [r2, #4]
 8000860:	0992      	lsrs	r2, r2, #6
 8000862:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000866:	fb02 f303 	mul.w	r3, r2, r3
 800086a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800086c:	4b14      	ldr	r3, [pc, #80]	; (80008c0 <SystemCoreClockUpdate+0xe4>)
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	0c1b      	lsrs	r3, r3, #16
 8000872:	f003 0303 	and.w	r3, r3, #3
 8000876:	3301      	adds	r3, #1
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800087c:	697a      	ldr	r2, [r7, #20]
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	fbb2 f3f3 	udiv	r3, r2, r3
 8000884:	4a0f      	ldr	r2, [pc, #60]	; (80008c4 <SystemCoreClockUpdate+0xe8>)
 8000886:	6013      	str	r3, [r2, #0]
      break;
 8000888:	e003      	b.n	8000892 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 800088a:	4b0e      	ldr	r3, [pc, #56]	; (80008c4 <SystemCoreClockUpdate+0xe8>)
 800088c:	4a0e      	ldr	r2, [pc, #56]	; (80008c8 <SystemCoreClockUpdate+0xec>)
 800088e:	601a      	str	r2, [r3, #0]
      break;
 8000890:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000892:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <SystemCoreClockUpdate+0xe4>)
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	091b      	lsrs	r3, r3, #4
 8000898:	f003 030f 	and.w	r3, r3, #15
 800089c:	4a0c      	ldr	r2, [pc, #48]	; (80008d0 <SystemCoreClockUpdate+0xf4>)
 800089e:	5cd3      	ldrb	r3, [r2, r3]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80008a4:	4b07      	ldr	r3, [pc, #28]	; (80008c4 <SystemCoreClockUpdate+0xe8>)
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	693b      	ldr	r3, [r7, #16]
 80008aa:	fa22 f303 	lsr.w	r3, r2, r3
 80008ae:	4a05      	ldr	r2, [pc, #20]	; (80008c4 <SystemCoreClockUpdate+0xe8>)
 80008b0:	6013      	str	r3, [r2, #0]
}
 80008b2:	bf00      	nop
 80008b4:	371c      	adds	r7, #28
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	40023800 	.word	0x40023800
 80008c4:	20000000 	.word	0x20000000
 80008c8:	00f42400 	.word	0x00f42400
 80008cc:	007a1200 	.word	0x007a1200
 80008d0:	20000004 	.word	0x20000004

080008d4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80008da:	2300      	movs	r3, #0
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	2300      	movs	r3, #0
 80008e0:	603b      	str	r3, [r7, #0]
                   (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

#else /* PLL_SOURCE_HSE_BYPASS or PLL_SOURCE_HSE */

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80008e2:	4a36      	ldr	r2, [pc, #216]	; (80009bc <SetSysClock+0xe8>)
 80008e4:	4b35      	ldr	r3, [pc, #212]	; (80009bc <SetSysClock+0xe8>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008ec:	6013      	str	r3, [r2, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEBYP);
#endif   /* PLL_SOURCE_HSE_BYPASS */
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80008ee:	4b33      	ldr	r3, [pc, #204]	; (80009bc <SetSysClock+0xe8>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008f6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	3301      	adds	r3, #1
 80008fc:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d103      	bne.n	800090c <SetSysClock+0x38>
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800090a:	d1f0      	bne.n	80008ee <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800090c:	4b2b      	ldr	r3, [pc, #172]	; (80009bc <SetSysClock+0xe8>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000914:	2b00      	cmp	r3, #0
 8000916:	d002      	beq.n	800091e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000918:	2301      	movs	r3, #1
 800091a:	603b      	str	r3, [r7, #0]
 800091c:	e001      	b.n	8000922 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800091e:	2300      	movs	r3, #0
 8000920:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	2b01      	cmp	r3, #1
 8000926:	d102      	bne.n	800092e <SetSysClock+0x5a>
  {
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000928:	4b24      	ldr	r3, [pc, #144]	; (80009bc <SetSysClock+0xe8>)
 800092a:	4a25      	ldr	r2, [pc, #148]	; (80009c0 <SetSysClock+0xec>)
 800092c:	605a      	str	r2, [r3, #4]
         configuration. User can add here some code to deal with this error */
  }
#endif /*PLL_SOURCE_HSI*/
  
      /* Select regulator voltage output Scale 1 mode, System frequency up to 180 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800092e:	4a23      	ldr	r2, [pc, #140]	; (80009bc <SetSysClock+0xe8>)
 8000930:	4b22      	ldr	r3, [pc, #136]	; (80009bc <SetSysClock+0xe8>)
 8000932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000938:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800093a:	4a22      	ldr	r2, [pc, #136]	; (80009c4 <SetSysClock+0xf0>)
 800093c:	4b21      	ldr	r3, [pc, #132]	; (80009c4 <SetSysClock+0xf0>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000944:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000946:	4a1d      	ldr	r2, [pc, #116]	; (80009bc <SetSysClock+0xe8>)
 8000948:	4b1c      	ldr	r3, [pc, #112]	; (80009bc <SetSysClock+0xe8>)
 800094a:	689b      	ldr	r3, [r3, #8]
 800094c:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800094e:	4a1b      	ldr	r2, [pc, #108]	; (80009bc <SetSysClock+0xe8>)
 8000950:	4b1a      	ldr	r3, [pc, #104]	; (80009bc <SetSysClock+0xe8>)
 8000952:	689b      	ldr	r3, [r3, #8]
 8000954:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000958:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800095a:	4a18      	ldr	r2, [pc, #96]	; (80009bc <SetSysClock+0xe8>)
 800095c:	4b17      	ldr	r3, [pc, #92]	; (80009bc <SetSysClock+0xe8>)
 800095e:	689b      	ldr	r3, [r3, #8]
 8000960:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000964:	6093      	str	r3, [r2, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000966:	4a15      	ldr	r2, [pc, #84]	; (80009bc <SetSysClock+0xe8>)
 8000968:	4b14      	ldr	r3, [pc, #80]	; (80009bc <SetSysClock+0xe8>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000970:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000972:	bf00      	nop
 8000974:	4b11      	ldr	r3, [pc, #68]	; (80009bc <SetSysClock+0xe8>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800097c:	2b00      	cmp	r3, #0
 800097e:	d0f9      	beq.n	8000974 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000980:	4b11      	ldr	r3, [pc, #68]	; (80009c8 <SetSysClock+0xf4>)
 8000982:	f240 7205 	movw	r2, #1797	; 0x705
 8000986:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000988:	4a0c      	ldr	r2, [pc, #48]	; (80009bc <SetSysClock+0xe8>)
 800098a:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <SetSysClock+0xe8>)
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	f023 0303 	bic.w	r3, r3, #3
 8000992:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000994:	4a09      	ldr	r2, [pc, #36]	; (80009bc <SetSysClock+0xe8>)
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <SetSysClock+0xe8>)
 8000998:	689b      	ldr	r3, [r3, #8]
 800099a:	f043 0302 	orr.w	r3, r3, #2
 800099e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 80009a0:	bf00      	nop
 80009a2:	4b06      	ldr	r3, [pc, #24]	; (80009bc <SetSysClock+0xe8>)
 80009a4:	689b      	ldr	r3, [r3, #8]
 80009a6:	f003 030c 	and.w	r3, r3, #12
 80009aa:	2b08      	cmp	r3, #8
 80009ac:	d1f9      	bne.n	80009a2 <SetSysClock+0xce>
    {
    }
}
 80009ae:	bf00      	nop
 80009b0:	370c      	adds	r7, #12
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	07405a08 	.word	0x07405a08
 80009c4:	40007000 	.word	0x40007000
 80009c8:	40023c00 	.word	0x40023c00

080009cc <__libc_init_array>:
 80009cc:	b570      	push	{r4, r5, r6, lr}
 80009ce:	4e0d      	ldr	r6, [pc, #52]	; (8000a04 <__libc_init_array+0x38>)
 80009d0:	4c0d      	ldr	r4, [pc, #52]	; (8000a08 <__libc_init_array+0x3c>)
 80009d2:	1ba4      	subs	r4, r4, r6
 80009d4:	10a4      	asrs	r4, r4, #2
 80009d6:	2500      	movs	r5, #0
 80009d8:	42a5      	cmp	r5, r4
 80009da:	d109      	bne.n	80009f0 <__libc_init_array+0x24>
 80009dc:	4e0b      	ldr	r6, [pc, #44]	; (8000a0c <__libc_init_array+0x40>)
 80009de:	4c0c      	ldr	r4, [pc, #48]	; (8000a10 <__libc_init_array+0x44>)
 80009e0:	f000 f818 	bl	8000a14 <_init>
 80009e4:	1ba4      	subs	r4, r4, r6
 80009e6:	10a4      	asrs	r4, r4, #2
 80009e8:	2500      	movs	r5, #0
 80009ea:	42a5      	cmp	r5, r4
 80009ec:	d105      	bne.n	80009fa <__libc_init_array+0x2e>
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009f4:	4798      	blx	r3
 80009f6:	3501      	adds	r5, #1
 80009f8:	e7ee      	b.n	80009d8 <__libc_init_array+0xc>
 80009fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009fe:	4798      	blx	r3
 8000a00:	3501      	adds	r5, #1
 8000a02:	e7f2      	b.n	80009ea <__libc_init_array+0x1e>
 8000a04:	08000a2c 	.word	0x08000a2c
 8000a08:	08000a2c 	.word	0x08000a2c
 8000a0c:	08000a2c 	.word	0x08000a2c
 8000a10:	08000a30 	.word	0x08000a30

08000a14 <_init>:
 8000a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a16:	bf00      	nop
 8000a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a1a:	bc08      	pop	{r3}
 8000a1c:	469e      	mov	lr, r3
 8000a1e:	4770      	bx	lr

08000a20 <_fini>:
 8000a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a22:	bf00      	nop
 8000a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a26:	bc08      	pop	{r3}
 8000a28:	469e      	mov	lr, r3
 8000a2a:	4770      	bx	lr
