-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity handle_arp_reply_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dataStreamBuffer2_V_dout : IN STD_LOGIC_VECTOR (72 downto 0);
    dataStreamBuffer2_V_empty_n : IN STD_LOGIC;
    dataStreamBuffer2_V_read : OUT STD_LOGIC;
    arpTableIn_V_TVALID : IN STD_LOGIC;
    dataStreamBuffer3_V_din : OUT STD_LOGIC_VECTOR (72 downto 0);
    dataStreamBuffer3_V_full_n : IN STD_LOGIC;
    dataStreamBuffer3_V_write : OUT STD_LOGIC;
    headerFifo_V_din : OUT STD_LOGIC_VECTOR (128 downto 0);
    headerFifo_V_full_n : IN STD_LOGIC;
    headerFifo_V_write : OUT STD_LOGIC;
    arpTableIn_V_TDATA : IN STD_LOGIC_VECTOR (55 downto 0);
    arpTableIn_V_TREADY : OUT STD_LOGIC;
    myMacAddress_V : IN STD_LOGIC_VECTOR (47 downto 0) );
end;


architecture behav of handle_arp_reply_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv16_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal grp_nbreadreq_fu_74_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op7_read_state1 : BOOLEAN;
    signal ap_predicate_op12_read_state1 : BOOLEAN;
    signal tmp_nbreadreq_fu_88_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op19_read_state1 : BOOLEAN;
    signal ap_predicate_op22_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal har_state_load_reg_179 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_reg_191 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op39_write_state2 : BOOLEAN;
    signal tmp_reg_199 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_203 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_212 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op47_write_state2 : BOOLEAN;
    signal ap_predicate_op48_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal har_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal arpTableIn_V_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal dataStreamBuffer2_V_blk_n : STD_LOGIC;
    signal headerFifo_V_blk_n : STD_LOGIC;
    signal dataStreamBuffer3_V_blk_n : STD_LOGIC;
    signal reg_130 : STD_LOGIC_VECTOR (72 downto 0);
    signal grp_fu_116_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_fu_139_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln321_reg_207 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_22_fu_143_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    har_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (tmp_22_fu_143_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (har_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_116_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                har_state <= ap_const_lv2_1;
            elsif (((tmp_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (har_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_22_fu_143_p3 = ap_const_lv1_0) and (grp_fu_116_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                har_state <= ap_const_lv2_2;
            elsif ((((grp_fu_116_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (har_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_fu_116_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (har_state = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                har_state <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                har_state_load_reg_179 <= har_state;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op22_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_130 <= dataStreamBuffer2_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (har_state = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_22_reg_212 <= arpTableIn_V_TDATA(48 downto 48);
                trunc_ln321_reg_207 <= trunc_ln321_fu_139_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((har_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_6_reg_191 <= grp_nbreadreq_fu_74_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (har_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_8_reg_203 <= grp_nbreadreq_fu_74_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((har_state = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_199 <= tmp_nbreadreq_fu_88_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, dataStreamBuffer2_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op12_read_state1, arpTableIn_V_TVALID, ap_predicate_op19_read_state1, ap_predicate_op22_read_state1, dataStreamBuffer3_V_full_n, ap_predicate_op39_write_state2, headerFifo_V_full_n, ap_predicate_op47_write_state2, ap_predicate_op48_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((arpTableIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op22_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((headerFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op47_write_state2 = ap_const_boolean_1)) or ((dataStreamBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1)) or ((dataStreamBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, dataStreamBuffer2_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op12_read_state1, arpTableIn_V_TVALID, ap_predicate_op19_read_state1, ap_predicate_op22_read_state1, dataStreamBuffer3_V_full_n, ap_predicate_op39_write_state2, headerFifo_V_full_n, ap_predicate_op47_write_state2, ap_predicate_op48_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((arpTableIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op22_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((headerFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op47_write_state2 = ap_const_boolean_1)) or ((dataStreamBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1)) or ((dataStreamBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, dataStreamBuffer2_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op12_read_state1, arpTableIn_V_TVALID, ap_predicate_op19_read_state1, ap_predicate_op22_read_state1, dataStreamBuffer3_V_full_n, ap_predicate_op39_write_state2, headerFifo_V_full_n, ap_predicate_op47_write_state2, ap_predicate_op48_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((arpTableIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op22_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((headerFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op47_write_state2 = ap_const_boolean_1)) or ((dataStreamBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1)) or ((dataStreamBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, dataStreamBuffer2_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op12_read_state1, arpTableIn_V_TVALID, ap_predicate_op19_read_state1, ap_predicate_op22_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((arpTableIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op22_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer2_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(dataStreamBuffer3_V_full_n, ap_predicate_op39_write_state2, headerFifo_V_full_n, ap_predicate_op47_write_state2, ap_predicate_op48_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((headerFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op47_write_state2 = ap_const_boolean_1)) or ((dataStreamBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1)) or ((dataStreamBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op12_read_state1_assign_proc : process(grp_nbreadreq_fu_74_p3, har_state)
    begin
                ap_predicate_op12_read_state1 <= ((grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (har_state = ap_const_lv2_1));
    end process;


    ap_predicate_op19_read_state1_assign_proc : process(grp_nbreadreq_fu_74_p3, tmp_nbreadreq_fu_88_p3, har_state)
    begin
                ap_predicate_op19_read_state1 <= ((tmp_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (har_state = ap_const_lv2_0));
    end process;


    ap_predicate_op22_read_state1_assign_proc : process(grp_nbreadreq_fu_74_p3, tmp_nbreadreq_fu_88_p3, har_state)
    begin
                ap_predicate_op22_read_state1 <= ((tmp_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (har_state = ap_const_lv2_0));
    end process;


    ap_predicate_op39_write_state2_assign_proc : process(har_state_load_reg_179, tmp_6_reg_191)
    begin
                ap_predicate_op39_write_state2 <= ((har_state_load_reg_179 = ap_const_lv2_1) and (tmp_6_reg_191 = ap_const_lv1_1));
    end process;


    ap_predicate_op47_write_state2_assign_proc : process(har_state_load_reg_179, tmp_reg_199, tmp_8_reg_203, tmp_22_reg_212)
    begin
                ap_predicate_op47_write_state2 <= ((har_state_load_reg_179 = ap_const_lv2_0) and (tmp_8_reg_203 = ap_const_lv1_1) and (tmp_reg_199 = ap_const_lv1_1) and (tmp_22_reg_212 = ap_const_lv1_1));
    end process;


    ap_predicate_op48_write_state2_assign_proc : process(har_state_load_reg_179, tmp_reg_199, tmp_8_reg_203, tmp_22_reg_212)
    begin
                ap_predicate_op48_write_state2 <= ((har_state_load_reg_179 = ap_const_lv2_0) and (tmp_8_reg_203 = ap_const_lv1_1) and (tmp_reg_199 = ap_const_lv1_1) and (tmp_22_reg_212 = ap_const_lv1_1));
    end process;


    ap_predicate_op7_read_state1_assign_proc : process(grp_nbreadreq_fu_74_p3, har_state)
    begin
                ap_predicate_op7_read_state1 <= ((grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (har_state = ap_const_lv2_2));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    arpTableIn_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, arpTableIn_V_TVALID, ap_predicate_op19_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            arpTableIn_V_TDATA_blk_n <= arpTableIn_V_TVALID;
        else 
            arpTableIn_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    arpTableIn_V_TREADY_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op19_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            arpTableIn_V_TREADY <= ap_const_logic_1;
        else 
            arpTableIn_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    dataStreamBuffer2_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, dataStreamBuffer2_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op12_read_state1, ap_predicate_op22_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op22_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            dataStreamBuffer2_V_blk_n <= dataStreamBuffer2_V_empty_n;
        else 
            dataStreamBuffer2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dataStreamBuffer2_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_predicate_op12_read_state1, ap_predicate_op22_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op22_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            dataStreamBuffer2_V_read <= ap_const_logic_1;
        else 
            dataStreamBuffer2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    dataStreamBuffer3_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dataStreamBuffer3_V_full_n, ap_predicate_op39_write_state2, ap_predicate_op48_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            dataStreamBuffer3_V_blk_n <= dataStreamBuffer3_V_full_n;
        else 
            dataStreamBuffer3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dataStreamBuffer3_V_din <= reg_130;

    dataStreamBuffer3_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op39_write_state2, ap_predicate_op48_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            dataStreamBuffer3_V_write <= ap_const_logic_1;
        else 
            dataStreamBuffer3_V_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_116_p3 <= dataStreamBuffer2_V_dout(72 downto 72);
    grp_nbreadreq_fu_74_p3 <= (0=>(dataStreamBuffer2_V_empty_n), others=>'-');

    headerFifo_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, headerFifo_V_full_n, ap_predicate_op47_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op47_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            headerFifo_V_blk_n <= headerFifo_V_full_n;
        else 
            headerFifo_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    headerFifo_V_din <= (((ap_const_lv16_8 & myMacAddress_V) & trunc_ln321_reg_207) & ap_const_lv17_0);

    headerFifo_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op47_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op47_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            headerFifo_V_write <= ap_const_logic_1;
        else 
            headerFifo_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_22_fu_143_p3 <= arpTableIn_V_TDATA(48 downto 48);
    tmp_nbreadreq_fu_88_p3 <= (0=>(arpTableIn_V_TVALID), others=>'-');
    trunc_ln321_fu_139_p1 <= arpTableIn_V_TDATA(48 - 1 downto 0);
end behav;
