// sram_32b.v — 32-byte single-port SRAM (modeled as reg array).
// Single-port: read or write on the same cycle. Write takes priority;
// data_out returns the written value on a write, the stored value on a read.
`include "params.vh"

module sram_32b (
    input  wire             clk,
    input  wire             rst_n,
    input  wire [4:0]       addr,
    input  wire             wr_en,
    input  wire [`DATA_W-1:0] data_in,
    output reg  [`DATA_W-1:0] data_out
);

    reg [`DATA_W-1:0] mem [0:31];
    integer i;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            for (i = 0; i < 32; i = i + 1)
                mem[i] <= {`DATA_W{1'b0}};
            data_out <= {`DATA_W{1'b0}};
        end else begin
            if (wr_en)
                mem[addr] <= data_in;
            data_out <= mem[addr];
        end
    end

endmodule