# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SAD_1.0/src/LB_Control.v" \
"../../../../SAD_1.0/src/Line_Buffer.v" \
"../../../../edit_SAD_v1_0.srcs/sources_1/new/Min_SAD.v" \
"../../../../SAD_1.0/src/SAD.v" \

verilog   \
"../../../../SAD_1.0/hdl/SAD_v1_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
