INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/src/design/bitstream_loader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitstream_loader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/src/design/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/src/design/configuration_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3609] overwriting previous definition of module 'clock_divider' [../../../../../../src/design/clock_divider.v:23]
INFO: [VRFC 10-311] analyzing module pulse_generator
INFO: [VRFC 10-311] analyzing module configuration_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/src/design/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/src/design/scanchain_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module pulse_generator
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pulse_generator' [../../../../../../src/design/pulse_generator.v:22]
INFO: [VRFC 10-311] analyzing module scanchain_manager
INFO: [VRFC 10-2458] undeclared symbol clk_en, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/src/design/scanchain_manager.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
