TimeQuest Timing Analyzer report for Common_Bus_System
Mon May 13 23:48:35 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'CLK'
 29. Slow 1200mV 0C Model Hold: 'CLK'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'CLK'
 44. Fast 1200mV 0C Model Hold: 'CLK'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Progagation Delay
 59. Minimum Progagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Slow Corner Signal Integrity Metrics
 63. Fast Corner Signal Integrity Metrics
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Common_Bus_System                                                 ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 259.27 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -2.857 ; -94.250            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.212 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -91.306                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.857 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.237      ; 4.089      ;
; -2.841 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.028      ; 3.864      ;
; -2.840 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.760      ;
; -2.830 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.344     ; 3.481      ;
; -2.829 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.264      ; 4.088      ;
; -2.829 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.344     ; 3.480      ;
; -2.815 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.428     ; 3.382      ;
; -2.812 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.048     ; 3.759      ;
; -2.774 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.088     ; 3.681      ;
; -2.762 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.020     ; 3.737      ;
; -2.757 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.400     ; 3.352      ;
; -2.747 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.026     ; 3.716      ;
; -2.736 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.398     ; 3.333      ;
; -2.735 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.398     ; 3.332      ;
; -2.719 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.611      ;
; -2.706 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.311      ; 4.012      ;
; -2.695 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 3.629      ;
; -2.694 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 3.628      ;
; -2.691 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.610      ;
; -2.684 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.339     ; 3.340      ;
; -2.680 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.014     ; 3.661      ;
; -2.668 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.589      ;
; -2.658 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.884      ;
; -2.658 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 3.592      ;
; -2.652 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.013      ; 3.660      ;
; -2.649 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.400     ; 3.244      ;
; -2.641 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.555      ;
; -2.636 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.428     ; 3.203      ;
; -2.627 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.263      ; 3.885      ;
; -2.597 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.339     ; 3.253      ;
; -2.578 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.497      ;
; -2.568 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.311      ; 3.874      ;
; -2.557 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 3.491      ;
; -2.556 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 3.490      ;
; -2.527 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.028      ; 3.550      ;
; -2.520 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.406      ;
; -2.492 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.033     ; 3.454      ;
; -2.489 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.263      ; 3.747      ;
; -2.481 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.020     ; 3.456      ;
; -2.474 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.429     ; 3.040      ;
; -2.467 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.359      ;
; -2.451 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.279      ; 3.725      ;
; -2.447 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.013      ; 3.455      ;
; -2.436 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.355      ;
; -2.434 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.033     ; 3.396      ;
; -2.412 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.048     ; 3.359      ;
; -2.354 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.339     ; 3.010      ;
; -2.351 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.305      ; 3.651      ;
; -2.342 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.444     ; 2.893      ;
; -2.340 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.268      ;
; -2.339 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.267      ;
; -2.336 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.014     ; 3.317      ;
; -2.317 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.062     ; 3.250      ;
; -2.313 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 3.247      ;
; -2.312 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; 0.238      ; 3.545      ;
; -2.305 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.013      ; 3.313      ;
; -2.301 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.221      ;
; -2.295 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.216      ;
; -2.274 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.028      ; 3.297      ;
; -2.272 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.257      ; 3.524      ;
; -2.270 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.048     ; 3.217      ;
; -2.261 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.228      ; 3.517      ;
; -2.260 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.393     ; 2.862      ;
; -2.244 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.188      ;
; -2.237 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.155      ;
; -2.219 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.158      ;
; -2.204 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.339     ; 2.860      ;
; -2.174 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.102     ; 3.067      ;
; -2.161 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.088      ;
; -2.135 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.013     ; 3.117      ;
; -2.133 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.041     ; 3.087      ;
; -2.126 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.104     ; 3.017      ;
; -2.123 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.112     ; 3.039      ;
; -2.104 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.112     ; 3.020      ;
; -2.102 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.400     ; 2.697      ;
; -2.095 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.013      ;
; -2.084 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 3.089      ;
; -2.081 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.020      ;
; -2.078 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.393     ; 2.680      ;
; -2.064 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.014     ; 3.045      ;
; -2.062 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.077     ; 2.980      ;
; -2.051 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.449     ; 2.597      ;
; -2.050 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.449     ; 2.596      ;
; -2.046 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.013     ; 3.028      ;
; -2.037 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.013      ; 3.045      ;
; -2.032 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]  ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.966      ;
; -1.993 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.428     ; 2.560      ;
; -1.988 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.429     ; 2.554      ;
; -1.983 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.125     ; 2.853      ;
; -1.974 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3] ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.908      ;
; -1.973 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.978      ;
; -1.962 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.883      ;
; -1.962 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.882      ;
; -1.958 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.306      ; 3.259      ;
; -1.952 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.314      ; 3.261      ;
; -1.952 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.880      ;
; -1.950 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]  ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.264      ; 3.209      ;
; -1.947 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.876      ;
; -1.946 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.875      ;
; -1.941 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.878      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.212 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 2.430      ; 2.799      ;
; 0.328 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.380      ; 0.895      ;
; 0.329 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.380      ; 0.896      ;
; 0.332 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.380      ; 0.899      ;
; 0.332 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.380      ; 0.899      ;
; 0.336 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.380      ; 0.903      ;
; 0.347 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.380      ; 0.914      ;
; 0.363 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 2.418      ; 2.938      ;
; 0.369 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 2.419      ; 2.945      ;
; 0.376 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.594      ;
; 0.475 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 2.410      ; 3.042      ;
; 0.537 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.755      ;
; 0.560 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.372      ; 1.119      ;
; 0.785 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.058      ; 1.000      ;
; 0.794 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ; CLK          ; CLK         ; 0.000        ; 0.058      ; 1.009      ;
; 0.812 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.380      ; 1.379      ;
; 0.827 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.380      ; 1.394      ;
; 0.836 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.409      ; 1.402      ;
; 0.871 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.429      ;
; 0.875 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; -0.500       ; 2.430      ; 2.982      ;
; 0.882 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; -0.224     ; 0.815      ;
; 0.885 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; -0.224     ; 0.818      ;
; 0.900 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; -0.224     ; 0.833      ;
; 0.901 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ; CLK          ; CLK         ; 0.000        ; -0.224     ; 0.834      ;
; 0.902 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; -0.224     ; 0.835      ;
; 0.963 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; -0.500       ; 2.419      ; 3.059      ;
; 0.963 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; -0.500       ; 2.418      ; 3.058      ;
; 0.987 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; -0.224     ; 0.920      ;
; 0.992 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.409      ; 1.558      ;
; 1.013 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]                    ; CLK          ; CLK         ; 0.000        ; -0.224     ; 0.946      ;
; 1.017 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; -0.500       ; 2.410      ; 3.104      ;
; 1.018 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ; CLK          ; CLK         ; 0.000        ; -0.224     ; 0.951      ;
; 1.050 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.050      ; 1.257      ;
; 1.073 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.034      ; 1.264      ;
; 1.090 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.050      ; 1.297      ;
; 1.093 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.050      ; 1.300      ;
; 1.138 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.696      ;
; 1.173 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]                    ; CLK          ; CLK         ; 0.000        ; -0.224     ; 1.106      ;
; 1.187 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.393      ;
; 1.227 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.785      ;
; 1.247 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ; CLK          ; CLK         ; 0.000        ; -0.224     ; 1.180      ;
; 1.250 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.456      ;
; 1.260 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.818      ;
; 1.261 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ; CLK          ; CLK         ; 0.000        ; -0.224     ; 1.194      ;
; 1.281 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.867      ;
; 1.320 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.906      ;
; 1.327 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.560      ;
; 1.370 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.956      ;
; 1.377 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.596      ;
; 1.396 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.384      ; 1.967      ;
; 1.414 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.640      ;
; 1.424 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.409      ; 1.990      ;
; 1.444 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.384      ; 2.015      ;
; 1.448 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.666      ;
; 1.450 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.684      ;
; 1.479 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.376      ; 2.042      ;
; 1.491 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.717      ;
; 1.498 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.376      ; 2.061      ;
; 1.503 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.384      ; 2.074      ;
; 1.510 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]            ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.122      ; 1.789      ;
; 1.513 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.747      ;
; 1.544 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.452      ; 2.153      ;
; 1.565 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.009      ; 1.761      ;
; 1.590 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.104      ; 1.851      ;
; 1.600 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.384      ; 2.171      ;
; 1.628 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.034      ; 1.819      ;
; 1.675 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.401      ; 2.233      ;
; 1.678 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.884      ;
; 1.680 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.409      ; 2.246      ;
; 1.681 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.009      ; 1.877      ;
; 1.699 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.444      ; 2.300      ;
; 1.714 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.376      ; 2.277      ;
; 1.726 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.436      ; 2.319      ;
; 1.738 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.444      ; 2.339      ;
; 1.742 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.034      ; 1.933      ;
; 1.755 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.408      ; 2.320      ;
; 1.758 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.401      ; 2.316      ;
; 1.761 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.428      ; 2.346      ;
; 1.763 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.974      ;
; 1.768 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.994      ;
; 1.773 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]            ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.150      ; 2.080      ;
; 1.788 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.444      ; 2.389      ;
; 1.790 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.400      ; 2.347      ;
; 1.795 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.077      ; 2.029      ;
; 1.803 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.376      ; 2.366      ;
; 1.826 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.024      ; 2.037      ;
; 1.836 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.376      ; 2.399      ;
; 1.841 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.437      ; 2.435      ;
; 1.845 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.009      ; 2.041      ;
; 1.851 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.376      ; 2.414      ;
; 1.852 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.076      ; 2.085      ;
; 1.868 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.092      ; 2.117      ;
; 1.873 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.034      ; 2.064      ;
; 1.876 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.429      ; 2.462      ;
; 1.877 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.376      ; 2.440      ;
; 1.882 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.436      ; 2.475      ;
; 1.903 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.051      ; 2.141      ;
; 1.905 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.401      ; 2.463      ;
; 1.911 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.408      ; 2.476      ;
; 1.931 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.436      ; 2.524      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; ALU_OUT[*]      ; CLK        ; 3.820 ; 4.304 ; Rise       ; CLK             ;
;  ALU_OUT[0]     ; CLK        ; 3.578 ; 4.048 ; Rise       ; CLK             ;
;  ALU_OUT[1]     ; CLK        ; 3.820 ; 4.304 ; Rise       ; CLK             ;
;  ALU_OUT[2]     ; CLK        ; 3.371 ; 3.864 ; Rise       ; CLK             ;
;  ALU_OUT[3]     ; CLK        ; 1.791 ; 1.977 ; Rise       ; CLK             ;
; ALU_V_IN        ; CLK        ; 1.625 ; 2.040 ; Rise       ; CLK             ;
; BUS_OUT_SEL[*]  ; CLK        ; 5.800 ; 6.228 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[0] ; CLK        ; 4.449 ; 4.606 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[1] ; CLK        ; 5.800 ; 6.228 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[2] ; CLK        ; 5.246 ; 5.670 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[3] ; CLK        ; 4.113 ; 4.562 ; Rise       ; CLK             ;
; CLK             ; CLK        ; 0.681 ; 0.740 ; Rise       ; CLK             ;
; INPR[*]         ; CLK        ; 2.101 ; 2.605 ; Rise       ; CLK             ;
;  INPR[0]        ; CLK        ; 2.063 ; 2.605 ; Rise       ; CLK             ;
;  INPR[1]        ; CLK        ; 1.790 ; 2.272 ; Rise       ; CLK             ;
;  INPR[2]        ; CLK        ; 2.101 ; 2.546 ; Rise       ; CLK             ;
;  INPR[3]        ; CLK        ; 1.574 ; 1.989 ; Rise       ; CLK             ;
; PC_IN[*]        ; CLK        ; 2.631 ; 3.084 ; Rise       ; CLK             ;
;  PC_IN[0]       ; CLK        ; 1.862 ; 2.335 ; Rise       ; CLK             ;
;  PC_IN[1]       ; CLK        ; 2.306 ; 2.782 ; Rise       ; CLK             ;
;  PC_IN[2]       ; CLK        ; 2.631 ; 3.084 ; Rise       ; CLK             ;
;  PC_IN[3]       ; CLK        ; 1.837 ; 2.312 ; Rise       ; CLK             ;
;  PC_IN[4]       ; CLK        ; 1.840 ; 2.311 ; Rise       ; CLK             ;
; PC_MUX_SEL[*]   ; CLK        ; 2.849 ; 3.328 ; Rise       ; CLK             ;
;  PC_MUX_SEL[0]  ; CLK        ; 2.849 ; 3.328 ; Rise       ; CLK             ;
;  PC_MUX_SEL[1]  ; CLK        ; 2.670 ; 3.120 ; Rise       ; CLK             ;
; QV_LD_SEL[*]    ; CLK        ; 3.086 ; 3.547 ; Rise       ; CLK             ;
;  QV_LD_SEL[0]   ; CLK        ; 3.086 ; 3.547 ; Rise       ; CLK             ;
;  QV_LD_SEL[1]   ; CLK        ; 2.839 ; 3.259 ; Rise       ; CLK             ;
; REG_ALU_BUS_SEL ; CLK        ; 2.964 ; 3.471 ; Rise       ; CLK             ;
; REG_LD_SEL[*]   ; CLK        ; 3.738 ; 4.175 ; Rise       ; CLK             ;
;  REG_LD_SEL[0]  ; CLK        ; 3.398 ; 3.818 ; Rise       ; CLK             ;
;  REG_LD_SEL[1]  ; CLK        ; 3.738 ; 4.175 ; Rise       ; CLK             ;
;  REG_LD_SEL[2]  ; CLK        ; 3.354 ; 3.806 ; Rise       ; CLK             ;
;  REG_LD_SEL[3]  ; CLK        ; 3.496 ; 3.963 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; ALU_OUT[*]      ; CLK        ; 0.688  ; 0.562  ; Rise       ; CLK             ;
;  ALU_OUT[0]     ; CLK        ; -1.490 ; -1.968 ; Rise       ; CLK             ;
;  ALU_OUT[1]     ; CLK        ; -1.674 ; -2.115 ; Rise       ; CLK             ;
;  ALU_OUT[2]     ; CLK        ; -1.615 ; -2.078 ; Rise       ; CLK             ;
;  ALU_OUT[3]     ; CLK        ; 0.688  ; 0.562  ; Rise       ; CLK             ;
; ALU_V_IN        ; CLK        ; -1.254 ; -1.647 ; Rise       ; CLK             ;
; BUS_OUT_SEL[*]  ; CLK        ; -0.309 ; -0.411 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[0] ; CLK        ; -0.309 ; -0.411 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[1] ; CLK        ; -1.544 ; -1.995 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[2] ; CLK        ; -1.566 ; -1.975 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[3] ; CLK        ; -1.132 ; -1.538 ; Rise       ; CLK             ;
; CLK             ; CLK        ; -0.212 ; -0.395 ; Rise       ; CLK             ;
; INPR[*]         ; CLK        ; -1.205 ; -1.597 ; Rise       ; CLK             ;
;  INPR[0]        ; CLK        ; -1.668 ; -2.186 ; Rise       ; CLK             ;
;  INPR[1]        ; CLK        ; -1.406 ; -1.866 ; Rise       ; CLK             ;
;  INPR[2]        ; CLK        ; -1.717 ; -2.152 ; Rise       ; CLK             ;
;  INPR[3]        ; CLK        ; -1.205 ; -1.597 ; Rise       ; CLK             ;
; PC_IN[*]        ; CLK        ; -1.388 ; -1.821 ; Rise       ; CLK             ;
;  PC_IN[0]       ; CLK        ; -1.412 ; -1.843 ; Rise       ; CLK             ;
;  PC_IN[1]       ; CLK        ; -1.840 ; -2.274 ; Rise       ; CLK             ;
;  PC_IN[2]       ; CLK        ; -2.150 ; -2.563 ; Rise       ; CLK             ;
;  PC_IN[3]       ; CLK        ; -1.388 ; -1.822 ; Rise       ; CLK             ;
;  PC_IN[4]       ; CLK        ; -1.391 ; -1.821 ; Rise       ; CLK             ;
; PC_MUX_SEL[*]   ; CLK        ; -1.339 ; -1.754 ; Rise       ; CLK             ;
;  PC_MUX_SEL[0]  ; CLK        ; -1.379 ; -1.816 ; Rise       ; CLK             ;
;  PC_MUX_SEL[1]  ; CLK        ; -1.339 ; -1.754 ; Rise       ; CLK             ;
; QV_LD_SEL[*]    ; CLK        ; -2.164 ; -2.525 ; Rise       ; CLK             ;
;  QV_LD_SEL[0]   ; CLK        ; -2.464 ; -2.934 ; Rise       ; CLK             ;
;  QV_LD_SEL[1]   ; CLK        ; -2.164 ; -2.525 ; Rise       ; CLK             ;
; REG_ALU_BUS_SEL ; CLK        ; -1.208 ; -1.628 ; Rise       ; CLK             ;
; REG_LD_SEL[*]   ; CLK        ; -1.748 ; -2.112 ; Rise       ; CLK             ;
;  REG_LD_SEL[0]  ; CLK        ; -1.969 ; -2.359 ; Rise       ; CLK             ;
;  REG_LD_SEL[1]  ; CLK        ; -1.772 ; -2.151 ; Rise       ; CLK             ;
;  REG_LD_SEL[2]  ; CLK        ; -1.748 ; -2.112 ; Rise       ; CLK             ;
;  REG_LD_SEL[3]  ; CLK        ; -1.859 ; -2.333 ; Rise       ; CLK             ;
+-----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ALU1_IN1[*]    ; CLK        ; 8.441 ; 8.533 ; Rise       ; CLK             ;
;  ALU1_IN1[0]   ; CLK        ; 8.042 ; 8.133 ; Rise       ; CLK             ;
;  ALU1_IN1[1]   ; CLK        ; 8.077 ; 8.024 ; Rise       ; CLK             ;
;  ALU1_IN1[2]   ; CLK        ; 8.441 ; 8.533 ; Rise       ; CLK             ;
;  ALU1_IN1[3]   ; CLK        ; 7.973 ; 7.964 ; Rise       ; CLK             ;
; ALU2_IN2[*]    ; CLK        ; 8.493 ; 8.493 ; Rise       ; CLK             ;
;  ALU2_IN2[0]   ; CLK        ; 8.471 ; 8.484 ; Rise       ; CLK             ;
;  ALU2_IN2[1]   ; CLK        ; 8.493 ; 8.493 ; Rise       ; CLK             ;
;  ALU2_IN2[2]   ; CLK        ; 8.061 ; 8.074 ; Rise       ; CLK             ;
;  ALU2_IN2[3]   ; CLK        ; 7.392 ; 7.412 ; Rise       ; CLK             ;
; INSTR_Out[*]   ; CLK        ; 5.990 ; 5.980 ; Rise       ; CLK             ;
;  INSTR_Out[0]  ; CLK        ; 5.768 ; 5.760 ; Rise       ; CLK             ;
;  INSTR_Out[1]  ; CLK        ; 5.842 ; 5.858 ; Rise       ; CLK             ;
;  INSTR_Out[2]  ; CLK        ; 5.463 ; 5.445 ; Rise       ; CLK             ;
;  INSTR_Out[3]  ; CLK        ; 5.269 ; 5.261 ; Rise       ; CLK             ;
;  INSTR_Out[4]  ; CLK        ; 5.990 ; 5.980 ; Rise       ; CLK             ;
;  INSTR_Out[5]  ; CLK        ; 5.735 ; 5.735 ; Rise       ; CLK             ;
;  INSTR_Out[6]  ; CLK        ; 5.431 ; 5.404 ; Rise       ; CLK             ;
;  INSTR_Out[7]  ; CLK        ; 5.690 ; 5.680 ; Rise       ; CLK             ;
;  INSTR_Out[8]  ; CLK        ; 5.700 ; 5.670 ; Rise       ; CLK             ;
;  INSTR_Out[9]  ; CLK        ; 5.703 ; 5.695 ; Rise       ; CLK             ;
;  INSTR_Out[10] ; CLK        ; 5.290 ; 5.287 ; Rise       ; CLK             ;
; OUTR[*]        ; CLK        ; 6.469 ; 6.459 ; Rise       ; CLK             ;
;  OUTR[0]       ; CLK        ; 5.865 ; 5.866 ; Rise       ; CLK             ;
;  OUTR[1]       ; CLK        ; 6.294 ; 6.267 ; Rise       ; CLK             ;
;  OUTR[2]       ; CLK        ; 6.469 ; 6.459 ; Rise       ; CLK             ;
;  OUTR[3]       ; CLK        ; 6.080 ; 6.075 ; Rise       ; CLK             ;
; PC_Out[*]      ; CLK        ; 6.312 ; 6.322 ; Rise       ; CLK             ;
;  PC_Out[0]     ; CLK        ; 5.570 ; 5.545 ; Rise       ; CLK             ;
;  PC_Out[1]     ; CLK        ; 5.721 ; 5.692 ; Rise       ; CLK             ;
;  PC_Out[2]     ; CLK        ; 5.987 ; 5.986 ; Rise       ; CLK             ;
;  PC_Out[3]     ; CLK        ; 6.312 ; 6.322 ; Rise       ; CLK             ;
;  PC_Out[4]     ; CLK        ; 5.254 ; 5.245 ; Rise       ; CLK             ;
; Q_Out          ; CLK        ; 5.462 ; 5.436 ; Rise       ; CLK             ;
; V_Out          ; CLK        ; 5.548 ; 5.528 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ALU1_IN1[*]    ; CLK        ; 6.520 ; 6.540 ; Rise       ; CLK             ;
;  ALU1_IN1[0]   ; CLK        ; 6.520 ; 6.540 ; Rise       ; CLK             ;
;  ALU1_IN1[1]   ; CLK        ; 6.916 ; 6.950 ; Rise       ; CLK             ;
;  ALU1_IN1[2]   ; CLK        ; 7.056 ; 7.066 ; Rise       ; CLK             ;
;  ALU1_IN1[3]   ; CLK        ; 7.275 ; 7.282 ; Rise       ; CLK             ;
; ALU2_IN2[*]    ; CLK        ; 6.440 ; 6.388 ; Rise       ; CLK             ;
;  ALU2_IN2[0]   ; CLK        ; 6.440 ; 6.388 ; Rise       ; CLK             ;
;  ALU2_IN2[1]   ; CLK        ; 6.481 ; 6.512 ; Rise       ; CLK             ;
;  ALU2_IN2[2]   ; CLK        ; 6.791 ; 6.792 ; Rise       ; CLK             ;
;  ALU2_IN2[3]   ; CLK        ; 6.633 ; 6.609 ; Rise       ; CLK             ;
; INSTR_Out[*]   ; CLK        ; 5.162 ; 5.152 ; Rise       ; CLK             ;
;  INSTR_Out[0]  ; CLK        ; 5.642 ; 5.633 ; Rise       ; CLK             ;
;  INSTR_Out[1]  ; CLK        ; 5.714 ; 5.726 ; Rise       ; CLK             ;
;  INSTR_Out[2]  ; CLK        ; 5.348 ; 5.329 ; Rise       ; CLK             ;
;  INSTR_Out[3]  ; CLK        ; 5.162 ; 5.152 ; Rise       ; CLK             ;
;  INSTR_Out[4]  ; CLK        ; 5.855 ; 5.843 ; Rise       ; CLK             ;
;  INSTR_Out[5]  ; CLK        ; 5.609 ; 5.608 ; Rise       ; CLK             ;
;  INSTR_Out[6]  ; CLK        ; 5.318 ; 5.290 ; Rise       ; CLK             ;
;  INSTR_Out[7]  ; CLK        ; 5.567 ; 5.555 ; Rise       ; CLK             ;
;  INSTR_Out[8]  ; CLK        ; 5.577 ; 5.546 ; Rise       ; CLK             ;
;  INSTR_Out[9]  ; CLK        ; 5.579 ; 5.569 ; Rise       ; CLK             ;
;  INSTR_Out[10] ; CLK        ; 5.182 ; 5.178 ; Rise       ; CLK             ;
; OUTR[*]        ; CLK        ; 5.734 ; 5.733 ; Rise       ; CLK             ;
;  OUTR[0]       ; CLK        ; 5.734 ; 5.733 ; Rise       ; CLK             ;
;  OUTR[1]       ; CLK        ; 6.149 ; 6.122 ; Rise       ; CLK             ;
;  OUTR[2]       ; CLK        ; 6.320 ; 6.310 ; Rise       ; CLK             ;
;  OUTR[3]       ; CLK        ; 5.941 ; 5.934 ; Rise       ; CLK             ;
; PC_Out[*]      ; CLK        ; 5.148 ; 5.137 ; Rise       ; CLK             ;
;  PC_Out[0]     ; CLK        ; 5.452 ; 5.426 ; Rise       ; CLK             ;
;  PC_Out[1]     ; CLK        ; 5.598 ; 5.568 ; Rise       ; CLK             ;
;  PC_Out[2]     ; CLK        ; 5.860 ; 5.858 ; Rise       ; CLK             ;
;  PC_Out[3]     ; CLK        ; 6.165 ; 6.172 ; Rise       ; CLK             ;
;  PC_Out[4]     ; CLK        ; 5.148 ; 5.137 ; Rise       ; CLK             ;
; Q_Out          ; CLK        ; 5.347 ; 5.321 ; Rise       ; CLK             ;
; V_Out          ; CLK        ; 5.430 ; 5.409 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+----------------+-------------+-------+--------+--------+--------+
; Input Port     ; Output Port ; RR    ; RF     ; FR     ; FF     ;
+----------------+-------------+-------+--------+--------+--------+
; ALU_OUT[0]     ; ALU1_IN1[0] ; 7.905 ;        ;        ; 8.337  ;
; ALU_OUT[1]     ; ALU1_IN1[1] ; 8.058 ;        ;        ; 8.485  ;
; ALU_OUT[2]     ; ALU1_IN1[2] ; 8.116 ;        ;        ; 8.580  ;
; ALU_OUT[3]     ; ALU1_IN1[3] ; 6.467 ;        ;        ; 6.597  ;
; BUS_OUT_SEL[0] ; ALU1_IN1[0] ; 7.935 ; 7.831  ; 7.948  ; 8.108  ;
; BUS_OUT_SEL[0] ; ALU1_IN1[1] ; 8.121 ; 7.454  ; 7.569  ; 8.289  ;
; BUS_OUT_SEL[0] ; ALU1_IN1[2] ; 8.443 ; 8.167  ; 8.294  ; 8.636  ;
; BUS_OUT_SEL[0] ; ALU1_IN1[3] ; 9.125 ; 7.437  ; 7.575  ; 9.226  ;
; BUS_OUT_SEL[1] ; ALU1_IN1[0] ; 9.444 ; 9.302  ; 9.714  ; 9.928  ;
; BUS_OUT_SEL[1] ; ALU1_IN1[1] ; 8.969 ; 9.483  ; 9.900  ; 9.484  ;
; BUS_OUT_SEL[1] ; ALU1_IN1[2] ; 9.285 ; 9.830  ; 10.222 ; 9.828  ;
; BUS_OUT_SEL[1] ; ALU1_IN1[3] ; 9.037 ; 10.420 ; 10.904 ; 9.475  ;
; BUS_OUT_SEL[2] ; ALU1_IN1[0] ; 9.037 ; 8.748  ; 9.156  ; 9.458  ;
; BUS_OUT_SEL[2] ; ALU1_IN1[1] ; 8.562 ; 8.929  ; 9.342  ; 9.014  ;
; BUS_OUT_SEL[2] ; ALU1_IN1[2] ; 8.878 ; 9.276  ; 9.664  ; 9.358  ;
; BUS_OUT_SEL[2] ; ALU1_IN1[3] ; 8.630 ; 9.866  ; 10.346 ; 9.005  ;
; BUS_OUT_SEL[3] ; ALU1_IN1[0] ; 7.090 ; 7.043  ; 7.511  ; 7.507  ;
; BUS_OUT_SEL[3] ; ALU1_IN1[1] ; 7.427 ; 7.364  ; 7.848  ; 7.828  ;
; BUS_OUT_SEL[3] ; ALU1_IN1[2] ; 7.597 ; 7.573  ; 8.011  ; 8.030  ;
; BUS_OUT_SEL[3] ; ALU1_IN1[3] ; 8.789 ; 7.949  ; 8.384  ; 9.182  ;
; S2_SEL[0]      ; ALU2_IN2[0] ; 9.619 ; 8.882  ; 9.433  ; 10.153 ;
; S2_SEL[0]      ; ALU2_IN2[1] ; 9.309 ; 8.667  ; 9.199  ; 9.835  ;
; S2_SEL[0]      ; ALU2_IN2[2] ; 9.419 ; 8.776  ; 9.317  ; 9.951  ;
; S2_SEL[0]      ; ALU2_IN2[3] ; 8.813 ; 8.614  ; 9.118  ; 9.344  ;
; S2_SEL[1]      ; ALU2_IN2[0] ; 8.460 ; 8.400  ; 8.929  ; 8.914  ;
; S2_SEL[1]      ; ALU2_IN2[1] ; 8.093 ; 7.942  ; 8.462  ; 8.586  ;
; S2_SEL[1]      ; ALU2_IN2[2] ; 8.342 ; 8.191  ; 8.722  ; 8.812  ;
; S2_SEL[1]      ; ALU2_IN2[3] ; 8.145 ; 7.591  ; 8.123  ; 8.646  ;
; S2_SEL[2]      ; ALU2_IN2[0] ; 7.195 ; 8.943  ; 9.403  ; 7.550  ;
; S2_SEL[2]      ; ALU2_IN2[1] ; 7.012 ; 8.625  ; 9.093  ; 7.376  ;
; S2_SEL[2]      ; ALU2_IN2[2] ; 7.410 ; 8.741  ; 9.203  ; 7.812  ;
; S2_SEL[2]      ; ALU2_IN2[3] ; 7.224 ; 8.134  ; 8.597  ; 7.633  ;
+----------------+-------------+-------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+----------------+-------------+-------+-------+-------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+----------------+-------------+-------+-------+-------+-------+
; ALU_OUT[0]     ; ALU1_IN1[0] ; 7.687 ;       ;       ; 8.108 ;
; ALU_OUT[1]     ; ALU1_IN1[1] ; 7.834 ;       ;       ; 8.251 ;
; ALU_OUT[2]     ; ALU1_IN1[2] ; 7.857 ;       ;       ; 8.307 ;
; ALU_OUT[3]     ; ALU1_IN1[3] ; 6.315 ;       ;       ; 6.432 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[0] ; 6.445 ; 6.420 ; 6.527 ; 6.549 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[1] ; 6.355 ; 6.318 ; 6.436 ; 6.446 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[2] ; 6.551 ; 6.566 ; 6.653 ; 6.698 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[3] ; 6.767 ; 6.751 ; 6.905 ; 6.830 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[0] ; 7.835 ; 7.852 ; 8.312 ; 8.259 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[1] ; 7.917 ; 7.903 ; 8.395 ; 8.311 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[2] ; 8.227 ; 8.237 ; 8.701 ; 8.641 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[3] ; 7.703 ; 7.686 ; 8.190 ; 8.103 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[0] ; 7.612 ; 7.634 ; 8.075 ; 8.031 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[1] ; 7.711 ; 7.702 ; 8.179 ; 8.104 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[2] ; 8.022 ; 7.930 ; 8.391 ; 8.437 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[3] ; 7.725 ; 7.690 ; 8.134 ; 8.154 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[0] ; 6.900 ; 6.853 ; 7.299 ; 7.289 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[1] ; 7.224 ; 7.161 ; 7.623 ; 7.597 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[2] ; 7.387 ; 7.361 ; 7.780 ; 7.791 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[3] ; 8.501 ; 7.706 ; 8.132 ; 8.850 ;
; S2_SEL[0]      ; ALU2_IN2[0] ; 9.260 ; 8.568 ; 9.115 ; 9.745 ;
; S2_SEL[0]      ; ALU2_IN2[1] ; 9.011 ; 8.341 ; 8.893 ; 9.501 ;
; S2_SEL[0]      ; ALU2_IN2[2] ; 9.123 ; 8.453 ; 9.010 ; 9.619 ;
; S2_SEL[0]      ; ALU2_IN2[3] ; 8.545 ; 8.330 ; 8.857 ; 9.040 ;
; S2_SEL[1]      ; ALU2_IN2[0] ; 8.112 ; 8.103 ; 8.632 ; 8.550 ;
; S2_SEL[1]      ; ALU2_IN2[1] ; 7.759 ; 7.724 ; 8.232 ; 8.226 ;
; S2_SEL[1]      ; ALU2_IN2[2] ; 7.968 ; 7.970 ; 8.488 ; 8.417 ;
; S2_SEL[1]      ; ALU2_IN2[3] ; 7.396 ; 7.397 ; 7.916 ; 7.844 ;
; S2_SEL[2]      ; ALU2_IN2[0] ; 7.014 ; 7.921 ; 8.395 ; 7.357 ;
; S2_SEL[2]      ; ALU2_IN2[1] ; 6.840 ; 7.692 ; 8.172 ; 7.191 ;
; S2_SEL[2]      ; ALU2_IN2[2] ; 7.227 ; 7.807 ; 8.286 ; 7.617 ;
; S2_SEL[2]      ; ALU2_IN2[3] ; 7.049 ; 7.686 ; 8.140 ; 7.447 ;
+----------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 282.41 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -2.541 ; -78.926           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.227 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -91.306                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.541 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.027      ; 3.563      ;
; -2.482 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.307     ; 3.170      ;
; -2.482 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.307     ; 3.170      ;
; -2.466 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.019     ; 3.442      ;
; -2.448 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.208      ; 3.651      ;
; -2.430 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.358      ;
; -2.422 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.233      ; 3.650      ;
; -2.404 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.042     ; 3.357      ;
; -2.400 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.382     ; 3.013      ;
; -2.368 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.304     ; 3.059      ;
; -2.358 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.272      ;
; -2.340 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.356     ; 2.979      ;
; -2.339 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.020     ; 3.314      ;
; -2.334 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.354     ; 2.975      ;
; -2.333 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.354     ; 2.974      ;
; -2.320 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.093     ; 3.222      ;
; -2.320 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.015     ; 3.300      ;
; -2.297 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.280      ; 3.572      ;
; -2.295 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.010      ; 3.300      ;
; -2.294 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.221      ;
; -2.292 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.233      ;
; -2.291 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.232      ;
; -2.279 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.051     ; 3.223      ;
; -2.275 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.356     ; 2.914      ;
; -2.264 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.204      ; 3.463      ;
; -2.259 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.188      ;
; -2.247 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.027      ; 3.269      ;
; -2.246 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.170      ;
; -2.230 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.382     ; 2.843      ;
; -2.218 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.234      ; 3.447      ;
; -2.214 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.304     ; 2.905      ;
; -2.195 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.280      ; 3.470      ;
; -2.185 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.113      ;
; -2.164 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.105      ;
; -2.163 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.104      ;
; -2.154 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.124      ;
; -2.153 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.011      ; 3.159      ;
; -2.136 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.097     ; 3.034      ;
; -2.129 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.019     ; 3.105      ;
; -2.120 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.234      ; 3.349      ;
; -2.101 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.383     ; 2.713      ;
; -2.095 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.093     ; 2.997      ;
; -2.083 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.250      ; 3.328      ;
; -2.066 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 2.993      ;
; -2.065 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.035      ;
; -2.060 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.041     ; 3.014      ;
; -2.058 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.304     ; 2.749      ;
; -2.043 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.015     ; 3.023      ;
; -2.021 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.400     ; 2.616      ;
; -2.017 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.010      ; 3.022      ;
; -1.988 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.276      ; 3.259      ;
; -1.983 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.920      ;
; -1.982 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.919      ;
; -1.980 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.052     ; 2.923      ;
; -1.964 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; 0.209      ; 3.168      ;
; -1.955 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.051     ; 2.899      ;
; -1.950 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.878      ;
; -1.946 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.875      ;
; -1.934 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.197      ; 3.151      ;
; -1.931 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.027      ; 2.953      ;
; -1.924 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.042     ; 2.877      ;
; -1.916 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.078     ; 2.858      ;
; -1.906 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.230      ; 3.131      ;
; -1.899 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.351     ; 2.543      ;
; -1.891 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.304     ; 2.582      ;
; -1.886 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 2.813      ;
; -1.857 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.051     ; 2.801      ;
; -1.836 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.092     ; 2.739      ;
; -1.828 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.761      ;
; -1.812 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.014     ; 2.793      ;
; -1.806 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.104     ; 2.722      ;
; -1.802 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.760      ;
; -1.801 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.014     ; 2.782      ;
; -1.791 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.094     ; 2.692      ;
; -1.791 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.026     ; 2.785      ;
; -1.787 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.104     ; 2.703      ;
; -1.774 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.356     ; 2.413      ;
; -1.762 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.688      ;
; -1.758 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.015     ; 2.738      ;
; -1.753 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.026     ; 2.747      ;
; -1.738 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.351     ; 2.382      ;
; -1.733 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.010      ; 2.738      ;
; -1.733 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.659      ;
; -1.729 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.051     ; 2.673      ;
; -1.728 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.403     ; 2.320      ;
; -1.727 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.403     ; 2.319      ;
; -1.715 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]  ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.655      ;
; -1.673 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.382     ; 2.286      ;
; -1.670 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.383     ; 2.282      ;
; -1.660 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.078     ; 2.602      ;
; -1.658 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3] ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.598      ;
; -1.651 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.115     ; 2.531      ;
; -1.644 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.573      ;
; -1.641 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.282      ; 2.918      ;
; -1.641 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.569      ;
; -1.638 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.276      ; 2.909      ;
; -1.634 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]  ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.234      ; 2.863      ;
; -1.633 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.026     ; 2.627      ;
; -1.633 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.052     ; 2.576      ;
; -1.632 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.052     ; 2.575      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.227 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 2.240      ; 2.611      ;
; 0.323 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.340      ; 0.832      ;
; 0.323 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.340      ; 0.832      ;
; 0.326 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.340      ; 0.835      ;
; 0.326 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.340      ; 0.835      ;
; 0.330 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.340      ; 0.839      ;
; 0.339 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.340      ; 0.848      ;
; 0.341 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.540      ;
; 0.357 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 2.227      ; 2.728      ;
; 0.378 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 2.227      ; 2.749      ;
; 0.452 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 2.220      ; 2.816      ;
; 0.483 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.682      ;
; 0.533 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.334      ; 1.036      ;
; 0.722 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.052      ; 0.918      ;
; 0.734 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ; CLK          ; CLK         ; 0.000        ; 0.052      ; 0.930      ;
; 0.763 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.363      ; 1.270      ;
; 0.769 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.340      ; 1.278      ;
; 0.776 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 0.727      ;
; 0.779 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 0.730      ;
; 0.779 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.340      ; 1.288      ;
; 0.792 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 0.743      ;
; 0.793 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 0.744      ;
; 0.795 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 0.746      ;
; 0.802 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.357      ; 1.303      ;
; 0.889 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 0.840      ;
; 0.914 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 0.865      ;
; 0.915 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; -0.500       ; 2.240      ; 2.819      ;
; 0.918 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 0.869      ;
; 0.925 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.363      ; 1.432      ;
; 0.965 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.046      ; 1.155      ;
; 0.983 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.026      ; 1.153      ;
; 0.993 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; -0.500       ; 2.227      ; 2.884      ;
; 0.999 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; -0.500       ; 2.227      ; 2.890      ;
; 1.000 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.046      ; 1.190      ;
; 1.001 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.046      ; 1.191      ;
; 1.038 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 0.989      ;
; 1.055 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.357      ; 1.556      ;
; 1.059 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; -0.500       ; 2.220      ; 2.943      ;
; 1.079 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.265      ;
; 1.124 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ; CLK          ; CLK         ; 0.000        ; -0.193     ; 1.075      ;
; 1.133 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 1.084      ;
; 1.133 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.357      ; 1.634      ;
; 1.146 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.333      ;
; 1.155 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.357      ; 1.656      ;
; 1.187 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.383      ; 1.714      ;
; 1.209 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.383      ; 1.736      ;
; 1.213 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.425      ;
; 1.256 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.052      ; 1.452      ;
; 1.265 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.383      ; 1.792      ;
; 1.290 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.495      ;
; 1.304 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.344      ; 1.817      ;
; 1.316 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.363      ; 1.823      ;
; 1.317 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.516      ;
; 1.319 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.344      ; 1.832      ;
; 1.320 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.532      ;
; 1.356 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.561      ;
; 1.367 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]            ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.112      ; 1.623      ;
; 1.376 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.338      ; 1.883      ;
; 1.387 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.600      ;
; 1.393 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.338      ; 1.900      ;
; 1.398 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.344      ; 1.911      ;
; 1.414 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.406      ; 1.964      ;
; 1.439 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.007      ; 1.615      ;
; 1.454 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.094      ; 1.692      ;
; 1.488 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.026      ; 1.658      ;
; 1.499 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.344      ; 2.012      ;
; 1.544 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.730      ;
; 1.546 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.357      ; 2.047      ;
; 1.551 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.363      ; 2.058      ;
; 1.557 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.007      ; 1.733      ;
; 1.573 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.400      ; 2.117      ;
; 1.578 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.388      ; 2.110      ;
; 1.589 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.338      ; 2.096      ;
; 1.592 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.026      ; 1.762      ;
; 1.595 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.400      ; 2.139      ;
; 1.607 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]            ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.138      ; 1.889      ;
; 1.608 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.362      ; 2.114      ;
; 1.613 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.818      ;
; 1.619 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.382      ; 2.145      ;
; 1.619 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.023      ; 1.811      ;
; 1.621 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.357      ; 2.122      ;
; 1.642 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.855      ;
; 1.646 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.356      ; 2.146      ;
; 1.651 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.400      ; 2.195      ;
; 1.671 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.389      ; 2.204      ;
; 1.673 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.338      ; 2.180      ;
; 1.686 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.879      ;
; 1.695 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.338      ; 2.202      ;
; 1.705 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.917      ;
; 1.706 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.935      ;
; 1.708 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.007      ; 1.884      ;
; 1.719 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.337      ; 2.225      ;
; 1.720 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.026      ; 1.890      ;
; 1.730 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.406      ; 2.280      ;
; 1.737 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.383      ; 2.264      ;
; 1.740 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]            ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.112      ; 1.996      ;
; 1.742 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.388      ; 2.274      ;
; 1.753 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.971      ;
; 1.754 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.338      ; 2.261      ;
; 1.766 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.357      ; 2.267      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; ALU_OUT[*]      ; CLK        ; 3.414 ; 3.723 ; Rise       ; CLK             ;
;  ALU_OUT[0]     ; CLK        ; 3.184 ; 3.504 ; Rise       ; CLK             ;
;  ALU_OUT[1]     ; CLK        ; 3.414 ; 3.723 ; Rise       ; CLK             ;
;  ALU_OUT[2]     ; CLK        ; 2.991 ; 3.334 ; Rise       ; CLK             ;
;  ALU_OUT[3]     ; CLK        ; 1.643 ; 1.836 ; Rise       ; CLK             ;
; ALU_V_IN        ; CLK        ; 1.382 ; 1.718 ; Rise       ; CLK             ;
; BUS_OUT_SEL[*]  ; CLK        ; 5.105 ; 5.559 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[0] ; CLK        ; 4.099 ; 4.181 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[1] ; CLK        ; 5.105 ; 5.559 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[2] ; CLK        ; 4.597 ; 5.047 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[3] ; CLK        ; 3.656 ; 3.967 ; Rise       ; CLK             ;
; CLK             ; CLK        ; 0.639 ; 0.765 ; Rise       ; CLK             ;
; INPR[*]         ; CLK        ; 1.816 ; 2.232 ; Rise       ; CLK             ;
;  INPR[0]        ; CLK        ; 1.788 ; 2.232 ; Rise       ; CLK             ;
;  INPR[1]        ; CLK        ; 1.542 ; 1.918 ; Rise       ; CLK             ;
;  INPR[2]        ; CLK        ; 1.816 ; 2.160 ; Rise       ; CLK             ;
;  INPR[3]        ; CLK        ; 1.333 ; 1.669 ; Rise       ; CLK             ;
; PC_IN[*]        ; CLK        ; 2.314 ; 2.623 ; Rise       ; CLK             ;
;  PC_IN[0]       ; CLK        ; 1.579 ; 1.970 ; Rise       ; CLK             ;
;  PC_IN[1]       ; CLK        ; 2.007 ; 2.366 ; Rise       ; CLK             ;
;  PC_IN[2]       ; CLK        ; 2.314 ; 2.623 ; Rise       ; CLK             ;
;  PC_IN[3]       ; CLK        ; 1.565 ; 1.947 ; Rise       ; CLK             ;
;  PC_IN[4]       ; CLK        ; 1.562 ; 1.950 ; Rise       ; CLK             ;
; PC_MUX_SEL[*]   ; CLK        ; 2.442 ; 2.849 ; Rise       ; CLK             ;
;  PC_MUX_SEL[0]  ; CLK        ; 2.442 ; 2.849 ; Rise       ; CLK             ;
;  PC_MUX_SEL[1]  ; CLK        ; 2.299 ; 2.677 ; Rise       ; CLK             ;
; QV_LD_SEL[*]    ; CLK        ; 2.718 ; 3.070 ; Rise       ; CLK             ;
;  QV_LD_SEL[0]   ; CLK        ; 2.718 ; 3.070 ; Rise       ; CLK             ;
;  QV_LD_SEL[1]   ; CLK        ; 2.473 ; 2.853 ; Rise       ; CLK             ;
; REG_ALU_BUS_SEL ; CLK        ; 2.624 ; 2.982 ; Rise       ; CLK             ;
; REG_LD_SEL[*]   ; CLK        ; 3.322 ; 3.627 ; Rise       ; CLK             ;
;  REG_LD_SEL[0]  ; CLK        ; 3.019 ; 3.332 ; Rise       ; CLK             ;
;  REG_LD_SEL[1]  ; CLK        ; 3.322 ; 3.627 ; Rise       ; CLK             ;
;  REG_LD_SEL[2]  ; CLK        ; 2.952 ; 3.288 ; Rise       ; CLK             ;
;  REG_LD_SEL[3]  ; CLK        ; 3.062 ; 3.488 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; ALU_OUT[*]      ; CLK        ; 0.610  ; 0.439  ; Rise       ; CLK             ;
;  ALU_OUT[0]     ; CLK        ; -1.262 ; -1.652 ; Rise       ; CLK             ;
;  ALU_OUT[1]     ; CLK        ; -1.448 ; -1.763 ; Rise       ; CLK             ;
;  ALU_OUT[2]     ; CLK        ; -1.390 ; -1.758 ; Rise       ; CLK             ;
;  ALU_OUT[3]     ; CLK        ; 0.610  ; 0.439  ; Rise       ; CLK             ;
; ALU_V_IN        ; CLK        ; -1.056 ; -1.377 ; Rise       ; CLK             ;
; BUS_OUT_SEL[*]  ; CLK        ; -0.315 ; -0.453 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[0] ; CLK        ; -0.315 ; -0.453 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[1] ; CLK        ; -1.328 ; -1.670 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[2] ; CLK        ; -1.335 ; -1.671 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[3] ; CLK        ; -0.935 ; -1.273 ; Rise       ; CLK             ;
; CLK             ; CLK        ; -0.227 ; -0.435 ; Rise       ; CLK             ;
; INPR[*]         ; CLK        ; -1.006 ; -1.327 ; Rise       ; CLK             ;
;  INPR[0]        ; CLK        ; -1.438 ; -1.864 ; Rise       ; CLK             ;
;  INPR[1]        ; CLK        ; -1.204 ; -1.565 ; Rise       ; CLK             ;
;  INPR[2]        ; CLK        ; -1.477 ; -1.813 ; Rise       ; CLK             ;
;  INPR[3]        ; CLK        ; -1.006 ; -1.327 ; Rise       ; CLK             ;
; PC_IN[*]        ; CLK        ; -1.164 ; -1.518 ; Rise       ; CLK             ;
;  PC_IN[0]       ; CLK        ; -1.177 ; -1.538 ; Rise       ; CLK             ;
;  PC_IN[1]       ; CLK        ; -1.591 ; -1.920 ; Rise       ; CLK             ;
;  PC_IN[2]       ; CLK        ; -1.883 ; -2.164 ; Rise       ; CLK             ;
;  PC_IN[3]       ; CLK        ; -1.166 ; -1.518 ; Rise       ; CLK             ;
;  PC_IN[4]       ; CLK        ; -1.164 ; -1.519 ; Rise       ; CLK             ;
; PC_MUX_SEL[*]   ; CLK        ; -1.120 ; -1.474 ; Rise       ; CLK             ;
;  PC_MUX_SEL[0]  ; CLK        ; -1.148 ; -1.521 ; Rise       ; CLK             ;
;  PC_MUX_SEL[1]  ; CLK        ; -1.120 ; -1.474 ; Rise       ; CLK             ;
; QV_LD_SEL[*]    ; CLK        ; -1.872 ; -2.180 ; Rise       ; CLK             ;
;  QV_LD_SEL[0]   ; CLK        ; -2.145 ; -2.518 ; Rise       ; CLK             ;
;  QV_LD_SEL[1]   ; CLK        ; -1.872 ; -2.180 ; Rise       ; CLK             ;
; REG_ALU_BUS_SEL ; CLK        ; -1.018 ; -1.365 ; Rise       ; CLK             ;
; REG_LD_SEL[*]   ; CLK        ; -1.518 ; -1.795 ; Rise       ; CLK             ;
;  REG_LD_SEL[0]  ; CLK        ; -1.721 ; -2.015 ; Rise       ; CLK             ;
;  REG_LD_SEL[1]  ; CLK        ; -1.534 ; -1.827 ; Rise       ; CLK             ;
;  REG_LD_SEL[2]  ; CLK        ; -1.518 ; -1.795 ; Rise       ; CLK             ;
;  REG_LD_SEL[3]  ; CLK        ; -1.595 ; -1.995 ; Rise       ; CLK             ;
+-----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ALU1_IN1[*]    ; CLK        ; 7.941 ; 7.895 ; Rise       ; CLK             ;
;  ALU1_IN1[0]   ; CLK        ; 7.565 ; 7.554 ; Rise       ; CLK             ;
;  ALU1_IN1[1]   ; CLK        ; 7.597 ; 7.492 ; Rise       ; CLK             ;
;  ALU1_IN1[2]   ; CLK        ; 7.941 ; 7.895 ; Rise       ; CLK             ;
;  ALU1_IN1[3]   ; CLK        ; 7.509 ; 7.422 ; Rise       ; CLK             ;
; ALU2_IN2[*]    ; CLK        ; 7.980 ; 7.876 ; Rise       ; CLK             ;
;  ALU2_IN2[0]   ; CLK        ; 7.956 ; 7.876 ; Rise       ; CLK             ;
;  ALU2_IN2[1]   ; CLK        ; 7.980 ; 7.875 ; Rise       ; CLK             ;
;  ALU2_IN2[2]   ; CLK        ; 7.579 ; 7.503 ; Rise       ; CLK             ;
;  ALU2_IN2[3]   ; CLK        ; 6.979 ; 6.917 ; Rise       ; CLK             ;
; INSTR_Out[*]   ; CLK        ; 5.680 ; 5.611 ; Rise       ; CLK             ;
;  INSTR_Out[0]  ; CLK        ; 5.483 ; 5.423 ; Rise       ; CLK             ;
;  INSTR_Out[1]  ; CLK        ; 5.551 ; 5.520 ; Rise       ; CLK             ;
;  INSTR_Out[2]  ; CLK        ; 5.195 ; 5.157 ; Rise       ; CLK             ;
;  INSTR_Out[3]  ; CLK        ; 5.009 ; 4.996 ; Rise       ; CLK             ;
;  INSTR_Out[4]  ; CLK        ; 5.680 ; 5.611 ; Rise       ; CLK             ;
;  INSTR_Out[5]  ; CLK        ; 5.454 ; 5.409 ; Rise       ; CLK             ;
;  INSTR_Out[6]  ; CLK        ; 5.168 ; 5.121 ; Rise       ; CLK             ;
;  INSTR_Out[7]  ; CLK        ; 5.410 ; 5.363 ; Rise       ; CLK             ;
;  INSTR_Out[8]  ; CLK        ; 5.428 ; 5.371 ; Rise       ; CLK             ;
;  INSTR_Out[9]  ; CLK        ; 5.420 ; 5.360 ; Rise       ; CLK             ;
;  INSTR_Out[10] ; CLK        ; 5.030 ; 5.013 ; Rise       ; CLK             ;
; OUTR[*]        ; CLK        ; 6.117 ; 6.069 ; Rise       ; CLK             ;
;  OUTR[0]       ; CLK        ; 5.551 ; 5.530 ; Rise       ; CLK             ;
;  OUTR[1]       ; CLK        ; 5.958 ; 5.904 ; Rise       ; CLK             ;
;  OUTR[2]       ; CLK        ; 6.117 ; 6.069 ; Rise       ; CLK             ;
;  OUTR[3]       ; CLK        ; 5.755 ; 5.724 ; Rise       ; CLK             ;
; PC_Out[*]      ; CLK        ; 5.995 ; 5.937 ; Rise       ; CLK             ;
;  PC_Out[0]     ; CLK        ; 5.294 ; 5.233 ; Rise       ; CLK             ;
;  PC_Out[1]     ; CLK        ; 5.432 ; 5.379 ; Rise       ; CLK             ;
;  PC_Out[2]     ; CLK        ; 5.701 ; 5.665 ; Rise       ; CLK             ;
;  PC_Out[3]     ; CLK        ; 5.995 ; 5.937 ; Rise       ; CLK             ;
;  PC_Out[4]     ; CLK        ; 5.001 ; 4.977 ; Rise       ; CLK             ;
; Q_Out          ; CLK        ; 5.196 ; 5.149 ; Rise       ; CLK             ;
; V_Out          ; CLK        ; 5.279 ; 5.225 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ALU1_IN1[*]    ; CLK        ; 6.167 ; 6.135 ; Rise       ; CLK             ;
;  ALU1_IN1[0]   ; CLK        ; 6.167 ; 6.135 ; Rise       ; CLK             ;
;  ALU1_IN1[1]   ; CLK        ; 6.529 ; 6.533 ; Rise       ; CLK             ;
;  ALU1_IN1[2]   ; CLK        ; 6.668 ; 6.593 ; Rise       ; CLK             ;
;  ALU1_IN1[3]   ; CLK        ; 6.882 ; 6.808 ; Rise       ; CLK             ;
; ALU2_IN2[*]    ; CLK        ; 6.086 ; 6.015 ; Rise       ; CLK             ;
;  ALU2_IN2[0]   ; CLK        ; 6.086 ; 6.015 ; Rise       ; CLK             ;
;  ALU2_IN2[1]   ; CLK        ; 6.117 ; 6.106 ; Rise       ; CLK             ;
;  ALU2_IN2[2]   ; CLK        ; 6.426 ; 6.362 ; Rise       ; CLK             ;
;  ALU2_IN2[3]   ; CLK        ; 6.269 ; 6.202 ; Rise       ; CLK             ;
; INSTR_Out[*]   ; CLK        ; 4.913 ; 4.898 ; Rise       ; CLK             ;
;  INSTR_Out[0]  ; CLK        ; 5.370 ; 5.309 ; Rise       ; CLK             ;
;  INSTR_Out[1]  ; CLK        ; 5.434 ; 5.403 ; Rise       ; CLK             ;
;  INSTR_Out[2]  ; CLK        ; 5.091 ; 5.053 ; Rise       ; CLK             ;
;  INSTR_Out[3]  ; CLK        ; 4.913 ; 4.898 ; Rise       ; CLK             ;
;  INSTR_Out[4]  ; CLK        ; 5.558 ; 5.490 ; Rise       ; CLK             ;
;  INSTR_Out[5]  ; CLK        ; 5.340 ; 5.296 ; Rise       ; CLK             ;
;  INSTR_Out[6]  ; CLK        ; 5.066 ; 5.019 ; Rise       ; CLK             ;
;  INSTR_Out[7]  ; CLK        ; 5.299 ; 5.252 ; Rise       ; CLK             ;
;  INSTR_Out[8]  ; CLK        ; 5.316 ; 5.260 ; Rise       ; CLK             ;
;  INSTR_Out[9]  ; CLK        ; 5.307 ; 5.248 ; Rise       ; CLK             ;
;  INSTR_Out[10] ; CLK        ; 4.934 ; 4.915 ; Rise       ; CLK             ;
; OUTR[*]        ; CLK        ; 5.434 ; 5.411 ; Rise       ; CLK             ;
;  OUTR[0]       ; CLK        ; 5.434 ; 5.411 ; Rise       ; CLK             ;
;  OUTR[1]       ; CLK        ; 5.828 ; 5.774 ; Rise       ; CLK             ;
;  OUTR[2]       ; CLK        ; 5.984 ; 5.937 ; Rise       ; CLK             ;
;  OUTR[3]       ; CLK        ; 5.629 ; 5.597 ; Rise       ; CLK             ;
; PC_Out[*]      ; CLK        ; 4.906 ; 4.881 ; Rise       ; CLK             ;
;  PC_Out[0]     ; CLK        ; 5.187 ; 5.127 ; Rise       ; CLK             ;
;  PC_Out[1]     ; CLK        ; 5.321 ; 5.269 ; Rise       ; CLK             ;
;  PC_Out[2]     ; CLK        ; 5.586 ; 5.551 ; Rise       ; CLK             ;
;  PC_Out[3]     ; CLK        ; 5.860 ; 5.803 ; Rise       ; CLK             ;
;  PC_Out[4]     ; CLK        ; 4.906 ; 4.881 ; Rise       ; CLK             ;
; Q_Out          ; CLK        ; 5.092 ; 5.046 ; Rise       ; CLK             ;
; V_Out          ; CLK        ; 5.174 ; 5.121 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+----------------+-------------+-------+-------+--------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR     ; FF    ;
+----------------+-------------+-------+-------+--------+-------+
; ALU_OUT[0]     ; ALU1_IN1[0] ; 7.335 ;       ;        ; 7.624 ;
; ALU_OUT[1]     ; ALU1_IN1[1] ; 7.471 ;       ;        ; 7.789 ;
; ALU_OUT[2]     ; ALU1_IN1[2] ; 7.533 ;       ;        ; 7.844 ;
; ALU_OUT[3]     ; ALU1_IN1[3] ; 6.132 ;       ;        ; 6.268 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[0] ; 7.490 ; 7.305 ; 7.553  ; 7.590 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[1] ; 7.645 ; 6.986 ; 7.207  ; 7.797 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[2] ; 7.960 ; 7.585 ; 7.895  ; 8.058 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[3] ; 8.588 ; 6.970 ; 7.231  ; 8.613 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[0] ; 8.752 ; 8.514 ; 8.950  ; 9.026 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[1] ; 8.301 ; 8.721 ; 9.105  ; 8.671 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[2] ; 8.610 ; 8.982 ; 9.420  ; 8.930 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[3] ; 8.389 ; 9.537 ; 10.048 ; 8.641 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[0] ; 8.370 ; 8.006 ; 8.438  ; 8.611 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[1] ; 7.919 ; 8.213 ; 8.593  ; 8.256 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[2] ; 8.228 ; 8.474 ; 8.908  ; 8.515 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[3] ; 8.007 ; 9.029 ; 9.536  ; 8.226 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[0] ; 6.567 ; 6.494 ; 6.916  ; 6.889 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[1] ; 6.880 ; 6.818 ; 7.228  ; 7.212 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[2] ; 7.050 ; 6.961 ; 7.389  ; 7.346 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[3] ; 8.145 ; 7.330 ; 7.731  ; 8.399 ;
; S2_SEL[0]      ; ALU2_IN2[0] ; 8.916 ; 8.179 ; 8.690  ; 9.277 ;
; S2_SEL[0]      ; ALU2_IN2[1] ; 8.629 ; 7.954 ; 8.469  ; 8.965 ;
; S2_SEL[0]      ; ALU2_IN2[2] ; 8.731 ; 8.065 ; 8.572  ; 9.081 ;
; S2_SEL[0]      ; ALU2_IN2[3] ; 8.184 ; 7.932 ; 8.410  ; 8.544 ;
; S2_SEL[1]      ; ALU2_IN2[0] ; 7.845 ; 7.733 ; 8.222  ; 8.166 ;
; S2_SEL[1]      ; ALU2_IN2[1] ; 7.507 ; 7.302 ; 7.805  ; 7.843 ;
; S2_SEL[1]      ; ALU2_IN2[2] ; 7.724 ; 7.531 ; 8.034  ; 8.054 ;
; S2_SEL[1]      ; ALU2_IN2[3] ; 7.564 ; 7.000 ; 7.495  ; 7.920 ;
; S2_SEL[2]      ; ALU2_IN2[0] ; 6.691 ; 8.223 ; 8.691  ; 6.962 ;
; S2_SEL[2]      ; ALU2_IN2[1] ; 6.515 ; 7.911 ; 8.404  ; 6.782 ;
; S2_SEL[2]      ; ALU2_IN2[2] ; 6.885 ; 8.027 ; 8.506  ; 7.173 ;
; S2_SEL[2]      ; ALU2_IN2[3] ; 6.720 ; 7.490 ; 7.959  ; 7.022 ;
+----------------+-------------+-------+-------+--------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+----------------+-------------+-------+-------+-------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+----------------+-------------+-------+-------+-------+-------+
; ALU_OUT[0]     ; ALU1_IN1[0] ; 7.144 ;       ;       ; 7.427 ;
; ALU_OUT[1]     ; ALU1_IN1[1] ; 7.275 ;       ;       ; 7.585 ;
; ALU_OUT[2]     ; ALU1_IN1[2] ; 7.305 ;       ;       ; 7.607 ;
; ALU_OUT[3]     ; ALU1_IN1[3] ; 5.996 ;       ;       ; 6.123 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[0] ; 6.119 ; 6.017 ; 6.243 ; 6.187 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[1] ; 6.026 ; 5.966 ; 6.150 ; 6.136 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[2] ; 6.230 ; 6.180 ; 6.368 ; 6.346 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[3] ; 6.433 ; 6.365 ; 6.603 ; 6.487 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[0] ; 7.267 ; 7.238 ; 7.676 ; 7.589 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[1] ; 7.343 ; 7.316 ; 7.750 ; 7.665 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[2] ; 7.646 ; 7.565 ; 8.051 ; 7.912 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[3] ; 7.174 ; 7.112 ; 7.559 ; 7.439 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[0] ; 7.054 ; 7.032 ; 7.443 ; 7.363 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[1] ; 7.149 ; 7.129 ; 7.539 ; 7.461 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[2] ; 7.454 ; 7.301 ; 7.725 ; 7.710 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[3] ; 7.184 ; 7.104 ; 7.517 ; 7.477 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[0] ; 6.399 ; 6.335 ; 6.733 ; 6.700 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[1] ; 6.698 ; 6.646 ; 7.033 ; 7.012 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[2] ; 6.863 ; 6.784 ; 7.188 ; 7.140 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[3] ; 7.891 ; 7.125 ; 7.514 ; 8.109 ;
; S2_SEL[0]      ; ALU2_IN2[0] ; 8.595 ; 7.899 ; 8.408 ; 8.919 ;
; S2_SEL[0]      ; ALU2_IN2[1] ; 8.362 ; 7.670 ; 8.199 ; 8.677 ;
; S2_SEL[0]      ; ALU2_IN2[2] ; 8.467 ; 7.783 ; 8.304 ; 8.793 ;
; S2_SEL[0]      ; ALU2_IN2[3] ; 7.942 ; 7.686 ; 8.180 ; 8.282 ;
; S2_SEL[1]      ; ALU2_IN2[0] ; 7.535 ; 7.473 ; 7.962 ; 7.842 ;
; S2_SEL[1]      ; ALU2_IN2[1] ; 7.211 ; 7.114 ; 7.606 ; 7.536 ;
; S2_SEL[1]      ; ALU2_IN2[2] ; 7.400 ; 7.341 ; 7.831 ; 7.714 ;
; S2_SEL[1]      ; ALU2_IN2[3] ; 6.882 ; 6.836 ; 7.314 ; 7.210 ;
; S2_SEL[2]      ; ALU2_IN2[0] ; 6.532 ; 7.311 ; 7.765 ; 6.796 ;
; S2_SEL[2]      ; ALU2_IN2[1] ; 6.366 ; 7.080 ; 7.555 ; 6.625 ;
; S2_SEL[2]      ; ALU2_IN2[2] ; 6.726 ; 7.195 ; 7.657 ; 7.006 ;
; S2_SEL[2]      ; ALU2_IN2[3] ; 6.568 ; 7.099 ; 7.537 ; 6.863 ;
+----------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.238 ; -29.484           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.138 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -74.316                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.238 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.004     ; 2.221      ;
; -1.231 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.118      ; 2.336      ;
; -1.216 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.132      ; 2.335      ;
; -1.215 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.200     ; 2.002      ;
; -1.215 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.200     ; 2.002      ;
; -1.209 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.169      ;
; -1.205 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.137      ;
; -1.172 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.230     ; 1.929      ;
; -1.150 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.094      ;
; -1.147 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.196     ; 1.938      ;
; -1.135 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.093      ;
; -1.124 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.216     ; 1.895      ;
; -1.121 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.020     ; 2.088      ;
; -1.114 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.161      ; 2.262      ;
; -1.112 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.114      ; 2.213      ;
; -1.107 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.071      ;
; -1.098 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.216     ; 1.869      ;
; -1.098 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.216     ; 1.869      ;
; -1.092 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.036      ;
; -1.092 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.009     ; 2.070      ;
; -1.091 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.035     ; 2.043      ;
; -1.091 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.035     ; 2.043      ;
; -1.085 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.210      ;
; -1.085 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.216     ; 1.856      ;
; -1.085 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.015      ;
; -1.084 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.033      ;
; -1.081 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.196     ; 1.872      ;
; -1.070 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.014      ;
; -1.059 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.230     ; 1.816      ;
; -1.059 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.004     ; 2.042      ;
; -1.041 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.161      ; 2.189      ;
; -1.031 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.971      ;
; -1.018 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.970      ;
; -1.018 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.970      ;
; -1.016 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.960      ;
; -1.012 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.137      ;
; -0.997 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.024     ; 1.960      ;
; -0.996 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.120      ;
; -0.991 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.009     ; 1.969      ;
; -0.988 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.027     ; 1.948      ;
; -0.969 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 1.000        ; -0.231     ; 1.725      ;
; -0.966 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.892      ;
; -0.952 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.196     ; 1.743      ;
; -0.936 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 1.866      ;
; -0.935 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.236     ; 1.686      ;
; -0.929 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.029     ; 1.887      ;
; -0.925 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.118      ; 2.052      ;
; -0.923 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.156      ; 2.066      ;
; -0.921 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; 0.119      ; 2.027      ;
; -0.921 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.865      ;
; -0.915 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.024     ; 1.878      ;
; -0.911 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.875      ;
; -0.900 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.847      ;
; -0.900 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.847      ;
; -0.896 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.009     ; 1.874      ;
; -0.894 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.133      ; 2.014      ;
; -0.881 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.829      ;
; -0.872 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.855      ;
; -0.858 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.196     ; 1.649      ;
; -0.850 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.799      ;
; -0.849 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.793      ;
; -0.844 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.810      ;
; -0.840 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.785      ;
; -0.835 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.212     ; 1.610      ;
; -0.834 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.029     ; 1.792      ;
; -0.828 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 1.784      ;
; -0.813 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 1.756      ;
; -0.801 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.787      ;
; -0.797 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.022     ; 1.762      ;
; -0.779 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.057     ; 1.731      ;
; -0.775 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.056     ; 1.706      ;
; -0.769 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.057     ; 1.721      ;
; -0.761 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.022     ; 1.726      ;
; -0.758 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.706      ;
; -0.755 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 1.711      ;
; -0.753 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.216     ; 1.524      ;
; -0.752 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.716      ;
; -0.744 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.730      ;
; -0.743 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.025     ; 1.705      ;
; -0.742 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]  ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.693      ;
; -0.738 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.009     ; 1.716      ;
; -0.733 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 1.676      ;
; -0.733 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.058     ; 1.662      ;
; -0.732 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 1.000        ; -0.212     ; 1.507      ;
; -0.722 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3] ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.673      ;
; -0.718 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 1.661      ;
; -0.715 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.156      ; 1.858      ;
; -0.710 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.240     ; 1.457      ;
; -0.710 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.240     ; 1.457      ;
; -0.704 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.067     ; 1.624      ;
; -0.694 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.230     ; 1.451      ;
; -0.692 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.639      ;
; -0.692 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.639      ;
; -0.686 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.133      ; 1.806      ;
; -0.686 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]  ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.137      ; 1.810      ;
; -0.686 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.231     ; 1.442      ;
; -0.684 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.834      ;
; -0.683 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.669      ;
; -0.682 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.648      ;
; -0.671 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]  ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.151      ; 1.809      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.138 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 1.419      ; 1.641      ;
; 0.162 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.487      ;
; 0.164 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.490      ;
; 0.168 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.493      ;
; 0.196 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.248 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 1.410      ; 1.742      ;
; 0.252 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 1.410      ; 1.746      ;
; 0.279 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.399      ;
; 0.302 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.214      ; 0.620      ;
; 0.306 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 1.402      ; 1.792      ;
; 0.417 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.033      ; 0.534      ;
; 0.430 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ; CLK          ; CLK         ; 0.000        ; 0.033      ; 0.547      ;
; 0.430 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.737      ;
; 0.431 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.756      ;
; 0.437 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.762      ;
; 0.471 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.771      ;
; 0.478 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.440      ;
; 0.480 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.442      ;
; 0.485 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.447      ;
; 0.487 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.449      ;
; 0.487 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.449      ;
; 0.509 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.816      ;
; 0.538 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.500      ;
; 0.549 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.511      ;
; 0.552 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.514      ;
; 0.564 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.024      ; 0.672      ;
; 0.582 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.692      ;
; 0.599 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.709      ;
; 0.602 ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.712      ;
; 0.608 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.908      ;
; 0.627 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.029      ; 0.740      ;
; 0.633 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.595      ;
; 0.651 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.029      ; 0.764      ;
; 0.662 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.962      ;
; 0.676 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.991      ;
; 0.676 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.976      ;
; 0.683 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.645      ;
; 0.687 ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]        ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.649      ;
; 0.696 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.823      ;
; 0.710 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.231      ; 1.025      ;
; 0.716 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.223      ; 1.043      ;
; 0.722 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.845      ;
; 0.730 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.231      ; 1.045      ;
; 0.733 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.223      ; 1.040      ;
; 0.746 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.223      ; 1.073      ;
; 0.758 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.878      ;
; 0.762 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.890      ;
; 0.772 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.899      ;
; 0.773 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.223      ; 1.100      ;
; 0.786 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.914      ;
; 0.787 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.216      ; 1.107      ;
; 0.797 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.216      ; 1.117      ;
; 0.803 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.930      ;
; 0.804 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.243      ; 1.131      ;
; 0.815 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]            ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.962      ;
; 0.822 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.024      ; 0.950      ;
; 0.825 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.223      ; 1.152      ;
; 0.831 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.973      ;
; 0.868 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.223      ; 1.175      ;
; 0.872 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.029      ; 0.985      ;
; 0.873 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.024      ; 0.981      ;
; 0.880 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.008      ;
; 0.892 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.216      ; 1.192      ;
; 0.894 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.237      ; 1.215      ;
; 0.894 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.236      ; 1.214      ;
; 0.904 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.216      ; 1.224      ;
; 0.905 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.219      ; 1.208      ;
; 0.909 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.223      ; 1.216      ;
; 0.917 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.025      ;
; 0.920 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; -0.500       ; 1.419      ; 1.943      ;
; 0.923 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.029      ; 1.056      ;
; 0.928 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.236      ; 1.248      ;
; 0.935 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.230      ; 1.249      ;
; 0.940 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.068      ;
; 0.945 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.072      ;
; 0.947 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.029      ; 1.080      ;
; 0.948 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.236      ; 1.268      ;
; 0.950 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]            ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.112      ;
; 0.950 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.216      ; 1.250      ;
; 0.953 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.238      ; 1.275      ;
; 0.954 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.082      ;
; 0.958 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.216      ; 1.278      ;
; 0.971 ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.079      ;
; 0.972 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.216      ; 1.292      ;
; 0.973 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.237      ; 1.294      ;
; 0.974 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.101      ;
; 0.980 ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.113      ;
; 0.987 ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.215      ; 1.306      ;
; 0.988 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.223      ; 1.295      ;
; 0.992 ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.139      ;
; 0.994 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.231      ; 1.309      ;
; 0.997 ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK          ; CLK         ; 0.000        ; 0.216      ; 1.317      ;
; 0.998 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.237      ; 1.319      ;
; 1.001 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; -0.500       ; 1.410      ; 2.015      ;
; 1.002 ; CLK                                                                                                      ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; -0.500       ; 1.410      ; 2.016      ;
; 1.004 ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.137      ;
; 1.012 ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.223      ; 1.319      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; ALU_OUT[*]      ; CLK        ; 2.100 ; 2.810 ; Rise       ; CLK             ;
;  ALU_OUT[0]     ; CLK        ; 1.938 ; 2.635 ; Rise       ; CLK             ;
;  ALU_OUT[1]     ; CLK        ; 2.100 ; 2.810 ; Rise       ; CLK             ;
;  ALU_OUT[2]     ; CLK        ; 1.854 ; 2.546 ; Rise       ; CLK             ;
;  ALU_OUT[3]     ; CLK        ; 0.973 ; 1.394 ; Rise       ; CLK             ;
; ALU_V_IN        ; CLK        ; 0.903 ; 1.485 ; Rise       ; CLK             ;
; BUS_OUT_SEL[*]  ; CLK        ; 3.370 ; 3.786 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[0] ; CLK        ; 2.497 ; 2.934 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[1] ; CLK        ; 3.370 ; 3.786 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[2] ; CLK        ; 3.041 ; 3.441 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[3] ; CLK        ; 2.218 ; 2.952 ; Rise       ; CLK             ;
; CLK             ; CLK        ; 0.427 ; 0.677 ; Rise       ; CLK             ;
; INPR[*]         ; CLK        ; 1.204 ; 1.895 ; Rise       ; CLK             ;
;  INPR[0]        ; CLK        ; 1.204 ; 1.895 ; Rise       ; CLK             ;
;  INPR[1]        ; CLK        ; 0.996 ; 1.639 ; Rise       ; CLK             ;
;  INPR[2]        ; CLK        ; 1.141 ; 1.781 ; Rise       ; CLK             ;
;  INPR[3]        ; CLK        ; 0.852 ; 1.447 ; Rise       ; CLK             ;
; PC_IN[*]        ; CLK        ; 1.428 ; 2.090 ; Rise       ; CLK             ;
;  PC_IN[0]       ; CLK        ; 1.011 ; 1.627 ; Rise       ; CLK             ;
;  PC_IN[1]       ; CLK        ; 1.276 ; 1.927 ; Rise       ; CLK             ;
;  PC_IN[2]       ; CLK        ; 1.428 ; 2.090 ; Rise       ; CLK             ;
;  PC_IN[3]       ; CLK        ; 1.006 ; 1.623 ; Rise       ; CLK             ;
;  PC_IN[4]       ; CLK        ; 1.008 ; 1.621 ; Rise       ; CLK             ;
; PC_MUX_SEL[*]   ; CLK        ; 1.605 ; 2.236 ; Rise       ; CLK             ;
;  PC_MUX_SEL[0]  ; CLK        ; 1.605 ; 2.236 ; Rise       ; CLK             ;
;  PC_MUX_SEL[1]  ; CLK        ; 1.517 ; 2.123 ; Rise       ; CLK             ;
; QV_LD_SEL[*]    ; CLK        ; 1.678 ; 2.341 ; Rise       ; CLK             ;
;  QV_LD_SEL[0]   ; CLK        ; 1.678 ; 2.341 ; Rise       ; CLK             ;
;  QV_LD_SEL[1]   ; CLK        ; 1.601 ; 2.174 ; Rise       ; CLK             ;
; REG_ALU_BUS_SEL ; CLK        ; 1.693 ; 2.385 ; Rise       ; CLK             ;
; REG_LD_SEL[*]   ; CLK        ; 2.042 ; 2.744 ; Rise       ; CLK             ;
;  REG_LD_SEL[0]  ; CLK        ; 1.895 ; 2.550 ; Rise       ; CLK             ;
;  REG_LD_SEL[1]  ; CLK        ; 2.042 ; 2.744 ; Rise       ; CLK             ;
;  REG_LD_SEL[2]  ; CLK        ; 1.852 ; 2.510 ; Rise       ; CLK             ;
;  REG_LD_SEL[3]  ; CLK        ; 1.989 ; 2.586 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; ALU_OUT[*]      ; CLK        ; 0.364  ; 0.043  ; Rise       ; CLK             ;
;  ALU_OUT[0]     ; CLK        ; -0.839 ; -1.456 ; Rise       ; CLK             ;
;  ALU_OUT[1]     ; CLK        ; -0.937 ; -1.546 ; Rise       ; CLK             ;
;  ALU_OUT[2]     ; CLK        ; -0.896 ; -1.517 ; Rise       ; CLK             ;
;  ALU_OUT[3]     ; CLK        ; 0.364  ; 0.043  ; Rise       ; CLK             ;
; ALU_V_IN        ; CLK        ; -0.694 ; -1.263 ; Rise       ; CLK             ;
; BUS_OUT_SEL[*]  ; CLK        ; -0.237 ; -0.466 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[0] ; CLK        ; -0.237 ; -0.466 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[1] ; CLK        ; -0.845 ; -1.484 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[2] ; CLK        ; -0.881 ; -1.435 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[3] ; CLK        ; -0.599 ; -1.195 ; Rise       ; CLK             ;
; CLK             ; CLK        ; -0.138 ; -0.440 ; Rise       ; CLK             ;
; INPR[*]         ; CLK        ; -0.642 ; -1.223 ; Rise       ; CLK             ;
;  INPR[0]        ; CLK        ; -0.981 ; -1.653 ; Rise       ; CLK             ;
;  INPR[1]        ; CLK        ; -0.783 ; -1.408 ; Rise       ; CLK             ;
;  INPR[2]        ; CLK        ; -0.926 ; -1.556 ; Rise       ; CLK             ;
;  INPR[3]        ; CLK        ; -0.642 ; -1.223 ; Rise       ; CLK             ;
; PC_IN[*]        ; CLK        ; -0.756 ; -1.345 ; Rise       ; CLK             ;
;  PC_IN[0]       ; CLK        ; -0.761 ; -1.350 ; Rise       ; CLK             ;
;  PC_IN[1]       ; CLK        ; -1.017 ; -1.639 ; Rise       ; CLK             ;
;  PC_IN[2]       ; CLK        ; -1.160 ; -1.795 ; Rise       ; CLK             ;
;  PC_IN[3]       ; CLK        ; -0.756 ; -1.346 ; Rise       ; CLK             ;
;  PC_IN[4]       ; CLK        ; -0.758 ; -1.345 ; Rise       ; CLK             ;
; PC_MUX_SEL[*]   ; CLK        ; -0.763 ; -1.339 ; Rise       ; CLK             ;
;  PC_MUX_SEL[0]  ; CLK        ; -0.776 ; -1.371 ; Rise       ; CLK             ;
;  PC_MUX_SEL[1]  ; CLK        ; -0.763 ; -1.339 ; Rise       ; CLK             ;
; QV_LD_SEL[*]    ; CLK        ; -1.182 ; -1.766 ; Rise       ; CLK             ;
;  QV_LD_SEL[0]   ; CLK        ; -1.340 ; -1.964 ; Rise       ; CLK             ;
;  QV_LD_SEL[1]   ; CLK        ; -1.182 ; -1.766 ; Rise       ; CLK             ;
; REG_ALU_BUS_SEL ; CLK        ; -0.687 ; -1.297 ; Rise       ; CLK             ;
; REG_LD_SEL[*]   ; CLK        ; -0.961 ; -1.538 ; Rise       ; CLK             ;
;  REG_LD_SEL[0]  ; CLK        ; -1.108 ; -1.708 ; Rise       ; CLK             ;
;  REG_LD_SEL[1]  ; CLK        ; -0.972 ; -1.564 ; Rise       ; CLK             ;
;  REG_LD_SEL[2]  ; CLK        ; -0.961 ; -1.538 ; Rise       ; CLK             ;
;  REG_LD_SEL[3]  ; CLK        ; -1.048 ; -1.645 ; Rise       ; CLK             ;
+-----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ALU1_IN1[*]    ; CLK        ; 4.875 ; 5.074 ; Rise       ; CLK             ;
;  ALU1_IN1[0]   ; CLK        ; 4.654 ; 4.885 ; Rise       ; CLK             ;
;  ALU1_IN1[1]   ; CLK        ; 4.678 ; 4.847 ; Rise       ; CLK             ;
;  ALU1_IN1[2]   ; CLK        ; 4.875 ; 5.074 ; Rise       ; CLK             ;
;  ALU1_IN1[3]   ; CLK        ; 4.663 ; 4.807 ; Rise       ; CLK             ;
; ALU2_IN2[*]    ; CLK        ; 4.908 ; 5.140 ; Rise       ; CLK             ;
;  ALU2_IN2[0]   ; CLK        ; 4.851 ; 5.064 ; Rise       ; CLK             ;
;  ALU2_IN2[1]   ; CLK        ; 4.908 ; 5.140 ; Rise       ; CLK             ;
;  ALU2_IN2[2]   ; CLK        ; 4.668 ; 4.817 ; Rise       ; CLK             ;
;  ALU2_IN2[3]   ; CLK        ; 4.333 ; 4.433 ; Rise       ; CLK             ;
; INSTR_Out[*]   ; CLK        ; 3.541 ; 3.627 ; Rise       ; CLK             ;
;  INSTR_Out[0]  ; CLK        ; 3.416 ; 3.510 ; Rise       ; CLK             ;
;  INSTR_Out[1]  ; CLK        ; 3.459 ; 3.567 ; Rise       ; CLK             ;
;  INSTR_Out[2]  ; CLK        ; 3.238 ; 3.299 ; Rise       ; CLK             ;
;  INSTR_Out[3]  ; CLK        ; 3.132 ; 3.187 ; Rise       ; CLK             ;
;  INSTR_Out[4]  ; CLK        ; 3.541 ; 3.627 ; Rise       ; CLK             ;
;  INSTR_Out[5]  ; CLK        ; 3.391 ; 3.479 ; Rise       ; CLK             ;
;  INSTR_Out[6]  ; CLK        ; 3.223 ; 3.280 ; Rise       ; CLK             ;
;  INSTR_Out[7]  ; CLK        ; 3.369 ; 3.456 ; Rise       ; CLK             ;
;  INSTR_Out[8]  ; CLK        ; 3.382 ; 3.452 ; Rise       ; CLK             ;
;  INSTR_Out[9]  ; CLK        ; 3.362 ; 3.441 ; Rise       ; CLK             ;
;  INSTR_Out[10] ; CLK        ; 3.148 ; 3.199 ; Rise       ; CLK             ;
; OUTR[*]        ; CLK        ; 3.852 ; 3.919 ; Rise       ; CLK             ;
;  OUTR[0]       ; CLK        ; 3.470 ; 3.539 ; Rise       ; CLK             ;
;  OUTR[1]       ; CLK        ; 3.699 ; 3.808 ; Rise       ; CLK             ;
;  OUTR[2]       ; CLK        ; 3.852 ; 3.919 ; Rise       ; CLK             ;
;  OUTR[3]       ; CLK        ; 3.591 ; 3.670 ; Rise       ; CLK             ;
; PC_Out[*]      ; CLK        ; 3.745 ; 3.856 ; Rise       ; CLK             ;
;  PC_Out[0]     ; CLK        ; 3.303 ; 3.365 ; Rise       ; CLK             ;
;  PC_Out[1]     ; CLK        ; 3.404 ; 3.465 ; Rise       ; CLK             ;
;  PC_Out[2]     ; CLK        ; 3.609 ; 3.676 ; Rise       ; CLK             ;
;  PC_Out[3]     ; CLK        ; 3.745 ; 3.856 ; Rise       ; CLK             ;
;  PC_Out[4]     ; CLK        ; 3.128 ; 3.175 ; Rise       ; CLK             ;
; Q_Out          ; CLK        ; 3.240 ; 3.300 ; Rise       ; CLK             ;
; V_Out          ; CLK        ; 3.297 ; 3.355 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ALU1_IN1[*]    ; CLK        ; 3.813 ; 3.923 ; Rise       ; CLK             ;
;  ALU1_IN1[0]   ; CLK        ; 3.813 ; 3.923 ; Rise       ; CLK             ;
;  ALU1_IN1[1]   ; CLK        ; 4.031 ; 4.186 ; Rise       ; CLK             ;
;  ALU1_IN1[2]   ; CLK        ; 4.125 ; 4.246 ; Rise       ; CLK             ;
;  ALU1_IN1[3]   ; CLK        ; 4.282 ; 4.412 ; Rise       ; CLK             ;
; ALU2_IN2[*]    ; CLK        ; 3.775 ; 3.852 ; Rise       ; CLK             ;
;  ALU2_IN2[0]   ; CLK        ; 3.775 ; 3.852 ; Rise       ; CLK             ;
;  ALU2_IN2[1]   ; CLK        ; 3.811 ; 3.923 ; Rise       ; CLK             ;
;  ALU2_IN2[2]   ; CLK        ; 4.003 ; 4.092 ; Rise       ; CLK             ;
;  ALU2_IN2[3]   ; CLK        ; 3.927 ; 3.977 ; Rise       ; CLK             ;
; INSTR_Out[*]   ; CLK        ; 3.069 ; 3.121 ; Rise       ; CLK             ;
;  INSTR_Out[0]  ; CLK        ; 3.343 ; 3.433 ; Rise       ; CLK             ;
;  INSTR_Out[1]  ; CLK        ; 3.384 ; 3.487 ; Rise       ; CLK             ;
;  INSTR_Out[2]  ; CLK        ; 3.171 ; 3.229 ; Rise       ; CLK             ;
;  INSTR_Out[3]  ; CLK        ; 3.069 ; 3.121 ; Rise       ; CLK             ;
;  INSTR_Out[4]  ; CLK        ; 3.462 ; 3.544 ; Rise       ; CLK             ;
;  INSTR_Out[5]  ; CLK        ; 3.318 ; 3.403 ; Rise       ; CLK             ;
;  INSTR_Out[6]  ; CLK        ; 3.157 ; 3.211 ; Rise       ; CLK             ;
;  INSTR_Out[7]  ; CLK        ; 3.297 ; 3.380 ; Rise       ; CLK             ;
;  INSTR_Out[8]  ; CLK        ; 3.311 ; 3.377 ; Rise       ; CLK             ;
;  INSTR_Out[9]  ; CLK        ; 3.289 ; 3.365 ; Rise       ; CLK             ;
;  INSTR_Out[10] ; CLK        ; 3.084 ; 3.133 ; Rise       ; CLK             ;
; OUTR[*]        ; CLK        ; 3.395 ; 3.461 ; Rise       ; CLK             ;
;  OUTR[0]       ; CLK        ; 3.395 ; 3.461 ; Rise       ; CLK             ;
;  OUTR[1]       ; CLK        ; 3.617 ; 3.722 ; Rise       ; CLK             ;
;  OUTR[2]       ; CLK        ; 3.768 ; 3.831 ; Rise       ; CLK             ;
;  OUTR[3]       ; CLK        ; 3.511 ; 3.586 ; Rise       ; CLK             ;
; PC_Out[*]      ; CLK        ; 3.066 ; 3.110 ; Rise       ; CLK             ;
;  PC_Out[0]     ; CLK        ; 3.235 ; 3.293 ; Rise       ; CLK             ;
;  PC_Out[1]     ; CLK        ; 3.332 ; 3.390 ; Rise       ; CLK             ;
;  PC_Out[2]     ; CLK        ; 3.536 ; 3.600 ; Rise       ; CLK             ;
;  PC_Out[3]     ; CLK        ; 3.659 ; 3.764 ; Rise       ; CLK             ;
;  PC_Out[4]     ; CLK        ; 3.066 ; 3.110 ; Rise       ; CLK             ;
; Q_Out          ; CLK        ; 3.173 ; 3.230 ; Rise       ; CLK             ;
; V_Out          ; CLK        ; 3.230 ; 3.285 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+----------------+-------------+-------+-------+-------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+----------------+-------------+-------+-------+-------+-------+
; ALU_OUT[0]     ; ALU1_IN1[0] ; 4.611 ;       ;       ; 5.305 ;
; ALU_OUT[1]     ; ALU1_IN1[1] ; 4.715 ;       ;       ; 5.425 ;
; ALU_OUT[2]     ; ALU1_IN1[2] ; 4.748 ;       ;       ; 5.454 ;
; ALU_OUT[3]     ; ALU1_IN1[3] ; 3.865 ;       ;       ; 4.272 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[0] ; 4.691 ; 4.739 ; 4.839 ; 5.097 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[1] ; 4.799 ; 4.537 ; 4.638 ; 5.226 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[2] ; 4.987 ; 4.962 ; 5.055 ; 5.421 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[3] ; 5.389 ; 4.558 ; 4.695 ; 5.812 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[0] ; 5.414 ; 5.533 ; 5.980 ; 6.242 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[1] ; 5.166 ; 5.662 ; 6.088 ; 5.985 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[2] ; 5.350 ; 5.857 ; 6.276 ; 6.176 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[3] ; 5.245 ; 6.248 ; 6.678 ; 6.002 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[0] ; 5.205 ; 5.204 ; 5.635 ; 5.962 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[1] ; 4.957 ; 5.333 ; 5.743 ; 5.705 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[2] ; 5.141 ; 5.528 ; 5.931 ; 5.896 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[3] ; 5.036 ; 5.919 ; 6.333 ; 5.722 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[0] ; 4.144 ; 4.178 ; 4.740 ; 4.794 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[1] ; 4.332 ; 4.398 ; 4.928 ; 5.014 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[2] ; 4.440 ; 4.506 ; 5.041 ; 5.127 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[3] ; 5.110 ; 4.728 ; 5.262 ; 5.830 ;
; S2_SEL[0]      ; ALU2_IN2[0] ; 5.521 ; 5.284 ; 5.849 ; 6.416 ;
; S2_SEL[0]      ; ALU2_IN2[1] ; 5.357 ; 5.167 ; 5.735 ; 6.243 ;
; S2_SEL[0]      ; ALU2_IN2[2] ; 5.446 ; 5.223 ; 5.826 ; 6.297 ;
; S2_SEL[0]      ; ALU2_IN2[3] ; 5.137 ; 5.135 ; 5.742 ; 5.944 ;
; S2_SEL[1]      ; ALU2_IN2[0] ; 4.912 ; 5.028 ; 5.533 ; 5.668 ;
; S2_SEL[1]      ; ALU2_IN2[1] ; 4.722 ; 4.776 ; 5.269 ; 5.485 ;
; S2_SEL[1]      ; ALU2_IN2[2] ; 4.890 ; 4.904 ; 5.455 ; 5.604 ;
; S2_SEL[1]      ; ALU2_IN2[3] ; 4.804 ; 4.558 ; 5.154 ; 5.518 ;
; S2_SEL[2]      ; ALU2_IN2[0] ; 4.207 ; 5.333 ; 5.745 ; 4.854 ;
; S2_SEL[2]      ; ALU2_IN2[1] ; 4.119 ; 5.160 ; 5.581 ; 4.760 ;
; S2_SEL[2]      ; ALU2_IN2[2] ; 4.380 ; 5.214 ; 5.670 ; 5.023 ;
; S2_SEL[2]      ; ALU2_IN2[3] ; 4.293 ; 4.861 ; 5.361 ; 4.913 ;
+----------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+----------------+-------------+-------+-------+-------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+----------------+-------------+-------+-------+-------+-------+
; ALU_OUT[0]     ; ALU1_IN1[0] ; 4.491 ;       ;       ; 5.173 ;
; ALU_OUT[1]     ; ALU1_IN1[1] ; 4.591 ;       ;       ; 5.289 ;
; ALU_OUT[2]     ; ALU1_IN1[2] ; 4.605 ;       ;       ; 5.297 ;
; ALU_OUT[3]     ; ALU1_IN1[3] ; 3.779 ;       ;       ; 4.180 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[0] ; 3.806 ; 3.900 ; 4.081 ; 4.204 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[1] ; 3.761 ; 3.870 ; 4.036 ; 4.174 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[2] ; 3.946 ; 4.040 ; 4.175 ; 4.288 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[3] ; 4.081 ; 4.164 ; 4.339 ; 4.386 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[0] ; 4.554 ; 4.655 ; 5.190 ; 5.248 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[1] ; 4.611 ; 4.720 ; 5.242 ; 5.308 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[2] ; 4.791 ; 4.908 ; 5.420 ; 5.494 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[3] ; 4.533 ; 4.605 ; 5.186 ; 5.215 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[0] ; 4.406 ; 4.512 ; 5.029 ; 5.093 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[1] ; 4.501 ; 4.615 ; 5.114 ; 5.186 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[2] ; 4.681 ; 4.745 ; 5.273 ; 5.374 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[3] ; 4.569 ; 4.625 ; 5.123 ; 5.246 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[0] ; 4.035 ; 4.065 ; 4.615 ; 4.669 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[1] ; 4.214 ; 4.275 ; 4.794 ; 4.879 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[2] ; 4.318 ; 4.379 ; 4.904 ; 4.989 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[3] ; 4.948 ; 4.586 ; 5.118 ; 5.638 ;
; S2_SEL[0]      ; ALU2_IN2[0] ; 5.322 ; 5.104 ; 5.663 ; 6.182 ;
; S2_SEL[0]      ; ALU2_IN2[1] ; 5.196 ; 4.978 ; 5.557 ; 6.050 ;
; S2_SEL[0]      ; ALU2_IN2[2] ; 5.286 ; 5.035 ; 5.649 ; 6.105 ;
; S2_SEL[0]      ; ALU2_IN2[3] ; 4.990 ; 4.970 ; 5.590 ; 5.768 ;
; S2_SEL[1]      ; ALU2_IN2[0] ; 4.721 ; 4.858 ; 5.363 ; 5.456 ;
; S2_SEL[1]      ; ALU2_IN2[1] ; 4.534 ; 4.650 ; 5.140 ; 5.275 ;
; S2_SEL[1]      ; ALU2_IN2[2] ; 4.681 ; 4.778 ; 5.324 ; 5.377 ;
; S2_SEL[1]      ; ALU2_IN2[3] ; 4.391 ; 4.447 ; 5.035 ; 5.047 ;
; S2_SEL[2]      ; ALU2_IN2[0] ; 4.101 ; 4.735 ; 5.198 ; 4.740 ;
; S2_SEL[2]      ; ALU2_IN2[1] ; 4.018 ; 4.610 ; 5.090 ; 4.650 ;
; S2_SEL[2]      ; ALU2_IN2[2] ; 4.276 ; 4.667 ; 5.184 ; 4.908 ;
; S2_SEL[2]      ; ALU2_IN2[3] ; 4.192 ; 4.603 ; 5.127 ; 4.803 ;
+----------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.857  ; 0.138 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -2.857  ; 0.138 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -94.25  ; 0.0   ; 0.0      ; 0.0     ; -91.306             ;
;  CLK             ; -94.250 ; 0.000 ; N/A      ; N/A     ; -91.306             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; ALU_OUT[*]      ; CLK        ; 3.820 ; 4.304 ; Rise       ; CLK             ;
;  ALU_OUT[0]     ; CLK        ; 3.578 ; 4.048 ; Rise       ; CLK             ;
;  ALU_OUT[1]     ; CLK        ; 3.820 ; 4.304 ; Rise       ; CLK             ;
;  ALU_OUT[2]     ; CLK        ; 3.371 ; 3.864 ; Rise       ; CLK             ;
;  ALU_OUT[3]     ; CLK        ; 1.791 ; 1.977 ; Rise       ; CLK             ;
; ALU_V_IN        ; CLK        ; 1.625 ; 2.040 ; Rise       ; CLK             ;
; BUS_OUT_SEL[*]  ; CLK        ; 5.800 ; 6.228 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[0] ; CLK        ; 4.449 ; 4.606 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[1] ; CLK        ; 5.800 ; 6.228 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[2] ; CLK        ; 5.246 ; 5.670 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[3] ; CLK        ; 4.113 ; 4.562 ; Rise       ; CLK             ;
; CLK             ; CLK        ; 0.681 ; 0.765 ; Rise       ; CLK             ;
; INPR[*]         ; CLK        ; 2.101 ; 2.605 ; Rise       ; CLK             ;
;  INPR[0]        ; CLK        ; 2.063 ; 2.605 ; Rise       ; CLK             ;
;  INPR[1]        ; CLK        ; 1.790 ; 2.272 ; Rise       ; CLK             ;
;  INPR[2]        ; CLK        ; 2.101 ; 2.546 ; Rise       ; CLK             ;
;  INPR[3]        ; CLK        ; 1.574 ; 1.989 ; Rise       ; CLK             ;
; PC_IN[*]        ; CLK        ; 2.631 ; 3.084 ; Rise       ; CLK             ;
;  PC_IN[0]       ; CLK        ; 1.862 ; 2.335 ; Rise       ; CLK             ;
;  PC_IN[1]       ; CLK        ; 2.306 ; 2.782 ; Rise       ; CLK             ;
;  PC_IN[2]       ; CLK        ; 2.631 ; 3.084 ; Rise       ; CLK             ;
;  PC_IN[3]       ; CLK        ; 1.837 ; 2.312 ; Rise       ; CLK             ;
;  PC_IN[4]       ; CLK        ; 1.840 ; 2.311 ; Rise       ; CLK             ;
; PC_MUX_SEL[*]   ; CLK        ; 2.849 ; 3.328 ; Rise       ; CLK             ;
;  PC_MUX_SEL[0]  ; CLK        ; 2.849 ; 3.328 ; Rise       ; CLK             ;
;  PC_MUX_SEL[1]  ; CLK        ; 2.670 ; 3.120 ; Rise       ; CLK             ;
; QV_LD_SEL[*]    ; CLK        ; 3.086 ; 3.547 ; Rise       ; CLK             ;
;  QV_LD_SEL[0]   ; CLK        ; 3.086 ; 3.547 ; Rise       ; CLK             ;
;  QV_LD_SEL[1]   ; CLK        ; 2.839 ; 3.259 ; Rise       ; CLK             ;
; REG_ALU_BUS_SEL ; CLK        ; 2.964 ; 3.471 ; Rise       ; CLK             ;
; REG_LD_SEL[*]   ; CLK        ; 3.738 ; 4.175 ; Rise       ; CLK             ;
;  REG_LD_SEL[0]  ; CLK        ; 3.398 ; 3.818 ; Rise       ; CLK             ;
;  REG_LD_SEL[1]  ; CLK        ; 3.738 ; 4.175 ; Rise       ; CLK             ;
;  REG_LD_SEL[2]  ; CLK        ; 3.354 ; 3.806 ; Rise       ; CLK             ;
;  REG_LD_SEL[3]  ; CLK        ; 3.496 ; 3.963 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; ALU_OUT[*]      ; CLK        ; 0.688  ; 0.562  ; Rise       ; CLK             ;
;  ALU_OUT[0]     ; CLK        ; -0.839 ; -1.456 ; Rise       ; CLK             ;
;  ALU_OUT[1]     ; CLK        ; -0.937 ; -1.546 ; Rise       ; CLK             ;
;  ALU_OUT[2]     ; CLK        ; -0.896 ; -1.517 ; Rise       ; CLK             ;
;  ALU_OUT[3]     ; CLK        ; 0.688  ; 0.562  ; Rise       ; CLK             ;
; ALU_V_IN        ; CLK        ; -0.694 ; -1.263 ; Rise       ; CLK             ;
; BUS_OUT_SEL[*]  ; CLK        ; -0.237 ; -0.411 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[0] ; CLK        ; -0.237 ; -0.411 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[1] ; CLK        ; -0.845 ; -1.484 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[2] ; CLK        ; -0.881 ; -1.435 ; Rise       ; CLK             ;
;  BUS_OUT_SEL[3] ; CLK        ; -0.599 ; -1.195 ; Rise       ; CLK             ;
; CLK             ; CLK        ; -0.138 ; -0.395 ; Rise       ; CLK             ;
; INPR[*]         ; CLK        ; -0.642 ; -1.223 ; Rise       ; CLK             ;
;  INPR[0]        ; CLK        ; -0.981 ; -1.653 ; Rise       ; CLK             ;
;  INPR[1]        ; CLK        ; -0.783 ; -1.408 ; Rise       ; CLK             ;
;  INPR[2]        ; CLK        ; -0.926 ; -1.556 ; Rise       ; CLK             ;
;  INPR[3]        ; CLK        ; -0.642 ; -1.223 ; Rise       ; CLK             ;
; PC_IN[*]        ; CLK        ; -0.756 ; -1.345 ; Rise       ; CLK             ;
;  PC_IN[0]       ; CLK        ; -0.761 ; -1.350 ; Rise       ; CLK             ;
;  PC_IN[1]       ; CLK        ; -1.017 ; -1.639 ; Rise       ; CLK             ;
;  PC_IN[2]       ; CLK        ; -1.160 ; -1.795 ; Rise       ; CLK             ;
;  PC_IN[3]       ; CLK        ; -0.756 ; -1.346 ; Rise       ; CLK             ;
;  PC_IN[4]       ; CLK        ; -0.758 ; -1.345 ; Rise       ; CLK             ;
; PC_MUX_SEL[*]   ; CLK        ; -0.763 ; -1.339 ; Rise       ; CLK             ;
;  PC_MUX_SEL[0]  ; CLK        ; -0.776 ; -1.371 ; Rise       ; CLK             ;
;  PC_MUX_SEL[1]  ; CLK        ; -0.763 ; -1.339 ; Rise       ; CLK             ;
; QV_LD_SEL[*]    ; CLK        ; -1.182 ; -1.766 ; Rise       ; CLK             ;
;  QV_LD_SEL[0]   ; CLK        ; -1.340 ; -1.964 ; Rise       ; CLK             ;
;  QV_LD_SEL[1]   ; CLK        ; -1.182 ; -1.766 ; Rise       ; CLK             ;
; REG_ALU_BUS_SEL ; CLK        ; -0.687 ; -1.297 ; Rise       ; CLK             ;
; REG_LD_SEL[*]   ; CLK        ; -0.961 ; -1.538 ; Rise       ; CLK             ;
;  REG_LD_SEL[0]  ; CLK        ; -1.108 ; -1.708 ; Rise       ; CLK             ;
;  REG_LD_SEL[1]  ; CLK        ; -0.972 ; -1.564 ; Rise       ; CLK             ;
;  REG_LD_SEL[2]  ; CLK        ; -0.961 ; -1.538 ; Rise       ; CLK             ;
;  REG_LD_SEL[3]  ; CLK        ; -1.048 ; -1.645 ; Rise       ; CLK             ;
+-----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ALU1_IN1[*]    ; CLK        ; 8.441 ; 8.533 ; Rise       ; CLK             ;
;  ALU1_IN1[0]   ; CLK        ; 8.042 ; 8.133 ; Rise       ; CLK             ;
;  ALU1_IN1[1]   ; CLK        ; 8.077 ; 8.024 ; Rise       ; CLK             ;
;  ALU1_IN1[2]   ; CLK        ; 8.441 ; 8.533 ; Rise       ; CLK             ;
;  ALU1_IN1[3]   ; CLK        ; 7.973 ; 7.964 ; Rise       ; CLK             ;
; ALU2_IN2[*]    ; CLK        ; 8.493 ; 8.493 ; Rise       ; CLK             ;
;  ALU2_IN2[0]   ; CLK        ; 8.471 ; 8.484 ; Rise       ; CLK             ;
;  ALU2_IN2[1]   ; CLK        ; 8.493 ; 8.493 ; Rise       ; CLK             ;
;  ALU2_IN2[2]   ; CLK        ; 8.061 ; 8.074 ; Rise       ; CLK             ;
;  ALU2_IN2[3]   ; CLK        ; 7.392 ; 7.412 ; Rise       ; CLK             ;
; INSTR_Out[*]   ; CLK        ; 5.990 ; 5.980 ; Rise       ; CLK             ;
;  INSTR_Out[0]  ; CLK        ; 5.768 ; 5.760 ; Rise       ; CLK             ;
;  INSTR_Out[1]  ; CLK        ; 5.842 ; 5.858 ; Rise       ; CLK             ;
;  INSTR_Out[2]  ; CLK        ; 5.463 ; 5.445 ; Rise       ; CLK             ;
;  INSTR_Out[3]  ; CLK        ; 5.269 ; 5.261 ; Rise       ; CLK             ;
;  INSTR_Out[4]  ; CLK        ; 5.990 ; 5.980 ; Rise       ; CLK             ;
;  INSTR_Out[5]  ; CLK        ; 5.735 ; 5.735 ; Rise       ; CLK             ;
;  INSTR_Out[6]  ; CLK        ; 5.431 ; 5.404 ; Rise       ; CLK             ;
;  INSTR_Out[7]  ; CLK        ; 5.690 ; 5.680 ; Rise       ; CLK             ;
;  INSTR_Out[8]  ; CLK        ; 5.700 ; 5.670 ; Rise       ; CLK             ;
;  INSTR_Out[9]  ; CLK        ; 5.703 ; 5.695 ; Rise       ; CLK             ;
;  INSTR_Out[10] ; CLK        ; 5.290 ; 5.287 ; Rise       ; CLK             ;
; OUTR[*]        ; CLK        ; 6.469 ; 6.459 ; Rise       ; CLK             ;
;  OUTR[0]       ; CLK        ; 5.865 ; 5.866 ; Rise       ; CLK             ;
;  OUTR[1]       ; CLK        ; 6.294 ; 6.267 ; Rise       ; CLK             ;
;  OUTR[2]       ; CLK        ; 6.469 ; 6.459 ; Rise       ; CLK             ;
;  OUTR[3]       ; CLK        ; 6.080 ; 6.075 ; Rise       ; CLK             ;
; PC_Out[*]      ; CLK        ; 6.312 ; 6.322 ; Rise       ; CLK             ;
;  PC_Out[0]     ; CLK        ; 5.570 ; 5.545 ; Rise       ; CLK             ;
;  PC_Out[1]     ; CLK        ; 5.721 ; 5.692 ; Rise       ; CLK             ;
;  PC_Out[2]     ; CLK        ; 5.987 ; 5.986 ; Rise       ; CLK             ;
;  PC_Out[3]     ; CLK        ; 6.312 ; 6.322 ; Rise       ; CLK             ;
;  PC_Out[4]     ; CLK        ; 5.254 ; 5.245 ; Rise       ; CLK             ;
; Q_Out          ; CLK        ; 5.462 ; 5.436 ; Rise       ; CLK             ;
; V_Out          ; CLK        ; 5.548 ; 5.528 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ALU1_IN1[*]    ; CLK        ; 3.813 ; 3.923 ; Rise       ; CLK             ;
;  ALU1_IN1[0]   ; CLK        ; 3.813 ; 3.923 ; Rise       ; CLK             ;
;  ALU1_IN1[1]   ; CLK        ; 4.031 ; 4.186 ; Rise       ; CLK             ;
;  ALU1_IN1[2]   ; CLK        ; 4.125 ; 4.246 ; Rise       ; CLK             ;
;  ALU1_IN1[3]   ; CLK        ; 4.282 ; 4.412 ; Rise       ; CLK             ;
; ALU2_IN2[*]    ; CLK        ; 3.775 ; 3.852 ; Rise       ; CLK             ;
;  ALU2_IN2[0]   ; CLK        ; 3.775 ; 3.852 ; Rise       ; CLK             ;
;  ALU2_IN2[1]   ; CLK        ; 3.811 ; 3.923 ; Rise       ; CLK             ;
;  ALU2_IN2[2]   ; CLK        ; 4.003 ; 4.092 ; Rise       ; CLK             ;
;  ALU2_IN2[3]   ; CLK        ; 3.927 ; 3.977 ; Rise       ; CLK             ;
; INSTR_Out[*]   ; CLK        ; 3.069 ; 3.121 ; Rise       ; CLK             ;
;  INSTR_Out[0]  ; CLK        ; 3.343 ; 3.433 ; Rise       ; CLK             ;
;  INSTR_Out[1]  ; CLK        ; 3.384 ; 3.487 ; Rise       ; CLK             ;
;  INSTR_Out[2]  ; CLK        ; 3.171 ; 3.229 ; Rise       ; CLK             ;
;  INSTR_Out[3]  ; CLK        ; 3.069 ; 3.121 ; Rise       ; CLK             ;
;  INSTR_Out[4]  ; CLK        ; 3.462 ; 3.544 ; Rise       ; CLK             ;
;  INSTR_Out[5]  ; CLK        ; 3.318 ; 3.403 ; Rise       ; CLK             ;
;  INSTR_Out[6]  ; CLK        ; 3.157 ; 3.211 ; Rise       ; CLK             ;
;  INSTR_Out[7]  ; CLK        ; 3.297 ; 3.380 ; Rise       ; CLK             ;
;  INSTR_Out[8]  ; CLK        ; 3.311 ; 3.377 ; Rise       ; CLK             ;
;  INSTR_Out[9]  ; CLK        ; 3.289 ; 3.365 ; Rise       ; CLK             ;
;  INSTR_Out[10] ; CLK        ; 3.084 ; 3.133 ; Rise       ; CLK             ;
; OUTR[*]        ; CLK        ; 3.395 ; 3.461 ; Rise       ; CLK             ;
;  OUTR[0]       ; CLK        ; 3.395 ; 3.461 ; Rise       ; CLK             ;
;  OUTR[1]       ; CLK        ; 3.617 ; 3.722 ; Rise       ; CLK             ;
;  OUTR[2]       ; CLK        ; 3.768 ; 3.831 ; Rise       ; CLK             ;
;  OUTR[3]       ; CLK        ; 3.511 ; 3.586 ; Rise       ; CLK             ;
; PC_Out[*]      ; CLK        ; 3.066 ; 3.110 ; Rise       ; CLK             ;
;  PC_Out[0]     ; CLK        ; 3.235 ; 3.293 ; Rise       ; CLK             ;
;  PC_Out[1]     ; CLK        ; 3.332 ; 3.390 ; Rise       ; CLK             ;
;  PC_Out[2]     ; CLK        ; 3.536 ; 3.600 ; Rise       ; CLK             ;
;  PC_Out[3]     ; CLK        ; 3.659 ; 3.764 ; Rise       ; CLK             ;
;  PC_Out[4]     ; CLK        ; 3.066 ; 3.110 ; Rise       ; CLK             ;
; Q_Out          ; CLK        ; 3.173 ; 3.230 ; Rise       ; CLK             ;
; V_Out          ; CLK        ; 3.230 ; 3.285 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------+
; Progagation Delay                                               ;
+----------------+-------------+-------+--------+--------+--------+
; Input Port     ; Output Port ; RR    ; RF     ; FR     ; FF     ;
+----------------+-------------+-------+--------+--------+--------+
; ALU_OUT[0]     ; ALU1_IN1[0] ; 7.905 ;        ;        ; 8.337  ;
; ALU_OUT[1]     ; ALU1_IN1[1] ; 8.058 ;        ;        ; 8.485  ;
; ALU_OUT[2]     ; ALU1_IN1[2] ; 8.116 ;        ;        ; 8.580  ;
; ALU_OUT[3]     ; ALU1_IN1[3] ; 6.467 ;        ;        ; 6.597  ;
; BUS_OUT_SEL[0] ; ALU1_IN1[0] ; 7.935 ; 7.831  ; 7.948  ; 8.108  ;
; BUS_OUT_SEL[0] ; ALU1_IN1[1] ; 8.121 ; 7.454  ; 7.569  ; 8.289  ;
; BUS_OUT_SEL[0] ; ALU1_IN1[2] ; 8.443 ; 8.167  ; 8.294  ; 8.636  ;
; BUS_OUT_SEL[0] ; ALU1_IN1[3] ; 9.125 ; 7.437  ; 7.575  ; 9.226  ;
; BUS_OUT_SEL[1] ; ALU1_IN1[0] ; 9.444 ; 9.302  ; 9.714  ; 9.928  ;
; BUS_OUT_SEL[1] ; ALU1_IN1[1] ; 8.969 ; 9.483  ; 9.900  ; 9.484  ;
; BUS_OUT_SEL[1] ; ALU1_IN1[2] ; 9.285 ; 9.830  ; 10.222 ; 9.828  ;
; BUS_OUT_SEL[1] ; ALU1_IN1[3] ; 9.037 ; 10.420 ; 10.904 ; 9.475  ;
; BUS_OUT_SEL[2] ; ALU1_IN1[0] ; 9.037 ; 8.748  ; 9.156  ; 9.458  ;
; BUS_OUT_SEL[2] ; ALU1_IN1[1] ; 8.562 ; 8.929  ; 9.342  ; 9.014  ;
; BUS_OUT_SEL[2] ; ALU1_IN1[2] ; 8.878 ; 9.276  ; 9.664  ; 9.358  ;
; BUS_OUT_SEL[2] ; ALU1_IN1[3] ; 8.630 ; 9.866  ; 10.346 ; 9.005  ;
; BUS_OUT_SEL[3] ; ALU1_IN1[0] ; 7.090 ; 7.043  ; 7.511  ; 7.507  ;
; BUS_OUT_SEL[3] ; ALU1_IN1[1] ; 7.427 ; 7.364  ; 7.848  ; 7.828  ;
; BUS_OUT_SEL[3] ; ALU1_IN1[2] ; 7.597 ; 7.573  ; 8.011  ; 8.030  ;
; BUS_OUT_SEL[3] ; ALU1_IN1[3] ; 8.789 ; 7.949  ; 8.384  ; 9.182  ;
; S2_SEL[0]      ; ALU2_IN2[0] ; 9.619 ; 8.882  ; 9.433  ; 10.153 ;
; S2_SEL[0]      ; ALU2_IN2[1] ; 9.309 ; 8.667  ; 9.199  ; 9.835  ;
; S2_SEL[0]      ; ALU2_IN2[2] ; 9.419 ; 8.776  ; 9.317  ; 9.951  ;
; S2_SEL[0]      ; ALU2_IN2[3] ; 8.813 ; 8.614  ; 9.118  ; 9.344  ;
; S2_SEL[1]      ; ALU2_IN2[0] ; 8.460 ; 8.400  ; 8.929  ; 8.914  ;
; S2_SEL[1]      ; ALU2_IN2[1] ; 8.093 ; 7.942  ; 8.462  ; 8.586  ;
; S2_SEL[1]      ; ALU2_IN2[2] ; 8.342 ; 8.191  ; 8.722  ; 8.812  ;
; S2_SEL[1]      ; ALU2_IN2[3] ; 8.145 ; 7.591  ; 8.123  ; 8.646  ;
; S2_SEL[2]      ; ALU2_IN2[0] ; 7.195 ; 8.943  ; 9.403  ; 7.550  ;
; S2_SEL[2]      ; ALU2_IN2[1] ; 7.012 ; 8.625  ; 9.093  ; 7.376  ;
; S2_SEL[2]      ; ALU2_IN2[2] ; 7.410 ; 8.741  ; 9.203  ; 7.812  ;
; S2_SEL[2]      ; ALU2_IN2[3] ; 7.224 ; 8.134  ; 8.597  ; 7.633  ;
+----------------+-------------+-------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Progagation Delay                                    ;
+----------------+-------------+-------+-------+-------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+----------------+-------------+-------+-------+-------+-------+
; ALU_OUT[0]     ; ALU1_IN1[0] ; 4.491 ;       ;       ; 5.173 ;
; ALU_OUT[1]     ; ALU1_IN1[1] ; 4.591 ;       ;       ; 5.289 ;
; ALU_OUT[2]     ; ALU1_IN1[2] ; 4.605 ;       ;       ; 5.297 ;
; ALU_OUT[3]     ; ALU1_IN1[3] ; 3.779 ;       ;       ; 4.180 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[0] ; 3.806 ; 3.900 ; 4.081 ; 4.204 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[1] ; 3.761 ; 3.870 ; 4.036 ; 4.174 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[2] ; 3.946 ; 4.040 ; 4.175 ; 4.288 ;
; BUS_OUT_SEL[0] ; ALU1_IN1[3] ; 4.081 ; 4.164 ; 4.339 ; 4.386 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[0] ; 4.554 ; 4.655 ; 5.190 ; 5.248 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[1] ; 4.611 ; 4.720 ; 5.242 ; 5.308 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[2] ; 4.791 ; 4.908 ; 5.420 ; 5.494 ;
; BUS_OUT_SEL[1] ; ALU1_IN1[3] ; 4.533 ; 4.605 ; 5.186 ; 5.215 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[0] ; 4.406 ; 4.512 ; 5.029 ; 5.093 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[1] ; 4.501 ; 4.615 ; 5.114 ; 5.186 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[2] ; 4.681 ; 4.745 ; 5.273 ; 5.374 ;
; BUS_OUT_SEL[2] ; ALU1_IN1[3] ; 4.569 ; 4.625 ; 5.123 ; 5.246 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[0] ; 4.035 ; 4.065 ; 4.615 ; 4.669 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[1] ; 4.214 ; 4.275 ; 4.794 ; 4.879 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[2] ; 4.318 ; 4.379 ; 4.904 ; 4.989 ;
; BUS_OUT_SEL[3] ; ALU1_IN1[3] ; 4.948 ; 4.586 ; 5.118 ; 5.638 ;
; S2_SEL[0]      ; ALU2_IN2[0] ; 5.322 ; 5.104 ; 5.663 ; 6.182 ;
; S2_SEL[0]      ; ALU2_IN2[1] ; 5.196 ; 4.978 ; 5.557 ; 6.050 ;
; S2_SEL[0]      ; ALU2_IN2[2] ; 5.286 ; 5.035 ; 5.649 ; 6.105 ;
; S2_SEL[0]      ; ALU2_IN2[3] ; 4.990 ; 4.970 ; 5.590 ; 5.768 ;
; S2_SEL[1]      ; ALU2_IN2[0] ; 4.721 ; 4.858 ; 5.363 ; 5.456 ;
; S2_SEL[1]      ; ALU2_IN2[1] ; 4.534 ; 4.650 ; 5.140 ; 5.275 ;
; S2_SEL[1]      ; ALU2_IN2[2] ; 4.681 ; 4.778 ; 5.324 ; 5.377 ;
; S2_SEL[1]      ; ALU2_IN2[3] ; 4.391 ; 4.447 ; 5.035 ; 5.047 ;
; S2_SEL[2]      ; ALU2_IN2[0] ; 4.101 ; 4.735 ; 5.198 ; 4.740 ;
; S2_SEL[2]      ; ALU2_IN2[1] ; 4.018 ; 4.610 ; 5.090 ; 4.650 ;
; S2_SEL[2]      ; ALU2_IN2[2] ; 4.276 ; 4.667 ; 5.184 ; 4.908 ;
; S2_SEL[2]      ; ALU2_IN2[3] ; 4.192 ; 4.603 ; 5.127 ; 4.803 ;
+----------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Q_Out         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Out[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Out[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Out[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Out[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Out[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V_Out         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU1_IN1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU1_IN1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU1_IN1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU1_IN1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU2_IN2[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU2_IN2[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU2_IN2[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU2_IN2[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INSTR_Out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INSTR_Out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INSTR_Out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INSTR_Out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INSTR_Out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INSTR_Out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INSTR_Out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INSTR_Out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INSTR_Out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INSTR_Out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INSTR_Out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ALU_OUT[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_OUT_SEL[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_OUT_SEL[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_OUT_SEL[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_OUT_SEL[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ALU_OUT[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ALU_OUT[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ALU_OUT[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; S2_SEL[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; S2_SEL[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; S2_SEL[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; QV_LD_SEL[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; QV_LD_SEL[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_MUX_SEL[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_IN[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_MUX_SEL[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; REG_LD_SEL[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; REG_LD_SEL[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; REG_LD_SEL[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; REG_LD_SEL[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_IN[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_IN[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_IN[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_IN[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ALU_V_IN                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; REG_ALU_BUS_SEL         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPR[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPR[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPR[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPR[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q_Out         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; V_Out         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU1_IN1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU1_IN1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU1_IN1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU1_IN1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU2_IN2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU2_IN2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU2_IN2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU2_IN2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; OUTR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; OUTR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q_Out         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PC_Out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; V_Out         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU1_IN1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU1_IN1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU1_IN1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU1_IN1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU2_IN2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU2_IN2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU2_IN2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU2_IN2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INSTR_Out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; OUTR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; OUTR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 275      ; 4        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 275      ; 4        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 368   ; 368  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 102   ; 102  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File lpm_counter0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_counter0.qip
Warning (125092): Tcl Script File lpm_counter1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_counter1.qip
Warning (125092): Tcl Script File lpm_counter2.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_counter2.qip
Warning (125092): Tcl Script File lpm_counter3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_counter3.qip
Warning (125092): Tcl Script File lpm_counter4.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_counter4.qip
Warning (125092): Tcl Script File lpm_counter5.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_counter5.qip
Warning (125092): Tcl Script File lpm_counter6.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_counter6.qip
Warning (125092): Tcl Script File lpm_counter7.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_counter7.qip
Warning (125092): Tcl Script File lpm_counter8.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_counter8.qip
Warning (125092): Tcl Script File lpm_mux0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_mux0.qip
Warning (125092): Tcl Script File lpm_decode0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_decode0.qip
Warning (125092): Tcl Script File lpm_decode1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_decode1.qip
Warning (125092): Tcl Script File lpm_decode2.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_decode2.qip
Warning (125092): Tcl Script File lpm_decode3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_decode3.qip
Warning (125092): Tcl Script File lpm_decode4.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_decode4.qip
Warning (125092): Tcl Script File lpm_mux1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_mux1.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 13 23:48:33 2019
Info: Command: quartus_sta Common_Bus_System -c Common_Bus_System
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Common_Bus_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.857
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.857       -94.250 CLK 
Info (332146): Worst-case hold slack is 0.212
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.212         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -91.306 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.541
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.541       -78.926 CLK 
Info (332146): Worst-case hold slack is 0.227
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.227         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -91.306 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.238       -29.484 CLK 
Info (332146): Worst-case hold slack is 0.138
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.138         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -74.316 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 558 megabytes
    Info: Processing ended: Mon May 13 23:48:35 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


