{
	"author": "Shlomo Weiss",
	"booktitle": "Proceedings of the First Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/1995",
	"dblpkey": "conf/hpca/Weiss95",
	"doi": "10.1109/HPCA.1995.386559",
	"ee": ["http://dx.doi.org/10.1109/HPCA.1995.386559", "http://doi.ieeecomputersociety.org/10.1109/HPCA.1995.386559"],
	"isbn": "0-8186-6445-2",
	"pages": "14-21",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["implement", "regist", "interlock", "in", "parallel", "pipelin", "multipl", "instruct", "queue", "superscalar", "processor"],
	"tag": ["implementation", "multi", "queue"],
	"title": "Implementing Register Interlocks in Parallel-Pipeline Multiple Instruction Queue, Superscalar Processors",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 1995
}